(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "cache")
(DATE "Wed May 19 20:58:32 2021")
(VENDOR "typical")
(PROGRAM "Synopsys Design Compiler cmos")
(VERSION "N-2017.09-SP2")
(DIVIDER /)
(VOLTAGE 1.32:1.08:1.08)
(PROCESS "fast:slow:slow")
(TEMPERATURE -40.00:125.00:125.00)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "cache")
  (INSTANCE)
  (DELAY
    (ABSOLUTE
    (INTERCONNECT U52/Y U97/A (0.000:0.000:0.000))
    (INTERCONNECT U54/Y U96/A (0.000:0.000:0.000))
    (INTERCONNECT U15/Y U95/A (0.000:0.000:0.000))
    (INTERCONNECT U68/Y U94/A (0.000:0.000:0.000))
    (INTERCONNECT U14/Y U93/A (0.000:0.000:0.000))
    (INTERCONNECT proc_reset U92/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y U91/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U571/Y U90/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U350/Y U89/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U584/Y U88/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U487/Y U87/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U433/Y U86/A (0.000:0.000:0.000))
    (INTERCONNECT U6/Y U85/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U548/Y U84/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U48/Y U83/A (0.000:0.000:0.000))
    (INTERCONNECT U55/Y U82/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U36/Y U81/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U402/Y U80/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U408/Y U79/A (0.000:0.000:0.000))
    (INTERCONNECT U8/Y U78/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U577/Y U77/A (0.000:0.000:0.000))
    (INTERCONNECT U53/Y U76/A (0.000:0.000:0.000))
    (INTERCONNECT U74/Y U75/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U484/Y U74/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U479/Y U73/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U320/Y U72/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U309/Y U71/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U57/Y U70/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U429/Y U69/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U564/Y U68/A (0.000:0.000:0.000))
    (INTERCONNECT U66/Y U67/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U413/Y U66/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U280/Y U65/A (0.000:0.000:0.000))
    (INTERCONNECT U63/Y U64/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U391/Y U63/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U384/Y U62/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U3/Y U61/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U368/Y U60/A (0.000:0.000:0.000))
    (INTERCONNECT U58/Y U59/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U354/Y U58/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U443/Y U57/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U826/Y U56/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U881/Y U55/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U34/Y U54/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U287/Y U53/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U561/Y U52/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U192/Y U51/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U787/Y U50/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U191/Y U49/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U786/Y U48/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U785/Y U47/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U784/Y U46/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U783/Y U45/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U782/Y U44/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U789/Y U43/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U71/Y U42/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U788/Y U41/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U353/Y U40/A (0.000:0.000:0.000))
    (INTERCONNECT U40/Y U39/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U414/Y U38/A (0.000:0.000:0.000))
    (INTERCONNECT U38/Y U37/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U33/Y U36/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U349/Y U35/A (0.000:0.000:0.000))
    (INTERCONNECT U35/Y U34/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U500/Y U33/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U411/Y U32/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U276/Y U31/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U85/Y U30/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U84/Y U29/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U83/Y U28/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U82/Y U27/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U81/Y U26/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U78/Y U25/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U77/Y U24/A (0.000:0.000:0.000))
    (INTERCONNECT U22/Y U23/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U75/Y U22/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U56/Y U21/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U70/Y U20/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U69/Y U19/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U66/Y U18/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U63/Y U17/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U58/Y U16/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U562/Y U15/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U395/Y U14/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U304/Y U13/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U305/Y U12/A (0.000:0.000:0.000))
    (INTERCONNECT U10/Y U11/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U32/Y U10/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U29/Y U9/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U580/Y U8/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[2] U7/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U336/Y U6/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[3] U5/A (0.000:0.000:0.000))
    (INTERCONNECT U3/Y U4/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U9/Y U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U190/Y U2/A (0.000:0.000:0.000))
    (INTERCONNECT U2/Y U1/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U881/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U483/Y cache_controller_U/U881/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U716/Y cache_controller_U/U881/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U89/Y cache_controller_U/U881/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U880/Y cache_controller_U/U881/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U264/Y cache_controller_U/U880/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U880/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U694/Y cache_controller_U/U880/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U30/Y cache_controller_U/U880/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U264/Y cache_controller_U/U879/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U113/Y cache_controller_U/U879/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U694/Y cache_controller_U/U879/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U109/Y cache_controller_U/U879/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U845/Y cache_controller_U/U878/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U614/Y cache_controller_U/U878/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U453/Y cache_controller_U/U878/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U266/Y cache_controller_U/U878/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U683/Y cache_controller_U/U878/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U768/Y cache_controller_U/U877/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U555/Y cache_controller_U/U876/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U863/Y cache_controller_U/U875/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U697/Y cache_controller_U/U875/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U436/Y cache_controller_U/U875/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U700/Y cache_controller_U/U875/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U635/Y cache_controller_U/U875/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U864/Y cache_controller_U/U874/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U698/Y cache_controller_U/U874/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U114/Y cache_controller_U/U874/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U715/Y cache_controller_U/U874/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U774/Y cache_controller_U/U874/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U686/Y cache_controller_U/U873/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U377/Y cache_controller_U/U872/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[1] cache_controller_U/U871/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[0] cache_controller_U/U871/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[2\]/Q cache_controller_U/U870/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U684/Y cache_controller_U/U870/A1N (0.000:0.000:0.000))
    (INTERCONNECT U92/Y cache_controller_U/U870/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[0\]/Q cache_controller_U/U869/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[1\]/Q cache_controller_U/U869/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U869/Y cache_controller_U/U868/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[2\]/Q cache_controller_U/U868/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U868/Y cache_controller_U/U867/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[26] cache_controller_U/U866/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[14] cache_controller_U/U865/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[6] cache_controller_U/U864/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[13] cache_controller_U/U863/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[11] cache_controller_U/U862/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[24] cache_controller_U/U861/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[31] cache_controller_U/U860/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[30] cache_controller_U/U859/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[29] cache_controller_U/U858/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[28] cache_controller_U/U857/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[27] cache_controller_U/U856/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[25] cache_controller_U/U855/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[23] cache_controller_U/U854/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[22] cache_controller_U/U853/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[21] cache_controller_U/U852/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[20] cache_controller_U/U851/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[19] cache_controller_U/U850/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[18] cache_controller_U/U849/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[17] cache_controller_U/U848/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[16] cache_controller_U/U847/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[15] cache_controller_U/U846/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[12] cache_controller_U/U845/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[10] cache_controller_U/U844/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[9] cache_controller_U/U843/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[8] cache_controller_U/U842/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[7] cache_controller_U/U841/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[5] cache_controller_U/U840/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[4] cache_controller_U/U839/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[3] cache_controller_U/U838/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[2] cache_controller_U/U837/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[1] cache_controller_U/U836/A (0.000:0.000:0.000))
    (INTERCONNECT proc_wdata[0] cache_controller_U/U835/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U620/Y cache_controller_U/U834/A (0.000:0.000:0.000))
    (INTERCONNECT U92/Y cache_controller_U/U834/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U834/Y cache_controller_U/U833/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[0\]/Q cache_controller_U/U833/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U870/Y cache_controller_U/U833/S0 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[0] cache_controller_U/U832/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U828/Y cache_controller_U/U832/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[1] cache_controller_U/U831/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U829/Y cache_controller_U/U831/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U703/Y cache_controller_U/U830/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U846/Y cache_controller_U/U830/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U319/Y cache_controller_U/U830/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U830/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U606/Y cache_controller_U/U830/C0 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[0] cache_controller_U/U829/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[1] cache_controller_U/U828/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[0\]/Q cache_controller_U/U827/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[1\]/Q cache_controller_U/U827/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1732/Y cache_controller_U/U826/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U826/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[4] cache_controller_U/U826/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U719/Y cache_controller_U/U826/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U853/Y cache_controller_U/U825/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U825/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U267/Y cache_controller_U/U825/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U699/Y cache_controller_U/U825/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U213/Y cache_controller_U/U825/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[13] cache_controller_U/U824/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U387/Y cache_controller_U/U824/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U863/Y cache_controller_U/U823/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U823/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U272/Y cache_controller_U/U823/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U699/Y cache_controller_U/U823/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U824/Y cache_controller_U/U823/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[46] cache_controller_U/U822/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U687/Y cache_controller_U/U822/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[54] cache_controller_U/U821/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U688/Y cache_controller_U/U821/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[77] cache_controller_U/U820/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U690/Y cache_controller_U/U820/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[124] cache_controller_U/U819/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U623/Y cache_controller_U/U819/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[118] cache_controller_U/U818/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U596/Y cache_controller_U/U818/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[41] cache_controller_U/U817/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U687/Y cache_controller_U/U817/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[1] cache_controller_U/U816/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U705/Y cache_controller_U/U816/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[3] cache_controller_U/U815/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U705/Y cache_controller_U/U815/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U838/Y cache_controller_U/U814/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U695/Y cache_controller_U/U814/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U721/Y cache_controller_U/U814/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U814/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U815/Y cache_controller_U/U814/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U843/Y cache_controller_U/U813/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U695/Y cache_controller_U/U813/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U30/Y cache_controller_U/U813/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U813/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U673/Y cache_controller_U/U813/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[19] cache_controller_U/U812/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U387/Y cache_controller_U/U812/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[37] cache_controller_U/U811/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U687/Y cache_controller_U/U811/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U840/Y cache_controller_U/U810/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U698/Y cache_controller_U/U810/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U22/Y cache_controller_U/U810/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U715/Y cache_controller_U/U810/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U811/Y cache_controller_U/U810/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[51] cache_controller_U/U809/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U688/Y cache_controller_U/U809/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[50] cache_controller_U/U808/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U688/Y cache_controller_U/U808/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[48] cache_controller_U/U807/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U688/Y cache_controller_U/U807/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U847/Y cache_controller_U/U806/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U697/Y cache_controller_U/U806/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U117/Y cache_controller_U/U806/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U700/Y cache_controller_U/U806/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U807/Y cache_controller_U/U806/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[47] cache_controller_U/U805/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U687/Y cache_controller_U/U805/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U846/Y cache_controller_U/U804/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U697/Y cache_controller_U/U804/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U116/Y cache_controller_U/U804/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U700/Y cache_controller_U/U804/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U805/Y cache_controller_U/U804/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[23] cache_controller_U/U803/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U387/Y cache_controller_U/U803/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[42] cache_controller_U/U802/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U687/Y cache_controller_U/U802/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U837/Y cache_controller_U/U801/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U695/Y cache_controller_U/U801/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U109/Y cache_controller_U/U801/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U801/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U668/Y cache_controller_U/U801/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[16] cache_controller_U/U800/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U387/Y cache_controller_U/U800/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[17] cache_controller_U/U799/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U387/Y cache_controller_U/U799/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[49] cache_controller_U/U798/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U688/Y cache_controller_U/U798/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[32] cache_controller_U/U797/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U686/Y cache_controller_U/U797/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[59] cache_controller_U/U796/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U688/Y cache_controller_U/U796/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[55] cache_controller_U/U795/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U688/Y cache_controller_U/U795/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[18] cache_controller_U/U794/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U387/Y cache_controller_U/U794/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U849/Y cache_controller_U/U793/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U793/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U12/Y cache_controller_U/U793/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U699/Y cache_controller_U/U793/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U794/Y cache_controller_U/U793/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[35] cache_controller_U/U792/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U686/Y cache_controller_U/U792/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[15] cache_controller_U/U791/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U387/Y cache_controller_U/U791/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U846/Y cache_controller_U/U790/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U790/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U8/Y cache_controller_U/U790/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U699/Y cache_controller_U/U790/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U791/Y cache_controller_U/U790/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U789/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U414/Y cache_controller_U/U789/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[17] cache_controller_U/U789/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U718/Y cache_controller_U/U789/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U788/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U413/Y cache_controller_U/U788/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[9] cache_controller_U/U788/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U719/Y cache_controller_U/U788/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U787/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U417/Y cache_controller_U/U787/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[28] cache_controller_U/U787/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U719/Y cache_controller_U/U787/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U786/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U416/Y cache_controller_U/U786/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[24] cache_controller_U/U786/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U719/Y cache_controller_U/U786/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1439/Y cache_controller_U/U785/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U785/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[23] cache_controller_U/U785/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U718/Y cache_controller_U/U785/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U784/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U415/Y cache_controller_U/U784/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[22] cache_controller_U/U784/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U718/Y cache_controller_U/U784/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1438/Y cache_controller_U/U783/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U783/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[21] cache_controller_U/U783/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U718/Y cache_controller_U/U783/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1437/Y cache_controller_U/U782/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U782/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[20] cache_controller_U/U782/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U718/Y cache_controller_U/U782/B1 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[24] cache_controller_U/U781/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U686/Y cache_controller_U/U781/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U861/Y cache_controller_U/U780/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U780/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U270/Y cache_controller_U/U780/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U780/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U781/Y cache_controller_U/U780/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U866/Y cache_controller_U/U779/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U698/Y cache_controller_U/U779/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U119/Y cache_controller_U/U779/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U715/Y cache_controller_U/U779/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U650/Y cache_controller_U/U779/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[92] cache_controller_U/U778/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U691/Y cache_controller_U/U778/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U861/Y cache_controller_U/U777/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U777/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U329/Y cache_controller_U/U777/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U777/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U663/Y cache_controller_U/U777/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[96] cache_controller_U/U776/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U692/Y cache_controller_U/U776/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U702/Y cache_controller_U/U775/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U835/Y cache_controller_U/U775/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U37/Y cache_controller_U/U775/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U775/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U776/Y cache_controller_U/U775/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[38] cache_controller_U/U774/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U687/Y cache_controller_U/U774/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[70] cache_controller_U/U773/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U689/Y cache_controller_U/U773/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[102] cache_controller_U/U772/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U692/Y cache_controller_U/U772/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[127] cache_controller_U/U771/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U623/Y cache_controller_U/U771/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U703/Y cache_controller_U/U770/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U860/Y cache_controller_U/U770/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U366/Y cache_controller_U/U770/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U269/Y cache_controller_U/U770/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U771/Y cache_controller_U/U770/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[107] cache_controller_U/U769/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U692/Y cache_controller_U/U769/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U857/Y cache_controller_U/U768/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U697/Y cache_controller_U/U768/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U120/Y cache_controller_U/U768/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U715/Y cache_controller_U/U768/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U595/Y cache_controller_U/U768/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[95] cache_controller_U/U767/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U691/Y cache_controller_U/U767/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U860/Y cache_controller_U/U766/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U766/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U367/Y cache_controller_U/U766/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U766/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U767/Y cache_controller_U/U766/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[56] cache_controller_U/U765/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U688/Y cache_controller_U/U765/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U861/Y cache_controller_U/U764/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U697/Y cache_controller_U/U764/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U283/Y cache_controller_U/U764/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U715/Y cache_controller_U/U764/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U765/Y cache_controller_U/U764/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[14] cache_controller_U/U763/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U387/Y cache_controller_U/U763/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[26] cache_controller_U/U762/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U686/Y cache_controller_U/U762/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[29] cache_controller_U/U761/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U686/Y cache_controller_U/U761/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[78] cache_controller_U/U760/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U690/Y cache_controller_U/U760/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[44] cache_controller_U/U759/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U687/Y cache_controller_U/U759/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[62] cache_controller_U/U758/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U689/Y cache_controller_U/U758/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U859/Y cache_controller_U/U757/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U697/Y cache_controller_U/U757/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U121/Y cache_controller_U/U757/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U715/Y cache_controller_U/U757/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U758/Y cache_controller_U/U757/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[99] cache_controller_U/U756/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U692/Y cache_controller_U/U756/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U702/Y cache_controller_U/U755/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U838/Y cache_controller_U/U755/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U456/Y cache_controller_U/U755/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U755/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U756/Y cache_controller_U/U755/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[79] cache_controller_U/U754/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U690/Y cache_controller_U/U754/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U846/Y cache_controller_U/U753/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U753/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U123/Y cache_controller_U/U753/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U753/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U754/Y cache_controller_U/U753/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[113] cache_controller_U/U752/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U596/Y cache_controller_U/U752/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U703/Y cache_controller_U/U751/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U848/Y cache_controller_U/U751/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U370/Y cache_controller_U/U751/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U751/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U752/Y cache_controller_U/U751/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[112] cache_controller_U/U750/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U596/Y cache_controller_U/U750/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[105] cache_controller_U/U749/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U692/Y cache_controller_U/U749/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[30] cache_controller_U/U748/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U686/Y cache_controller_U/U748/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U859/Y cache_controller_U/U747/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U695/Y cache_controller_U/U747/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U15/Y cache_controller_U/U747/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U747/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U748/Y cache_controller_U/U747/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[31] cache_controller_U/U746/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U686/Y cache_controller_U/U746/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[61] cache_controller_U/U745/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U689/Y cache_controller_U/U745/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U858/Y cache_controller_U/U744/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U697/Y cache_controller_U/U744/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U74/Y cache_controller_U/U744/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U715/Y cache_controller_U/U744/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U745/Y cache_controller_U/U744/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[97] cache_controller_U/U743/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U692/Y cache_controller_U/U743/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[25] cache_controller_U/U742/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U686/Y cache_controller_U/U742/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U855/Y cache_controller_U/U741/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U741/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U111/Y cache_controller_U/U741/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U741/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U742/Y cache_controller_U/U741/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[27] cache_controller_U/U740/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U686/Y cache_controller_U/U740/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U856/Y cache_controller_U/U739/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U739/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U112/Y cache_controller_U/U739/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U739/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U740/Y cache_controller_U/U739/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[81] cache_controller_U/U738/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U690/Y cache_controller_U/U738/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[80] cache_controller_U/U737/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U690/Y cache_controller_U/U737/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U847/Y cache_controller_U/U736/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U736/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U97/Y cache_controller_U/U736/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U736/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U737/Y cache_controller_U/U736/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[106] cache_controller_U/U735/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U692/Y cache_controller_U/U735/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[21] cache_controller_U/U734/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U387/Y cache_controller_U/U734/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[101] cache_controller_U/U733/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U692/Y cache_controller_U/U733/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U831/Y cache_controller_U/U732/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U832/Y cache_controller_U/U731/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U609/Y cache_controller_U/U730/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U730/Y cache_controller_U/U729/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U829/Y cache_controller_U/U728/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U828/Y cache_controller_U/U728/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U727/Y cache_controller_U/U727/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U740/Y cache_controller_U/U726/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U316/Y cache_controller_U/U725/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U709/Y cache_controller_U/U724/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U725/Y cache_controller_U/U723/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U717/Y cache_controller_U/U722/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U396/Y cache_controller_U/U721/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U675/Y cache_controller_U/U720/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U626/Y cache_controller_U/U719/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U626/Y cache_controller_U/U718/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U728/Y cache_controller_U/U717/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U732/Y cache_controller_U/U716/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U628/Y cache_controller_U/U715/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U831/Y cache_controller_U/U714/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U343/Y cache_controller_U/U713/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U39/Y cache_controller_U/U712/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U296/Y cache_controller_U/U711/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U124/Y cache_controller_U/U710/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U329/Y cache_controller_U/U709/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U115/Y cache_controller_U/U708/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U114/Y cache_controller_U/U707/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U625/Y cache_controller_U/U706/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U706/Y cache_controller_U/U705/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U729/Y cache_controller_U/U704/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U632/Y cache_controller_U/U703/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U632/Y cache_controller_U/U702/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U717/Y cache_controller_U/U701/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U628/Y cache_controller_U/U700/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U627/Y cache_controller_U/U699/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U630/Y cache_controller_U/U698/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U630/Y cache_controller_U/U697/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U631/Y cache_controller_U/U696/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U631/Y cache_controller_U/U695/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U728/Y cache_controller_U/U694/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U119/Y cache_controller_U/U693/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U597/Y cache_controller_U/U692/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U597/Y cache_controller_U/U691/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U597/Y cache_controller_U/U690/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U597/Y cache_controller_U/U689/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U625/Y cache_controller_U/U688/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U597/Y cache_controller_U/U687/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U625/Y cache_controller_U/U686/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U870/Y cache_controller_U/U685/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[2\]/Q cache_controller_U/U685/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U684/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U869/Y cache_controller_U/U684/A1N (0.000:0.000:0.000))
    (INTERCONNECT mem_ready cache_controller_U/U684/B0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[76] cache_controller_U/U683/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U690/Y cache_controller_U/U683/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[94] cache_controller_U/U682/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U691/Y cache_controller_U/U682/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[93] cache_controller_U/U681/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U691/Y cache_controller_U/U681/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[0] cache_controller_U/U680/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U705/Y cache_controller_U/U680/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[8] cache_controller_U/U679/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U705/Y cache_controller_U/U679/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[53] cache_controller_U/U678/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U688/Y cache_controller_U/U678/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[28] cache_controller_U/U677/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U686/Y cache_controller_U/U677/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[11] cache_controller_U/U676/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U705/Y cache_controller_U/U676/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[116] cache_controller_U/U675/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U596/Y cache_controller_U/U675/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[12] cache_controller_U/U674/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U387/Y cache_controller_U/U674/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[9] cache_controller_U/U673/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U705/Y cache_controller_U/U673/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[4] cache_controller_U/U672/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U705/Y cache_controller_U/U672/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[5] cache_controller_U/U671/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U705/Y cache_controller_U/U671/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[39] cache_controller_U/U670/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U687/Y cache_controller_U/U670/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[7] cache_controller_U/U669/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U705/Y cache_controller_U/U669/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[2] cache_controller_U/U668/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U705/Y cache_controller_U/U668/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[34] cache_controller_U/U667/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U686/Y cache_controller_U/U667/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[20] cache_controller_U/U666/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U387/Y cache_controller_U/U666/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[40] cache_controller_U/U665/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U687/Y cache_controller_U/U665/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[90] cache_controller_U/U664/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U691/Y cache_controller_U/U664/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[88] cache_controller_U/U663/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U691/Y cache_controller_U/U663/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[82] cache_controller_U/U662/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U690/Y cache_controller_U/U662/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[57] cache_controller_U/U661/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U688/Y cache_controller_U/U661/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[63] cache_controller_U/U660/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U689/Y cache_controller_U/U660/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[65] cache_controller_U/U659/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U689/Y cache_controller_U/U659/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U836/Y cache_controller_U/U658/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U614/Y cache_controller_U/U658/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U273/Y cache_controller_U/U658/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U266/Y cache_controller_U/U658/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U659/Y cache_controller_U/U658/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[75] cache_controller_U/U657/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U690/Y cache_controller_U/U657/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[74] cache_controller_U/U656/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U690/Y cache_controller_U/U656/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[69] cache_controller_U/U655/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U689/Y cache_controller_U/U655/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[66] cache_controller_U/U654/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U689/Y cache_controller_U/U654/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[73] cache_controller_U/U653/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U690/Y cache_controller_U/U653/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[71] cache_controller_U/U652/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U689/Y cache_controller_U/U652/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[68] cache_controller_U/U651/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U689/Y cache_controller_U/U651/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[58] cache_controller_U/U650/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U688/Y cache_controller_U/U650/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[126] cache_controller_U/U649/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U623/Y cache_controller_U/U649/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[125] cache_controller_U/U648/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U623/Y cache_controller_U/U648/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[121] cache_controller_U/U647/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U623/Y cache_controller_U/U647/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[123] cache_controller_U/U646/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U623/Y cache_controller_U/U646/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[52] cache_controller_U/U645/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U688/Y cache_controller_U/U645/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[117] cache_controller_U/U644/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U596/Y cache_controller_U/U644/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[119] cache_controller_U/U643/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U596/Y cache_controller_U/U643/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[108] cache_controller_U/U642/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U596/Y cache_controller_U/U642/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[86] cache_controller_U/U641/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U691/Y cache_controller_U/U641/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[87] cache_controller_U/U640/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U691/Y cache_controller_U/U640/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[84] cache_controller_U/U639/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U691/Y cache_controller_U/U639/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[72] cache_controller_U/U638/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U690/Y cache_controller_U/U638/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[85] cache_controller_U/U637/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U691/Y cache_controller_U/U637/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[122] cache_controller_U/U636/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U623/Y cache_controller_U/U636/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[45] cache_controller_U/U635/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U687/Y cache_controller_U/U635/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U609/Y cache_controller_U/U634/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U544/Y cache_controller_U/U634/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U609/Y cache_controller_U/U633/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U714/Y cache_controller_U/U633/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U871/Y cache_controller_U/U632/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U609/Y cache_controller_U/U632/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U717/Y cache_controller_U/U631/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U609/Y cache_controller_U/U631/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U731/Y cache_controller_U/U630/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U609/Y cache_controller_U/U630/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U831/Y cache_controller_U/U629/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U609/Y cache_controller_U/U629/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U609/Y cache_controller_U/U628/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U264/Y cache_controller_U/U628/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U609/Y cache_controller_U/U627/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U694/Y cache_controller_U/U627/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U827/Y cache_controller_U/U626/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U99/Y cache_controller_U/U626/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[2\]/QN cache_controller_U/U626/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U729/Y cache_controller_U/U625/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U260/Y cache_controller_U/U624/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U704/Y cache_controller_U/U623/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U59/Y cache_controller_U/U622/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U622/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U858/Y cache_controller_U/U621/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U695/Y cache_controller_U/U621/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U550/Y cache_controller_U/U620/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U827/Y cache_controller_U/U620/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U411/Y cache_controller_U/U620/A2 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U620/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U341/Y cache_controller_U/U619/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U842/Y cache_controller_U/U618/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U695/Y cache_controller_U/U618/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U261/Y cache_controller_U/U618/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U618/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U679/Y cache_controller_U/U618/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U842/Y cache_controller_U/U617/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U698/Y cache_controller_U/U617/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U318/Y cache_controller_U/U617/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U715/Y cache_controller_U/U617/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U665/Y cache_controller_U/U617/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U851/Y cache_controller_U/U616/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U697/Y cache_controller_U/U616/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U118/Y cache_controller_U/U616/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U700/Y cache_controller_U/U616/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U645/Y cache_controller_U/U616/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U703/Y cache_controller_U/U615/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U851/Y cache_controller_U/U615/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U275/Y cache_controller_U/U615/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U615/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U675/Y cache_controller_U/U615/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U629/Y cache_controller_U/U614/A (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[104] cache_controller_U/U613/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U692/Y cache_controller_U/U613/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U88/Y cache_controller_U/U612/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U612/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U702/Y cache_controller_U/U611/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U842/Y cache_controller_U/U611/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U99/Y cache_controller_U/U610/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[0\]/Q cache_controller_U/U610/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[2\]/QN cache_controller_U/U610/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U610/Y cache_controller_U/U609/A (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[6] cache_controller_U/U608/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U705/Y cache_controller_U/U608/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[114] cache_controller_U/U607/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U596/Y cache_controller_U/U607/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[111] cache_controller_U/U606/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U596/Y cache_controller_U/U606/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U621/Y cache_controller_U/U605/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U622/Y cache_controller_U/U605/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U761/Y cache_controller_U/U605/C (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[43] cache_controller_U/U604/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U687/Y cache_controller_U/U604/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U852/Y cache_controller_U/U603/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U603/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U501/Y cache_controller_U/U603/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U603/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U637/Y cache_controller_U/U603/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U703/Y cache_controller_U/U602/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U854/Y cache_controller_U/U602/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U126/Y cache_controller_U/U602/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U269/Y cache_controller_U/U602/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U643/Y cache_controller_U/U602/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[64] cache_controller_U/U601/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U689/Y cache_controller_U/U601/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[110] cache_controller_U/U600/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U596/Y cache_controller_U/U600/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[115] cache_controller_U/U599/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U596/Y cache_controller_U/U599/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U702/Y cache_controller_U/U598/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U855/Y cache_controller_U/U598/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U127/Y cache_controller_U/U598/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U269/Y cache_controller_U/U598/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U647/Y cache_controller_U/U598/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U729/Y cache_controller_U/U597/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U704/Y cache_controller_U/U596/A (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[60] cache_controller_U/U595/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U689/Y cache_controller_U/U595/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[91] cache_controller_U/U594/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U691/Y cache_controller_U/U594/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U302/Y cache_controller_U/U593/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U116/Y cache_controller_U/U593/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U701/Y cache_controller_U/U593/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U8/Y cache_controller_U/U593/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U701/Y cache_controller_U/U592/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U496/Y cache_controller_U/U592/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U731/Y cache_controller_U/U592/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U630/Y cache_controller_U/U592/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U716/Y cache_controller_U/U591/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U313/Y cache_controller_U/U591/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U839/Y cache_controller_U/U590/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U614/Y cache_controller_U/U590/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U52/Y cache_controller_U/U590/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U266/Y cache_controller_U/U590/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U651/Y cache_controller_U/U590/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U668/Y cache_controller_U/U589/A (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[10] cache_controller_U/U588/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U705/Y cache_controller_U/U588/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U10/Y cache_controller_U/U587/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U587/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U844/Y cache_controller_U/U586/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U695/Y cache_controller_U/U586/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U547/Y cache_controller_U/U585/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U197/Y cache_controller_U/U584/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U196/Y cache_controller_U/U584/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U446/Y cache_controller_U/U584/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U583/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[2\]/Q cache_controller_U/U583/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U583/Y cache_controller_U/U582/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U264/Y cache_controller_U/U581/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U722/Y cache_controller_U/U581/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U694/Y cache_controller_U/U581/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U45/Y cache_controller_U/U581/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U580/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U319/Y cache_controller_U/U580/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U716/Y cache_controller_U/U580/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U123/Y cache_controller_U/U580/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U593/Y cache_controller_U/U580/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U723/Y cache_controller_U/U579/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U505/Y cache_controller_U/U578/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U544/Y cache_controller_U/U577/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U293/Y cache_controller_U/U577/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U716/Y cache_controller_U/U577/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U124/Y cache_controller_U/U577/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U362/Y cache_controller_U/U577/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U359/Y cache_controller_U/U576/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U478/Y cache_controller_U/U575/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U573/Y cache_controller_U/U574/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U575/Y cache_controller_U/U573/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U47/Y cache_controller_U/U572/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U440/Y cache_controller_U/U571/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U198/Y cache_controller_U/U571/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U424/Y cache_controller_U/U571/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U716/Y cache_controller_U/U570/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U727/Y cache_controller_U/U570/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U451/Y cache_controller_U/U569/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U452/Y cache_controller_U/U568/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U722/Y cache_controller_U/U567/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U565/Y cache_controller_U/U566/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U567/Y cache_controller_U/U565/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U355/Y cache_controller_U/U564/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U714/Y cache_controller_U/U563/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U504/Y cache_controller_U/U563/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U508/Y cache_controller_U/U562/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U51/Y cache_controller_U/U562/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U389/Y cache_controller_U/U562/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U506/Y cache_controller_U/U561/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U560/Y cache_controller_U/U561/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U879/Y cache_controller_U/U561/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U714/Y cache_controller_U/U560/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U286/Y cache_controller_U/U560/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U299/Y cache_controller_U/U559/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U628/Y cache_controller_U/U559/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[109] cache_controller_U/U558/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U596/Y cache_controller_U/U558/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U298/Y cache_controller_U/U557/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U557/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U703/Y cache_controller_U/U556/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U863/Y cache_controller_U/U556/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U444/Y cache_controller_U/U555/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U100/Y cache_controller_U/U555/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U386/Y cache_controller_U/U555/C (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[120] cache_controller_U/U554/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U623/Y cache_controller_U/U554/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U475/Y cache_controller_U/U553/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U269/Y cache_controller_U/U553/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U702/Y cache_controller_U/U552/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U861/Y cache_controller_U/U552/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U302/Y cache_controller_U/U551/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U13/Y cache_controller_U/U551/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U701/Y cache_controller_U/U551/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U111/Y cache_controller_U/U551/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U619/Y cache_controller_U/U550/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[1\]/Q cache_controller_U/U549/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U411/Y cache_controller_U/U549/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U548/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U474/Y cache_controller_U/U548/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U716/Y cache_controller_U/U548/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U291/Y cache_controller_U/U548/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U44/Y cache_controller_U/U548/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U545/Y cache_controller_U/U547/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U546/Y cache_controller_U/U547/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U581/Y cache_controller_U/U547/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U714/Y cache_controller_U/U546/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U432/Y cache_controller_U/U546/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U545/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U37/Y cache_controller_U/U545/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U374/Y cache_controller_U/U544/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U544/Y cache_controller_U/U543/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U589/Y cache_controller_U/U543/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U510/Y cache_controller_U/U542/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U700/Y cache_controller_U/U542/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U841/Y cache_controller_U/U541/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U698/Y cache_controller_U/U541/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U745/Y cache_controller_U/U540/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U374/Y cache_controller_U/U539/A (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[89] cache_controller_U/U538/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U691/Y cache_controller_U/U538/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U855/Y cache_controller_U/U537/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U537/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[33] cache_controller_U/U536/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U686/Y cache_controller_U/U536/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U533/Y cache_controller_U/U535/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U534/Y cache_controller_U/U535/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U536/Y cache_controller_U/U535/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U94/Y cache_controller_U/U534/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U715/Y cache_controller_U/U534/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U836/Y cache_controller_U/U533/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U698/Y cache_controller_U/U533/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U531/Y cache_controller_U/U532/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U378/Y cache_controller_U/U531/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U195/Y cache_controller_U/U531/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U290/Y cache_controller_U/U531/C (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[98] cache_controller_U/U530/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U692/Y cache_controller_U/U530/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U471/Y cache_controller_U/U529/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U529/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U702/Y cache_controller_U/U528/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U837/Y cache_controller_U/U528/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[100] cache_controller_U/U527/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U692/Y cache_controller_U/U527/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U702/Y cache_controller_U/U526/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U839/Y cache_controller_U/U526/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[103] cache_controller_U/U525/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U692/Y cache_controller_U/U525/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U480/Y cache_controller_U/U524/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U524/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U702/Y cache_controller_U/U523/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U841/Y cache_controller_U/U523/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U521/Y cache_controller_U/U522/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U426/Y cache_controller_U/U521/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U442/Y cache_controller_U/U521/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U435/Y cache_controller_U/U521/C (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[67] cache_controller_U/U520/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U689/Y cache_controller_U/U520/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U87/Y cache_controller_U/U519/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U266/Y cache_controller_U/U519/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U838/Y cache_controller_U/U518/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U614/Y cache_controller_U/U518/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U264/Y cache_controller_U/U517/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U873/Y cache_controller_U/U517/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U694/Y cache_controller_U/U517/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U10/Y cache_controller_U/U517/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U517/Y cache_controller_U/U516/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U194/Y cache_controller_U/U516/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U90/Y cache_controller_U/U516/C (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[83] cache_controller_U/U515/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U690/Y cache_controller_U/U515/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U629/Y cache_controller_U/U514/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U301/Y cache_controller_U/U513/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U513/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U850/Y cache_controller_U/U512/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U512/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U511/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U456/Y cache_controller_U/U511/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U718/Y cache_controller_U/U510/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U544/Y cache_controller_U/U509/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U343/Y cache_controller_U/U509/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U508/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U371/Y cache_controller_U/U508/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U507/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U480/Y cache_controller_U/U507/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U506/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U471/Y cache_controller_U/U506/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U579/Y cache_controller_U/U505/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U748/Y cache_controller_U/U504/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U510/Y cache_controller_U/U503/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U111/Y cache_controller_U/U502/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U317/Y cache_controller_U/U501/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U279/Y cache_controller_U/U500/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U374/Y cache_controller_U/U499/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U625/Y cache_controller_U/U499/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U732/Y cache_controller_U/U499/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U202/Y cache_controller_U/U499/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U26/Y cache_controller_U/U499/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U30/Y cache_controller_U/U498/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U345/Y cache_controller_U/U497/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U913/Y cache_controller_U/U496/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U12/Y cache_controller_U/U495/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U86/Y cache_controller_U/U494/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U302/Y cache_controller_U/U494/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U492/Y cache_controller_U/U493/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U499/Y cache_controller_U/U492/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U22/Y cache_controller_U/U491/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U675/Y cache_controller_U/U490/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U489/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U365/Y cache_controller_U/U488/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U410/Y cache_controller_U/U487/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U570/Y cache_controller_U/U487/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U312/Y cache_controller_U/U487/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U840/Y cache_controller_U/U486/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U695/Y cache_controller_U/U486/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U21/Y cache_controller_U/U486/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U486/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U671/Y cache_controller_U/U486/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U21/Y cache_controller_U/U485/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U472/Y cache_controller_U/U484/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U719/Y cache_controller_U/U483/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U483/Y cache_controller_U/U482/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U120/Y cache_controller_U/U481/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U728/Y cache_controller_U/U480/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U270/Y cache_controller_U/U479/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U110/Y cache_controller_U/U478/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U337/Y cache_controller_U/U477/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U92/Y cache_controller_U/U476/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U496/Y cache_controller_U/U475/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U750/Y cache_controller_U/U474/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U474/Y cache_controller_U/U473/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U678/Y cache_controller_U/U472/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U723/Y cache_controller_U/U471/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U471/Y cache_controller_U/U470/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U183/Y cache_controller_U/U469/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U496/Y cache_controller_U/U468/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U908/Y cache_controller_U/U467/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U608/Y cache_controller_U/U466/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U731/Y cache_controller_U/U466/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U717/Y cache_controller_U/U466/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U740/Y cache_controller_U/U466/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U589/Y cache_controller_U/U465/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U371/Y cache_controller_U/U464/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U480/Y cache_controller_U/U463/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U864/Y cache_controller_U/U462/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U695/Y cache_controller_U/U462/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U300/Y cache_controller_U/U462/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U462/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U608/Y cache_controller_U/U462/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U319/Y cache_controller_U/U461/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U460/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U401/Y cache_controller_U/U460/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U714/Y cache_controller_U/U459/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U488/Y cache_controller_U/U458/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U25/Y cache_controller_U/U457/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U204/Y cache_controller_U/U456/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U467/Y cache_controller_U/U455/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U91/Y cache_controller_U/U454/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U454/Y cache_controller_U/U453/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U569/Y cache_controller_U/U452/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U661/Y cache_controller_U/U451/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U625/Y cache_controller_U/U450/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U702/Y cache_controller_U/U449/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U858/Y cache_controller_U/U449/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U450/Y cache_controller_U/U449/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U269/Y cache_controller_U/U449/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U648/Y cache_controller_U/U449/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U632/Y cache_controller_U/U448/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U348/Y cache_controller_U/U447/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U731/Y cache_controller_U/U446/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U46/Y cache_controller_U/U446/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U701/Y cache_controller_U/U446/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U47/Y cache_controller_U/U446/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U714/Y cache_controller_U/U445/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U87/Y cache_controller_U/U445/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U832/Y cache_controller_U/U444/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U469/Y cache_controller_U/U444/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U694/Y cache_controller_U/U444/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U108/Y cache_controller_U/U444/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U443/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U298/Y cache_controller_U/U443/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U716/Y cache_controller_U/U443/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U381/Y cache_controller_U/U443/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U466/Y cache_controller_U/U443/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U732/Y cache_controller_U/U442/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U41/Y cache_controller_U/U442/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U313/Y cache_controller_U/U441/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U440/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U423/Y cache_controller_U/U440/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U609/Y cache_controller_U/U439/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U431/Y cache_controller_U/U439/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U486/Y cache_controller_U/U438/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U113/Y cache_controller_U/U437/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U608/Y cache_controller_U/U436/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U731/Y cache_controller_U/U435/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U757/Y cache_controller_U/U435/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U701/Y cache_controller_U/U435/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U112/Y cache_controller_U/U435/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U201/Y cache_controller_U/U434/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U511/Y cache_controller_U/U433/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U445/Y cache_controller_U/U433/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U388/Y cache_controller_U/U433/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U724/Y cache_controller_U/U432/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U213/Y cache_controller_U/U431/A (0.000:0.000:0.000))
    (INTERCONNECT proc_write cache_controller_U/U431/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U827/Y cache_controller_U/U431/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[2\]/QN cache_controller_U/U431/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U33/Y cache_controller_U/U430/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U428/Y cache_controller_U/U429/A (0.000:0.000:0.000))
    (INTERCONNECT U5/Y cache_controller_U/U428/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U202/Y cache_controller_U/U427/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U426/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U295/Y cache_controller_U/U426/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U93/Y cache_controller_U/U425/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U720/Y cache_controller_U/U424/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U302/Y cache_controller_U/U424/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U701/Y cache_controller_U/U424/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U478/Y cache_controller_U/U424/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U974/Y cache_controller_U/U423/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U423/Y cache_controller_U/U422/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U106/Y cache_controller_U/U421/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U421/Y cache_controller_U/U420/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U717/Y cache_controller_U/U419/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U346/Y cache_controller_U/U419/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U302/Y cache_controller_U/U419/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U115/Y cache_controller_U/U419/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U41/Y cache_controller_U/U418/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U41/Y cache_controller_U/U417/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U80/Y cache_controller_U/U416/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U377/Y cache_controller_U/U415/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U367/Y cache_controller_U/U414/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U37/Y cache_controller_U/U413/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U412/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U370/Y cache_controller_U/U412/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U273/Y cache_controller_U/U411/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U410/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U88/Y cache_controller_U/U410/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U875/Y cache_controller_U/U409/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U419/Y cache_controller_U/U408/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U407/Y cache_controller_U/U408/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U379/Y cache_controller_U/U408/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U407/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U540/Y cache_controller_U/U407/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U836/Y cache_controller_U/U406/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U695/Y cache_controller_U/U406/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U108/Y cache_controller_U/U406/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U406/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U816/Y cache_controller_U/U406/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U865/Y cache_controller_U/U405/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U405/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U332/Y cache_controller_U/U405/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U699/Y cache_controller_U/U405/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U763/Y cache_controller_U/U405/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U731/Y cache_controller_U/U404/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U388/Y cache_controller_U/U404/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U717/Y cache_controller_U/U404/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U390/Y cache_controller_U/U404/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U302/Y cache_controller_U/U403/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U409/Y cache_controller_U/U403/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U717/Y cache_controller_U/U403/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U369/Y cache_controller_U/U403/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U460/Y cache_controller_U/U402/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U372/Y cache_controller_U/U402/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U315/Y cache_controller_U/U402/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U945/Y cache_controller_U/U401/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U654/Y cache_controller_U/U400/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U716/Y cache_controller_U/U399/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U400/Y cache_controller_U/U399/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U278/Y cache_controller_U/U398/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U638/Y cache_controller_U/U397/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U302/Y cache_controller_U/U396/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U348/Y cache_controller_U/U396/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U701/Y cache_controller_U/U396/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U24/Y cache_controller_U/U396/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U274/Y cache_controller_U/U395/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U316/Y cache_controller_U/U395/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U396/Y cache_controller_U/U395/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U638/Y cache_controller_U/U394/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U732/Y cache_controller_U/U393/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U201/Y cache_controller_U/U393/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U374/Y cache_controller_U/U392/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U638/Y cache_controller_U/U392/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U271/Y cache_controller_U/U391/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U625/Y cache_controller_U/U390/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U264/Y cache_controller_U/U389/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U299/Y cache_controller_U/U389/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U694/Y cache_controller_U/U389/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U282/Y cache_controller_U/U389/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U264/Y cache_controller_U/U388/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U388/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U694/Y cache_controller_U/U388/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U721/Y cache_controller_U/U388/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U704/Y cache_controller_U/U387/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U831/Y cache_controller_U/U386/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U670/Y cache_controller_U/U386/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U848/Y cache_controller_U/U385/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U385/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U288/Y cache_controller_U/U385/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U699/Y cache_controller_U/U385/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U799/Y cache_controller_U/U385/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1733/Y cache_controller_U/U384/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U384/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[5] cache_controller_U/U384/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U719/Y cache_controller_U/U384/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U95/Y cache_controller_U/U383/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U717/Y cache_controller_U/U382/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U488/Y cache_controller_U/U382/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U114/Y cache_controller_U/U382/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U302/Y cache_controller_U/U382/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U767/Y cache_controller_U/U381/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U381/Y cache_controller_U/U380/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U716/Y cache_controller_U/U379/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U379/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U374/Y cache_controller_U/U378/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U306/Y cache_controller_U/U378/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U655/Y cache_controller_U/U377/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U655/Y cache_controller_U/U376/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U694/Y cache_controller_U/U375/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U376/Y cache_controller_U/U375/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U871/Y cache_controller_U/U374/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U374/Y cache_controller_U/U373/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U776/Y cache_controller_U/U373/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U716/Y cache_controller_U/U372/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U279/Y cache_controller_U/U372/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U755/Y cache_controller_U/U371/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U958/Y cache_controller_U/U370/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U370/Y cache_controller_U/U369/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U747/Y cache_controller_U/U368/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U368/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[25] cache_controller_U/U368/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U719/Y cache_controller_U/U368/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U753/Y cache_controller_U/U367/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U768/Y cache_controller_U/U366/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U363/Y cache_controller_U/U365/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U364/Y cache_controller_U/U365/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U404/Y cache_controller_U/U365/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U367/Y cache_controller_U/U364/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U714/Y cache_controller_U/U364/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U544/Y cache_controller_U/U363/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U366/Y cache_controller_U/U363/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U717/Y cache_controller_U/U362/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U260/Y cache_controller_U/U362/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U731/Y cache_controller_U/U362/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U699/Y cache_controller_U/U362/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U572/Y cache_controller_U/U361/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U847/Y cache_controller_U/U360/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U360/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U361/Y cache_controller_U/U360/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U699/Y cache_controller_U/U360/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U800/Y cache_controller_U/U360/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U358/Y cache_controller_U/U359/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U318/Y cache_controller_U/U358/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U837/Y cache_controller_U/U357/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U698/Y cache_controller_U/U357/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U113/Y cache_controller_U/U357/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U715/Y cache_controller_U/U357/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U667/Y cache_controller_U/U357/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U108/Y cache_controller_U/U356/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U351/Y cache_controller_U/U355/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U551/Y cache_controller_U/U355/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U106/Y cache_controller_U/U355/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U873/Y cache_controller_U/U354/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U401/Y cache_controller_U/U353/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U502/Y cache_controller_U/U352/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U716/Y cache_controller_U/U351/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U6/Y cache_controller_U/U351/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U412/Y cache_controller_U/U350/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U104/Y cache_controller_U/U350/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U327/Y cache_controller_U/U350/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U97/Y cache_controller_U/U349/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U402/Y cache_controller_U/U348/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U608/Y cache_controller_U/U347/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U664/Y cache_controller_U/U346/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U663/Y cache_controller_U/U345/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U298/Y cache_controller_U/U344/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U556/Y cache_controller_U/U343/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U343/Y cache_controller_U/U342/A (0.000:0.000:0.000))
    (INTERCONNECT proc_read cache_controller_U/U341/A0N (0.000:0.000:0.000))
    (INTERCONNECT proc_write cache_controller_U/U341/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U213/Y cache_controller_U/U341/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U851/Y cache_controller_U/U340/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U340/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U496/Y cache_controller_U/U340/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U699/Y cache_controller_U/U340/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U666/Y cache_controller_U/U340/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U835/Y cache_controller_U/U339/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U614/Y cache_controller_U/U339/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U432/Y cache_controller_U/U339/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U266/Y cache_controller_U/U339/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U601/Y cache_controller_U/U339/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U660/Y cache_controller_U/U338/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U706/Y cache_controller_U/U337/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U72/Y cache_controller_U/U336/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U393/Y cache_controller_U/U336/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U392/Y cache_controller_U/U336/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U866/Y cache_controller_U/U335/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U614/Y cache_controller_U/U335/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U124/Y cache_controller_U/U335/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U335/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U664/Y cache_controller_U/U335/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U333/Y cache_controller_U/U334/A (0.000:0.000:0.000))
    (INTERCONNECT U7/Y cache_controller_U/U333/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U346/Y cache_controller_U/U332/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U838/Y cache_controller_U/U331/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U698/Y cache_controller_U/U331/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U4/Y cache_controller_U/U331/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U715/Y cache_controller_U/U331/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U792/Y cache_controller_U/U331/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U831/Y cache_controller_U/U330/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U277/Y cache_controller_U/U330/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1731/Y cache_controller_U/U329/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U716/Y cache_controller_U/U328/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U329/Y cache_controller_U/U328/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U717/Y cache_controller_U/U327/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U107/Y cache_controller_U/U327/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U302/Y cache_controller_U/U327/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U723/Y cache_controller_U/U327/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U337/Y cache_controller_U/U326/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U86/Y cache_controller_U/U325/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U731/Y cache_controller_U/U324/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U31/Y cache_controller_U/U323/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U852/Y cache_controller_U/U322/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U697/Y cache_controller_U/U322/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U348/Y cache_controller_U/U322/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U700/Y cache_controller_U/U322/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U678/Y cache_controller_U/U322/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U526/Y cache_controller_U/U321/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U125/Y cache_controller_U/U321/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U527/Y cache_controller_U/U321/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U297/Y cache_controller_U/U320/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U382/Y cache_controller_U/U320/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U720/Y cache_controller_U/U319/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U642/Y cache_controller_U/U318/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U724/Y cache_controller_U/U317/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U716/Y cache_controller_U/U316/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U724/Y cache_controller_U/U316/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U717/Y cache_controller_U/U315/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U337/Y cache_controller_U/U315/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U731/Y cache_controller_U/U315/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U106/Y cache_controller_U/U315/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U712/Y cache_controller_U/U314/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U316/Y cache_controller_U/U313/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U731/Y cache_controller_U/U312/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U642/Y cache_controller_U/U312/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U717/Y cache_controller_U/U312/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U663/Y cache_controller_U/U312/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U544/Y cache_controller_U/U311/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U475/Y cache_controller_U/U311/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U302/Y cache_controller_U/U310/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U467/Y cache_controller_U/U310/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U701/Y cache_controller_U/U310/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U267/Y cache_controller_U/U310/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U543/Y cache_controller_U/U309/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U399/Y cache_controller_U/U309/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U310/Y cache_controller_U/U309/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U8/Y cache_controller_U/U308/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U865/Y cache_controller_U/U307/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U697/Y cache_controller_U/U307/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U115/Y cache_controller_U/U307/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U700/Y cache_controller_U/U307/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U822/Y cache_controller_U/U307/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U707/Y cache_controller_U/U306/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U305/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1441/Y cache_controller_U/U305/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[27] cache_controller_U/U305/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U719/Y cache_controller_U/U305/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U304/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1436/Y cache_controller_U/U304/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[19] cache_controller_U/U304/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U718/Y cache_controller_U/U304/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U334/Y cache_controller_U/U303/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U731/Y cache_controller_U/U302/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U733/Y cache_controller_U/U301/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U488/Y cache_controller_U/U300/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U635/Y cache_controller_U/U299/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U634/Y cache_controller_U/U298/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U101/Y cache_controller_U/U297/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U102/Y cache_controller_U/U297/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U754/Y cache_controller_U/U296/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U671/Y cache_controller_U/U295/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U295/Y cache_controller_U/U294/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U673/Y cache_controller_U/U293/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U293/Y cache_controller_U/U292/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U711/Y cache_controller_U/U291/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U302/Y cache_controller_U/U290/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U472/Y cache_controller_U/U290/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U694/Y cache_controller_U/U290/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U93/Y cache_controller_U/U290/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U289/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U107/Y cache_controller_U/U288/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U403/Y cache_controller_U/U287/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U105/Y cache_controller_U/U287/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U373/Y cache_controller_U/U287/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U285/Y cache_controller_U/U286/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U749/Y cache_controller_U/U285/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U557/Y cache_controller_U/U284/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U459/Y cache_controller_U/U283/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U281/Y cache_controller_U/U282/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U685/Y cache_controller_U/U281/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U193/Y cache_controller_U/U280/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U330/Y cache_controller_U/U280/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U20/Y cache_controller_U/U280/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U341/Y cache_controller_U/U279/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U939/Y cache_controller_U/U278/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U278/Y cache_controller_U/U277/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U432/Y cache_controller_U/U276/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U660/Y cache_controller_U/U275/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U374/Y cache_controller_U/U274/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U311/Y cache_controller_U/U274/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U670/Y cache_controller_U/U273/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U740/Y cache_controller_U/U272/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U335/Y cache_controller_U/U271/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U203/Y cache_controller_U/U270/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U634/Y cache_controller_U/U269/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U634/Y cache_controller_U/U268/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U667/Y cache_controller_U/U267/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U633/Y cache_controller_U/U266/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U627/Y cache_controller_U/U265/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U832/Y cache_controller_U/U264/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U24/Y cache_controller_U/U263/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U848/Y cache_controller_U/U262/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U262/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U284/Y cache_controller_U/U262/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U262/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U738/Y cache_controller_U/U262/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U497/Y cache_controller_U/U261/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U259/Y cache_controller_U/U260/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U648/Y cache_controller_U/U259/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U854/Y cache_controller_U/U258/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U258/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U110/Y cache_controller_U/U258/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U699/Y cache_controller_U/U258/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U803/Y cache_controller_U/U258/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U860/Y cache_controller_U/U257/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U630/Y cache_controller_U/U257/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U122/Y cache_controller_U/U257/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U715/Y cache_controller_U/U257/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U660/Y cache_controller_U/U257/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U549/Y cache_controller_U/U256/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U550/Y cache_controller_U/U256/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U869/Y cache_controller_U/U256/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U54/Y cache_controller_U/U255/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[1\]/Q cache_controller_U/U255/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U870/Y cache_controller_U/U255/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U632/Y cache_controller_U/U254/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U859/Y cache_controller_U/U254/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U397/Y cache_controller_U/U254/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U269/Y cache_controller_U/U254/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U649/Y cache_controller_U/U254/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U703/Y cache_controller_U/U253/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U857/Y cache_controller_U/U253/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U343/Y cache_controller_U/U253/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U269/Y cache_controller_U/U253/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U819/Y cache_controller_U/U253/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U703/Y cache_controller_U/U252/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U856/Y cache_controller_U/U252/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U295/Y cache_controller_U/U252/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U269/Y cache_controller_U/U252/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U646/Y cache_controller_U/U252/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U632/Y cache_controller_U/U251/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U866/Y cache_controller_U/U251/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U293/Y cache_controller_U/U251/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U269/Y cache_controller_U/U251/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U636/Y cache_controller_U/U251/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U552/Y cache_controller_U/U250/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U553/Y cache_controller_U/U250/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U554/Y cache_controller_U/U250/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U703/Y cache_controller_U/U249/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U853/Y cache_controller_U/U249/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U589/Y cache_controller_U/U249/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U249/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U818/Y cache_controller_U/U249/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U703/Y cache_controller_U/U248/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U850/Y cache_controller_U/U248/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U423/Y cache_controller_U/U248/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U248/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U599/Y cache_controller_U/U248/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U703/Y cache_controller_U/U247/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U849/Y cache_controller_U/U247/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U474/Y cache_controller_U/U247/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U269/Y cache_controller_U/U247/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U607/Y cache_controller_U/U247/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U703/Y cache_controller_U/U246/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U847/Y cache_controller_U/U246/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U451/Y cache_controller_U/U246/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U246/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U750/Y cache_controller_U/U246/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U703/Y cache_controller_U/U245/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U865/Y cache_controller_U/U245/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U540/Y cache_controller_U/U245/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U245/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U600/Y cache_controller_U/U245/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U556/Y cache_controller_U/U244/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U557/Y cache_controller_U/U244/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U558/Y cache_controller_U/U244/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U702/Y cache_controller_U/U243/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U843/Y cache_controller_U/U243/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U483/Y cache_controller_U/U243/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U243/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U749/Y cache_controller_U/U243/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U611/Y cache_controller_U/U242/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U612/Y cache_controller_U/U242/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U613/Y cache_controller_U/U242/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U523/Y cache_controller_U/U241/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U524/Y cache_controller_U/U241/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U525/Y cache_controller_U/U241/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U702/Y cache_controller_U/U240/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U864/Y cache_controller_U/U240/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U296/Y cache_controller_U/U240/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U240/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U772/Y cache_controller_U/U240/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U528/Y cache_controller_U/U239/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U529/Y cache_controller_U/U239/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U530/Y cache_controller_U/U239/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U857/Y cache_controller_U/U238/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U614/Y cache_controller_U/U238/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U313/Y cache_controller_U/U238/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U238/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U778/Y cache_controller_U/U238/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U856/Y cache_controller_U/U237/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U237/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U418/Y cache_controller_U/U237/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U237/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U594/Y cache_controller_U/U237/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U854/Y cache_controller_U/U236/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U236/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U430/Y cache_controller_U/U236/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U236/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U640/Y cache_controller_U/U236/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U853/Y cache_controller_U/U235/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U235/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U400/Y cache_controller_U/U235/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U235/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U641/Y cache_controller_U/U235/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U851/Y cache_controller_U/U234/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U234/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U713/Y cache_controller_U/U234/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U234/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U639/Y cache_controller_U/U234/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U512/Y cache_controller_U/U233/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U513/Y cache_controller_U/U233/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U515/Y cache_controller_U/U233/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U849/Y cache_controller_U/U232/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U232/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U291/Y cache_controller_U/U232/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U232/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U662/Y cache_controller_U/U232/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U863/Y cache_controller_U/U231/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U231/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U381/Y cache_controller_U/U231/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U231/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U820/Y cache_controller_U/U231/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U862/Y cache_controller_U/U230/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U614/Y cache_controller_U/U230/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U279/Y cache_controller_U/U230/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U266/Y cache_controller_U/U230/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U657/Y cache_controller_U/U230/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U844/Y cache_controller_U/U229/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U614/Y cache_controller_U/U229/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U271/Y cache_controller_U/U229/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U266/Y cache_controller_U/U229/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U656/Y cache_controller_U/U229/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U864/Y cache_controller_U/U228/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U614/Y cache_controller_U/U228/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U25/Y cache_controller_U/U228/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U266/Y cache_controller_U/U228/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U773/Y cache_controller_U/U228/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U840/Y cache_controller_U/U227/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U614/Y cache_controller_U/U227/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U278/Y cache_controller_U/U227/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U266/Y cache_controller_U/U227/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U655/Y cache_controller_U/U227/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U518/Y cache_controller_U/U226/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U519/Y cache_controller_U/U226/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U520/Y cache_controller_U/U226/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U757/Y cache_controller_U/U225/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U856/Y cache_controller_U/U224/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U698/Y cache_controller_U/U224/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U225/Y cache_controller_U/U224/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U715/Y cache_controller_U/U224/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U796/Y cache_controller_U/U224/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U853/Y cache_controller_U/U223/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U697/Y cache_controller_U/U223/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U467/Y cache_controller_U/U223/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U700/Y cache_controller_U/U223/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U821/Y cache_controller_U/U223/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U850/Y cache_controller_U/U222/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U697/Y cache_controller_U/U222/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U490/Y cache_controller_U/U222/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U700/Y cache_controller_U/U222/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U809/Y cache_controller_U/U222/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U848/Y cache_controller_U/U221/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U697/Y cache_controller_U/U221/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U723/Y cache_controller_U/U221/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U700/Y cache_controller_U/U221/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U798/Y cache_controller_U/U221/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U845/Y cache_controller_U/U220/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U698/Y cache_controller_U/U220/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U472/Y cache_controller_U/U220/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U700/Y cache_controller_U/U220/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U759/Y cache_controller_U/U220/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U862/Y cache_controller_U/U219/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U698/Y cache_controller_U/U219/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U421/Y cache_controller_U/U219/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U628/Y cache_controller_U/U219/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U604/Y cache_controller_U/U219/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U541/Y cache_controller_U/U218/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U542/Y cache_controller_U/U218/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U670/Y cache_controller_U/U218/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U839/Y cache_controller_U/U217/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U698/Y cache_controller_U/U217/B (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[36] cache_controller_U/U216/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U687/Y cache_controller_U/U216/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U217/Y cache_controller_U/U215/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U559/Y cache_controller_U/U215/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U216/Y cache_controller_U/U215/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U866/Y cache_controller_U/U214/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U214/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U624/Y cache_controller_U/U214/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U214/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U762/Y cache_controller_U/U214/C0 (0.000:0.000:0.000))
    (INTERCONNECT mem_rdata[22] cache_controller_U/U213/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U387/Y cache_controller_U/U213/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U850/Y cache_controller_U/U212/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U212/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U478/Y cache_controller_U/U212/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U699/Y cache_controller_U/U212/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U812/Y cache_controller_U/U212/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U845/Y cache_controller_U/U211/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U695/Y cache_controller_U/U211/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U93/Y cache_controller_U/U211/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U699/Y cache_controller_U/U211/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U674/Y cache_controller_U/U211/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U862/Y cache_controller_U/U210/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U695/Y cache_controller_U/U210/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U326/Y cache_controller_U/U210/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U210/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U676/Y cache_controller_U/U210/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U841/Y cache_controller_U/U209/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U695/Y cache_controller_U/U209/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U376/Y cache_controller_U/U209/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U209/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U669/Y cache_controller_U/U209/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U839/Y cache_controller_U/U208/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U695/Y cache_controller_U/U208/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U282/Y cache_controller_U/U208/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U208/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U672/Y cache_controller_U/U208/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U703/Y cache_controller_U/U207/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U852/Y cache_controller_U/U207/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U92/Y cache_controller_U/U207/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U207/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U644/Y cache_controller_U/U207/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U306/Y cache_controller_U/U206/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U703/Y cache_controller_U/U205/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U845/Y cache_controller_U/U205/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U206/Y cache_controller_U/U205/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U205/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U642/Y cache_controller_U/U205/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U702/Y cache_controller_U/U204/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U844/Y cache_controller_U/U204/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U438/Y cache_controller_U/U204/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U204/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U735/Y cache_controller_U/U204/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U702/Y cache_controller_U/U203/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U840/Y cache_controller_U/U203/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U448/Y cache_controller_U/U203/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U203/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U733/Y cache_controller_U/U203/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U586/Y cache_controller_U/U202/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U587/Y cache_controller_U/U202/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U588/Y cache_controller_U/U202/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U731/Y cache_controller_U/U201/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U459/Y cache_controller_U/U201/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U701/Y cache_controller_U/U201/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U270/Y cache_controller_U/U201/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U374/Y cache_controller_U/U200/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U660/Y cache_controller_U/U200/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U732/Y cache_controller_U/U199/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U343/Y cache_controller_U/U199/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U716/Y cache_controller_U/U198/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U301/Y cache_controller_U/U198/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U197/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U451/Y cache_controller_U/U197/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U716/Y cache_controller_U/U196/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U97/Y cache_controller_U/U196/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U732/Y cache_controller_U/U195/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U454/Y cache_controller_U/U195/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U732/Y cache_controller_U/U194/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U335/Y cache_controller_U/U194/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U374/Y cache_controller_U/U193/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U632/Y cache_controller_U/U193/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1442/Y cache_controller_U/U192/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U192/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[29] cache_controller_U/U192/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U719/Y cache_controller_U/U192/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1440/Y cache_controller_U/U191/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U191/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[26] cache_controller_U/U191/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U719/Y cache_controller_U/U191/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U877/Y cache_controller_U/U190/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U475/Y cache_controller_U/U189/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U126/Y cache_controller_U/U188/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U338/Y cache_controller_U/U187/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U486/Y cache_controller_U/U186/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U88/Y cache_controller_U/U185/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U632/Y cache_controller_U/U184/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U456/Y cache_controller_U/U183/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U68/Y cache_controller_U/U182/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U182/Y cache_controller_U/U181/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U434/Y cache_controller_U/U180/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U427/Y cache_controller_U/U179/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U400/Y cache_controller_U/U178/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U317/Y cache_controller_U/U177/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U177/Y cache_controller_U/U176/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U343/Y cache_controller_U/U175/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U301/Y cache_controller_U/U174/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U291/Y cache_controller_U/U173/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U284/Y cache_controller_U/U172/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U123/Y cache_controller_U/U171/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U453/Y cache_controller_U/U170/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U727/Y cache_controller_U/U169/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U169/Y cache_controller_U/U168/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U504/Y cache_controller_U/U167/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U52/Y cache_controller_U/U166/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U873/Y cache_controller_U/U165/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U286/Y cache_controller_U/U164/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U441/Y cache_controller_U/U163/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U200/Y cache_controller_U/U162/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U283/Y cache_controller_U/U161/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U875/Y cache_controller_U/U160/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U118/Y cache_controller_U/U159/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U490/Y cache_controller_U/U158/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U96/Y cache_controller_U/U157/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U46/Y cache_controller_U/U156/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U156/Y cache_controller_U/U155/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U116/Y cache_controller_U/U154/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U154/Y cache_controller_U/U153/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U153/Y cache_controller_U/U152/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U299/Y cache_controller_U/U151/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U107/Y cache_controller_U/U150/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U356/Y cache_controller_U/U149/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U149/Y cache_controller_U/U148/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U112/Y cache_controller_U/U147/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U260/Y cache_controller_U/U146/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U267/Y cache_controller_U/U145/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U288/Y cache_controller_U/U144/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U361/Y cache_controller_U/U143/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U308/Y cache_controller_U/U142/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U142/Y cache_controller_U/U141/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U326/Y cache_controller_U/U140/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U261/Y cache_controller_U/U139/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U458/Y cache_controller_U/U138/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U282/Y cache_controller_U/U137/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U721/Y cache_controller_U/U136/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U136/Y cache_controller_U/U135/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U108/Y cache_controller_U/U134/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U99/Y cache_controller_U/U133/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[0\]/Q cache_controller_U/U133/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U837/Y cache_controller_U/U132/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U614/Y cache_controller_U/U132/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U286/Y cache_controller_U/U132/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U266/Y cache_controller_U/U132/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U654/Y cache_controller_U/U132/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U841/Y cache_controller_U/U131/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U614/Y cache_controller_U/U131/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U504/Y cache_controller_U/U131/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U266/Y cache_controller_U/U131/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U652/Y cache_controller_U/U131/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U843/Y cache_controller_U/U130/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U614/Y cache_controller_U/U130/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U89/Y cache_controller_U/U130/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U266/Y cache_controller_U/U130/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U653/Y cache_controller_U/U130/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U859/Y cache_controller_U/U129/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U129/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U434/Y cache_controller_U/U129/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U129/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U682/Y cache_controller_U/U129/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U858/Y cache_controller_U/U128/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U614/Y cache_controller_U/U128/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U427/Y cache_controller_U/U128/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U128/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U681/Y cache_controller_U/U128/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U874/Y cache_controller_U/U127/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U776/Y cache_controller_U/U126/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U371/Y cache_controller_U/U125/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U125/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1730/Y cache_controller_U/U124/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U653/Y cache_controller_U/U123/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U388/Y cache_controller_U/U122/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U313/Y cache_controller_U/U121/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U680/Y cache_controller_U/U120/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U699/Y cache_controller_U/U119/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U630/Y cache_controller_U/U118/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U109/Y cache_controller_U/U117/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U976/Y cache_controller_U/U116/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U401/Y cache_controller_U/U115/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U651/Y cache_controller_U/U114/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U400/Y cache_controller_U/U113/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U559/Y cache_controller_U/U112/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U633/Y cache_controller_U/U111/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U369/Y cache_controller_U/U110/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U79/Y cache_controller_U/U109/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U394/Y cache_controller_U/U108/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U390/Y cache_controller_U/U107/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U374/Y cache_controller_U/U106/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U874/Y cache_controller_U/U106/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U732/Y cache_controller_U/U105/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U33/Y cache_controller_U/U105/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U716/Y cache_controller_U/U104/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U284/Y cache_controller_U/U104/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U264/Y cache_controller_U/U103/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U510/Y cache_controller_U/U103/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U714/Y cache_controller_U/U102/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U25/Y cache_controller_U/U102/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U539/Y cache_controller_U/U101/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U296/Y cache_controller_U/U101/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U374/Y cache_controller_U/U100/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U68/Y cache_controller_U/U100/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/state_reg\[1\]/Q cache_controller_U/U99/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U633/Y cache_controller_U/U98/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U121/Y cache_controller_U/U97/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U325/Y cache_controller_U/U96/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U323/Y cache_controller_U/U95/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U469/Y cache_controller_U/U94/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U774/Y cache_controller_U/U93/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U311/Y cache_controller_U/U92/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U975/Y cache_controller_U/U91/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U374/Y cache_controller_U/U90/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U486/Y cache_controller_U/U90/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U502/Y cache_controller_U/U89/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U631/Y cache_controller_U/U88/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U873/Y cache_controller_U/U87/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U771/Y cache_controller_U/U86/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1449/Y cache_controller_U/U85/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U85/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[18] cache_controller_U/U85/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U718/Y cache_controller_U/U85/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1447/Y cache_controller_U/U84/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U84/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[14] cache_controller_U/U84/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U718/Y cache_controller_U/U84/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1445/Y cache_controller_U/U83/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U83/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[8] cache_controller_U/U83/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U719/Y cache_controller_U/U83/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1443/Y cache_controller_U/U82/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U82/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[6] cache_controller_U/U82/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U719/Y cache_controller_U/U82/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U81/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1448/Y cache_controller_U/U81/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[15] cache_controller_U/U81/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U718/Y cache_controller_U/U81/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U672/Y cache_controller_U/U80/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U80/Y cache_controller_U/U79/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U78/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1446/Y cache_controller_U/U78/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[11] cache_controller_U/U78/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U718/Y cache_controller_U/U78/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U77/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1444/Y cache_controller_U/U77/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[7] cache_controller_U/U77/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U719/Y cache_controller_U/U77/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U209/Y cache_controller_U/U76/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U122/Y cache_controller_U/U75/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U200/Y cache_controller_U/U74/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U302/Y cache_controller_U/U73/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U74/Y cache_controller_U/U73/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U302/Y cache_controller_U/U72/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U121/Y cache_controller_U/U72/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U701/Y cache_controller_U/U72/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U15/Y cache_controller_U/U72/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U71/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U196/Y cache_controller_U/U71/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[16] cache_controller_U/U71/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U718/Y cache_controller_U/U71/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U70/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U649/Y cache_controller_U/U70/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[10] cache_controller_U/U70/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U718/Y cache_controller_U/U70/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U69/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U239/Y cache_controller_U/U69/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[12] cache_controller_U/U69/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U718/Y cache_controller_U/U69/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U314/Y cache_controller_U/U68/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U68/Y cache_controller_U/U67/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U127/Y cache_controller_U/U66/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U844/Y cache_controller_U/U65/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U698/Y cache_controller_U/U65/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U873/Y cache_controller_U/U65/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U628/Y cache_controller_U/U65/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U802/Y cache_controller_U/U65/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U842/Y cache_controller_U/U64/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U614/Y cache_controller_U/U64/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U727/Y cache_controller_U/U64/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U266/Y cache_controller_U/U64/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U638/Y cache_controller_U/U64/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U162/Y cache_controller_U/U63/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U76/Y cache_controller_U/U62/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U62/Y cache_controller_U/U61/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U61/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U537/Y cache_controller_U/U60/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U61/Y cache_controller_U/U60/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U538/Y cache_controller_U/U60/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U731/Y cache_controller_U/U59/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U110/Y cache_controller_U/U58/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U516/Y cache_controller_U/U57/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U867/Y cache_controller_U/U56/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U789/Y cache_controller_U/U56/A1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[13] cache_controller_U/U56/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U718/Y cache_controller_U/U56/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U256/Y cache_controller_U/U55/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U133/Y cache_controller_U/U55/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U55/Y cache_controller_U/U54/A (0.000:0.000:0.000))
    (INTERCONNECT U92/Y cache_controller_U/U54/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U843/Y cache_controller_U/U53/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U698/Y cache_controller_U/U53/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U95/Y cache_controller_U/U53/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U715/Y cache_controller_U/U53/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U817/Y cache_controller_U/U53/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U333/Y cache_controller_U/U52/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U714/Y cache_controller_U/U51/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U52/Y cache_controller_U/U51/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U855/Y cache_controller_U/U50/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U697/Y cache_controller_U/U50/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U337/Y cache_controller_U/U50/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U715/Y cache_controller_U/U50/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U661/Y cache_controller_U/U50/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U302/Y cache_controller_U/U49/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U120/Y cache_controller_U/U49/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U701/Y cache_controller_U/U49/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U39/Y cache_controller_U/U49/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U509/Y cache_controller_U/U48/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U591/Y cache_controller_U/U48/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U49/Y cache_controller_U/U48/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U721/Y cache_controller_U/U47/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U117/Y cache_controller_U/U46/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U406/Y cache_controller_U/U45/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U494/Y cache_controller_U/U44/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U11/Y cache_controller_U/U44/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U702/Y cache_controller_U/U43/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U862/Y cache_controller_U/U43/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U401/Y cache_controller_U/U43/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U43/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U769/Y cache_controller_U/U43/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U860/Y cache_controller_U/U42/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U42/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U107/Y cache_controller_U/U42/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U42/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U746/Y cache_controller_U/U42/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U770/Y cache_controller_U/U41/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U835/Y cache_controller_U/U40/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U698/Y cache_controller_U/U40/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U722/Y cache_controller_U/U40/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U715/Y cache_controller_U/U40/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U797/Y cache_controller_U/U40/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U399/Y cache_controller_U/U39/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U857/Y cache_controller_U/U38/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U38/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U39/Y cache_controller_U/U38/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U38/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U677/Y cache_controller_U/U38/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U126/Y cache_controller_U/U37/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U311/Y cache_controller_U/U36/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U328/Y cache_controller_U/U36/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U201/Y cache_controller_U/U36/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U103/Y cache_controller_U/U35/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U375/Y cache_controller_U/U35/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U507/Y cache_controller_U/U34/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U563/Y cache_controller_U/U34/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U35/Y cache_controller_U/U34/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U758/Y cache_controller_U/U33/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U168/Y cache_controller_U/U32/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U112/Y cache_controller_U/U31/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U903/Y cache_controller_U/U30/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U757/Y cache_controller_U/U29/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U849/Y cache_controller_U/U28/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U697/Y cache_controller_U/U28/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U96/Y cache_controller_U/U28/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U700/Y cache_controller_U/U28/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U808/Y cache_controller_U/U28/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U701/Y cache_controller_U/U27/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U59/Y cache_controller_U/U27/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U73/Y cache_controller_U/U26/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U27/Y cache_controller_U/U26/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U752/Y cache_controller_U/U25/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U558/Y cache_controller_U/U24/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U852/Y cache_controller_U/U23/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U696/Y cache_controller_U/U23/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U24/Y cache_controller_U/U23/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U699/Y cache_controller_U/U23/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U734/Y cache_controller_U/U23/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U650/Y cache_controller_U/U22/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U340/Y cache_controller_U/U21/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U264/Y cache_controller_U/U20/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U22/Y cache_controller_U/U20/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U694/Y cache_controller_U/U20/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U21/Y cache_controller_U/U20/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U45/Y cache_controller_U/U19/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U835/Y cache_controller_U/U18/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U695/Y cache_controller_U/U18/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U45/Y cache_controller_U/U18/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U265/Y cache_controller_U/U18/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U680/Y cache_controller_U/U18/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U734/Y cache_controller_U/U17/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U865/Y cache_controller_U/U16/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U514/Y cache_controller_U/U16/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U17/Y cache_controller_U/U16/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U98/Y cache_controller_U/U16/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U760/Y cache_controller_U/U16/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U108/Y cache_controller_U/U15/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U702/Y cache_controller_U/U14/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U836/Y cache_controller_U/U14/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U67/Y cache_controller_U/U14/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U268/Y cache_controller_U/U14/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U743/Y cache_controller_U/U14/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U706/Y cache_controller_U/U13/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U765/Y cache_controller_U/U12/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U701/Y cache_controller_U/U11/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U12/Y cache_controller_U/U11/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U377/Y cache_controller_U/U10/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U135/Y cache_controller_U/U9/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U704/Y cache_controller_U/U8/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U854/Y cache_controller_U/U7/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U697/Y cache_controller_U/U7/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U409/Y cache_controller_U/U7/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U700/Y cache_controller_U/U7/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U795/Y cache_controller_U/U7/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U209/Y cache_controller_U/U6/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U745/Y cache_controller_U/U5/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U915/Y cache_controller_U/U4/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U200/Y cache_controller_U/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U199/Y cache_controller_U/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U592/Y cache_controller_U/U3/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U255/Y cache_controller_U/state_reg\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/state_reg\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U685/Y cache_controller_U/state_reg\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/state_reg\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U833/Y cache_controller_U/state_reg\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/state_reg\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U3/Y cache_controller_U/cache_sram_2way_U/U1761/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U216/Y cache_controller_U/cache_sram_2way_U/U1761/A1 (0.000:0.000:0.000))
    (INTERCONNECT U92/Y cache_controller_U/cache_sram_2way_U/U1761/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U590/Y cache_controller_U/cache_sram_2way_U/U1760/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U141/Y cache_controller_U/cache_sram_2way_U/U1760/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1113/Y cache_controller_U/cache_sram_2way_U/U1759/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[28] cache_controller_U/cache_sram_2way_U/U1759/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U65/Y cache_controller_U/cache_sram_2way_U/U1758/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[29] cache_controller_U/cache_sram_2way_U/U1758/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U592/Y cache_controller_U/cache_sram_2way_U/U1757/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1115/Y cache_controller_U/cache_sram_2way_U/U1757/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U885/Y cache_controller_U/cache_sram_2way_U/U1756/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1737/Y cache_controller_U/cache_sram_2way_U/U1756/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U186/Y cache_controller_U/cache_sram_2way_U/U1755/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U501/Y cache_controller_U/cache_sram_2way_U/U1755/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U328/Y cache_controller_U/cache_sram_2way_U/U1754/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1738/Y cache_controller_U/cache_sram_2way_U/U1754/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[15] cache_controller_U/cache_sram_2way_U/U1753/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U217/Y cache_controller_U/cache_sram_2way_U/U1753/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U26/Y cache_controller_U/cache_sram_2way_U/U1752/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[10] cache_controller_U/cache_sram_2way_U/U1752/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U38/Y cache_controller_U/cache_sram_2way_U/U1751/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[8] cache_controller_U/cache_sram_2way_U/U1751/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1728/Y cache_controller_U/cache_sram_2way_U/U1750/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[26] cache_controller_U/cache_sram_2way_U/U1750/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U645/Y cache_controller_U/cache_sram_2way_U/U1749/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[24] cache_controller_U/cache_sram_2way_U/U1749/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U164/Y cache_controller_U/cache_sram_2way_U/U1748/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1119/Y cache_controller_U/cache_sram_2way_U/U1748/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U61/Y cache_controller_U/cache_sram_2way_U/U1747/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[14] cache_controller_U/cache_sram_2way_U/U1747/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1084/Y cache_controller_U/cache_sram_2way_U/U1746/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[4] cache_controller_U/cache_sram_2way_U/U1746/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U803/Y cache_controller_U/cache_sram_2way_U/U1745/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[21] cache_controller_U/cache_sram_2way_U/U1745/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U800/Y cache_controller_U/cache_sram_2way_U/U1744/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[28] cache_controller_U/cache_sram_2way_U/U1744/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1727/Y cache_controller_U/cache_sram_2way_U/U1743/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[13] cache_controller_U/cache_sram_2way_U/U1743/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1726/Y cache_controller_U/cache_sram_2way_U/U1742/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[11] cache_controller_U/cache_sram_2way_U/U1742/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U33/Y cache_controller_U/cache_sram_2way_U/U1741/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[17] cache_controller_U/cache_sram_2way_U/U1741/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[25] cache_controller_U/cache_sram_2way_U/U1740/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U247/Y cache_controller_U/cache_sram_2way_U/U1740/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[24] cache_controller_U/cache_sram_2way_U/U1739/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U72/Y cache_controller_U/cache_sram_2way_U/U1739/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[23] cache_controller_U/cache_sram_2way_U/U1738/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[27] cache_controller_U/cache_sram_2way_U/U1737/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U684/Y cache_controller_U/cache_sram_2way_U/U1736/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U657/Y cache_controller_U/cache_sram_2way_U/U1735/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U114/Y cache_controller_U/cache_sram_2way_U/U1735/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U732/Y cache_controller_U/cache_sram_2way_U/U1735/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1749/Y cache_controller_U/cache_sram_2way_U/U1734/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1750/Y cache_controller_U/cache_sram_2way_U/U1734/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U186/Y cache_controller_U/cache_sram_2way_U/U1733/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U118/Y cache_controller_U/cache_sram_2way_U/U1733/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U647/Y cache_controller_U/cache_sram_2way_U/U1733/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1124/Y cache_controller_U/cache_sram_2way_U/U1732/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1084/Y cache_controller_U/cache_sram_2way_U/U1732/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U647/Y cache_controller_U/cache_sram_2way_U/U1732/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1400/Y cache_controller_U/cache_sram_2way_U/U1731/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1401/Y cache_controller_U/cache_sram_2way_U/U1731/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U732/Y cache_controller_U/cache_sram_2way_U/U1731/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1403/Y cache_controller_U/cache_sram_2way_U/U1730/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1402/Y cache_controller_U/cache_sram_2way_U/U1730/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U732/Y cache_controller_U/cache_sram_2way_U/U1730/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U484/Y cache_controller_U/cache_sram_2way_U/U1729/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1696/Y cache_controller_U/cache_sram_2way_U/U1728/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1695/Y cache_controller_U/cache_sram_2way_U/U1728/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1719/Y cache_controller_U/cache_sram_2way_U/U1727/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1718/Y cache_controller_U/cache_sram_2way_U/U1727/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1721/Y cache_controller_U/cache_sram_2way_U/U1726/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1720/Y cache_controller_U/cache_sram_2way_U/U1726/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[128\]/Q cache_controller_U/cache_sram_2way_U/U1725/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U27/Y cache_controller_U/cache_sram_2way_U/U1725/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[128\]/Q cache_controller_U/cache_sram_2way_U/U1725/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U1725/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[131\]/Q cache_controller_U/cache_sram_2way_U/U1724/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U39/Y cache_controller_U/cache_sram_2way_U/U1724/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[131\]/Q cache_controller_U/cache_sram_2way_U/U1724/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U1724/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[133\]/Q cache_controller_U/cache_sram_2way_U/U1723/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U277/Y cache_controller_U/cache_sram_2way_U/U1723/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[133\]/Q cache_controller_U/cache_sram_2way_U/U1723/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1723/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[133\]/Q cache_controller_U/cache_sram_2way_U/U1722/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U471/Y cache_controller_U/cache_sram_2way_U/U1722/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[133\]/Q cache_controller_U/cache_sram_2way_U/U1722/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U17/Y cache_controller_U/cache_sram_2way_U/U1722/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[135\]/Q cache_controller_U/cache_sram_2way_U/U1721/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U53/Y cache_controller_U/cache_sram_2way_U/U1721/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[135\]/Q cache_controller_U/cache_sram_2way_U/U1721/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U1721/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[135\]/Q cache_controller_U/cache_sram_2way_U/U1720/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U19/Y cache_controller_U/cache_sram_2way_U/U1720/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[135\]/Q cache_controller_U/cache_sram_2way_U/U1720/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U262/Y cache_controller_U/cache_sram_2way_U/U1720/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[137\]/Q cache_controller_U/cache_sram_2way_U/U1719/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U80/Y cache_controller_U/cache_sram_2way_U/U1719/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[137\]/Q cache_controller_U/cache_sram_2way_U/U1719/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U1719/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[137\]/Q cache_controller_U/cache_sram_2way_U/U1718/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U18/Y cache_controller_U/cache_sram_2way_U/U1718/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[137\]/Q cache_controller_U/cache_sram_2way_U/U1718/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U58/Y cache_controller_U/cache_sram_2way_U/U1718/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[141\]/Q cache_controller_U/cache_sram_2way_U/U1717/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U985/Y cache_controller_U/cache_sram_2way_U/U1717/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[141\]/Q cache_controller_U/cache_sram_2way_U/U1717/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U1717/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[141\]/Q cache_controller_U/cache_sram_2way_U/U1716/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U83/Y cache_controller_U/cache_sram_2way_U/U1716/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[141\]/Q cache_controller_U/cache_sram_2way_U/U1716/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U1716/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[142\]/Q cache_controller_U/cache_sram_2way_U/U1715/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U275/Y cache_controller_U/cache_sram_2way_U/U1715/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[142\]/Q cache_controller_U/cache_sram_2way_U/U1715/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1715/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[143\]/Q cache_controller_U/cache_sram_2way_U/U1714/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U41/Y cache_controller_U/cache_sram_2way_U/U1714/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[143\]/Q cache_controller_U/cache_sram_2way_U/U1714/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U1714/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[143\]/Q cache_controller_U/cache_sram_2way_U/U1713/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1713/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[143\]/Q cache_controller_U/cache_sram_2way_U/U1713/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U262/Y cache_controller_U/cache_sram_2way_U/U1713/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[144\]/Q cache_controller_U/cache_sram_2way_U/U1712/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U214/Y cache_controller_U/cache_sram_2way_U/U1712/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[144\]/Q cache_controller_U/cache_sram_2way_U/U1712/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U23/Y cache_controller_U/cache_sram_2way_U/U1712/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[148\]/Q cache_controller_U/cache_sram_2way_U/U1711/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U273/Y cache_controller_U/cache_sram_2way_U/U1711/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[148\]/Q cache_controller_U/cache_sram_2way_U/U1711/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U1711/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[148\]/Q cache_controller_U/cache_sram_2way_U/U1710/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U36/Y cache_controller_U/cache_sram_2way_U/U1710/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[148\]/Q cache_controller_U/cache_sram_2way_U/U1710/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1710/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[149\]/Q cache_controller_U/cache_sram_2way_U/U1709/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U29/Y cache_controller_U/cache_sram_2way_U/U1709/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[149\]/Q cache_controller_U/cache_sram_2way_U/U1709/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1709/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[149\]/Q cache_controller_U/cache_sram_2way_U/U1708/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U18/Y cache_controller_U/cache_sram_2way_U/U1708/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[149\]/Q cache_controller_U/cache_sram_2way_U/U1708/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1708/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[150\]/Q cache_controller_U/cache_sram_2way_U/U1707/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1707/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[150\]/Q cache_controller_U/cache_sram_2way_U/U1707/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U55/Y cache_controller_U/cache_sram_2way_U/U1707/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[155\]/Q cache_controller_U/cache_sram_2way_U/U1706/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U262/Y cache_controller_U/cache_sram_2way_U/U1706/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[155\]/Q cache_controller_U/cache_sram_2way_U/U1706/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1706/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U979/Y cache_controller_U/cache_sram_2way_U/U1706/C0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[128\]/Q cache_controller_U/cache_sram_2way_U/U1705/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U984/Y cache_controller_U/cache_sram_2way_U/U1705/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[128\]/Q cache_controller_U/cache_sram_2way_U/U1705/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1705/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[129\]/Q cache_controller_U/cache_sram_2way_U/U1704/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1704/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[129\]/Q cache_controller_U/cache_sram_2way_U/U1704/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U17/Y cache_controller_U/cache_sram_2way_U/U1704/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[132\]/Q cache_controller_U/cache_sram_2way_U/U1703/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1703/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[132\]/Q cache_controller_U/cache_sram_2way_U/U1703/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U60/Y cache_controller_U/cache_sram_2way_U/U1703/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[134\]/Q cache_controller_U/cache_sram_2way_U/U1702/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U808/Y cache_controller_U/cache_sram_2way_U/U1702/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[134\]/Q cache_controller_U/cache_sram_2way_U/U1702/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U1702/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[134\]/Q cache_controller_U/cache_sram_2way_U/U1701/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U471/Y cache_controller_U/cache_sram_2way_U/U1701/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[134\]/Q cache_controller_U/cache_sram_2way_U/U1701/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U47/Y cache_controller_U/cache_sram_2way_U/U1701/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[136\]/Q cache_controller_U/cache_sram_2way_U/U1700/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U274/Y cache_controller_U/cache_sram_2way_U/U1700/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[136\]/Q cache_controller_U/cache_sram_2way_U/U1700/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1700/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[136\]/Q cache_controller_U/cache_sram_2way_U/U1699/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U83/Y cache_controller_U/cache_sram_2way_U/U1699/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[136\]/Q cache_controller_U/cache_sram_2way_U/U1699/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U55/Y cache_controller_U/cache_sram_2way_U/U1699/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[137\]/Q cache_controller_U/cache_sram_2way_U/U1698/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U53/Y cache_controller_U/cache_sram_2way_U/U1698/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[137\]/Q cache_controller_U/cache_sram_2way_U/U1698/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1698/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[139\]/Q cache_controller_U/cache_sram_2way_U/U1697/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U28/Y cache_controller_U/cache_sram_2way_U/U1697/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[139\]/Q cache_controller_U/cache_sram_2way_U/U1697/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1697/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[150\]/Q cache_controller_U/cache_sram_2way_U/U1696/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U40/Y cache_controller_U/cache_sram_2way_U/U1696/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[150\]/Q cache_controller_U/cache_sram_2way_U/U1696/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1696/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[150\]/Q cache_controller_U/cache_sram_2way_U/U1695/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1695/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[150\]/Q cache_controller_U/cache_sram_2way_U/U1695/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U1695/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[0\]/Q cache_controller_U/cache_sram_2way_U/U1694/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1694/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[0\]/Q cache_controller_U/cache_sram_2way_U/U1694/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U17/Y cache_controller_U/cache_sram_2way_U/U1694/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[77\]/Q cache_controller_U/cache_sram_2way_U/U1693/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1693/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[77\]/Q cache_controller_U/cache_sram_2way_U/U1693/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U58/Y cache_controller_U/cache_sram_2way_U/U1693/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[77\]/Q cache_controller_U/cache_sram_2way_U/U1692/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U32/Y cache_controller_U/cache_sram_2way_U/U1692/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[77\]/Q cache_controller_U/cache_sram_2way_U/U1692/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1692/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1692/Y cache_controller_U/cache_sram_2way_U/U1691/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1693/Y cache_controller_U/cache_sram_2way_U/U1691/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1235/Y cache_controller_U/cache_sram_2way_U/U1690/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1236/Y cache_controller_U/cache_sram_2way_U/U1690/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1175/Y cache_controller_U/cache_sram_2way_U/U1689/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1176/Y cache_controller_U/cache_sram_2way_U/U1689/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1209/Y cache_controller_U/cache_sram_2way_U/U1688/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1210/Y cache_controller_U/cache_sram_2way_U/U1688/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1207/Y cache_controller_U/cache_sram_2way_U/U1687/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1208/Y cache_controller_U/cache_sram_2way_U/U1687/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1211/Y cache_controller_U/cache_sram_2way_U/U1686/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1212/Y cache_controller_U/cache_sram_2way_U/U1686/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[126\]/Q cache_controller_U/cache_sram_2way_U/U1685/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U1685/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[126\]/Q cache_controller_U/cache_sram_2way_U/U1685/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1685/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1685/Y cache_controller_U/cache_sram_2way_U/U1684/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1155/Y cache_controller_U/cache_sram_2way_U/U1684/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[125\]/Q cache_controller_U/cache_sram_2way_U/U1683/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U280/Y cache_controller_U/cache_sram_2way_U/U1683/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[125\]/Q cache_controller_U/cache_sram_2way_U/U1683/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1683/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1683/Y cache_controller_U/cache_sram_2way_U/U1682/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1154/Y cache_controller_U/cache_sram_2way_U/U1682/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[123\]/Q cache_controller_U/cache_sram_2way_U/U1681/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U267/Y cache_controller_U/cache_sram_2way_U/U1681/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[123\]/Q cache_controller_U/cache_sram_2way_U/U1681/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1681/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1681/Y cache_controller_U/cache_sram_2way_U/U1680/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1266/Y cache_controller_U/cache_sram_2way_U/U1680/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[121\]/Q cache_controller_U/cache_sram_2way_U/U1679/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U78/Y cache_controller_U/cache_sram_2way_U/U1679/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[121\]/Q cache_controller_U/cache_sram_2way_U/U1679/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1679/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1679/Y cache_controller_U/cache_sram_2way_U/U1678/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1269/Y cache_controller_U/cache_sram_2way_U/U1678/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[119\]/Q cache_controller_U/cache_sram_2way_U/U1677/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U276/Y cache_controller_U/cache_sram_2way_U/U1677/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[119\]/Q cache_controller_U/cache_sram_2way_U/U1677/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U1677/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1677/Y cache_controller_U/cache_sram_2way_U/U1676/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1267/Y cache_controller_U/cache_sram_2way_U/U1676/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1215/Y cache_controller_U/cache_sram_2way_U/U1675/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1216/Y cache_controller_U/cache_sram_2way_U/U1675/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1219/Y cache_controller_U/cache_sram_2way_U/U1674/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1220/Y cache_controller_U/cache_sram_2way_U/U1674/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1217/Y cache_controller_U/cache_sram_2way_U/U1673/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1218/Y cache_controller_U/cache_sram_2way_U/U1673/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1213/Y cache_controller_U/cache_sram_2way_U/U1672/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1214/Y cache_controller_U/cache_sram_2way_U/U1672/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1264/Y cache_controller_U/cache_sram_2way_U/U1671/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1265/Y cache_controller_U/cache_sram_2way_U/U1671/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1258/Y cache_controller_U/cache_sram_2way_U/U1670/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1259/Y cache_controller_U/cache_sram_2way_U/U1670/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1262/Y cache_controller_U/cache_sram_2way_U/U1669/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1263/Y cache_controller_U/cache_sram_2way_U/U1669/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1272/Y cache_controller_U/cache_sram_2way_U/U1668/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1273/Y cache_controller_U/cache_sram_2way_U/U1668/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1227/Y cache_controller_U/cache_sram_2way_U/U1667/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1228/Y cache_controller_U/cache_sram_2way_U/U1667/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1165/Y cache_controller_U/cache_sram_2way_U/U1666/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1166/Y cache_controller_U/cache_sram_2way_U/U1666/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1028/Y cache_controller_U/cache_sram_2way_U/U1665/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U884/Y cache_controller_U/cache_sram_2way_U/U1665/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1163/Y cache_controller_U/cache_sram_2way_U/U1664/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1164/Y cache_controller_U/cache_sram_2way_U/U1664/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1161/Y cache_controller_U/cache_sram_2way_U/U1663/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1162/Y cache_controller_U/cache_sram_2way_U/U1663/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1169/Y cache_controller_U/cache_sram_2way_U/U1662/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1170/Y cache_controller_U/cache_sram_2way_U/U1662/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1042/Y cache_controller_U/cache_sram_2way_U/U1661/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1041/Y cache_controller_U/cache_sram_2way_U/U1661/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1203/Y cache_controller_U/cache_sram_2way_U/U1660/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1204/Y cache_controller_U/cache_sram_2way_U/U1660/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1195/Y cache_controller_U/cache_sram_2way_U/U1659/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1196/Y cache_controller_U/cache_sram_2way_U/U1659/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1191/Y cache_controller_U/cache_sram_2way_U/U1658/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1192/Y cache_controller_U/cache_sram_2way_U/U1658/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1193/Y cache_controller_U/cache_sram_2way_U/U1657/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1194/Y cache_controller_U/cache_sram_2way_U/U1657/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1094/Y cache_controller_U/cache_sram_2way_U/U1656/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1133/Y cache_controller_U/cache_sram_2way_U/U1656/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1093/Y cache_controller_U/cache_sram_2way_U/U1655/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1135/Y cache_controller_U/cache_sram_2way_U/U1655/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1095/Y cache_controller_U/cache_sram_2way_U/U1654/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1134/Y cache_controller_U/cache_sram_2way_U/U1654/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1091/Y cache_controller_U/cache_sram_2way_U/U1653/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1132/Y cache_controller_U/cache_sram_2way_U/U1653/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1092/Y cache_controller_U/cache_sram_2way_U/U1652/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1131/Y cache_controller_U/cache_sram_2way_U/U1652/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1187/Y cache_controller_U/cache_sram_2way_U/U1651/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1188/Y cache_controller_U/cache_sram_2way_U/U1651/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U889/Y cache_controller_U/cache_sram_2way_U/U1650/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U795/Y cache_controller_U/cache_sram_2way_U/U1650/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1185/Y cache_controller_U/cache_sram_2way_U/U1649/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1186/Y cache_controller_U/cache_sram_2way_U/U1649/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1189/Y cache_controller_U/cache_sram_2way_U/U1648/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1190/Y cache_controller_U/cache_sram_2way_U/U1648/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1201/Y cache_controller_U/cache_sram_2way_U/U1647/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1202/Y cache_controller_U/cache_sram_2way_U/U1647/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[35\]/Q cache_controller_U/cache_sram_2way_U/U1646/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1646/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[35\]/Q cache_controller_U/cache_sram_2way_U/U1646/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U260/Y cache_controller_U/cache_sram_2way_U/U1646/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[35\]/Q cache_controller_U/cache_sram_2way_U/U1645/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U270/Y cache_controller_U/cache_sram_2way_U/U1645/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[35\]/Q cache_controller_U/cache_sram_2way_U/U1645/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1645/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1645/Y cache_controller_U/cache_sram_2way_U/U1644/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1646/Y cache_controller_U/cache_sram_2way_U/U1644/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1148/Y cache_controller_U/cache_sram_2way_U/U1643/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1149/Y cache_controller_U/cache_sram_2way_U/U1643/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U925/Y cache_controller_U/cache_sram_2way_U/U1642/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1147/Y cache_controller_U/cache_sram_2way_U/U1642/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1199/Y cache_controller_U/cache_sram_2way_U/U1641/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1200/Y cache_controller_U/cache_sram_2way_U/U1641/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1179/Y cache_controller_U/cache_sram_2way_U/U1640/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1180/Y cache_controller_U/cache_sram_2way_U/U1640/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1136/Y cache_controller_U/cache_sram_2way_U/U1639/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1137/Y cache_controller_U/cache_sram_2way_U/U1639/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1138/Y cache_controller_U/cache_sram_2way_U/U1638/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1139/Y cache_controller_U/cache_sram_2way_U/U1638/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1142/Y cache_controller_U/cache_sram_2way_U/U1637/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1143/Y cache_controller_U/cache_sram_2way_U/U1637/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U820/Y cache_controller_U/cache_sram_2way_U/U1636/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1144/Y cache_controller_U/cache_sram_2way_U/U1636/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[9\]/Q cache_controller_U/cache_sram_2way_U/U1635/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U276/Y cache_controller_U/cache_sram_2way_U/U1635/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[9\]/Q cache_controller_U/cache_sram_2way_U/U1635/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U1635/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1635/Y cache_controller_U/cache_sram_2way_U/U1634/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1157/Y cache_controller_U/cache_sram_2way_U/U1634/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[8\]/Q cache_controller_U/cache_sram_2way_U/U1633/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1633/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[8\]/Q cache_controller_U/cache_sram_2way_U/U1633/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1633/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[8\]/Q cache_controller_U/cache_sram_2way_U/U1632/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U854/Y cache_controller_U/cache_sram_2way_U/U1632/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[8\]/Q cache_controller_U/cache_sram_2way_U/U1632/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U1632/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1632/Y cache_controller_U/cache_sram_2way_U/U1631/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1633/Y cache_controller_U/cache_sram_2way_U/U1631/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[7\]/Q cache_controller_U/cache_sram_2way_U/U1630/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1630/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[7\]/Q cache_controller_U/cache_sram_2way_U/U1630/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U1630/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[7\]/Q cache_controller_U/cache_sram_2way_U/U1629/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U272/Y cache_controller_U/cache_sram_2way_U/U1629/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[7\]/Q cache_controller_U/cache_sram_2way_U/U1629/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U1629/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1629/Y cache_controller_U/cache_sram_2way_U/U1628/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1630/Y cache_controller_U/cache_sram_2way_U/U1628/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[4\]/Q cache_controller_U/cache_sram_2way_U/U1627/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1627/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[4\]/Q cache_controller_U/cache_sram_2way_U/U1627/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U1627/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[4\]/Q cache_controller_U/cache_sram_2way_U/U1626/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U1626/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[4\]/Q cache_controller_U/cache_sram_2way_U/U1626/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1626/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1626/Y cache_controller_U/cache_sram_2way_U/U1625/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1627/Y cache_controller_U/cache_sram_2way_U/U1625/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[3\]/Q cache_controller_U/cache_sram_2way_U/U1624/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1624/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[3\]/Q cache_controller_U/cache_sram_2way_U/U1624/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U263/Y cache_controller_U/cache_sram_2way_U/U1624/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[3\]/Q cache_controller_U/cache_sram_2way_U/U1623/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U276/Y cache_controller_U/cache_sram_2way_U/U1623/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[3\]/Q cache_controller_U/cache_sram_2way_U/U1623/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1623/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1623/Y cache_controller_U/cache_sram_2way_U/U1622/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1624/Y cache_controller_U/cache_sram_2way_U/U1622/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[2\]/Q cache_controller_U/cache_sram_2way_U/U1621/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1621/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[2\]/Q cache_controller_U/cache_sram_2way_U/U1621/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U251/Y cache_controller_U/cache_sram_2way_U/U1621/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[2\]/Q cache_controller_U/cache_sram_2way_U/U1620/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U244/Y cache_controller_U/cache_sram_2way_U/U1620/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[2\]/Q cache_controller_U/cache_sram_2way_U/U1620/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1620/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1620/Y cache_controller_U/cache_sram_2way_U/U1619/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1621/Y cache_controller_U/cache_sram_2way_U/U1619/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1171/Y cache_controller_U/cache_sram_2way_U/U1618/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1172/Y cache_controller_U/cache_sram_2way_U/U1618/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[122\]/Q cache_controller_U/cache_sram_2way_U/U1617/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U984/Y cache_controller_U/cache_sram_2way_U/U1617/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[122\]/Q cache_controller_U/cache_sram_2way_U/U1617/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1617/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1617/Y cache_controller_U/cache_sram_2way_U/U1616/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1268/Y cache_controller_U/cache_sram_2way_U/U1616/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[20\]/Q cache_controller_U/cache_sram_2way_U/U1615/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U808/Y cache_controller_U/cache_sram_2way_U/U1615/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[20\]/Q cache_controller_U/cache_sram_2way_U/U1615/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1615/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1615/Y cache_controller_U/cache_sram_2way_U/U1614/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U981/Y cache_controller_U/cache_sram_2way_U/U1614/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[5\]/Q cache_controller_U/cache_sram_2way_U/U1613/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1613/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[5\]/Q cache_controller_U/cache_sram_2way_U/U1613/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U304/Y cache_controller_U/cache_sram_2way_U/U1613/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[5\]/Q cache_controller_U/cache_sram_2way_U/U1612/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U41/Y cache_controller_U/cache_sram_2way_U/U1612/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[5\]/Q cache_controller_U/cache_sram_2way_U/U1612/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1612/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1612/Y cache_controller_U/cache_sram_2way_U/U1611/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1613/Y cache_controller_U/cache_sram_2way_U/U1611/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[10\]/Q cache_controller_U/cache_sram_2way_U/U1610/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1610/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[10\]/Q cache_controller_U/cache_sram_2way_U/U1610/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U251/Y cache_controller_U/cache_sram_2way_U/U1610/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[10\]/Q cache_controller_U/cache_sram_2way_U/U1609/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U808/Y cache_controller_U/cache_sram_2way_U/U1609/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[10\]/Q cache_controller_U/cache_sram_2way_U/U1609/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U1609/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[21\]/Q cache_controller_U/cache_sram_2way_U/U1608/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1608/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[21\]/Q cache_controller_U/cache_sram_2way_U/U1608/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U1608/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1223/Y cache_controller_U/cache_sram_2way_U/U1607/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1224/Y cache_controller_U/cache_sram_2way_U/U1607/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1150/Y cache_controller_U/cache_sram_2way_U/U1606/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1151/Y cache_controller_U/cache_sram_2way_U/U1606/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1173/Y cache_controller_U/cache_sram_2way_U/U1605/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1174/Y cache_controller_U/cache_sram_2way_U/U1605/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1205/Y cache_controller_U/cache_sram_2way_U/U1604/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1206/Y cache_controller_U/cache_sram_2way_U/U1604/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1145/Y cache_controller_U/cache_sram_2way_U/U1603/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1146/Y cache_controller_U/cache_sram_2way_U/U1603/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[116\]/Q cache_controller_U/cache_sram_2way_U/U1602/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U277/Y cache_controller_U/cache_sram_2way_U/U1602/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[116\]/Q cache_controller_U/cache_sram_2way_U/U1602/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1602/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1602/Y cache_controller_U/cache_sram_2way_U/U1601/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U796/Y cache_controller_U/cache_sram_2way_U/U1601/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[84\]/Q cache_controller_U/cache_sram_2way_U/U1600/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1600/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[84\]/Q cache_controller_U/cache_sram_2way_U/U1600/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U1600/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U759/Y cache_controller_U/cache_sram_2way_U/U1599/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1600/Y cache_controller_U/cache_sram_2way_U/U1599/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1225/Y cache_controller_U/cache_sram_2way_U/U1598/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1226/Y cache_controller_U/cache_sram_2way_U/U1598/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1140/Y cache_controller_U/cache_sram_2way_U/U1597/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1141/Y cache_controller_U/cache_sram_2way_U/U1597/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[118\]/Q cache_controller_U/cache_sram_2way_U/U1596/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U275/Y cache_controller_U/cache_sram_2way_U/U1596/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[118\]/Q cache_controller_U/cache_sram_2way_U/U1596/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1596/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1596/Y cache_controller_U/cache_sram_2way_U/U1595/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1153/Y cache_controller_U/cache_sram_2way_U/U1595/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1181/Y cache_controller_U/cache_sram_2way_U/U1594/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1182/Y cache_controller_U/cache_sram_2way_U/U1594/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[142\]/Q cache_controller_U/cache_sram_2way_U/U1593/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U214/Y cache_controller_U/cache_sram_2way_U/U1593/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[142\]/Q cache_controller_U/cache_sram_2way_U/U1593/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U59/Y cache_controller_U/cache_sram_2way_U/U1593/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1593/Y cache_controller_U/cache_sram_2way_U/U1592/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U836/Y cache_controller_U/cache_sram_2way_U/U1592/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[124\]/Q cache_controller_U/cache_sram_2way_U/U1591/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U94/Y cache_controller_U/cache_sram_2way_U/U1591/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[124\]/Q cache_controller_U/cache_sram_2way_U/U1591/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U1591/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[126\]/Q cache_controller_U/cache_sram_2way_U/U1590/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U28/Y cache_controller_U/cache_sram_2way_U/U1590/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[126\]/Q cache_controller_U/cache_sram_2way_U/U1590/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1590/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[125\]/Q cache_controller_U/cache_sram_2way_U/U1589/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U984/Y cache_controller_U/cache_sram_2way_U/U1589/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[125\]/Q cache_controller_U/cache_sram_2way_U/U1589/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U1589/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[120\]/Q cache_controller_U/cache_sram_2way_U/U1588/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U272/Y cache_controller_U/cache_sram_2way_U/U1588/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[120\]/Q cache_controller_U/cache_sram_2way_U/U1588/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1588/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[118\]/Q cache_controller_U/cache_sram_2way_U/U1587/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U29/Y cache_controller_U/cache_sram_2way_U/U1587/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[118\]/Q cache_controller_U/cache_sram_2way_U/U1587/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1587/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[116\]/Q cache_controller_U/cache_sram_2way_U/U1586/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U985/Y cache_controller_U/cache_sram_2way_U/U1586/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[116\]/Q cache_controller_U/cache_sram_2way_U/U1586/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U1586/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[122\]/Q cache_controller_U/cache_sram_2way_U/U1585/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U28/Y cache_controller_U/cache_sram_2way_U/U1585/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[122\]/Q cache_controller_U/cache_sram_2way_U/U1585/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U1585/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[127\]/Q cache_controller_U/cache_sram_2way_U/U1584/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U1584/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[127\]/Q cache_controller_U/cache_sram_2way_U/U1584/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1584/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[0\]/Q cache_controller_U/cache_sram_2way_U/U1583/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U27/Y cache_controller_U/cache_sram_2way_U/U1583/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[0\]/Q cache_controller_U/cache_sram_2way_U/U1583/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1583/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[91\]/Q cache_controller_U/cache_sram_2way_U/U1582/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U62/Y cache_controller_U/cache_sram_2way_U/U1582/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[91\]/Q cache_controller_U/cache_sram_2way_U/U1582/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1582/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[6\]/Q cache_controller_U/cache_sram_2way_U/U1581/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U9/Y cache_controller_U/cache_sram_2way_U/U1581/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[6\]/Q cache_controller_U/cache_sram_2way_U/U1581/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1581/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[6\]/Q cache_controller_U/cache_sram_2way_U/U1580/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U80/Y cache_controller_U/cache_sram_2way_U/U1580/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[6\]/Q cache_controller_U/cache_sram_2way_U/U1580/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U1580/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[100\]/Q cache_controller_U/cache_sram_2way_U/U1579/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U272/Y cache_controller_U/cache_sram_2way_U/U1579/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[100\]/Q cache_controller_U/cache_sram_2way_U/U1579/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1579/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[99\]/Q cache_controller_U/cache_sram_2way_U/U1578/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U278/Y cache_controller_U/cache_sram_2way_U/U1578/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[99\]/Q cache_controller_U/cache_sram_2way_U/U1578/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1578/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[98\]/Q cache_controller_U/cache_sram_2way_U/U1577/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U28/Y cache_controller_U/cache_sram_2way_U/U1577/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[98\]/Q cache_controller_U/cache_sram_2way_U/U1577/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U1577/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[84\]/Q cache_controller_U/cache_sram_2way_U/U1576/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U273/Y cache_controller_U/cache_sram_2way_U/U1576/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[84\]/Q cache_controller_U/cache_sram_2way_U/U1576/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1576/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[40\]/Q cache_controller_U/cache_sram_2way_U/U1575/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U62/Y cache_controller_U/cache_sram_2way_U/U1575/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[40\]/Q cache_controller_U/cache_sram_2way_U/U1575/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1575/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[35\]/Q cache_controller_U/cache_sram_2way_U/U1574/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U275/Y cache_controller_U/cache_sram_2way_U/U1574/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[35\]/Q cache_controller_U/cache_sram_2way_U/U1574/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1574/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[8\]/Q cache_controller_U/cache_sram_2way_U/U1573/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U62/Y cache_controller_U/cache_sram_2way_U/U1573/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[8\]/Q cache_controller_U/cache_sram_2way_U/U1573/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1573/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[7\]/Q cache_controller_U/cache_sram_2way_U/U1572/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U28/Y cache_controller_U/cache_sram_2way_U/U1572/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[7\]/Q cache_controller_U/cache_sram_2way_U/U1572/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1572/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[4\]/Q cache_controller_U/cache_sram_2way_U/U1571/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U28/Y cache_controller_U/cache_sram_2way_U/U1571/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[4\]/Q cache_controller_U/cache_sram_2way_U/U1571/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1571/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[3\]/Q cache_controller_U/cache_sram_2way_U/U1570/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U808/Y cache_controller_U/cache_sram_2way_U/U1570/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[3\]/Q cache_controller_U/cache_sram_2way_U/U1570/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1570/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[2\]/Q cache_controller_U/cache_sram_2way_U/U1569/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U271/Y cache_controller_U/cache_sram_2way_U/U1569/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[2\]/Q cache_controller_U/cache_sram_2way_U/U1569/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U1569/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[95\]/Q cache_controller_U/cache_sram_2way_U/U1568/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U1568/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[95\]/Q cache_controller_U/cache_sram_2way_U/U1568/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1568/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[96\]/Q cache_controller_U/cache_sram_2way_U/U1567/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1074/Y cache_controller_U/cache_sram_2way_U/U1567/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[96\]/Q cache_controller_U/cache_sram_2way_U/U1567/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U1567/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[96\]/Q cache_controller_U/cache_sram_2way_U/U1566/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U94/Y cache_controller_U/cache_sram_2way_U/U1566/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[96\]/Q cache_controller_U/cache_sram_2way_U/U1566/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1566/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[102\]/Q cache_controller_U/cache_sram_2way_U/U1565/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U1565/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[102\]/Q cache_controller_U/cache_sram_2way_U/U1565/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1565/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[102\]/Q cache_controller_U/cache_sram_2way_U/U1564/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U687/Y cache_controller_U/cache_sram_2way_U/U1564/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[102\]/Q cache_controller_U/cache_sram_2way_U/U1564/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1564/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[10\]/Q cache_controller_U/cache_sram_2way_U/U1563/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U32/Y cache_controller_U/cache_sram_2way_U/U1563/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[10\]/Q cache_controller_U/cache_sram_2way_U/U1563/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1563/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[101\]/Q cache_controller_U/cache_sram_2way_U/U1562/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U27/Y cache_controller_U/cache_sram_2way_U/U1562/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[101\]/Q cache_controller_U/cache_sram_2way_U/U1562/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1562/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[67\]/Q cache_controller_U/cache_sram_2way_U/U1561/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1561/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[67\]/Q cache_controller_U/cache_sram_2way_U/U1561/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U57/Y cache_controller_U/cache_sram_2way_U/U1561/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[124\]/Q cache_controller_U/cache_sram_2way_U/U1560/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1560/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[124\]/Q cache_controller_U/cache_sram_2way_U/U1560/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U1560/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[124\]/Q cache_controller_U/cache_sram_2way_U/U1559/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1559/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[124\]/Q cache_controller_U/cache_sram_2way_U/U1559/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U263/Y cache_controller_U/cache_sram_2way_U/U1559/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[91\]/Q cache_controller_U/cache_sram_2way_U/U1558/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1558/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[91\]/Q cache_controller_U/cache_sram_2way_U/U1558/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U262/Y cache_controller_U/cache_sram_2way_U/U1558/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[87\]/Q cache_controller_U/cache_sram_2way_U/U1557/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1557/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[87\]/Q cache_controller_U/cache_sram_2way_U/U1557/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U17/Y cache_controller_U/cache_sram_2way_U/U1557/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[55\]/Q cache_controller_U/cache_sram_2way_U/U1556/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1556/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[55\]/Q cache_controller_U/cache_sram_2way_U/U1556/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U304/Y cache_controller_U/cache_sram_2way_U/U1556/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[45\]/Q cache_controller_U/cache_sram_2way_U/U1555/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1555/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[45\]/Q cache_controller_U/cache_sram_2way_U/U1555/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U59/Y cache_controller_U/cache_sram_2way_U/U1555/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[14\]/Q cache_controller_U/cache_sram_2way_U/U1554/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1554/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[14\]/Q cache_controller_U/cache_sram_2way_U/U1554/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U58/Y cache_controller_U/cache_sram_2way_U/U1554/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[14\]/Q cache_controller_U/cache_sram_2way_U/U1553/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U472/Y cache_controller_U/cache_sram_2way_U/U1553/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[14\]/Q cache_controller_U/cache_sram_2way_U/U1553/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U263/Y cache_controller_U/cache_sram_2way_U/U1553/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[6\]/Q cache_controller_U/cache_sram_2way_U/U1552/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1552/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[6\]/Q cache_controller_U/cache_sram_2way_U/U1552/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U59/Y cache_controller_U/cache_sram_2way_U/U1552/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[126\]/Q cache_controller_U/cache_sram_2way_U/U1551/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1551/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[126\]/Q cache_controller_U/cache_sram_2way_U/U1551/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U1551/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[125\]/Q cache_controller_U/cache_sram_2way_U/U1550/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1550/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[125\]/Q cache_controller_U/cache_sram_2way_U/U1550/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U1550/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[123\]/Q cache_controller_U/cache_sram_2way_U/U1549/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U83/Y cache_controller_U/cache_sram_2way_U/U1549/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[123\]/Q cache_controller_U/cache_sram_2way_U/U1549/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U55/Y cache_controller_U/cache_sram_2way_U/U1549/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[121\]/Q cache_controller_U/cache_sram_2way_U/U1548/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1548/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[121\]/Q cache_controller_U/cache_sram_2way_U/U1548/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U56/Y cache_controller_U/cache_sram_2way_U/U1548/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[120\]/Q cache_controller_U/cache_sram_2way_U/U1547/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1547/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[120\]/Q cache_controller_U/cache_sram_2way_U/U1547/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1547/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[119\]/Q cache_controller_U/cache_sram_2way_U/U1546/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1546/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[119\]/Q cache_controller_U/cache_sram_2way_U/U1546/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1546/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[118\]/Q cache_controller_U/cache_sram_2way_U/U1545/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1545/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[118\]/Q cache_controller_U/cache_sram_2way_U/U1545/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U1545/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[105\]/Q cache_controller_U/cache_sram_2way_U/U1544/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1544/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[105\]/Q cache_controller_U/cache_sram_2way_U/U1544/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U262/Y cache_controller_U/cache_sram_2way_U/U1544/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[103\]/Q cache_controller_U/cache_sram_2way_U/U1543/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1543/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[103\]/Q cache_controller_U/cache_sram_2way_U/U1543/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U263/Y cache_controller_U/cache_sram_2way_U/U1543/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[99\]/Q cache_controller_U/cache_sram_2way_U/U1542/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1542/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[99\]/Q cache_controller_U/cache_sram_2way_U/U1542/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U58/Y cache_controller_U/cache_sram_2way_U/U1542/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[88\]/Q cache_controller_U/cache_sram_2way_U/U1541/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1541/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[88\]/Q cache_controller_U/cache_sram_2way_U/U1541/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1541/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[86\]/Q cache_controller_U/cache_sram_2way_U/U1540/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1540/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[86\]/Q cache_controller_U/cache_sram_2way_U/U1540/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U262/Y cache_controller_U/cache_sram_2way_U/U1540/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[84\]/Q cache_controller_U/cache_sram_2way_U/U1539/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1539/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[84\]/Q cache_controller_U/cache_sram_2way_U/U1539/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U48/Y cache_controller_U/cache_sram_2way_U/U1539/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[74\]/Q cache_controller_U/cache_sram_2way_U/U1538/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1538/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[74\]/Q cache_controller_U/cache_sram_2way_U/U1538/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U59/Y cache_controller_U/cache_sram_2way_U/U1538/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[72\]/Q cache_controller_U/cache_sram_2way_U/U1537/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1537/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[72\]/Q cache_controller_U/cache_sram_2way_U/U1537/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U1537/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[60\]/Q cache_controller_U/cache_sram_2way_U/U1536/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1536/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[60\]/Q cache_controller_U/cache_sram_2way_U/U1536/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U260/Y cache_controller_U/cache_sram_2way_U/U1536/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[51\]/Q cache_controller_U/cache_sram_2way_U/U1535/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1535/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[51\]/Q cache_controller_U/cache_sram_2way_U/U1535/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1535/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[50\]/Q cache_controller_U/cache_sram_2way_U/U1534/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1534/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[50\]/Q cache_controller_U/cache_sram_2way_U/U1534/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1534/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[49\]/Q cache_controller_U/cache_sram_2way_U/U1533/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1533/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[49\]/Q cache_controller_U/cache_sram_2way_U/U1533/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U261/Y cache_controller_U/cache_sram_2way_U/U1533/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[48\]/Q cache_controller_U/cache_sram_2way_U/U1532/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1532/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[48\]/Q cache_controller_U/cache_sram_2way_U/U1532/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U48/Y cache_controller_U/cache_sram_2way_U/U1532/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[47\]/Q cache_controller_U/cache_sram_2way_U/U1531/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1531/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[47\]/Q cache_controller_U/cache_sram_2way_U/U1531/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1531/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[41\]/Q cache_controller_U/cache_sram_2way_U/U1530/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1530/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[41\]/Q cache_controller_U/cache_sram_2way_U/U1530/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U55/Y cache_controller_U/cache_sram_2way_U/U1530/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[40\]/Q cache_controller_U/cache_sram_2way_U/U1529/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1529/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[40\]/Q cache_controller_U/cache_sram_2way_U/U1529/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U55/Y cache_controller_U/cache_sram_2way_U/U1529/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[9\]/Q cache_controller_U/cache_sram_2way_U/U1528/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1528/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[9\]/Q cache_controller_U/cache_sram_2way_U/U1528/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U261/Y cache_controller_U/cache_sram_2way_U/U1528/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[8\]/Q cache_controller_U/cache_sram_2way_U/U1527/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1527/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[8\]/Q cache_controller_U/cache_sram_2way_U/U1527/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U251/Y cache_controller_U/cache_sram_2way_U/U1527/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[7\]/Q cache_controller_U/cache_sram_2way_U/U1526/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1526/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[7\]/Q cache_controller_U/cache_sram_2way_U/U1526/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U260/Y cache_controller_U/cache_sram_2way_U/U1526/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[4\]/Q cache_controller_U/cache_sram_2way_U/U1525/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1525/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[4\]/Q cache_controller_U/cache_sram_2way_U/U1525/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U251/Y cache_controller_U/cache_sram_2way_U/U1525/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[3\]/Q cache_controller_U/cache_sram_2way_U/U1524/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1524/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[3\]/Q cache_controller_U/cache_sram_2way_U/U1524/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U23/Y cache_controller_U/cache_sram_2way_U/U1524/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[2\]/Q cache_controller_U/cache_sram_2way_U/U1523/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1523/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[2\]/Q cache_controller_U/cache_sram_2way_U/U1523/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U263/Y cache_controller_U/cache_sram_2way_U/U1523/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[90\]/Q cache_controller_U/cache_sram_2way_U/U1522/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1522/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[90\]/Q cache_controller_U/cache_sram_2way_U/U1522/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1522/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[122\]/Q cache_controller_U/cache_sram_2way_U/U1521/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U83/Y cache_controller_U/cache_sram_2way_U/U1521/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[122\]/Q cache_controller_U/cache_sram_2way_U/U1521/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U23/Y cache_controller_U/cache_sram_2way_U/U1521/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[127\]/Q cache_controller_U/cache_sram_2way_U/U1520/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1520/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[127\]/Q cache_controller_U/cache_sram_2way_U/U1520/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U58/Y cache_controller_U/cache_sram_2way_U/U1520/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[95\]/Q cache_controller_U/cache_sram_2way_U/U1519/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1519/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[95\]/Q cache_controller_U/cache_sram_2way_U/U1519/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U56/Y cache_controller_U/cache_sram_2way_U/U1519/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[65\]/Q cache_controller_U/cache_sram_2way_U/U1518/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1518/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[65\]/Q cache_controller_U/cache_sram_2way_U/U1518/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U48/Y cache_controller_U/cache_sram_2way_U/U1518/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[64\]/Q cache_controller_U/cache_sram_2way_U/U1517/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1517/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[64\]/Q cache_controller_U/cache_sram_2way_U/U1517/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U56/Y cache_controller_U/cache_sram_2way_U/U1517/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[58\]/Q cache_controller_U/cache_sram_2way_U/U1516/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1516/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[58\]/Q cache_controller_U/cache_sram_2way_U/U1516/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U56/Y cache_controller_U/cache_sram_2way_U/U1516/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[96\]/Q cache_controller_U/cache_sram_2way_U/U1515/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1515/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[96\]/Q cache_controller_U/cache_sram_2way_U/U1515/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U58/Y cache_controller_U/cache_sram_2way_U/U1515/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[102\]/Q cache_controller_U/cache_sram_2way_U/U1514/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1514/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[102\]/Q cache_controller_U/cache_sram_2way_U/U1514/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U1514/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[5\]/Q cache_controller_U/cache_sram_2way_U/U1513/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1513/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[5\]/Q cache_controller_U/cache_sram_2way_U/U1513/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U58/Y cache_controller_U/cache_sram_2way_U/U1513/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[10\]/Q cache_controller_U/cache_sram_2way_U/U1512/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1512/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[10\]/Q cache_controller_U/cache_sram_2way_U/U1512/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U262/Y cache_controller_U/cache_sram_2way_U/U1512/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[138\]/Q cache_controller_U/cache_sram_2way_U/U1511/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1511/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[138\]/Q cache_controller_U/cache_sram_2way_U/U1511/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U1511/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[140\]/Q cache_controller_U/cache_sram_2way_U/U1510/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1510/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[140\]/Q cache_controller_U/cache_sram_2way_U/U1510/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U304/Y cache_controller_U/cache_sram_2way_U/U1510/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[132\]/Q cache_controller_U/cache_sram_2way_U/U1509/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U83/Y cache_controller_U/cache_sram_2way_U/U1509/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[132\]/Q cache_controller_U/cache_sram_2way_U/U1509/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U263/Y cache_controller_U/cache_sram_2way_U/U1509/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U791/Y cache_controller_U/cache_sram_2way_U/U1508/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1509/Y cache_controller_U/cache_sram_2way_U/U1508/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1242/Y cache_controller_U/cache_sram_2way_U/U1507/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1243/Y cache_controller_U/cache_sram_2way_U/U1507/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[120\]/Q cache_controller_U/cache_sram_2way_U/U1506/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U256/Y cache_controller_U/cache_sram_2way_U/U1506/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[120\]/Q cache_controller_U/cache_sram_2way_U/U1506/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U1506/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1506/Y cache_controller_U/cache_sram_2way_U/U1505/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1152/Y cache_controller_U/cache_sram_2way_U/U1505/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1127/Y cache_controller_U/cache_sram_2way_U/U1504/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1128/Y cache_controller_U/cache_sram_2way_U/U1504/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1129/Y cache_controller_U/cache_sram_2way_U/U1503/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1130/Y cache_controller_U/cache_sram_2way_U/U1503/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1197/Y cache_controller_U/cache_sram_2way_U/U1502/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1198/Y cache_controller_U/cache_sram_2way_U/U1502/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/lru_reg\[3\]/Q cache_controller_U/cache_sram_2way_U/U1501/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U240/Y cache_controller_U/cache_sram_2way_U/U1501/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U681/Y cache_controller_U/cache_sram_2way_U/U1501/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U240/Y cache_controller_U/cache_sram_2way_U/U1500/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/lru_reg\[1\]/Q cache_controller_U/cache_sram_2way_U/U1500/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U468/Y cache_controller_U/cache_sram_2way_U/U1500/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[94\]/Q cache_controller_U/cache_sram_2way_U/U1499/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U62/Y cache_controller_U/cache_sram_2way_U/U1499/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[94\]/Q cache_controller_U/cache_sram_2way_U/U1499/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1499/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[93\]/Q cache_controller_U/cache_sram_2way_U/U1498/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U269/Y cache_controller_U/cache_sram_2way_U/U1498/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[93\]/Q cache_controller_U/cache_sram_2way_U/U1498/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U1498/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[89\]/Q cache_controller_U/cache_sram_2way_U/U1497/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1497/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[89\]/Q cache_controller_U/cache_sram_2way_U/U1497/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1497/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U641/Y cache_controller_U/cache_sram_2way_U/U1496/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U682/Y cache_controller_U/cache_sram_2way_U/U1496/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U489/Y cache_controller_U/cache_sram_2way_U/U1496/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/lru_reg\[2\]/Q cache_controller_U/cache_sram_2way_U/U1495/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U240/Y cache_controller_U/cache_sram_2way_U/U1495/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1496/Y cache_controller_U/cache_sram_2way_U/U1495/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U641/Y cache_controller_U/cache_sram_2way_U/U1494/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U187/Y cache_controller_U/cache_sram_2way_U/U1494/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U489/Y cache_controller_U/cache_sram_2way_U/U1494/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/lru_reg\[0\]/Q cache_controller_U/cache_sram_2way_U/U1493/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U240/Y cache_controller_U/cache_sram_2way_U/U1493/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1494/Y cache_controller_U/cache_sram_2way_U/U1493/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[64\]/Q cache_controller_U/cache_sram_2way_U/U1492/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1492/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[64\]/Q cache_controller_U/cache_sram_2way_U/U1492/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1492/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1061/Y cache_controller_U/cache_sram_2way_U/U1491/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1517/Y cache_controller_U/cache_sram_2way_U/U1491/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U691/Y cache_controller_U/cache_sram_2way_U/U1490/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1492/Y cache_controller_U/cache_sram_2way_U/U1490/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U890/Y cache_controller_U/cache_sram_2way_U/U1489/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U853/Y cache_controller_U/cache_sram_2way_U/U1489/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[131\]/Q cache_controller_U/cache_sram_2way_U/U1488/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U9/Y cache_controller_U/cache_sram_2way_U/U1488/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[131\]/Q cache_controller_U/cache_sram_2way_U/U1488/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1488/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1488/Y cache_controller_U/cache_sram_2way_U/U1487/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U764/Y cache_controller_U/cache_sram_2way_U/U1487/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[75\]/Q cache_controller_U/cache_sram_2way_U/U1486/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1486/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[75\]/Q cache_controller_U/cache_sram_2way_U/U1486/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U1486/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1329/Y cache_controller_U/cache_sram_2way_U/U1485/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1299/Y cache_controller_U/cache_sram_2way_U/U1485/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1062/Y cache_controller_U/cache_sram_2way_U/U1484/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1486/Y cache_controller_U/cache_sram_2way_U/U1484/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U253/Y cache_controller_U/cache_sram_2way_U/U1483/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U882/Y cache_controller_U/cache_sram_2way_U/U1483/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[92\]/Q cache_controller_U/cache_sram_2way_U/U1482/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1482/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[92\]/Q cache_controller_U/cache_sram_2way_U/U1482/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U57/Y cache_controller_U/cache_sram_2way_U/U1482/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U821/Y cache_controller_U/cache_sram_2way_U/U1481/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1308/Y cache_controller_U/cache_sram_2way_U/U1481/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1018/Y cache_controller_U/cache_sram_2way_U/U1480/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1482/Y cache_controller_U/cache_sram_2way_U/U1480/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[13\]/Q cache_controller_U/cache_sram_2way_U/U1479/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1479/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[13\]/Q cache_controller_U/cache_sram_2way_U/U1479/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1479/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U857/Y cache_controller_U/cache_sram_2way_U/U1478/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U797/Y cache_controller_U/cache_sram_2way_U/U1478/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1240/Y cache_controller_U/cache_sram_2way_U/U1477/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1126/Y cache_controller_U/cache_sram_2way_U/U1477/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[104\]/Q cache_controller_U/cache_sram_2way_U/U1476/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1476/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[104\]/Q cache_controller_U/cache_sram_2way_U/U1476/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U55/Y cache_controller_U/cache_sram_2way_U/U1476/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[104\]/Q cache_controller_U/cache_sram_2way_U/U1475/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U40/Y cache_controller_U/cache_sram_2way_U/U1475/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[104\]/Q cache_controller_U/cache_sram_2way_U/U1475/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1475/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[62\]/Q cache_controller_U/cache_sram_2way_U/U1474/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1474/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[62\]/Q cache_controller_U/cache_sram_2way_U/U1474/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U17/Y cache_controller_U/cache_sram_2way_U/U1474/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[62\]/Q cache_controller_U/cache_sram_2way_U/U1473/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U28/Y cache_controller_U/cache_sram_2way_U/U1473/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[62\]/Q cache_controller_U/cache_sram_2way_U/U1473/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1473/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1473/Y cache_controller_U/cache_sram_2way_U/U1472/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1474/Y cache_controller_U/cache_sram_2way_U/U1472/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[62\]/Q cache_controller_U/cache_sram_2way_U/U1471/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1471/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[62\]/Q cache_controller_U/cache_sram_2way_U/U1471/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U1471/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[62\]/Q cache_controller_U/cache_sram_2way_U/U1470/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U276/Y cache_controller_U/cache_sram_2way_U/U1470/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[62\]/Q cache_controller_U/cache_sram_2way_U/U1470/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1470/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1470/Y cache_controller_U/cache_sram_2way_U/U1469/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1471/Y cache_controller_U/cache_sram_2way_U/U1469/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[52\]/Q cache_controller_U/cache_sram_2way_U/U1468/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U94/Y cache_controller_U/cache_sram_2way_U/U1468/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[52\]/Q cache_controller_U/cache_sram_2way_U/U1468/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1468/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1334/Y cache_controller_U/cache_sram_2way_U/U1467/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1335/Y cache_controller_U/cache_sram_2way_U/U1467/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[12\]/Q cache_controller_U/cache_sram_2way_U/U1466/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U471/Y cache_controller_U/cache_sram_2way_U/U1466/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[12\]/Q cache_controller_U/cache_sram_2way_U/U1466/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U48/Y cache_controller_U/cache_sram_2way_U/U1466/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1230/Y cache_controller_U/cache_sram_2way_U/U1465/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1466/Y cache_controller_U/cache_sram_2way_U/U1465/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[12\]/Q cache_controller_U/cache_sram_2way_U/U1464/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U280/Y cache_controller_U/cache_sram_2way_U/U1464/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[12\]/Q cache_controller_U/cache_sram_2way_U/U1464/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1464/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1464/Y cache_controller_U/cache_sram_2way_U/U1463/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1125/Y cache_controller_U/cache_sram_2way_U/U1463/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[117\]/Q cache_controller_U/cache_sram_2way_U/U1462/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U265/Y cache_controller_U/cache_sram_2way_U/U1462/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[117\]/Q cache_controller_U/cache_sram_2way_U/U1462/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1462/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1237/Y cache_controller_U/cache_sram_2way_U/U1461/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1238/Y cache_controller_U/cache_sram_2way_U/U1461/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1332/Y cache_controller_U/cache_sram_2way_U/U1460/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1333/Y cache_controller_U/cache_sram_2way_U/U1460/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1167/Y cache_controller_U/cache_sram_2way_U/U1459/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1168/Y cache_controller_U/cache_sram_2way_U/U1459/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1233/Y cache_controller_U/cache_sram_2way_U/U1458/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1234/Y cache_controller_U/cache_sram_2way_U/U1458/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[77\]/Q cache_controller_U/cache_sram_2way_U/U1457/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U472/Y cache_controller_U/cache_sram_2way_U/U1457/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[77\]/Q cache_controller_U/cache_sram_2way_U/U1457/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U251/Y cache_controller_U/cache_sram_2way_U/U1457/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[77\]/Q cache_controller_U/cache_sram_2way_U/U1456/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U94/Y cache_controller_U/cache_sram_2way_U/U1456/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[77\]/Q cache_controller_U/cache_sram_2way_U/U1456/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1456/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1221/Y cache_controller_U/cache_sram_2way_U/U1455/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1222/Y cache_controller_U/cache_sram_2way_U/U1455/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1183/Y cache_controller_U/cache_sram_2way_U/U1454/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1184/Y cache_controller_U/cache_sram_2way_U/U1454/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[11\]/Q cache_controller_U/cache_sram_2way_U/U1453/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1453/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[11\]/Q cache_controller_U/cache_sram_2way_U/U1453/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U58/Y cache_controller_U/cache_sram_2way_U/U1453/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1229/Y cache_controller_U/cache_sram_2way_U/U1452/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1453/Y cache_controller_U/cache_sram_2way_U/U1452/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[11\]/Q cache_controller_U/cache_sram_2way_U/U1451/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1074/Y cache_controller_U/cache_sram_2way_U/U1451/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[11\]/Q cache_controller_U/cache_sram_2way_U/U1451/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1451/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1451/Y cache_controller_U/cache_sram_2way_U/U1450/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1247/Y cache_controller_U/cache_sram_2way_U/U1450/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1592/Y cache_controller_U/cache_sram_2way_U/U1449/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U968/Y cache_controller_U/cache_sram_2way_U/U1449/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U1449/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U217/Y cache_controller_U/cache_sram_2way_U/U1448/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U907/Y cache_controller_U/cache_sram_2way_U/U1448/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U732/Y cache_controller_U/cache_sram_2way_U/U1448/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1489/Y cache_controller_U/cache_sram_2way_U/U1447/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U61/Y cache_controller_U/cache_sram_2way_U/U1447/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U1447/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1483/Y cache_controller_U/cache_sram_2way_U/U1446/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1726/Y cache_controller_U/cache_sram_2way_U/U1446/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U1446/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U38/Y cache_controller_U/cache_sram_2way_U/U1445/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1508/Y cache_controller_U/cache_sram_2way_U/U1445/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U1445/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1487/Y cache_controller_U/cache_sram_2way_U/U1444/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U319/Y cache_controller_U/cache_sram_2way_U/U1444/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U1444/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U165/Y cache_controller_U/cache_sram_2way_U/U1443/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U692/Y cache_controller_U/cache_sram_2way_U/U1443/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U1443/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U65/Y cache_controller_U/cache_sram_2way_U/U1442/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1123/Y cache_controller_U/cache_sram_2way_U/U1442/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U1442/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U885/Y cache_controller_U/cache_sram_2way_U/U1441/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U886/Y cache_controller_U/cache_sram_2way_U/U1441/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U1441/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1728/Y cache_controller_U/cache_sram_2way_U/U1440/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U781/Y cache_controller_U/cache_sram_2way_U/U1440/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U1440/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U328/Y cache_controller_U/cache_sram_2way_U/U1439/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U960/Y cache_controller_U/cache_sram_2way_U/U1439/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U1439/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U961/Y cache_controller_U/cache_sram_2way_U/U1438/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U803/Y cache_controller_U/cache_sram_2way_U/U1438/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U1438/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U746/Y cache_controller_U/cache_sram_2way_U/U1437/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U952/Y cache_controller_U/cache_sram_2way_U/U1437/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U1437/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U842/Y cache_controller_U/cache_sram_2way_U/U1436/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U780/Y cache_controller_U/cache_sram_2way_U/U1436/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U1436/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[127\]/Q cache_controller_U/cache_sram_2way_U/U1435/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1435/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[127\]/Q cache_controller_U/cache_sram_2way_U/U1435/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U48/Y cache_controller_U/cache_sram_2way_U/U1435/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1241/Y cache_controller_U/cache_sram_2way_U/U1434/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1520/Y cache_controller_U/cache_sram_2way_U/U1434/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1584/Y cache_controller_U/cache_sram_2way_U/U1433/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1435/Y cache_controller_U/cache_sram_2way_U/U1433/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[65\]/Q cache_controller_U/cache_sram_2way_U/U1432/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1432/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[65\]/Q cache_controller_U/cache_sram_2way_U/U1432/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U55/Y cache_controller_U/cache_sram_2way_U/U1432/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1064/Y cache_controller_U/cache_sram_2way_U/U1431/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1518/Y cache_controller_U/cache_sram_2way_U/U1431/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1104/Y cache_controller_U/cache_sram_2way_U/U1430/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1432/Y cache_controller_U/cache_sram_2way_U/U1430/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1073/Y cache_controller_U/cache_sram_2way_U/U1429/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1292/Y cache_controller_U/cache_sram_2way_U/U1429/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U805/Y cache_controller_U/cache_sram_2way_U/U1428/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U980/Y cache_controller_U/cache_sram_2way_U/U1428/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[94\]/Q cache_controller_U/cache_sram_2way_U/U1427/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1427/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[94\]/Q cache_controller_U/cache_sram_2way_U/U1427/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U251/Y cache_controller_U/cache_sram_2way_U/U1427/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[93\]/Q cache_controller_U/cache_sram_2way_U/U1426/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1426/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[93\]/Q cache_controller_U/cache_sram_2way_U/U1426/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U261/Y cache_controller_U/cache_sram_2way_U/U1426/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1050/Y cache_controller_U/cache_sram_2way_U/U1425/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1561/Y cache_controller_U/cache_sram_2way_U/U1425/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U866/Y cache_controller_U/cache_sram_2way_U/U1424/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U359/Y cache_controller_U/cache_sram_2way_U/U1424/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1424/Y cache_controller_U/cache_sram_2way_U/U1423/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1425/Y cache_controller_U/cache_sram_2way_U/U1423/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U732/Y cache_controller_U/cache_sram_2way_U/U1423/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1066/Y cache_controller_U/cache_sram_2way_U/U1422/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1101/Y cache_controller_U/cache_sram_2way_U/U1422/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U833/Y cache_controller_U/cache_sram_2way_U/U1421/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U799/Y cache_controller_U/cache_sram_2way_U/U1421/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[0\]/Q cache_controller_U/cache_sram_2way_U/U1420/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1420/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[0\]/Q cache_controller_U/cache_sram_2way_U/U1420/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1420/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1160/Y cache_controller_U/cache_sram_2way_U/U1419/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1694/Y cache_controller_U/cache_sram_2way_U/U1419/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1583/Y cache_controller_U/cache_sram_2way_U/U1418/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1420/Y cache_controller_U/cache_sram_2way_U/U1418/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1033/Y cache_controller_U/cache_sram_2way_U/U1417/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1280/Y cache_controller_U/cache_sram_2way_U/U1417/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U783/Y cache_controller_U/cache_sram_2way_U/U1416/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U855/Y cache_controller_U/cache_sram_2way_U/U1416/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U382/Y cache_controller_U/cache_sram_2way_U/U1415/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U383/Y cache_controller_U/cache_sram_2way_U/U1415/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U995/Y cache_controller_U/cache_sram_2way_U/U1414/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1248/Y cache_controller_U/cache_sram_2way_U/U1414/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1069/Y cache_controller_U/cache_sram_2way_U/U1413/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1322/Y cache_controller_U/cache_sram_2way_U/U1413/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1067/Y cache_controller_U/cache_sram_2way_U/U1412/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1540/Y cache_controller_U/cache_sram_2way_U/U1412/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1059/Y cache_controller_U/cache_sram_2way_U/U1411/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1300/Y cache_controller_U/cache_sram_2way_U/U1411/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1003/Y cache_controller_U/cache_sram_2way_U/U1410/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1097/Y cache_controller_U/cache_sram_2way_U/U1410/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1004/Y cache_controller_U/cache_sram_2way_U/U1409/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1256/Y cache_controller_U/cache_sram_2way_U/U1409/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1585/Y cache_controller_U/cache_sram_2way_U/U1408/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1521/Y cache_controller_U/cache_sram_2way_U/U1408/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1567/Y cache_controller_U/cache_sram_2way_U/U1407/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1515/Y cache_controller_U/cache_sram_2way_U/U1407/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1566/Y cache_controller_U/cache_sram_2way_U/U1406/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1254/Y cache_controller_U/cache_sram_2way_U/U1406/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1010/Y cache_controller_U/cache_sram_2way_U/U1405/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1317/Y cache_controller_U/cache_sram_2way_U/U1405/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1071/Y cache_controller_U/cache_sram_2way_U/U1404/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1324/Y cache_controller_U/cache_sram_2way_U/U1404/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U694/Y cache_controller_U/cache_sram_2way_U/U1403/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1309/Y cache_controller_U/cache_sram_2way_U/U1403/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1017/Y cache_controller_U/cache_sram_2way_U/U1402/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1522/Y cache_controller_U/cache_sram_2way_U/U1402/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1068/Y cache_controller_U/cache_sram_2way_U/U1401/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1541/Y cache_controller_U/cache_sram_2way_U/U1401/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1060/Y cache_controller_U/cache_sram_2way_U/U1400/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1301/Y cache_controller_U/cache_sram_2way_U/U1400/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1564/Y cache_controller_U/cache_sram_2way_U/U1399/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1307/Y cache_controller_U/cache_sram_2way_U/U1399/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1565/Y cache_controller_U/cache_sram_2way_U/U1398/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1514/Y cache_controller_U/cache_sram_2way_U/U1398/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1005/Y cache_controller_U/cache_sram_2way_U/U1397/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1519/Y cache_controller_U/cache_sram_2way_U/U1397/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1568/Y cache_controller_U/cache_sram_2way_U/U1396/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1253/Y cache_controller_U/cache_sram_2way_U/U1396/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1034/Y cache_controller_U/cache_sram_2way_U/U1395/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1327/Y cache_controller_U/cache_sram_2way_U/U1395/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1040/Y cache_controller_U/cache_sram_2way_U/U1394/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1298/Y cache_controller_U/cache_sram_2way_U/U1394/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1009/Y cache_controller_U/cache_sram_2way_U/U1393/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1320/Y cache_controller_U/cache_sram_2way_U/U1393/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1087/Y cache_controller_U/cache_sram_2way_U/U1392/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1537/Y cache_controller_U/cache_sram_2way_U/U1392/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1039/Y cache_controller_U/cache_sram_2way_U/U1391/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1295/Y cache_controller_U/cache_sram_2way_U/U1391/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U100/Y cache_controller_U/cache_sram_2way_U/U1390/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1294/Y cache_controller_U/cache_sram_2way_U/U1390/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1038/Y cache_controller_U/cache_sram_2way_U/U1389/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1293/Y cache_controller_U/cache_sram_2way_U/U1389/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1574/Y cache_controller_U/cache_sram_2way_U/U1388/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U695/Y cache_controller_U/cache_sram_2way_U/U1388/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1573/Y cache_controller_U/cache_sram_2way_U/U1387/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1527/Y cache_controller_U/cache_sram_2way_U/U1387/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1575/Y cache_controller_U/cache_sram_2way_U/U1386/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1529/Y cache_controller_U/cache_sram_2way_U/U1386/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U997/Y cache_controller_U/cache_sram_2way_U/U1385/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1316/Y cache_controller_U/cache_sram_2way_U/U1385/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U872/Y cache_controller_U/cache_sram_2way_U/U1384/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U982/Y cache_controller_U/cache_sram_2way_U/U1384/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U920/Y cache_controller_U/cache_sram_2way_U/U1383/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1513/Y cache_controller_U/cache_sram_2way_U/U1383/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U994/Y cache_controller_U/cache_sram_2way_U/U1382/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1255/Y cache_controller_U/cache_sram_2way_U/U1382/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U996/Y cache_controller_U/cache_sram_2way_U/U1381/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1311/Y cache_controller_U/cache_sram_2way_U/U1381/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1089/Y cache_controller_U/cache_sram_2way_U/U1380/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1533/Y cache_controller_U/cache_sram_2way_U/U1380/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1022/Y cache_controller_U/cache_sram_2way_U/U1379/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1315/Y cache_controller_U/cache_sram_2way_U/U1379/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1021/Y cache_controller_U/cache_sram_2way_U/U1378/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1314/Y cache_controller_U/cache_sram_2way_U/U1378/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1035/Y cache_controller_U/cache_sram_2way_U/U1377/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1287/Y cache_controller_U/cache_sram_2way_U/U1377/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U804/Y cache_controller_U/cache_sram_2way_U/U1376/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1528/Y cache_controller_U/cache_sram_2way_U/U1376/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1054/Y cache_controller_U/cache_sram_2way_U/U1375/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1100/Y cache_controller_U/cache_sram_2way_U/U1375/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1024/Y cache_controller_U/cache_sram_2way_U/U1374/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U810/Y cache_controller_U/cache_sram_2way_U/U1374/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U998/Y cache_controller_U/cache_sram_2way_U/U1373/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1321/Y cache_controller_U/cache_sram_2way_U/U1373/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1578/Y cache_controller_U/cache_sram_2way_U/U1372/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1542/Y cache_controller_U/cache_sram_2way_U/U1372/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1570/Y cache_controller_U/cache_sram_2way_U/U1371/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1524/Y cache_controller_U/cache_sram_2way_U/U1371/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1037/Y cache_controller_U/cache_sram_2way_U/U1370/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1531/Y cache_controller_U/cache_sram_2way_U/U1370/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1088/Y cache_controller_U/cache_sram_2way_U/U1369/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1535/Y cache_controller_U/cache_sram_2way_U/U1369/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U926/Y cache_controller_U/cache_sram_2way_U/U1368/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1532/Y cache_controller_U/cache_sram_2way_U/U1368/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1020/Y cache_controller_U/cache_sram_2way_U/U1367/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1313/Y cache_controller_U/cache_sram_2way_U/U1367/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1019/Y cache_controller_U/cache_sram_2way_U/U1366/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1534/Y cache_controller_U/cache_sram_2way_U/U1366/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U689/Y cache_controller_U/cache_sram_2way_U/U1365/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1286/Y cache_controller_U/cache_sram_2way_U/U1365/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1086/Y cache_controller_U/cache_sram_2way_U/U1364/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1281/Y cache_controller_U/cache_sram_2way_U/U1364/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1015/Y cache_controller_U/cache_sram_2way_U/U1363/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1325/Y cache_controller_U/cache_sram_2way_U/U1363/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1328/Y cache_controller_U/cache_sram_2way_U/U1362/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1291/Y cache_controller_U/cache_sram_2way_U/U1362/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1072/Y cache_controller_U/cache_sram_2way_U/U1361/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1290/Y cache_controller_U/cache_sram_2way_U/U1361/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1016/Y cache_controller_U/cache_sram_2way_U/U1360/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1326/Y cache_controller_U/cache_sram_2way_U/U1360/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1011/Y cache_controller_U/cache_sram_2way_U/U1359/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1312/Y cache_controller_U/cache_sram_2way_U/U1359/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1012/Y cache_controller_U/cache_sram_2way_U/U1358/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1310/Y cache_controller_U/cache_sram_2way_U/U1358/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1007/Y cache_controller_U/cache_sram_2way_U/U1357/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1553/Y cache_controller_U/cache_sram_2way_U/U1357/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1008/Y cache_controller_U/cache_sram_2way_U/U1356/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1554/Y cache_controller_U/cache_sram_2way_U/U1356/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1051/Y cache_controller_U/cache_sram_2way_U/U1355/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1098/Y cache_controller_U/cache_sram_2way_U/U1355/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1055/Y cache_controller_U/cache_sram_2way_U/U1354/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1257/Y cache_controller_U/cache_sram_2way_U/U1354/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1065/Y cache_controller_U/cache_sram_2way_U/U1353/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1555/Y cache_controller_U/cache_sram_2way_U/U1353/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1070/Y cache_controller_U/cache_sram_2way_U/U1352/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1057/Y cache_controller_U/cache_sram_2way_U/U1352/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U784/Y cache_controller_U/cache_sram_2way_U/U1351/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1559/Y cache_controller_U/cache_sram_2way_U/U1351/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1591/Y cache_controller_U/cache_sram_2way_U/U1350/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1560/Y cache_controller_U/cache_sram_2way_U/U1350/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1580/Y cache_controller_U/cache_sram_2way_U/U1349/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1239/Y cache_controller_U/cache_sram_2way_U/U1349/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1581/Y cache_controller_U/cache_sram_2way_U/U1348/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1552/Y cache_controller_U/cache_sram_2way_U/U1348/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U822/Y cache_controller_U/cache_sram_2way_U/U1347/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1556/Y cache_controller_U/cache_sram_2way_U/U1347/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1014/Y cache_controller_U/cache_sram_2way_U/U1346/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1319/Y cache_controller_U/cache_sram_2way_U/U1346/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1030/Y cache_controller_U/cache_sram_2way_U/U1345/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1276/Y cache_controller_U/cache_sram_2way_U/U1345/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1058/Y cache_controller_U/cache_sram_2way_U/U1344/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1277/Y cache_controller_U/cache_sram_2way_U/U1344/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1032/Y cache_controller_U/cache_sram_2way_U/U1343/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1279/Y cache_controller_U/cache_sram_2way_U/U1343/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1031/Y cache_controller_U/cache_sram_2way_U/U1342/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1278/Y cache_controller_U/cache_sram_2way_U/U1342/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1052/Y cache_controller_U/cache_sram_2way_U/U1341/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1557/Y cache_controller_U/cache_sram_2way_U/U1341/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1049/Y cache_controller_U/cache_sram_2way_U/U1340/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1250/Y cache_controller_U/cache_sram_2way_U/U1340/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U690/Y cache_controller_U/cache_sram_2way_U/U1339/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1306/Y cache_controller_U/cache_sram_2way_U/U1339/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1582/Y cache_controller_U/cache_sram_2way_U/U1338/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1558/Y cache_controller_U/cache_sram_2way_U/U1338/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U743/Y cache_controller_U/cache_sram_2way_U/U1337/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U862/Y cache_controller_U/cache_sram_2way_U/U1337/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U989/Y cache_controller_U/cache_sram_2way_U/U1336/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1729/Y cache_controller_U/cache_sram_2way_U/U1336/A1 (0.000:0.000:0.000))
    (INTERCONNECT U92/Y cache_controller_U/cache_sram_2way_U/U1336/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[43\]/Q cache_controller_U/cache_sram_2way_U/U1335/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1335/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[43\]/Q cache_controller_U/cache_sram_2way_U/U1335/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U304/Y cache_controller_U/cache_sram_2way_U/U1335/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[43\]/Q cache_controller_U/cache_sram_2way_U/U1334/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U264/Y cache_controller_U/cache_sram_2way_U/U1334/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[43\]/Q cache_controller_U/cache_sram_2way_U/U1334/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1334/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[110\]/Q cache_controller_U/cache_sram_2way_U/U1333/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1333/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[110\]/Q cache_controller_U/cache_sram_2way_U/U1333/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U260/Y cache_controller_U/cache_sram_2way_U/U1333/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[110\]/Q cache_controller_U/cache_sram_2way_U/U1332/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U267/Y cache_controller_U/cache_sram_2way_U/U1332/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[110\]/Q cache_controller_U/cache_sram_2way_U/U1332/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1332/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[73\]/Q cache_controller_U/cache_sram_2way_U/U1331/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U266/Y cache_controller_U/cache_sram_2way_U/U1331/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[73\]/Q cache_controller_U/cache_sram_2way_U/U1331/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1331/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[74\]/Q cache_controller_U/cache_sram_2way_U/U1330/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U270/Y cache_controller_U/cache_sram_2way_U/U1330/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[74\]/Q cache_controller_U/cache_sram_2way_U/U1330/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1330/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[75\]/Q cache_controller_U/cache_sram_2way_U/U1329/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U78/Y cache_controller_U/cache_sram_2way_U/U1329/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[75\]/Q cache_controller_U/cache_sram_2way_U/U1329/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U1329/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[37\]/Q cache_controller_U/cache_sram_2way_U/U1328/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U265/Y cache_controller_U/cache_sram_2way_U/U1328/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[37\]/Q cache_controller_U/cache_sram_2way_U/U1328/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U1328/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[25\]/Q cache_controller_U/cache_sram_2way_U/U1327/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1327/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[25\]/Q cache_controller_U/cache_sram_2way_U/U1327/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U260/Y cache_controller_U/cache_sram_2way_U/U1327/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[53\]/Q cache_controller_U/cache_sram_2way_U/U1326/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1326/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[53\]/Q cache_controller_U/cache_sram_2way_U/U1326/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1326/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[57\]/Q cache_controller_U/cache_sram_2way_U/U1325/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1325/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[57\]/Q cache_controller_U/cache_sram_2way_U/U1325/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U23/Y cache_controller_U/cache_sram_2way_U/U1325/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[46\]/Q cache_controller_U/cache_sram_2way_U/U1324/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1324/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[46\]/Q cache_controller_U/cache_sram_2way_U/U1324/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U57/Y cache_controller_U/cache_sram_2way_U/U1324/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[27\]/Q cache_controller_U/cache_sram_2way_U/U1323/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1323/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[27\]/Q cache_controller_U/cache_sram_2way_U/U1323/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U58/Y cache_controller_U/cache_sram_2way_U/U1323/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[28\]/Q cache_controller_U/cache_sram_2way_U/U1322/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1322/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[28\]/Q cache_controller_U/cache_sram_2way_U/U1322/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U304/Y cache_controller_U/cache_sram_2way_U/U1322/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[23\]/Q cache_controller_U/cache_sram_2way_U/U1321/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1321/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[23\]/Q cache_controller_U/cache_sram_2way_U/U1321/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U304/Y cache_controller_U/cache_sram_2way_U/U1321/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[18\]/Q cache_controller_U/cache_sram_2way_U/U1320/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1320/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[18\]/Q cache_controller_U/cache_sram_2way_U/U1320/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U60/Y cache_controller_U/cache_sram_2way_U/U1320/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[55\]/Q cache_controller_U/cache_sram_2way_U/U1319/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1319/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[55\]/Q cache_controller_U/cache_sram_2way_U/U1319/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1319/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[59\]/Q cache_controller_U/cache_sram_2way_U/U1318/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1318/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[59\]/Q cache_controller_U/cache_sram_2way_U/U1318/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U55/Y cache_controller_U/cache_sram_2way_U/U1318/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[58\]/Q cache_controller_U/cache_sram_2way_U/U1317/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1317/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[58\]/Q cache_controller_U/cache_sram_2way_U/U1317/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U304/Y cache_controller_U/cache_sram_2way_U/U1317/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[15\]/Q cache_controller_U/cache_sram_2way_U/U1316/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1316/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[15\]/Q cache_controller_U/cache_sram_2way_U/U1316/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1316/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[16\]/Q cache_controller_U/cache_sram_2way_U/U1315/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1315/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[16\]/Q cache_controller_U/cache_sram_2way_U/U1315/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U251/Y cache_controller_U/cache_sram_2way_U/U1315/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[17\]/Q cache_controller_U/cache_sram_2way_U/U1314/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1314/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[17\]/Q cache_controller_U/cache_sram_2way_U/U1314/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U55/Y cache_controller_U/cache_sram_2way_U/U1314/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[19\]/Q cache_controller_U/cache_sram_2way_U/U1313/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1313/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[19\]/Q cache_controller_U/cache_sram_2way_U/U1313/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U56/Y cache_controller_U/cache_sram_2way_U/U1313/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[54\]/Q cache_controller_U/cache_sram_2way_U/U1312/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1312/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[54\]/Q cache_controller_U/cache_sram_2way_U/U1312/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U23/Y cache_controller_U/cache_sram_2way_U/U1312/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[22\]/Q cache_controller_U/cache_sram_2way_U/U1311/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1311/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[22\]/Q cache_controller_U/cache_sram_2way_U/U1311/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U59/Y cache_controller_U/cache_sram_2way_U/U1311/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[56\]/Q cache_controller_U/cache_sram_2way_U/U1310/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1310/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[56\]/Q cache_controller_U/cache_sram_2way_U/U1310/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U1310/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[90\]/Q cache_controller_U/cache_sram_2way_U/U1309/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1309/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[90\]/Q cache_controller_U/cache_sram_2way_U/U1309/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U59/Y cache_controller_U/cache_sram_2way_U/U1309/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[92\]/Q cache_controller_U/cache_sram_2way_U/U1308/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1308/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[92\]/Q cache_controller_U/cache_sram_2way_U/U1308/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U57/Y cache_controller_U/cache_sram_2way_U/U1308/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[102\]/Q cache_controller_U/cache_sram_2way_U/U1307/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1307/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[102\]/Q cache_controller_U/cache_sram_2way_U/U1307/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1307/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[97\]/Q cache_controller_U/cache_sram_2way_U/U1306/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1306/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[97\]/Q cache_controller_U/cache_sram_2way_U/U1306/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U55/Y cache_controller_U/cache_sram_2way_U/U1306/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[100\]/Q cache_controller_U/cache_sram_2way_U/U1305/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1305/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[100\]/Q cache_controller_U/cache_sram_2way_U/U1305/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U17/Y cache_controller_U/cache_sram_2way_U/U1305/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[98\]/Q cache_controller_U/cache_sram_2way_U/U1304/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1304/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[98\]/Q cache_controller_U/cache_sram_2way_U/U1304/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U304/Y cache_controller_U/cache_sram_2way_U/U1304/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[94\]/Q cache_controller_U/cache_sram_2way_U/U1303/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1303/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[94\]/Q cache_controller_U/cache_sram_2way_U/U1303/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U59/Y cache_controller_U/cache_sram_2way_U/U1303/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[93\]/Q cache_controller_U/cache_sram_2way_U/U1302/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1302/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[93\]/Q cache_controller_U/cache_sram_2way_U/U1302/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U17/Y cache_controller_U/cache_sram_2way_U/U1302/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[88\]/Q cache_controller_U/cache_sram_2way_U/U1301/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1301/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[88\]/Q cache_controller_U/cache_sram_2way_U/U1301/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U251/Y cache_controller_U/cache_sram_2way_U/U1301/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[86\]/Q cache_controller_U/cache_sram_2way_U/U1300/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1300/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[86\]/Q cache_controller_U/cache_sram_2way_U/U1300/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U1300/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[75\]/Q cache_controller_U/cache_sram_2way_U/U1299/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1299/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[75\]/Q cache_controller_U/cache_sram_2way_U/U1299/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U251/Y cache_controller_U/cache_sram_2way_U/U1299/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[79\]/Q cache_controller_U/cache_sram_2way_U/U1298/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1298/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[79\]/Q cache_controller_U/cache_sram_2way_U/U1298/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U260/Y cache_controller_U/cache_sram_2way_U/U1298/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[1\]/Q cache_controller_U/cache_sram_2way_U/U1297/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1297/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[1\]/Q cache_controller_U/cache_sram_2way_U/U1297/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U17/Y cache_controller_U/cache_sram_2way_U/U1297/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[85\]/Q cache_controller_U/cache_sram_2way_U/U1296/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1296/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[85\]/Q cache_controller_U/cache_sram_2way_U/U1296/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U260/Y cache_controller_U/cache_sram_2way_U/U1296/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[83\]/Q cache_controller_U/cache_sram_2way_U/U1295/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1295/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[83\]/Q cache_controller_U/cache_sram_2way_U/U1295/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U1295/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[81\]/Q cache_controller_U/cache_sram_2way_U/U1294/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1294/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[81\]/Q cache_controller_U/cache_sram_2way_U/U1294/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U60/Y cache_controller_U/cache_sram_2way_U/U1294/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[80\]/Q cache_controller_U/cache_sram_2way_U/U1293/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1293/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[80\]/Q cache_controller_U/cache_sram_2way_U/U1293/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U1293/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[44\]/Q cache_controller_U/cache_sram_2way_U/U1292/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1292/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[44\]/Q cache_controller_U/cache_sram_2way_U/U1292/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U17/Y cache_controller_U/cache_sram_2way_U/U1292/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[37\]/Q cache_controller_U/cache_sram_2way_U/U1291/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1291/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[37\]/Q cache_controller_U/cache_sram_2way_U/U1291/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U260/Y cache_controller_U/cache_sram_2way_U/U1291/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[42\]/Q cache_controller_U/cache_sram_2way_U/U1290/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1290/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[42\]/Q cache_controller_U/cache_sram_2way_U/U1290/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U1290/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[39\]/Q cache_controller_U/cache_sram_2way_U/U1289/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1289/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[39\]/Q cache_controller_U/cache_sram_2way_U/U1289/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U57/Y cache_controller_U/cache_sram_2way_U/U1289/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[36\]/Q cache_controller_U/cache_sram_2way_U/U1288/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1288/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[36\]/Q cache_controller_U/cache_sram_2way_U/U1288/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U48/Y cache_controller_U/cache_sram_2way_U/U1288/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[32\]/Q cache_controller_U/cache_sram_2way_U/U1287/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1287/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[32\]/Q cache_controller_U/cache_sram_2way_U/U1287/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U48/Y cache_controller_U/cache_sram_2way_U/U1287/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[30\]/Q cache_controller_U/cache_sram_2way_U/U1286/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1286/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[30\]/Q cache_controller_U/cache_sram_2way_U/U1286/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1286/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[66\]/Q cache_controller_U/cache_sram_2way_U/U1285/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1285/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[66\]/Q cache_controller_U/cache_sram_2way_U/U1285/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U60/Y cache_controller_U/cache_sram_2way_U/U1285/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[71\]/Q cache_controller_U/cache_sram_2way_U/U1284/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1284/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[71\]/Q cache_controller_U/cache_sram_2way_U/U1284/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U23/Y cache_controller_U/cache_sram_2way_U/U1284/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[68\]/Q cache_controller_U/cache_sram_2way_U/U1283/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1283/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[68\]/Q cache_controller_U/cache_sram_2way_U/U1283/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U57/Y cache_controller_U/cache_sram_2way_U/U1283/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[69\]/Q cache_controller_U/cache_sram_2way_U/U1282/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U471/Y cache_controller_U/cache_sram_2way_U/U1282/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[69\]/Q cache_controller_U/cache_sram_2way_U/U1282/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U304/Y cache_controller_U/cache_sram_2way_U/U1282/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[61\]/Q cache_controller_U/cache_sram_2way_U/U1281/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1281/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[61\]/Q cache_controller_U/cache_sram_2way_U/U1281/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U59/Y cache_controller_U/cache_sram_2way_U/U1281/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[115\]/Q cache_controller_U/cache_sram_2way_U/U1280/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U83/Y cache_controller_U/cache_sram_2way_U/U1280/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[115\]/Q cache_controller_U/cache_sram_2way_U/U1280/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U263/Y cache_controller_U/cache_sram_2way_U/U1280/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[113\]/Q cache_controller_U/cache_sram_2way_U/U1279/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1279/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[113\]/Q cache_controller_U/cache_sram_2way_U/U1279/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1279/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[112\]/Q cache_controller_U/cache_sram_2way_U/U1278/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1278/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[112\]/Q cache_controller_U/cache_sram_2way_U/U1278/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U262/Y cache_controller_U/cache_sram_2way_U/U1278/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[114\]/Q cache_controller_U/cache_sram_2way_U/U1277/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1277/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[114\]/Q cache_controller_U/cache_sram_2way_U/U1277/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U261/Y cache_controller_U/cache_sram_2way_U/U1277/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[111\]/Q cache_controller_U/cache_sram_2way_U/U1276/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1276/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[111\]/Q cache_controller_U/cache_sram_2way_U/U1276/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U48/Y cache_controller_U/cache_sram_2way_U/U1276/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[116\]/Q cache_controller_U/cache_sram_2way_U/U1275/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1275/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[116\]/Q cache_controller_U/cache_sram_2way_U/U1275/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U58/Y cache_controller_U/cache_sram_2way_U/U1275/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[73\]/Q cache_controller_U/cache_sram_2way_U/U1274/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1274/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[73\]/Q cache_controller_U/cache_sram_2way_U/U1274/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U262/Y cache_controller_U/cache_sram_2way_U/U1274/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[97\]/Q cache_controller_U/cache_sram_2way_U/U1273/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1273/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[97\]/Q cache_controller_U/cache_sram_2way_U/U1273/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U262/Y cache_controller_U/cache_sram_2way_U/U1273/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[97\]/Q cache_controller_U/cache_sram_2way_U/U1272/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U984/Y cache_controller_U/cache_sram_2way_U/U1272/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[97\]/Q cache_controller_U/cache_sram_2way_U/U1272/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1272/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[107\]/Q cache_controller_U/cache_sram_2way_U/U1271/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1271/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[107\]/Q cache_controller_U/cache_sram_2way_U/U1271/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U58/Y cache_controller_U/cache_sram_2way_U/U1271/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[107\]/Q cache_controller_U/cache_sram_2way_U/U1270/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U40/Y cache_controller_U/cache_sram_2way_U/U1270/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[107\]/Q cache_controller_U/cache_sram_2way_U/U1270/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U1270/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[121\]/Q cache_controller_U/cache_sram_2way_U/U1269/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1269/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[121\]/Q cache_controller_U/cache_sram_2way_U/U1269/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U48/Y cache_controller_U/cache_sram_2way_U/U1269/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[122\]/Q cache_controller_U/cache_sram_2way_U/U1268/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1268/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[122\]/Q cache_controller_U/cache_sram_2way_U/U1268/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1268/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[119\]/Q cache_controller_U/cache_sram_2way_U/U1267/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U471/Y cache_controller_U/cache_sram_2way_U/U1267/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[119\]/Q cache_controller_U/cache_sram_2way_U/U1267/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U57/Y cache_controller_U/cache_sram_2way_U/U1267/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[123\]/Q cache_controller_U/cache_sram_2way_U/U1266/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1266/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[123\]/Q cache_controller_U/cache_sram_2way_U/U1266/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U57/Y cache_controller_U/cache_sram_2way_U/U1266/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[100\]/Q cache_controller_U/cache_sram_2way_U/U1265/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1265/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[100\]/Q cache_controller_U/cache_sram_2way_U/U1265/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U57/Y cache_controller_U/cache_sram_2way_U/U1265/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[100\]/Q cache_controller_U/cache_sram_2way_U/U1264/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U271/Y cache_controller_U/cache_sram_2way_U/U1264/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[100\]/Q cache_controller_U/cache_sram_2way_U/U1264/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U1264/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[98\]/Q cache_controller_U/cache_sram_2way_U/U1263/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1263/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[98\]/Q cache_controller_U/cache_sram_2way_U/U1263/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1263/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[98\]/Q cache_controller_U/cache_sram_2way_U/U1262/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U39/Y cache_controller_U/cache_sram_2way_U/U1262/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[98\]/Q cache_controller_U/cache_sram_2way_U/U1262/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1262/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[103\]/Q cache_controller_U/cache_sram_2way_U/U1261/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1261/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[103\]/Q cache_controller_U/cache_sram_2way_U/U1261/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U1261/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[103\]/Q cache_controller_U/cache_sram_2way_U/U1260/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U984/Y cache_controller_U/cache_sram_2way_U/U1260/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[103\]/Q cache_controller_U/cache_sram_2way_U/U1260/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1260/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[99\]/Q cache_controller_U/cache_sram_2way_U/U1259/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1259/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[99\]/Q cache_controller_U/cache_sram_2way_U/U1259/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U60/Y cache_controller_U/cache_sram_2way_U/U1259/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[99\]/Q cache_controller_U/cache_sram_2way_U/U1258/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U277/Y cache_controller_U/cache_sram_2way_U/U1258/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[99\]/Q cache_controller_U/cache_sram_2way_U/U1258/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1258/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[26\]/Q cache_controller_U/cache_sram_2way_U/U1257/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1257/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[26\]/Q cache_controller_U/cache_sram_2way_U/U1257/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U55/Y cache_controller_U/cache_sram_2way_U/U1257/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[24\]/Q cache_controller_U/cache_sram_2way_U/U1256/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1256/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[24\]/Q cache_controller_U/cache_sram_2way_U/U1256/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1256/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[21\]/Q cache_controller_U/cache_sram_2way_U/U1255/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1255/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[21\]/Q cache_controller_U/cache_sram_2way_U/U1255/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1255/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[96\]/Q cache_controller_U/cache_sram_2way_U/U1254/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U472/Y cache_controller_U/cache_sram_2way_U/U1254/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[96\]/Q cache_controller_U/cache_sram_2way_U/U1254/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U251/Y cache_controller_U/cache_sram_2way_U/U1254/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[95\]/Q cache_controller_U/cache_sram_2way_U/U1253/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1253/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[95\]/Q cache_controller_U/cache_sram_2way_U/U1253/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U23/Y cache_controller_U/cache_sram_2way_U/U1253/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[101\]/Q cache_controller_U/cache_sram_2way_U/U1252/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1252/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[101\]/Q cache_controller_U/cache_sram_2way_U/U1252/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U261/Y cache_controller_U/cache_sram_2way_U/U1252/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[82\]/Q cache_controller_U/cache_sram_2way_U/U1251/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1251/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[82\]/Q cache_controller_U/cache_sram_2way_U/U1251/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1251/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[87\]/Q cache_controller_U/cache_sram_2way_U/U1250/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1250/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[87\]/Q cache_controller_U/cache_sram_2way_U/U1250/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1250/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[33\]/Q cache_controller_U/cache_sram_2way_U/U1249/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1249/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[33\]/Q cache_controller_U/cache_sram_2way_U/U1249/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U55/Y cache_controller_U/cache_sram_2way_U/U1249/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[106\]/Q cache_controller_U/cache_sram_2way_U/U1248/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1248/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[106\]/Q cache_controller_U/cache_sram_2way_U/U1248/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U261/Y cache_controller_U/cache_sram_2way_U/U1248/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[11\]/Q cache_controller_U/cache_sram_2way_U/U1247/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1247/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[11\]/Q cache_controller_U/cache_sram_2way_U/U1247/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U23/Y cache_controller_U/cache_sram_2way_U/U1247/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[70\]/Q cache_controller_U/cache_sram_2way_U/U1246/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1246/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[70\]/Q cache_controller_U/cache_sram_2way_U/U1246/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U23/Y cache_controller_U/cache_sram_2way_U/U1246/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[76\]/Q cache_controller_U/cache_sram_2way_U/U1245/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U265/Y cache_controller_U/cache_sram_2way_U/U1245/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[76\]/Q cache_controller_U/cache_sram_2way_U/U1245/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U1245/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[76\]/Q cache_controller_U/cache_sram_2way_U/U1244/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1244/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[76\]/Q cache_controller_U/cache_sram_2way_U/U1244/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U263/Y cache_controller_U/cache_sram_2way_U/U1244/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[109\]/Q cache_controller_U/cache_sram_2way_U/U1243/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1243/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[109\]/Q cache_controller_U/cache_sram_2way_U/U1243/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U262/Y cache_controller_U/cache_sram_2way_U/U1243/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[109\]/Q cache_controller_U/cache_sram_2way_U/U1242/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U271/Y cache_controller_U/cache_sram_2way_U/U1242/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[109\]/Q cache_controller_U/cache_sram_2way_U/U1242/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U1242/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[127\]/Q cache_controller_U/cache_sram_2way_U/U1241/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U244/Y cache_controller_U/cache_sram_2way_U/U1241/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[127\]/Q cache_controller_U/cache_sram_2way_U/U1241/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U1241/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[154\]/Q cache_controller_U/cache_sram_2way_U/U1240/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U275/Y cache_controller_U/cache_sram_2way_U/U1240/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[154\]/Q cache_controller_U/cache_sram_2way_U/U1240/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1240/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[6\]/Q cache_controller_U/cache_sram_2way_U/U1239/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1239/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[6\]/Q cache_controller_U/cache_sram_2way_U/U1239/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U60/Y cache_controller_U/cache_sram_2way_U/U1239/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[110\]/Q cache_controller_U/cache_sram_2way_U/U1238/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1238/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[110\]/Q cache_controller_U/cache_sram_2way_U/U1238/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U1238/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[110\]/Q cache_controller_U/cache_sram_2way_U/U1237/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U274/Y cache_controller_U/cache_sram_2way_U/U1237/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[110\]/Q cache_controller_U/cache_sram_2way_U/U1237/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1237/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[70\]/Q cache_controller_U/cache_sram_2way_U/U1236/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1236/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[70\]/Q cache_controller_U/cache_sram_2way_U/U1236/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U263/Y cache_controller_U/cache_sram_2way_U/U1236/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[70\]/Q cache_controller_U/cache_sram_2way_U/U1235/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U28/Y cache_controller_U/cache_sram_2way_U/U1235/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[70\]/Q cache_controller_U/cache_sram_2way_U/U1235/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1235/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[78\]/Q cache_controller_U/cache_sram_2way_U/U1234/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1234/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[78\]/Q cache_controller_U/cache_sram_2way_U/U1234/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U1234/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[78\]/Q cache_controller_U/cache_sram_2way_U/U1233/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U1233/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[78\]/Q cache_controller_U/cache_sram_2way_U/U1233/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U1233/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[29\]/Q cache_controller_U/cache_sram_2way_U/U1232/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1232/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[29\]/Q cache_controller_U/cache_sram_2way_U/U1232/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U56/Y cache_controller_U/cache_sram_2way_U/U1232/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[29\]/Q cache_controller_U/cache_sram_2way_U/U1231/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U244/Y cache_controller_U/cache_sram_2way_U/U1231/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[29\]/Q cache_controller_U/cache_sram_2way_U/U1231/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1231/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[12\]/Q cache_controller_U/cache_sram_2way_U/U1230/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U32/Y cache_controller_U/cache_sram_2way_U/U1230/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[12\]/Q cache_controller_U/cache_sram_2way_U/U1230/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1230/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[11\]/Q cache_controller_U/cache_sram_2way_U/U1229/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U854/Y cache_controller_U/cache_sram_2way_U/U1229/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[11\]/Q cache_controller_U/cache_sram_2way_U/U1229/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1229/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[85\]/Q cache_controller_U/cache_sram_2way_U/U1228/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1228/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[85\]/Q cache_controller_U/cache_sram_2way_U/U1228/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U1228/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[85\]/Q cache_controller_U/cache_sram_2way_U/U1227/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U272/Y cache_controller_U/cache_sram_2way_U/U1227/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[85\]/Q cache_controller_U/cache_sram_2way_U/U1227/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U1227/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[41\]/Q cache_controller_U/cache_sram_2way_U/U1226/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1226/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[41\]/Q cache_controller_U/cache_sram_2way_U/U1226/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U55/Y cache_controller_U/cache_sram_2way_U/U1226/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[41\]/Q cache_controller_U/cache_sram_2way_U/U1225/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U9/Y cache_controller_U/cache_sram_2way_U/U1225/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[41\]/Q cache_controller_U/cache_sram_2way_U/U1225/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1225/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[105\]/Q cache_controller_U/cache_sram_2way_U/U1224/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1224/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[105\]/Q cache_controller_U/cache_sram_2way_U/U1224/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U263/Y cache_controller_U/cache_sram_2way_U/U1224/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[105\]/Q cache_controller_U/cache_sram_2way_U/U1223/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U78/Y cache_controller_U/cache_sram_2way_U/U1223/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[105\]/Q cache_controller_U/cache_sram_2way_U/U1223/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U1223/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[38\]/Q cache_controller_U/cache_sram_2way_U/U1222/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1222/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[38\]/Q cache_controller_U/cache_sram_2way_U/U1222/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U48/Y cache_controller_U/cache_sram_2way_U/U1222/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[38\]/Q cache_controller_U/cache_sram_2way_U/U1221/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U62/Y cache_controller_U/cache_sram_2way_U/U1221/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[38\]/Q cache_controller_U/cache_sram_2way_U/U1221/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1221/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[113\]/Q cache_controller_U/cache_sram_2way_U/U1220/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1220/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[113\]/Q cache_controller_U/cache_sram_2way_U/U1220/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U59/Y cache_controller_U/cache_sram_2way_U/U1220/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[113\]/Q cache_controller_U/cache_sram_2way_U/U1219/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U279/Y cache_controller_U/cache_sram_2way_U/U1219/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[113\]/Q cache_controller_U/cache_sram_2way_U/U1219/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1219/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[112\]/Q cache_controller_U/cache_sram_2way_U/U1218/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1218/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[112\]/Q cache_controller_U/cache_sram_2way_U/U1218/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U48/Y cache_controller_U/cache_sram_2way_U/U1218/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[112\]/Q cache_controller_U/cache_sram_2way_U/U1217/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U40/Y cache_controller_U/cache_sram_2way_U/U1217/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[112\]/Q cache_controller_U/cache_sram_2way_U/U1217/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U1217/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[114\]/Q cache_controller_U/cache_sram_2way_U/U1216/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1216/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[114\]/Q cache_controller_U/cache_sram_2way_U/U1216/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U261/Y cache_controller_U/cache_sram_2way_U/U1216/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[114\]/Q cache_controller_U/cache_sram_2way_U/U1215/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U1215/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[114\]/Q cache_controller_U/cache_sram_2way_U/U1215/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1215/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[111\]/Q cache_controller_U/cache_sram_2way_U/U1214/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1214/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[111\]/Q cache_controller_U/cache_sram_2way_U/U1214/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U17/Y cache_controller_U/cache_sram_2way_U/U1214/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[111\]/Q cache_controller_U/cache_sram_2way_U/U1213/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U78/Y cache_controller_U/cache_sram_2way_U/U1213/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[111\]/Q cache_controller_U/cache_sram_2way_U/U1213/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U1213/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[66\]/Q cache_controller_U/cache_sram_2way_U/U1212/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1212/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[66\]/Q cache_controller_U/cache_sram_2way_U/U1212/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U23/Y cache_controller_U/cache_sram_2way_U/U1212/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[66\]/Q cache_controller_U/cache_sram_2way_U/U1211/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U277/Y cache_controller_U/cache_sram_2way_U/U1211/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[66\]/Q cache_controller_U/cache_sram_2way_U/U1211/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U1211/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[71\]/Q cache_controller_U/cache_sram_2way_U/U1210/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1210/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[71\]/Q cache_controller_U/cache_sram_2way_U/U1210/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U57/Y cache_controller_U/cache_sram_2way_U/U1210/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[71\]/Q cache_controller_U/cache_sram_2way_U/U1209/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U1209/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[71\]/Q cache_controller_U/cache_sram_2way_U/U1209/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1209/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[68\]/Q cache_controller_U/cache_sram_2way_U/U1208/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1208/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[68\]/Q cache_controller_U/cache_sram_2way_U/U1208/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U1208/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[68\]/Q cache_controller_U/cache_sram_2way_U/U1207/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U27/Y cache_controller_U/cache_sram_2way_U/U1207/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[68\]/Q cache_controller_U/cache_sram_2way_U/U1207/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U1207/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[25\]/Q cache_controller_U/cache_sram_2way_U/U1206/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1206/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[25\]/Q cache_controller_U/cache_sram_2way_U/U1206/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U55/Y cache_controller_U/cache_sram_2way_U/U1206/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[25\]/Q cache_controller_U/cache_sram_2way_U/U1205/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U41/Y cache_controller_U/cache_sram_2way_U/U1205/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[25\]/Q cache_controller_U/cache_sram_2way_U/U1205/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1205/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[69\]/Q cache_controller_U/cache_sram_2way_U/U1204/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1204/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[69\]/Q cache_controller_U/cache_sram_2way_U/U1204/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U60/Y cache_controller_U/cache_sram_2way_U/U1204/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[69\]/Q cache_controller_U/cache_sram_2way_U/U1203/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U278/Y cache_controller_U/cache_sram_2way_U/U1203/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[69\]/Q cache_controller_U/cache_sram_2way_U/U1203/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1203/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[36\]/Q cache_controller_U/cache_sram_2way_U/U1202/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1202/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[36\]/Q cache_controller_U/cache_sram_2way_U/U1202/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U58/Y cache_controller_U/cache_sram_2way_U/U1202/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[36\]/Q cache_controller_U/cache_sram_2way_U/U1201/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U269/Y cache_controller_U/cache_sram_2way_U/U1201/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[36\]/Q cache_controller_U/cache_sram_2way_U/U1201/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1201/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[27\]/Q cache_controller_U/cache_sram_2way_U/U1200/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1200/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[27\]/Q cache_controller_U/cache_sram_2way_U/U1200/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U59/Y cache_controller_U/cache_sram_2way_U/U1200/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[27\]/Q cache_controller_U/cache_sram_2way_U/U1199/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U1199/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[27\]/Q cache_controller_U/cache_sram_2way_U/U1199/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1199/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[28\]/Q cache_controller_U/cache_sram_2way_U/U1198/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1198/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[28\]/Q cache_controller_U/cache_sram_2way_U/U1198/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U261/Y cache_controller_U/cache_sram_2way_U/U1198/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[28\]/Q cache_controller_U/cache_sram_2way_U/U1197/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U280/Y cache_controller_U/cache_sram_2way_U/U1197/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[28\]/Q cache_controller_U/cache_sram_2way_U/U1197/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1197/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[61\]/Q cache_controller_U/cache_sram_2way_U/U1196/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1196/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[61\]/Q cache_controller_U/cache_sram_2way_U/U1196/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U60/Y cache_controller_U/cache_sram_2way_U/U1196/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[61\]/Q cache_controller_U/cache_sram_2way_U/U1195/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U62/Y cache_controller_U/cache_sram_2way_U/U1195/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[61\]/Q cache_controller_U/cache_sram_2way_U/U1195/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U1195/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[53\]/Q cache_controller_U/cache_sram_2way_U/U1194/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1194/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[53\]/Q cache_controller_U/cache_sram_2way_U/U1194/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U263/Y cache_controller_U/cache_sram_2way_U/U1194/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[53\]/Q cache_controller_U/cache_sram_2way_U/U1193/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U256/Y cache_controller_U/cache_sram_2way_U/U1193/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[53\]/Q cache_controller_U/cache_sram_2way_U/U1193/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U1193/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[57\]/Q cache_controller_U/cache_sram_2way_U/U1192/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1192/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[57\]/Q cache_controller_U/cache_sram_2way_U/U1192/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U262/Y cache_controller_U/cache_sram_2way_U/U1192/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[57\]/Q cache_controller_U/cache_sram_2way_U/U1191/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U808/Y cache_controller_U/cache_sram_2way_U/U1191/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[57\]/Q cache_controller_U/cache_sram_2way_U/U1191/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U1191/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[37\]/Q cache_controller_U/cache_sram_2way_U/U1190/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1190/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[37\]/Q cache_controller_U/cache_sram_2way_U/U1190/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U260/Y cache_controller_U/cache_sram_2way_U/U1190/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[37\]/Q cache_controller_U/cache_sram_2way_U/U1189/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U267/Y cache_controller_U/cache_sram_2way_U/U1189/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[37\]/Q cache_controller_U/cache_sram_2way_U/U1189/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1189/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[42\]/Q cache_controller_U/cache_sram_2way_U/U1188/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1188/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[42\]/Q cache_controller_U/cache_sram_2way_U/U1188/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U57/Y cache_controller_U/cache_sram_2way_U/U1188/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[42\]/Q cache_controller_U/cache_sram_2way_U/U1187/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U985/Y cache_controller_U/cache_sram_2way_U/U1187/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[42\]/Q cache_controller_U/cache_sram_2way_U/U1187/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1187/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[39\]/Q cache_controller_U/cache_sram_2way_U/U1186/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1186/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[39\]/Q cache_controller_U/cache_sram_2way_U/U1186/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U57/Y cache_controller_U/cache_sram_2way_U/U1186/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[39\]/Q cache_controller_U/cache_sram_2way_U/U1185/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U273/Y cache_controller_U/cache_sram_2way_U/U1185/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[39\]/Q cache_controller_U/cache_sram_2way_U/U1185/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U1185/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[38\]/Q cache_controller_U/cache_sram_2way_U/U1184/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1184/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[38\]/Q cache_controller_U/cache_sram_2way_U/U1184/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U263/Y cache_controller_U/cache_sram_2way_U/U1184/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[38\]/Q cache_controller_U/cache_sram_2way_U/U1183/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U984/Y cache_controller_U/cache_sram_2way_U/U1183/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[38\]/Q cache_controller_U/cache_sram_2way_U/U1183/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U1183/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[46\]/Q cache_controller_U/cache_sram_2way_U/U1182/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1182/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[46\]/Q cache_controller_U/cache_sram_2way_U/U1182/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U17/Y cache_controller_U/cache_sram_2way_U/U1182/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[46\]/Q cache_controller_U/cache_sram_2way_U/U1181/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U808/Y cache_controller_U/cache_sram_2way_U/U1181/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[46\]/Q cache_controller_U/cache_sram_2way_U/U1181/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1181/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[23\]/Q cache_controller_U/cache_sram_2way_U/U1180/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1180/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[23\]/Q cache_controller_U/cache_sram_2way_U/U1180/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U261/Y cache_controller_U/cache_sram_2way_U/U1180/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[23\]/Q cache_controller_U/cache_sram_2way_U/U1179/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U271/Y cache_controller_U/cache_sram_2way_U/U1179/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[23\]/Q cache_controller_U/cache_sram_2way_U/U1179/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1179/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[43\]/Q cache_controller_U/cache_sram_2way_U/U1178/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1178/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[43\]/Q cache_controller_U/cache_sram_2way_U/U1178/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U1178/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[43\]/Q cache_controller_U/cache_sram_2way_U/U1177/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U269/Y cache_controller_U/cache_sram_2way_U/U1177/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[43\]/Q cache_controller_U/cache_sram_2way_U/U1177/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U1177/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[76\]/Q cache_controller_U/cache_sram_2way_U/U1176/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1176/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[76\]/Q cache_controller_U/cache_sram_2way_U/U1176/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U261/Y cache_controller_U/cache_sram_2way_U/U1176/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[76\]/Q cache_controller_U/cache_sram_2way_U/U1175/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U277/Y cache_controller_U/cache_sram_2way_U/U1175/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[76\]/Q cache_controller_U/cache_sram_2way_U/U1175/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U1175/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[79\]/Q cache_controller_U/cache_sram_2way_U/U1174/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1174/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[79\]/Q cache_controller_U/cache_sram_2way_U/U1174/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U251/Y cache_controller_U/cache_sram_2way_U/U1174/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[79\]/Q cache_controller_U/cache_sram_2way_U/U1173/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U32/Y cache_controller_U/cache_sram_2way_U/U1173/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[79\]/Q cache_controller_U/cache_sram_2way_U/U1173/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U1173/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[1\]/Q cache_controller_U/cache_sram_2way_U/U1172/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1172/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[1\]/Q cache_controller_U/cache_sram_2way_U/U1172/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U262/Y cache_controller_U/cache_sram_2way_U/U1172/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[1\]/Q cache_controller_U/cache_sram_2way_U/U1171/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U277/Y cache_controller_U/cache_sram_2way_U/U1171/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[1\]/Q cache_controller_U/cache_sram_2way_U/U1171/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1171/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[74\]/Q cache_controller_U/cache_sram_2way_U/U1170/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1170/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[74\]/Q cache_controller_U/cache_sram_2way_U/U1170/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U263/Y cache_controller_U/cache_sram_2way_U/U1170/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[74\]/Q cache_controller_U/cache_sram_2way_U/U1169/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U29/Y cache_controller_U/cache_sram_2way_U/U1169/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[74\]/Q cache_controller_U/cache_sram_2way_U/U1169/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U1169/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[78\]/Q cache_controller_U/cache_sram_2way_U/U1168/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1168/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[78\]/Q cache_controller_U/cache_sram_2way_U/U1168/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U17/Y cache_controller_U/cache_sram_2way_U/U1168/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[78\]/Q cache_controller_U/cache_sram_2way_U/U1167/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U244/Y cache_controller_U/cache_sram_2way_U/U1167/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[78\]/Q cache_controller_U/cache_sram_2way_U/U1167/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1167/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[83\]/Q cache_controller_U/cache_sram_2way_U/U1166/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1166/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[83\]/Q cache_controller_U/cache_sram_2way_U/U1166/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U56/Y cache_controller_U/cache_sram_2way_U/U1166/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[83\]/Q cache_controller_U/cache_sram_2way_U/U1165/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U269/Y cache_controller_U/cache_sram_2way_U/U1165/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[83\]/Q cache_controller_U/cache_sram_2way_U/U1165/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1165/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[81\]/Q cache_controller_U/cache_sram_2way_U/U1164/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1164/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[81\]/Q cache_controller_U/cache_sram_2way_U/U1164/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U58/Y cache_controller_U/cache_sram_2way_U/U1164/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[81\]/Q cache_controller_U/cache_sram_2way_U/U1163/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U62/Y cache_controller_U/cache_sram_2way_U/U1163/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[81\]/Q cache_controller_U/cache_sram_2way_U/U1163/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U1163/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[80\]/Q cache_controller_U/cache_sram_2way_U/U1162/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1162/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[80\]/Q cache_controller_U/cache_sram_2way_U/U1162/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1162/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[80\]/Q cache_controller_U/cache_sram_2way_U/U1161/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U244/Y cache_controller_U/cache_sram_2way_U/U1161/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[80\]/Q cache_controller_U/cache_sram_2way_U/U1161/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1161/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[0\]/Q cache_controller_U/cache_sram_2way_U/U1160/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1160/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[0\]/Q cache_controller_U/cache_sram_2way_U/U1160/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U266/Y cache_controller_U/cache_sram_2way_U/U1160/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[117\]/Q cache_controller_U/cache_sram_2way_U/U1159/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1159/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[117\]/Q cache_controller_U/cache_sram_2way_U/U1159/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1159/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[117\]/Q cache_controller_U/cache_sram_2way_U/U1158/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1158/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[117\]/Q cache_controller_U/cache_sram_2way_U/U1158/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U262/Y cache_controller_U/cache_sram_2way_U/U1158/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[9\]/Q cache_controller_U/cache_sram_2way_U/U1157/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1157/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[9\]/Q cache_controller_U/cache_sram_2way_U/U1157/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U59/Y cache_controller_U/cache_sram_2way_U/U1157/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[31\]/Q cache_controller_U/cache_sram_2way_U/U1156/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1156/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[31\]/Q cache_controller_U/cache_sram_2way_U/U1156/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U58/Y cache_controller_U/cache_sram_2way_U/U1156/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[126\]/Q cache_controller_U/cache_sram_2way_U/U1155/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U472/Y cache_controller_U/cache_sram_2way_U/U1155/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[126\]/Q cache_controller_U/cache_sram_2way_U/U1155/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U23/Y cache_controller_U/cache_sram_2way_U/U1155/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[125\]/Q cache_controller_U/cache_sram_2way_U/U1154/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1154/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[125\]/Q cache_controller_U/cache_sram_2way_U/U1154/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1154/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[118\]/Q cache_controller_U/cache_sram_2way_U/U1153/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1153/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[118\]/Q cache_controller_U/cache_sram_2way_U/U1153/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U1153/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[120\]/Q cache_controller_U/cache_sram_2way_U/U1152/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1152/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[120\]/Q cache_controller_U/cache_sram_2way_U/U1152/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U56/Y cache_controller_U/cache_sram_2way_U/U1152/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[63\]/Q cache_controller_U/cache_sram_2way_U/U1151/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1151/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[63\]/Q cache_controller_U/cache_sram_2way_U/U1151/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U260/Y cache_controller_U/cache_sram_2way_U/U1151/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[63\]/Q cache_controller_U/cache_sram_2way_U/U1150/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U279/Y cache_controller_U/cache_sram_2way_U/U1150/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[63\]/Q cache_controller_U/cache_sram_2way_U/U1150/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U1150/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[32\]/Q cache_controller_U/cache_sram_2way_U/U1149/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1149/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[32\]/Q cache_controller_U/cache_sram_2way_U/U1149/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U17/Y cache_controller_U/cache_sram_2way_U/U1149/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[32\]/Q cache_controller_U/cache_sram_2way_U/U1148/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U27/Y cache_controller_U/cache_sram_2way_U/U1148/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[32\]/Q cache_controller_U/cache_sram_2way_U/U1148/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1148/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[30\]/Q cache_controller_U/cache_sram_2way_U/U1147/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1147/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[30\]/Q cache_controller_U/cache_sram_2way_U/U1147/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U57/Y cache_controller_U/cache_sram_2way_U/U1147/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[18\]/Q cache_controller_U/cache_sram_2way_U/U1146/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1146/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[18\]/Q cache_controller_U/cache_sram_2way_U/U1146/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U262/Y cache_controller_U/cache_sram_2way_U/U1146/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[18\]/Q cache_controller_U/cache_sram_2way_U/U1145/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U80/Y cache_controller_U/cache_sram_2way_U/U1145/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[18\]/Q cache_controller_U/cache_sram_2way_U/U1145/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1145/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[15\]/Q cache_controller_U/cache_sram_2way_U/U1144/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U1144/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[15\]/Q cache_controller_U/cache_sram_2way_U/U1144/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U260/Y cache_controller_U/cache_sram_2way_U/U1144/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[16\]/Q cache_controller_U/cache_sram_2way_U/U1143/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1143/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[16\]/Q cache_controller_U/cache_sram_2way_U/U1143/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1143/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[16\]/Q cache_controller_U/cache_sram_2way_U/U1142/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U278/Y cache_controller_U/cache_sram_2way_U/U1142/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[16\]/Q cache_controller_U/cache_sram_2way_U/U1142/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U1142/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[54\]/Q cache_controller_U/cache_sram_2way_U/U1141/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1141/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[54\]/Q cache_controller_U/cache_sram_2way_U/U1141/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U260/Y cache_controller_U/cache_sram_2way_U/U1141/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[54\]/Q cache_controller_U/cache_sram_2way_U/U1140/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U32/Y cache_controller_U/cache_sram_2way_U/U1140/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[54\]/Q cache_controller_U/cache_sram_2way_U/U1140/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1140/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[17\]/Q cache_controller_U/cache_sram_2way_U/U1139/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1139/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[17\]/Q cache_controller_U/cache_sram_2way_U/U1139/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1139/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[17\]/Q cache_controller_U/cache_sram_2way_U/U1138/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U264/Y cache_controller_U/cache_sram_2way_U/U1138/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[17\]/Q cache_controller_U/cache_sram_2way_U/U1138/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1138/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[19\]/Q cache_controller_U/cache_sram_2way_U/U1137/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1137/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[19\]/Q cache_controller_U/cache_sram_2way_U/U1137/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U251/Y cache_controller_U/cache_sram_2way_U/U1137/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[19\]/Q cache_controller_U/cache_sram_2way_U/U1136/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U277/Y cache_controller_U/cache_sram_2way_U/U1136/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[19\]/Q cache_controller_U/cache_sram_2way_U/U1136/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1136/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[50\]/Q cache_controller_U/cache_sram_2way_U/U1135/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1135/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[50\]/Q cache_controller_U/cache_sram_2way_U/U1135/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1135/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[49\]/Q cache_controller_U/cache_sram_2way_U/U1134/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1134/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[49\]/Q cache_controller_U/cache_sram_2way_U/U1134/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U262/Y cache_controller_U/cache_sram_2way_U/U1134/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[51\]/Q cache_controller_U/cache_sram_2way_U/U1133/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1133/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[51\]/Q cache_controller_U/cache_sram_2way_U/U1133/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U55/Y cache_controller_U/cache_sram_2way_U/U1133/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[48\]/Q cache_controller_U/cache_sram_2way_U/U1132/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U1132/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[48\]/Q cache_controller_U/cache_sram_2way_U/U1132/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U23/Y cache_controller_U/cache_sram_2way_U/U1132/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[47\]/Q cache_controller_U/cache_sram_2way_U/U1131/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1131/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[47\]/Q cache_controller_U/cache_sram_2way_U/U1131/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U1131/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[22\]/Q cache_controller_U/cache_sram_2way_U/U1130/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1130/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[22\]/Q cache_controller_U/cache_sram_2way_U/U1130/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U304/Y cache_controller_U/cache_sram_2way_U/U1130/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[22\]/Q cache_controller_U/cache_sram_2way_U/U1129/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U29/Y cache_controller_U/cache_sram_2way_U/U1129/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[22\]/Q cache_controller_U/cache_sram_2way_U/U1129/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U1129/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[56\]/Q cache_controller_U/cache_sram_2way_U/U1128/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1128/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[56\]/Q cache_controller_U/cache_sram_2way_U/U1128/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U1128/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[56\]/Q cache_controller_U/cache_sram_2way_U/U1127/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1074/Y cache_controller_U/cache_sram_2way_U/U1127/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[56\]/Q cache_controller_U/cache_sram_2way_U/U1127/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U1127/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[154\]/Q cache_controller_U/cache_sram_2way_U/U1126/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1126/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[154\]/Q cache_controller_U/cache_sram_2way_U/U1126/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U60/Y cache_controller_U/cache_sram_2way_U/U1126/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[12\]/Q cache_controller_U/cache_sram_2way_U/U1125/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U472/Y cache_controller_U/cache_sram_2way_U/U1125/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[12\]/Q cache_controller_U/cache_sram_2way_U/U1125/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U60/Y cache_controller_U/cache_sram_2way_U/U1125/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1705/Y cache_controller_U/cache_sram_2way_U/U1124/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U384/Y cache_controller_U/cache_sram_2way_U/U1124/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U851/Y cache_controller_U/cache_sram_2way_U/U1123/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U331/Y cache_controller_U/cache_sram_2way_U/U1123/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1124/Y cache_controller_U/cache_sram_2way_U/U1122/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[4] cache_controller_U/cache_sram_2way_U/U1122/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U617/Y cache_controller_U/cache_sram_2way_U/U1121/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U154/Y cache_controller_U/cache_sram_2way_U/U1121/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1562/Y cache_controller_U/cache_sram_2way_U/U1120/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1252/Y cache_controller_U/cache_sram_2way_U/U1120/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1487/Y cache_controller_U/cache_sram_2way_U/U1119/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[7] cache_controller_U/cache_sram_2way_U/U1119/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1499/Y cache_controller_U/cache_sram_2way_U/U1118/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1303/Y cache_controller_U/cache_sram_2way_U/U1118/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1498/Y cache_controller_U/cache_sram_2way_U/U1117/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1302/Y cache_controller_U/cache_sram_2way_U/U1117/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1698/Y cache_controller_U/cache_sram_2way_U/U1116/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U322/Y cache_controller_U/cache_sram_2way_U/U1116/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U910/Y cache_controller_U/cache_sram_2way_U/U1115/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U324/Y cache_controller_U/cache_sram_2way_U/U1115/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/lru_reg\[3\]/Q cache_controller_U/cache_sram_2way_U/U1114/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1114/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/lru_reg\[2\]/Q cache_controller_U/cache_sram_2way_U/U1114/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1114/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U832/Y cache_controller_U/cache_sram_2way_U/U1113/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U760/Y cache_controller_U/cache_sram_2way_U/U1113/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U825/Y cache_controller_U/cache_sram_2way_U/U1112/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U762/Y cache_controller_U/cache_sram_2way_U/U1112/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[129\]/Q cache_controller_U/cache_sram_2way_U/U1111/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U264/Y cache_controller_U/cache_sram_2way_U/U1111/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[129\]/Q cache_controller_U/cache_sram_2way_U/U1111/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U1111/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U485/Y cache_controller_U/cache_sram_2way_U/U1110/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1590/Y cache_controller_U/cache_sram_2way_U/U1109/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1551/Y cache_controller_U/cache_sram_2way_U/U1109/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1587/Y cache_controller_U/cache_sram_2way_U/U1108/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1545/Y cache_controller_U/cache_sram_2way_U/U1108/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U912/Y cache_controller_U/cache_sram_2way_U/U1107/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1549/Y cache_controller_U/cache_sram_2way_U/U1107/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U960/Y cache_controller_U/cache_sram_2way_U/U1106/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1738/Y cache_controller_U/cache_sram_2way_U/U1106/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1737/Y cache_controller_U/cache_sram_2way_U/U1105/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U886/Y cache_controller_U/cache_sram_2way_U/U1105/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[65\]/Q cache_controller_U/cache_sram_2way_U/U1104/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U277/Y cache_controller_U/cache_sram_2way_U/U1104/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[65\]/Q cache_controller_U/cache_sram_2way_U/U1104/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U1104/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[66\]/Q cache_controller_U/cache_sram_2way_U/U1103/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U265/Y cache_controller_U/cache_sram_2way_U/U1103/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[66\]/Q cache_controller_U/cache_sram_2way_U/U1103/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U1103/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[68\]/Q cache_controller_U/cache_sram_2way_U/U1102/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U264/Y cache_controller_U/cache_sram_2way_U/U1102/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[68\]/Q cache_controller_U/cache_sram_2way_U/U1102/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1102/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[34\]/Q cache_controller_U/cache_sram_2way_U/U1101/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1101/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[34\]/Q cache_controller_U/cache_sram_2way_U/U1101/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U56/Y cache_controller_U/cache_sram_2way_U/U1101/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[31\]/Q cache_controller_U/cache_sram_2way_U/U1100/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1100/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[31\]/Q cache_controller_U/cache_sram_2way_U/U1100/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U1100/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[33\]/Q cache_controller_U/cache_sram_2way_U/U1099/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U1099/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[33\]/Q cache_controller_U/cache_sram_2way_U/U1099/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U251/Y cache_controller_U/cache_sram_2way_U/U1099/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[26\]/Q cache_controller_U/cache_sram_2way_U/U1098/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1098/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[26\]/Q cache_controller_U/cache_sram_2way_U/U1098/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U1098/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[24\]/Q cache_controller_U/cache_sram_2way_U/U1097/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U1097/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[24\]/Q cache_controller_U/cache_sram_2way_U/U1097/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U263/Y cache_controller_U/cache_sram_2way_U/U1097/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[58\]/Q cache_controller_U/cache_sram_2way_U/U1096/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U279/Y cache_controller_U/cache_sram_2way_U/U1096/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[58\]/Q cache_controller_U/cache_sram_2way_U/U1096/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1096/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[49\]/Q cache_controller_U/cache_sram_2way_U/U1095/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U28/Y cache_controller_U/cache_sram_2way_U/U1095/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[49\]/Q cache_controller_U/cache_sram_2way_U/U1095/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1095/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[51\]/Q cache_controller_U/cache_sram_2way_U/U1094/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U273/Y cache_controller_U/cache_sram_2way_U/U1094/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[51\]/Q cache_controller_U/cache_sram_2way_U/U1094/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1094/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[50\]/Q cache_controller_U/cache_sram_2way_U/U1093/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U270/Y cache_controller_U/cache_sram_2way_U/U1093/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[50\]/Q cache_controller_U/cache_sram_2way_U/U1093/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U1093/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[47\]/Q cache_controller_U/cache_sram_2way_U/U1092/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1074/Y cache_controller_U/cache_sram_2way_U/U1092/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[47\]/Q cache_controller_U/cache_sram_2way_U/U1092/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U1092/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[48\]/Q cache_controller_U/cache_sram_2way_U/U1091/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U269/Y cache_controller_U/cache_sram_2way_U/U1091/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[48\]/Q cache_controller_U/cache_sram_2way_U/U1091/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1091/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[60\]/Q cache_controller_U/cache_sram_2way_U/U1090/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U1090/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[60\]/Q cache_controller_U/cache_sram_2way_U/U1090/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U60/Y cache_controller_U/cache_sram_2way_U/U1090/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[49\]/Q cache_controller_U/cache_sram_2way_U/U1089/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U264/Y cache_controller_U/cache_sram_2way_U/U1089/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[49\]/Q cache_controller_U/cache_sram_2way_U/U1089/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1089/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[51\]/Q cache_controller_U/cache_sram_2way_U/U1088/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U277/Y cache_controller_U/cache_sram_2way_U/U1088/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[51\]/Q cache_controller_U/cache_sram_2way_U/U1088/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1088/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[72\]/Q cache_controller_U/cache_sram_2way_U/U1087/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U41/Y cache_controller_U/cache_sram_2way_U/U1087/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[72\]/Q cache_controller_U/cache_sram_2way_U/U1087/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U1087/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[61\]/Q cache_controller_U/cache_sram_2way_U/U1086/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U53/Y cache_controller_U/cache_sram_2way_U/U1086/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[61\]/Q cache_controller_U/cache_sram_2way_U/U1086/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1086/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[105\]/Q cache_controller_U/cache_sram_2way_U/U1085/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U270/Y cache_controller_U/cache_sram_2way_U/U1085/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[105\]/Q cache_controller_U/cache_sram_2way_U/U1085/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1085/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1725/Y cache_controller_U/cache_sram_2way_U/U1084/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U858/Y cache_controller_U/cache_sram_2way_U/U1084/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1116/Y cache_controller_U/cache_sram_2way_U/U1083/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[13] cache_controller_U/cache_sram_2way_U/U1083/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U702/Y cache_controller_U/cache_sram_2way_U/U1082/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U366/Y cache_controller_U/cache_sram_2way_U/U1082/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1023/Y cache_controller_U/cache_sram_2way_U/U1081/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1080/Y cache_controller_U/cache_sram_2way_U/U1081/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[108\]/Q cache_controller_U/cache_sram_2way_U/U1080/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U1080/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[108\]/Q cache_controller_U/cache_sram_2way_U/U1080/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U1080/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U922/Y cache_controller_U/cache_sram_2way_U/U1079/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1284/Y cache_controller_U/cache_sram_2way_U/U1079/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1588/Y cache_controller_U/cache_sram_2way_U/U1078/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1547/Y cache_controller_U/cache_sram_2way_U/U1078/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1044/Y cache_controller_U/cache_sram_2way_U/U1077/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1296/Y cache_controller_U/cache_sram_2way_U/U1077/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1572/Y cache_controller_U/cache_sram_2way_U/U1076/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1526/Y cache_controller_U/cache_sram_2way_U/U1076/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1047/Y cache_controller_U/cache_sram_2way_U/U1075/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1289/Y cache_controller_U/cache_sram_2way_U/U1075/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U266/Y cache_controller_U/cache_sram_2way_U/U1074/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[44\]/Q cache_controller_U/cache_sram_2way_U/U1073/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U27/Y cache_controller_U/cache_sram_2way_U/U1073/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[44\]/Q cache_controller_U/cache_sram_2way_U/U1073/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1073/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[42\]/Q cache_controller_U/cache_sram_2way_U/U1072/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U266/Y cache_controller_U/cache_sram_2way_U/U1072/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[42\]/Q cache_controller_U/cache_sram_2way_U/U1072/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1072/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[46\]/Q cache_controller_U/cache_sram_2way_U/U1071/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U80/Y cache_controller_U/cache_sram_2way_U/U1071/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[46\]/Q cache_controller_U/cache_sram_2way_U/U1071/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U1071/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[45\]/Q cache_controller_U/cache_sram_2way_U/U1070/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U62/Y cache_controller_U/cache_sram_2way_U/U1070/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[45\]/Q cache_controller_U/cache_sram_2way_U/U1070/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1070/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[28\]/Q cache_controller_U/cache_sram_2way_U/U1069/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U269/Y cache_controller_U/cache_sram_2way_U/U1069/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[28\]/Q cache_controller_U/cache_sram_2way_U/U1069/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1069/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[88\]/Q cache_controller_U/cache_sram_2way_U/U1068/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U62/Y cache_controller_U/cache_sram_2way_U/U1068/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[88\]/Q cache_controller_U/cache_sram_2way_U/U1068/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1068/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[86\]/Q cache_controller_U/cache_sram_2way_U/U1067/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U276/Y cache_controller_U/cache_sram_2way_U/U1067/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[86\]/Q cache_controller_U/cache_sram_2way_U/U1067/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1067/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[34\]/Q cache_controller_U/cache_sram_2way_U/U1066/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U268/Y cache_controller_U/cache_sram_2way_U/U1066/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[34\]/Q cache_controller_U/cache_sram_2way_U/U1066/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1066/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[45\]/Q cache_controller_U/cache_sram_2way_U/U1065/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U94/Y cache_controller_U/cache_sram_2way_U/U1065/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[45\]/Q cache_controller_U/cache_sram_2way_U/U1065/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1065/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[65\]/Q cache_controller_U/cache_sram_2way_U/U1064/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U264/Y cache_controller_U/cache_sram_2way_U/U1064/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[65\]/Q cache_controller_U/cache_sram_2way_U/U1064/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1064/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[73\]/Q cache_controller_U/cache_sram_2way_U/U1063/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U272/Y cache_controller_U/cache_sram_2way_U/U1063/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[73\]/Q cache_controller_U/cache_sram_2way_U/U1063/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1063/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[75\]/Q cache_controller_U/cache_sram_2way_U/U1062/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U1062/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[75\]/Q cache_controller_U/cache_sram_2way_U/U1062/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U1062/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[64\]/Q cache_controller_U/cache_sram_2way_U/U1061/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U29/Y cache_controller_U/cache_sram_2way_U/U1061/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[64\]/Q cache_controller_U/cache_sram_2way_U/U1061/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U1061/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[88\]/Q cache_controller_U/cache_sram_2way_U/U1060/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U62/Y cache_controller_U/cache_sram_2way_U/U1060/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[88\]/Q cache_controller_U/cache_sram_2way_U/U1060/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1060/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[86\]/Q cache_controller_U/cache_sram_2way_U/U1059/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U265/Y cache_controller_U/cache_sram_2way_U/U1059/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[86\]/Q cache_controller_U/cache_sram_2way_U/U1059/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1059/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[114\]/Q cache_controller_U/cache_sram_2way_U/U1058/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U264/Y cache_controller_U/cache_sram_2way_U/U1058/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[114\]/Q cache_controller_U/cache_sram_2way_U/U1058/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U1058/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[45\]/Q cache_controller_U/cache_sram_2way_U/U1057/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U83/Y cache_controller_U/cache_sram_2way_U/U1057/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[45\]/Q cache_controller_U/cache_sram_2way_U/U1057/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U23/Y cache_controller_U/cache_sram_2way_U/U1057/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[33\]/Q cache_controller_U/cache_sram_2way_U/U1056/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U1056/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[33\]/Q cache_controller_U/cache_sram_2way_U/U1056/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U1056/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[26\]/Q cache_controller_U/cache_sram_2way_U/U1055/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U266/Y cache_controller_U/cache_sram_2way_U/U1055/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[26\]/Q cache_controller_U/cache_sram_2way_U/U1055/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1055/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[31\]/Q cache_controller_U/cache_sram_2way_U/U1054/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U267/Y cache_controller_U/cache_sram_2way_U/U1054/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[31\]/Q cache_controller_U/cache_sram_2way_U/U1054/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1054/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[33\]/Q cache_controller_U/cache_sram_2way_U/U1053/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U274/Y cache_controller_U/cache_sram_2way_U/U1053/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[33\]/Q cache_controller_U/cache_sram_2way_U/U1053/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1053/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[87\]/Q cache_controller_U/cache_sram_2way_U/U1052/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U264/Y cache_controller_U/cache_sram_2way_U/U1052/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[87\]/Q cache_controller_U/cache_sram_2way_U/U1052/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U1052/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[26\]/Q cache_controller_U/cache_sram_2way_U/U1051/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U53/Y cache_controller_U/cache_sram_2way_U/U1051/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[26\]/Q cache_controller_U/cache_sram_2way_U/U1051/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U1051/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[67\]/Q cache_controller_U/cache_sram_2way_U/U1050/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U53/Y cache_controller_U/cache_sram_2way_U/U1050/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[67\]/Q cache_controller_U/cache_sram_2way_U/U1050/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1050/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[87\]/Q cache_controller_U/cache_sram_2way_U/U1049/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U274/Y cache_controller_U/cache_sram_2way_U/U1049/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[87\]/Q cache_controller_U/cache_sram_2way_U/U1049/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U1049/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[1\]/Q cache_controller_U/cache_sram_2way_U/U1048/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U279/Y cache_controller_U/cache_sram_2way_U/U1048/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[1\]/Q cache_controller_U/cache_sram_2way_U/U1048/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U1048/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[39\]/Q cache_controller_U/cache_sram_2way_U/U1047/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U39/Y cache_controller_U/cache_sram_2way_U/U1047/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[39\]/Q cache_controller_U/cache_sram_2way_U/U1047/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U1047/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[36\]/Q cache_controller_U/cache_sram_2way_U/U1046/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U78/Y cache_controller_U/cache_sram_2way_U/U1046/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[36\]/Q cache_controller_U/cache_sram_2way_U/U1046/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1046/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[41\]/Q cache_controller_U/cache_sram_2way_U/U1045/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U264/Y cache_controller_U/cache_sram_2way_U/U1045/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[41\]/Q cache_controller_U/cache_sram_2way_U/U1045/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U1045/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[85\]/Q cache_controller_U/cache_sram_2way_U/U1044/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U985/Y cache_controller_U/cache_sram_2way_U/U1044/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[85\]/Q cache_controller_U/cache_sram_2way_U/U1044/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1044/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[89\]/Q cache_controller_U/cache_sram_2way_U/U1043/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U264/Y cache_controller_U/cache_sram_2way_U/U1043/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[89\]/Q cache_controller_U/cache_sram_2way_U/U1043/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1043/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[72\]/Q cache_controller_U/cache_sram_2way_U/U1042/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U9/Y cache_controller_U/cache_sram_2way_U/U1042/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[72\]/Q cache_controller_U/cache_sram_2way_U/U1042/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1042/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[72\]/Q cache_controller_U/cache_sram_2way_U/U1041/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U1041/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[72\]/Q cache_controller_U/cache_sram_2way_U/U1041/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U304/Y cache_controller_U/cache_sram_2way_U/U1041/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[79\]/Q cache_controller_U/cache_sram_2way_U/U1040/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U1040/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[79\]/Q cache_controller_U/cache_sram_2way_U/U1040/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1040/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[83\]/Q cache_controller_U/cache_sram_2way_U/U1039/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U9/Y cache_controller_U/cache_sram_2way_U/U1039/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[83\]/Q cache_controller_U/cache_sram_2way_U/U1039/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U1039/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[80\]/Q cache_controller_U/cache_sram_2way_U/U1038/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U40/Y cache_controller_U/cache_sram_2way_U/U1038/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[80\]/Q cache_controller_U/cache_sram_2way_U/U1038/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1038/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[47\]/Q cache_controller_U/cache_sram_2way_U/U1037/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U53/Y cache_controller_U/cache_sram_2way_U/U1037/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[47\]/Q cache_controller_U/cache_sram_2way_U/U1037/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1037/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[27\]/Q cache_controller_U/cache_sram_2way_U/U1036/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U266/Y cache_controller_U/cache_sram_2way_U/U1036/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[27\]/Q cache_controller_U/cache_sram_2way_U/U1036/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1036/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[32\]/Q cache_controller_U/cache_sram_2way_U/U1035/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U78/Y cache_controller_U/cache_sram_2way_U/U1035/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[32\]/Q cache_controller_U/cache_sram_2way_U/U1035/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U1035/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[25\]/Q cache_controller_U/cache_sram_2way_U/U1034/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U687/Y cache_controller_U/cache_sram_2way_U/U1034/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[25\]/Q cache_controller_U/cache_sram_2way_U/U1034/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U1034/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[115\]/Q cache_controller_U/cache_sram_2way_U/U1033/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U273/Y cache_controller_U/cache_sram_2way_U/U1033/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[115\]/Q cache_controller_U/cache_sram_2way_U/U1033/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U1033/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[113\]/Q cache_controller_U/cache_sram_2way_U/U1032/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U687/Y cache_controller_U/cache_sram_2way_U/U1032/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[113\]/Q cache_controller_U/cache_sram_2way_U/U1032/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1032/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[112\]/Q cache_controller_U/cache_sram_2way_U/U1031/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U9/Y cache_controller_U/cache_sram_2way_U/U1031/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[112\]/Q cache_controller_U/cache_sram_2way_U/U1031/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1031/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[111\]/Q cache_controller_U/cache_sram_2way_U/U1030/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U854/Y cache_controller_U/cache_sram_2way_U/U1030/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[111\]/Q cache_controller_U/cache_sram_2way_U/U1030/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1030/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[82\]/Q cache_controller_U/cache_sram_2way_U/U1029/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U1029/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[82\]/Q cache_controller_U/cache_sram_2way_U/U1029/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1029/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[82\]/Q cache_controller_U/cache_sram_2way_U/U1028/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U29/Y cache_controller_U/cache_sram_2way_U/U1028/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[82\]/Q cache_controller_U/cache_sram_2way_U/U1028/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1028/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U257/Y cache_controller_U/cache_sram_2way_U/U1027/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U156/Y cache_controller_U/cache_sram_2way_U/U1027/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[26] cache_controller_U/cache_sram_2way_U/U1026/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U781/Y cache_controller_U/cache_sram_2way_U/U1026/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1576/Y cache_controller_U/cache_sram_2way_U/U1025/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1539/Y cache_controller_U/cache_sram_2way_U/U1025/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[109\]/Q cache_controller_U/cache_sram_2way_U/U1024/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U1024/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[109\]/Q cache_controller_U/cache_sram_2way_U/U1024/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U1024/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[108\]/Q cache_controller_U/cache_sram_2way_U/U1023/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1074/Y cache_controller_U/cache_sram_2way_U/U1023/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[108\]/Q cache_controller_U/cache_sram_2way_U/U1023/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U1023/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[16\]/Q cache_controller_U/cache_sram_2way_U/U1022/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U274/Y cache_controller_U/cache_sram_2way_U/U1022/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[16\]/Q cache_controller_U/cache_sram_2way_U/U1022/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1022/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[17\]/Q cache_controller_U/cache_sram_2way_U/U1021/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U39/Y cache_controller_U/cache_sram_2way_U/U1021/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[17\]/Q cache_controller_U/cache_sram_2way_U/U1021/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1021/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[19\]/Q cache_controller_U/cache_sram_2way_U/U1020/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U27/Y cache_controller_U/cache_sram_2way_U/U1020/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[19\]/Q cache_controller_U/cache_sram_2way_U/U1020/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1020/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[50\]/Q cache_controller_U/cache_sram_2way_U/U1019/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U268/Y cache_controller_U/cache_sram_2way_U/U1019/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[50\]/Q cache_controller_U/cache_sram_2way_U/U1019/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1019/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[92\]/Q cache_controller_U/cache_sram_2way_U/U1018/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U256/Y cache_controller_U/cache_sram_2way_U/U1018/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[92\]/Q cache_controller_U/cache_sram_2way_U/U1018/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U1018/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[90\]/Q cache_controller_U/cache_sram_2way_U/U1017/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U687/Y cache_controller_U/cache_sram_2way_U/U1017/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[90\]/Q cache_controller_U/cache_sram_2way_U/U1017/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U1017/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[53\]/Q cache_controller_U/cache_sram_2way_U/U1016/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U267/Y cache_controller_U/cache_sram_2way_U/U1016/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[53\]/Q cache_controller_U/cache_sram_2way_U/U1016/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1016/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[57\]/Q cache_controller_U/cache_sram_2way_U/U1015/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U276/Y cache_controller_U/cache_sram_2way_U/U1015/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[57\]/Q cache_controller_U/cache_sram_2way_U/U1015/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U1015/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[55\]/Q cache_controller_U/cache_sram_2way_U/U1014/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U985/Y cache_controller_U/cache_sram_2way_U/U1014/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[55\]/Q cache_controller_U/cache_sram_2way_U/U1014/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1014/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[59\]/Q cache_controller_U/cache_sram_2way_U/U1013/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U275/Y cache_controller_U/cache_sram_2way_U/U1013/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[59\]/Q cache_controller_U/cache_sram_2way_U/U1013/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1013/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[56\]/Q cache_controller_U/cache_sram_2way_U/U1012/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U41/Y cache_controller_U/cache_sram_2way_U/U1012/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[56\]/Q cache_controller_U/cache_sram_2way_U/U1012/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1012/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[54\]/Q cache_controller_U/cache_sram_2way_U/U1011/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U279/Y cache_controller_U/cache_sram_2way_U/U1011/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[54\]/Q cache_controller_U/cache_sram_2way_U/U1011/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U1011/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[58\]/Q cache_controller_U/cache_sram_2way_U/U1010/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U1010/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[58\]/Q cache_controller_U/cache_sram_2way_U/U1010/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U1010/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[18\]/Q cache_controller_U/cache_sram_2way_U/U1009/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U80/Y cache_controller_U/cache_sram_2way_U/U1009/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[18\]/Q cache_controller_U/cache_sram_2way_U/U1009/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U1009/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[14\]/Q cache_controller_U/cache_sram_2way_U/U1008/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U854/Y cache_controller_U/cache_sram_2way_U/U1008/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[14\]/Q cache_controller_U/cache_sram_2way_U/U1008/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U1008/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[14\]/Q cache_controller_U/cache_sram_2way_U/U1007/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U280/Y cache_controller_U/cache_sram_2way_U/U1007/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[14\]/Q cache_controller_U/cache_sram_2way_U/U1007/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U1007/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[13\]/Q cache_controller_U/cache_sram_2way_U/U1006/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U854/Y cache_controller_U/cache_sram_2way_U/U1006/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[13\]/Q cache_controller_U/cache_sram_2way_U/U1006/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U1006/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[95\]/Q cache_controller_U/cache_sram_2way_U/U1005/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U62/Y cache_controller_U/cache_sram_2way_U/U1005/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[95\]/Q cache_controller_U/cache_sram_2way_U/U1005/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1005/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[24\]/Q cache_controller_U/cache_sram_2way_U/U1004/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U275/Y cache_controller_U/cache_sram_2way_U/U1004/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[24\]/Q cache_controller_U/cache_sram_2way_U/U1004/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U1004/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[24\]/Q cache_controller_U/cache_sram_2way_U/U1003/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U275/Y cache_controller_U/cache_sram_2way_U/U1003/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[24\]/Q cache_controller_U/cache_sram_2way_U/U1003/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1003/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[94\]/Q cache_controller_U/cache_sram_2way_U/U1002/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U53/Y cache_controller_U/cache_sram_2way_U/U1002/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[94\]/Q cache_controller_U/cache_sram_2way_U/U1002/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U1002/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[93\]/Q cache_controller_U/cache_sram_2way_U/U1001/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U271/Y cache_controller_U/cache_sram_2way_U/U1001/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[93\]/Q cache_controller_U/cache_sram_2way_U/U1001/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U1001/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[103\]/Q cache_controller_U/cache_sram_2way_U/U1000/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U264/Y cache_controller_U/cache_sram_2way_U/U1000/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[103\]/Q cache_controller_U/cache_sram_2way_U/U1000/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U1000/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[21\]/Q cache_controller_U/cache_sram_2way_U/U999/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U985/Y cache_controller_U/cache_sram_2way_U/U999/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[21\]/Q cache_controller_U/cache_sram_2way_U/U999/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U999/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[23\]/Q cache_controller_U/cache_sram_2way_U/U998/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U854/Y cache_controller_U/cache_sram_2way_U/U998/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[23\]/Q cache_controller_U/cache_sram_2way_U/U998/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U998/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[15\]/Q cache_controller_U/cache_sram_2way_U/U997/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U274/Y cache_controller_U/cache_sram_2way_U/U997/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[15\]/Q cache_controller_U/cache_sram_2way_U/U997/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U997/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[22\]/Q cache_controller_U/cache_sram_2way_U/U996/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U280/Y cache_controller_U/cache_sram_2way_U/U996/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[22\]/Q cache_controller_U/cache_sram_2way_U/U996/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U996/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[106\]/Q cache_controller_U/cache_sram_2way_U/U995/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U40/Y cache_controller_U/cache_sram_2way_U/U995/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[106\]/Q cache_controller_U/cache_sram_2way_U/U995/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U995/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[21\]/Q cache_controller_U/cache_sram_2way_U/U994/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U29/Y cache_controller_U/cache_sram_2way_U/U994/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[21\]/Q cache_controller_U/cache_sram_2way_U/U994/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U994/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U50/Y cache_controller_U/cache_sram_2way_U/U993/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U149/Y cache_controller_U/cache_sram_2way_U/U993/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[29\]/Q cache_controller_U/cache_sram_2way_U/U992/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U992/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[29\]/Q cache_controller_U/cache_sram_2way_U/U992/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U992/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[29\]/Q cache_controller_U/cache_sram_2way_U/U991/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U274/Y cache_controller_U/cache_sram_2way_U/U991/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[29\]/Q cache_controller_U/cache_sram_2way_U/U991/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U991/B1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[18] cache_controller_U/cache_sram_2way_U/U990/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U909/Y cache_controller_U/cache_sram_2way_U/U989/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U682/Y cache_controller_U/cache_sram_2way_U/U989/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U831/Y cache_controller_U/cache_sram_2way_U/U988/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U831/Y cache_controller_U/cache_sram_2way_U/U987/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U831/Y cache_controller_U/cache_sram_2way_U/U986/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U984/Y cache_controller_U/cache_sram_2way_U/U985/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U15/Y cache_controller_U/cache_sram_2way_U/U984/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[129\]/Q cache_controller_U/cache_sram_2way_U/U983/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U470/Y cache_controller_U/cache_sram_2way_U/U983/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[129\]/Q cache_controller_U/cache_sram_2way_U/U983/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U57/Y cache_controller_U/cache_sram_2way_U/U983/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[20\]/Q cache_controller_U/cache_sram_2way_U/U982/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U982/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[20\]/Q cache_controller_U/cache_sram_2way_U/U982/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U261/Y cache_controller_U/cache_sram_2way_U/U982/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[20\]/Q cache_controller_U/cache_sram_2way_U/U981/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U981/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[20\]/Q cache_controller_U/cache_sram_2way_U/U981/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U981/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[44\]/Q cache_controller_U/cache_sram_2way_U/U980/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U980/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[44\]/Q cache_controller_U/cache_sram_2way_U/U980/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U304/Y cache_controller_U/cache_sram_2way_U/U980/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[155\]/Q cache_controller_U/cache_sram_2way_U/U979/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U276/Y cache_controller_U/cache_sram_2way_U/U979/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[155\]/Q cache_controller_U/cache_sram_2way_U/U979/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U979/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U53/Y cache_controller_U/cache_sram_2way_U/U978/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U132/Y cache_controller_U/cache_sram_2way_U/U978/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U40/Y cache_controller_U/cache_sram_2way_U/U977/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U151/Y cache_controller_U/cache_sram_2way_U/U977/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1370/Y cache_controller_U/cache_sram_2way_U/U976/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1652/Y cache_controller_U/cache_sram_2way_U/U976/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U676/Y cache_controller_U/cache_sram_2way_U/U976/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U338/Y cache_controller_U/cache_sram_2way_U/U975/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1689/Y cache_controller_U/cache_sram_2way_U/U975/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U975/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1417/Y cache_controller_U/cache_sram_2way_U/U974/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1416/Y cache_controller_U/cache_sram_2way_U/U974/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U881/Y cache_controller_U/cache_sram_2way_U/U974/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[71\]/Q cache_controller_U/cache_sram_2way_U/U973/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U495/Y cache_controller_U/cache_sram_2way_U/U973/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U87/Y cache_controller_U/cache_sram_2way_U/U973/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[71\]/Q cache_controller_U/cache_sram_2way_U/U972/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U495/Y cache_controller_U/cache_sram_2way_U/U972/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U84/Y cache_controller_U/cache_sram_2way_U/U972/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[68\]/Q cache_controller_U/cache_sram_2way_U/U971/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U410/Y cache_controller_U/cache_sram_2way_U/U971/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/U971/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[66\]/Q cache_controller_U/cache_sram_2way_U/U970/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U102/Y cache_controller_U/cache_sram_2way_U/U970/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/U970/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[66\]/Q cache_controller_U/cache_sram_2way_U/U969/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U102/Y cache_controller_U/cache_sram_2way_U/U969/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/U969/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1715/Y cache_controller_U/cache_sram_2way_U/U968/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U34/Y cache_controller_U/cache_sram_2way_U/U968/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U755/Y cache_controller_U/cache_sram_2way_U/U967/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U157/Y cache_controller_U/cache_sram_2way_U/U967/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[141\]/Q cache_controller_U/cache_sram_2way_U/U966/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U62/Y cache_controller_U/cache_sram_2way_U/U966/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[141\]/Q cache_controller_U/cache_sram_2way_U/U966/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U966/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[144\]/Q cache_controller_U/cache_sram_2way_U/U965/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U36/Y cache_controller_U/cache_sram_2way_U/U965/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[144\]/Q cache_controller_U/cache_sram_2way_U/U965/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U47/Y cache_controller_U/cache_sram_2way_U/U965/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[139\]/Q cache_controller_U/cache_sram_2way_U/U964/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U18/Y cache_controller_U/cache_sram_2way_U/U964/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[139\]/Q cache_controller_U/cache_sram_2way_U/U964/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U12/Y cache_controller_U/cache_sram_2way_U/U964/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[131\]/Q cache_controller_U/cache_sram_2way_U/U963/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U36/Y cache_controller_U/cache_sram_2way_U/U963/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[131\]/Q cache_controller_U/cache_sram_2way_U/U963/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U963/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[148\]/Q cache_controller_U/cache_sram_2way_U/U962/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U265/Y cache_controller_U/cache_sram_2way_U/U962/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[148\]/Q cache_controller_U/cache_sram_2way_U/U962/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U962/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U918/Y cache_controller_U/cache_sram_2way_U/U961/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U763/Y cache_controller_U/cache_sram_2way_U/U961/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U97/Y cache_controller_U/cache_sram_2way_U/U960/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U329/Y cache_controller_U/cache_sram_2way_U/U960/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1053/Y cache_controller_U/cache_sram_2way_U/U959/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1099/Y cache_controller_U/cache_sram_2way_U/U959/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U956/Y cache_controller_U/cache_sram_2way_U/U958/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U957/Y cache_controller_U/cache_sram_2way_U/U958/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1674/Y cache_controller_U/cache_sram_2way_U/U957/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U957/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1343/Y cache_controller_U/cache_sram_2way_U/U956/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U708/Y cache_controller_U/cache_sram_2way_U/U956/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U358/Y cache_controller_U/cache_sram_2way_U/U955/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1114/Y cache_controller_U/cache_sram_2way_U/U955/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U902/Y cache_controller_U/cache_sram_2way_U/U954/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U899/Y cache_controller_U/cache_sram_2way_U/U954/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U170/Y cache_controller_U/cache_sram_2way_U/U954/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U683/Y cache_controller_U/cache_sram_2way_U/U953/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U870/Y cache_controller_U/cache_sram_2way_U/U952/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1712/Y cache_controller_U/cache_sram_2way_U/U952/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U555/Y cache_controller_U/cache_sram_2way_U/U951/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U44/Y cache_controller_U/cache_sram_2way_U/U951/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1459/Y cache_controller_U/cache_sram_2way_U/U950/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U674/Y cache_controller_U/cache_sram_2way_U/U950/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1458/Y cache_controller_U/cache_sram_2way_U/U949/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U677/Y cache_controller_U/cache_sram_2way_U/U949/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1036/Y cache_controller_U/cache_sram_2way_U/U948/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1323/Y cache_controller_U/cache_sram_2way_U/U948/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U948/Y cache_controller_U/cache_sram_2way_U/U947/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U646/Y cache_controller_U/cache_sram_2way_U/U947/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U60/Y cache_controller_U/cache_sram_2way_U/U946/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U136/Y cache_controller_U/cache_sram_2way_U/U946/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U345/Y cache_controller_U/cache_sram_2way_U/U945/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U944/Y cache_controller_U/cache_sram_2way_U/U945/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U374/Y cache_controller_U/cache_sram_2way_U/U944/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U735/Y cache_controller_U/cache_sram_2way_U/U944/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U81/Y cache_controller_U/cache_sram_2way_U/U943/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U816/Y cache_controller_U/cache_sram_2way_U/U943/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1026/Y cache_controller_U/cache_sram_2way_U/U942/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U348/Y cache_controller_U/cache_sram_2way_U/U942/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[8] cache_controller_U/cache_sram_2way_U/U941/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U744/Y cache_controller_U/cache_sram_2way_U/U940/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1282/Y cache_controller_U/cache_sram_2way_U/U940/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U937/Y cache_controller_U/cache_sram_2way_U/U939/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U938/Y cache_controller_U/cache_sram_2way_U/U939/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1660/Y cache_controller_U/cache_sram_2way_U/U938/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U674/Y cache_controller_U/cache_sram_2way_U/U938/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U940/Y cache_controller_U/cache_sram_2way_U/U937/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U710/Y cache_controller_U/cache_sram_2way_U/U937/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U325/Y cache_controller_U/cache_sram_2way_U/U936/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[22] cache_controller_U/cache_sram_2way_U/U935/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U325/Y cache_controller_U/cache_sram_2way_U/U935/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1043/Y cache_controller_U/cache_sram_2way_U/U934/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1497/Y cache_controller_U/cache_sram_2way_U/U934/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U693/Y cache_controller_U/cache_sram_2way_U/U933/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U309/Y cache_controller_U/cache_sram_2way_U/U933/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[147\]/Q cache_controller_U/cache_sram_2way_U/U932/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U59/Y cache_controller_U/cache_sram_2way_U/U932/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U778/Y cache_controller_U/cache_sram_2way_U/U931/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U361/Y cache_controller_U/cache_sram_2way_U/U931/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1046/Y cache_controller_U/cache_sram_2way_U/U930/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1288/Y cache_controller_U/cache_sram_2way_U/U930/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U485/Y cache_controller_U/cache_sram_2way_U/U929/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U764/Y cache_controller_U/cache_sram_2way_U/U928/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U153/Y cache_controller_U/cache_sram_2way_U/U928/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U489/Y cache_controller_U/cache_sram_2way_U/U927/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U206/Y cache_controller_U/cache_sram_2way_U/U927/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[48\]/Q cache_controller_U/cache_sram_2way_U/U926/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U265/Y cache_controller_U/cache_sram_2way_U/U926/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[48\]/Q cache_controller_U/cache_sram_2way_U/U926/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U926/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[30\]/Q cache_controller_U/cache_sram_2way_U/U925/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U984/Y cache_controller_U/cache_sram_2way_U/U925/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[30\]/Q cache_controller_U/cache_sram_2way_U/U925/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U925/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[119\]/Q cache_controller_U/cache_sram_2way_U/U924/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U687/Y cache_controller_U/cache_sram_2way_U/U924/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[119\]/Q cache_controller_U/cache_sram_2way_U/U924/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U924/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[52\]/Q cache_controller_U/cache_sram_2way_U/U923/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U39/Y cache_controller_U/cache_sram_2way_U/U923/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[52\]/Q cache_controller_U/cache_sram_2way_U/U923/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U923/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[71\]/Q cache_controller_U/cache_sram_2way_U/U922/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U53/Y cache_controller_U/cache_sram_2way_U/U922/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[71\]/Q cache_controller_U/cache_sram_2way_U/U922/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U922/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U28/Y cache_controller_U/cache_sram_2way_U/U921/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U131/Y cache_controller_U/cache_sram_2way_U/U921/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[5\]/Q cache_controller_U/cache_sram_2way_U/U920/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U920/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[5\]/Q cache_controller_U/cache_sram_2way_U/U920/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U920/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[31\]/Q cache_controller_U/cache_sram_2way_U/U919/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U268/Y cache_controller_U/cache_sram_2way_U/U919/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[31\]/Q cache_controller_U/cache_sram_2way_U/U919/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U919/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[145\]/Q cache_controller_U/cache_sram_2way_U/U918/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U244/Y cache_controller_U/cache_sram_2way_U/U918/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[145\]/Q cache_controller_U/cache_sram_2way_U/U918/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U918/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U747/Y cache_controller_U/cache_sram_2way_U/U917/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U148/Y cache_controller_U/cache_sram_2way_U/U917/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U917/Y cache_controller_U/cache_sram_2way_U/U916/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1388/Y cache_controller_U/cache_sram_2way_U/U915/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1644/Y cache_controller_U/cache_sram_2way_U/U915/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U7/Y cache_controller_U/cache_sram_2way_U/U915/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1121/Y cache_controller_U/cache_sram_2way_U/U914/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1384/Y cache_controller_U/cache_sram_2way_U/U913/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1614/Y cache_controller_U/cache_sram_2way_U/U913/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U7/Y cache_controller_U/cache_sram_2way_U/U913/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[123\]/Q cache_controller_U/cache_sram_2way_U/U912/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U273/Y cache_controller_U/cache_sram_2way_U/U912/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[123\]/Q cache_controller_U/cache_sram_2way_U/U912/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U912/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U347/Y cache_controller_U/cache_sram_2way_U/U911/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U321/Y cache_controller_U/cache_sram_2way_U/U911/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[146\]/Q cache_controller_U/cache_sram_2way_U/U910/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U269/Y cache_controller_U/cache_sram_2way_U/U910/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[146\]/Q cache_controller_U/cache_sram_2way_U/U910/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U910/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U772/Y cache_controller_U/cache_sram_2way_U/U909/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1359/Y cache_controller_U/cache_sram_2way_U/U908/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1597/Y cache_controller_U/cache_sram_2way_U/U908/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U684/Y cache_controller_U/cache_sram_2way_U/U908/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U905/Y cache_controller_U/cache_sram_2way_U/U907/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U964/Y cache_controller_U/cache_sram_2way_U/U907/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[139\]/Q cache_controller_U/cache_sram_2way_U/U906/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U19/Y cache_controller_U/cache_sram_2way_U/U906/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[139\]/Q cache_controller_U/cache_sram_2way_U/U906/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U261/Y cache_controller_U/cache_sram_2way_U/U906/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[139\]/Q cache_controller_U/cache_sram_2way_U/U905/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U270/Y cache_controller_U/cache_sram_2way_U/U905/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[139\]/Q cache_controller_U/cache_sram_2way_U/U905/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U905/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U838/Y cache_controller_U/cache_sram_2way_U/U904/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U14/Y cache_controller_U/cache_sram_2way_U/U904/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U284/Y cache_controller_U/cache_sram_2way_U/U904/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1747/Y cache_controller_U/cache_sram_2way_U/U904/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1376/Y cache_controller_U/cache_sram_2way_U/U903/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1634/Y cache_controller_U/cache_sram_2way_U/U903/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U713/Y cache_controller_U/cache_sram_2way_U/U903/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U891/Y cache_controller_U/cache_sram_2way_U/U902/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U955/Y cache_controller_U/cache_sram_2way_U/U902/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U132/Y cache_controller_U/cache_sram_2way_U/U901/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U485/Y cache_controller_U/cache_sram_2way_U/U901/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U16/Y cache_controller_U/cache_sram_2way_U/U900/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U845/Y cache_controller_U/cache_sram_2way_U/U900/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U896/Y cache_controller_U/cache_sram_2way_U/U900/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U846/Y cache_controller_U/cache_sram_2way_U/U899/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U900/Y cache_controller_U/cache_sram_2way_U/U899/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U877/Y cache_controller_U/cache_sram_2way_U/U899/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1748/Y cache_controller_U/cache_sram_2way_U/U899/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U891/Y cache_controller_U/cache_sram_2way_U/U898/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U904/Y cache_controller_U/cache_sram_2way_U/U898/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U899/Y cache_controller_U/cache_sram_2way_U/U898/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[104\]/Q cache_controller_U/cache_sram_2way_U/U897/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U271/Y cache_controller_U/cache_sram_2way_U/U897/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[104\]/Q cache_controller_U/cache_sram_2way_U/U897/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U897/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1754/Y cache_controller_U/cache_sram_2way_U/U896/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U879/Y cache_controller_U/cache_sram_2way_U/U896/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[133\]/Q cache_controller_U/cache_sram_2way_U/U895/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U272/Y cache_controller_U/cache_sram_2way_U/U895/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[133\]/Q cache_controller_U/cache_sram_2way_U/U895/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U895/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U831/Y cache_controller_U/cache_sram_2way_U/U894/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U831/Y cache_controller_U/cache_sram_2way_U/U893/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U837/Y cache_controller_U/cache_sram_2way_U/U892/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[10] cache_controller_U/cache_sram_2way_U/U892/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U943/Y cache_controller_U/cache_sram_2way_U/U891/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U887/Y cache_controller_U/cache_sram_2way_U/U891/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[138\]/Q cache_controller_U/cache_sram_2way_U/U890/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U77/Y cache_controller_U/cache_sram_2way_U/U890/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[138\]/Q cache_controller_U/cache_sram_2way_U/U890/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U890/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[40\]/Q cache_controller_U/cache_sram_2way_U/U889/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U687/Y cache_controller_U/cache_sram_2way_U/U889/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[40\]/Q cache_controller_U/cache_sram_2way_U/U889/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U889/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U69/Y cache_controller_U/cache_sram_2way_U/U888/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U840/Y cache_controller_U/cache_sram_2way_U/U887/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U892/Y cache_controller_U/cache_sram_2way_U/U887/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U22/Y cache_controller_U/cache_sram_2way_U/U887/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U829/Y cache_controller_U/cache_sram_2way_U/U886/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U242/Y cache_controller_U/cache_sram_2way_U/U886/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U868/Y cache_controller_U/cache_sram_2way_U/U885/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U852/Y cache_controller_U/cache_sram_2way_U/U885/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[82\]/Q cache_controller_U/cache_sram_2way_U/U884/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U884/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[82\]/Q cache_controller_U/cache_sram_2way_U/U884/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U60/Y cache_controller_U/cache_sram_2way_U/U884/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[52\]/Q cache_controller_U/cache_sram_2way_U/U883/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U883/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[52\]/Q cache_controller_U/cache_sram_2way_U/U883/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U260/Y cache_controller_U/cache_sram_2way_U/U883/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[135\]/Q cache_controller_U/cache_sram_2way_U/U882/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U882/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[135\]/Q cache_controller_U/cache_sram_2way_U/U882/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U57/Y cache_controller_U/cache_sram_2way_U/U882/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U736/Y cache_controller_U/cache_sram_2way_U/U881/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[9] cache_controller_U/cache_sram_2way_U/U880/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U880/Y cache_controller_U/cache_sram_2way_U/U879/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U659/Y cache_controller_U/cache_sram_2way_U/U879/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U989/Y cache_controller_U/cache_sram_2way_U/U878/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U640/Y cache_controller_U/cache_sram_2way_U/U878/A1 (0.000:0.000:0.000))
    (INTERCONNECT U92/Y cache_controller_U/cache_sram_2way_U/U878/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U350/Y cache_controller_U/cache_sram_2way_U/U877/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U50/Y cache_controller_U/cache_sram_2way_U/U877/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U966/Y cache_controller_U/cache_sram_2way_U/U876/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U761/Y cache_controller_U/cache_sram_2way_U/U876/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1346/Y cache_controller_U/cache_sram_2way_U/U875/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1347/Y cache_controller_U/cache_sram_2way_U/U875/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U953/Y cache_controller_U/cache_sram_2way_U/U875/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U375/Y cache_controller_U/cache_sram_2way_U/U874/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1678/Y cache_controller_U/cache_sram_2way_U/U874/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U647/Y cache_controller_U/cache_sram_2way_U/U874/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1423/Y cache_controller_U/cache_sram_2way_U/U873/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[20\]/Q cache_controller_U/cache_sram_2way_U/U872/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U268/Y cache_controller_U/cache_sram_2way_U/U872/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[20\]/Q cache_controller_U/cache_sram_2way_U/U872/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U872/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1123/Y cache_controller_U/cache_sram_2way_U/U871/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U306/Y cache_controller_U/cache_sram_2way_U/U871/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[144\]/QN cache_controller_U/cache_sram_2way_U/U870/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U637/Y cache_controller_U/cache_sram_2way_U/U870/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[144\]/Q cache_controller_U/cache_sram_2way_U/U870/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1074/Y cache_controller_U/cache_sram_2way_U/U870/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U831/Y cache_controller_U/cache_sram_2way_U/U869/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[151\]/Q cache_controller_U/cache_sram_2way_U/U868/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U280/Y cache_controller_U/cache_sram_2way_U/U868/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[151\]/Q cache_controller_U/cache_sram_2way_U/U868/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U93/Y cache_controller_U/cache_sram_2way_U/U868/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[60\]/Q cache_controller_U/cache_sram_2way_U/U867/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1074/Y cache_controller_U/cache_sram_2way_U/U867/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[60\]/Q cache_controller_U/cache_sram_2way_U/U867/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U867/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[67\]/Q cache_controller_U/cache_sram_2way_U/U866/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U256/Y cache_controller_U/cache_sram_2way_U/U866/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[67\]/Q cache_controller_U/cache_sram_2way_U/U866/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U866/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U782/Y cache_controller_U/cache_sram_2way_U/U865/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U35/Y cache_controller_U/cache_sram_2way_U/U865/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[136\]/Q cache_controller_U/cache_sram_2way_U/U864/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U244/Y cache_controller_U/cache_sram_2way_U/U864/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[136\]/Q cache_controller_U/cache_sram_2way_U/U864/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U864/B1 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[20] cache_controller_U/cache_sram_2way_U/U863/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U746/Y cache_controller_U/cache_sram_2way_U/U863/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[91\]/Q cache_controller_U/cache_sram_2way_U/U862/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U862/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[91\]/Q cache_controller_U/cache_sram_2way_U/U862/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U261/Y cache_controller_U/cache_sram_2way_U/U862/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[73\]/Q cache_controller_U/cache_sram_2way_U/U861/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U471/Y cache_controller_U/cache_sram_2way_U/U861/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[73\]/Q cache_controller_U/cache_sram_2way_U/U861/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U304/Y cache_controller_U/cache_sram_2way_U/U861/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[138\]/Q cache_controller_U/cache_sram_2way_U/U860/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U94/Y cache_controller_U/cache_sram_2way_U/U860/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[138\]/Q cache_controller_U/cache_sram_2way_U/U860/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U860/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U281/Y cache_controller_U/cache_sram_2way_U/U859/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[128\]/Q cache_controller_U/cache_sram_2way_U/U858/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U472/Y cache_controller_U/cache_sram_2way_U/U858/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[128\]/Q cache_controller_U/cache_sram_2way_U/U858/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U48/Y cache_controller_U/cache_sram_2way_U/U858/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[154\]/Q cache_controller_U/cache_sram_2way_U/U857/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U29/Y cache_controller_U/cache_sram_2way_U/U857/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[154\]/Q cache_controller_U/cache_sram_2way_U/U857/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U857/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[52\]/Q cache_controller_U/cache_sram_2way_U/U856/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U856/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[52\]/Q cache_controller_U/cache_sram_2way_U/U856/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U304/Y cache_controller_U/cache_sram_2way_U/U856/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[115\]/Q cache_controller_U/cache_sram_2way_U/U855/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U855/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[115\]/Q cache_controller_U/cache_sram_2way_U/U855/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U59/Y cache_controller_U/cache_sram_2way_U/U855/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U41/Y cache_controller_U/cache_sram_2way_U/U854/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[138\]/Q cache_controller_U/cache_sram_2way_U/U853/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U18/Y cache_controller_U/cache_sram_2way_U/U853/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[138\]/Q cache_controller_U/cache_sram_2way_U/U853/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U304/Y cache_controller_U/cache_sram_2way_U/U853/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[151\]/Q cache_controller_U/cache_sram_2way_U/U852/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U852/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[151\]/QN cache_controller_U/cache_sram_2way_U/U852/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U103/Y cache_controller_U/cache_sram_2way_U/U852/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[153\]/Q cache_controller_U/cache_sram_2way_U/U851/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U244/Y cache_controller_U/cache_sram_2way_U/U851/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[153\]/Q cache_controller_U/cache_sram_2way_U/U851/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U851/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[155\]/Q cache_controller_U/cache_sram_2way_U/U850/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U850/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[155\]/Q cache_controller_U/cache_sram_2way_U/U850/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U850/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[136\]/Q cache_controller_U/cache_sram_2way_U/U849/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U36/Y cache_controller_U/cache_sram_2way_U/U849/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[136\]/Q cache_controller_U/cache_sram_2way_U/U849/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U56/Y cache_controller_U/cache_sram_2way_U/U849/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U864/Y cache_controller_U/cache_sram_2way_U/U848/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U849/Y cache_controller_U/cache_sram_2way_U/U848/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U283/Y cache_controller_U/cache_sram_2way_U/U847/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U8/Y cache_controller_U/cache_sram_2way_U/U846/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U353/Y cache_controller_U/cache_sram_2way_U/U846/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U354/Y cache_controller_U/cache_sram_2way_U/U846/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U824/Y cache_controller_U/cache_sram_2way_U/U846/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1734/Y cache_controller_U/cache_sram_2way_U/U845/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U737/Y cache_controller_U/cache_sram_2way_U/U845/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1753/Y cache_controller_U/cache_sram_2way_U/U845/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U639/Y cache_controller_U/cache_sram_2way_U/U844/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U780/Y cache_controller_U/cache_sram_2way_U/U844/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U844/Y cache_controller_U/cache_sram_2way_U/U843/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U82/Y cache_controller_U/cache_sram_2way_U/U843/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U802/Y cache_controller_U/cache_sram_2way_U/U842/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U323/Y cache_controller_U/cache_sram_2way_U/U842/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[146\]/Q cache_controller_U/cache_sram_2way_U/U841/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U19/Y cache_controller_U/cache_sram_2way_U/U841/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[146\]/Q cache_controller_U/cache_sram_2way_U/U841/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U841/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U815/Y cache_controller_U/cache_sram_2way_U/U840/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1105/Y cache_controller_U/cache_sram_2way_U/U840/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U357/Y cache_controller_U/cache_sram_2way_U/U840/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1106/Y cache_controller_U/cache_sram_2way_U/U840/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U983/Y cache_controller_U/cache_sram_2way_U/U839/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U501/Y cache_controller_U/cache_sram_2way_U/U839/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U942/Y cache_controller_U/cache_sram_2way_U/U838/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U696/Y cache_controller_U/cache_sram_2way_U/U838/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U246/Y cache_controller_U/cache_sram_2way_U/U838/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U793/Y cache_controller_U/cache_sram_2way_U/U837/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U779/Y cache_controller_U/cache_sram_2way_U/U837/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[142\]/Q cache_controller_U/cache_sram_2way_U/U836/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U27/Y cache_controller_U/cache_sram_2way_U/U836/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[142\]/Q cache_controller_U/cache_sram_2way_U/U836/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U93/Y cache_controller_U/cache_sram_2way_U/U836/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[148\]/Q cache_controller_U/cache_sram_2way_U/U835/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U36/Y cache_controller_U/cache_sram_2way_U/U835/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[148\]/Q cache_controller_U/cache_sram_2way_U/U835/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U251/Y cache_controller_U/cache_sram_2way_U/U835/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U639/Y cache_controller_U/cache_sram_2way_U/U834/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U842/Y cache_controller_U/cache_sram_2way_U/U834/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[34\]/Q cache_controller_U/cache_sram_2way_U/U833/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U271/Y cache_controller_U/cache_sram_2way_U/U833/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[34\]/Q cache_controller_U/cache_sram_2way_U/U833/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U833/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[152\]/Q cache_controller_U/cache_sram_2way_U/U832/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U271/Y cache_controller_U/cache_sram_2way_U/U832/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[152\]/Q cache_controller_U/cache_sram_2way_U/U832/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U93/Y cache_controller_U/cache_sram_2way_U/U832/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U45/Y cache_controller_U/cache_sram_2way_U/U831/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[18] cache_controller_U/cache_sram_2way_U/U830/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1592/Y cache_controller_U/cache_sram_2way_U/U830/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U330/Y cache_controller_U/cache_sram_2way_U/U829/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U64/Y cache_controller_U/cache_sram_2way_U/U829/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[104\]/Q cache_controller_U/cache_sram_2way_U/U828/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U828/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[104\]/Q cache_controller_U/cache_sram_2way_U/U828/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U251/Y cache_controller_U/cache_sram_2way_U/U828/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[59\]/Q cache_controller_U/cache_sram_2way_U/U827/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U471/Y cache_controller_U/cache_sram_2way_U/U827/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[59\]/Q cache_controller_U/cache_sram_2way_U/U827/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U261/Y cache_controller_U/cache_sram_2way_U/U827/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[13\]/Q cache_controller_U/cache_sram_2way_U/U826/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U83/Y cache_controller_U/cache_sram_2way_U/U826/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[13\]/Q cache_controller_U/cache_sram_2way_U/U826/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U56/Y cache_controller_U/cache_sram_2way_U/U826/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[149\]/Q cache_controller_U/cache_sram_2way_U/U825/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U94/Y cache_controller_U/cache_sram_2way_U/U825/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[149\]/Q cache_controller_U/cache_sram_2way_U/U825/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U825/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U865/Y cache_controller_U/cache_sram_2way_U/U824/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[16] cache_controller_U/cache_sram_2way_U/U824/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[106\]/Q cache_controller_U/cache_sram_2way_U/U823/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U267/Y cache_controller_U/cache_sram_2way_U/U823/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[106\]/Q cache_controller_U/cache_sram_2way_U/U823/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U823/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[55\]/Q cache_controller_U/cache_sram_2way_U/U822/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U280/Y cache_controller_U/cache_sram_2way_U/U822/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[55\]/Q cache_controller_U/cache_sram_2way_U/U822/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U822/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[92\]/Q cache_controller_U/cache_sram_2way_U/U821/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U268/Y cache_controller_U/cache_sram_2way_U/U821/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[92\]/Q cache_controller_U/cache_sram_2way_U/U821/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U821/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[15\]/Q cache_controller_U/cache_sram_2way_U/U820/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U272/Y cache_controller_U/cache_sram_2way_U/U820/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[15\]/Q cache_controller_U/cache_sram_2way_U/U820/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U820/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U319/Y cache_controller_U/cache_sram_2way_U/U819/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[7] cache_controller_U/cache_sram_2way_U/U819/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U692/Y cache_controller_U/cache_sram_2way_U/U818/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[6] cache_controller_U/cache_sram_2way_U/U818/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U848/Y cache_controller_U/cache_sram_2way_U/U817/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[12] cache_controller_U/cache_sram_2way_U/U817/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U817/Y cache_controller_U/cache_sram_2way_U/U816/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U818/Y cache_controller_U/cache_sram_2way_U/U816/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U819/Y cache_controller_U/cache_sram_2way_U/U816/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U698/Y cache_controller_U/cache_sram_2way_U/U815/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U71/Y cache_controller_U/cache_sram_2way_U/U815/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1742/Y cache_controller_U/cache_sram_2way_U/U814/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1743/Y cache_controller_U/cache_sram_2way_U/U814/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[152\]/Q cache_controller_U/cache_sram_2way_U/U813/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U854/Y cache_controller_U/cache_sram_2way_U/U813/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[152\]/Q cache_controller_U/cache_sram_2way_U/U813/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U813/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[129\]/Q cache_controller_U/cache_sram_2way_U/U812/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U41/Y cache_controller_U/cache_sram_2way_U/U812/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[129\]/Q cache_controller_U/cache_sram_2way_U/U812/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U812/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[107\]/Q cache_controller_U/cache_sram_2way_U/U811/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U811/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[107\]/Q cache_controller_U/cache_sram_2way_U/U811/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U60/Y cache_controller_U/cache_sram_2way_U/U811/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[109\]/Q cache_controller_U/cache_sram_2way_U/U810/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U810/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[109\]/Q cache_controller_U/cache_sram_2way_U/U810/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U810/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[153\]/Q cache_controller_U/cache_sram_2way_U/U809/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U27/Y cache_controller_U/cache_sram_2way_U/U809/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[153\]/Q cache_controller_U/cache_sram_2way_U/U809/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U809/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U265/Y cache_controller_U/cache_sram_2way_U/U808/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U79/Y cache_controller_U/cache_sram_2way_U/U807/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[9] cache_controller_U/cache_sram_2way_U/U807/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U907/Y cache_controller_U/cache_sram_2way_U/U806/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[15] cache_controller_U/cache_sram_2way_U/U806/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[44\]/Q cache_controller_U/cache_sram_2way_U/U805/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U41/Y cache_controller_U/cache_sram_2way_U/U805/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[44\]/Q cache_controller_U/cache_sram_2way_U/U805/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U805/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[9\]/Q cache_controller_U/cache_sram_2way_U/U804/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U278/Y cache_controller_U/cache_sram_2way_U/U804/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[9\]/Q cache_controller_U/cache_sram_2way_U/U804/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U804/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U98/Y cache_controller_U/cache_sram_2way_U/U803/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U794/Y cache_controller_U/cache_sram_2way_U/U803/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[143\]/Q cache_controller_U/cache_sram_2way_U/U802/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U268/Y cache_controller_U/cache_sram_2way_U/U802/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[143\]/Q cache_controller_U/cache_sram_2way_U/U802/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U802/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U990/Y cache_controller_U/cache_sram_2way_U/U801/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U308/Y cache_controller_U/cache_sram_2way_U/U801/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U813/Y cache_controller_U/cache_sram_2way_U/U800/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U777/Y cache_controller_U/cache_sram_2way_U/U800/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[34\]/Q cache_controller_U/cache_sram_2way_U/U799/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U786/Y cache_controller_U/cache_sram_2way_U/U799/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[34\]/Q cache_controller_U/cache_sram_2way_U/U799/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U59/Y cache_controller_U/cache_sram_2way_U/U799/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[63\]/Q cache_controller_U/cache_sram_2way_U/U798/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U798/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[63\]/Q cache_controller_U/cache_sram_2way_U/U798/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U59/Y cache_controller_U/cache_sram_2way_U/U798/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[154\]/Q cache_controller_U/cache_sram_2way_U/U797/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U797/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[154\]/Q cache_controller_U/cache_sram_2way_U/U797/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U797/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[116\]/Q cache_controller_U/cache_sram_2way_U/U796/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U796/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[116\]/Q cache_controller_U/cache_sram_2way_U/U796/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U56/Y cache_controller_U/cache_sram_2way_U/U796/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[40\]/Q cache_controller_U/cache_sram_2way_U/U795/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U795/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[40\]/Q cache_controller_U/cache_sram_2way_U/U795/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U17/Y cache_controller_U/cache_sram_2way_U/U795/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[145\]/Q cache_controller_U/cache_sram_2way_U/U794/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U214/Y cache_controller_U/cache_sram_2way_U/U794/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[145\]/Q cache_controller_U/cache_sram_2way_U/U794/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U60/Y cache_controller_U/cache_sram_2way_U/U794/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[134\]/Q cache_controller_U/cache_sram_2way_U/U793/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U267/Y cache_controller_U/cache_sram_2way_U/U793/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[134\]/Q cache_controller_U/cache_sram_2way_U/U793/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U793/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[140\]/Q cache_controller_U/cache_sram_2way_U/U792/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U78/Y cache_controller_U/cache_sram_2way_U/U792/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[140\]/Q cache_controller_U/cache_sram_2way_U/U792/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U93/Y cache_controller_U/cache_sram_2way_U/U792/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[132\]/QN cache_controller_U/cache_sram_2way_U/U791/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U116/Y cache_controller_U/cache_sram_2way_U/U791/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[132\]/Q cache_controller_U/cache_sram_2way_U/U791/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U687/Y cache_controller_U/cache_sram_2way_U/U791/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[70\]/Q cache_controller_U/cache_sram_2way_U/U790/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U29/Y cache_controller_U/cache_sram_2way_U/U790/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[70\]/Q cache_controller_U/cache_sram_2way_U/U790/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U790/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1116/Y cache_controller_U/cache_sram_2way_U/U789/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1727/Y cache_controller_U/cache_sram_2way_U/U789/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U732/Y cache_controller_U/cache_sram_2way_U/U789/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[132\]/Q cache_controller_U/cache_sram_2way_U/U788/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U279/Y cache_controller_U/cache_sram_2way_U/U788/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[132\]/Q cache_controller_U/cache_sram_2way_U/U788/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U788/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[130\]/Q cache_controller_U/cache_sram_2way_U/U787/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U36/Y cache_controller_U/cache_sram_2way_U/U787/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[130\]/Q cache_controller_U/cache_sram_2way_U/U787/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U57/Y cache_controller_U/cache_sram_2way_U/U787/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U283/Y cache_controller_U/cache_sram_2way_U/U786/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[59\]/Q cache_controller_U/cache_sram_2way_U/U785/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U256/Y cache_controller_U/cache_sram_2way_U/U785/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[59\]/Q cache_controller_U/cache_sram_2way_U/U785/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U785/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[124\]/Q cache_controller_U/cache_sram_2way_U/U784/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U32/Y cache_controller_U/cache_sram_2way_U/U784/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[124\]/Q cache_controller_U/cache_sram_2way_U/U784/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U784/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[115\]/Q cache_controller_U/cache_sram_2way_U/U783/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U268/Y cache_controller_U/cache_sram_2way_U/U783/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[115\]/Q cache_controller_U/cache_sram_2way_U/U783/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U783/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[140\]/Q cache_controller_U/cache_sram_2way_U/U782/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U53/Y cache_controller_U/cache_sram_2way_U/U782/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[140\]/Q cache_controller_U/cache_sram_2way_U/U782/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U782/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U63/Y cache_controller_U/cache_sram_2way_U/U781/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1707/Y cache_controller_U/cache_sram_2way_U/U781/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1714/Y cache_controller_U/cache_sram_2way_U/U780/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1713/Y cache_controller_U/cache_sram_2way_U/U780/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[134\]/Q cache_controller_U/cache_sram_2way_U/U779/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U18/Y cache_controller_U/cache_sram_2way_U/U779/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[134\]/Q cache_controller_U/cache_sram_2way_U/U779/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U56/Y cache_controller_U/cache_sram_2way_U/U779/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[130\]/Q cache_controller_U/cache_sram_2way_U/U778/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U83/Y cache_controller_U/cache_sram_2way_U/U778/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[152\]/Q cache_controller_U/cache_sram_2way_U/U777/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U83/Y cache_controller_U/cache_sram_2way_U/U777/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[152\]/Q cache_controller_U/cache_sram_2way_U/U777/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U777/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U386/Y cache_controller_U/cache_sram_2way_U/U776/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1676/Y cache_controller_U/cache_sram_2way_U/U776/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U713/Y cache_controller_U/cache_sram_2way_U/U776/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1063/Y cache_controller_U/cache_sram_2way_U/U775/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1274/Y cache_controller_U/cache_sram_2way_U/U775/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1465/Y cache_controller_U/cache_sram_2way_U/U774/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1463/Y cache_controller_U/cache_sram_2way_U/U774/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U713/Y cache_controller_U/cache_sram_2way_U/U774/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1056/Y cache_controller_U/cache_sram_2way_U/U773/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1249/Y cache_controller_U/cache_sram_2way_U/U773/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U769/Y cache_controller_U/cache_sram_2way_U/U772/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1366/Y cache_controller_U/cache_sram_2way_U/U771/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1655/Y cache_controller_U/cache_sram_2way_U/U771/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U168/Y cache_controller_U/cache_sram_2way_U/U771/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1337/Y cache_controller_U/cache_sram_2way_U/U770/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1338/Y cache_controller_U/cache_sram_2way_U/U770/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U652/Y cache_controller_U/cache_sram_2way_U/U770/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U42/Y cache_controller_U/cache_sram_2way_U/U769/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1433/Y cache_controller_U/cache_sram_2way_U/U768/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1434/Y cache_controller_U/cache_sram_2way_U/U768/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U713/Y cache_controller_U/cache_sram_2way_U/U768/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U621/Y cache_controller_U/cache_sram_2way_U/U767/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1691/Y cache_controller_U/cache_sram_2way_U/U767/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U647/Y cache_controller_U/cache_sram_2way_U/U767/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1120/Y cache_controller_U/cache_sram_2way_U/U766/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1082/Y cache_controller_U/cache_sram_2way_U/U766/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U766/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1393/Y cache_controller_U/cache_sram_2way_U/U765/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1603/Y cache_controller_U/cache_sram_2way_U/U765/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1736/Y cache_controller_U/cache_sram_2way_U/U765/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[131\]/Q cache_controller_U/cache_sram_2way_U/U764/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U471/Y cache_controller_U/cache_sram_2way_U/U764/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[131\]/Q cache_controller_U/cache_sram_2way_U/U764/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U261/Y cache_controller_U/cache_sram_2way_U/U764/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[145\]/Q cache_controller_U/cache_sram_2way_U/U763/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U472/Y cache_controller_U/cache_sram_2way_U/U763/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[145\]/Q cache_controller_U/cache_sram_2way_U/U763/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U251/Y cache_controller_U/cache_sram_2way_U/U763/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[149\]/Q cache_controller_U/cache_sram_2way_U/U762/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U472/Y cache_controller_U/cache_sram_2way_U/U762/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[149\]/Q cache_controller_U/cache_sram_2way_U/U762/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U263/Y cache_controller_U/cache_sram_2way_U/U762/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[141\]/Q cache_controller_U/cache_sram_2way_U/U761/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U472/Y cache_controller_U/cache_sram_2way_U/U761/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[141\]/Q cache_controller_U/cache_sram_2way_U/U761/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U58/Y cache_controller_U/cache_sram_2way_U/U761/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[152\]/Q cache_controller_U/cache_sram_2way_U/U760/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U471/Y cache_controller_U/cache_sram_2way_U/U760/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[152\]/Q cache_controller_U/cache_sram_2way_U/U760/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U261/Y cache_controller_U/cache_sram_2way_U/U760/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[84\]/Q cache_controller_U/cache_sram_2way_U/U759/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U270/Y cache_controller_U/cache_sram_2way_U/U759/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[84\]/Q cache_controller_U/cache_sram_2way_U/U759/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U759/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1340/Y cache_controller_U/cache_sram_2way_U/U758/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1341/Y cache_controller_U/cache_sram_2way_U/U758/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U732/Y cache_controller_U/cache_sram_2way_U/U758/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U629/Y cache_controller_U/cache_sram_2way_U/U757/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U500/Y cache_controller_U/cache_sram_2way_U/U757/B (0.000:0.000:0.000))
    (INTERCONNECT U92/Y cache_controller_U/cache_sram_2way_U/U756/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1110/Y cache_controller_U/cache_sram_2way_U/U756/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U439/Y cache_controller_U/cache_sram_2way_U/U756/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U317/Y cache_controller_U/cache_sram_2way_U/U755/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1671/Y cache_controller_U/cache_sram_2way_U/U755/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U652/Y cache_controller_U/cache_sram_2way_U/U755/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1399/Y cache_controller_U/cache_sram_2way_U/U754/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1398/Y cache_controller_U/cache_sram_2way_U/U754/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U754/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1396/Y cache_controller_U/cache_sram_2way_U/U753/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1397/Y cache_controller_U/cache_sram_2way_U/U753/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U652/Y cache_controller_U/cache_sram_2way_U/U753/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U606/Y cache_controller_U/cache_sram_2way_U/U752/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1690/Y cache_controller_U/cache_sram_2way_U/U752/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U741/Y cache_controller_U/cache_sram_2way_U/U752/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U43/Y cache_controller_U/cache_sram_2way_U/U751/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U134/Y cache_controller_U/cache_sram_2way_U/U751/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1344/Y cache_controller_U/cache_sram_2way_U/U750/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1675/Y cache_controller_U/cache_sram_2way_U/U750/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U881/Y cache_controller_U/cache_sram_2way_U/U750/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U314/Y cache_controller_U/cache_sram_2way_U/U749/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1686/Y cache_controller_U/cache_sram_2way_U/U749/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U749/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1079/Y cache_controller_U/cache_sram_2way_U/U748/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1688/Y cache_controller_U/cache_sram_2way_U/U748/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U748/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1112/Y cache_controller_U/cache_sram_2way_U/U747/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U247/Y cache_controller_U/cache_sram_2way_U/U747/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U747/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U54/Y cache_controller_U/cache_sram_2way_U/U746/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U965/Y cache_controller_U/cache_sram_2way_U/U746/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1460/Y cache_controller_U/cache_sram_2way_U/U745/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1461/Y cache_controller_U/cache_sram_2way_U/U745/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U7/Y cache_controller_U/cache_sram_2way_U/U745/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[69\]/Q cache_controller_U/cache_sram_2way_U/U744/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U808/Y cache_controller_U/cache_sram_2way_U/U744/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[69\]/Q cache_controller_U/cache_sram_2way_U/U744/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U744/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[91\]/Q cache_controller_U/cache_sram_2way_U/U743/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U985/Y cache_controller_U/cache_sram_2way_U/U743/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[91\]/Q cache_controller_U/cache_sram_2way_U/U743/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U986/Y cache_controller_U/cache_sram_2way_U/U743/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U116/Y cache_controller_U/cache_sram_2way_U/U742/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U42/Y cache_controller_U/cache_sram_2way_U/U741/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U398/Y cache_controller_U/cache_sram_2way_U/U740/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U397/Y cache_controller_U/cache_sram_2way_U/U740/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U469/Y cache_controller_U/cache_sram_2way_U/U740/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U911/Y cache_controller_U/cache_sram_2way_U/U739/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1755/Y cache_controller_U/cache_sram_2way_U/U739/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1756/Y cache_controller_U/cache_sram_2way_U/U738/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1757/Y cache_controller_U/cache_sram_2way_U/U738/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1751/Y cache_controller_U/cache_sram_2way_U/U737/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1752/Y cache_controller_U/cache_sram_2way_U/U737/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U741/Y cache_controller_U/cache_sram_2way_U/U736/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U953/Y cache_controller_U/cache_sram_2way_U/U735/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U949/Y cache_controller_U/cache_sram_2way_U/U734/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U950/Y cache_controller_U/cache_sram_2way_U/U734/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1391/Y cache_controller_U/cache_sram_2way_U/U733/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1666/Y cache_controller_U/cache_sram_2way_U/U733/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U674/Y cache_controller_U/cache_sram_2way_U/U733/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U769/Y cache_controller_U/cache_sram_2way_U/U732/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U607/Y cache_controller_U/cache_sram_2way_U/U731/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U497/Y cache_controller_U/cache_sram_2way_U/U731/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U469/Y cache_controller_U/cache_sram_2way_U/U731/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1000/Y cache_controller_U/cache_sram_2way_U/U730/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1543/Y cache_controller_U/cache_sram_2way_U/U730/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1260/Y cache_controller_U/cache_sram_2way_U/U729/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1261/Y cache_controller_U/cache_sram_2way_U/U729/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U729/Y cache_controller_U/cache_sram_2way_U/U728/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U730/Y cache_controller_U/cache_sram_2way_U/U728/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U646/Y cache_controller_U/cache_sram_2way_U/U728/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1392/Y cache_controller_U/cache_sram_2way_U/U727/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1661/Y cache_controller_U/cache_sram_2way_U/U727/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U909/Y cache_controller_U/cache_sram_2way_U/U727/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1027/Y cache_controller_U/cache_sram_2way_U/U726/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1380/Y cache_controller_U/cache_sram_2way_U/U725/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1654/Y cache_controller_U/cache_sram_2way_U/U725/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U168/Y cache_controller_U/cache_sram_2way_U/U725/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1490/Y cache_controller_U/cache_sram_2way_U/U724/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1491/Y cache_controller_U/cache_sram_2way_U/U724/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U953/Y cache_controller_U/cache_sram_2way_U/U724/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U332/Y cache_controller_U/cache_sram_2way_U/U723/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1669/Y cache_controller_U/cache_sram_2way_U/U723/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U723/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U674/Y cache_controller_U/cache_sram_2way_U/U722/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1379/Y cache_controller_U/cache_sram_2way_U/U721/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1637/Y cache_controller_U/cache_sram_2way_U/U721/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U722/Y cache_controller_U/cache_sram_2way_U/U721/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1345/Y cache_controller_U/cache_sram_2way_U/U720/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1672/Y cache_controller_U/cache_sram_2way_U/U720/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U881/Y cache_controller_U/cache_sram_2way_U/U720/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1607/Y cache_controller_U/cache_sram_2way_U/U719/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U344/Y cache_controller_U/cache_sram_2way_U/U719/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U881/Y cache_controller_U/cache_sram_2way_U/U719/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1075/Y cache_controller_U/cache_sram_2way_U/U718/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1649/Y cache_controller_U/cache_sram_2way_U/U718/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1736/Y cache_controller_U/cache_sram_2way_U/U718/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1377/Y cache_controller_U/cache_sram_2way_U/U717/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1643/Y cache_controller_U/cache_sram_2way_U/U717/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1736/Y cache_controller_U/cache_sram_2way_U/U717/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1647/Y cache_controller_U/cache_sram_2way_U/U716/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1736/Y cache_controller_U/cache_sram_2way_U/U716/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1641/Y cache_controller_U/cache_sram_2way_U/U715/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U674/Y cache_controller_U/cache_sram_2way_U/U715/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1358/Y cache_controller_U/cache_sram_2way_U/U714/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1504/Y cache_controller_U/cache_sram_2way_U/U714/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U7/Y cache_controller_U/cache_sram_2way_U/U714/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U769/Y cache_controller_U/cache_sram_2way_U/U713/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1339/Y cache_controller_U/cache_sram_2way_U/U712/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1668/Y cache_controller_U/cache_sram_2way_U/U712/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U712/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U342/Y cache_controller_U/cache_sram_2way_U/U711/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1665/Y cache_controller_U/cache_sram_2way_U/U711/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U674/Y cache_controller_U/cache_sram_2way_U/U711/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1736/Y cache_controller_U/cache_sram_2way_U/U710/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1667/Y cache_controller_U/cache_sram_2way_U/U709/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1077/Y cache_controller_U/cache_sram_2way_U/U709/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U710/Y cache_controller_U/cache_sram_2way_U/U709/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U881/Y cache_controller_U/cache_sram_2way_U/U708/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1415/Y cache_controller_U/cache_sram_2way_U/U707/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1081/Y cache_controller_U/cache_sram_2way_U/U707/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1736/Y cache_controller_U/cache_sram_2way_U/U707/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1363/Y cache_controller_U/cache_sram_2way_U/U706/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1658/Y cache_controller_U/cache_sram_2way_U/U706/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U953/Y cache_controller_U/cache_sram_2way_U/U706/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U469/Y cache_controller_U/cache_sram_2way_U/U705/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1385/Y cache_controller_U/cache_sram_2way_U/U704/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1636/Y cache_controller_U/cache_sram_2way_U/U704/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U168/Y cache_controller_U/cache_sram_2way_U/U704/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[60\]/Q cache_controller_U/cache_sram_2way_U/U703/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U273/Y cache_controller_U/cache_sram_2way_U/U703/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[60\]/Q cache_controller_U/cache_sram_2way_U/U703/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U703/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[101\]/Q cache_controller_U/cache_sram_2way_U/U702/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U279/Y cache_controller_U/cache_sram_2way_U/U702/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[101\]/Q cache_controller_U/cache_sram_2way_U/U702/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U702/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[63\]/Q cache_controller_U/cache_sram_2way_U/U701/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U256/Y cache_controller_U/cache_sram_2way_U/U701/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[63\]/Q cache_controller_U/cache_sram_2way_U/U701/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U701/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U700/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1405/Y cache_controller_U/cache_sram_2way_U/U699/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U387/Y cache_controller_U/cache_sram_2way_U/U699/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U953/Y cache_controller_U/cache_sram_2way_U/U699/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U118/Y cache_controller_U/cache_sram_2way_U/U698/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[5] cache_controller_U/cache_sram_2way_U/U698/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1382/Y cache_controller_U/cache_sram_2way_U/U697/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U364/Y cache_controller_U/cache_sram_2way_U/U697/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U7/Y cache_controller_U/cache_sram_2way_U/U697/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U90/Y cache_controller_U/cache_sram_2way_U/U696/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[35\]/Q cache_controller_U/cache_sram_2way_U/U695/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U847/Y cache_controller_U/cache_sram_2way_U/U695/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[35\]/Q cache_controller_U/cache_sram_2way_U/U695/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U56/Y cache_controller_U/cache_sram_2way_U/U695/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[90\]/Q cache_controller_U/cache_sram_2way_U/U694/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U80/Y cache_controller_U/cache_sram_2way_U/U694/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[90\]/Q cache_controller_U/cache_sram_2way_U/U694/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U694/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[89\]/Q cache_controller_U/cache_sram_2way_U/U693/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U278/Y cache_controller_U/cache_sram_2way_U/U693/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[89\]/Q cache_controller_U/cache_sram_2way_U/U693/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U693/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U245/Y cache_controller_U/cache_sram_2way_U/U692/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U931/Y cache_controller_U/cache_sram_2way_U/U692/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[64\]/Q cache_controller_U/cache_sram_2way_U/U691/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U278/Y cache_controller_U/cache_sram_2way_U/U691/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[64\]/Q cache_controller_U/cache_sram_2way_U/U691/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U691/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[97\]/Q cache_controller_U/cache_sram_2way_U/U690/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U78/Y cache_controller_U/cache_sram_2way_U/U690/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[97\]/Q cache_controller_U/cache_sram_2way_U/U690/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U690/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[30\]/Q cache_controller_U/cache_sram_2way_U/U689/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U28/Y cache_controller_U/cache_sram_2way_U/U689/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[30\]/Q cache_controller_U/cache_sram_2way_U/U689/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U689/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[107\]/Q cache_controller_U/cache_sram_2way_U/U688/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U271/Y cache_controller_U/cache_sram_2way_U/U688/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[107\]/Q cache_controller_U/cache_sram_2way_U/U688/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U688/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U984/Y cache_controller_U/cache_sram_2way_U/U687/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1361/Y cache_controller_U/cache_sram_2way_U/U686/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1651/Y cache_controller_U/cache_sram_2way_U/U686/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U168/Y cache_controller_U/cache_sram_2way_U/U686/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U368/Y cache_controller_U/cache_sram_2way_U/U685/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1625/Y cache_controller_U/cache_sram_2way_U/U685/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U713/Y cache_controller_U/cache_sram_2way_U/U685/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U42/Y cache_controller_U/cache_sram_2way_U/U684/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U684/Y cache_controller_U/cache_sram_2way_U/U683/A (0.000:0.000:0.000))
    (INTERCONNECT U92/Y cache_controller_U/cache_sram_2way_U/U682/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U485/Y cache_controller_U/cache_sram_2way_U/U682/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U439/Y cache_controller_U/cache_sram_2way_U/U682/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U682/Y cache_controller_U/cache_sram_2way_U/U681/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U484/Y cache_controller_U/cache_sram_2way_U/U681/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U489/Y cache_controller_U/cache_sram_2way_U/U681/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U404/Y cache_controller_U/cache_sram_2way_U/U680/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U403/Y cache_controller_U/cache_sram_2way_U/U680/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U469/Y cache_controller_U/cache_sram_2way_U/U680/S0 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[11] cache_controller_U/cache_sram_2way_U/U679/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1483/Y cache_controller_U/cache_sram_2way_U/U679/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1429/Y cache_controller_U/cache_sram_2way_U/U678/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1428/Y cache_controller_U/cache_sram_2way_U/U678/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U678/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U732/Y cache_controller_U/cache_sram_2way_U/U677/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U42/Y cache_controller_U/cache_sram_2way_U/U676/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1369/Y cache_controller_U/cache_sram_2way_U/U675/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1656/Y cache_controller_U/cache_sram_2way_U/U675/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U168/Y cache_controller_U/cache_sram_2way_U/U675/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U684/Y cache_controller_U/cache_sram_2way_U/U674/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1408/Y cache_controller_U/cache_sram_2way_U/U673/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1616/Y cache_controller_U/cache_sram_2way_U/U673/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U674/Y cache_controller_U/cache_sram_2way_U/U673/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U376/Y cache_controller_U/cache_sram_2way_U/U672/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1619/Y cache_controller_U/cache_sram_2way_U/U672/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U909/Y cache_controller_U/cache_sram_2way_U/U672/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1107/Y cache_controller_U/cache_sram_2way_U/U671/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1680/Y cache_controller_U/cache_sram_2way_U/U671/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U647/Y cache_controller_U/cache_sram_2way_U/U671/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1430/Y cache_controller_U/cache_sram_2way_U/U670/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1431/Y cache_controller_U/cache_sram_2way_U/U670/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U953/Y cache_controller_U/cache_sram_2way_U/U670/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[147\]/QN cache_controller_U/cache_sram_2way_U/U669/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U259/Y cache_controller_U/cache_sram_2way_U/U669/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[147\]/Q cache_controller_U/cache_sram_2way_U/U669/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U83/Y cache_controller_U/cache_sram_2way_U/U669/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1108/Y cache_controller_U/cache_sram_2way_U/U668/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1595/Y cache_controller_U/cache_sram_2way_U/U668/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U647/Y cache_controller_U/cache_sram_2way_U/U668/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1381/Y cache_controller_U/cache_sram_2way_U/U667/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1503/Y cache_controller_U/cache_sram_2way_U/U667/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U772/Y cache_controller_U/cache_sram_2way_U/U667/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U618/Y cache_controller_U/cache_sram_2way_U/U666/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U131/Y cache_controller_U/cache_sram_2way_U/U666/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U7/Y cache_controller_U/cache_sram_2way_U/U665/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U157/Y cache_controller_U/cache_sram_2way_U/U665/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1356/Y cache_controller_U/cache_sram_2way_U/U664/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1357/Y cache_controller_U/cache_sram_2way_U/U664/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U741/Y cache_controller_U/cache_sram_2way_U/U664/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1387/Y cache_controller_U/cache_sram_2way_U/U663/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1631/Y cache_controller_U/cache_sram_2way_U/U663/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U909/Y cache_controller_U/cache_sram_2way_U/U663/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U676/Y cache_controller_U/cache_sram_2way_U/U662/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1342/Y cache_controller_U/cache_sram_2way_U/U661/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1673/Y cache_controller_U/cache_sram_2way_U/U661/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U881/Y cache_controller_U/cache_sram_2way_U/U661/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U346/Y cache_controller_U/cache_sram_2way_U/U660/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1601/Y cache_controller_U/cache_sram_2way_U/U660/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U881/Y cache_controller_U/cache_sram_2way_U/U660/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U895/Y cache_controller_U/cache_sram_2way_U/U659/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U4/Y cache_controller_U/cache_sram_2way_U/U659/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[155\]/Q cache_controller_U/cache_sram_2way_U/U658/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U62/Y cache_controller_U/cache_sram_2way_U/U658/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[155\]/Q cache_controller_U/cache_sram_2way_U/U658/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U115/Y cache_controller_U/cache_sram_2way_U/U658/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U658/Y cache_controller_U/cache_sram_2way_U/U657/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U850/Y cache_controller_U/cache_sram_2way_U/U657/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U683/Y cache_controller_U/cache_sram_2way_U/U656/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1076/Y cache_controller_U/cache_sram_2way_U/U655/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1628/Y cache_controller_U/cache_sram_2way_U/U655/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U909/Y cache_controller_U/cache_sram_2way_U/U655/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1411/Y cache_controller_U/cache_sram_2way_U/U654/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1412/Y cache_controller_U/cache_sram_2way_U/U654/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U732/Y cache_controller_U/cache_sram_2way_U/U654/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1394/Y cache_controller_U/cache_sram_2way_U/U653/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1605/Y cache_controller_U/cache_sram_2way_U/U653/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U732/Y cache_controller_U/cache_sram_2way_U/U653/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U732/Y cache_controller_U/cache_sram_2way_U/U652/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1455/Y cache_controller_U/cache_sram_2way_U/U651/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1454/Y cache_controller_U/cache_sram_2way_U/U651/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U7/Y cache_controller_U/cache_sram_2way_U/U651/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1362/Y cache_controller_U/cache_sram_2way_U/U650/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1648/Y cache_controller_U/cache_sram_2way_U/U650/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U7/Y cache_controller_U/cache_sram_2way_U/U650/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U26/Y cache_controller_U/cache_sram_2way_U/U649/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U837/Y cache_controller_U/cache_sram_2way_U/U649/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U649/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1355/Y cache_controller_U/cache_sram_2way_U/U648/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1354/Y cache_controller_U/cache_sram_2way_U/U648/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U469/Y cache_controller_U/cache_sram_2way_U/U648/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U741/Y cache_controller_U/cache_sram_2way_U/U647/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U674/Y cache_controller_U/cache_sram_2way_U/U646/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U962/Y cache_controller_U/cache_sram_2way_U/U645/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U835/Y cache_controller_U/cache_sram_2way_U/U645/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U281/Y cache_controller_U/cache_sram_2way_U/U644/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[68\]/Q cache_controller_U/cache_sram_2way_U/U643/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U410/Y cache_controller_U/cache_sram_2way_U/U643/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/U643/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1386/Y cache_controller_U/cache_sram_2way_U/U642/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1650/Y cache_controller_U/cache_sram_2way_U/U642/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U168/Y cache_controller_U/cache_sram_2way_U/U642/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U640/Y cache_controller_U/cache_sram_2way_U/U641/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U888/Y cache_controller_U/cache_sram_2way_U/U640/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[19] cache_controller_U/cache_sram_2way_U/U639/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1109/Y cache_controller_U/cache_sram_2way_U/U638/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1684/Y cache_controller_U/cache_sram_2way_U/U638/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U713/Y cache_controller_U/cache_sram_2way_U/U638/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U637/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U637/Y cache_controller_U/cache_sram_2way_U/U636/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U113/Y cache_controller_U/cache_sram_2way_U/U635/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U716/Y cache_controller_U/cache_sram_2way_U/U635/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1507/Y cache_controller_U/cache_sram_2way_U/U634/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1374/Y cache_controller_U/cache_sram_2way_U/U634/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U7/Y cache_controller_U/cache_sram_2way_U/U634/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1395/Y cache_controller_U/cache_sram_2way_U/U633/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1604/Y cache_controller_U/cache_sram_2way_U/U633/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1736/Y cache_controller_U/cache_sram_2way_U/U633/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U766/Y cache_controller_U/cache_sram_2way_U/U632/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U494/Y cache_controller_U/cache_sram_2way_U/U631/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U487/Y cache_controller_U/cache_sram_2way_U/U631/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U953/Y cache_controller_U/cache_sram_2way_U/U631/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U499/Y cache_controller_U/cache_sram_2way_U/U630/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U626/Y cache_controller_U/cache_sram_2way_U/U630/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U7/Y cache_controller_U/cache_sram_2way_U/U630/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U372/Y cache_controller_U/cache_sram_2way_U/U629/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U7/Y cache_controller_U/cache_sram_2way_U/U629/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U658/Y cache_controller_U/cache_sram_2way_U/U628/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U152/Y cache_controller_U/cache_sram_2way_U/U628/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U281/Y cache_controller_U/cache_sram_2way_U/U627/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U923/Y cache_controller_U/cache_sram_2way_U/U626/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U856/Y cache_controller_U/cache_sram_2way_U/U626/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U405/Y cache_controller_U/cache_sram_2way_U/U625/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1682/Y cache_controller_U/cache_sram_2way_U/U625/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U713/Y cache_controller_U/cache_sram_2way_U/U625/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U919/Y cache_controller_U/cache_sram_2way_U/U624/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1156/Y cache_controller_U/cache_sram_2way_U/U624/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1177/Y cache_controller_U/cache_sram_2way_U/U623/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1178/Y cache_controller_U/cache_sram_2way_U/U623/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[25] cache_controller_U/cache_sram_2way_U/U622/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U143/Y cache_controller_U/cache_sram_2way_U/U622/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1456/Y cache_controller_U/cache_sram_2way_U/U621/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1457/Y cache_controller_U/cache_sram_2way_U/U621/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[22] cache_controller_U/cache_sram_2way_U/U620/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U156/Y cache_controller_U/cache_sram_2way_U/U620/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[16] cache_controller_U/cache_sram_2way_U/U619/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U134/Y cache_controller_U/cache_sram_2way_U/U619/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[4] cache_controller_U/cache_sram_2way_U/U618/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U139/Y cache_controller_U/cache_sram_2way_U/U618/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[10] cache_controller_U/cache_sram_2way_U/U617/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U141/Y cache_controller_U/cache_sram_2way_U/U617/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1609/Y cache_controller_U/cache_sram_2way_U/U616/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1610/Y cache_controller_U/cache_sram_2way_U/U616/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U226/Y cache_controller_U/cache_sram_2way_U/U615/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U138/Y cache_controller_U/cache_sram_2way_U/U615/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U244/Y cache_controller_U/cache_sram_2way_U/U614/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U132/Y cache_controller_U/cache_sram_2way_U/U614/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[9] cache_controller_U/cache_sram_2way_U/U613/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U152/Y cache_controller_U/cache_sram_2way_U/U613/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U605/Y cache_controller_U/cache_sram_2way_U/U612/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U312/Y cache_controller_U/cache_sram_2way_U/U612/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U713/Y cache_controller_U/cache_sram_2way_U/U612/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U210/Y cache_controller_U/cache_sram_2way_U/U611/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U145/Y cache_controller_U/cache_sram_2way_U/U611/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U785/Y cache_controller_U/cache_sram_2way_U/U610/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U827/Y cache_controller_U/cache_sram_2way_U/U610/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U245/Y cache_controller_U/cache_sram_2way_U/U609/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U154/Y cache_controller_U/cache_sram_2way_U/U609/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1353/Y cache_controller_U/cache_sram_2way_U/U608/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1352/Y cache_controller_U/cache_sram_2way_U/U608/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U662/Y cache_controller_U/cache_sram_2way_U/U608/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U991/Y cache_controller_U/cache_sram_2way_U/U607/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U992/Y cache_controller_U/cache_sram_2way_U/U607/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U790/Y cache_controller_U/cache_sram_2way_U/U606/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1246/Y cache_controller_U/cache_sram_2way_U/U606/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1462/Y cache_controller_U/cache_sram_2way_U/U605/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1158/Y cache_controller_U/cache_sram_2way_U/U605/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U405/Y cache_controller_U/cache_sram_2way_U/U604/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U145/Y cache_controller_U/cache_sram_2way_U/U604/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U224/Y cache_controller_U/cache_sram_2way_U/U603/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U143/Y cache_controller_U/cache_sram_2way_U/U603/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U241/Y cache_controller_U/cache_sram_2way_U/U602/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U148/Y cache_controller_U/cache_sram_2way_U/U602/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U235/Y cache_controller_U/cache_sram_2way_U/U601/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U131/Y cache_controller_U/cache_sram_2way_U/U601/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U202/Y cache_controller_U/cache_sram_2way_U/U600/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U157/Y cache_controller_U/cache_sram_2way_U/U600/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U406/Y cache_controller_U/cache_sram_2way_U/U599/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U136/Y cache_controller_U/cache_sram_2way_U/U599/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U360/Y cache_controller_U/cache_sram_2way_U/U598/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U135/Y cache_controller_U/cache_sram_2way_U/U598/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U605/Y cache_controller_U/cache_sram_2way_U/U597/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U131/Y cache_controller_U/cache_sram_2way_U/U597/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U602/Y cache_controller_U/cache_sram_2way_U/U596/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U143/Y cache_controller_U/cache_sram_2way_U/U596/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U219/Y cache_controller_U/cache_sram_2way_U/U595/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U156/Y cache_controller_U/cache_sram_2way_U/U595/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U214/Y cache_controller_U/cache_sram_2way_U/U594/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U133/Y cache_controller_U/cache_sram_2way_U/U594/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U254/Y cache_controller_U/cache_sram_2way_U/U593/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U139/Y cache_controller_U/cache_sram_2way_U/U593/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[22] cache_controller_U/cache_sram_2way_U/U592/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U18/Y cache_controller_U/cache_sram_2way_U/U591/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U152/Y cache_controller_U/cache_sram_2way_U/U591/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U770/Y cache_controller_U/cache_sram_2way_U/U590/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U137/Y cache_controller_U/cache_sram_2way_U/U590/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U751/Y cache_controller_U/cache_sram_2way_U/U589/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U132/Y cache_controller_U/cache_sram_2way_U/U589/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U766/Y cache_controller_U/cache_sram_2way_U/U588/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U144/Y cache_controller_U/cache_sram_2way_U/U588/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U262/Y cache_controller_U/cache_sram_2way_U/U587/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U133/Y cache_controller_U/cache_sram_2way_U/U587/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U736/Y cache_controller_U/cache_sram_2way_U/U586/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U142/Y cache_controller_U/cache_sram_2way_U/U586/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U753/Y cache_controller_U/cache_sram_2way_U/U585/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U157/Y cache_controller_U/cache_sram_2way_U/U585/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U801/Y cache_controller_U/cache_sram_2way_U/U584/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U139/Y cache_controller_U/cache_sram_2way_U/U584/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U744/Y cache_controller_U/cache_sram_2way_U/U583/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U155/Y cache_controller_U/cache_sram_2way_U/U583/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U739/Y cache_controller_U/cache_sram_2way_U/U582/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U154/Y cache_controller_U/cache_sram_2way_U/U582/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U741/Y cache_controller_U/cache_sram_2way_U/U581/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U136/Y cache_controller_U/cache_sram_2way_U/U581/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U780/Y cache_controller_U/cache_sram_2way_U/U580/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U131/Y cache_controller_U/cache_sram_2way_U/U580/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U23/Y cache_controller_U/cache_sram_2way_U/U579/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U132/Y cache_controller_U/cache_sram_2way_U/U579/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[7] cache_controller_U/cache_sram_2way_U/U578/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U138/Y cache_controller_U/cache_sram_2way_U/U578/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U215/Y cache_controller_U/cache_sram_2way_U/U577/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U151/Y cache_controller_U/cache_sram_2way_U/U577/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U185/Y cache_controller_U/cache_sram_2way_U/U576/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U185/Y cache_controller_U/cache_sram_2way_U/U575/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U322/Y cache_controller_U/cache_sram_2way_U/U574/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U153/Y cache_controller_U/cache_sram_2way_U/U574/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U357/Y cache_controller_U/cache_sram_2way_U/U573/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U138/Y cache_controller_U/cache_sram_2way_U/U573/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[21] cache_controller_U/cache_sram_2way_U/U572/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U148/Y cache_controller_U/cache_sram_2way_U/U572/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U242/Y cache_controller_U/cache_sram_2way_U/U571/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U144/Y cache_controller_U/cache_sram_2way_U/U571/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U208/Y cache_controller_U/cache_sram_2way_U/U570/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U144/Y cache_controller_U/cache_sram_2way_U/U570/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U806/Y cache_controller_U/cache_sram_2way_U/U569/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U157/Y cache_controller_U/cache_sram_2way_U/U569/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U777/Y cache_controller_U/cache_sram_2way_U/U568/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U152/Y cache_controller_U/cache_sram_2way_U/U568/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U258/Y cache_controller_U/cache_sram_2way_U/U567/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U134/Y cache_controller_U/cache_sram_2way_U/U567/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U616/Y cache_controller_U/cache_sram_2way_U/U566/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U152/Y cache_controller_U/cache_sram_2way_U/U566/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U779/Y cache_controller_U/cache_sram_2way_U/U565/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U145/Y cache_controller_U/cache_sram_2way_U/U565/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U253/Y cache_controller_U/cache_sram_2way_U/U564/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U143/Y cache_controller_U/cache_sram_2way_U/U564/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U252/Y cache_controller_U/cache_sram_2way_U/U563/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U135/Y cache_controller_U/cache_sram_2way_U/U563/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U385/Y cache_controller_U/cache_sram_2way_U/U562/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U134/Y cache_controller_U/cache_sram_2way_U/U562/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U462/Y cache_controller_U/cache_sram_2way_U/U561/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U155/Y cache_controller_U/cache_sram_2way_U/U561/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U339/Y cache_controller_U/cache_sram_2way_U/U560/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U153/Y cache_controller_U/cache_sram_2way_U/U560/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U947/Y cache_controller_U/cache_sram_2way_U/U559/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U715/Y cache_controller_U/cache_sram_2way_U/U559/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U697/Y cache_controller_U/cache_sram_2way_U/U558/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1390/Y cache_controller_U/cache_sram_2way_U/U557/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1664/Y cache_controller_U/cache_sram_2way_U/U557/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U674/Y cache_controller_U/cache_sram_2way_U/U557/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1350/Y cache_controller_U/cache_sram_2way_U/U556/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1351/Y cache_controller_U/cache_sram_2way_U/U556/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U647/Y cache_controller_U/cache_sram_2way_U/U556/S0 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[20] cache_controller_U/cache_sram_2way_U/U555/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[29] cache_controller_U/cache_sram_2way_U/U554/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U137/Y cache_controller_U/cache_sram_2way_U/U554/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U598/Y cache_controller_U/cache_sram_2way_U/U553/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U141/Y cache_controller_U/cache_sram_2way_U/U553/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U240/Y cache_controller_U/cache_sram_2way_U/U552/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U155/Y cache_controller_U/cache_sram_2way_U/U552/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U321/Y cache_controller_U/cache_sram_2way_U/U551/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U135/Y cache_controller_U/cache_sram_2way_U/U551/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U236/Y cache_controller_U/cache_sram_2way_U/U550/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U151/Y cache_controller_U/cache_sram_2way_U/U550/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U307/Y cache_controller_U/cache_sram_2way_U/U549/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U150/Y cache_controller_U/cache_sram_2way_U/U549/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U246/Y cache_controller_U/cache_sram_2way_U/U548/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U134/Y cache_controller_U/cache_sram_2way_U/U548/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U212/Y cache_controller_U/cache_sram_2way_U/U547/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U151/Y cache_controller_U/cache_sram_2way_U/U547/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U220/Y cache_controller_U/cache_sram_2way_U/U546/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U141/Y cache_controller_U/cache_sram_2way_U/U546/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U238/Y cache_controller_U/cache_sram_2way_U/U545/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U153/Y cache_controller_U/cache_sram_2way_U/U545/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U207/Y cache_controller_U/cache_sram_2way_U/U544/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U137/Y cache_controller_U/cache_sram_2way_U/U544/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U141/Y cache_controller_U/cache_sram_2way_U/U543/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[26] cache_controller_U/cache_sram_2way_U/U542/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U144/Y cache_controller_U/cache_sram_2way_U/U542/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U250/Y cache_controller_U/cache_sram_2way_U/U541/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U154/Y cache_controller_U/cache_sram_2way_U/U541/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U249/Y cache_controller_U/cache_sram_2way_U/U540/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U150/Y cache_controller_U/cache_sram_2way_U/U540/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U615/Y cache_controller_U/cache_sram_2way_U/U539/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U148/Y cache_controller_U/cache_sram_2way_U/U539/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U239/Y cache_controller_U/cache_sram_2way_U/U538/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U155/Y cache_controller_U/cache_sram_2way_U/U538/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U335/Y cache_controller_U/cache_sram_2way_U/U537/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U150/Y cache_controller_U/cache_sram_2way_U/U537/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U234/Y cache_controller_U/cache_sram_2way_U/U536/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U137/Y cache_controller_U/cache_sram_2way_U/U536/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U233/Y cache_controller_U/cache_sram_2way_U/U535/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U149/Y cache_controller_U/cache_sram_2way_U/U535/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U231/Y cache_controller_U/cache_sram_2way_U/U534/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U132/Y cache_controller_U/cache_sram_2way_U/U534/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U804/Y cache_controller_U/cache_sram_2way_U/U533/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U149/Y cache_controller_U/cache_sram_2way_U/U533/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U218/Y cache_controller_U/cache_sram_2way_U/U532/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U154/Y cache_controller_U/cache_sram_2way_U/U532/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U810/Y cache_controller_U/cache_sram_2way_U/U531/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U138/Y cache_controller_U/cache_sram_2way_U/U531/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U331/Y cache_controller_U/cache_sram_2way_U/U530/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U148/Y cache_controller_U/cache_sram_2way_U/U530/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U535/Y cache_controller_U/cache_sram_2way_U/U529/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U133/Y cache_controller_U/cache_sram_2way_U/U529/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U825/Y cache_controller_U/cache_sram_2way_U/U528/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U142/Y cache_controller_U/cache_sram_2way_U/U528/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U793/Y cache_controller_U/cache_sram_2way_U/U527/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U144/Y cache_controller_U/cache_sram_2way_U/U527/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U209/Y cache_controller_U/cache_sram_2way_U/U526/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U136/Y cache_controller_U/cache_sram_2way_U/U526/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U814/Y cache_controller_U/cache_sram_2way_U/U525/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U151/Y cache_controller_U/cache_sram_2way_U/U525/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U42/Y cache_controller_U/cache_sram_2way_U/U524/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U133/Y cache_controller_U/cache_sram_2way_U/U524/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U813/Y cache_controller_U/cache_sram_2way_U/U523/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U155/Y cache_controller_U/cache_sram_2way_U/U523/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U340/Y cache_controller_U/cache_sram_2way_U/U522/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U143/Y cache_controller_U/cache_sram_2way_U/U522/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U14/Y cache_controller_U/cache_sram_2way_U/U521/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U149/Y cache_controller_U/cache_sram_2way_U/U521/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U229/Y cache_controller_U/cache_sram_2way_U/U520/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U148/Y cache_controller_U/cache_sram_2way_U/U520/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U768/Y cache_controller_U/cache_sram_2way_U/U519/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U145/Y cache_controller_U/cache_sram_2way_U/U519/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U223/Y cache_controller_U/cache_sram_2way_U/U518/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U141/Y cache_controller_U/cache_sram_2way_U/U518/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U38/Y cache_controller_U/cache_sram_2way_U/U517/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U136/Y cache_controller_U/cache_sram_2way_U/U517/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U823/Y cache_controller_U/cache_sram_2way_U/U516/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U154/Y cache_controller_U/cache_sram_2way_U/U516/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U486/Y cache_controller_U/cache_sram_2way_U/U515/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U135/Y cache_controller_U/cache_sram_2way_U/U515/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[27] cache_controller_U/cache_sram_2way_U/U514/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U151/Y cache_controller_U/cache_sram_2way_U/U514/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U874/Y cache_controller_U/cache_sram_2way_U/U513/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U142/Y cache_controller_U/cache_sram_2way_U/U513/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U790/Y cache_controller_U/cache_sram_2way_U/U512/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U131/Y cache_controller_U/cache_sram_2way_U/U512/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[17] cache_controller_U/cache_sram_2way_U/U511/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U142/Y cache_controller_U/cache_sram_2way_U/U511/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[15] cache_controller_U/cache_sram_2way_U/U510/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U140/Y cache_controller_U/cache_sram_2way_U/U510/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[18] cache_controller_U/cache_sram_2way_U/U509/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U149/Y cache_controller_U/cache_sram_2way_U/U509/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[28] cache_controller_U/cache_sram_2way_U/U508/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U140/Y cache_controller_U/cache_sram_2way_U/U508/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[24] cache_controller_U/cache_sram_2way_U/U507/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U138/Y cache_controller_U/cache_sram_2way_U/U507/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[23] cache_controller_U/cache_sram_2way_U/U506/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U137/Y cache_controller_U/cache_sram_2way_U/U506/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U609/Y cache_controller_U/cache_sram_2way_U/U505/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U133/Y cache_controller_U/cache_sram_2way_U/U505/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U230/Y cache_controller_U/cache_sram_2way_U/U504/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U135/Y cache_controller_U/cache_sram_2way_U/U504/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U228/Y cache_controller_U/cache_sram_2way_U/U503/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U139/Y cache_controller_U/cache_sram_2way_U/U503/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U775/Y cache_controller_U/cache_sram_2way_U/U502/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U315/Y cache_controller_U/cache_sram_2way_U/U502/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U662/Y cache_controller_U/cache_sram_2way_U/U502/S0 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[5] cache_controller_U/cache_sram_2way_U/U501/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U610/Y cache_controller_U/cache_sram_2way_U/U500/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U469/Y cache_controller_U/cache_sram_2way_U/U500/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1468/Y cache_controller_U/cache_sram_2way_U/U499/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U883/Y cache_controller_U/cache_sram_2way_U/U499/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U237/Y cache_controller_U/cache_sram_2way_U/U498/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U137/Y cache_controller_U/cache_sram_2way_U/U498/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1231/Y cache_controller_U/cache_sram_2way_U/U497/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1232/Y cache_controller_U/cache_sram_2way_U/U497/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1078/Y cache_controller_U/cache_sram_2way_U/U496/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1505/Y cache_controller_U/cache_sram_2way_U/U496/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U647/Y cache_controller_U/cache_sram_2way_U/U496/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U131/Y cache_controller_U/cache_sram_2way_U/U495/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U142/Y cache_controller_U/cache_sram_2way_U/U495/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1475/Y cache_controller_U/cache_sram_2way_U/U494/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1476/Y cache_controller_U/cache_sram_2way_U/U494/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[20] cache_controller_U/cache_sram_2way_U/U493/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U156/Y cache_controller_U/cache_sram_2way_U/U493/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U232/Y cache_controller_U/cache_sram_2way_U/U492/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U150/Y cache_controller_U/cache_sram_2way_U/U492/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U211/Y cache_controller_U/cache_sram_2way_U/U491/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U138/Y cache_controller_U/cache_sram_2way_U/U491/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U203/Y cache_controller_U/cache_sram_2way_U/U490/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U157/Y cache_controller_U/cache_sram_2way_U/U490/B (0.000:0.000:0.000))
    (INTERCONNECT U92/Y cache_controller_U/cache_sram_2way_U/U489/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1348/Y cache_controller_U/cache_sram_2way_U/U488/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1349/Y cache_controller_U/cache_sram_2way_U/U488/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U732/Y cache_controller_U/cache_sram_2way_U/U488/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U897/Y cache_controller_U/cache_sram_2way_U/U487/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U828/Y cache_controller_U/cache_sram_2way_U/U487/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1414/Y cache_controller_U/cache_sram_2way_U/U486/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U318/Y cache_controller_U/cache_sram_2way_U/U486/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U881/Y cache_controller_U/cache_sram_2way_U/U486/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U70/Y cache_controller_U/cache_sram_2way_U/U485/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U641/Y cache_controller_U/cache_sram_2way_U/U484/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U700/Y cache_controller_U/cache_sram_2way_U/U483/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U483/Y cache_controller_U/cache_sram_2way_U/U482/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[66\]/Q cache_controller_U/cache_sram_2way_U/U481/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U102/Y cache_controller_U/cache_sram_2way_U/U481/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/U481/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U878/Y cache_controller_U/cache_sram_2way_U/U480/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U878/Y cache_controller_U/cache_sram_2way_U/U479/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U878/Y cache_controller_U/cache_sram_2way_U/U478/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U775/Y cache_controller_U/cache_sram_2way_U/U477/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U149/Y cache_controller_U/cache_sram_2way_U/U477/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U185/Y cache_controller_U/cache_sram_2way_U/U476/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U476/Y cache_controller_U/cache_sram_2way_U/U475/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U476/Y cache_controller_U/cache_sram_2way_U/U474/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[153\]/Q cache_controller_U/cache_sram_2way_U/U473/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U214/Y cache_controller_U/cache_sram_2way_U/U473/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[153\]/Q cache_controller_U/cache_sram_2way_U/U473/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U260/Y cache_controller_U/cache_sram_2way_U/U473/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U627/Y cache_controller_U/cache_sram_2way_U/U472/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U627/Y cache_controller_U/cache_sram_2way_U/U471/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U627/Y cache_controller_U/cache_sram_2way_U/U470/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U713/Y cache_controller_U/cache_sram_2way_U/U469/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U484/Y cache_controller_U/cache_sram_2way_U/U468/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U187/Y cache_controller_U/cache_sram_2way_U/U468/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U489/Y cache_controller_U/cache_sram_2way_U/U468/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[66\]/Q cache_controller_U/cache_sram_2way_U/U467/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U102/Y cache_controller_U/cache_sram_2way_U/U467/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/U467/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[66\]/Q cache_controller_U/cache_sram_2way_U/U466/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U102/Y cache_controller_U/cache_sram_2way_U/U466/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U236/Y cache_controller_U/cache_sram_2way_U/U466/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[68\]/Q cache_controller_U/cache_sram_2way_U/U465/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U410/Y cache_controller_U/cache_sram_2way_U/U465/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U295/Y cache_controller_U/cache_sram_2way_U/U465/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[68\]/Q cache_controller_U/cache_sram_2way_U/U464/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U410/Y cache_controller_U/cache_sram_2way_U/U464/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/U464/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[71\]/Q cache_controller_U/cache_sram_2way_U/U463/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U495/Y cache_controller_U/cache_sram_2way_U/U463/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/U463/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[68\]/Q cache_controller_U/cache_sram_2way_U/U462/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U410/Y cache_controller_U/cache_sram_2way_U/U462/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/U462/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[71\]/Q cache_controller_U/cache_sram_2way_U/U461/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U495/Y cache_controller_U/cache_sram_2way_U/U461/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U234/Y cache_controller_U/cache_sram_2way_U/U461/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[68\]/Q cache_controller_U/cache_sram_2way_U/U460/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U410/Y cache_controller_U/cache_sram_2way_U/U460/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U235/Y cache_controller_U/cache_sram_2way_U/U460/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[71\]/Q cache_controller_U/cache_sram_2way_U/U459/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U495/Y cache_controller_U/cache_sram_2way_U/U459/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/U459/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[73\]/Q cache_controller_U/cache_sram_2way_U/U458/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U173/Y cache_controller_U/cache_sram_2way_U/U458/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U293/Y cache_controller_U/cache_sram_2way_U/U458/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[73\]/Q cache_controller_U/cache_sram_2way_U/U457/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U173/Y cache_controller_U/cache_sram_2way_U/U457/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/U457/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[73\]/Q cache_controller_U/cache_sram_2way_U/U456/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U173/Y cache_controller_U/cache_sram_2way_U/U456/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/U456/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[73\]/Q cache_controller_U/cache_sram_2way_U/U455/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U173/Y cache_controller_U/cache_sram_2way_U/U455/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/U455/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[73\]/Q cache_controller_U/cache_sram_2way_U/U454/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U173/Y cache_controller_U/cache_sram_2way_U/U454/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/U454/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[73\]/Q cache_controller_U/cache_sram_2way_U/U453/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U173/Y cache_controller_U/cache_sram_2way_U/U453/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/U453/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[89\]/Q cache_controller_U/cache_sram_2way_U/U452/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U946/Y cache_controller_U/cache_sram_2way_U/U452/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U301/Y cache_controller_U/cache_sram_2way_U/U452/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[89\]/Q cache_controller_U/cache_sram_2way_U/U451/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U946/Y cache_controller_U/cache_sram_2way_U/U451/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/U451/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[94\]/Q cache_controller_U/cache_sram_2way_U/U450/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U409/Y cache_controller_U/cache_sram_2way_U/U450/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U291/Y cache_controller_U/cache_sram_2way_U/U450/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[93\]/Q cache_controller_U/cache_sram_2way_U/U449/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U207/Y cache_controller_U/cache_sram_2way_U/U449/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U224/Y cache_controller_U/cache_sram_2way_U/U449/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[76\]/Q cache_controller_U/cache_sram_2way_U/U448/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U407/Y cache_controller_U/cache_sram_2way_U/U448/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U302/Y cache_controller_U/cache_sram_2way_U/U448/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[76\]/Q cache_controller_U/cache_sram_2way_U/U447/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U407/Y cache_controller_U/cache_sram_2way_U/U447/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/U447/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U251/Y cache_controller_U/cache_sram_2way_U/U446/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U140/Y cache_controller_U/cache_sram_2way_U/U446/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U248/Y cache_controller_U/cache_sram_2way_U/U445/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U156/Y cache_controller_U/cache_sram_2way_U/U445/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U445/Y cache_controller_U/cache_sram_2way_U/U444/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U247/Y cache_controller_U/cache_sram_2way_U/U443/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U153/Y cache_controller_U/cache_sram_2way_U/U443/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U751/Y cache_controller_U/cache_sram_2way_U/U442/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U967/Y cache_controller_U/cache_sram_2way_U/U441/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U603/Y cache_controller_U/cache_sram_2way_U/U440/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U140/Y cache_controller_U/cache_sram_2way_U/U440/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U16/Y cache_controller_U/cache_sram_2way_U/U439/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U134/Y cache_controller_U/cache_sram_2way_U/U439/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U64/Y cache_controller_U/cache_sram_2way_U/U438/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U145/Y cache_controller_U/cache_sram_2way_U/U438/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U227/Y cache_controller_U/cache_sram_2way_U/U437/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U139/Y cache_controller_U/cache_sram_2way_U/U437/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U993/Y cache_controller_U/cache_sram_2way_U/U436/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U928/Y cache_controller_U/cache_sram_2way_U/U435/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U665/Y cache_controller_U/cache_sram_2way_U/U434/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U222/Y cache_controller_U/cache_sram_2way_U/U433/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U135/Y cache_controller_U/cache_sram_2way_U/U433/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U921/Y cache_controller_U/cache_sram_2way_U/U432/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U875/Y cache_controller_U/cache_sram_2way_U/U431/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U138/Y cache_controller_U/cache_sram_2way_U/U431/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U978/Y cache_controller_U/cache_sram_2way_U/U430/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U977/Y cache_controller_U/cache_sram_2way_U/U429/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U666/Y cache_controller_U/cache_sram_2way_U/U428/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U289/Y cache_controller_U/cache_sram_2way_U/U427/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U289/Y cache_controller_U/cache_sram_2way_U/U426/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U287/Y cache_controller_U/cache_sram_2way_U/U425/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U204/Y cache_controller_U/cache_sram_2way_U/U424/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U152/Y cache_controller_U/cache_sram_2way_U/U424/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U424/Y cache_controller_U/cache_sram_2way_U/U423/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[14] cache_controller_U/cache_sram_2way_U/U422/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U153/Y cache_controller_U/cache_sram_2way_U/U422/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[8] cache_controller_U/cache_sram_2way_U/U421/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U145/Y cache_controller_U/cache_sram_2way_U/U421/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[89\]/Q cache_controller_U/cache_sram_2way_U/U420/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U946/Y cache_controller_U/cache_sram_2way_U/U420/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U226/Y cache_controller_U/cache_sram_2way_U/U420/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[76\]/Q cache_controller_U/cache_sram_2way_U/U419/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U407/Y cache_controller_U/cache_sram_2way_U/U419/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U225/Y cache_controller_U/cache_sram_2way_U/U419/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[94\]/Q cache_controller_U/cache_sram_2way_U/U418/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U409/Y cache_controller_U/cache_sram_2way_U/U418/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U224/Y cache_controller_U/cache_sram_2way_U/U418/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1113/Y cache_controller_U/cache_sram_2way_U/U417/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U800/Y cache_controller_U/cache_sram_2way_U/U417/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U417/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U645/Y cache_controller_U/cache_sram_2way_U/U416/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U72/Y cache_controller_U/cache_sram_2way_U/U416/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U416/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1115/Y cache_controller_U/cache_sram_2way_U/U415/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U325/Y cache_controller_U/cache_sram_2way_U/U415/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U415/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U33/Y cache_controller_U/cache_sram_2way_U/U414/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U876/Y cache_controller_U/cache_sram_2way_U/U414/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U646/Y cache_controller_U/cache_sram_2way_U/U414/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U79/Y cache_controller_U/cache_sram_2way_U/U413/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U659/Y cache_controller_U/cache_sram_2way_U/U413/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U708/Y cache_controller_U/cache_sram_2way_U/U413/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U959/Y cache_controller_U/cache_sram_2way_U/U412/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U736/Y cache_controller_U/cache_sram_2way_U/U412/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1478/Y cache_controller_U/cache_sram_2way_U/U411/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1477/Y cache_controller_U/cache_sram_2way_U/U411/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U411/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1760/Y cache_controller_U/cache_sram_2way_U/U410/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U129/Y cache_controller_U/cache_sram_2way_U/U409/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U136/Y cache_controller_U/cache_sram_2way_U/U409/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U476/Y cache_controller_U/cache_sram_2way_U/U408/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U878/Y cache_controller_U/cache_sram_2way_U/U407/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U156/Y cache_controller_U/cache_sram_2way_U/U407/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1419/Y cache_controller_U/cache_sram_2way_U/U406/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1418/Y cache_controller_U/cache_sram_2way_U/U406/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U909/Y cache_controller_U/cache_sram_2way_U/U406/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1589/Y cache_controller_U/cache_sram_2way_U/U405/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1550/Y cache_controller_U/cache_sram_2way_U/U405/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U867/Y cache_controller_U/cache_sram_2way_U/U404/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1090/Y cache_controller_U/cache_sram_2way_U/U404/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U703/Y cache_controller_U/cache_sram_2way_U/U403/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1536/Y cache_controller_U/cache_sram_2way_U/U403/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1360/Y cache_controller_U/cache_sram_2way_U/U402/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1657/Y cache_controller_U/cache_sram_2way_U/U402/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U953/Y cache_controller_U/cache_sram_2way_U/U402/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1404/Y cache_controller_U/cache_sram_2way_U/U401/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1594/Y cache_controller_U/cache_sram_2way_U/U401/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U168/Y cache_controller_U/cache_sram_2way_U/U401/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1421/Y cache_controller_U/cache_sram_2way_U/U400/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1422/Y cache_controller_U/cache_sram_2way_U/U400/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U168/Y cache_controller_U/cache_sram_2way_U/U400/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1413/Y cache_controller_U/cache_sram_2way_U/U399/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1502/Y cache_controller_U/cache_sram_2way_U/U399/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U647/Y cache_controller_U/cache_sram_2way_U/U399/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1006/Y cache_controller_U/cache_sram_2way_U/U398/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U826/Y cache_controller_U/cache_sram_2way_U/U398/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U31/Y cache_controller_U/cache_sram_2way_U/U397/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1479/Y cache_controller_U/cache_sram_2way_U/U397/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1371/Y cache_controller_U/cache_sram_2way_U/U396/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1622/Y cache_controller_U/cache_sram_2way_U/U396/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U909/Y cache_controller_U/cache_sram_2way_U/U396/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1048/Y cache_controller_U/cache_sram_2way_U/U395/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1297/Y cache_controller_U/cache_sram_2way_U/U395/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U395/Y cache_controller_U/cache_sram_2way_U/U394/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1618/Y cache_controller_U/cache_sram_2way_U/U394/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U909/Y cache_controller_U/cache_sram_2way_U/U394/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U248/Y cache_controller_U/cache_sram_2way_U/U393/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U249/Y cache_controller_U/cache_sram_2way_U/U392/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U624/Y cache_controller_U/cache_sram_2way_U/U391/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1375/Y cache_controller_U/cache_sram_2way_U/U391/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1736/Y cache_controller_U/cache_sram_2way_U/U391/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U391/Y cache_controller_U/cache_sram_2way_U/U390/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U701/Y cache_controller_U/cache_sram_2way_U/U389/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U798/Y cache_controller_U/cache_sram_2way_U/U389/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U389/Y cache_controller_U/cache_sram_2way_U/U388/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1606/Y cache_controller_U/cache_sram_2way_U/U388/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U646/Y cache_controller_U/cache_sram_2way_U/U388/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1096/Y cache_controller_U/cache_sram_2way_U/U387/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1516/Y cache_controller_U/cache_sram_2way_U/U387/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U924/Y cache_controller_U/cache_sram_2way_U/U386/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1546/Y cache_controller_U/cache_sram_2way_U/U386/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1045/Y cache_controller_U/cache_sram_2way_U/U385/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1530/Y cache_controller_U/cache_sram_2way_U/U385/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[128\]/Q cache_controller_U/cache_sram_2way_U/U384/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U83/Y cache_controller_U/cache_sram_2way_U/U384/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[128\]/Q cache_controller_U/cache_sram_2way_U/U384/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U260/Y cache_controller_U/cache_sram_2way_U/U384/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[108\]/Q cache_controller_U/cache_sram_2way_U/U383/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U383/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[108\]/Q cache_controller_U/cache_sram_2way_U/U383/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U17/Y cache_controller_U/cache_sram_2way_U/U383/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[108\]/Q cache_controller_U/cache_sram_2way_U/U382/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U270/Y cache_controller_U/cache_sram_2way_U/U382/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[108\]/Q cache_controller_U/cache_sram_2way_U/U382/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U482/Y cache_controller_U/cache_sram_2way_U/U382/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U933/Y cache_controller_U/cache_sram_2way_U/U381/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U469/Y cache_controller_U/cache_sram_2way_U/U381/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U934/Y cache_controller_U/cache_sram_2way_U/U380/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U674/Y cache_controller_U/cache_sram_2way_U/U380/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1563/Y cache_controller_U/cache_sram_2way_U/U379/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1512/Y cache_controller_U/cache_sram_2way_U/U379/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U379/Y cache_controller_U/cache_sram_2way_U/U378/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U616/Y cache_controller_U/cache_sram_2way_U/U378/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U909/Y cache_controller_U/cache_sram_2way_U/U378/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U378/Y cache_controller_U/cache_sram_2way_U/U377/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1569/Y cache_controller_U/cache_sram_2way_U/U376/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1523/Y cache_controller_U/cache_sram_2way_U/U376/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U96/Y cache_controller_U/cache_sram_2way_U/U375/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1548/Y cache_controller_U/cache_sram_2way_U/U375/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1270/Y cache_controller_U/cache_sram_2way_U/U374/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1271/Y cache_controller_U/cache_sram_2way_U/U374/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U688/Y cache_controller_U/cache_sram_2way_U/U373/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U811/Y cache_controller_U/cache_sram_2way_U/U373/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1013/Y cache_controller_U/cache_sram_2way_U/U372/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1318/Y cache_controller_U/cache_sram_2way_U/U372/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1373/Y cache_controller_U/cache_sram_2way_U/U371/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U735/Y cache_controller_U/cache_sram_2way_U/U371/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1640/Y cache_controller_U/cache_sram_2way_U/U370/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U953/Y cache_controller_U/cache_sram_2way_U/U370/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U371/Y cache_controller_U/cache_sram_2way_U/U369/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U370/Y cache_controller_U/cache_sram_2way_U/U369/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1571/Y cache_controller_U/cache_sram_2way_U/U368/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1525/Y cache_controller_U/cache_sram_2way_U/U368/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U216/Y cache_controller_U/cache_sram_2way_U/U367/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U929/Y cache_controller_U/cache_sram_2way_U/U367/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U139/Y cache_controller_U/cache_sram_2way_U/U367/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[101\]/Q cache_controller_U/cache_sram_2way_U/U366/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U859/Y cache_controller_U/cache_sram_2way_U/U366/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[101\]/Q cache_controller_U/cache_sram_2way_U/U366/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U23/Y cache_controller_U/cache_sram_2way_U/U366/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U999/Y cache_controller_U/cache_sram_2way_U/U365/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1608/Y cache_controller_U/cache_sram_2way_U/U365/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U365/Y cache_controller_U/cache_sram_2way_U/U364/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[147\]/Q cache_controller_U/cache_sram_2way_U/U363/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U83/Y cache_controller_U/cache_sram_2way_U/U363/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[146\]/Q cache_controller_U/cache_sram_2way_U/U362/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U39/Y cache_controller_U/cache_sram_2way_U/U362/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[130\]/Q cache_controller_U/cache_sram_2way_U/U361/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U23/Y cache_controller_U/cache_sram_2way_U/U361/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[106\]/Q cache_controller_U/cache_sram_2way_U/U360/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U360/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[106\]/Q cache_controller_U/cache_sram_2way_U/U360/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U360/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[67\]/Q cache_controller_U/cache_sram_2way_U/U359/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U76/Y cache_controller_U/cache_sram_2way_U/U359/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[67\]/Q cache_controller_U/cache_sram_2way_U/U359/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U48/Y cache_controller_U/cache_sram_2way_U/U359/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/lru_reg\[0\]/Q cache_controller_U/cache_sram_2way_U/U358/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U271/Y cache_controller_U/cache_sram_2way_U/U358/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/lru_reg\[1\]/Q cache_controller_U/cache_sram_2way_U/U358/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U636/Y cache_controller_U/cache_sram_2way_U/U358/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U305/Y cache_controller_U/cache_sram_2way_U/U357/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U935/Y cache_controller_U/cache_sram_2way_U/U357/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U990/Y cache_controller_U/cache_sram_2way_U/U356/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U968/Y cache_controller_U/cache_sram_2way_U/U356/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U801/Y cache_controller_U/cache_sram_2way_U/U355/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U356/Y cache_controller_U/cache_sram_2way_U/U355/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U961/Y cache_controller_U/cache_sram_2way_U/U354/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[21] cache_controller_U/cache_sram_2way_U/U354/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1489/Y cache_controller_U/cache_sram_2way_U/U353/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[14] cache_controller_U/cache_sram_2way_U/U353/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[25] cache_controller_U/cache_sram_2way_U/U352/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1112/Y cache_controller_U/cache_sram_2way_U/U352/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1759/Y cache_controller_U/cache_sram_2way_U/U351/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1083/Y cache_controller_U/cache_sram_2way_U/U351/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U351/Y cache_controller_U/cache_sram_2way_U/U350/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U21/Y cache_controller_U/cache_sram_2way_U/U350/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U679/Y cache_controller_U/cache_sram_2way_U/U350/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U941/Y cache_controller_U/cache_sram_2way_U/U349/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1508/Y cache_controller_U/cache_sram_2way_U/U349/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U73/Y cache_controller_U/cache_sram_2way_U/U348/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U349/Y cache_controller_U/cache_sram_2way_U/U348/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[12] cache_controller_U/cache_sram_2way_U/U347/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1586/Y cache_controller_U/cache_sram_2way_U/U346/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1275/Y cache_controller_U/cache_sram_2way_U/U346/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U373/Y cache_controller_U/cache_sram_2way_U/U345/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U705/Y cache_controller_U/cache_sram_2way_U/U345/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1085/Y cache_controller_U/cache_sram_2way_U/U344/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1544/Y cache_controller_U/cache_sram_2way_U/U344/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1025/Y cache_controller_U/cache_sram_2way_U/U343/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1599/Y cache_controller_U/cache_sram_2way_U/U343/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U732/Y cache_controller_U/cache_sram_2way_U/U343/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1029/Y cache_controller_U/cache_sram_2way_U/U342/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1251/Y cache_controller_U/cache_sram_2way_U/U342/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1485/Y cache_controller_U/cache_sram_2way_U/U341/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1484/Y cache_controller_U/cache_sram_2way_U/U341/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U909/Y cache_controller_U/cache_sram_2way_U/U341/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1383/Y cache_controller_U/cache_sram_2way_U/U340/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1611/Y cache_controller_U/cache_sram_2way_U/U340/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U647/Y cache_controller_U/cache_sram_2way_U/U340/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1001/Y cache_controller_U/cache_sram_2way_U/U339/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1426/Y cache_controller_U/cache_sram_2way_U/U339/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1245/Y cache_controller_U/cache_sram_2way_U/U338/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1244/Y cache_controller_U/cache_sram_2way_U/U338/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1452/Y cache_controller_U/cache_sram_2way_U/U337/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1450/Y cache_controller_U/cache_sram_2way_U/U337/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U647/Y cache_controller_U/cache_sram_2way_U/U337/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1330/Y cache_controller_U/cache_sram_2way_U/U336/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1538/Y cache_controller_U/cache_sram_2way_U/U336/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U336/Y cache_controller_U/cache_sram_2way_U/U335/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1662/Y cache_controller_U/cache_sram_2way_U/U335/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1736/Y cache_controller_U/cache_sram_2way_U/U335/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1102/Y cache_controller_U/cache_sram_2way_U/U334/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1283/Y cache_controller_U/cache_sram_2way_U/U334/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U334/Y cache_controller_U/cache_sram_2way_U/U333/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1687/Y cache_controller_U/cache_sram_2way_U/U333/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U333/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1577/Y cache_controller_U/cache_sram_2way_U/U332/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1304/Y cache_controller_U/cache_sram_2way_U/U332/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[153\]/Q cache_controller_U/cache_sram_2way_U/U331/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U215/Y cache_controller_U/cache_sram_2way_U/U331/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[153\]/Q cache_controller_U/cache_sram_2way_U/U331/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U331/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[151\]/Q cache_controller_U/cache_sram_2way_U/U330/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U56/Y cache_controller_U/cache_sram_2way_U/U330/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U363/Y cache_controller_U/cache_sram_2way_U/U329/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U932/Y cache_controller_U/cache_sram_2way_U/U329/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U99/Y cache_controller_U/cache_sram_2way_U/U328/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U669/Y cache_controller_U/cache_sram_2way_U/U328/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[146\]/Q cache_controller_U/cache_sram_2way_U/U327/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U327/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U362/Y cache_controller_U/cache_sram_2way_U/U326/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U327/Y cache_controller_U/cache_sram_2way_U/U326/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U326/Y cache_controller_U/cache_sram_2way_U/U325/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U841/Y cache_controller_U/cache_sram_2way_U/U325/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[146\]/Q cache_controller_U/cache_sram_2way_U/U324/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U324/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[146\]/Q cache_controller_U/cache_sram_2way_U/U324/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U304/Y cache_controller_U/cache_sram_2way_U/U324/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[143\]/Q cache_controller_U/cache_sram_2way_U/U323/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U83/Y cache_controller_U/cache_sram_2way_U/U323/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[143\]/Q cache_controller_U/cache_sram_2way_U/U323/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U11/Y cache_controller_U/cache_sram_2way_U/U323/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[137\]/Q cache_controller_U/cache_sram_2way_U/U322/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U322/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[137\]/Q cache_controller_U/cache_sram_2way_U/U322/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U260/Y cache_controller_U/cache_sram_2way_U/U322/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1700/Y cache_controller_U/cache_sram_2way_U/U321/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1699/Y cache_controller_U/cache_sram_2way_U/U321/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[135\]/Q cache_controller_U/cache_sram_2way_U/U320/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U320/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1724/Y cache_controller_U/cache_sram_2way_U/U319/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U963/Y cache_controller_U/cache_sram_2way_U/U319/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U823/Y cache_controller_U/cache_sram_2way_U/U318/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U360/Y cache_controller_U/cache_sram_2way_U/U318/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1579/Y cache_controller_U/cache_sram_2way_U/U317/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1305/Y cache_controller_U/cache_sram_2way_U/U317/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1481/Y cache_controller_U/cache_sram_2way_U/U316/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1480/Y cache_controller_U/cache_sram_2way_U/U316/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U316/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1331/Y cache_controller_U/cache_sram_2way_U/U315/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U861/Y cache_controller_U/cache_sram_2way_U/U315/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1103/Y cache_controller_U/cache_sram_2way_U/U314/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1285/Y cache_controller_U/cache_sram_2way_U/U314/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U123/Y cache_controller_U/cache_sram_2way_U/U313/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U101/Y cache_controller_U/cache_sram_2way_U/U312/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1159/Y cache_controller_U/cache_sram_2way_U/U312/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U612/Y cache_controller_U/cache_sram_2way_U/U311/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1002/Y cache_controller_U/cache_sram_2way_U/U310/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1427/Y cache_controller_U/cache_sram_2way_U/U310/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[89\]/Q cache_controller_U/cache_sram_2way_U/U309/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U67/Y cache_controller_U/cache_sram_2way_U/U309/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[89\]/Q cache_controller_U/cache_sram_2way_U/U309/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U60/Y cache_controller_U/cache_sram_2way_U/U309/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U968/Y cache_controller_U/cache_sram_2way_U/U308/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[20] cache_controller_U/cache_sram_2way_U/U307/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U952/Y cache_controller_U/cache_sram_2way_U/U307/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[29] cache_controller_U/cache_sram_2way_U/U306/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U592/Y cache_controller_U/cache_sram_2way_U/U305/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U936/Y cache_controller_U/cache_sram_2way_U/U305/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U218/Y cache_controller_U/cache_sram_2way_U/U304/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U901/Y cache_controller_U/cache_sram_2way_U/U303/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U484/Y cache_controller_U/cache_sram_2way_U/U303/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U656/Y cache_controller_U/cache_sram_2way_U/U303/A2 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U489/Y cache_controller_U/cache_sram_2way_U/U303/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U297/Y cache_controller_U/cache_sram_2way_U/U302/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U297/Y cache_controller_U/cache_sram_2way_U/U301/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U297/Y cache_controller_U/cache_sram_2way_U/U300/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U297/Y cache_controller_U/cache_sram_2way_U/U299/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U297/Y cache_controller_U/cache_sram_2way_U/U298/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U198/Y cache_controller_U/cache_sram_2way_U/U297/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U292/Y cache_controller_U/cache_sram_2way_U/U296/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U292/Y cache_controller_U/cache_sram_2way_U/U295/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U292/Y cache_controller_U/cache_sram_2way_U/U294/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U292/Y cache_controller_U/cache_sram_2way_U/U293/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U198/Y cache_controller_U/cache_sram_2way_U/U292/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U198/Y cache_controller_U/cache_sram_2way_U/U291/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U198/Y cache_controller_U/cache_sram_2way_U/U290/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U288/Y cache_controller_U/cache_sram_2way_U/U289/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U393/Y cache_controller_U/cache_sram_2way_U/U288/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U286/Y cache_controller_U/cache_sram_2way_U/U287/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U392/Y cache_controller_U/cache_sram_2way_U/U286/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U792/Y cache_controller_U/cache_sram_2way_U/U285/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1510/Y cache_controller_U/cache_sram_2way_U/U285/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[16] cache_controller_U/cache_sram_2way_U/U284/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U285/Y cache_controller_U/cache_sram_2way_U/U284/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U644/Y cache_controller_U/cache_sram_2way_U/U283/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U281/Y cache_controller_U/cache_sram_2way_U/U282/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U117/Y cache_controller_U/cache_sram_2way_U/U281/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U268/Y cache_controller_U/cache_sram_2way_U/U280/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U272/Y cache_controller_U/cache_sram_2way_U/U279/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U268/Y cache_controller_U/cache_sram_2way_U/U278/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U272/Y cache_controller_U/cache_sram_2way_U/U277/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U41/Y cache_controller_U/cache_sram_2way_U/U276/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U41/Y cache_controller_U/cache_sram_2way_U/U275/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U244/Y cache_controller_U/cache_sram_2way_U/U274/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U984/Y cache_controller_U/cache_sram_2way_U/U273/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U40/Y cache_controller_U/cache_sram_2way_U/U272/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U244/Y cache_controller_U/cache_sram_2way_U/U271/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U244/Y cache_controller_U/cache_sram_2way_U/U270/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U243/Y cache_controller_U/cache_sram_2way_U/U269/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U40/Y cache_controller_U/cache_sram_2way_U/U268/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U244/Y cache_controller_U/cache_sram_2way_U/U267/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U15/Y cache_controller_U/cache_sram_2way_U/U266/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U15/Y cache_controller_U/cache_sram_2way_U/U265/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U268/Y cache_controller_U/cache_sram_2way_U/U264/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U218/Y cache_controller_U/cache_sram_2way_U/U263/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U218/Y cache_controller_U/cache_sram_2way_U/U262/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U218/Y cache_controller_U/cache_sram_2way_U/U261/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U218/Y cache_controller_U/cache_sram_2way_U/U260/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U59/Y cache_controller_U/cache_sram_2way_U/U259/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U257/Y cache_controller_U/cache_sram_2way_U/U258/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U37/Y cache_controller_U/cache_sram_2way_U/U257/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U268/Y cache_controller_U/cache_sram_2way_U/U256/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[129\]/QN cache_controller_U/cache_sram_2way_U/U255/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U637/Y cache_controller_U/cache_sram_2way_U/U255/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[129\]/Q cache_controller_U/cache_sram_2way_U/U255/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U256/Y cache_controller_U/cache_sram_2way_U/U255/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[135\]/Q cache_controller_U/cache_sram_2way_U/U254/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U278/Y cache_controller_U/cache_sram_2way_U/U254/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U254/Y cache_controller_U/cache_sram_2way_U/U253/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U320/Y cache_controller_U/cache_sram_2way_U/U253/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U219/Y cache_controller_U/cache_sram_2way_U/U252/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U252/Y cache_controller_U/cache_sram_2way_U/U251/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U713/Y cache_controller_U/cache_sram_2way_U/U250/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U187/Y cache_controller_U/cache_sram_2way_U/U250/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U250/Y cache_controller_U/cache_sram_2way_U/U249/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U484/Y cache_controller_U/cache_sram_2way_U/U249/A1 (0.000:0.000:0.000))
    (INTERCONNECT U92/Y cache_controller_U/cache_sram_2way_U/U249/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U250/Y cache_controller_U/cache_sram_2way_U/U248/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1729/Y cache_controller_U/cache_sram_2way_U/U248/A1 (0.000:0.000:0.000))
    (INTERCONNECT U92/Y cache_controller_U/cache_sram_2way_U/U248/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1709/Y cache_controller_U/cache_sram_2way_U/U247/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1708/Y cache_controller_U/cache_sram_2way_U/U247/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1739/Y cache_controller_U/cache_sram_2way_U/U246/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1740/Y cache_controller_U/cache_sram_2way_U/U246/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[130\]/Q cache_controller_U/cache_sram_2way_U/U245/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U9/Y cache_controller_U/cache_sram_2way_U/U245/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[130\]/Q cache_controller_U/cache_sram_2way_U/U245/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U245/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U9/Y cache_controller_U/cache_sram_2way_U/U244/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U9/Y cache_controller_U/cache_sram_2way_U/U243/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U95/Y cache_controller_U/cache_sram_2way_U/U242/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U92/Y cache_controller_U/cache_sram_2way_U/U242/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U954/Y cache_controller_U/cache_sram_2way_U/U241/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U640/Y cache_controller_U/cache_sram_2way_U/U241/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U6/Y cache_controller_U/cache_sram_2way_U/U240/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U140/Y cache_controller_U/cache_sram_2way_U/U240/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U321/Y cache_controller_U/cache_sram_2way_U/U239/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U848/Y cache_controller_U/cache_sram_2way_U/U239/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U239/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U237/Y cache_controller_U/cache_sram_2way_U/U238/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U927/Y cache_controller_U/cache_sram_2way_U/U237/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U233/Y cache_controller_U/cache_sram_2way_U/U236/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U233/Y cache_controller_U/cache_sram_2way_U/U235/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U233/Y cache_controller_U/cache_sram_2way_U/U234/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U222/Y cache_controller_U/cache_sram_2way_U/U233/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U229/Y cache_controller_U/cache_sram_2way_U/U232/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U229/Y cache_controller_U/cache_sram_2way_U/U231/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U229/Y cache_controller_U/cache_sram_2way_U/U230/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U221/Y cache_controller_U/cache_sram_2way_U/U229/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U223/Y cache_controller_U/cache_sram_2way_U/U228/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U223/Y cache_controller_U/cache_sram_2way_U/U227/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U223/Y cache_controller_U/cache_sram_2way_U/U226/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U223/Y cache_controller_U/cache_sram_2way_U/U225/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U223/Y cache_controller_U/cache_sram_2way_U/U224/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U927/Y cache_controller_U/cache_sram_2way_U/U223/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U238/Y cache_controller_U/cache_sram_2way_U/U222/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U238/Y cache_controller_U/cache_sram_2way_U/U221/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U303/Y cache_controller_U/cache_sram_2way_U/U220/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U258/Y cache_controller_U/cache_sram_2way_U/U219/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U219/Y cache_controller_U/cache_sram_2way_U/U218/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1697/Y cache_controller_U/cache_sram_2way_U/U217/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U906/Y cache_controller_U/cache_sram_2way_U/U217/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U241/Y cache_controller_U/cache_sram_2way_U/U216/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U30/Y cache_controller_U/cache_sram_2way_U/U215/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U74/Y cache_controller_U/cache_sram_2way_U/U214/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U898/Y cache_controller_U/cache_sram_2way_U/U213/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U292/Y cache_controller_U/cache_sram_2way_U/U212/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U199/Y cache_controller_U/cache_sram_2way_U/U211/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U199/Y cache_controller_U/cache_sram_2way_U/U210/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U381/Y cache_controller_U/cache_sram_2way_U/U209/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U380/Y cache_controller_U/cache_sram_2way_U/U209/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U128/Y cache_controller_U/cache_sram_2way_U/U208/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U132/Y cache_controller_U/cache_sram_2way_U/U208/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U208/Y cache_controller_U/cache_sram_2way_U/U207/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U6/Y cache_controller_U/cache_sram_2way_U/U206/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U929/Y cache_controller_U/cache_sram_2way_U/U206/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U131/Y cache_controller_U/cache_sram_2way_U/U206/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1729/Y cache_controller_U/cache_sram_2way_U/U206/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U676/Y cache_controller_U/cache_sram_2way_U/U205/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1372/Y cache_controller_U/cache_sram_2way_U/U204/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1670/Y cache_controller_U/cache_sram_2way_U/U204/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U204/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1409/Y cache_controller_U/cache_sram_2way_U/U203/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1410/Y cache_controller_U/cache_sram_2way_U/U203/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U203/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1117/Y cache_controller_U/cache_sram_2way_U/U202/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U339/Y cache_controller_U/cache_sram_2way_U/U202/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U202/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1118/Y cache_controller_U/cache_sram_2way_U/U201/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U310/Y cache_controller_U/cache_sram_2way_U/U201/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U201/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1364/Y cache_controller_U/cache_sram_2way_U/U200/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1659/Y cache_controller_U/cache_sram_2way_U/U200/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U7/Y cache_controller_U/cache_sram_2way_U/U200/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U367/Y cache_controller_U/cache_sram_2way_U/U199/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U489/Y cache_controller_U/cache_sram_2way_U/U199/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U197/Y cache_controller_U/cache_sram_2way_U/U198/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U220/Y cache_controller_U/cache_sram_2way_U/U197/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U865/Y cache_controller_U/cache_sram_2way_U/U196/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U285/Y cache_controller_U/cache_sram_2way_U/U196/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U196/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U190/Y cache_controller_U/cache_sram_2way_U/U195/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U190/Y cache_controller_U/cache_sram_2way_U/U194/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U190/Y cache_controller_U/cache_sram_2way_U/U193/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U190/Y cache_controller_U/cache_sram_2way_U/U192/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U190/Y cache_controller_U/cache_sram_2way_U/U191/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1336/Y cache_controller_U/cache_sram_2way_U/U190/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U65/Y cache_controller_U/cache_sram_2way_U/U189/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U136/Y cache_controller_U/cache_sram_2way_U/U189/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U189/Y cache_controller_U/cache_sram_2way_U/U188/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U756/Y cache_controller_U/cache_sram_2way_U/U187/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U255/Y cache_controller_U/cache_sram_2way_U/U186/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1704/Y cache_controller_U/cache_sram_2way_U/U186/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1761/Y cache_controller_U/cache_sram_2way_U/U185/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U185/Y cache_controller_U/cache_sram_2way_U/U184/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U120/Y cache_controller_U/cache_sram_2way_U/U183/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U412/Y cache_controller_U/cache_sram_2way_U/U183/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U150/Y cache_controller_U/cache_sram_2way_U/U182/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U757/Y cache_controller_U/cache_sram_2way_U/U182/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U449/Y cache_controller_U/cache_sram_2way_U/U181/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U155/Y cache_controller_U/cache_sram_2way_U/U181/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U181/Y cache_controller_U/cache_sram_2way_U/U180/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[5] cache_controller_U/cache_sram_2way_U/U179/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U143/Y cache_controller_U/cache_sram_2way_U/U179/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U179/Y cache_controller_U/cache_sram_2way_U/U178/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[6] cache_controller_U/cache_sram_2way_U/U177/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U140/Y cache_controller_U/cache_sram_2way_U/U177/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U177/Y cache_controller_U/cache_sram_2way_U/U176/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U177/Y cache_controller_U/cache_sram_2way_U/U175/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U177/Y cache_controller_U/cache_sram_2way_U/U174/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U130/Y cache_controller_U/cache_sram_2way_U/U173/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U139/Y cache_controller_U/cache_sram_2way_U/U173/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[73\]/Q cache_controller_U/cache_sram_2way_U/U172/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U173/Y cache_controller_U/cache_sram_2way_U/U172/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/U172/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[73\]/Q cache_controller_U/cache_sram_2way_U/U171/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U173/Y cache_controller_U/cache_sram_2way_U/U171/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U232/Y cache_controller_U/cache_sram_2way_U/U171/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U904/Y cache_controller_U/cache_sram_2way_U/U170/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U955/Y cache_controller_U/cache_sram_2way_U/U170/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U221/Y cache_controller_U/cache_sram_2way_U/U169/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U140/Y cache_controller_U/cache_sram_2way_U/U169/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U772/Y cache_controller_U/cache_sram_2way_U/U168/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[12] cache_controller_U/cache_sram_2way_U/U167/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U142/Y cache_controller_U/cache_sram_2way_U/U167/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U167/Y cache_controller_U/cache_sram_2way_U/U166/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U43/Y cache_controller_U/cache_sram_2way_U/U165/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U787/Y cache_controller_U/cache_sram_2way_U/U165/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U165/Y cache_controller_U/cache_sram_2way_U/U164/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[6] cache_controller_U/cache_sram_2way_U/U164/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U287/Y cache_controller_U/cache_sram_2way_U/U163/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U163/Y cache_controller_U/cache_sram_2way_U/U162/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U163/Y cache_controller_U/cache_sram_2way_U/U161/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U163/Y cache_controller_U/cache_sram_2way_U/U160/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U489/Y cache_controller_U/cache_sram_2way_U/U159/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U439/Y cache_controller_U/cache_sram_2way_U/U159/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U159/Y cache_controller_U/cache_sram_2way_U/U158/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U147/Y cache_controller_U/cache_sram_2way_U/U157/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U147/Y cache_controller_U/cache_sram_2way_U/U156/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U147/Y cache_controller_U/cache_sram_2way_U/U155/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U147/Y cache_controller_U/cache_sram_2way_U/U154/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U147/Y cache_controller_U/cache_sram_2way_U/U153/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U146/Y cache_controller_U/cache_sram_2way_U/U152/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U146/Y cache_controller_U/cache_sram_2way_U/U151/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U146/Y cache_controller_U/cache_sram_2way_U/U150/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U146/Y cache_controller_U/cache_sram_2way_U/U149/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U146/Y cache_controller_U/cache_sram_2way_U/U148/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U127/Y cache_controller_U/cache_sram_2way_U/U147/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U127/Y cache_controller_U/cache_sram_2way_U/U146/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U130/Y cache_controller_U/cache_sram_2way_U/U145/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U130/Y cache_controller_U/cache_sram_2way_U/U144/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U130/Y cache_controller_U/cache_sram_2way_U/U143/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U130/Y cache_controller_U/cache_sram_2way_U/U142/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U130/Y cache_controller_U/cache_sram_2way_U/U141/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U129/Y cache_controller_U/cache_sram_2way_U/U140/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U129/Y cache_controller_U/cache_sram_2way_U/U139/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U129/Y cache_controller_U/cache_sram_2way_U/U138/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U129/Y cache_controller_U/cache_sram_2way_U/U137/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U129/Y cache_controller_U/cache_sram_2way_U/U136/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U128/Y cache_controller_U/cache_sram_2way_U/U135/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U128/Y cache_controller_U/cache_sram_2way_U/U134/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U128/Y cache_controller_U/cache_sram_2way_U/U133/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U128/Y cache_controller_U/cache_sram_2way_U/U132/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U128/Y cache_controller_U/cache_sram_2way_U/U131/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U159/Y cache_controller_U/cache_sram_2way_U/U130/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U159/Y cache_controller_U/cache_sram_2way_U/U129/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U159/Y cache_controller_U/cache_sram_2way_U/U128/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U158/Y cache_controller_U/cache_sram_2way_U/U127/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1406/Y cache_controller_U/cache_sram_2way_U/U126/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1407/Y cache_controller_U/cache_sram_2way_U/U126/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U205/Y cache_controller_U/cache_sram_2way_U/U126/S0 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[19] cache_controller_U/cache_sram_2way_U/U125/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U134/Y cache_controller_U/cache_sram_2way_U/U125/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1469/Y cache_controller_U/cache_sram_2way_U/U124/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1472/Y cache_controller_U/cache_sram_2way_U/U124/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U953/Y cache_controller_U/cache_sram_2way_U/U124/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U124/Y cache_controller_U/cache_sram_2way_U/U123/A (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[13] cache_controller_U/cache_sram_2way_U/U122/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U133/Y cache_controller_U/cache_sram_2way_U/U122/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1389/Y cache_controller_U/cache_sram_2way_U/U121/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1663/Y cache_controller_U/cache_sram_2way_U/U121/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U732/Y cache_controller_U/cache_sram_2way_U/U121/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U773/Y cache_controller_U/cache_sram_2way_U/U120/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U674/Y cache_controller_U/cache_sram_2way_U/U120/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U205/Y cache_controller_U/cache_sram_2way_U/U119/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U144/Y cache_controller_U/cache_sram_2way_U/U119/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1111/Y cache_controller_U/cache_sram_2way_U/U118/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U983/Y cache_controller_U/cache_sram_2way_U/U118/B (0.000:0.000:0.000))
    (INTERCONNECT U7/Y cache_controller_U/cache_sram_2way_U/U117/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U20/Y cache_controller_U/cache_sram_2way_U/U117/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U116/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U116/Y cache_controller_U/cache_sram_2way_U/U115/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1706/Y cache_controller_U/cache_sram_2way_U/U114/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U930/Y cache_controller_U/cache_sram_2way_U/U113/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U469/Y cache_controller_U/cache_sram_2way_U/U113/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1598/Y cache_controller_U/cache_sram_2way_U/U112/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U385/Y cache_controller_U/cache_sram_2way_U/U112/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U168/Y cache_controller_U/cache_sram_2way_U/U112/S0 (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[11] cache_controller_U/cache_sram_2way_U/U111/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U135/Y cache_controller_U/cache_sram_2way_U/U111/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1367/Y cache_controller_U/cache_sram_2way_U/U110/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1639/Y cache_controller_U/cache_sram_2way_U/U110/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U168/Y cache_controller_U/cache_sram_2way_U/U110/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1368/Y cache_controller_U/cache_sram_2way_U/U109/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1653/Y cache_controller_U/cache_sram_2way_U/U109/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U168/Y cache_controller_U/cache_sram_2way_U/U109/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1365/Y cache_controller_U/cache_sram_2way_U/U108/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1642/Y cache_controller_U/cache_sram_2way_U/U108/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U168/Y cache_controller_U/cache_sram_2way_U/U108/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1378/Y cache_controller_U/cache_sram_2way_U/U107/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1638/Y cache_controller_U/cache_sram_2way_U/U107/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U168/Y cache_controller_U/cache_sram_2way_U/U107/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1467/Y cache_controller_U/cache_sram_2way_U/U106/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U623/Y cache_controller_U/cache_sram_2way_U/U106/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U168/Y cache_controller_U/cache_sram_2way_U/U106/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U830/Y cache_controller_U/cache_sram_2way_U/U105/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U150/Y cache_controller_U/cache_sram_2way_U/U105/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U243/Y cache_controller_U/cache_sram_2way_U/U104/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U137/Y cache_controller_U/cache_sram_2way_U/U104/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U13/Y cache_controller_U/cache_sram_2way_U/U103/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/U132/Y cache_controller_U/cache_sram_2way_U/U102/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U133/Y cache_controller_U/cache_sram_2way_U/U102/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[117\]/Q cache_controller_U/cache_sram_2way_U/U101/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U264/Y cache_controller_U/cache_sram_2way_U/U101/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[117\]/Q cache_controller_U/cache_sram_2way_U/U101/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U101/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[81\]/Q cache_controller_U/cache_sram_2way_U/U100/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U264/Y cache_controller_U/cache_sram_2way_U/U100/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[81\]/Q cache_controller_U/cache_sram_2way_U/U100/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U100/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[147\]/Q cache_controller_U/cache_sram_2way_U/U99/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U41/Y cache_controller_U/cache_sram_2way_U/U99/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[147\]/Q cache_controller_U/cache_sram_2way_U/U99/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U987/Y cache_controller_U/cache_sram_2way_U/U99/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[145\]/Q cache_controller_U/cache_sram_2way_U/U98/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U279/Y cache_controller_U/cache_sram_2way_U/U98/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[145\]/Q cache_controller_U/cache_sram_2way_U/U98/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U98/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[147\]/Q cache_controller_U/cache_sram_2way_U/U97/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U32/Y cache_controller_U/cache_sram_2way_U/U97/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[147\]/Q cache_controller_U/cache_sram_2way_U/U97/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U869/Y cache_controller_U/cache_sram_2way_U/U97/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[121\]/Q cache_controller_U/cache_sram_2way_U/U96/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U39/Y cache_controller_U/cache_sram_2way_U/U96/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[121\]/Q cache_controller_U/cache_sram_2way_U/U96/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U893/Y cache_controller_U/cache_sram_2way_U/U96/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[151\]/Q cache_controller_U/cache_sram_2way_U/U95/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U39/Y cache_controller_U/cache_sram_2way_U/U95/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U39/Y cache_controller_U/cache_sram_2way_U/U94/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U637/Y cache_controller_U/cache_sram_2way_U/U93/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[151\]/Q cache_controller_U/cache_sram_2way_U/U92/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U93/Y cache_controller_U/cache_sram_2way_U/U92/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U68/Y cache_controller_U/cache_sram_2way_U/U91/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U814/Y cache_controller_U/cache_sram_2way_U/U90/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1741/Y cache_controller_U/cache_sram_2way_U/U90/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U289/Y cache_controller_U/cache_sram_2way_U/U89/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U89/Y cache_controller_U/cache_sram_2way_U/U88/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U89/Y cache_controller_U/cache_sram_2way_U/U87/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U287/Y cache_controller_U/cache_sram_2way_U/U86/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U86/Y cache_controller_U/cache_sram_2way_U/U85/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U86/Y cache_controller_U/cache_sram_2way_U/U84/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U281/Y cache_controller_U/cache_sram_2way_U/U83/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U114/Y cache_controller_U/cache_sram_2way_U/U82/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U52/Y cache_controller_U/cache_sram_2way_U/U82/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U843/Y cache_controller_U/cache_sram_2way_U/U81/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U355/Y cache_controller_U/cache_sram_2way_U/U81/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U272/Y cache_controller_U/cache_sram_2way_U/U80/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1723/Y cache_controller_U/cache_sram_2way_U/U79/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1722/Y cache_controller_U/cache_sram_2way_U/U79/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U265/Y cache_controller_U/cache_sram_2way_U/U78/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U268/Y cache_controller_U/cache_sram_2way_U/U77/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U282/Y cache_controller_U/cache_sram_2way_U/U76/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U74/Y cache_controller_U/cache_sram_2way_U/U75/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U25/Y cache_controller_U/cache_sram_2way_U/U74/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U941/Y cache_controller_U/cache_sram_2way_U/U73/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1508/Y cache_controller_U/cache_sram_2way_U/U73/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1711/Y cache_controller_U/cache_sram_2way_U/U72/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1710/Y cache_controller_U/cache_sram_2way_U/U72/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U812/Y cache_controller_U/cache_sram_2way_U/U71/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U839/Y cache_controller_U/cache_sram_2way_U/U71/B (0.000:0.000:0.000))
    (INTERCONNECT U5/Y cache_controller_U/cache_sram_2way_U/U70/A (0.000:0.000:0.000))
    (INTERCONNECT U7/Y cache_controller_U/cache_sram_2way_U/U69/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U69/Y cache_controller_U/cache_sram_2way_U/U68/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U70/Y cache_controller_U/cache_sram_2way_U/U68/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U30/Y cache_controller_U/cache_sram_2way_U/U67/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U282/Y cache_controller_U/cache_sram_2way_U/U66/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U809/Y cache_controller_U/cache_sram_2way_U/U65/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U473/Y cache_controller_U/cache_sram_2way_U/U65/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[151\]/Q cache_controller_U/cache_sram_2way_U/U64/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U36/Y cache_controller_U/cache_sram_2way_U/U64/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[150\]/Q cache_controller_U/cache_sram_2way_U/U63/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U266/Y cache_controller_U/cache_sram_2way_U/U63/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[150\]/Q cache_controller_U/cache_sram_2way_U/U63/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U894/Y cache_controller_U/cache_sram_2way_U/U63/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U266/Y cache_controller_U/cache_sram_2way_U/U62/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U860/Y cache_controller_U/cache_sram_2way_U/U61/AN (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1511/Y cache_controller_U/cache_sram_2way_U/U61/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U252/Y cache_controller_U/cache_sram_2way_U/U60/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U252/Y cache_controller_U/cache_sram_2way_U/U59/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U252/Y cache_controller_U/cache_sram_2way_U/U58/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U252/Y cache_controller_U/cache_sram_2way_U/U57/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U252/Y cache_controller_U/cache_sram_2way_U/U56/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U252/Y cache_controller_U/cache_sram_2way_U/U55/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[144\]/Q cache_controller_U/cache_sram_2way_U/U54/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U40/Y cache_controller_U/cache_sram_2way_U/U54/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[144\]/Q cache_controller_U/cache_sram_2way_U/U54/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U742/Y cache_controller_U/cache_sram_2way_U/U54/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U40/Y cache_controller_U/cache_sram_2way_U/U53/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U951/Y cache_controller_U/cache_sram_2way_U/U52/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U307/Y cache_controller_U/cache_sram_2way_U/U52/B (0.000:0.000:0.000))
    (INTERCONNECT proc_addr[17] cache_controller_U/cache_sram_2way_U/U51/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U876/Y cache_controller_U/cache_sram_2way_U/U51/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U51/Y cache_controller_U/cache_sram_2way_U/U50/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U352/Y cache_controller_U/cache_sram_2way_U/U50/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U252/Y cache_controller_U/cache_sram_2way_U/U49/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U49/Y cache_controller_U/cache_sram_2way_U/U48/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U49/Y cache_controller_U/cache_sram_2way_U/U47/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U20/Y cache_controller_U/cache_sram_2way_U/U46/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U69/Y cache_controller_U/cache_sram_2way_U/U45/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U46/Y cache_controller_U/cache_sram_2way_U/U45/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U952/Y cache_controller_U/cache_sram_2way_U/U44/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[130\]/Q cache_controller_U/cache_sram_2way_U/U43/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U62/Y cache_controller_U/cache_sram_2way_U/U43/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[130\]/Q cache_controller_U/cache_sram_2way_U/U43/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U93/Y cache_controller_U/cache_sram_2way_U/U43/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U954/Y cache_controller_U/cache_sram_2way_U/U42/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U40/Y cache_controller_U/cache_sram_2way_U/U41/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U91/Y cache_controller_U/cache_sram_2way_U/U40/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U91/Y cache_controller_U/cache_sram_2way_U/U39/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U788/Y cache_controller_U/cache_sram_2way_U/U38/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1703/Y cache_controller_U/cache_sram_2way_U/U38/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U70/Y cache_controller_U/cache_sram_2way_U/U37/A (0.000:0.000:0.000))
    (INTERCONNECT U7/Y cache_controller_U/cache_sram_2way_U/U37/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U283/Y cache_controller_U/cache_sram_2way_U/U36/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[140\]/Q cache_controller_U/cache_sram_2way_U/U35/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U36/Y cache_controller_U/cache_sram_2way_U/U35/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[140\]/Q cache_controller_U/cache_sram_2way_U/U35/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U23/Y cache_controller_U/cache_sram_2way_U/U35/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[142\]/QN cache_controller_U/cache_sram_2way_U/U34/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U282/Y cache_controller_U/cache_sram_2way_U/U34/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[142\]/Q cache_controller_U/cache_sram_2way_U/U34/A0N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U17/Y cache_controller_U/cache_sram_2way_U/U34/A1N (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1717/Y cache_controller_U/cache_sram_2way_U/U33/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1716/Y cache_controller_U/cache_sram_2way_U/U33/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U266/Y cache_controller_U/cache_sram_2way_U/U32/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[13\]/Q cache_controller_U/cache_sram_2way_U/U31/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U266/Y cache_controller_U/cache_sram_2way_U/U31/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[13\]/Q cache_controller_U/cache_sram_2way_U/U31/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U988/Y cache_controller_U/cache_sram_2way_U/U31/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U66/Y cache_controller_U/cache_sram_2way_U/U30/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U27/Y cache_controller_U/cache_sram_2way_U/U29/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U27/Y cache_controller_U/cache_sram_2way_U/U28/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U40/Y cache_controller_U/cache_sram_2way_U/U27/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1702/Y cache_controller_U/cache_sram_2way_U/U26/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1701/Y cache_controller_U/cache_sram_2way_U/U26/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U282/Y cache_controller_U/cache_sram_2way_U/U25/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U219/Y cache_controller_U/cache_sram_2way_U/U24/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U24/Y cache_controller_U/cache_sram_2way_U/U23/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U806/Y cache_controller_U/cache_sram_2way_U/U22/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U807/Y cache_controller_U/cache_sram_2way_U/U22/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1122/Y cache_controller_U/cache_sram_2way_U/U21/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1758/Y cache_controller_U/cache_sram_2way_U/U21/B (0.000:0.000:0.000))
    (INTERCONNECT U5/Y cache_controller_U/cache_sram_2way_U/U20/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U30/Y cache_controller_U/cache_sram_2way_U/U19/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U74/Y cache_controller_U/cache_sram_2way_U/U18/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U252/Y cache_controller_U/cache_sram_2way_U/U17/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U738/Y cache_controller_U/cache_sram_2way_U/U16/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U739/Y cache_controller_U/cache_sram_2way_U/U16/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U10/Y cache_controller_U/cache_sram_2way_U/U15/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U871/Y cache_controller_U/cache_sram_2way_U/U14/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1744/Y cache_controller_U/cache_sram_2way_U/U14/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1745/Y cache_controller_U/cache_sram_2way_U/U14/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1746/Y cache_controller_U/cache_sram_2way_U/U14/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U24/Y cache_controller_U/cache_sram_2way_U/U13/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U24/Y cache_controller_U/cache_sram_2way_U/U12/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U24/Y cache_controller_U/cache_sram_2way_U/U11/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U69/Y cache_controller_U/cache_sram_2way_U/U10/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U70/Y cache_controller_U/cache_sram_2way_U/U10/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U10/Y cache_controller_U/cache_sram_2way_U/U9/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U834/Y cache_controller_U/cache_sram_2way_U/U8/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U830/Y cache_controller_U/cache_sram_2way_U/U8/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U863/Y cache_controller_U/cache_sram_2way_U/U8/C (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U657/Y cache_controller_U/cache_sram_2way_U/U8/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U662/Y cache_controller_U/cache_sram_2way_U/U7/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U7/Y cache_controller_U/cache_sram_2way_U/U6/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U24/Y cache_controller_U/cache_sram_2way_U/U5/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[133\]/Q cache_controller_U/cache_sram_2way_U/U4/A0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U75/Y cache_controller_U/cache_sram_2way_U/U4/A1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[133\]/Q cache_controller_U/cache_sram_2way_U/U4/B0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U5/Y cache_controller_U/cache_sram_2way_U/U4/B1 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U901/Y cache_controller_U/cache_sram_2way_U/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U418/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[94\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[94\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U419/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[76\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[76\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U420/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[89\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[89\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U172/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[73\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[73\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U171/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[73\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[73\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U178/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[129\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[129\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[129\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U178/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[129\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[129\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[129\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U188/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[42\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U87/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[42\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[42\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U438/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[72\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U160/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[72\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[72\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U440/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[85\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[85\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[85\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1501/Y cache_controller_U/cache_sram_2way_U/lru_reg\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/lru_reg\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1495/Y cache_controller_U/cache_sram_2way_U/lru_reg\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/lru_reg\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1500/Y cache_controller_U/cache_sram_2way_U/lru_reg\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/lru_reg\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U1493/Y cache_controller_U/cache_sram_2way_U/lru_reg\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/lru_reg\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U421/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[132\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[132\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[132\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U421/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[132\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[132\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[132\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U619/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[140\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[140\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[140\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U613/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[133\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[133\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[133\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U613/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[133\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[133\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[133\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U178/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[129\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[129\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[129\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U178/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[129\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[129\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[129\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U617/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[134\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[134\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[134\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U617/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[134\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[134\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[134\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U618/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[128\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[128\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[128\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U618/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[128\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[128\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[128\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U105/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[111\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[111\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[111\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U180/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[125\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U160/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[125\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[125\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U514/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[151\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[151\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[151\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U514/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[151\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[151\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[151\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U620/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[146\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[146\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[146\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U620/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[146\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[146\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[146\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U543/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[155\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[155\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[155\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U543/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[155\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[155\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[155\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U421/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[132\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[132\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[132\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U578/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[131\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U301/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[131\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[131\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U578/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[131\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[131\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[131\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U176/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[130\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U296/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[130\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[130\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U175/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[130\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[130\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[130\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U618/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[128\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[128\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[128\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U542/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[150\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[150\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[150\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U572/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[145\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[145\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[145\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U542/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[150\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U84/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[150\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[150\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U622/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[149\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[149\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[149\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U508/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[152\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[152\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[152\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U572/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[145\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[145\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[145\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U507/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[148\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[148\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[148\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U622/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[149\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U160/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[149\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[149\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U507/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[148\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[148\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[148\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U422/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[138\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U299/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[138\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[138\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U422/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[138\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[138\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[138\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U508/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[152\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U84/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[152\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[152\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U554/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[153\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[153\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[153\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U554/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[153\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[153\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[153\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U178/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[129\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U212/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[129\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[129\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U166/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[136\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U298/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[136\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[136\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U613/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[133\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U290/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[133\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[133\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U506/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[147\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U302/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[147\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[147\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U514/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[151\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U300/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[151\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[151\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U178/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[129\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[129\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[129\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U166/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[136\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[136\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[136\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U620/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[146\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U301/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[146\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[146\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U613/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[133\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[133\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[133\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U506/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[147\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[147\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[147\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U514/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[151\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[151\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[151\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U620/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[146\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[146\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[146\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U125/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[143\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[143\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[143\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U493/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[144\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[144\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[144\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U125/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[143\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U160/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[143\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[143\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U493/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[144\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U160/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[144\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[144\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U620/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[146\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[146\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[146\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U506/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[147\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[147\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[147\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U543/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[155\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[155\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[155\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U506/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[147\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U84/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[147\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[147\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U421/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[132\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U295/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[132\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[132\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U617/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[134\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U290/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[134\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[134\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U514/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[151\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[151\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[151\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U509/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[142\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[142\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[142\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U421/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[132\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[132\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[132\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U617/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[134\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[134\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[134\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U507/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[148\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U298/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[148\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[148\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U543/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[155\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U212/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[155\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[155\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U543/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[155\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[155\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[155\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U511/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[141\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U295/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[141\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[141\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U542/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[150\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U301/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[150\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[150\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U509/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[142\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[142\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[142\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U510/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[139\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U296/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[139\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[139\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U122/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[137\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U295/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[137\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[137\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U554/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[153\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U302/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[153\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[153\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U507/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[148\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[148\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[148\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U622/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[149\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U293/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[149\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[149\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U508/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[152\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U296/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[152\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[152\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U542/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[150\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[150\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[150\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U122/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[137\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[137\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[137\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U554/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[153\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[153\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[153\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U510/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[139\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[139\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[139\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U619/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[140\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[140\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[140\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U508/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[152\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[152\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[152\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U618/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[128\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U294/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[128\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[128\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U422/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[138\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[138\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[138\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U422/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[138\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[138\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[138\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U511/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[141\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[141\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[141\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U618/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[128\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[128\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[128\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U622/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[149\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[149\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[149\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U619/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[140\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U295/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[140\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[140\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U111/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[135\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U301/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[135\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[135\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U125/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[143\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U299/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[143\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[143\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U493/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[144\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U291/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[144\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[144\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U111/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[135\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[135\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[135\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U125/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[143\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[143\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[143\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U619/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[140\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[140\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[140\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U493/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[144\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[144\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[144\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U572/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[145\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U291/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[145\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[145\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U509/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[142\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U298/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[142\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[142\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U509/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[142\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[142\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[142\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U122/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[137\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[137\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[137\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U572/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[145\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[145\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[145\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U111/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[135\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[135\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[135\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U122/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[137\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U84/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[137\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[137\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U111/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[135\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[135\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[135\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U176/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[130\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[130\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[130\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U510/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[139\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[139\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[139\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U617/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[134\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[134\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[134\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U166/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[136\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[136\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[136\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U174/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[130\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U160/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[130\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[130\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U578/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[131\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[131\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[131\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U613/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[133\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[133\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[133\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U510/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[139\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U160/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[139\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[139\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U511/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[141\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[141\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[141\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U166/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[136\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U84/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[136\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[136\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U578/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[131\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U160/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[131\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[131\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U511/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[141\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[141\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[141\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U515/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[5\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U600/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[10\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[10\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U522/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[20\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[20\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[20\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U579/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[21\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[21\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[21\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U490/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[101\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[101\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[101\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U423/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[106\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[106\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[106\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U119/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[108\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[108\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[108\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U515/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U212/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[5\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U600/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U293/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[10\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[10\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U522/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[20\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U298/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[20\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[20\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U579/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[21\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U291/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[21\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[21\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U490/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[101\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U293/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[101\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[101\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U423/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[106\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U212/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[106\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[106\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U119/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[108\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U298/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[108\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[108\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U515/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[5\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U600/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[10\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[10\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U522/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[20\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[20\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[20\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U579/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[21\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[21\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[21\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U490/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[101\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[101\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[101\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U423/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[106\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[106\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[106\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U119/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[108\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[108\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[108\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U515/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[5\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U600/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[10\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[10\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U522/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[20\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[20\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[20\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U579/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[21\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[21\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[21\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U490/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[101\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[101\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[101\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U423/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[106\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[106\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[106\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U119/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[108\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[108\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[108\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U421/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[132\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[132\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[132\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U578/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[131\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[131\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[131\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U578/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[131\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U231/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[131\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[131\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U175/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[130\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[130\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[130\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U176/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[130\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U228/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[130\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[130\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U618/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[128\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[128\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[128\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U572/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[145\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[145\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[145\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U542/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[150\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[150\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[150\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U542/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[150\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[150\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[150\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U508/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[152\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[152\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[152\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U572/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[145\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[145\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[145\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U622/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[149\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[149\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[149\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U507/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[148\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[148\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[148\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U508/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[152\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U87/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[152\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[152\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U622/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[149\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[149\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[149\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U554/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[153\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[153\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[153\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U507/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[148\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[148\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[148\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U554/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[153\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[153\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[153\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U178/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[129\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[129\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[129\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U166/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[136\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[136\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[136\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U613/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[133\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[133\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[133\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U506/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[147\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[147\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[147\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U178/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[129\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U231/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[129\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[129\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U514/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[151\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[151\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[151\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U166/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[136\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U228/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[136\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[136\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U620/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[146\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[146\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[146\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U613/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[133\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U235/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[133\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[133\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U506/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[147\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U225/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[147\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[147\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U514/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[151\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U228/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[151\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[151\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U620/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[146\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U234/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[146\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[146\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U125/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[143\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[143\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[143\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U493/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[144\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[144\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[144\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U125/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[143\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U87/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[143\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[143\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U493/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[144\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U87/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[144\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[144\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U620/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[146\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[146\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[146\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U506/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[147\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[147\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[147\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U543/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[155\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[155\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[155\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U511/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[141\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[141\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[141\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U506/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[147\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[147\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[147\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U622/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[149\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[149\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[149\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U514/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[151\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[151\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[151\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U509/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[142\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[142\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[142\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U421/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[132\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[132\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[132\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U617/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[134\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[134\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[134\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U511/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[141\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U232/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[141\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[141\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U421/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[132\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U236/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[132\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[132\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U509/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[142\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[142\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[142\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U617/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[134\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U230/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[134\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[134\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U507/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[148\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[148\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[148\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U622/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[149\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U228/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[149\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[149\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U542/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[150\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[150\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[150\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U510/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[139\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[139\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[139\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U554/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[153\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[153\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[153\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U507/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[148\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U224/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[148\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[148\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U122/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[137\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[137\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[137\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U508/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[152\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[152\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[152\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U542/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[150\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U224/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[150\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[150\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U510/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[139\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U225/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[139\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[139\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U554/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[153\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U234/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[153\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[153\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U122/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[137\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U226/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[137\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[137\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U508/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[152\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U226/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[152\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[152\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U618/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[128\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[128\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[128\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U543/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[155\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[155\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[155\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U543/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[155\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U224/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[155\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[155\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U619/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[140\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[140\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[140\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U618/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[128\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U227/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[128\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[128\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U111/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[135\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[135\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[135\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U619/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[140\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U232/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[140\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[140\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U572/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[145\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[145\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[145\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U111/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[135\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U224/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[135\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[135\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U572/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[145\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U228/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[145\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[145\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U125/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[143\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[143\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[143\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U493/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[144\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[144\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[144\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U125/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[143\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U236/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[143\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[143\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U493/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[144\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U234/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[144\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[144\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U509/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[142\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[142\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[142\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U509/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[142\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U227/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[142\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[142\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U422/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[138\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[138\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[138\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U122/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[137\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[137\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[137\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U111/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[135\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[135\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[135\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U122/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[137\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U87/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[137\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[137\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U111/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[135\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[135\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[135\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U422/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[138\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U227/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[138\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[138\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U175/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[130\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[130\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[130\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U510/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[139\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[139\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[139\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U617/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[134\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[134\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[134\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U166/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[136\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[136\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[136\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U578/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[131\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[131\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[131\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U174/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[130\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[130\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[130\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U613/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[133\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[133\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[133\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U510/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[139\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[139\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[139\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U511/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[141\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[141\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[141\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U166/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[136\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U87/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[136\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[136\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U578/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[131\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[131\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[131\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U511/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[141\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[141\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[141\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U619/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[140\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[140\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[140\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U422/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[138\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[138\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[138\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U422/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[138\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[138\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[138\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U515/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[5\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U523/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[9\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U600/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[10\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[10\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U522/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[20\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[20\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[20\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U579/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[21\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[21\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[21\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U524/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[31\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[31\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[31\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U490/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[101\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[101\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[101\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U423/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[106\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[106\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[106\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U119/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[108\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[108\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[108\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U544/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[117\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[117\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[117\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U515/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[5\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U523/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[9\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U600/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[10\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[10\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U522/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[20\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[20\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[20\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U579/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[21\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[21\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[21\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U524/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[31\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[31\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[31\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U490/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[101\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[101\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[101\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U423/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[106\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[106\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[106\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U119/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[108\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[108\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[108\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U544/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[117\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[117\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[117\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U515/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[5\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U523/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[9\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U600/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[10\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[10\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U522/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[20\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[20\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[20\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U579/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[21\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[21\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[21\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U524/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[31\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[31\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[31\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U490/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[101\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[101\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[101\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U423/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[106\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[106\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[106\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U119/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[108\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[108\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[108\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U544/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[117\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[117\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[117\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U515/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U225/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[5\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[5\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U523/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U234/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[9\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U600/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U234/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[10\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[10\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U522/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[20\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U234/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[20\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[20\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U579/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[21\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U227/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[21\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[21\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U524/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[31\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U228/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[31\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[31\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U490/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[101\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U234/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[101\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[101\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U423/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[106\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U231/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[106\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[106\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U119/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[108\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U227/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[108\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[108\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U544/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[117\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U235/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[117\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[117\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U619/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[140\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[140\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[140\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U591/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[0\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U591/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[0\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U599/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[1\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U584/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[2\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U525/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[3\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U570/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[4\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U561/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[6\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U526/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[7\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U428/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[8\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U523/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[9\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U611/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[11\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[11\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U491/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[12\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[12\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U516/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[13\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[13\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U604/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[14\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[14\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U512/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[15\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[15\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U598/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[16\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[16\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U562/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[17\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[17\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U527/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[18\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[18\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[18\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U547/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[19\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[19\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[19\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U528/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[22\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[22\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[22\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U567/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[23\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[23\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[23\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U580/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[24\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[24\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[24\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U581/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[25\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[25\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[25\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U594/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[26\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[26\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[26\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U582/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[27\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[27\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[27\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U517/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[28\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[28\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[28\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U597/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[29\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[29\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[29\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U916/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[30\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[30\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[30\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U524/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[31\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[31\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[31\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U429/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[32\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[32\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[32\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U529/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[33\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[33\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[33\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U573/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[34\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[34\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[34\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U530/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[35\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[35\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[35\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U577/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[36\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[36\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[36\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U531/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[37\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[37\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[37\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U513/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[38\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[38\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[38\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U532/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[39\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[39\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[39\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U914/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[40\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[40\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[40\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U430/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[41\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[41\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[41\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U188/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[42\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[42\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[42\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U595/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[43\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[43\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[43\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U546/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[44\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[44\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[44\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U431/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[45\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[45\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[45\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U549/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[46\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[46\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[46\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U533/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[47\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[47\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[47\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U569/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[48\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[48\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[48\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U169/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[49\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[49\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[49\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U432/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[50\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[50\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[50\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U433/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[51\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[51\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[51\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U566/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[52\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[52\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[52\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U574/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[53\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[53\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[53\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U518/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[54\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[54\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[54\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U434/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[55\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[55\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[55\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U435/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[56\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[56\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[56\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U436/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[57\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[57\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[57\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U565/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[58\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[58\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[58\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U603/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[59\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[59\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[59\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U519/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[60\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[60\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[60\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U583/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[61\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[61\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[61\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U182/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[62\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[62\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[62\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U726/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[63\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[63\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[63\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U560/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[64\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[64\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[64\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U628/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[65\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[65\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[65\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U615/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[67\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[67\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[67\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U437/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[69\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[69\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[69\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U503/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[70\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[70\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[70\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U438/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[72\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[72\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[72\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U520/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[74\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[74\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[74\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U504/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[75\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[75\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[75\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U534/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[77\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[77\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[77\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U439/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[78\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[78\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[78\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U585/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[79\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[79\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[79\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U586/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[80\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[80\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[80\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U587/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[81\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[81\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[81\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U492/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[82\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[82\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[82\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U535/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[83\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[83\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[83\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U536/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[84\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[84\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[84\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U440/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[85\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[85\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[85\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U601/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[86\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[86\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[86\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U550/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[87\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[87\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[87\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U568/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[88\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[88\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[88\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U537/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[90\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[90\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[90\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U498/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[91\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[91\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[91\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U545/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[92\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[92\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[92\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U588/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[95\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[95\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[95\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U477/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[96\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[96\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[96\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U521/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[97\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[97\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[97\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U538/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[98\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[98\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[98\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U441/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[99\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[99\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[99\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U551/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[100\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[100\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[100\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U552/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[102\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[102\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[102\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U602/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[103\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[103\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[103\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U571/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[104\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[104\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[104\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U104/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[105\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[105\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[105\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U442/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[107\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[107\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[107\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U614/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[109\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[109\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[109\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U609/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[110\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[110\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[110\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U105/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[111\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[111\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[111\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U548/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[112\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[112\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[112\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U589/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[113\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[113\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[113\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U443/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[114\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[114\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[114\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U444/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[115\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[115\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[115\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U539/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[116\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[116\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[116\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U544/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[117\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[117\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[117\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U540/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[118\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[118\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[118\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U596/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[119\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[119\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[119\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U541/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[120\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[120\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[120\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U553/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[121\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[121\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[121\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U446/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[122\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[122\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[122\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U563/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[123\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[123\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[123\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U564/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[124\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[124\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[124\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U180/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[125\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[125\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[125\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U593/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[126\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[126\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[126\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U590/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[127\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[127\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[127\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U505/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[154\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[154\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[154\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U599/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U295/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[1\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U584/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U299/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[2\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U525/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U290/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[3\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U570/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U212/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[4\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U561/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U302/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[6\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U526/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U291/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[7\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U428/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U290/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[8\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U523/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U301/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[9\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U611/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U300/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[11\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[11\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U491/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U294/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[12\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[12\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U516/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U293/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[13\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[13\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U604/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U296/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[14\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[14\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U512/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U299/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[15\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[15\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U598/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U291/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[16\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[16\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U562/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U299/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[17\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[17\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U527/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[18\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U296/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[18\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[18\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U547/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[19\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U294/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[19\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[19\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U528/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[22\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U290/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[22\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[22\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U567/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[23\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U291/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[23\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[23\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U580/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[24\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U298/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[24\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[24\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U581/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[25\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U298/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[25\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[25\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U594/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[26\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U300/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[26\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[26\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U582/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[27\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U302/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[27\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[27\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U517/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[28\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U295/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[28\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[28\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U597/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[29\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U301/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[29\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[29\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U916/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[30\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U293/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[30\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[30\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U524/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[31\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U290/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[31\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[31\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U429/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[32\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U290/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[32\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[32\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U529/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[33\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U300/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[33\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[33\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U573/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[34\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U295/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[34\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[34\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U530/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[35\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U301/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[35\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[35\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U577/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[36\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U300/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[36\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[36\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U531/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[37\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U293/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[37\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[37\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U513/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[38\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U293/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[38\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[38\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U532/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[39\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U300/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[39\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[39\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U914/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[40\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U302/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[40\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[40\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U430/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[41\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U301/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[41\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[41\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U188/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[42\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U296/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[42\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[42\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U595/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[43\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U295/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[43\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[43\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U546/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[44\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U212/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[44\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[44\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U431/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[45\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U212/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[45\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[45\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U549/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[46\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U291/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[46\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[46\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U533/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[47\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U301/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[47\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[47\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U569/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[48\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U298/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[48\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[48\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U169/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[49\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U298/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[49\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[49\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U432/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[50\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U300/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[50\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[50\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U433/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[51\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U212/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[51\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[51\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U566/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[52\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U290/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[52\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[52\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U574/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[53\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U212/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[53\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[53\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U518/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[54\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U212/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[54\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[54\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U434/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[55\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U299/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[55\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[55\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U435/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[56\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U300/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[56\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[56\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U436/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[57\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U302/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[57\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[57\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U565/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[58\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U212/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[58\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[58\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U603/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[59\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U300/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[59\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[59\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U519/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[60\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U299/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[60\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[60\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U583/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[61\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U298/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[61\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[61\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U182/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[62\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U294/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[62\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[62\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U726/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[63\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U295/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[63\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[63\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U560/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[64\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U291/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[64\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[64\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U628/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[65\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U299/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[65\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[65\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U615/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[67\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U296/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[67\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[67\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U437/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[69\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U296/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[69\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[69\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U503/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[70\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U291/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[70\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[70\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U438/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[72\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U294/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[72\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[72\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U520/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[74\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U296/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[74\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[74\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U504/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[75\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U301/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[75\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[75\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U534/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[77\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U299/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[77\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[77\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U439/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[78\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U290/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[78\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[78\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U585/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[79\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U300/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[79\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[79\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U586/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[80\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U301/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[80\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[80\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U587/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[81\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U298/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[81\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[81\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U492/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[82\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U290/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[82\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[82\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U535/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[83\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U302/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[83\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[83\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U536/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[84\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U298/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[84\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[84\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U440/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[85\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U290/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[85\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[85\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U601/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[86\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U294/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[86\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[86\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U550/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[87\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U294/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[87\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[87\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U568/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[88\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U291/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[88\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[88\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U537/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[90\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U300/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[90\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[90\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U498/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[91\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U293/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[91\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[91\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U545/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[92\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U295/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[92\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[92\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U588/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[95\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U293/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[95\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[95\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U477/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[96\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U291/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[96\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[96\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U521/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[97\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U300/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[97\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[97\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U538/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[98\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U290/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[98\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[98\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U441/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[99\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U296/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[99\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[99\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U551/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[100\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U299/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[100\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[100\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U552/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[102\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U293/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[102\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[102\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U602/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[103\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U299/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[103\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[103\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U571/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[104\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U302/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[104\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[104\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U104/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[105\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U301/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[105\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[105\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U442/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[107\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U294/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[107\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[107\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U614/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[109\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U295/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[109\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[109\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U609/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[110\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U300/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[110\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[110\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U105/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[111\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U212/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[111\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[111\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U548/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[112\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U294/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[112\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[112\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U589/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[113\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U295/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[113\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[113\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U443/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[114\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U302/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[114\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[114\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U444/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[115\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U302/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[115\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[115\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U539/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[116\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U212/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[116\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[116\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U544/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[117\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U291/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[117\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[117\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U540/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[118\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U293/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[118\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[118\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U596/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[119\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U299/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[119\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[119\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U541/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[120\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U294/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[120\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[120\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U553/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[121\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U293/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[121\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[121\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U446/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[122\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U298/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[122\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[122\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U563/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[123\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U294/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[123\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[123\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U564/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[124\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U302/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[124\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[124\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U180/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[125\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U296/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[125\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[125\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U593/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[126\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U299/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[126\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[126\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U590/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[127\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U302/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[127\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[127\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U505/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[154\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U296/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[154\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[154\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U591/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[0\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U599/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[1\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U584/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[2\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U525/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[3\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U570/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[4\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U561/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[6\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U526/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[7\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U428/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[8\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U523/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[9\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U611/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[11\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[11\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U491/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[12\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[12\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U516/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[13\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[13\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U604/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[14\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[14\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U512/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[15\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[15\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U598/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[16\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[16\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U562/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[17\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[17\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U527/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[18\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[18\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[18\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U547/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[19\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[19\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[19\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U528/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[22\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[22\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[22\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U567/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[23\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[23\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[23\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U580/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[24\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[24\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[24\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U581/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[25\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[25\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[25\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U594/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[26\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[26\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[26\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U582/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[27\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[27\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[27\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U517/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[28\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[28\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[28\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U597/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[29\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[29\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[29\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U916/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[30\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[30\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[30\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U524/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[31\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[31\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[31\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U429/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[32\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[32\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[32\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U529/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[33\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[33\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[33\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U573/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[34\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[34\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[34\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U530/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[35\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[35\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[35\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U577/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[36\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[36\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[36\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U531/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[37\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[37\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[37\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U513/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[38\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[38\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[38\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U532/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[39\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[39\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[39\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U914/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[40\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[40\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[40\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U430/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[41\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[41\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[41\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U188/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[42\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[42\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[42\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U595/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[43\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[43\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[43\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U546/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[44\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[44\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[44\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U431/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[45\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[45\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[45\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U549/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[46\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[46\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[46\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U533/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[47\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[47\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[47\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U569/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[48\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[48\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[48\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U169/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[49\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[49\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[49\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U432/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[50\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[50\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[50\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U433/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[51\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[51\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[51\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U566/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[52\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[52\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[52\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U574/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[53\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[53\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[53\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U518/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[54\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[54\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[54\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U434/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[55\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[55\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[55\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U435/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[56\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[56\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[56\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U436/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[57\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[57\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[57\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U565/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[58\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[58\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[58\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U603/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[59\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[59\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[59\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U519/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[60\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[60\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[60\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U583/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[61\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[61\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[61\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U182/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[62\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[62\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[62\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U726/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[63\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[63\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[63\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U560/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[64\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[64\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[64\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U628/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[65\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[65\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[65\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U615/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[67\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[67\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[67\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U437/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[69\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[69\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[69\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U503/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[70\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[70\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[70\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U520/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[74\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[74\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[74\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U504/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[75\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[75\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[75\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U534/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[77\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[77\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[77\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U439/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[78\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[78\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[78\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U585/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[79\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[79\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[79\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U586/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[80\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[80\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[80\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U587/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[81\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[81\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[81\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U492/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[82\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[82\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[82\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U535/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[83\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[83\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[83\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U536/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[84\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[84\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[84\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U440/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[85\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[85\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[85\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U601/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[86\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[86\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[86\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U550/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[87\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[87\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[87\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U568/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[88\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[88\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[88\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U537/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[90\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[90\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[90\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U498/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[91\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[91\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[91\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U545/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[92\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[92\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[92\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U588/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[95\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[95\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[95\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U477/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[96\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[96\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[96\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U521/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[97\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[97\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[97\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U538/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[98\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[98\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[98\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U441/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[99\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[99\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[99\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U551/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[100\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[100\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[100\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U552/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[102\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[102\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[102\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U602/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[103\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[103\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[103\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U571/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[104\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[104\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[104\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U104/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[105\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[105\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[105\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U442/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[107\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[107\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[107\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U614/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[109\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[109\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[109\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U609/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[110\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[110\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[110\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U105/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[111\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[111\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[111\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U548/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[112\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[112\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[112\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U589/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[113\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[113\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[113\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U443/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[114\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[114\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[114\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U444/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[115\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U161/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[115\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[115\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U539/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[116\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[116\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[116\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U544/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[117\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[117\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[117\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U540/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[118\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[118\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[118\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U596/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[119\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[119\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[119\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U541/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[120\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[120\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[120\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U553/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[121\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[121\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[121\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U446/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[122\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[122\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[122\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U563/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[123\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[123\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[123\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U564/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[124\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[124\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[124\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U593/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[126\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[126\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[126\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U590/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[127\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[127\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[127\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U505/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[154\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[154\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[154\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U591/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[0\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U599/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[1\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U584/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[2\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U525/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[3\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U570/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[4\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U561/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[6\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U526/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[7\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U428/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[8\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U523/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[9\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[9\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U611/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[11\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[11\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U491/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[12\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[12\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U516/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[13\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[13\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U604/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[14\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[14\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U512/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[15\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[15\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U598/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[16\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[16\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U562/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[17\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[17\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U527/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[18\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[18\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[18\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U547/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[19\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[19\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[19\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U528/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[22\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[22\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[22\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U567/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[23\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[23\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[23\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U580/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[24\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[24\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[24\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U581/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[25\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[25\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[25\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U594/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[26\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[26\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[26\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U582/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[27\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[27\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[27\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U517/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[28\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[28\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[28\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U597/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[29\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[29\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[29\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U916/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[30\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[30\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[30\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U524/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[31\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[31\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[31\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U429/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[32\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[32\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[32\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U529/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[33\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[33\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[33\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U573/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[34\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[34\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[34\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U530/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[35\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[35\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[35\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U577/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[36\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[36\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[36\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U531/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[37\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[37\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[37\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U513/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[38\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[38\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[38\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U532/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[39\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[39\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[39\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U914/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[40\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[40\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[40\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U430/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[41\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[41\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[41\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U188/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[42\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[42\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[42\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U595/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[43\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[43\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[43\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U546/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[44\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[44\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[44\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U431/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[45\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[45\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[45\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U549/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[46\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[46\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[46\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U533/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[47\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[47\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[47\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U569/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[48\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[48\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[48\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U169/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[49\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[49\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[49\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U432/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[50\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[50\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[50\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U433/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[51\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[51\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[51\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U566/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[52\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[52\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[52\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U574/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[53\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[53\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[53\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U518/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[54\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[54\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[54\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U434/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[55\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[55\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[55\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U435/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[56\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[56\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[56\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U436/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[57\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[57\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[57\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U565/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[58\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[58\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[58\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U603/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[59\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[59\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[59\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U519/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[60\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[60\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[60\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U583/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[61\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[61\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[61\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U182/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[62\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[62\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[62\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U726/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[63\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[63\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[63\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U560/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[64\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[64\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[64\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U628/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[65\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[65\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[65\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U615/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[67\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[67\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[67\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U437/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[69\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[69\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[69\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U503/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[70\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[70\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[70\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U438/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[72\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[72\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[72\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U520/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[74\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[74\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[74\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U504/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[75\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[75\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[75\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U534/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[77\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[77\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[77\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U439/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[78\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[78\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[78\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U585/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[79\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[79\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[79\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U586/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[80\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[80\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[80\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U587/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[81\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[81\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[81\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U492/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[82\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[82\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[82\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U535/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[83\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[83\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[83\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U536/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[84\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[84\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[84\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U440/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[85\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[85\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[85\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U601/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[86\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[86\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[86\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U550/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[87\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[87\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[87\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U568/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[88\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[88\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[88\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U537/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[90\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[90\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[90\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U498/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[91\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[91\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[91\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U545/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[92\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[92\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[92\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U588/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[95\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[95\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[95\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U477/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[96\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[96\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[96\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U521/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[97\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[97\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[97\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U538/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[98\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[98\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[98\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U441/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[99\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[99\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[99\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U551/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[100\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[100\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[100\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U552/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[102\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[102\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[102\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U602/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[103\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[103\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[103\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U571/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[104\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[104\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[104\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U104/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[105\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[105\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[105\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U442/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[107\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[107\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[107\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U614/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[109\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[109\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[109\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U609/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[110\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[110\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[110\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U105/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[111\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[111\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[111\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U548/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[112\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[112\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[112\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U589/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[113\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[113\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[113\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U443/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[114\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[114\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[114\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U444/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[115\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[115\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[115\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U539/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[116\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[116\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[116\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U544/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[117\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[117\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[117\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U540/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[118\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[118\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[118\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U596/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[119\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[119\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[119\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U541/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[120\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[120\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[120\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U553/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[121\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[121\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[121\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U446/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[122\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[122\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[122\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U563/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[123\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[123\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[123\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U564/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[124\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[124\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[124\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U180/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[125\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[125\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[125\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U593/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[126\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[126\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[126\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U590/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[127\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[127\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[127\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U505/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[154\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[154\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[154\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U591/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[0\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U599/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[1\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U584/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[2\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U525/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[3\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U570/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[4\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U561/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[6\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U526/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[7\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U428/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[8\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U611/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[11\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[11\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U491/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[12\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[12\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U516/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[13\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[13\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U604/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[14\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[14\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U512/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[15\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[15\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U598/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[16\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[16\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U562/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[17\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[17\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U527/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[18\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[18\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[18\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U547/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[19\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[19\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[19\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U528/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[22\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[22\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[22\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U567/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[23\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[23\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[23\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U580/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[24\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[24\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[24\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U581/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[25\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[25\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[25\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U594/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[26\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[26\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[26\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U582/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[27\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[27\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[27\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U517/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[28\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[28\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[28\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U597/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[29\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[29\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[29\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U916/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[30\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[30\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[30\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U429/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[32\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[32\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[32\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U529/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[33\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[33\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[33\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U573/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[34\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[34\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[34\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U530/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[35\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[35\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[35\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U577/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[36\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[36\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[36\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U531/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[37\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[37\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[37\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U513/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[38\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[38\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[38\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U532/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[39\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[39\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[39\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U914/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[40\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[40\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[40\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U430/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[41\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[41\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[41\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U188/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[42\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[42\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[42\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U595/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[43\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[43\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[43\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U546/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[44\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[44\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[44\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U431/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[45\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[45\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[45\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U549/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[46\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[46\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[46\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U533/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[47\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[47\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[47\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U569/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[48\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[48\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[48\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U169/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[49\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[49\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[49\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U432/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[50\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[50\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[50\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U433/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[51\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[51\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[51\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U566/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[52\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[52\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[52\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U574/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[53\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[53\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[53\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U518/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[54\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[54\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[54\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U434/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[55\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[55\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[55\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U435/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[56\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[56\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[56\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U436/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[57\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[57\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[57\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U565/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[58\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[58\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[58\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U603/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[59\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[59\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[59\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U519/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[60\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[60\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[60\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U583/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[61\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[61\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[61\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U182/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[62\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[62\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[62\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U726/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[63\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[63\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[63\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U560/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[64\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[64\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[64\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U628/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[65\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[65\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[65\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U615/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[67\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[67\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[67\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U437/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[69\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[69\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[69\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U503/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[70\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[70\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[70\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U438/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[72\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[72\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[72\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U520/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[74\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[74\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[74\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U504/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[75\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[75\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[75\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U534/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[77\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[77\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[77\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U439/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[78\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[78\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[78\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U585/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[79\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[79\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[79\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U586/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[80\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[80\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[80\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U587/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[81\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[81\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[81\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U492/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[82\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[82\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[82\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U535/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[83\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[83\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[83\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U536/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[84\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[84\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[84\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U440/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[85\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[85\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[85\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U601/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[86\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[86\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[86\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U550/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[87\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[87\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[87\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U568/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[88\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[88\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[88\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U537/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[90\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[90\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[90\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U498/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[91\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[91\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[91\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U545/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[92\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[92\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[92\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U588/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[95\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[95\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[95\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U477/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[96\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[96\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[96\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U521/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[97\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[97\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[97\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U538/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[98\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[98\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[98\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U441/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[99\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[99\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[99\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U551/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[100\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[100\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[100\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U552/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[102\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[102\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[102\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U602/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[103\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[103\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[103\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U571/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[104\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[104\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[104\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U104/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[105\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[105\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[105\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U442/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[107\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[107\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[107\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U614/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[109\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[109\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[109\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U609/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[110\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[110\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[110\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U105/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[111\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[111\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[111\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U548/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[112\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[112\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[112\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U589/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[113\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[113\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[113\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U443/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[114\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[114\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[114\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U444/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[115\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[115\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[115\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U539/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[116\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[116\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[116\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U540/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[118\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[118\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[118\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U596/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[119\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[119\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[119\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U541/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[120\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[120\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[120\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U553/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[121\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[121\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[121\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U446/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[122\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[122\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[122\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U563/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[123\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[123\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[123\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U564/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[124\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[124\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[124\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U180/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[125\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[125\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[125\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U593/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[126\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[126\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[126\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U590/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[127\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[127\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[127\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U505/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[154\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[154\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[154\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U599/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[1\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U584/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[2\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U525/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[3\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U570/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[4\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U561/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[6\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U526/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[7\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U428/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[8\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U611/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[11\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[11\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U491/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[12\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[12\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U516/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[13\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[13\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U604/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[14\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[14\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U512/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[15\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[15\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U598/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[16\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[16\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U562/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[17\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[17\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U527/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[18\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[18\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[18\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U547/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[19\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[19\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[19\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U528/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[22\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[22\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[22\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U567/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[23\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[23\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[23\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U580/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[24\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[24\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[24\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U581/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[25\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[25\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[25\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U594/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[26\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[26\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[26\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U582/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[27\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[27\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[27\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U517/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[28\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[28\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[28\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U597/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[29\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[29\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[29\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U916/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[30\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[30\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[30\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U429/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[32\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[32\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[32\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U529/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[33\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[33\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[33\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U573/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[34\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[34\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[34\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U530/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[35\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[35\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[35\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U577/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[36\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[36\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[36\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U531/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[37\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[37\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[37\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U513/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[38\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[38\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[38\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U532/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[39\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[39\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[39\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U914/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[40\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[40\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[40\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U430/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[41\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[41\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[41\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U188/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[42\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[42\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[42\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U595/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[43\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[43\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[43\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U546/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[44\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[44\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[44\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U431/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[45\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[45\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[45\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U549/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[46\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[46\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[46\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U533/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[47\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[47\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[47\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U569/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[48\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[48\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[48\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U169/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[49\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[49\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[49\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U432/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[50\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[50\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[50\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U433/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[51\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[51\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[51\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U566/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[52\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[52\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[52\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U574/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[53\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[53\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[53\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U518/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[54\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[54\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[54\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U434/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[55\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[55\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[55\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U435/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[56\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[56\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[56\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U436/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[57\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[57\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[57\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U565/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[58\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[58\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[58\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U603/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[59\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[59\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[59\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U519/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[60\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[60\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[60\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U583/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[61\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[61\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[61\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U182/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[62\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[62\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[62\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U726/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[63\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[63\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[63\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U560/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[64\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[64\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[64\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U628/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[65\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[65\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[65\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U615/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[67\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[67\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[67\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U437/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[69\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[69\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[69\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U503/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[70\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[70\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[70\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U438/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[72\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[72\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[72\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U520/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[74\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[74\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[74\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U504/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[75\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[75\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[75\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U534/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[77\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[77\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[77\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U439/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[78\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[78\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[78\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U585/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[79\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[79\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[79\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U586/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[80\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[80\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[80\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U587/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[81\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[81\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[81\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U492/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[82\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[82\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[82\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U535/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[83\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[83\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[83\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U536/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[84\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[84\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[84\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U440/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[85\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[85\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[85\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U601/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[86\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[86\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[86\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U550/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[87\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[87\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[87\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U568/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[88\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[88\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[88\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U537/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[90\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[90\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[90\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U498/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[91\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[91\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[91\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U545/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[92\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[92\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[92\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U588/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[95\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[95\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[95\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U477/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[96\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[96\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[96\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U521/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[97\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[97\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[97\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U538/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[98\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[98\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[98\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U441/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[99\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[99\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[99\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U551/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[100\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[100\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[100\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U552/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[102\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[102\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[102\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U602/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[103\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[103\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[103\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U571/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[104\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[104\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[104\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U104/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[105\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[105\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[105\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U442/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[107\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[107\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[107\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U614/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[109\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[109\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[109\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U609/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[110\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[110\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[110\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U105/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[111\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[111\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[111\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U548/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[112\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[112\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[112\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U589/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[113\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[113\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[113\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U443/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[114\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[114\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[114\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U444/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[115\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U474/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[115\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[115\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U539/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[116\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[116\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[116\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U540/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[118\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[118\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[118\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U596/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[119\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[119\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[119\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U541/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[120\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[120\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[120\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U553/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[121\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[121\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[121\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U446/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[122\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[122\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[122\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U563/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[123\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[123\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[123\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U564/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[124\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[124\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[124\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U180/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[125\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U475/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[125\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[125\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U593/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[126\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[126\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[126\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U590/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[127\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[127\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[127\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U505/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[154\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U184/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[154\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[154\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U591/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[0\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U599/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[1\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U584/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[2\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U525/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[3\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U570/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[4\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U561/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[6\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U526/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[7\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U428/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[8\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U611/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[11\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[11\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U491/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[12\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[12\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U516/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[13\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[13\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U604/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[14\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[14\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U512/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[15\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[15\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U598/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[16\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[16\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U562/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[17\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[17\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U527/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[18\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[18\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[18\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U547/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[19\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[19\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[19\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U528/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[22\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[22\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[22\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U567/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[23\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[23\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[23\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U580/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[24\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[24\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[24\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U581/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[25\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[25\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[25\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U594/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[26\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[26\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[26\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U582/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[27\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[27\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[27\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U517/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[28\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[28\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[28\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U597/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[29\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[29\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[29\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U916/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[30\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[30\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[30\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U429/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[32\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[32\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[32\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U529/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[33\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[33\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[33\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U573/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[34\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[34\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[34\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U530/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[35\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[35\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[35\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U577/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[36\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[36\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[36\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U531/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[37\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[37\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[37\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U513/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[38\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[38\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[38\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U532/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[39\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[39\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[39\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U914/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[40\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[40\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[40\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U430/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[41\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[41\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[41\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U595/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[43\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[43\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[43\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U546/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[44\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[44\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[44\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U431/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[45\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[45\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[45\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U549/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[46\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[46\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[46\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U533/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[47\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[47\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[47\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U569/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[48\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[48\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[48\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U169/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[49\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[49\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[49\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U432/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[50\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[50\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[50\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U433/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[51\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[51\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[51\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U566/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[52\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[52\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[52\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U574/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[53\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[53\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[53\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U518/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[54\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[54\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[54\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U434/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[55\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[55\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[55\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U435/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[56\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[56\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[56\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U436/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[57\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[57\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[57\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U565/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[58\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[58\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[58\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U603/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[59\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[59\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[59\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U519/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[60\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[60\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[60\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U583/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[61\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[61\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[61\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U182/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[62\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[62\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[62\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U726/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[63\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[63\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[63\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U560/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[64\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[64\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[64\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U628/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[65\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[65\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[65\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U615/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[67\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[67\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[67\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U437/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[69\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[69\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[69\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U503/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[70\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[70\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[70\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U438/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[72\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[72\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[72\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U520/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[74\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[74\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[74\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U504/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[75\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[75\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[75\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U534/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[77\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[77\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[77\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U439/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[78\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[78\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[78\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U585/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[79\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[79\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[79\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U586/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[80\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[80\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[80\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U587/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[81\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[81\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[81\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U492/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[82\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[82\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[82\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U535/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[83\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[83\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[83\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U536/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[84\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[84\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[84\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U601/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[86\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[86\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[86\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U550/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[87\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[87\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[87\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U568/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[88\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[88\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[88\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U537/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[90\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[90\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[90\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U498/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[91\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[91\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[91\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U545/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[92\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[92\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[92\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U588/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[95\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[95\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[95\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U477/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[96\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[96\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[96\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U521/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[97\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[97\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[97\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U538/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[98\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[98\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[98\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U441/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[99\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[99\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[99\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U551/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[100\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[100\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[100\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U552/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[102\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[102\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[102\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U602/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[103\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[103\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[103\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U571/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[104\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[104\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[104\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U104/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[105\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[105\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[105\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U442/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[107\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[107\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[107\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U614/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[109\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[109\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[109\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U609/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[110\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[110\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[110\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U548/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[112\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[112\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[112\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U589/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[113\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[113\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[113\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U443/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[114\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[114\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[114\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U444/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[115\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[115\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[115\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U539/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[116\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[116\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[116\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U540/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[118\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[118\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[118\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U596/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[119\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[119\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[119\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U541/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[120\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[120\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[120\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U553/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[121\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[121\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[121\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U446/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[122\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[122\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[122\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U563/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[123\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[123\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[123\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U564/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[124\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[124\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[124\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U180/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[125\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[125\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[125\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U593/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[126\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[126\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[126\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U590/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[127\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[127\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[127\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U505/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[154\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[154\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[154\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U591/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U231/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[0\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U599/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U224/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[1\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[1\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U584/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U230/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[2\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[2\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U525/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U231/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[3\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[3\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U570/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U232/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[4\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[4\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U561/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U231/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[6\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[6\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U526/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U234/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[7\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[7\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U428/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U230/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[8\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[8\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U611/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U232/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[11\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[11\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U491/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U230/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[12\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[12\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U516/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U232/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[13\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[13\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U604/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U224/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[14\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[14\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U512/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U224/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[15\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[15\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U598/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U225/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[16\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[16\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U562/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U227/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[17\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[17\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U527/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[18\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U236/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[18\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[18\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U547/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[19\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U235/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[19\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[19\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U528/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[22\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U235/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[22\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[22\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U567/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[23\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U236/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[23\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[23\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U580/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[24\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U235/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[24\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[24\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U581/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[25\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U236/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[25\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[25\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U594/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[26\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U231/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[26\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[26\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U582/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[27\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U228/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[27\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[27\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U517/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[28\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U236/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[28\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[28\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U597/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[29\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U231/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[29\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[29\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U916/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[30\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U232/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[30\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[30\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U429/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[32\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U236/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[32\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[32\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U529/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[33\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U226/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[33\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[33\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U573/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[34\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U235/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[34\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[34\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U530/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[35\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U234/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[35\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[35\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U577/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[36\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U235/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[36\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[36\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U531/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[37\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U236/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[37\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[37\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U513/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[38\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U231/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[38\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[38\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U532/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[39\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U232/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[39\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[39\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U914/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[40\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U232/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[40\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[40\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U430/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[41\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U228/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[41\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[41\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U188/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[42\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U226/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[42\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[42\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U595/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[43\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U225/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[43\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[43\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U546/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[44\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U231/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[44\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[44\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U431/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[45\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U224/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[45\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[45\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U549/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[46\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U228/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[46\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[46\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U533/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[47\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U225/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[47\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[47\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U569/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[48\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U230/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[48\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[48\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U169/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[49\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U232/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[49\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[49\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U432/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[50\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U230/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[50\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[50\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U433/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[51\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U224/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[51\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[51\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U566/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[52\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U235/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[52\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[52\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U574/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[53\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U230/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[53\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[53\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U518/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[54\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U231/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[54\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[54\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U434/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[55\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U228/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[55\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[55\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U435/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[56\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U230/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[56\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[56\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U436/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[57\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U226/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[57\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[57\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U565/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[58\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U231/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[58\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[58\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U603/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[59\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U230/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[59\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[59\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U519/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[60\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U231/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[60\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[60\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U583/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[61\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U226/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[61\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[61\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U182/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[62\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U232/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[62\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[62\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U726/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[63\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U234/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[63\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[63\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U560/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[64\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U227/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[64\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[64\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U628/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[65\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U235/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[65\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[65\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U615/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[67\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U225/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[67\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[67\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U437/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[69\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U226/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[69\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[69\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U503/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[70\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U236/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[70\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[70\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U438/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[72\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U228/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[72\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[72\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U520/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[74\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U227/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[74\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[74\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U504/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[75\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U234/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[75\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[75\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U534/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[77\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U226/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[77\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[77\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U439/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[78\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U227/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[78\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[78\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U585/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[79\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U236/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[79\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[79\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U586/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[80\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U225/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[80\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[80\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U587/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[81\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U232/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[81\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[81\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U492/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[82\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U225/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[82\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[82\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U535/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[83\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U224/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[83\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[83\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U536/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[84\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U234/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[84\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[84\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U440/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[85\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U232/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[85\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[85\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U601/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[86\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U236/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[86\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[86\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U550/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[87\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U226/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[87\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[87\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U568/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[88\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U230/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[88\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[88\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U537/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[90\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U230/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[90\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[90\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U498/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[91\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U225/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[91\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[91\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U545/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[92\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U225/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[92\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[92\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U588/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[95\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U232/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[95\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[95\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U477/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[96\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U225/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[96\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[96\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U521/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[97\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U236/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[97\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[97\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U538/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[98\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U226/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[98\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[98\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U441/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[99\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U225/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[99\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[99\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U551/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[100\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U226/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[100\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[100\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U552/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[102\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U227/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[102\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[102\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U602/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[103\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U224/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[103\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[103\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U571/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[104\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U227/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[104\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[104\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U104/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[105\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U226/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[105\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[105\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U442/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[107\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U235/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[107\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[107\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U614/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[109\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U230/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[109\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[109\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U609/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[110\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U230/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[110\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[110\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U105/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[111\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U231/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[111\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[111\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U548/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[112\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U227/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[112\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[112\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U589/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[113\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U226/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[113\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[113\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U443/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[114\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U224/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[114\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[114\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U444/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[115\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U227/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[115\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[115\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U539/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[116\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U234/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[116\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[116\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U540/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[118\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U228/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[118\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[118\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U596/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[119\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U224/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[119\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[119\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U541/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[120\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U235/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[120\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[120\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U553/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[121\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U235/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[121\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[121\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U446/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[122\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U235/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[122\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[122\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U563/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[123\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U225/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[123\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[123\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U564/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[124\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U230/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[124\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[124\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U180/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[125\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U228/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[125\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[125\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U593/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[126\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U236/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[126\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[126\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U590/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[127\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U227/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[127\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[127\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U505/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[154\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U228/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[154\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[154\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U591/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U294/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[0\]/E (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[0\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U447/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[76\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[76\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[76\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[76\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[76\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[76\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[76\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U407/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[76\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[76\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[76\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[76\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[76\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[76\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[76\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U407/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[76\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[76\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[76\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[76\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[76\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[76\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[76\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U407/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[76\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U408/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[76\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[76\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[76\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[76\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[76\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[76\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U407/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[76\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[76\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U448/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[76\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[76\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[76\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[76\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[76\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[76\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[76\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U407/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[76\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[76\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[93\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[93\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[93\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[93\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[93\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U207/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[93\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U210/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[93\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[94\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[94\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[94\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[94\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[94\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U409/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[94\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U211/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[94\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[93\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[93\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[93\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[93\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[93\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U207/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[93\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U162/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[93\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[94\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[94\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[94\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[94\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[94\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U409/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[94\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[94\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U449/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[93\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[93\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[93\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[93\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[93\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[93\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[93\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U207/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[93\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U88/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[93\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[94\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[94\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[94\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[94\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[94\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U409/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[94\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U427/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[94\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[93\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[93\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[93\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[93\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[93\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U207/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[93\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U408/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[93\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[94\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[94\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[94\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[94\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[94\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U409/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[94\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U575/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[94\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[93\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[93\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[93\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[93\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[93\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U207/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[93\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[93\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[94\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[94\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[94\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[94\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[94\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U409/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[94\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[94\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[93\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[93\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[93\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[93\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[93\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U207/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[93\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U294/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[93\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U450/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[94\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[94\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[93\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[93\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[93\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[93\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[93\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U207/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[93\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[93\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[94\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[94\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[94\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[94\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[94\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U409/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[94\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U193/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[94\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U451/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[89\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[89\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[89\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[89\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[89\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[89\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[89\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U946/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[89\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U425/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[89\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[89\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[89\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[89\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[89\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[89\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U946/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[89\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U426/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[89\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[89\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[89\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[89\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[89\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[89\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U946/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[89\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U576/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[89\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[89\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[89\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[89\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[89\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[89\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U946/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[89\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U478/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[89\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U452/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[89\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[89\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[89\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[89\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[89\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[89\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[89\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U946/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[89\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U191/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[89\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U453/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[73\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[73\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U454/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[73\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[73\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U455/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[73\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[73\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U456/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[73\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[73\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U457/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[73\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[73\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U458/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[73\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[73\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U643/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[68\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[68\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U459/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[71\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[71\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[68\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[68\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[68\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[68\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[68\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U410/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[68\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U85/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[68\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U972/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[71\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[71\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U460/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[68\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[68\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U461/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[71\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[71\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U971/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[68\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[68\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U973/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[71\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[71\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U462/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[68\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[68\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U463/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[71\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[71\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U464/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[68\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[68\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[71\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[71\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[71\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[71\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[71\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U495/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[71\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U479/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[71\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U465/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[68\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[68\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[71\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[71\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[71\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[71\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[71\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U495/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[71\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U290/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[71\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[68\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[68\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[68\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[68\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[68\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U410/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[68\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U195/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[68\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[71\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[71\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[71\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[71\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[71\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U495/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[71\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U194/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[71\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U481/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[66\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[66\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U969/Y cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[66\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[66\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U466/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[66\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[66\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U970/Y cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[66\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[66\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U467/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[66\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[66\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[66\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[66\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[66\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[66\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[66\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U102/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[66\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U480/Y cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[66\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[66\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[66\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[66\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[66\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[66\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U102/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[66\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U296/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[66\]\/U3/S0 (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[66\]\/U3/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[66\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[66\]/CK (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[66\]/Q cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[66\]\/U3/A (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U102/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[66\]\/U3/B (0.000:0.000:0.000))
    (INTERCONNECT cache_controller_U/cache_sram_2way_U/U192/Y cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[66\]\/U3/S0 (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE U97)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.140:0.141:0.141) (0.161:0.161:0.161))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE U96)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.139:0.140:0.140) (0.165:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE U95)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.139:0.139) (0.163:0.163:0.163))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE U94)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.139:0.139:0.139) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE U93)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.141:0.141:0.141) (0.161:0.163:0.163))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE U92)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.297:0.297:0.297) (0.339:0.339:0.339))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U91)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.492:0.492:0.492) (0.415:0.415:0.415))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U90)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.203:0.203) (0.218:0.220:0.220))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U89)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.205:0.205) (0.218:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U88)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.200:0.205:0.205) (0.219:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U87)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.208:0.208) (0.218:0.224:0.224))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U86)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.203:0.203) (0.218:0.219:0.219))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE U85)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.139:0.139) (0.163:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U84)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.234:0.255:0.255) (0.240:0.254:0.254))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U83)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.198:0.199:0.199) (0.216:0.216:0.216))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE U82)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.156:0.156) (0.173:0.177:0.177))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U81)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.208:0.215:0.215) (0.223:0.227:0.227))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U80)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.206:0.206) (0.218:0.222:0.222))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U79)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.203:0.203) (0.218:0.223:0.223))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE U78)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.154:0.154) (0.170:0.173:0.173))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U77)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.234:0.255:0.255) (0.240:0.249:0.249))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE U76)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.161:0.161:0.161))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE U75)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.142:0.142:0.142) (0.172:0.172:0.172))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE U74)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.075:0.075:0.075) (0.050:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U73)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.207:0.207:0.207) (0.219:0.219:0.219))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U72)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.197:0.202:0.202) (0.212:0.216:0.216))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U71)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.208:0.213:0.213) (0.223:0.224:0.224))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U70)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.191:0.192:0.192) (0.210:0.210:0.210))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U69)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.454:0.454:0.454) (0.337:0.337:0.337))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE U68)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.036:0.037:0.037) (0.043:0.044:0.044))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE U67)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.141:0.141:0.141) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE U66)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.041:0.041) (0.053:0.053:0.053))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U65)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.198:0.199:0.199) (0.216:0.216:0.216))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE U64)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.148:0.148) (0.179:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE U63)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.101:0.101:0.101) (0.072:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE U62)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.286:0.287:0.287) (0.217:0.219:0.219))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U61)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.198:0.199:0.199) (0.216:0.216:0.216))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE U60)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.357:0.359:0.359) (0.263:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE U59)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.192:0.192:0.192))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE U58)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.122:0.122:0.122) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U57)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.234:0.255:0.255) (0.240:0.254:0.254))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX12")
  (INSTANCE U56)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.306:0.307:0.307) (0.322:0.324:0.324))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE U55)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.094:0.110:0.110) (0.076:0.090:0.090))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE U54)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.059:0.061:0.061) (0.044:0.046:0.046))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE U53)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.048:0.048:0.048) (0.037:0.038:0.038))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE U52)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.047:0.047:0.047) (0.050:0.053:0.053))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX16")
  (INSTANCE U51)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.249:0.250:0.250) (0.262:0.264:0.264))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE U50)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.366:0.367:0.367) (0.274:0.276:0.276))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX16")
  (INSTANCE U49)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.249:0.250:0.250) (0.262:0.264:0.264))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE U48)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.366:0.367:0.367) (0.274:0.276:0.276))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX16")
  (INSTANCE U47)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.249:0.250:0.250) (0.262:0.264:0.264))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE U46)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.366:0.367:0.367) (0.274:0.276:0.276))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX16")
  (INSTANCE U45)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.249:0.250:0.250) (0.262:0.264:0.264))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX16")
  (INSTANCE U44)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.249:0.250:0.250) (0.262:0.264:0.264))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE U43)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.366:0.367:0.367) (0.274:0.276:0.276))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U42)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.439:0.441:0.441) (0.313:0.315:0.315))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE U41)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.295:0.296:0.296) (0.230:0.231:0.231))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE U40)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.131:0.131:0.131) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX16")
  (INSTANCE U39)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.191:0.191:0.191) (0.234:0.234:0.234))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE U38)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.110:0.110:0.110) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE U37)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.240:0.240:0.240) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U36)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.439:0.439:0.439) (0.310:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE U35)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.111:0.111) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE U34)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.240:0.240:0.240) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE U33)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.440:0.440:0.440) (0.310:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX16")
  (INSTANCE U32)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.242:0.242:0.242) (0.255:0.255:0.255))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE U31)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.373:0.373:0.373) (0.288:0.288:0.288))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U30)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.204:0.206:0.206) (0.218:0.220:0.220))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U29)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.204:0.206:0.206) (0.218:0.220:0.220))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U28)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.204:0.206:0.206) (0.218:0.220:0.220))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U27)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.204:0.206:0.206) (0.218:0.220:0.220))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U26)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.204:0.206:0.206) (0.218:0.220:0.220))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U25)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.204:0.206:0.206) (0.218:0.220:0.220))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U24)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.204:0.206:0.206) (0.218:0.220:0.220))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE U23)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.142:0.142:0.142) (0.166:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE U22)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.064:0.064:0.064) (0.052:0.052:0.052))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U21)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.204:0.206:0.206) (0.218:0.220:0.220))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE U20)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.285:0.287:0.287) (0.217:0.219:0.219))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U19)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.204:0.206:0.206) (0.218:0.220:0.220))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U18)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.207:0.207:0.207) (0.228:0.228:0.228))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX16")
  (INSTANCE U17)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.239:0.239:0.239) (0.250:0.250:0.250))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U16)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.217:0.217:0.217) (0.237:0.237:0.237))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE U15)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.055:0.056:0.056) (0.040:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE U14)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.047:0.054:0.054) (0.051:0.054:0.054))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U13)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.204:0.206:0.206) (0.218:0.220:0.220))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U12)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.204:0.206:0.206) (0.218:0.220:0.220))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE U11)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.139:0.139:0.139) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE U10)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.036:0.036:0.036) (0.047:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE U9)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.220:0.220:0.220) (0.239:0.239:0.239))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE U8)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.082:0.095:0.095) (0.066:0.075:0.075))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE U7)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.069:0.069:0.069) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE U6)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.055:0.061:0.061) (0.040:0.043:0.043))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE U5)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.064:0.064:0.064) (0.074:0.074:0.074))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE U4)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.139:0.139:0.139) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.036:0.036:0.036) (0.047:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX6")
  (INSTANCE U2)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.089:0.089) (0.089:0.089:0.089))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE U1)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.264:0.264:0.264) (0.172:0.172:0.172))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X2")
  (INSTANCE cache_controller_U/U881)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.274:0.274:0.274) (0.186:0.186:0.186))
    (IOPATH A1 Y (0.186:0.186:0.186) (0.124:0.124:0.124))
    (IOPATH B0 Y (0.295:0.295:0.295) (0.161:0.161:0.161))
    (IOPATH B1 Y (0.232:0.233:0.233) (0.152:0.152:0.152))
    (IOPATH C0 Y (0.114:0.115:0.115) (0.102:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "OA22X4")
  (INSTANCE cache_controller_U/U880)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.156:0.156:0.156) (0.180:0.180:0.180))
    (IOPATH A1 Y (0.109:0.109:0.109) (0.136:0.136:0.136))
    (IOPATH B0 Y (0.164:0.164:0.164) (0.225:0.225:0.225))
    (IOPATH B1 Y (0.126:0.126:0.126) (0.171:0.171:0.171))
    )
  )
)
(CELL
  (CELLTYPE "OA22X4")
  (INSTANCE cache_controller_U/U879)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.194:0.194:0.194))
    (IOPATH A1 Y (0.133:0.133:0.133) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.179:0.179:0.179) (0.238:0.238:0.238))
    (IOPATH B1 Y (0.135:0.135:0.135) (0.180:0.180:0.180))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X2")
  (INSTANCE cache_controller_U/U878)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.192:0.192:0.192) (0.120:0.120:0.120))
    (IOPATH A1 Y (0.227:0.227:0.227) (0.152:0.152:0.152))
    (IOPATH B0 Y (0.155:0.155:0.155) (0.094:0.094:0.094))
    (IOPATH B1 Y (0.249:0.249:0.249) (0.133:0.133:0.133))
    (IOPATH C0 Y (0.107:0.118:0.118) (0.117:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE cache_controller_U/U877)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.158:0.158) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/U876)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.145:0.145:0.145) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U875)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.382:0.382:0.382) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.317:0.317:0.317) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.398:0.398:0.398) (0.189:0.189:0.189))
    (IOPATH C0 Y (0.182:0.195:0.195) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U874)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.373:0.373:0.373) (0.202:0.202:0.202))
    (IOPATH B0 Y (0.321:0.321:0.321) (0.159:0.159:0.159))
    (IOPATH B1 Y (0.421:0.421:0.421) (0.194:0.194:0.194))
    (IOPATH C0 Y (0.169:0.183:0.183) (0.143:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U873)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.094:0.094:0.094) (0.066:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/U872)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.218:0.218:0.218) (0.233:0.233:0.233))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/U871)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.124:0.124) (0.136:0.136:0.136))
    (IOPATH B Y (0.128:0.128:0.128) (0.149:0.149:0.149))
    )
  )
)
(CELL
  (CELLTYPE "AOI2BB1X1")
  (INSTANCE cache_controller_U/U870)
  (DELAY
    (ABSOLUTE
    (IOPATH A0N Y (0.399:0.399:0.399) (0.320:0.320:0.320))
    (IOPATH A1N Y (0.410:0.410:0.410) (0.290:0.294:0.294))
    (IOPATH B0 Y (0.423:0.423:0.423) (0.226:0.226:0.226))
    )
  )
)
(CELL
  (CELLTYPE "NOR2BX1")
  (INSTANCE cache_controller_U/U869)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.346:0.346:0.346) (0.269:0.269:0.269))
    (IOPATH B Y (0.343:0.343:0.343) (0.228:0.228:0.228))
    )
  )
)
(CELL
  (CELLTYPE "NOR2BX1")
  (INSTANCE cache_controller_U/U868)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.198:0.198:0.198) (0.178:0.203:0.203))
    (IOPATH B Y (0.181:0.181:0.181) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX6")
  (INSTANCE cache_controller_U/U867)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.393:0.393) (0.406:0.424:0.424))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U866)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.180:0.180:0.180))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U865)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.209:0.209:0.209) (0.209:0.209:0.209))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U864)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.181:0.181) (0.180:0.180:0.180))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U863)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.179:0.179:0.179) (0.178:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U862)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.190:0.190:0.190) (0.189:0.189:0.189))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U861)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.179:0.179:0.179) (0.178:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U860)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.190:0.190:0.190) (0.189:0.189:0.189))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U859)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.185:0.185))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U858)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.198:0.198:0.198))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U857)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.185:0.185))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U856)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.190:0.190:0.190) (0.189:0.189:0.189))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U855)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.212:0.212:0.212) (0.211:0.211:0.211))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U854)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.206:0.206:0.206) (0.205:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U853)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.180:0.180:0.180))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U852)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.205:0.205:0.205) (0.204:0.204:0.204))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U851)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.185:0.185) (0.185:0.185:0.185))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U850)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.188:0.188:0.188) (0.187:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U849)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.185:0.185))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U848)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.185:0.185) (0.185:0.185:0.185))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U847)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.185:0.185))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U846)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.180:0.180:0.180))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U845)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.200:0.200:0.200) (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U844)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.198:0.198:0.198) (0.197:0.197:0.197))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U843)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.185:0.185) (0.185:0.185:0.185))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U842)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.194:0.194:0.194) (0.193:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U841)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.181:0.181) (0.181:0.181:0.181))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U840)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.185:0.185))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U839)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.191:0.191:0.191))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U838)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.178:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U837)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.184:0.184:0.184) (0.183:0.183:0.183))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U836)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.204:0.204:0.204) (0.203:0.203:0.203))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U835)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.181:0.181) (0.180:0.180:0.180))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/U834)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.169:0.192:0.192) (0.109:0.112:0.112))
    (IOPATH B Y (0.212:0.212:0.212) (0.122:0.122:0.122))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/U833)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.155:0.155) (0.146:0.149:0.149))
    (IOPATH B Y (0.193:0.193:0.193) (0.181:0.181:0.181))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.187:0.195:0.195) (0.175:0.175:0.175)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.154:0.154:0.154) (0.150:0.156:0.156)))
    (IOPATH (posedge S0) Y (0.266:0.266:0.266) (0.206:0.206:0.206))
    (IOPATH (negedge S0) Y (0.187:0.195:0.195) (0.158:0.162:0.162))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/U832)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.181:0.181) (0.174:0.174:0.174))
    (IOPATH B Y (0.203:0.203:0.203) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/U831)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.232:0.232:0.232) (0.206:0.206:0.206))
    (IOPATH B Y (0.253:0.253:0.253) (0.253:0.253:0.253))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U830)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.460:0.460:0.460) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.381:0.381:0.381) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.368:0.368:0.368) (0.176:0.176:0.176))
    (IOPATH B1 Y (0.429:0.429:0.429) (0.225:0.225:0.225))
    (IOPATH C0 Y (0.221:0.244:0.244) (0.190:0.195:0.195))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U829)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.105:0.105:0.105) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U828)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/U827)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.529:0.529:0.529) (0.301:0.301:0.301))
    (IOPATH B Y (0.523:0.523:0.523) (0.310:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/U826)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.163:0.163:0.163) (0.223:0.224:0.224))
    (IOPATH A1 Y (0.172:0.172:0.172) (0.355:0.355:0.355))
    (IOPATH B0 Y (0.147:0.147:0.147) (0.235:0.235:0.235))
    (IOPATH B1 Y (0.190:0.190:0.190) (0.334:0.334:0.334))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U825)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.207:0.207:0.207))
    (IOPATH B0 Y (0.321:0.321:0.321) (0.158:0.158:0.158))
    (IOPATH B1 Y (0.393:0.393:0.393) (0.187:0.187:0.187))
    (IOPATH C0 Y (0.169:0.193:0.193) (0.143:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U824)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.184:0.184:0.184) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U823)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.207:0.207:0.207))
    (IOPATH B0 Y (0.321:0.321:0.321) (0.147:0.148:0.148))
    (IOPATH B1 Y (0.393:0.393:0.393) (0.187:0.187:0.187))
    (IOPATH C0 Y (0.169:0.193:0.193) (0.143:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U822)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.057:0.057:0.057))
    (IOPATH B Y (0.217:0.217:0.217) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U821)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.209:0.209:0.209) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U820)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.207:0.207:0.207) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U819)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.201:0.201:0.201) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U818)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.181:0.181:0.181) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U817)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.086:0.086:0.086) (0.054:0.054:0.054))
    (IOPATH B Y (0.211:0.211:0.211) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U816)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.057:0.057:0.057))
    (IOPATH B Y (0.212:0.212:0.212) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U815)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.205:0.205:0.205) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U814)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.370:0.370:0.370) (0.201:0.201:0.201))
    (IOPATH B0 Y (0.312:0.312:0.312) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.446:0.446:0.446) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.169:0.182:0.182) (0.143:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U813)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.330:0.330:0.330) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.370:0.370:0.370) (0.201:0.201:0.201))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.148:0.148:0.148))
    (IOPATH B1 Y (0.446:0.446:0.446) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.182:0.194:0.194) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U812)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.184:0.184:0.184) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U811)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.209:0.209:0.209) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U810)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.330:0.330:0.330) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.373:0.373:0.373) (0.202:0.202:0.202))
    (IOPATH B0 Y (0.303:0.303:0.303) (0.142:0.142:0.142))
    (IOPATH B1 Y (0.421:0.421:0.421) (0.194:0.194:0.194))
    (IOPATH C0 Y (0.169:0.183:0.183) (0.143:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U809)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.057:0.057:0.057))
    (IOPATH B Y (0.217:0.217:0.217) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U808)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.057:0.057:0.057))
    (IOPATH B Y (0.217:0.217:0.217) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U807)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.209:0.209:0.209) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U806)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.329:0.329:0.329) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.382:0.382:0.382) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.310:0.310:0.310) (0.150:0.150:0.150))
    (IOPATH B1 Y (0.398:0.398:0.398) (0.189:0.189:0.189))
    (IOPATH C0 Y (0.169:0.183:0.183) (0.143:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U805)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.209:0.209:0.209) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U804)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.382:0.382:0.382) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.316:0.316:0.316) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.398:0.398:0.398) (0.189:0.189:0.189))
    (IOPATH C0 Y (0.169:0.183:0.183) (0.143:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U803)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.057:0.057:0.057))
    (IOPATH B Y (0.191:0.191:0.191) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U802)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.066:0.066:0.066))
    (IOPATH B Y (0.234:0.234:0.234) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U801)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.329:0.329:0.329) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.370:0.370:0.370) (0.201:0.201:0.201))
    (IOPATH B0 Y (0.303:0.303:0.303) (0.143:0.143:0.143))
    (IOPATH B1 Y (0.446:0.446:0.446) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.182:0.194:0.194) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U800)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.057:0.057:0.057))
    (IOPATH B Y (0.191:0.191:0.191) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U799)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.086:0.086:0.086) (0.054:0.054:0.054))
    (IOPATH B Y (0.186:0.186:0.186) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U798)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.209:0.209:0.209) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U797)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.086:0.086:0.086) (0.054:0.054:0.054))
    (IOPATH B Y (0.211:0.211:0.211) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U796)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.057:0.057:0.057))
    (IOPATH B Y (0.217:0.217:0.217) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U795)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.086:0.086:0.086) (0.054:0.054:0.054))
    (IOPATH B Y (0.211:0.211:0.211) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U794)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.184:0.184:0.184) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U793)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.329:0.329:0.329) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.207:0.207:0.207))
    (IOPATH B0 Y (0.307:0.307:0.307) (0.146:0.146:0.146))
    (IOPATH B1 Y (0.393:0.393:0.393) (0.187:0.187:0.187))
    (IOPATH C0 Y (0.169:0.193:0.193) (0.143:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U792)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.086:0.086:0.086) (0.054:0.054:0.054))
    (IOPATH B Y (0.211:0.211:0.211) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U791)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.184:0.184:0.184) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U790)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.207:0.207:0.207))
    (IOPATH B0 Y (0.303:0.303:0.303) (0.141:0.141:0.141))
    (IOPATH B1 Y (0.393:0.393:0.393) (0.187:0.187:0.187))
    (IOPATH C0 Y (0.169:0.193:0.193) (0.143:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/U789)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.186:0.186:0.186) (0.334:0.334:0.334))
    (IOPATH A1 Y (0.139:0.139:0.139) (0.229:0.229:0.229))
    (IOPATH B0 Y (0.148:0.148:0.148) (0.236:0.236:0.236))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.352:0.352:0.352))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/U788)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.341:0.341:0.341))
    (IOPATH A1 Y (0.148:0.148:0.148) (0.236:0.236:0.236))
    (IOPATH B0 Y (0.170:0.170:0.170) (0.257:0.257:0.257))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.343:0.343:0.343))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/U787)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.186:0.186:0.186) (0.334:0.334:0.334))
    (IOPATH A1 Y (0.139:0.139:0.139) (0.229:0.229:0.229))
    (IOPATH B0 Y (0.149:0.149:0.149) (0.238:0.238:0.238))
    (IOPATH B1 Y (0.193:0.193:0.193) (0.336:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/U786)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.186:0.186:0.186) (0.334:0.334:0.334))
    (IOPATH A1 Y (0.139:0.139:0.139) (0.229:0.229:0.229))
    (IOPATH B0 Y (0.149:0.149:0.149) (0.237:0.237:0.237))
    (IOPATH B1 Y (0.193:0.193:0.193) (0.336:0.336:0.336))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/U785)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.174:0.174:0.174) (0.232:0.233:0.233))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.364:0.364:0.364))
    (IOPATH B0 Y (0.152:0.152:0.152) (0.239:0.239:0.239))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.359:0.359:0.359))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/U784)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.186:0.186:0.186) (0.334:0.334:0.334))
    (IOPATH A1 Y (0.139:0.139:0.139) (0.229:0.229:0.229))
    (IOPATH B0 Y (0.146:0.146:0.146) (0.234:0.234:0.234))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.352:0.352:0.352))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/U783)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.174:0.174:0.174) (0.232:0.233:0.233))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.364:0.364:0.364))
    (IOPATH B0 Y (0.157:0.157:0.157) (0.243:0.243:0.243))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.359:0.359:0.359))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/U782)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.174:0.174:0.174) (0.232:0.233:0.233))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.364:0.364:0.364))
    (IOPATH B0 Y (0.160:0.160:0.160) (0.247:0.247:0.247))
    (IOPATH B1 Y (0.206:0.206:0.206) (0.359:0.359:0.359))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U781)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.210:0.210:0.210) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U780)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.207:0.207:0.207))
    (IOPATH B0 Y (0.313:0.314:0.314) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.446:0.446:0.446) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.169:0.183:0.183) (0.143:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U779)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.373:0.373:0.373) (0.202:0.202:0.202))
    (IOPATH B0 Y (0.315:0.315:0.315) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.421:0.421:0.421) (0.194:0.194:0.194))
    (IOPATH C0 Y (0.182:0.195:0.195) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U778)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.205:0.205:0.205) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U777)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.382:0.382:0.382) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.320:0.320:0.320) (0.158:0.158:0.158))
    (IOPATH B1 Y (0.449:0.449:0.449) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.182:0.194:0.194) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U776)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.209:0.209:0.209) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U775)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.411:0.411:0.411) (0.196:0.196:0.196))
    (IOPATH A1 Y (0.327:0.327:0.327) (0.180:0.180:0.180))
    (IOPATH B0 Y (0.320:0.321:0.321) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.375:0.375:0.375) (0.197:0.197:0.197))
    (IOPATH C0 Y (0.173:0.187:0.187) (0.146:0.158:0.158))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U774)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.209:0.209:0.209) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U773)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.205:0.205:0.205) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U772)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.209:0.209:0.209) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U771)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.201:0.201:0.201) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U770)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.401:0.401:0.401) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.324:0.324:0.324) (0.179:0.179:0.179))
    (IOPATH B0 Y (0.333:0.333:0.333) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.383:0.383:0.383) (0.183:0.183:0.183))
    (IOPATH C0 Y (0.169:0.183:0.183) (0.143:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U769)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.057:0.057:0.057))
    (IOPATH B Y (0.217:0.217:0.217) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U768)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.329:0.329:0.329) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.382:0.382:0.382) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.324:0.324:0.324) (0.161:0.161:0.161))
    (IOPATH B1 Y (0.421:0.421:0.421) (0.194:0.194:0.194))
    (IOPATH C0 Y (0.182:0.194:0.194) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U767)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.205:0.205:0.205) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U766)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.332:0.332:0.332) (0.171:0.171:0.171))
    (IOPATH A1 Y (0.382:0.382:0.382) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.309:0.310:0.310) (0.147:0.147:0.147))
    (IOPATH B1 Y (0.449:0.449:0.449) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.169:0.182:0.182) (0.143:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U765)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.209:0.209:0.209) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U764)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.375:0.375:0.375) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.430:0.430:0.430) (0.231:0.231:0.231))
    (IOPATH B0 Y (0.354:0.354:0.354) (0.167:0.167:0.167))
    (IOPATH B1 Y (0.469:0.469:0.469) (0.219:0.219:0.219))
    (IOPATH C0 Y (0.201:0.214:0.214) (0.166:0.177:0.177))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U763)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.066:0.066:0.066))
    (IOPATH B Y (0.207:0.207:0.207) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U762)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.210:0.210:0.210) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U761)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.090:0.090:0.090) (0.056:0.056:0.056))
    (IOPATH B Y (0.216:0.216:0.216) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U760)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.057:0.057:0.057))
    (IOPATH B Y (0.214:0.214:0.214) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U759)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.209:0.209:0.209) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U758)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.205:0.205:0.205) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U757)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.349:0.349:0.349) (0.179:0.179:0.179))
    (IOPATH A1 Y (0.401:0.401:0.401) (0.215:0.215:0.215))
    (IOPATH B0 Y (0.326:0.326:0.326) (0.155:0.155:0.155))
    (IOPATH B1 Y (0.440:0.440:0.440) (0.204:0.204:0.204))
    (IOPATH C0 Y (0.182:0.195:0.195) (0.152:0.163:0.163))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U756)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.209:0.209:0.209) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U755)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.453:0.453:0.453) (0.219:0.219:0.219))
    (IOPATH A1 Y (0.369:0.369:0.369) (0.200:0.200:0.200))
    (IOPATH B0 Y (0.362:0.362:0.362) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.418:0.418:0.418) (0.219:0.219:0.219))
    (IOPATH C0 Y (0.201:0.214:0.214) (0.166:0.177:0.177))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U754)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.207:0.207:0.207) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U753)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.382:0.382:0.382) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.322:0.322:0.322) (0.159:0.159:0.159))
    (IOPATH B1 Y (0.449:0.449:0.449) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.169:0.182:0.182) (0.143:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U752)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.181:0.181:0.181) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U751)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.401:0.401:0.401) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.323:0.323:0.323) (0.178:0.178:0.178))
    (IOPATH B0 Y (0.314:0.314:0.314) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.369:0.369:0.369) (0.194:0.194:0.194))
    (IOPATH C0 Y (0.169:0.192:0.192) (0.143:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U750)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.181:0.181:0.181) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U749)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.209:0.209:0.209) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U748)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.210:0.210:0.210) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U747)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.343:0.343:0.343) (0.176:0.176:0.176))
    (IOPATH A1 Y (0.383:0.383:0.383) (0.208:0.208:0.208))
    (IOPATH B0 Y (0.321:0.321:0.321) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.459:0.459:0.459) (0.205:0.205:0.205))
    (IOPATH C0 Y (0.178:0.191:0.191) (0.150:0.161:0.161))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U746)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.057:0.057:0.057))
    (IOPATH B Y (0.218:0.218:0.218) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U745)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.205:0.205:0.205) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U744)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.336:0.336:0.336) (0.173:0.173:0.173))
    (IOPATH A1 Y (0.382:0.382:0.382) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.310:0.310:0.310) (0.142:0.142:0.142))
    (IOPATH B1 Y (0.421:0.421:0.421) (0.194:0.194:0.194))
    (IOPATH C0 Y (0.169:0.182:0.182) (0.143:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U743)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.066:0.066:0.066))
    (IOPATH B Y (0.234:0.234:0.234) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U742)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.210:0.210:0.210) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U741)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.342:0.342:0.342) (0.175:0.175:0.175))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.207:0.207:0.207))
    (IOPATH B0 Y (0.324:0.324:0.324) (0.161:0.161:0.161))
    (IOPATH B1 Y (0.446:0.446:0.446) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.169:0.183:0.183) (0.143:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U740)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.210:0.210:0.210) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U739)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.332:0.332:0.332) (0.171:0.171:0.171))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.207:0.207:0.207))
    (IOPATH B0 Y (0.321:0.321:0.321) (0.159:0.159:0.159))
    (IOPATH B1 Y (0.446:0.446:0.446) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.169:0.183:0.183) (0.143:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U738)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.057:0.057:0.057))
    (IOPATH B Y (0.214:0.214:0.214) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U737)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.207:0.207:0.207) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U736)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.329:0.329:0.329) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.382:0.382:0.382) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.311:0.311:0.311) (0.150:0.150:0.150))
    (IOPATH B1 Y (0.449:0.449:0.449) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.169:0.182:0.182) (0.143:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U735)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.057:0.057:0.057))
    (IOPATH B Y (0.217:0.217:0.217) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U734)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.057:0.057:0.057))
    (IOPATH B Y (0.191:0.191:0.191) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U733)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.057:0.057:0.057))
    (IOPATH B Y (0.217:0.217:0.217) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U732)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.313:0.313:0.313) (0.354:0.354:0.354))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U731)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.430:0.430:0.430) (0.479:0.479:0.479))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U730)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.081:0.082:0.082) (0.091:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U729)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.171:0.171:0.171))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/U728)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.154:0.154:0.154) (0.174:0.174:0.174))
    (IOPATH B Y (0.153:0.153:0.153) (0.188:0.188:0.188))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U727)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.101:0.102:0.102) (0.072:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U726)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.469:0.470:0.470) (0.331:0.338:0.338))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U725)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.448:0.448:0.448) (0.332:0.332:0.332))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U724)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.064:0.065:0.065) (0.044:0.045:0.045))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U723)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.114:0.114:0.114) (0.079:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U722)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.118:0.119:0.119) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U721)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.095:0.096:0.096) (0.067:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U720)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.049:0.049:0.049) (0.036:0.036:0.036))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U719)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.375:0.377:0.377) (0.441:0.447:0.447))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U718)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.423:0.425:0.425) (0.494:0.500:0.500))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U717)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.426:0.426:0.426) (0.474:0.474:0.474))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U716)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.472:0.472:0.472) (0.329:0.329:0.329))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U715)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.445:0.446:0.446) (0.520:0.523:0.523))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U714)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.235:0.236:0.236) (0.196:0.196:0.196))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U713)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.092:0.093:0.093) (0.085:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U712)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.415:0.416:0.416) (0.283:0.283:0.283))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U711)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.421:0.421:0.421) (0.290:0.290:0.290))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U710)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.423:0.423:0.423) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U709)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.421:0.421:0.421) (0.290:0.290:0.290))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U708)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.408:0.408:0.408) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U707)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.422:0.422:0.422) (0.292:0.292:0.292))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U706)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.113:0.113) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U705)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.295:0.295:0.295) (0.340:0.340:0.340))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U704)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.143:0.143) (0.178:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U703)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.422:0.423:0.423) (0.482:0.482:0.482))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U702)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.430:0.431:0.431) (0.490:0.490:0.490))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U701)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.529:0.529:0.529) (0.378:0.378:0.378))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U700)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.385:0.386:0.386) (0.455:0.457:0.457))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U699)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.346:0.348:0.348) (0.386:0.399:0.399))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U698)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.411:0.412:0.412) (0.463:0.480:0.480))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U697)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.435:0.437:0.437) (0.490:0.507:0.507))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U696)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.447:0.450:0.450) (0.494:0.517:0.517))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U695)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.395:0.395) (0.434:0.457:0.457))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U694)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.309:0.310:0.310) (0.217:0.217:0.217))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U693)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.415:0.415:0.415) (0.281:0.281:0.281))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U692)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.342:0.342:0.342) (0.377:0.377:0.377))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U691)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.333:0.333:0.333) (0.368:0.368:0.368))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U690)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.337:0.337:0.337) (0.371:0.371:0.371))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U689)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.333:0.333:0.333) (0.368:0.368:0.368))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U688)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.327:0.327:0.327) (0.382:0.382:0.382))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U687)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.342:0.342:0.342) (0.377:0.377:0.377))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U686)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.329:0.329:0.329) (0.384:0.384:0.384))
    )
  )
)
(CELL
  (CELLTYPE "AND2XL")
  (INSTANCE cache_controller_U/U685)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.212:0.212:0.212) (0.187:0.194:0.194))
    (IOPATH B Y (0.201:0.201:0.201) (0.206:0.206:0.206))
    )
  )
)
(CELL
  (CELLTYPE "AOI2BB1XL")
  (INSTANCE cache_controller_U/U684)
  (DELAY
    (ABSOLUTE
    (IOPATH A0N Y (0.243:0.243:0.243) (0.253:0.271:0.271))
    (IOPATH A1N Y (0.272:0.272:0.272) (0.229:0.247:0.247))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.074:0.074:0.074))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U683)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.176:0.176:0.176) (0.102:0.102:0.102))
    (IOPATH B Y (0.304:0.304:0.304) (0.156:0.156:0.156))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U682)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.087:0.087:0.087))
    (IOPATH B Y (0.276:0.276:0.276) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U681)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.087:0.087:0.087))
    (IOPATH B Y (0.276:0.276:0.276) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U680)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.264:0.264:0.264) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U679)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.264:0.264:0.264) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U678)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.087:0.087:0.087))
    (IOPATH B Y (0.281:0.281:0.281) (0.138:0.138:0.138))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U677)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.087:0.087:0.087))
    (IOPATH B Y (0.282:0.282:0.282) (0.139:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U676)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.264:0.264:0.264) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U675)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.087:0.087:0.087))
    (IOPATH B Y (0.247:0.247:0.247) (0.149:0.149:0.149))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U674)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.240:0.240:0.240) (0.140:0.140:0.140))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U673)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.264:0.264:0.264) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U672)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.264:0.264:0.264) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U671)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.264:0.264:0.264) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U670)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.147:0.147:0.147) (0.085:0.085:0.085))
    (IOPATH B Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U669)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.264:0.264:0.264) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U668)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.264:0.264:0.264) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U667)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.140:0.140:0.140) (0.081:0.081:0.081))
    (IOPATH B Y (0.272:0.272:0.272) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U666)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.140:0.140:0.140) (0.081:0.081:0.081))
    (IOPATH B Y (0.242:0.242:0.242) (0.141:0.141:0.141))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U665)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.269:0.269:0.269) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U664)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.264:0.264:0.264) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U663)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.264:0.264:0.264) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U662)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.266:0.266:0.266) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U661)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.176:0.176:0.176) (0.102:0.102:0.102))
    (IOPATH B Y (0.307:0.307:0.307) (0.157:0.157:0.157))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U660)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.087:0.087:0.087))
    (IOPATH B Y (0.276:0.276:0.276) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U659)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.087:0.087:0.087))
    (IOPATH B Y (0.276:0.276:0.276) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U658)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.239:0.239:0.239) (0.142:0.142:0.142))
    (IOPATH A1 Y (0.279:0.279:0.279) (0.174:0.174:0.174))
    (IOPATH B0 Y (0.231:0.231:0.231) (0.127:0.127:0.127))
    (IOPATH B1 Y (0.295:0.295:0.295) (0.160:0.160:0.160))
    (IOPATH C0 Y (0.131:0.143:0.143) (0.136:0.141:0.141))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U657)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.266:0.266:0.266) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U656)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.266:0.266:0.266) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U655)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.264:0.264:0.264) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U654)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.087:0.087:0.087))
    (IOPATH B Y (0.276:0.276:0.276) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U653)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.087:0.087:0.087))
    (IOPATH B Y (0.278:0.278:0.278) (0.138:0.138:0.138))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U652)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.087:0.087:0.087))
    (IOPATH B Y (0.276:0.276:0.276) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U651)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.176:0.176:0.176) (0.102:0.102:0.102))
    (IOPATH B Y (0.302:0.302:0.302) (0.155:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U650)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.269:0.269:0.269) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U649)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.259:0.259:0.259) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U648)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.176:0.176:0.176) (0.102:0.102:0.102))
    (IOPATH B Y (0.296:0.296:0.296) (0.157:0.157:0.157))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U647)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.176:0.176:0.176) (0.102:0.102:0.102))
    (IOPATH B Y (0.296:0.296:0.296) (0.157:0.157:0.157))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U646)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.259:0.259:0.259) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U645)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.269:0.269:0.269) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U644)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.235:0.235:0.235) (0.139:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U643)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.176:0.176:0.176) (0.102:0.102:0.102))
    (IOPATH B Y (0.273:0.273:0.273) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U642)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.087:0.087:0.087))
    (IOPATH B Y (0.247:0.247:0.247) (0.149:0.149:0.149))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U641)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.264:0.264:0.264) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U640)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.087:0.087:0.087))
    (IOPATH B Y (0.276:0.276:0.276) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U639)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.264:0.264:0.264) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U638)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.176:0.176:0.176) (0.102:0.102:0.102))
    (IOPATH B Y (0.304:0.304:0.304) (0.156:0.156:0.156))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U637)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.176:0.176:0.176) (0.102:0.102:0.102))
    (IOPATH B Y (0.302:0.302:0.302) (0.155:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U636)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.259:0.259:0.259) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U635)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.269:0.269:0.269) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U634)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.183:0.183:0.183) (0.133:0.133:0.133))
    (IOPATH B Y (0.233:0.233:0.233) (0.151:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U633)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.174:0.175:0.175) (0.128:0.128:0.128))
    (IOPATH B Y (0.214:0.214:0.214) (0.144:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U632)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.293:0.293:0.293) (0.193:0.193:0.193))
    (IOPATH B Y (0.307:0.307:0.307) (0.200:0.200:0.200))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U631)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.320:0.320:0.320) (0.191:0.191:0.191))
    (IOPATH B Y (0.182:0.183:0.183) (0.123:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U630)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.392:0.392:0.392) (0.251:0.251:0.251))
    (IOPATH B Y (0.251:0.252:0.252) (0.166:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U629)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.198:0.199:0.199) (0.155:0.155:0.155))
    (IOPATH B Y (0.182:0.183:0.183) (0.123:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U628)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.394:0.394:0.394) (0.263:0.263:0.263))
    (IOPATH B Y (0.443:0.443:0.443) (0.299:0.299:0.299))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U627)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.174:0.175:0.175) (0.128:0.128:0.128))
    (IOPATH B Y (0.241:0.241:0.241) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "NAND3BXL")
  (INSTANCE cache_controller_U/U626)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.321:0.321:0.321) (0.357:0.358:0.358))
    (IOPATH B Y (0.357:0.357:0.357) (0.235:0.235:0.235))
    (IOPATH C Y (0.361:0.361:0.361) (0.255:0.255:0.255))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX2")
  (INSTANCE cache_controller_U/U625)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.173:0.173:0.173) (0.207:0.207:0.207))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE cache_controller_U/U624)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.142:0.142:0.142) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX2")
  (INSTANCE cache_controller_U/U623)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.316:0.316:0.316) (0.350:0.350:0.350))
    )
  )
)
(CELL
  (CELLTYPE "OR2XL")
  (INSTANCE cache_controller_U/U622)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.185:0.186:0.186))
    (IOPATH B Y (0.198:0.198:0.198) (0.324:0.324:0.324))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U621)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.151:0.151) (0.252:0.252:0.252))
    (IOPATH B Y (0.166:0.166:0.166) (0.286:0.286:0.286))
    )
  )
)
(CELL
  (CELLTYPE "AOI31XL")
  (INSTANCE cache_controller_U/U620)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.306:0.306:0.306) (0.162:0.162:0.162))
    (IOPATH A1 Y (0.339:0.340:0.340) (0.208:0.208:0.208))
    (IOPATH A2 Y (0.313:0.314:0.314) (0.141:0.141:0.141))
    (IOPATH B0 Y (0.324:0.343:0.343) (0.156:0.156:0.156))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX3")
  (INSTANCE cache_controller_U/U619)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.159:0.159) (0.205:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U618)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.382:0.382:0.382) (0.195:0.195:0.195))
    (IOPATH A1 Y (0.418:0.418:0.418) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.352:0.352:0.352) (0.165:0.165:0.165))
    (IOPATH B1 Y (0.495:0.495:0.495) (0.224:0.224:0.224))
    (IOPATH C0 Y (0.214:0.226:0.226) (0.185:0.192:0.192))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U617)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.382:0.382:0.382) (0.195:0.195:0.195))
    (IOPATH A1 Y (0.421:0.421:0.421) (0.228:0.228:0.228))
    (IOPATH B0 Y (0.359:0.359:0.359) (0.169:0.169:0.169))
    (IOPATH B1 Y (0.469:0.469:0.469) (0.219:0.219:0.219))
    (IOPATH C0 Y (0.214:0.227:0.227) (0.185:0.192:0.192))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U616)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.330:0.330:0.330) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.382:0.382:0.382) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.324:0.325:0.325) (0.154:0.155:0.155))
    (IOPATH B1 Y (0.398:0.398:0.398) (0.189:0.189:0.189))
    (IOPATH C0 Y (0.182:0.195:0.195) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U615)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.297:0.297:0.297) (0.159:0.159:0.159))
    (IOPATH A1 Y (0.222:0.222:0.222) (0.148:0.148:0.148))
    (IOPATH B0 Y (0.210:0.210:0.210) (0.116:0.116:0.116))
    (IOPATH B1 Y (0.259:0.259:0.259) (0.163:0.163:0.163))
    (IOPATH C0 Y (0.131:0.154:0.154) (0.136:0.140:0.140))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U614)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.440:0.441:0.441) (0.488:0.495:0.495))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U613)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.147:0.147:0.147) (0.085:0.085:0.085))
    (IOPATH B Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U612)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.110:0.110:0.110) (0.160:0.162:0.162))
    (IOPATH B Y (0.145:0.145:0.145) (0.204:0.204:0.204))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U611)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.317:0.317:0.317))
    (IOPATH B Y (0.163:0.163:0.163) (0.242:0.242:0.242))
    )
  )
)
(CELL
  (CELLTYPE "NAND3BX1")
  (INSTANCE cache_controller_U/U610)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.198:0.198:0.198) (0.238:0.238:0.238))
    (IOPATH B Y (0.228:0.228:0.228) (0.174:0.174:0.174))
    (IOPATH C Y (0.235:0.235:0.235) (0.155:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "BUFX8")
  (INSTANCE cache_controller_U/U609)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.169:0.173:0.173) (0.159:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U608)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.140:0.140:0.140) (0.081:0.081:0.081))
    (IOPATH B Y (0.266:0.266:0.266) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U607)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.235:0.235:0.235) (0.139:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U606)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.235:0.235:0.235) (0.139:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE cache_controller_U/U605)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.118:0.118) (0.097:0.097:0.097))
    (IOPATH B Y (0.135:0.138:0.138) (0.111:0.112:0.112))
    (IOPATH C Y (0.132:0.146:0.146) (0.097:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U604)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.087:0.087:0.087))
    (IOPATH B Y (0.281:0.281:0.281) (0.138:0.138:0.138))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X2")
  (INSTANCE cache_controller_U/U603)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.186:0.186:0.186) (0.115:0.115:0.115))
    (IOPATH A1 Y (0.215:0.215:0.215) (0.145:0.145:0.145))
    (IOPATH B0 Y (0.159:0.159:0.159) (0.091:0.091:0.091))
    (IOPATH B1 Y (0.274:0.274:0.274) (0.131:0.131:0.131))
    (IOPATH C0 Y (0.102:0.112:0.112) (0.112:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X2")
  (INSTANCE cache_controller_U/U602)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.236:0.236:0.236) (0.128:0.128:0.128))
    (IOPATH A1 Y (0.175:0.175:0.175) (0.127:0.127:0.127))
    (IOPATH B0 Y (0.169:0.169:0.169) (0.099:0.099:0.099))
    (IOPATH B1 Y (0.220:0.220:0.220) (0.122:0.122:0.122))
    (IOPATH C0 Y (0.102:0.121:0.121) (0.112:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U601)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.264:0.264:0.264) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U600)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.087:0.087:0.087))
    (IOPATH B Y (0.247:0.247:0.247) (0.149:0.149:0.149))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U599)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.057:0.057:0.057))
    (IOPATH B Y (0.187:0.187:0.187) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X2")
  (INSTANCE cache_controller_U/U598)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.238:0.238:0.238) (0.128:0.128:0.128))
    (IOPATH A1 Y (0.177:0.177:0.177) (0.128:0.128:0.128))
    (IOPATH B0 Y (0.159:0.159:0.159) (0.090:0.091:0.091))
    (IOPATH B1 Y (0.220:0.220:0.220) (0.122:0.122:0.122))
    (IOPATH C0 Y (0.102:0.112:0.112) (0.112:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "BUFX2")
  (INSTANCE cache_controller_U/U597)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.226:0.226:0.226) (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "BUFX2")
  (INSTANCE cache_controller_U/U596)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.432:0.432:0.432) (0.307:0.307:0.307))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U595)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    (IOPATH B Y (0.264:0.264:0.264) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U594)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.087:0.087:0.087))
    (IOPATH B Y (0.276:0.276:0.276) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "OA22X4")
  (INSTANCE cache_controller_U/U593)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.175:0.175:0.175) (0.219:0.219:0.219))
    (IOPATH A1 Y (0.126:0.126:0.126) (0.147:0.147:0.147))
    (IOPATH B0 Y (0.169:0.169:0.169) (0.251:0.251:0.251))
    (IOPATH B1 Y (0.118:0.118:0.118) (0.166:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "OAI2BB2X4")
  (INSTANCE cache_controller_U/U592)
  (DELAY
    (ABSOLUTE
    (IOPATH B0 Y (0.165:0.165:0.165) (0.071:0.071:0.071))
    (IOPATH B1 Y (0.102:0.102:0.102) (0.068:0.068:0.068))
    (IOPATH A0N Y (0.159:0.159:0.159) (0.231:0.231:0.231))
    (IOPATH A1N Y (0.145:0.148:0.148) (0.123:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/U591)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.249:0.249:0.249) (0.144:0.144:0.144))
    (IOPATH B Y (0.167:0.167:0.167) (0.073:0.073:0.073))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X2")
  (INSTANCE cache_controller_U/U590)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.122:0.122:0.122))
    (IOPATH A1 Y (0.233:0.233:0.233) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.097:0.097:0.097))
    (IOPATH B1 Y (0.254:0.254:0.254) (0.137:0.137:0.137))
    (IOPATH C0 Y (0.111:0.121:0.121) (0.120:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U589)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.088:0.088:0.088) (0.058:0.058:0.058))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U588)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.147:0.147:0.147) (0.085:0.085:0.085))
    (IOPATH B Y (0.272:0.272:0.272) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U587)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.128:0.128) (0.172:0.172:0.172))
    (IOPATH B Y (0.161:0.161:0.161) (0.319:0.319:0.319))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U586)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.151:0.151) (0.252:0.252:0.252))
    (IOPATH B Y (0.166:0.166:0.166) (0.286:0.286:0.286))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/U585)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.200:0.203:0.203) (0.219:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X6")
  (INSTANCE cache_controller_U/U584)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.069:0.070:0.070) (0.068:0.069:0.069))
    (IOPATH B Y (0.076:0.077:0.077) (0.071:0.072:0.072))
    (IOPATH C Y (0.074:0.098:0.098) (0.069:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "NOR2BXL")
  (INSTANCE cache_controller_U/U583)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.367:0.367:0.367) (0.255:0.272:0.272))
    (IOPATH B Y (0.378:0.378:0.378) (0.198:0.198:0.198))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U582)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.494:0.494:0.494) (0.346:0.360:0.360))
    )
  )
)
(CELL
  (CELLTYPE "OA22X4")
  (INSTANCE cache_controller_U/U581)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.194:0.194:0.194))
    (IOPATH A1 Y (0.145:0.145:0.145) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.179:0.179:0.179) (0.238:0.238:0.238))
    (IOPATH B1 Y (0.141:0.141:0.141) (0.186:0.186:0.186))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X2")
  (INSTANCE cache_controller_U/U580)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.306:0.306:0.306) (0.211:0.211:0.211))
    (IOPATH A1 Y (0.218:0.218:0.218) (0.141:0.141:0.141))
    (IOPATH B0 Y (0.326:0.326:0.326) (0.183:0.183:0.183))
    (IOPATH B1 Y (0.259:0.259:0.259) (0.159:0.159:0.159))
    (IOPATH C0 Y (0.136:0.138:0.138) (0.119:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U579)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.063:0.063:0.063) (0.055:0.055:0.055))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/U578)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.165:0.165:0.165))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X2")
  (INSTANCE cache_controller_U/U577)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.239:0.239:0.239) (0.161:0.161:0.161))
    (IOPATH A1 Y (0.202:0.202:0.202) (0.132:0.132:0.132))
    (IOPATH B0 Y (0.309:0.309:0.309) (0.171:0.171:0.171))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.149:0.149:0.149))
    (IOPATH C0 Y (0.123:0.152:0.152) (0.124:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/U576)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.145:0.145:0.145) (0.173:0.173:0.173))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/U575)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.047:0.047:0.047) (0.060:0.060:0.060))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/U574)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.165:0.165:0.165))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U573)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.054:0.054:0.054) (0.037:0.037:0.037))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/U572)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.034:0.034:0.034) (0.044:0.044:0.044))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X6")
  (INSTANCE cache_controller_U/U571)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.053:0.055:0.055) (0.053:0.055:0.055))
    (IOPATH B Y (0.076:0.077:0.077) (0.071:0.072:0.072))
    (IOPATH C Y (0.076:0.078:0.078) (0.068:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/U570)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.154:0.154:0.154) (0.197:0.197:0.197))
    (IOPATH B Y (0.119:0.119:0.119) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U569)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.050:0.050:0.050) (0.043:0.043:0.043))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/U568)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.165:0.165:0.165))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/U567)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.067:0.067:0.067))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/U566)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.165:0.165:0.165))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U565)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.057:0.057:0.057) (0.039:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U564)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.053:0.060:0.060) (0.049:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/U563)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.134:0.134:0.134) (0.160:0.160:0.160))
    (IOPATH B Y (0.106:0.106:0.106) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X6")
  (INSTANCE cache_controller_U/U562)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.080:0.080) (0.080:0.081:0.081))
    (IOPATH B Y (0.076:0.076:0.076) (0.075:0.075:0.075))
    (IOPATH C Y (0.086:0.088:0.088) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X6")
  (INSTANCE cache_controller_U/U561)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.083:0.084:0.084) (0.083:0.084:0.084))
    (IOPATH B Y (0.079:0.080:0.080) (0.079:0.079:0.079))
    (IOPATH C Y (0.090:0.091:0.091) (0.082:0.083:0.083))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/U560)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.134:0.134:0.134) (0.160:0.160:0.160))
    (IOPATH B Y (0.100:0.100:0.100) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U559)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.096:0.097:0.097) (0.144:0.144:0.144))
    (IOPATH B Y (0.146:0.147:0.147) (0.211:0.212:0.212))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U558)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.147:0.147:0.147) (0.085:0.085:0.085))
    (IOPATH B Y (0.244:0.244:0.244) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U557)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.146:0.146:0.146) (0.193:0.193:0.193))
    (IOPATH B Y (0.164:0.164:0.164) (0.245:0.245:0.245))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U556)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.314:0.314:0.314))
    (IOPATH B Y (0.163:0.163:0.163) (0.236:0.236:0.236))
    )
  )
)
(CELL
  (CELLTYPE "AND3X8")
  (INSTANCE cache_controller_U/U555)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.125:0.137:0.137) (0.114:0.122:0.122))
    (IOPATH B Y (0.136:0.146:0.146) (0.127:0.151:0.151))
    (IOPATH C Y (0.139:0.139:0.139) (0.139:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U554)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.147:0.147:0.147) (0.085:0.085:0.085))
    (IOPATH B Y (0.267:0.267:0.267) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U553)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.104:0.104:0.104) (0.148:0.148:0.148))
    (IOPATH B Y (0.136:0.136:0.136) (0.215:0.215:0.215))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U552)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.317:0.317:0.317))
    (IOPATH B Y (0.163:0.163:0.163) (0.236:0.236:0.236))
    )
  )
)
(CELL
  (CELLTYPE "OAI22X4")
  (INSTANCE cache_controller_U/U551)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.183:0.183:0.183) (0.130:0.130:0.130))
    (IOPATH A1 Y (0.100:0.100:0.100) (0.065:0.065:0.065))
    (IOPATH B0 Y (0.213:0.213:0.213) (0.121:0.121:0.121))
    (IOPATH B1 Y (0.146:0.146:0.146) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/U550)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.197:0.197:0.197) (0.211:0.211:0.211))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/U549)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.185:0.185) (0.111:0.111:0.111))
    (IOPATH B Y (0.142:0.142:0.142) (0.073:0.073:0.073))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X2")
  (INSTANCE cache_controller_U/U548)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.288:0.288:0.288) (0.197:0.197:0.197))
    (IOPATH A1 Y (0.205:0.205:0.205) (0.139:0.139:0.139))
    (IOPATH B0 Y (0.309:0.309:0.309) (0.171:0.171:0.171))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.149:0.149:0.149))
    (IOPATH C0 Y (0.116:0.116:0.116) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X6")
  (INSTANCE cache_controller_U/U547)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.069:0.070:0.070) (0.068:0.069:0.069))
    (IOPATH B Y (0.076:0.077:0.077) (0.071:0.071:0.071))
    (IOPATH C Y (0.076:0.077:0.077) (0.068:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U546)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.209:0.209:0.209))
    (IOPATH B Y (0.131:0.131:0.131) (0.180:0.180:0.180))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U545)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.263:0.263:0.263))
    (IOPATH B Y (0.134:0.134:0.134) (0.185:0.186:0.186))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U544)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.325:0.325:0.325) (0.231:0.231:0.231))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U543)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.210:0.210:0.210))
    (IOPATH B Y (0.129:0.129:0.129) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U542)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.103:0.103) (0.147:0.148:0.148))
    (IOPATH B Y (0.141:0.141:0.141) (0.228:0.228:0.228))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U541)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.151:0.151) (0.244:0.244:0.244))
    (IOPATH B Y (0.166:0.166:0.166) (0.289:0.289:0.289))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/U540)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.036:0.037:0.037) (0.049:0.049:0.049))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U539)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.559:0.559:0.559) (0.397:0.397:0.397))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U538)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.197:0.197:0.197) (0.121:0.121:0.121))
    (IOPATH B Y (0.324:0.324:0.324) (0.187:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U537)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.167:0.167:0.167) (0.254:0.254:0.254))
    (IOPATH B Y (0.191:0.191:0.191) (0.287:0.287:0.287))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U536)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.222:0.222:0.222) (0.128:0.128:0.128))
    (IOPATH B Y (0.353:0.353:0.353) (0.190:0.190:0.190))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X4")
  (INSTANCE cache_controller_U/U535)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.072:0.073:0.073) (0.064:0.064:0.064))
    (IOPATH B Y (0.069:0.072:0.072) (0.055:0.055:0.055))
    (IOPATH C Y (0.110:0.119:0.119) (0.067:0.067:0.067))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U534)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.110:0.110:0.110) (0.158:0.158:0.158))
    (IOPATH B Y (0.164:0.164:0.164) (0.262:0.262:0.262))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U533)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.190:0.190:0.190) (0.280:0.280:0.280))
    (IOPATH B Y (0.205:0.205:0.205) (0.316:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/U532)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.145:0.145:0.145) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "AND3X8")
  (INSTANCE cache_controller_U/U531)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.134:0.134) (0.114:0.126:0.126))
    (IOPATH B Y (0.136:0.142:0.142) (0.127:0.143:0.143))
    (IOPATH C Y (0.133:0.134:0.134) (0.136:0.138:0.138))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U530)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.147:0.147:0.147) (0.085:0.085:0.085))
    (IOPATH B Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U529)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.142:0.142:0.142) (0.183:0.183:0.183))
    (IOPATH B Y (0.164:0.164:0.164) (0.245:0.245:0.245))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U528)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.317:0.317:0.317))
    (IOPATH B Y (0.163:0.163:0.163) (0.238:0.238:0.238))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U527)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.147:0.147:0.147) (0.085:0.085:0.085))
    (IOPATH B Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U526)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.317:0.317:0.317))
    (IOPATH B Y (0.163:0.163:0.163) (0.241:0.241:0.241))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U525)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.147:0.147:0.147) (0.085:0.085:0.085))
    (IOPATH B Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U524)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.142:0.142:0.142) (0.184:0.184:0.184))
    (IOPATH B Y (0.164:0.164:0.164) (0.245:0.245:0.245))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U523)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.317:0.317:0.317))
    (IOPATH B Y (0.163:0.163:0.163) (0.237:0.237:0.237))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/U522)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.145:0.145:0.145) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "AND3X8")
  (INSTANCE cache_controller_U/U521)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.131:0.131) (0.121:0.122:0.122))
    (IOPATH B Y (0.127:0.134:0.134) (0.118:0.131:0.131))
    (IOPATH C Y (0.134:0.143:0.143) (0.135:0.158:0.158))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U520)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.147:0.147:0.147) (0.085:0.085:0.085))
    (IOPATH B Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U519)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.127:0.127:0.127) (0.174:0.174:0.174))
    (IOPATH B Y (0.166:0.166:0.166) (0.282:0.282:0.282))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U518)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.151:0.151) (0.243:0.243:0.243))
    (IOPATH B Y (0.164:0.164:0.164) (0.303:0.303:0.303))
    )
  )
)
(CELL
  (CELLTYPE "OAI22X4")
  (INSTANCE cache_controller_U/U517)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.154:0.154:0.154) (0.122:0.122:0.122))
    (IOPATH A1 Y (0.117:0.117:0.117) (0.087:0.087:0.087))
    (IOPATH B0 Y (0.197:0.197:0.197) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.138:0.138:0.138) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "NOR3X8")
  (INSTANCE cache_controller_U/U516)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.088:0.099:0.099) (0.062:0.067:0.067))
    (IOPATH B Y (0.108:0.108:0.108) (0.069:0.069:0.069))
    (IOPATH C Y (0.118:0.119:0.119) (0.065:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/U515)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.147:0.147:0.147) (0.085:0.085:0.085))
    (IOPATH B Y (0.275:0.275:0.275) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U514)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.426:0.427:0.427) (0.473:0.480:0.480))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/U513)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.101:0.101:0.101) (0.121:0.121:0.121))
    (IOPATH B Y (0.158:0.158:0.158) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U512)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.151:0.151) (0.247:0.247:0.247))
    (IOPATH B Y (0.165:0.165:0.165) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/U511)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.156:0.156:0.156) (0.205:0.205:0.205))
    (IOPATH B Y (0.119:0.119:0.119) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U510)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.105:0.106:0.106) (0.073:0.073:0.073))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X8")
  (INSTANCE cache_controller_U/U509)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.084:0.084) (0.048:0.048:0.048))
    (IOPATH B Y (0.068:0.068:0.068) (0.057:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U508)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.263:0.263:0.263))
    (IOPATH B Y (0.127:0.127:0.127) (0.183:0.183:0.183))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U507)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.263:0.263:0.263))
    (IOPATH B Y (0.140:0.140:0.140) (0.184:0.185:0.185))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U506)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.263:0.263:0.263))
    (IOPATH B Y (0.140:0.140:0.140) (0.184:0.184:0.184))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U505)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.054:0.054:0.054) (0.041:0.041:0.041))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U504)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.071:0.072:0.072) (0.058:0.058:0.058))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U503)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.412:0.412:0.412) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U502)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.425:0.425:0.425) (0.297:0.297:0.297))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U501)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.078:0.078) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U500)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.051:0.052:0.052) (0.043:0.043:0.043))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X2")
  (INSTANCE cache_controller_U/U499)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.256:0.256:0.256) (0.146:0.146:0.146))
    (IOPATH A1 Y (0.215:0.215:0.215) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.240:0.240:0.240) (0.145:0.145:0.145))
    (IOPATH B1 Y (0.207:0.208:0.208) (0.090:0.090:0.090))
    (IOPATH C0 Y (0.141:0.142:0.142) (0.050:0.052:0.052))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U498)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.406:0.406:0.406) (0.267:0.267:0.267))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/U497)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.034:0.034:0.034) (0.041:0.041:0.041))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U496)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.121:0.122:0.122) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U495)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.405:0.405:0.405) (0.264:0.264:0.264))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/U494)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.070:0.070:0.070) (0.092:0.092:0.092))
    (IOPATH B Y (0.148:0.148:0.148) (0.162:0.162:0.162))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/U493)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.140:0.141:0.141) (0.166:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U492)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.115:0.119:0.119) (0.098:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U491)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.400:0.400:0.400) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/U490)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.033:0.033:0.033) (0.036:0.036:0.036))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U489)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.418:0.418:0.418) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/U488)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.280:0.287:0.287) (0.214:0.218:0.218))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X6")
  (INSTANCE cache_controller_U/U487)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.053:0.055:0.055) (0.053:0.055:0.055))
    (IOPATH B Y (0.065:0.067:0.067) (0.064:0.065:0.065))
    (IOPATH C Y (0.086:0.114:0.114) (0.083:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U486)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.330:0.330:0.330) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.370:0.370:0.370) (0.201:0.201:0.201))
    (IOPATH B0 Y (0.309:0.309:0.309) (0.147:0.147:0.147))
    (IOPATH B1 Y (0.446:0.446:0.446) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.182:0.194:0.194) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U485)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.407:0.407:0.407) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX4")
  (INSTANCE cache_controller_U/U484)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.054:0.054:0.054) (0.064:0.064:0.064))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U483)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.071:0.071:0.071) (0.047:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U482)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.406:0.406:0.406) (0.268:0.268:0.268))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U481)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.425:0.425:0.425) (0.297:0.297:0.297))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U480)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.094:0.100:0.100) (0.077:0.082:0.082))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U479)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.081:0.082:0.082) (0.070:0.070:0.070))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U478)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.094:0.095:0.095) (0.066:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U477)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.402:0.402:0.402) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U476)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.409:0.409:0.409) (0.270:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U475)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.107:0.108:0.108) (0.074:0.074:0.074))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U474)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.110:0.110:0.110) (0.076:0.076:0.076))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U473)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.414:0.414:0.414) (0.279:0.279:0.279))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/U472)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.055:0.055:0.055) (0.054:0.055:0.055))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U471)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.104:0.105:0.105) (0.072:0.073:0.073))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U470)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.412:0.412:0.412) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/U469)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.212:0.212:0.212) (0.216:0.216:0.216))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U468)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.420:0.420:0.420) (0.283:0.283:0.283))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U467)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.112:0.112) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X4")
  (INSTANCE cache_controller_U/U466)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.129:0.129:0.129) (0.067:0.067:0.067))
    (IOPATH A1 Y (0.219:0.219:0.219) (0.073:0.073:0.073))
    (IOPATH B0 Y (0.191:0.191:0.191) (0.122:0.122:0.122))
    (IOPATH B1 Y (0.131:0.137:0.137) (0.085:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U465)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.411:0.411:0.411) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U464)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.410:0.411:0.411) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U463)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.413:0.414:0.414) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X4")
  (INSTANCE cache_controller_U/U462)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.313:0.313:0.313) (0.208:0.208:0.208))
    (IOPATH A1 Y (0.353:0.353:0.353) (0.237:0.237:0.237))
    (IOPATH B0 Y (0.307:0.308:0.308) (0.191:0.191:0.191))
    (IOPATH B1 Y (0.422:0.422:0.422) (0.234:0.234:0.234))
    (IOPATH C0 Y (0.192:0.204:0.204) (0.201:0.207:0.207))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U461)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.406:0.406:0.406) (0.268:0.268:0.268))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/U460)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.156:0.156:0.156) (0.205:0.205:0.205))
    (IOPATH B Y (0.099:0.099:0.099) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "BUFX6")
  (INSTANCE cache_controller_U/U459)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.101:0.101:0.101) (0.108:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE cache_controller_U/U458)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.182:0.186:0.186) (0.233:0.242:0.242))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U457)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.427:0.428:0.428) (0.278:0.279:0.279))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U456)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.101:0.101:0.101) (0.068:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U455)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.418:0.418:0.418) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/U454)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.049:0.049:0.049) (0.055:0.055:0.055))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U453)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.075:0.075:0.075) (0.051:0.051:0.051))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U452)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.050:0.050:0.050) (0.038:0.038:0.038))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U451)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.096:0.096:0.096) (0.067:0.067:0.067))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/U450)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.038:0.038:0.038) (0.038:0.038:0.038))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X2")
  (INSTANCE cache_controller_U/U449)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.237:0.237:0.237) (0.128:0.128:0.128))
    (IOPATH A1 Y (0.173:0.173:0.173) (0.125:0.125:0.125))
    (IOPATH B0 Y (0.143:0.143:0.143) (0.081:0.081:0.081))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.121:0.121:0.121))
    (IOPATH C0 Y (0.101:0.112:0.112) (0.111:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U448)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.079:0.079) (0.089:0.089:0.089))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U447)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.413:0.413:0.413) (0.263:0.263:0.263))
    )
  )
)
(CELL
  (CELLTYPE "AOI2BB2X4")
  (INSTANCE cache_controller_U/U446)
  (DELAY
    (ABSOLUTE
    (IOPATH B0 Y (0.177:0.177:0.177) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.115:0.115:0.115) (0.063:0.063:0.063))
    (IOPATH A0N Y (0.154:0.154:0.154) (0.213:0.213:0.213))
    (IOPATH A1N Y (0.107:0.107:0.107) (0.139:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/U445)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.112:0.112:0.112) (0.138:0.138:0.138))
    (IOPATH B Y (0.076:0.076:0.076) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "AOI2BB2X4")
  (INSTANCE cache_controller_U/U444)
  (DELAY
    (ABSOLUTE
    (IOPATH B0 Y (0.100:0.100:0.100) (0.081:0.081:0.081))
    (IOPATH B1 Y (0.140:0.140:0.140) (0.077:0.077:0.077))
    (IOPATH A0N Y (0.139:0.139:0.139) (0.184:0.184:0.184))
    (IOPATH A1N Y (0.105:0.105:0.105) (0.136:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X2")
  (INSTANCE cache_controller_U/U443)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.288:0.288:0.288) (0.197:0.197:0.197))
    (IOPATH A1 Y (0.211:0.211:0.211) (0.148:0.148:0.148))
    (IOPATH B0 Y (0.309:0.309:0.309) (0.171:0.171:0.171))
    (IOPATH B1 Y (0.242:0.242:0.242) (0.149:0.149:0.149))
    (IOPATH C0 Y (0.133:0.153:0.153) (0.124:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X8")
  (INSTANCE cache_controller_U/U442)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.095:0.095:0.095) (0.053:0.053:0.053))
    (IOPATH B Y (0.044:0.044:0.044) (0.035:0.035:0.035))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE cache_controller_U/U441)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.130:0.130) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/U440)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.133:0.133) (0.181:0.181:0.181))
    (IOPATH B Y (0.105:0.105:0.105) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X8")
  (INSTANCE cache_controller_U/U439)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.081:0.081:0.081) (0.074:0.074:0.074))
    (IOPATH B Y (0.077:0.102:0.102) (0.057:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE cache_controller_U/U438)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.200:0.204:0.204) (0.132:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U437)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.408:0.408:0.408) (0.268:0.268:0.268))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/U436)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.144:0.144:0.144) (0.085:0.085:0.085))
    )
  )
)
(CELL
  (CELLTYPE "AOI2BB2X4")
  (INSTANCE cache_controller_U/U435)
  (DELAY
    (ABSOLUTE
    (IOPATH B0 Y (0.160:0.160:0.160) (0.112:0.112:0.112))
    (IOPATH B1 Y (0.105:0.111:0.111) (0.060:0.060:0.060))
    (IOPATH A0N Y (0.144:0.144:0.144) (0.206:0.206:0.206))
    (IOPATH A1N Y (0.123:0.123:0.123) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE cache_controller_U/U434)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.141:0.142:0.142) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X6")
  (INSTANCE cache_controller_U/U433)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.058:0.059:0.059) (0.059:0.061:0.061))
    (IOPATH B Y (0.061:0.061:0.061) (0.059:0.060:0.060))
    (IOPATH C Y (0.076:0.077:0.077) (0.068:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U432)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.079:0.079) (0.056:0.056:0.056))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X8")
  (INSTANCE cache_controller_U/U431)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.054:0.054:0.054) (0.047:0.047:0.047))
    (IOPATH B Y (0.068:0.068:0.068) (0.056:0.056:0.056))
    (IOPATH C Y (0.152:0.153:0.153) (0.086:0.086:0.086))
    (IOPATH D Y (0.151:0.151:0.151) (0.083:0.083:0.083))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/U430)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.095:0.095:0.095) (0.058:0.058:0.058))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U429)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE cache_controller_U/U428)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.145:0.145:0.145) (0.074:0.074:0.074))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE cache_controller_U/U427)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.142:0.143:0.143) (0.099:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U426)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.141:0.141:0.141) (0.249:0.249:0.249))
    (IOPATH B Y (0.130:0.130:0.130) (0.176:0.176:0.176))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U425)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.406:0.406:0.406) (0.267:0.267:0.267))
    )
  )
)
(CELL
  (CELLTYPE "OA22X4")
  (INSTANCE cache_controller_U/U424)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.115:0.115:0.115) (0.141:0.141:0.141))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.216:0.216:0.216))
    (IOPATH B0 Y (0.185:0.185:0.185) (0.265:0.265:0.265))
    (IOPATH B1 Y (0.144:0.144:0.144) (0.187:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U423)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.129:0.129) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U422)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.324:0.324:0.324) (0.224:0.224:0.224))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U421)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.157:0.157) (0.141:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U420)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.335:0.337:0.337) (0.227:0.228:0.228))
    )
  )
)
(CELL
  (CELLTYPE "AOI2BB2X4")
  (INSTANCE cache_controller_U/U419)
  (DELAY
    (ABSOLUTE
    (IOPATH B0 Y (0.177:0.177:0.177) (0.124:0.124:0.124))
    (IOPATH B1 Y (0.156:0.156:0.156) (0.101:0.101:0.101))
    (IOPATH A0N Y (0.155:0.155:0.155) (0.216:0.216:0.216))
    (IOPATH A1N Y (0.115:0.115:0.115) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/U418)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.095:0.095:0.095) (0.057:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX12")
  (INSTANCE cache_controller_U/U417)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.292:0.292:0.292) (0.308:0.308:0.308))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U416)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.400:0.401:0.401) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U415)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.443:0.443:0.443) (0.311:0.311:0.311))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/U414)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.115:0.116:0.116) (0.072:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U413)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.088:0.090:0.090) (0.066:0.067:0.067))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/U412)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.133:0.133) (0.181:0.181:0.181))
    (IOPATH B Y (0.101:0.101:0.101) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U411)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.103:0.103) (0.076:0.076:0.076))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/U410)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.133:0.133) (0.181:0.181:0.181))
    (IOPATH B Y (0.110:0.110:0.110) (0.123:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/U409)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.045:0.045:0.045) (0.047:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X6")
  (INSTANCE cache_controller_U/U408)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.059:0.083:0.083) (0.061:0.076:0.076))
    (IOPATH B Y (0.065:0.067:0.067) (0.064:0.065:0.065))
    (IOPATH C Y (0.072:0.073:0.073) (0.067:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/U407)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.156:0.156:0.156) (0.205:0.205:0.205))
    (IOPATH B Y (0.097:0.097:0.097) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U406)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.239:0.239:0.239) (0.142:0.142:0.142))
    (IOPATH A1 Y (0.265:0.265:0.265) (0.169:0.169:0.169))
    (IOPATH B0 Y (0.201:0.201:0.201) (0.115:0.115:0.115))
    (IOPATH B1 Y (0.329:0.329:0.329) (0.167:0.167:0.167))
    (IOPATH C0 Y (0.116:0.129:0.129) (0.114:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X2")
  (INSTANCE cache_controller_U/U405)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.188:0.188:0.188) (0.116:0.116:0.116))
    (IOPATH A1 Y (0.219:0.219:0.219) (0.146:0.146:0.146))
    (IOPATH B0 Y (0.149:0.149:0.149) (0.083:0.083:0.083))
    (IOPATH B1 Y (0.229:0.229:0.229) (0.124:0.124:0.124))
    (IOPATH C0 Y (0.085:0.107:0.107) (0.093:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X4")
  (INSTANCE cache_controller_U/U404)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.242:0.242:0.242) (0.116:0.116:0.116))
    (IOPATH A1 Y (0.153:0.154:0.154) (0.075:0.075:0.075))
    (IOPATH B0 Y (0.231:0.231:0.231) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.153:0.153:0.153) (0.085:0.085:0.085))
    )
  )
)
(CELL
  (CELLTYPE "OAI2BB2X4")
  (INSTANCE cache_controller_U/U403)
  (DELAY
    (ABSOLUTE
    (IOPATH B0 Y (0.168:0.168:0.168) (0.069:0.069:0.069))
    (IOPATH B1 Y (0.089:0.089:0.089) (0.053:0.053:0.053))
    (IOPATH A0N Y (0.159:0.159:0.159) (0.232:0.232:0.232))
    (IOPATH A1N Y (0.123:0.125:0.125) (0.109:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X6")
  (INSTANCE cache_controller_U/U402)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.058:0.059:0.059) (0.059:0.061:0.061))
    (IOPATH B Y (0.076:0.077:0.077) (0.071:0.072:0.072))
    (IOPATH C Y (0.076:0.104:0.104) (0.076:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U401)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.046:0.048:0.048) (0.035:0.037:0.037))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U400)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.107:0.107:0.107) (0.074:0.074:0.074))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/U399)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.147:0.147:0.147) (0.191:0.191:0.191))
    (IOPATH B Y (0.113:0.113:0.113) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U398)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.404:0.404:0.404) (0.263:0.263:0.263))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE cache_controller_U/U397)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.194:0.194:0.194) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "OA22X4")
  (INSTANCE cache_controller_U/U396)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.190:0.190:0.190) (0.234:0.234:0.234))
    (IOPATH A1 Y (0.129:0.129:0.129) (0.159:0.159:0.159))
    (IOPATH B0 Y (0.185:0.185:0.185) (0.265:0.265:0.265))
    (IOPATH B1 Y (0.141:0.141:0.141) (0.184:0.184:0.184))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X6")
  (INSTANCE cache_controller_U/U395)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.098:0.118:0.118) (0.109:0.112:0.112))
    (IOPATH B Y (0.091:0.091:0.091) (0.086:0.087:0.087))
    (IOPATH C Y (0.090:0.092:0.092) (0.082:0.083:0.083))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U394)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.466:0.466:0.466) (0.356:0.356:0.356))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U393)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.265:0.265:0.265) (0.170:0.170:0.170))
    (IOPATH B Y (0.180:0.181:0.181) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X4")
  (INSTANCE cache_controller_U/U392)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.164:0.164:0.164) (0.093:0.093:0.093))
    (IOPATH B Y (0.114:0.114:0.114) (0.069:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE cache_controller_U/U391)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U390)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.462:0.462:0.462) (0.355:0.355:0.355))
    )
  )
)
(CELL
  (CELLTYPE "OA22X4")
  (INSTANCE cache_controller_U/U389)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.194:0.194:0.194))
    (IOPATH A1 Y (0.133:0.133:0.133) (0.155:0.156:0.156))
    (IOPATH B0 Y (0.179:0.179:0.179) (0.238:0.238:0.238))
    (IOPATH B1 Y (0.137:0.137:0.137) (0.182:0.182:0.182))
    )
  )
)
(CELL
  (CELLTYPE "OA22X4")
  (INSTANCE cache_controller_U/U388)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.194:0.194:0.194))
    (IOPATH A1 Y (0.142:0.142:0.142) (0.162:0.162:0.162))
    (IOPATH B0 Y (0.179:0.179:0.179) (0.238:0.238:0.238))
    (IOPATH B1 Y (0.145:0.145:0.145) (0.187:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "BUFX2")
  (INSTANCE cache_controller_U/U387)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.449:0.449:0.449) (0.316:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/U386)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.111:0.111) (0.092:0.092:0.092))
    (IOPATH B Y (0.105:0.105:0.105) (0.069:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X4")
  (INSTANCE cache_controller_U/U385)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.318:0.318:0.318) (0.211:0.211:0.211))
    (IOPATH A1 Y (0.373:0.373:0.373) (0.243:0.243:0.243))
    (IOPATH B0 Y (0.299:0.299:0.299) (0.200:0.200:0.200))
    (IOPATH B1 Y (0.374:0.374:0.374) (0.229:0.229:0.229))
    (IOPATH C0 Y (0.180:0.205:0.205) (0.186:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U384)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.151:0.151:0.151) (0.165:0.166:0.166))
    (IOPATH A1 Y (0.162:0.162:0.162) (0.271:0.271:0.271))
    (IOPATH B0 Y (0.130:0.130:0.130) (0.168:0.168:0.168))
    (IOPATH B1 Y (0.184:0.184:0.184) (0.253:0.253:0.253))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U383)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.407:0.407:0.407) (0.270:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "AOI2BB2X4")
  (INSTANCE cache_controller_U/U382)
  (DELAY
    (ABSOLUTE
    (IOPATH B0 Y (0.176:0.176:0.176) (0.124:0.124:0.124))
    (IOPATH B1 Y (0.147:0.150:0.150) (0.099:0.101:0.101))
    (IOPATH A0N Y (0.122:0.122:0.122) (0.146:0.146:0.146))
    (IOPATH A1N Y (0.175:0.175:0.175) (0.202:0.202:0.202))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U381)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.125:0.134:0.134) (0.098:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U380)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.423:0.423:0.423) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/U379)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.155:0.155:0.155) (0.197:0.197:0.197))
    (IOPATH B Y (0.101:0.101:0.101) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X8")
  (INSTANCE cache_controller_U/U378)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.117:0.117) (0.056:0.056:0.056))
    (IOPATH B Y (0.093:0.093:0.093) (0.047:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE cache_controller_U/U377)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.195:0.195:0.195) (0.209:0.210:0.210))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U376)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.039:0.039:0.039) (0.028:0.028:0.028))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/U375)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.120:0.120:0.120) (0.152:0.152:0.152))
    (IOPATH B Y (0.072:0.072:0.072) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U374)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.389:0.389:0.389) (0.435:0.435:0.435))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/U373)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.140:0.140:0.140) (0.201:0.201:0.201))
    (IOPATH B Y (0.117:0.117:0.117) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U372)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.253:0.253:0.253))
    (IOPATH B Y (0.128:0.128:0.128) (0.178:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/U371)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.058:0.059:0.059) (0.061:0.062:0.062))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U370)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.095:0.097:0.097) (0.064:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U369)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.413:0.414:0.414) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U368)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.105:0.106:0.106) (0.139:0.140:0.140))
    (IOPATH A1 Y (0.157:0.157:0.157) (0.267:0.267:0.267))
    (IOPATH B0 Y (0.123:0.123:0.123) (0.163:0.163:0.163))
    (IOPATH B1 Y (0.179:0.179:0.179) (0.249:0.249:0.249))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U367)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.068:0.078:0.078) (0.061:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U366)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.123:0.123:0.123) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X8")
  (INSTANCE cache_controller_U/U365)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.054:0.055:0.055) (0.049:0.049:0.049))
    (IOPATH B Y (0.063:0.064:0.064) (0.053:0.053:0.053))
    (IOPATH C Y (0.077:0.105:0.105) (0.062:0.064:0.064))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/U364)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.110:0.111:0.111) (0.129:0.130:0.130))
    (IOPATH B Y (0.156:0.156:0.156) (0.165:0.165:0.165))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/U363)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.144:0.144:0.144) (0.176:0.176:0.176))
    (IOPATH B Y (0.135:0.135:0.135) (0.156:0.156:0.156))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X4")
  (INSTANCE cache_controller_U/U362)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.201:0.201:0.201) (0.082:0.082:0.082))
    (IOPATH A1 Y (0.092:0.093:0.093) (0.047:0.047:0.047))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.122:0.122:0.122))
    (IOPATH B1 Y (0.130:0.130:0.130) (0.065:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U361)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.055:0.055:0.055) (0.037:0.037:0.037))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U360)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.245:0.245:0.245) (0.148:0.148:0.148))
    (IOPATH A1 Y (0.297:0.297:0.297) (0.185:0.185:0.185))
    (IOPATH B0 Y (0.211:0.211:0.211) (0.119:0.119:0.119))
    (IOPATH B1 Y (0.298:0.298:0.298) (0.165:0.165:0.165))
    (IOPATH C0 Y (0.127:0.151:0.151) (0.122:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U359)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.089:0.089) (0.064:0.064:0.064))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE cache_controller_U/U358)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.090:0.090:0.090) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X4")
  (INSTANCE cache_controller_U/U357)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.314:0.314:0.314) (0.208:0.208:0.208))
    (IOPATH A1 Y (0.356:0.356:0.356) (0.237:0.237:0.237))
    (IOPATH B0 Y (0.287:0.287:0.287) (0.189:0.189:0.189))
    (IOPATH B1 Y (0.398:0.398:0.398) (0.232:0.232:0.232))
    (IOPATH C0 Y (0.192:0.205:0.205) (0.201:0.207:0.207))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX2")
  (INSTANCE cache_controller_U/U356)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.127:0.127:0.127) (0.162:0.163:0.163))
    )
  )
)
(CELL
  (CELLTYPE "NOR3X6")
  (INSTANCE cache_controller_U/U355)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.081:0.103:0.103) (0.068:0.071:0.071))
    (IOPATH B Y (0.098:0.112:0.112) (0.072:0.082:0.082))
    (IOPATH C Y (0.102:0.104:0.104) (0.059:0.059:0.059))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/U354)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.131:0.131:0.131) (0.085:0.085:0.085))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/U353)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.107:0.108:0.108) (0.063:0.063:0.063))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U352)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.458:0.460:0.460) (0.319:0.328:0.328))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X2")
  (INSTANCE cache_controller_U/U351)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.227:0.227:0.227) (0.148:0.148:0.148))
    (IOPATH B Y (0.148:0.148:0.148) (0.070:0.070:0.070))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X6")
  (INSTANCE cache_controller_U/U350)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.053:0.055:0.055) (0.053:0.055:0.055))
    (IOPATH B Y (0.076:0.077:0.077) (0.071:0.072:0.072))
    (IOPATH C Y (0.074:0.099:0.099) (0.069:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/U349)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.118:0.118:0.118) (0.078:0.078:0.078))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/U348)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.077:0.077) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U347)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.468:0.468:0.468) (0.360:0.360:0.360))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/U346)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.301:0.301:0.301) (0.236:0.236:0.236))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U345)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.058:0.059:0.059) (0.039:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U344)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.422:0.422:0.422) (0.292:0.292:0.292))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U343)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.158:0.158) (0.107:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U342)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.429:0.429:0.429) (0.303:0.303:0.303))
    )
  )
)
(CELL
  (CELLTYPE "AOI2BB1X1")
  (INSTANCE cache_controller_U/U341)
  (DELAY
    (ABSOLUTE
    (IOPATH A0N Y (0.177:0.177:0.177) (0.183:0.183:0.183))
    (IOPATH A1N Y (0.189:0.189:0.189) (0.201:0.201:0.201))
    (IOPATH B0 Y (0.157:0.157:0.157) (0.067:0.067:0.067))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X4")
  (INSTANCE cache_controller_U/U340)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.315:0.315:0.315) (0.209:0.209:0.209))
    (IOPATH A1 Y (0.371:0.371:0.371) (0.240:0.240:0.240))
    (IOPATH B0 Y (0.297:0.297:0.297) (0.196:0.196:0.196))
    (IOPATH B1 Y (0.372:0.372:0.372) (0.227:0.227:0.227))
    (IOPATH C0 Y (0.192:0.216:0.216) (0.201:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U339)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.387:0.387:0.387) (0.206:0.206:0.206))
    (IOPATH B0 Y (0.307:0.308:0.308) (0.147:0.147:0.147))
    (IOPATH B1 Y (0.406:0.406:0.406) (0.192:0.192:0.192))
    (IOPATH C0 Y (0.182:0.194:0.194) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE cache_controller_U/U338)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.164:0.164:0.164) (0.116:0.116:0.116))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U337)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.061:0.061:0.061) (0.042:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X6")
  (INSTANCE cache_controller_U/U336)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.072:0.074:0.074) (0.071:0.072:0.072))
    (IOPATH B Y (0.103:0.114:0.114) (0.102:0.102:0.102))
    (IOPATH C Y (0.088:0.105:0.105) (0.082:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U335)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.387:0.387:0.387) (0.206:0.206:0.206))
    (IOPATH B0 Y (0.322:0.322:0.322) (0.159:0.159:0.159))
    (IOPATH B1 Y (0.449:0.449:0.449) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.182:0.194:0.194) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U334)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE cache_controller_U/U333)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.146:0.146:0.146) (0.076:0.076:0.076))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U332)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.058:0.058:0.058) (0.033:0.033:0.033))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X4")
  (INSTANCE cache_controller_U/U331)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.312:0.312:0.312) (0.208:0.208:0.208))
    (IOPATH A1 Y (0.356:0.356:0.356) (0.237:0.237:0.237))
    (IOPATH B0 Y (0.295:0.295:0.295) (0.194:0.194:0.194))
    (IOPATH B1 Y (0.398:0.398:0.398) (0.232:0.232:0.232))
    (IOPATH C0 Y (0.178:0.192:0.192) (0.184:0.194:0.194))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X8")
  (INSTANCE cache_controller_U/U330)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.147:0.147:0.147) (0.111:0.111:0.111))
    (IOPATH B Y (0.098:0.098:0.098) (0.078:0.078:0.078))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U329)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.129:0.129) (0.089:0.090:0.090))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U328)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.146:0.146:0.146) (0.244:0.244:0.244))
    (IOPATH B Y (0.135:0.135:0.135) (0.180:0.180:0.180))
    )
  )
)
(CELL
  (CELLTYPE "AOI2BB2X4")
  (INSTANCE cache_controller_U/U327)
  (DELAY
    (ABSOLUTE
    (IOPATH B0 Y (0.178:0.178:0.178) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.117:0.117:0.117) (0.061:0.061:0.061))
    (IOPATH A0N Y (0.155:0.155:0.155) (0.217:0.217:0.217))
    (IOPATH A1N Y (0.126:0.126:0.126) (0.149:0.149:0.149))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U326)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.121:0.121:0.121) (0.086:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX3")
  (INSTANCE cache_controller_U/U325)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.047:0.047:0.047) (0.058:0.058:0.058))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U324)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.464:0.466:0.466) (0.326:0.332:0.332))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX6")
  (INSTANCE cache_controller_U/U323)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.032:0.032:0.032) (0.039:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U322)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.239:0.239:0.239) (0.143:0.143:0.143))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.173:0.173:0.173))
    (IOPATH B0 Y (0.205:0.205:0.205) (0.112:0.112:0.112))
    (IOPATH B1 Y (0.288:0.288:0.288) (0.158:0.158:0.158))
    (IOPATH C0 Y (0.131:0.144:0.144) (0.136:0.141:0.141))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE cache_controller_U/U321)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.118:0.118) (0.097:0.097:0.097))
    (IOPATH B Y (0.126:0.127:0.127) (0.097:0.098:0.098))
    (IOPATH C Y (0.147:0.160:0.160) (0.106:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/U320)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.051:0.052:0.052) (0.045:0.045:0.045))
    (IOPATH B Y (0.063:0.087:0.087) (0.049:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U319)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.071:0.071:0.071) (0.047:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U318)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.092:0.092) (0.066:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U317)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.045:0.045:0.045) (0.040:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U316)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.253:0.253:0.253))
    (IOPATH B Y (0.130:0.130:0.130) (0.178:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X4")
  (INSTANCE cache_controller_U/U315)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.228:0.228:0.228) (0.104:0.104:0.104))
    (IOPATH A1 Y (0.133:0.134:0.134) (0.064:0.064:0.064))
    (IOPATH B0 Y (0.214:0.214:0.214) (0.139:0.139:0.139))
    (IOPATH B1 Y (0.162:0.166:0.166) (0.106:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U314)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.072:0.073:0.073) (0.052:0.053:0.053))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U313)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.060:0.060:0.060) (0.040:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/U312)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.294:0.294:0.294) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.090:0.090:0.090))
    (IOPATH B0 Y (0.282:0.282:0.282) (0.172:0.172:0.172))
    (IOPATH B1 Y (0.206:0.207:0.207) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/U311)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.128:0.128) (0.164:0.164:0.164))
    (IOPATH B Y (0.113:0.113:0.113) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "OA22X4")
  (INSTANCE cache_controller_U/U310)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.182:0.182:0.182) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.134:0.134:0.134) (0.154:0.154:0.154))
    (IOPATH B0 Y (0.176:0.176:0.176) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.148:0.148:0.148) (0.187:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X4")
  (INSTANCE cache_controller_U/U309)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.086:0.087:0.087) (0.074:0.075:0.075))
    (IOPATH B Y (0.086:0.088:0.088) (0.072:0.073:0.073))
    (IOPATH C Y (0.097:0.100:0.100) (0.075:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U308)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.075:0.076:0.076) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U307)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.241:0.241:0.241) (0.143:0.143:0.143))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.173:0.173:0.173))
    (IOPATH B0 Y (0.201:0.201:0.201) (0.115:0.115:0.115))
    (IOPATH B1 Y (0.288:0.288:0.288) (0.158:0.158:0.158))
    (IOPATH C0 Y (0.116:0.130:0.130) (0.114:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/U306)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.210:0.210:0.210) (0.225:0.226:0.226))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U305)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.180:0.180:0.180) (0.257:0.257:0.257))
    (IOPATH A1 Y (0.150:0.150:0.150) (0.183:0.184:0.184))
    (IOPATH B0 Y (0.129:0.129:0.129) (0.167:0.167:0.167))
    (IOPATH B1 Y (0.189:0.189:0.189) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U304)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.180:0.180:0.180) (0.257:0.257:0.257))
    (IOPATH A1 Y (0.150:0.150:0.150) (0.183:0.184:0.184))
    (IOPATH B0 Y (0.129:0.129:0.129) (0.166:0.166:0.166))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U303)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.454:0.454:0.454) (0.337:0.337:0.337))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U302)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.554:0.554:0.554) (0.395:0.395:0.395))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U301)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.132:0.132:0.132) (0.091:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U300)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.109:0.113:0.113) (0.123:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U299)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.082:0.083:0.083) (0.065:0.067:0.067))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U298)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.135:0.135:0.135) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/U297)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.100:0.102:0.102) (0.105:0.106:0.106))
    (IOPATH B Y (0.102:0.102:0.102) (0.114:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U296)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.118:0.118) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U295)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.118:0.119:0.119) (0.082:0.082:0.082))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U294)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.421:0.421:0.421) (0.290:0.290:0.290))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U293)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.092:0.092) (0.065:0.065:0.065))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U292)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.408:0.408:0.408) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U291)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.129:0.129) (0.085:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "OA22X4")
  (INSTANCE cache_controller_U/U290)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.181:0.181:0.181) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.114:0.114:0.114) (0.145:0.145:0.145))
    (IOPATH B0 Y (0.169:0.169:0.169) (0.230:0.230:0.230))
    (IOPATH B1 Y (0.131:0.131:0.131) (0.175:0.175:0.175))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U289)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.400:0.401:0.401) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U288)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.115:0.115:0.115) (0.078:0.078:0.078))
    )
  )
)
(CELL
  (CELLTYPE "OR3X6")
  (INSTANCE cache_controller_U/U287)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.135:0.135) (0.147:0.162:0.162))
    (IOPATH B Y (0.125:0.127:0.127) (0.172:0.172:0.172))
    (IOPATH C Y (0.129:0.130:0.130) (0.178:0.180:0.180))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U286)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.046:0.046:0.046) (0.037:0.037:0.037))
    )
  )
)
(CELL
  (CELLTYPE "BUFX6")
  (INSTANCE cache_controller_U/U285)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.079:0.079) (0.095:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U284)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.131:0.132:0.132) (0.091:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U283)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.060:0.060:0.060) (0.047:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U282)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046))
    )
  )
)
(CELL
  (CELLTYPE "BUFX4")
  (INSTANCE cache_controller_U/U281)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.092:0.092) (0.103:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "OR3X6")
  (INSTANCE cache_controller_U/U280)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.101:0.103:0.103) (0.134:0.136:0.136))
    (IOPATH B Y (0.100:0.101:0.101) (0.150:0.150:0.150))
    (IOPATH C Y (0.128:0.139:0.139) (0.165:0.173:0.173))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U279)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.065:0.065:0.065) (0.046:0.046:0.046))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U278)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.064:0.065:0.065) (0.050:0.052:0.052))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U277)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.041:0.041) (0.036:0.036:0.036))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U276)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.108:0.108:0.108) (0.114:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U275)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.105:0.106:0.106) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U274)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.315:0.315) (0.194:0.194:0.194))
    (IOPATH B Y (0.179:0.179:0.179) (0.116:0.116:0.116))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U273)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.151:0.151) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U272)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.092:0.092) (0.103:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U271)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.125:0.126:0.126) (0.120:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U270)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.088:0.098:0.098) (0.074:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U269)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.320:0.321:0.321) (0.359:0.364:0.364))
    )
  )
)
(CELL
  (CELLTYPE "BUFX4")
  (INSTANCE cache_controller_U/U268)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.401:0.402:0.402) (0.301:0.306:0.306))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U267)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.132:0.133:0.133) (0.091:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U266)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.381:0.383:0.383) (0.424:0.429:0.429))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U265)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.487:0.490:0.490) (0.541:0.553:0.553))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U264)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.269:0.270:0.270) (0.206:0.206:0.206))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U263)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.406:0.406:0.406) (0.268:0.268:0.268))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U262)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.231:0.231:0.231) (0.139:0.139:0.139))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.173:0.173:0.173))
    (IOPATH B0 Y (0.212:0.212:0.212) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.331:0.331:0.331) (0.167:0.167:0.167))
    (IOPATH C0 Y (0.116:0.130:0.130) (0.114:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U261)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.048:0.048:0.048) (0.033:0.033:0.033))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U260)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.059:0.060:0.060) (0.043:0.044:0.044))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U259)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.067:0.076:0.076) (0.062:0.065:0.065))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U258)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.240:0.240:0.240) (0.143:0.143:0.143))
    (IOPATH A1 Y (0.281:0.281:0.281) (0.175:0.175:0.175))
    (IOPATH B0 Y (0.202:0.202:0.202) (0.113:0.114:0.114))
    (IOPATH B1 Y (0.283:0.283:0.283) (0.156:0.156:0.156))
    (IOPATH C0 Y (0.116:0.140:0.140) (0.114:0.122:0.122))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U257)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.257:0.257:0.257) (0.155:0.155:0.155))
    (IOPATH A1 Y (0.232:0.245:0.245) (0.170:0.172:0.172))
    (IOPATH B0 Y (0.256:0.256:0.256) (0.141:0.141:0.141))
    (IOPATH B1 Y (0.333:0.333:0.333) (0.179:0.179:0.179))
    (IOPATH C0 Y (0.148:0.160:0.160) (0.150:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "AO21X1")
  (INSTANCE cache_controller_U/U256)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.217:0.219:0.219) (0.232:0.249:0.249))
    (IOPATH A1 Y (0.216:0.216:0.216) (0.282:0.282:0.282))
    (IOPATH B0 Y (0.204:0.204:0.204) (0.255:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/U255)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.134:0.141:0.141) (0.124:0.141:0.141))
    (IOPATH B Y (0.194:0.194:0.194) (0.182:0.182:0.182))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.187:0.195:0.195) (0.175:0.175:0.175)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.154:0.154:0.154) (0.150:0.156:0.156)))
    (IOPATH (posedge S0) Y (0.266:0.266:0.266) (0.206:0.206:0.206))
    (IOPATH (negedge S0) Y (0.187:0.195:0.195) (0.158:0.162:0.162))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U254)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.352:0.352:0.352) (0.201:0.203:0.203))
    (IOPATH A1 Y (0.352:0.352:0.352) (0.192:0.192:0.192))
    (IOPATH B0 Y (0.353:0.353:0.353) (0.176:0.176:0.176))
    (IOPATH B1 Y (0.412:0.412:0.412) (0.197:0.197:0.197))
    (IOPATH C0 Y (0.201:0.214:0.214) (0.176:0.183:0.183))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U253)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.401:0.401:0.401) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.323:0.323:0.323) (0.178:0.178:0.178))
    (IOPATH B0 Y (0.327:0.327:0.327) (0.163:0.163:0.163))
    (IOPATH B1 Y (0.383:0.383:0.383) (0.183:0.183:0.183))
    (IOPATH C0 Y (0.169:0.183:0.183) (0.143:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U252)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.401:0.401:0.401) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.324:0.324:0.324) (0.179:0.179:0.179))
    (IOPATH B0 Y (0.320:0.320:0.320) (0.158:0.158:0.158))
    (IOPATH B1 Y (0.383:0.383:0.383) (0.183:0.183:0.183))
    (IOPATH C0 Y (0.182:0.195:0.195) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U251)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.323:0.323:0.323) (0.186:0.188:0.188))
    (IOPATH A1 Y (0.321:0.321:0.321) (0.177:0.177:0.177))
    (IOPATH B0 Y (0.310:0.310:0.310) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.383:0.383:0.383) (0.183:0.183:0.183))
    (IOPATH C0 Y (0.182:0.195:0.195) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE cache_controller_U/U250)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.118:0.118) (0.097:0.097:0.097))
    (IOPATH B Y (0.118:0.119:0.119) (0.086:0.086:0.086))
    (IOPATH C Y (0.147:0.160:0.160) (0.106:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U249)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.401:0.401:0.401) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.321:0.321:0.321) (0.177:0.177:0.177))
    (IOPATH B0 Y (0.312:0.312:0.312) (0.153:0.153:0.153))
    (IOPATH B1 Y (0.369:0.369:0.369) (0.194:0.194:0.194))
    (IOPATH C0 Y (0.169:0.192:0.192) (0.143:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U248)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.304:0.304:0.304) (0.164:0.164:0.164))
    (IOPATH A1 Y (0.230:0.230:0.230) (0.152:0.152:0.152))
    (IOPATH B0 Y (0.219:0.219:0.219) (0.127:0.127:0.127))
    (IOPATH B1 Y (0.266:0.266:0.266) (0.167:0.167:0.167))
    (IOPATH C0 Y (0.121:0.144:0.144) (0.118:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U247)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.401:0.401:0.401) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.323:0.323:0.323) (0.178:0.178:0.178))
    (IOPATH B0 Y (0.314:0.314:0.314) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.383:0.383:0.383) (0.183:0.183:0.183))
    (IOPATH C0 Y (0.182:0.205:0.205) (0.163:0.167:0.167))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U246)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.401:0.401:0.401) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.323:0.323:0.323) (0.178:0.178:0.178))
    (IOPATH B0 Y (0.311:0.311:0.311) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.369:0.369:0.369) (0.194:0.194:0.194))
    (IOPATH C0 Y (0.169:0.192:0.192) (0.143:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U245)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.297:0.297:0.297) (0.159:0.159:0.159))
    (IOPATH A1 Y (0.230:0.230:0.230) (0.153:0.153:0.153))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.106:0.106:0.106))
    (IOPATH B1 Y (0.259:0.259:0.259) (0.163:0.163:0.163))
    (IOPATH C0 Y (0.131:0.154:0.154) (0.136:0.140:0.140))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE cache_controller_U/U244)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.118:0.118) (0.097:0.097:0.097))
    (IOPATH B Y (0.126:0.127:0.127) (0.097:0.098:0.098))
    (IOPATH C Y (0.147:0.170:0.170) (0.106:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U243)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.433:0.433:0.433) (0.209:0.209:0.209))
    (IOPATH A1 Y (0.352:0.352:0.352) (0.192:0.192:0.192))
    (IOPATH B0 Y (0.337:0.337:0.337) (0.161:0.161:0.161))
    (IOPATH B1 Y (0.398:0.398:0.398) (0.209:0.209:0.209))
    (IOPATH C0 Y (0.188:0.202:0.202) (0.157:0.168:0.168))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE cache_controller_U/U242)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.118:0.118) (0.097:0.097:0.097))
    (IOPATH B Y (0.118:0.119:0.119) (0.086:0.087:0.087))
    (IOPATH C Y (0.147:0.160:0.160) (0.106:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE cache_controller_U/U241)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.118:0.118) (0.097:0.097:0.097))
    (IOPATH B Y (0.126:0.127:0.127) (0.097:0.098:0.098))
    (IOPATH C Y (0.147:0.160:0.160) (0.106:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U240)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.405:0.405:0.405) (0.193:0.193:0.193))
    (IOPATH A1 Y (0.321:0.321:0.321) (0.177:0.177:0.177))
    (IOPATH B0 Y (0.320:0.320:0.320) (0.158:0.158:0.158))
    (IOPATH B1 Y (0.369:0.369:0.369) (0.194:0.194:0.194))
    (IOPATH C0 Y (0.169:0.183:0.183) (0.143:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE cache_controller_U/U239)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.118:0.118) (0.097:0.097:0.097))
    (IOPATH B Y (0.126:0.127:0.127) (0.097:0.098:0.098))
    (IOPATH C Y (0.147:0.160:0.160) (0.106:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U238)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.329:0.329:0.329) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.387:0.387:0.387) (0.206:0.206:0.206))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.142:0.142:0.142))
    (IOPATH B1 Y (0.449:0.449:0.449) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.169:0.182:0.182) (0.143:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U237)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.247:0.247:0.247) (0.149:0.149:0.149))
    (IOPATH A1 Y (0.291:0.291:0.291) (0.183:0.183:0.183))
    (IOPATH B0 Y (0.217:0.217:0.217) (0.128:0.128:0.128))
    (IOPATH B1 Y (0.347:0.347:0.347) (0.177:0.177:0.177))
    (IOPATH C0 Y (0.141:0.153:0.153) (0.144:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U236)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.240:0.240:0.240) (0.143:0.143:0.143))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.173:0.173:0.173))
    (IOPATH B0 Y (0.202:0.202:0.202) (0.121:0.121:0.121))
    (IOPATH B1 Y (0.331:0.331:0.331) (0.167:0.167:0.167))
    (IOPATH C0 Y (0.131:0.143:0.143) (0.136:0.141:0.141))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U235)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.382:0.382:0.382) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.313:0.313:0.313) (0.153:0.153:0.153))
    (IOPATH B1 Y (0.449:0.449:0.449) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.182:0.194:0.194) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U234)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.330:0.330:0.330) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.382:0.382:0.382) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.315:0.315:0.315) (0.148:0.148:0.148))
    (IOPATH B1 Y (0.449:0.449:0.449) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.182:0.194:0.194) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE cache_controller_U/U233)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.119:0.119) (0.096:0.097:0.097))
    (IOPATH B Y (0.112:0.115:0.115) (0.082:0.084:0.084))
    (IOPATH C Y (0.147:0.159:0.159) (0.106:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U232)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.329:0.329:0.329) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.382:0.382:0.382) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.322:0.322:0.322) (0.159:0.159:0.159))
    (IOPATH B1 Y (0.449:0.449:0.449) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.182:0.195:0.195) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U231)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.382:0.382:0.382) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.322:0.322:0.322) (0.159:0.159:0.159))
    (IOPATH B1 Y (0.449:0.449:0.449) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.169:0.182:0.182) (0.143:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U230)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.332:0.332:0.332) (0.171:0.171:0.171))
    (IOPATH A1 Y (0.387:0.387:0.387) (0.206:0.206:0.206))
    (IOPATH B0 Y (0.305:0.305:0.305) (0.144:0.144:0.144))
    (IOPATH B1 Y (0.406:0.406:0.406) (0.192:0.192:0.192))
    (IOPATH C0 Y (0.182:0.195:0.195) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U229)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.336:0.336:0.336) (0.173:0.173:0.173))
    (IOPATH A1 Y (0.387:0.387:0.387) (0.206:0.206:0.206))
    (IOPATH B0 Y (0.333:0.333:0.333) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.406:0.406:0.406) (0.192:0.192:0.192))
    (IOPATH C0 Y (0.182:0.195:0.195) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U228)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.387:0.387:0.387) (0.206:0.206:0.206))
    (IOPATH B0 Y (0.326:0.326:0.326) (0.153:0.153:0.153))
    (IOPATH B1 Y (0.406:0.406:0.406) (0.192:0.192:0.192))
    (IOPATH C0 Y (0.169:0.182:0.182) (0.143:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U227)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.330:0.330:0.330) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.387:0.387:0.387) (0.206:0.206:0.206))
    (IOPATH B0 Y (0.306:0.307:0.307) (0.146:0.146:0.146))
    (IOPATH B1 Y (0.406:0.406:0.406) (0.192:0.192:0.192))
    (IOPATH C0 Y (0.182:0.194:0.194) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE cache_controller_U/U226)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.127:0.129:0.129) (0.104:0.105:0.105))
    (IOPATH B Y (0.137:0.138:0.138) (0.105:0.105:0.105))
    (IOPATH C Y (0.157:0.169:0.169) (0.114:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U225)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.074:0.083:0.083) (0.078:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U224)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.233:0.233:0.233) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.268:0.268:0.268) (0.170:0.170:0.170))
    (IOPATH B0 Y (0.207:0.207:0.207) (0.114:0.115:0.115))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.163:0.163:0.163))
    (IOPATH C0 Y (0.116:0.130:0.130) (0.114:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U223)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.382:0.382:0.382) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.318:0.318:0.318) (0.153:0.153:0.153))
    (IOPATH B1 Y (0.398:0.398:0.398) (0.189:0.189:0.189))
    (IOPATH C0 Y (0.169:0.183:0.183) (0.143:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U222)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.232:0.232:0.232) (0.139:0.139:0.139))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.173:0.173:0.173))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.104:0.104:0.104))
    (IOPATH B1 Y (0.288:0.288:0.288) (0.158:0.158:0.158))
    (IOPATH C0 Y (0.116:0.130:0.130) (0.114:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U221)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.389:0.389:0.389) (0.199:0.199:0.199))
    (IOPATH A1 Y (0.441:0.441:0.441) (0.237:0.237:0.237))
    (IOPATH B0 Y (0.377:0.377:0.377) (0.182:0.182:0.182))
    (IOPATH B1 Y (0.458:0.458:0.458) (0.219:0.219:0.219))
    (IOPATH C0 Y (0.208:0.222:0.222) (0.171:0.182:0.182))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U220)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.336:0.336:0.336) (0.173:0.173:0.173))
    (IOPATH A1 Y (0.373:0.373:0.373) (0.202:0.202:0.202))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.142:0.142:0.142))
    (IOPATH B1 Y (0.398:0.398:0.398) (0.189:0.189:0.189))
    (IOPATH C0 Y (0.169:0.183:0.183) (0.143:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U219)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.233:0.233:0.233) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.268:0.268:0.268) (0.170:0.170:0.170))
    (IOPATH B0 Y (0.222:0.224:0.224) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.267:0.269:0.269) (0.165:0.165:0.165))
    (IOPATH C0 Y (0.131:0.144:0.144) (0.136:0.141:0.141))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE cache_controller_U/U218)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.119:0.119) (0.096:0.097:0.097))
    (IOPATH B Y (0.118:0.120:0.120) (0.086:0.087:0.087))
    (IOPATH C Y (0.147:0.160:0.160) (0.106:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U217)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.151:0.151) (0.249:0.249:0.249))
    (IOPATH B Y (0.166:0.166:0.166) (0.289:0.289:0.289))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U216)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.090:0.090:0.090) (0.056:0.056:0.056))
    (IOPATH B Y (0.215:0.215:0.215) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE cache_controller_U/U215)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.119:0.119) (0.097:0.097:0.097))
    (IOPATH B Y (0.118:0.119:0.119) (0.086:0.087:0.087))
    (IOPATH C Y (0.132:0.146:0.146) (0.097:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U214)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.356:0.356:0.356) (0.183:0.183:0.183))
    (IOPATH A1 Y (0.418:0.418:0.418) (0.223:0.223:0.223))
    (IOPATH B0 Y (0.347:0.347:0.347) (0.176:0.176:0.176))
    (IOPATH B1 Y (0.475:0.475:0.475) (0.213:0.213:0.213))
    (IOPATH C0 Y (0.188:0.202:0.202) (0.157:0.168:0.168))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/U213)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.184:0.184:0.184) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U212)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.331:0.331:0.331) (0.171:0.171:0.171))
    (IOPATH A1 Y (0.389:0.389:0.389) (0.207:0.207:0.207))
    (IOPATH B0 Y (0.311:0.311:0.311) (0.150:0.150:0.150))
    (IOPATH B1 Y (0.393:0.393:0.393) (0.187:0.187:0.187))
    (IOPATH C0 Y (0.169:0.193:0.193) (0.143:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U211)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.336:0.336:0.336) (0.173:0.173:0.173))
    (IOPATH A1 Y (0.370:0.370:0.370) (0.201:0.201:0.201))
    (IOPATH B0 Y (0.307:0.307:0.307) (0.148:0.148:0.148))
    (IOPATH B1 Y (0.393:0.393:0.393) (0.187:0.187:0.187))
    (IOPATH C0 Y (0.182:0.206:0.206) (0.163:0.168:0.168))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U210)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.332:0.332:0.332) (0.171:0.171:0.171))
    (IOPATH A1 Y (0.370:0.370:0.370) (0.201:0.201:0.201))
    (IOPATH B0 Y (0.316:0.316:0.316) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.446:0.446:0.446) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.182:0.194:0.194) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U209)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.328:0.328:0.328) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.370:0.370:0.370) (0.201:0.201:0.201))
    (IOPATH B0 Y (0.301:0.301:0.301) (0.140:0.140:0.140))
    (IOPATH B1 Y (0.446:0.446:0.446) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.182:0.194:0.194) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U208)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.333:0.333:0.333) (0.171:0.171:0.171))
    (IOPATH A1 Y (0.370:0.370:0.370) (0.201:0.201:0.201))
    (IOPATH B0 Y (0.305:0.305:0.305) (0.145:0.145:0.145))
    (IOPATH B1 Y (0.446:0.446:0.446) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.182:0.194:0.194) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U207)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.401:0.401:0.401) (0.192:0.192:0.192))
    (IOPATH A1 Y (0.329:0.329:0.329) (0.182:0.182:0.182))
    (IOPATH B0 Y (0.310:0.310:0.310) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.369:0.369:0.369) (0.194:0.194:0.194))
    (IOPATH C0 Y (0.182:0.205:0.205) (0.163:0.167:0.167))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U206)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.076:0.076:0.076) (0.046:0.046:0.046))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U205)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.312:0.312:0.312) (0.170:0.170:0.170))
    (IOPATH A1 Y (0.242:0.242:0.242) (0.160:0.160:0.160))
    (IOPATH B0 Y (0.214:0.214:0.214) (0.119:0.119:0.119))
    (IOPATH B1 Y (0.274:0.274:0.274) (0.172:0.172:0.172))
    (IOPATH C0 Y (0.141:0.164:0.164) (0.144:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U204)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.326:0.326:0.326) (0.178:0.178:0.178))
    (IOPATH A1 Y (0.251:0.251:0.251) (0.165:0.165:0.165))
    (IOPATH B0 Y (0.251:0.254:0.254) (0.146:0.147:0.147))
    (IOPATH B1 Y (0.284:0.284:0.284) (0.179:0.179:0.179))
    (IOPATH C0 Y (0.134:0.147:0.147) (0.128:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U203)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.300:0.300:0.300) (0.160:0.160:0.160))
    (IOPATH A1 Y (0.222:0.222:0.222) (0.148:0.148:0.148))
    (IOPATH B0 Y (0.208:0.208:0.208) (0.115:0.115:0.115))
    (IOPATH B1 Y (0.259:0.259:0.259) (0.163:0.163:0.163))
    (IOPATH C0 Y (0.116:0.130:0.130) (0.114:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE cache_controller_U/U202)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.118:0.118) (0.097:0.097:0.097))
    (IOPATH B Y (0.126:0.129:0.129) (0.097:0.098:0.098))
    (IOPATH C Y (0.147:0.159:0.159) (0.106:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI2BB2X2")
  (INSTANCE cache_controller_U/U201)
  (DELAY
    (ABSOLUTE
    (IOPATH B0 Y (0.230:0.230:0.230) (0.139:0.139:0.139))
    (IOPATH B1 Y (0.151:0.151:0.151) (0.074:0.074:0.074))
    (IOPATH A0N Y (0.174:0.174:0.174) (0.244:0.244:0.244))
    (IOPATH A1N Y (0.149:0.150:0.150) (0.171:0.171:0.171))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X3")
  (INSTANCE cache_controller_U/U200)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.172:0.172:0.172) (0.207:0.207:0.207))
    (IOPATH B Y (0.127:0.127:0.127) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/U199)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.145:0.145:0.145) (0.214:0.214:0.214))
    (IOPATH B Y (0.123:0.123:0.123) (0.165:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U198)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.253:0.253:0.253))
    (IOPATH B Y (0.148:0.148:0.148) (0.190:0.190:0.190))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U197)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.263:0.263:0.263))
    (IOPATH B Y (0.137:0.137:0.137) (0.182:0.182:0.182))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U196)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.253:0.253:0.253))
    (IOPATH B Y (0.137:0.137:0.137) (0.183:0.183:0.183))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/U195)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.094:0.094:0.094))
    (IOPATH B Y (0.080:0.080:0.080) (0.055:0.055:0.055))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/U194)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.183:0.183:0.183) (0.241:0.241:0.241))
    (IOPATH B Y (0.154:0.154:0.154) (0.177:0.177:0.177))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/U193)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.153:0.153) (0.252:0.252:0.252))
    (IOPATH B Y (0.122:0.122:0.122) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/U192)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.174:0.174:0.174) (0.232:0.233:0.233))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.364:0.364:0.364))
    (IOPATH B0 Y (0.156:0.156:0.156) (0.243:0.243:0.243))
    (IOPATH B1 Y (0.201:0.202:0.202) (0.343:0.343:0.343))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/U191)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.174:0.174:0.174) (0.232:0.233:0.233))
    (IOPATH A1 Y (0.183:0.183:0.183) (0.364:0.364:0.364))
    (IOPATH B0 Y (0.157:0.157:0.157) (0.244:0.244:0.244))
    (IOPATH B1 Y (0.201:0.202:0.202) (0.343:0.343:0.343))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U190)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.111:0.111) (0.139:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U189)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.413:0.413:0.413) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U188)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.334:0.334:0.334) (0.229:0.229:0.229))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U187)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.327:0.327:0.327) (0.233:0.233:0.233))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U186)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.481:0.484:0.484) (0.351:0.355:0.355))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U185)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.426:0.427:0.427) (0.294:0.294:0.294))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U184)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.455:0.455:0.455) (0.320:0.321:0.321))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U183)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.412:0.412:0.412) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U182)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.101:0.101:0.101) (0.070:0.070:0.070))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U181)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.316:0.316:0.316) (0.216:0.216:0.216))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U180)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.425:0.425:0.425) (0.299:0.299:0.299))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U179)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.425:0.425:0.425) (0.299:0.299:0.299))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U178)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.413:0.413:0.413) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U177)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.065:0.065:0.065))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U176)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.316:0.316:0.316) (0.216:0.216:0.216))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U175)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.455:0.455:0.455) (0.338:0.338:0.338))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U174)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.421:0.421:0.421) (0.291:0.291:0.291))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U173)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.423:0.423:0.423) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U172)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.421:0.421:0.421) (0.291:0.291:0.291))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U171)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.423:0.423:0.423) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/U170)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.228:0.228:0.228) (0.267:0.267:0.267))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U169)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.089:0.089) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U168)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.076:0.076:0.076) (0.057:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U167)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.406:0.406:0.406) (0.263:0.263:0.263))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U166)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.409:0.409:0.409) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/U165)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.348:0.348:0.348) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U164)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.400:0.400:0.400) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/U163)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.272:0.272:0.272) (0.297:0.297:0.297))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U162)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.095:0.096:0.096) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U161)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.403:0.403:0.403) (0.262:0.262:0.262))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U160)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.438:0.438:0.438) (0.316:0.316:0.316))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U159)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.425:0.427:0.427) (0.281:0.282:0.282))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U158)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.399:0.399:0.399) (0.250:0.250:0.250))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U157)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.408:0.408:0.408) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U156)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.094:0.094:0.094) (0.068:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U155)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.316:0.316:0.316) (0.216:0.216:0.216))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U154)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.061:0.061:0.061) (0.050:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U153)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.080:0.080:0.080) (0.059:0.059:0.059))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U152)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.409:0.409:0.409) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U151)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.408:0.409:0.409) (0.267:0.268:0.268))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U150)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.416:0.416:0.416) (0.281:0.281:0.281))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U149)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.118:0.118:0.118) (0.083:0.083:0.083))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/U148)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.267:0.267:0.267) (0.190:0.190:0.190))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U147)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.422:0.422:0.422) (0.292:0.292:0.292))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U146)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.440:0.440:0.440) (0.309:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U145)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.422:0.422:0.422) (0.291:0.291:0.291))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U144)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.322:0.322:0.322) (0.226:0.226:0.226))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U143)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.304:0.304:0.304) (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U142)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.110:0.110:0.110) (0.081:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/U141)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.317:0.317:0.317) (0.217:0.217:0.217))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U140)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.416:0.416:0.416) (0.281:0.281:0.281))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U139)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.400:0.400:0.400) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/U138)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.282:0.284:0.284) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U137)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.403:0.403:0.403) (0.262:0.262:0.262))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U136)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.087:0.087:0.087) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U135)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.076:0.076:0.076) (0.057:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U134)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.408:0.408:0.408) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/U133)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.501:0.501:0.501) (0.215:0.215:0.215))
    (IOPATH B Y (0.492:0.492:0.492) (0.296:0.296:0.296))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U132)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.165:0.165:0.165))
    (IOPATH A1 Y (0.326:0.326:0.326) (0.205:0.205:0.205))
    (IOPATH B0 Y (0.238:0.238:0.238) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.339:0.339:0.339) (0.187:0.187:0.187))
    (IOPATH C0 Y (0.161:0.173:0.173) (0.160:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U131)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.243:0.243:0.243) (0.147:0.147:0.147))
    (IOPATH A1 Y (0.295:0.295:0.295) (0.185:0.185:0.185))
    (IOPATH B0 Y (0.215:0.215:0.215) (0.120:0.120:0.120))
    (IOPATH B1 Y (0.310:0.310:0.310) (0.170:0.170:0.170))
    (IOPATH C0 Y (0.141:0.153:0.153) (0.144:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U130)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.245:0.245:0.245) (0.148:0.148:0.148))
    (IOPATH A1 Y (0.295:0.295:0.295) (0.185:0.185:0.185))
    (IOPATH B0 Y (0.235:0.236:0.236) (0.145:0.145:0.145))
    (IOPATH B1 Y (0.310:0.310:0.310) (0.170:0.170:0.170))
    (IOPATH C0 Y (0.141:0.154:0.154) (0.144:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U129)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.233:0.233:0.233) (0.141:0.141:0.141))
    (IOPATH A1 Y (0.279:0.279:0.279) (0.175:0.175:0.175))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.131:0.131:0.131))
    (IOPATH B1 Y (0.335:0.335:0.335) (0.169:0.169:0.169))
    (IOPATH C0 Y (0.133:0.145:0.145) (0.138:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U128)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.232:0.232:0.232) (0.139:0.139:0.139))
    (IOPATH A1 Y (0.274:0.274:0.274) (0.171:0.171:0.171))
    (IOPATH B0 Y (0.210:0.210:0.210) (0.126:0.126:0.126))
    (IOPATH B1 Y (0.326:0.326:0.326) (0.164:0.164:0.164))
    (IOPATH C0 Y (0.127:0.140:0.140) (0.133:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U127)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.104:0.105:0.105) (0.095:0.095:0.095))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U126)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.152:0.152) (0.140:0.140:0.140))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/U125)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.133:0.133) (0.181:0.181:0.181))
    (IOPATH B Y (0.164:0.164:0.164) (0.245:0.245:0.245))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U124)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.136:0.136:0.136) (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U123)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.136:0.136:0.136) (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U122)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.159:0.159) (0.151:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U121)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U120)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.143:0.143) (0.103:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U119)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.116:0.116:0.116) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U118)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.126:0.133:0.133) (0.118:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U117)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.090:0.090) (0.064:0.064:0.064))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U116)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.105:0.106:0.106) (0.090:0.090:0.090))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U115)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.092:0.092) (0.065:0.065:0.065))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U114)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.134:0.134) (0.092:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U113)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.090:0.090) (0.064:0.064:0.064))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U112)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.126:0.129:0.129) (0.092:0.095:0.095))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U111)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.144:0.144) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U110)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.081:0.081) (0.067:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U109)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.045:0.045:0.045) (0.033:0.033:0.033))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U108)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.092:0.092) (0.065:0.065:0.065))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U107)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.107:0.107:0.107) (0.086:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/U106)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.155:0.155:0.155) (0.213:0.213:0.213))
    (IOPATH B Y (0.131:0.131:0.131) (0.143:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X3")
  (INSTANCE cache_controller_U/U105)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.156:0.156:0.156) (0.179:0.179:0.179))
    (IOPATH B Y (0.112:0.112:0.112) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U104)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.253:0.253:0.253))
    (IOPATH B Y (0.148:0.148:0.148) (0.190:0.190:0.190))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U103)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.134:0.134:0.134) (0.203:0.203:0.203))
    (IOPATH B Y (0.122:0.122:0.122) (0.169:0.169:0.169))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U102)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.122:0.122:0.122) (0.186:0.186:0.186))
    (IOPATH B Y (0.115:0.115:0.115) (0.171:0.171:0.171))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/U101)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.130:0.130) (0.239:0.239:0.239))
    (IOPATH B Y (0.120:0.120:0.120) (0.166:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/U100)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.186:0.186:0.186) (0.104:0.104:0.104))
    (IOPATH B Y (0.086:0.086:0.086) (0.058:0.058:0.058))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/U99)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.222:0.222:0.222) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/U98)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.496:0.498:0.498) (0.550:0.555:0.555))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U97)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.092:0.092:0.092) (0.065:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U96)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.083:0.083:0.083) (0.057:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U95)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.074:0.074:0.074) (0.049:0.049:0.049))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U94)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.073:0.073:0.073) (0.044:0.044:0.044))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U93)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.069:0.069:0.069) (0.046:0.046:0.046))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U92)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.081:0.081:0.081) (0.065:0.065:0.065))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U91)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.076:0.077:0.077) (0.067:0.067:0.067))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X3")
  (INSTANCE cache_controller_U/U90)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.201:0.201:0.201) (0.237:0.237:0.237))
    (IOPATH B Y (0.174:0.177:0.177) (0.180:0.184:0.184))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/U89)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.191:0.200:0.200) (0.125:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U88)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.149:0.149) (0.118:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/U87)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.035:0.035:0.035) (0.038:0.038:0.038))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U86)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.051:0.051:0.051) (0.035:0.036:0.036))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U85)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.156:0.156:0.156) (0.169:0.170:0.170))
    (IOPATH A1 Y (0.168:0.168:0.168) (0.275:0.275:0.275))
    (IOPATH B0 Y (0.133:0.133:0.133) (0.170:0.170:0.170))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U84)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.156:0.156:0.156) (0.169:0.170:0.170))
    (IOPATH A1 Y (0.168:0.168:0.168) (0.275:0.275:0.275))
    (IOPATH B0 Y (0.134:0.134:0.134) (0.171:0.171:0.171))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U83)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.156:0.156:0.156) (0.169:0.170:0.170))
    (IOPATH A1 Y (0.168:0.168:0.168) (0.275:0.275:0.275))
    (IOPATH B0 Y (0.134:0.134:0.134) (0.171:0.171:0.171))
    (IOPATH B1 Y (0.189:0.189:0.189) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U82)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.156:0.156:0.156) (0.169:0.170:0.170))
    (IOPATH A1 Y (0.168:0.168:0.168) (0.275:0.275:0.275))
    (IOPATH B0 Y (0.136:0.136:0.136) (0.173:0.173:0.173))
    (IOPATH B1 Y (0.189:0.189:0.189) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U81)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.180:0.180:0.180) (0.257:0.257:0.257))
    (IOPATH A1 Y (0.150:0.150:0.150) (0.183:0.184:0.184))
    (IOPATH B0 Y (0.134:0.134:0.134) (0.172:0.172:0.172))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U80)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.054:0.055:0.055) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U79)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.030:0.030:0.030) (0.025:0.025:0.025))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U78)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.180:0.180:0.180) (0.257:0.257:0.257))
    (IOPATH A1 Y (0.150:0.150:0.150) (0.183:0.184:0.184))
    (IOPATH B0 Y (0.135:0.135:0.135) (0.172:0.172:0.172))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U77)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.180:0.180:0.180) (0.257:0.257:0.257))
    (IOPATH A1 Y (0.150:0.150:0.150) (0.183:0.184:0.184))
    (IOPATH B0 Y (0.135:0.135:0.135) (0.173:0.173:0.173))
    (IOPATH B1 Y (0.189:0.189:0.189) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/U76)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.206:0.206:0.206) (0.221:0.222:0.222))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U75)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.118:0.118:0.118) (0.087:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX6")
  (INSTANCE cache_controller_U/U74)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.057:0.057:0.057) (0.067:0.067:0.067))
    )
  )
)
(CELL
  (CELLTYPE "OR2X6")
  (INSTANCE cache_controller_U/U73)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.126:0.126:0.126) (0.198:0.198:0.198))
    (IOPATH B Y (0.082:0.082:0.082) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "OA22X4")
  (INSTANCE cache_controller_U/U72)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.190:0.190:0.190) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.129:0.129:0.129) (0.152:0.152:0.152))
    (IOPATH B0 Y (0.184:0.184:0.184) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.136:0.136:0.136) (0.183:0.183:0.183))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U71)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.163:0.163:0.163) (0.243:0.243:0.243))
    (IOPATH A1 Y (0.102:0.103:0.103) (0.148:0.148:0.148))
    (IOPATH B0 Y (0.119:0.119:0.119) (0.159:0.159:0.159))
    (IOPATH B1 Y (0.180:0.180:0.180) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U70)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.174:0.174:0.174) (0.252:0.252:0.252))
    (IOPATH A1 Y (0.118:0.118:0.118) (0.162:0.162:0.162))
    (IOPATH B0 Y (0.130:0.130:0.130) (0.169:0.169:0.169))
    (IOPATH B1 Y (0.191:0.191:0.191) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U69)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.180:0.180:0.180) (0.257:0.257:0.257))
    (IOPATH A1 Y (0.135:0.135:0.135) (0.169:0.170:0.170))
    (IOPATH B0 Y (0.133:0.133:0.133) (0.171:0.171:0.171))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/U68)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.068:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U67)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.038:0.038:0.038) (0.026:0.026:0.026))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX3")
  (INSTANCE cache_controller_U/U66)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.088:0.088:0.088) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X2")
  (INSTANCE cache_controller_U/U65)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.216:0.216:0.216) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.245:0.245:0.245) (0.168:0.168:0.168))
    (IOPATH B0 Y (0.182:0.182:0.182) (0.109:0.109:0.109))
    (IOPATH B1 Y (0.248:0.250:0.250) (0.154:0.154:0.154))
    (IOPATH C0 Y (0.106:0.120:0.120) (0.111:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X2")
  (INSTANCE cache_controller_U/U64)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.182:0.182:0.182) (0.113:0.113:0.113))
    (IOPATH A1 Y (0.218:0.218:0.218) (0.146:0.146:0.146))
    (IOPATH B0 Y (0.152:0.153:0.153) (0.094:0.094:0.094))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.128:0.128:0.128))
    (IOPATH C0 Y (0.102:0.112:0.112) (0.112:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U63)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.084:0.084) (0.062:0.062:0.062))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX16")
  (INSTANCE cache_controller_U/U62)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.039:0.039:0.039) (0.040:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/U61)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.077:0.077) (0.102:0.102:0.102))
    (IOPATH B Y (0.160:0.160:0.160) (0.204:0.204:0.204))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X8")
  (INSTANCE cache_controller_U/U60)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.062:0.063:0.063) (0.052:0.052:0.052))
    (IOPATH B Y (0.053:0.056:0.056) (0.043:0.045:0.045))
    (IOPATH C Y (0.101:0.109:0.109) (0.060:0.061:0.061))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/U59)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.049:0.053:0.053) (0.066:0.067:0.067))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE cache_controller_U/U58)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.099:0.099:0.099) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U57)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.037:0.040:0.040) (0.035:0.035:0.035))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/U56)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.180:0.180:0.180) (0.257:0.257:0.257))
    (IOPATH A1 Y (0.150:0.150:0.150) (0.183:0.184:0.184))
    (IOPATH B0 Y (0.136:0.136:0.136) (0.173:0.173:0.173))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE cache_controller_U/U55)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.079:0.079) (0.055:0.055:0.055))
    (IOPATH B Y (0.098:0.105:0.105) (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X2")
  (INSTANCE cache_controller_U/U54)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.101:0.101) (0.049:0.054:0.054))
    (IOPATH B Y (0.150:0.150:0.150) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X4")
  (INSTANCE cache_controller_U/U53)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.319:0.319:0.319) (0.212:0.212:0.212))
    (IOPATH A1 Y (0.360:0.360:0.360) (0.241:0.241:0.241))
    (IOPATH B0 Y (0.290:0.290:0.290) (0.194:0.194:0.194))
    (IOPATH B1 Y (0.403:0.403:0.403) (0.236:0.236:0.236))
    (IOPATH C0 Y (0.182:0.196:0.196) (0.188:0.198:0.198))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U52)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.093:0.093:0.093) (0.066:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/U51)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.134:0.134:0.134) (0.160:0.160:0.160))
    (IOPATH B Y (0.112:0.112:0.112) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X2")
  (INSTANCE cache_controller_U/U50)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.202:0.202:0.202) (0.125:0.125:0.125))
    (IOPATH A1 Y (0.229:0.229:0.229) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.157:0.157:0.157) (0.092:0.092:0.092))
    (IOPATH B1 Y (0.266:0.266:0.266) (0.138:0.138:0.138))
    (IOPATH C0 Y (0.111:0.122:0.122) (0.120:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "OAI22X4")
  (INSTANCE cache_controller_U/U49)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.155:0.155:0.155) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.097:0.097:0.097) (0.088:0.088:0.088))
    (IOPATH B0 Y (0.189:0.189:0.189) (0.102:0.102:0.102))
    (IOPATH B1 Y (0.118:0.118:0.118) (0.083:0.083:0.083))
    )
  )
)
(CELL
  (CELLTYPE "OR3X6")
  (INSTANCE cache_controller_U/U48)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.096:0.101:0.101) (0.133:0.134:0.134))
    (IOPATH B Y (0.147:0.150:0.150) (0.160:0.177:0.177))
    (IOPATH C Y (0.128:0.144:0.144) (0.166:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U47)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.055:0.057:0.057) (0.040:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U46)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.057:0.057:0.057) (0.049:0.049:0.049))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U45)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.090:0.090) (0.064:0.064:0.064))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X12")
  (INSTANCE cache_controller_U/U44)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.081:0.084:0.084) (0.067:0.069:0.069))
    (IOPATH B Y (0.083:0.085:0.085) (0.070:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U43)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.326:0.326:0.326) (0.178:0.178:0.178))
    (IOPATH A1 Y (0.249:0.249:0.249) (0.163:0.163:0.163))
    (IOPATH B0 Y (0.219:0.220:0.220) (0.121:0.121:0.121))
    (IOPATH B1 Y (0.284:0.284:0.284) (0.179:0.179:0.179))
    (IOPATH C0 Y (0.134:0.147:0.147) (0.128:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U42)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.233:0.233:0.233) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.281:0.281:0.281) (0.175:0.175:0.175))
    (IOPATH B0 Y (0.208:0.208:0.208) (0.122:0.122:0.122))
    (IOPATH B1 Y (0.329:0.329:0.329) (0.167:0.167:0.167))
    (IOPATH C0 Y (0.116:0.130:0.130) (0.114:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U41)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.107:0.110:0.110) (0.102:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X4")
  (INSTANCE cache_controller_U/U40)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.317:0.317:0.317) (0.212:0.212:0.212))
    (IOPATH A1 Y (0.360:0.360:0.360) (0.241:0.241:0.241))
    (IOPATH B0 Y (0.301:0.301:0.301) (0.200:0.200:0.200))
    (IOPATH B1 Y (0.403:0.403:0.403) (0.236:0.236:0.236))
    (IOPATH C0 Y (0.182:0.196:0.196) (0.188:0.198:0.198))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U39)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.118:0.118) (0.080:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U38)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.230:0.230:0.230) (0.139:0.139:0.139))
    (IOPATH A1 Y (0.281:0.281:0.281) (0.175:0.175:0.175))
    (IOPATH B0 Y (0.207:0.207:0.207) (0.122:0.122:0.122))
    (IOPATH B1 Y (0.329:0.329:0.329) (0.167:0.167:0.167))
    (IOPATH C0 Y (0.131:0.144:0.144) (0.136:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U37)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.095:0.095) (0.080:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X4")
  (INSTANCE cache_controller_U/U36)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.078:0.078) (0.067:0.067:0.067))
    (IOPATH B Y (0.096:0.097:0.097) (0.078:0.079:0.079))
    (IOPATH C Y (0.103:0.129:0.129) (0.084:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE cache_controller_U/U35)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.085:0.085) (0.093:0.093:0.093))
    (IOPATH B Y (0.076:0.078:0.078) (0.091:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X6")
  (INSTANCE cache_controller_U/U34)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.072:0.073:0.073))
    (IOPATH B Y (0.069:0.069:0.069) (0.068:0.068:0.068))
    (IOPATH C Y (0.069:0.070:0.070) (0.067:0.067:0.067))
    )
  )
)
(CELL
  (CELLTYPE "BUFX8")
  (INSTANCE cache_controller_U/U33)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.114:0.115:0.115) (0.113:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U32)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.063:0.063:0.063) (0.050:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U31)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.052:0.053:0.053) (0.037:0.038:0.038))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U30)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.082:0.082:0.082) (0.057:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX2")
  (INSTANCE cache_controller_U/U29)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.156:0.156:0.156) (0.178:0.186:0.186))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U28)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.255:0.255:0.255) (0.154:0.154:0.154))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.190:0.190:0.190))
    (IOPATH B0 Y (0.226:0.226:0.226) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.313:0.313:0.313) (0.173:0.173:0.173))
    (IOPATH C0 Y (0.134:0.147:0.147) (0.128:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "OR2X6")
  (INSTANCE cache_controller_U/U27)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.125:0.125:0.125) (0.194:0.194:0.194))
    (IOPATH B Y (0.080:0.081:0.081) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/U26)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.039:0.041:0.041) (0.032:0.034:0.034))
    (IOPATH B Y (0.047:0.048:0.048) (0.034:0.036:0.036))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U25)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.122:0.127:0.127) (0.120:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U24)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.072:0.072:0.072) (0.057:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U23)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.239:0.239:0.239) (0.143:0.143:0.143))
    (IOPATH A1 Y (0.281:0.281:0.281) (0.175:0.175:0.175))
    (IOPATH B0 Y (0.200:0.200:0.200) (0.115:0.115:0.115))
    (IOPATH B1 Y (0.283:0.283:0.283) (0.156:0.156:0.156))
    (IOPATH C0 Y (0.116:0.140:0.140) (0.114:0.122:0.122))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U22)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.047:0.047:0.047) (0.034:0.034:0.034))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U21)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.087:0.087:0.087) (0.061:0.062:0.062))
    )
  )
)
(CELL
  (CELLTYPE "OAI22X4")
  (INSTANCE cache_controller_U/U20)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.122:0.122:0.122) (0.096:0.096:0.096))
    (IOPATH A1 Y (0.080:0.080:0.080) (0.059:0.059:0.059))
    (IOPATH B0 Y (0.166:0.166:0.166) (0.100:0.100:0.100))
    (IOPATH B1 Y (0.113:0.113:0.113) (0.072:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U19)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.408:0.408:0.408) (0.268:0.268:0.268))
    )
  )
)
(CELL
  (CELLTYPE "OAI221XL")
  (INSTANCE cache_controller_U/U18)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.327:0.327:0.327) (0.169:0.169:0.169))
    (IOPATH A1 Y (0.370:0.370:0.370) (0.201:0.201:0.201))
    (IOPATH B0 Y (0.309:0.309:0.309) (0.148:0.148:0.148))
    (IOPATH B1 Y (0.446:0.446:0.446) (0.198:0.198:0.198))
    (IOPATH C0 Y (0.182:0.194:0.194) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/U17)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.047:0.048:0.048) (0.036:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X1")
  (INSTANCE cache_controller_U/U16)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.241:0.241:0.241) (0.143:0.143:0.143))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.173:0.173:0.173))
    (IOPATH B0 Y (0.195:0.195:0.195) (0.108:0.108:0.108))
    (IOPATH B1 Y (0.331:0.331:0.331) (0.167:0.167:0.167))
    (IOPATH C0 Y (0.116:0.130:0.130) (0.114:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U15)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.078:0.078) (0.055:0.055:0.055))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X2")
  (INSTANCE cache_controller_U/U14)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.238:0.238:0.238) (0.128:0.128:0.128))
    (IOPATH A1 Y (0.175:0.175:0.175) (0.126:0.126:0.126))
    (IOPATH B0 Y (0.140:0.140:0.140) (0.079:0.079:0.079))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.129:0.129:0.129))
    (IOPATH C0 Y (0.085:0.098:0.098) (0.093:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U13)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.042:0.042) (0.029:0.029:0.029))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U12)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.076:0.076:0.076) (0.053:0.053:0.053))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/U11)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.126:0.126:0.126) (0.172:0.172:0.172))
    (IOPATH B Y (0.083:0.083:0.083) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U10)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.041:0.041) (0.036:0.036:0.036))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/U9)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.063:0.063:0.063) (0.050:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/U8)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.049:0.050:0.050) (0.034:0.035:0.035))
    )
  )
)
(CELL
  (CELLTYPE "OAI221X4")
  (INSTANCE cache_controller_U/U7)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.329:0.329:0.329) (0.215:0.215:0.215))
    (IOPATH A1 Y (0.368:0.368:0.368) (0.243:0.243:0.243))
    (IOPATH B0 Y (0.287:0.287:0.287) (0.185:0.185:0.185))
    (IOPATH B1 Y (0.381:0.381:0.381) (0.232:0.232:0.232))
    (IOPATH C0 Y (0.182:0.196:0.196) (0.188:0.198:0.198))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/U6)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.047:0.047:0.047) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/U5)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.482:0.483:0.483) (0.350:0.353:0.353))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/U4)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.112:0.112:0.112) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "OR3X6")
  (INSTANCE cache_controller_U/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.099:0.099) (0.134:0.136:0.136))
    (IOPATH B Y (0.111:0.112:0.112) (0.155:0.156:0.156))
    (IOPATH C Y (0.114:0.134:0.134) (0.163:0.173:0.173))
    )
  )
)
(CELL
  (CELLTYPE "DFFQX1")
  (INSTANCE cache_controller_U/state_reg\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.522:0.522:0.522) (0.340:0.340:0.340))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.103:0.103:0.103))
    (WIDTH (negedge CK) (0.156:0.156:0.156))
    (SETUP (posedge D) (posedge CK) (0.072:0.073:0.073))
    (SETUP (negedge D) (posedge CK) (0.157:0.158:0.158))
    (HOLD (posedge D) (posedge CK) (-0.048:-0.049:-0.049))
    (HOLD (negedge D) (posedge CK) (-0.060:-0.061:-0.061))
  )
)
(CELL
  (CELLTYPE "DFFX1")
  (INSTANCE cache_controller_U/state_reg\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.429:0.429:0.429) (0.287:0.287:0.287))
    (IOPATH (posedge CK) QN (0.501:0.501:0.501) (0.419:0.419:0.419))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.103:0.103:0.103))
    (WIDTH (negedge CK) (0.152:0.152:0.152))
    (SETUP (posedge D) (posedge CK) (0.085:0.085:0.085))
    (SETUP (negedge D) (posedge CK) (0.179:0.179:0.179))
    (HOLD (posedge D) (posedge CK) (-0.062:-0.062:-0.062))
    (HOLD (negedge D) (posedge CK) (-0.083:-0.083:-0.083))
  )
)
(CELL
  (CELLTYPE "DFFQX1")
  (INSTANCE cache_controller_U/state_reg\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.515:0.515:0.515) (0.337:0.337:0.337))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.103:0.103:0.103))
    (WIDTH (negedge CK) (0.156:0.156:0.156))
    (SETUP (posedge D) (posedge CK) (0.073:0.073:0.073))
    (SETUP (negedge D) (posedge CK) (0.157:0.158:0.158))
    (HOLD (posedge D) (posedge CK) (-0.048:-0.049:-0.049))
    (HOLD (negedge D) (posedge CK) (-0.060:-0.061:-0.061))
  )
)
(CELL
  (CELLTYPE "AO21X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1761)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.145:0.147:0.147) (0.157:0.159:0.159))
    (IOPATH A1 Y (0.151:0.151:0.151) (0.174:0.174:0.174))
    (IOPATH B0 Y (0.181:0.181:0.181) (0.245:0.245:0.245))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1760)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.096:0.096) (0.067:0.080:0.080))
    (IOPATH B Y (0.099:0.099:0.099) (0.064:0.064:0.064))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1759)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.073:0.073:0.073) (0.048:0.048:0.048)))
    (COND B == 1'b0 (IOPATH A Y (0.081:0.082:0.082) (0.083:0.083:0.083)))
    (IOPATH (posedge A) Y (0.082:0.082:0.082) (0.089:0.090:0.090))
    (IOPATH (negedge A) Y (0.076:0.076:0.076) (0.083:0.083:0.083))
    (COND A == 1'b1 (IOPATH B Y (0.103:0.103:0.103) (0.065:0.065:0.065)))
    (COND A == 1'b0 (IOPATH B Y (0.103:0.103:0.103) (0.106:0.106:0.106)))
    (IOPATH B Y (0.103:0.103:0.103) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1758)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.081:0.081:0.081) (0.048:0.048:0.048)))
    (COND B == 1'b0 (IOPATH A Y (0.082:0.082:0.082) (0.083:0.083:0.083)))
    (IOPATH (posedge A) Y (0.084:0.084:0.084) (0.085:0.085:0.085))
    (IOPATH (negedge A) Y (0.082:0.082:0.082) (0.083:0.083:0.083))
    (COND A == 1'b1 (IOPATH B Y (0.114:0.114:0.114) (0.071:0.071:0.071)))
    (COND A == 1'b0 (IOPATH B Y (0.113:0.113:0.113) (0.111:0.111:0.111)))
    (IOPATH B Y (0.114:0.114:0.114) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1757)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.110:0.110:0.110) (0.065:0.065:0.065)))
    (COND B == 1'b0 (IOPATH A Y (0.115:0.115:0.115) (0.128:0.128:0.128)))
    (IOPATH (posedge A) Y (0.115:0.115:0.115) (0.133:0.133:0.133))
    (IOPATH (negedge A) Y (0.111:0.111:0.111) (0.128:0.128:0.128))
    (COND A == 1'b1 (IOPATH B Y (0.100:0.104:0.104) (0.070:0.073:0.073)))
    (COND A == 1'b0 (IOPATH B Y (0.104:0.106:0.106) (0.104:0.108:0.108)))
    (IOPATH (posedge B) Y (0.108:0.111:0.111) (0.112:0.115:0.115))
    (IOPATH (negedge B) Y (0.100:0.104:0.104) (0.104:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1756)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.067:0.068:0.068) (0.045:0.047:0.047)))
    (COND B == 1'b0 (IOPATH A Y (0.078:0.081:0.081) (0.079:0.081:0.081)))
    (IOPATH (posedge A) Y (0.078:0.081:0.081) (0.087:0.091:0.091))
    (IOPATH (negedge A) Y (0.071:0.072:0.072) (0.079:0.081:0.081))
    (COND A == 1'b1 (IOPATH B Y (0.115:0.115:0.115) (0.075:0.075:0.075)))
    (COND A == 1'b0 (IOPATH B Y (0.107:0.107:0.107) (0.119:0.119:0.119)))
    (IOPATH (posedge B) Y (0.114:0.114:0.114) (0.118:0.118:0.118))
    (IOPATH (negedge B) Y (0.115:0.115:0.115) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1755)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.063:0.063:0.063) (0.038:0.038:0.038)))
    (COND B == 1'b0 (IOPATH A Y (0.068:0.068:0.068) (0.075:0.075:0.075)))
    (IOPATH (posedge A) Y (0.068:0.068:0.068) (0.076:0.076:0.076))
    (IOPATH (negedge A) Y (0.067:0.067:0.067) (0.075:0.075:0.075))
    (COND A == 1'b1 (IOPATH B Y (0.151:0.151:0.151) (0.097:0.097:0.097)))
    (COND A == 1'b0 (IOPATH B Y (0.121:0.121:0.121) (0.147:0.147:0.147)))
    (IOPATH (posedge B) Y (0.155:0.155:0.155) (0.151:0.151:0.151))
    (IOPATH (negedge B) Y (0.151:0.151:0.151) (0.147:0.147:0.147))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1754)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.076:0.076:0.076) (0.045:0.046:0.046)))
    (COND B == 1'b0 (IOPATH A Y (0.078:0.079:0.079) (0.082:0.082:0.082)))
    (IOPATH (posedge A) Y (0.080:0.080:0.080) (0.083:0.084:0.084))
    (IOPATH (negedge A) Y (0.078:0.079:0.079) (0.082:0.082:0.082))
    (COND A == 1'b1 (IOPATH B Y (0.129:0.129:0.129) (0.083:0.083:0.083)))
    (COND A == 1'b0 (IOPATH B Y (0.119:0.119:0.119) (0.128:0.128:0.128)))
    (IOPATH (posedge B) Y (0.128:0.128:0.128) (0.127:0.127:0.127))
    (IOPATH (negedge B) Y (0.129:0.129:0.129) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1753)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.090:0.090:0.090) (0.094:0.094:0.094)))
    (COND B == 1'b0 (IOPATH A Y (0.092:0.092:0.092) (0.057:0.057:0.057)))
    (IOPATH A Y (0.093:0.093:0.093) (0.094:0.094:0.094))
    (COND A == 1'b1 (IOPATH B Y (0.131:0.134:0.134) (0.117:0.125:0.125)))
    (COND A == 1'b0 (IOPATH B Y (0.118:0.127:0.127) (0.090:0.094:0.094)))
    (IOPATH (posedge B) Y (0.131:0.134:0.134) (0.123:0.128:0.128))
    (IOPATH (negedge B) Y (0.126:0.132:0.132) (0.117:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1752)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.081:0.081:0.081) (0.048:0.048:0.048)))
    (COND B == 1'b0 (IOPATH A Y (0.082:0.082:0.082) (0.083:0.083:0.083)))
    (IOPATH (posedge A) Y (0.084:0.084:0.084) (0.085:0.085:0.085))
    (IOPATH (negedge A) Y (0.083:0.083:0.083) (0.083:0.083:0.083))
    (COND A == 1'b1 (IOPATH B Y (0.117:0.117:0.117) (0.074:0.074:0.074)))
    (COND A == 1'b0 (IOPATH B Y (0.116:0.116:0.116) (0.114:0.114:0.114)))
    (IOPATH B Y (0.117:0.117:0.117) (0.114:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1751)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.083:0.083:0.083) (0.048:0.049:0.049)))
    (COND B == 1'b0 (IOPATH A Y (0.083:0.083:0.083) (0.084:0.084:0.084)))
    (IOPATH (posedge A) Y (0.085:0.085:0.085))
    (IOPATH (negedge A) Y (0.084:0.084:0.084))
    (COND A == 1'b1 (IOPATH B Y (0.117:0.117:0.117) (0.073:0.073:0.073)))
    (COND A == 1'b0 (IOPATH B Y (0.116:0.116:0.116) (0.113:0.113:0.113)))
    (IOPATH B Y (0.117:0.117:0.117) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1750)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.083:0.083:0.083) (0.049:0.049:0.049)))
    (COND B == 1'b0 (IOPATH A Y (0.084:0.084:0.084) (0.085:0.085:0.085)))
    (IOPATH (posedge A) Y (0.086:0.086:0.086) (0.086:0.087:0.087))
    (IOPATH (negedge A) Y (0.085:0.085:0.085) (0.085:0.085:0.085))
    (COND A == 1'b1 (IOPATH B Y (0.115:0.115:0.115) (0.072:0.072:0.072)))
    (COND A == 1'b0 (IOPATH B Y (0.114:0.114:0.114) (0.113:0.113:0.113)))
    (IOPATH B Y (0.116:0.116:0.116) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1749)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.085:0.085:0.085) (0.051:0.051:0.051)))
    (COND B == 1'b0 (IOPATH A Y (0.085:0.086:0.086) (0.087:0.087:0.087)))
    (IOPATH (posedge A) Y (0.088:0.088:0.088) (0.088:0.088:0.088))
    (IOPATH (negedge A) Y (0.086:0.086:0.086) (0.087:0.087:0.087))
    (COND A == 1'b1 (IOPATH B Y (0.117:0.117:0.117) (0.073:0.073:0.073)))
    (COND A == 1'b0 (IOPATH B Y (0.116:0.116:0.116) (0.114:0.114:0.114)))
    (IOPATH B Y (0.117:0.117:0.117) (0.114:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1748)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.084:0.084) (0.054:0.061:0.061))
    (IOPATH B Y (0.090:0.092:0.092) (0.061:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1747)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.098:0.107:0.107) (0.063:0.067:0.067)))
    (COND B == 1'b0 (IOPATH A Y (0.101:0.106:0.106) (0.095:0.104:0.104)))
    (IOPATH (posedge A) Y (0.105:0.109:0.109) (0.102:0.107:0.107))
    (IOPATH (negedge A) Y (0.099:0.107:0.107) (0.095:0.104:0.104))
    (COND A == 1'b1 (IOPATH B Y (0.127:0.127:0.127) (0.079:0.079:0.079)))
    (COND A == 1'b0 (IOPATH B Y (0.125:0.125:0.125) (0.120:0.120:0.120)))
    (IOPATH B Y (0.127:0.127:0.127) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1746)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.082:0.082:0.082) (0.086:0.086:0.086)))
    (COND B == 1'b0 (IOPATH A Y (0.081:0.081:0.081) (0.050:0.050:0.050)))
    (IOPATH (posedge A) Y (0.084:0.084:0.084) (0.087:0.087:0.087))
    (IOPATH (negedge A) Y (0.083:0.083:0.083) (0.086:0.086:0.086))
    (COND A == 1'b1 (IOPATH B Y (0.120:0.120:0.120) (0.113:0.113:0.113)))
    (COND A == 1'b0 (IOPATH B Y (0.111:0.111:0.111) (0.080:0.080:0.080)))
    (IOPATH B Y (0.120:0.120:0.120) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1745)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.080:0.080:0.080) (0.083:0.083:0.083)))
    (COND B == 1'b0 (IOPATH A Y (0.078:0.078:0.078) (0.048:0.049:0.049)))
    (IOPATH (posedge A) Y (0.082:0.082:0.082) (0.085:0.085:0.085))
    (IOPATH (negedge A) Y (0.080:0.080:0.080) (0.083:0.083:0.083))
    (COND A == 1'b1 (IOPATH B Y (0.118:0.118:0.118) (0.111:0.111:0.111)))
    (COND A == 1'b0 (IOPATH B Y (0.109:0.109:0.109) (0.078:0.078:0.078)))
    (IOPATH B Y (0.118:0.118:0.118) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1744)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.080:0.080:0.080) (0.083:0.083:0.083)))
    (COND B == 1'b0 (IOPATH A Y (0.078:0.078:0.078) (0.049:0.049:0.049)))
    (IOPATH (posedge A) Y (0.082:0.082:0.082) (0.085:0.085:0.085))
    (IOPATH (negedge A) Y (0.080:0.080:0.080) (0.083:0.083:0.083))
    (COND A == 1'b1 (IOPATH B Y (0.119:0.119:0.119) (0.112:0.112:0.112)))
    (COND A == 1'b0 (IOPATH B Y (0.110:0.110:0.110) (0.079:0.079:0.079)))
    (IOPATH B Y (0.119:0.119:0.119) (0.112:0.112:0.112))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1743)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.081:0.081:0.081) (0.047:0.048:0.048)))
    (COND B == 1'b0 (IOPATH A Y (0.082:0.082:0.082) (0.083:0.083:0.083)))
    (IOPATH (posedge A) Y (0.084:0.084:0.084) (0.084:0.085:0.085))
    (IOPATH (negedge A) Y (0.082:0.082:0.082) (0.083:0.083:0.083))
    (COND A == 1'b1 (IOPATH B Y (0.117:0.117:0.117) (0.074:0.074:0.074)))
    (COND A == 1'b0 (IOPATH B Y (0.116:0.116:0.116) (0.115:0.115:0.115)))
    (IOPATH B Y (0.118:0.118:0.118) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1742)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.083:0.083:0.083) (0.048:0.049:0.049)))
    (COND B == 1'b0 (IOPATH A Y (0.083:0.083:0.083) (0.084:0.084:0.084)))
    (IOPATH (posedge A) Y (0.085:0.085:0.085))
    (IOPATH (negedge A) Y (0.084:0.084:0.084))
    (COND A == 1'b1 (IOPATH B Y (0.118:0.118:0.118) (0.074:0.074:0.074)))
    (COND A == 1'b0 (IOPATH B Y (0.117:0.117:0.117) (0.115:0.115:0.115)))
    (IOPATH B Y (0.118:0.118:0.118) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1741)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.082:0.082:0.082) (0.085:0.085:0.085)))
    (COND B == 1'b0 (IOPATH A Y (0.080:0.080:0.080) (0.050:0.050:0.050)))
    (IOPATH (posedge A) Y (0.084:0.084:0.084) (0.086:0.087:0.087))
    (IOPATH (negedge A) Y (0.082:0.082:0.082) (0.085:0.085:0.085))
    (COND A == 1'b1 (IOPATH B Y (0.120:0.120:0.120) (0.112:0.112:0.112)))
    (COND A == 1'b0 (IOPATH B Y (0.111:0.111:0.111) (0.079:0.079:0.079)))
    (IOPATH B Y (0.120:0.120:0.120) (0.112:0.112:0.112))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1740)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.085:0.085:0.085) (0.050:0.050:0.050)))
    (COND B == 1'b0 (IOPATH A Y (0.085:0.085:0.085) (0.088:0.088:0.088)))
    (IOPATH A Y (0.087:0.087:0.087) (0.088:0.088:0.088))
    (COND A == 1'b1 (IOPATH B Y (0.110:0.110:0.110) (0.070:0.070:0.070)))
    (COND A == 1'b0 (IOPATH B Y (0.112:0.112:0.112) (0.108:0.108:0.108)))
    (IOPATH (posedge B) Y (0.113:0.113:0.113) (0.110:0.110:0.110))
    (IOPATH (negedge B) Y (0.111:0.111:0.111) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1739)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.088:0.088:0.088) (0.052:0.052:0.052)))
    (COND B == 1'b0 (IOPATH A Y (0.087:0.087:0.087) (0.090:0.090:0.090)))
    (IOPATH A Y (0.089:0.089:0.089) (0.090:0.090:0.090))
    (COND A == 1'b1 (IOPATH B Y (0.112:0.112:0.112) (0.070:0.071:0.071)))
    (COND A == 1'b0 (IOPATH B Y (0.113:0.114:0.114) (0.108:0.108:0.108)))
    (IOPATH (posedge B) Y (0.114:0.114:0.114) (0.110:0.111:0.111))
    (IOPATH (negedge B) Y (0.112:0.112:0.112) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1738)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.086:0.086:0.086) (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1737)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.082:0.082:0.082) (0.090:0.090:0.090))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1736)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.083:0.083:0.083) (0.086:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1735)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.112:0.112) (0.148:0.150:0.150))
    (IOPATH B Y (0.099:0.100:0.100) (0.131:0.133:0.133))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.120:0.120:0.120) (0.098:0.098:0.098)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.076:0.076:0.076) (0.107:0.107:0.107)))
    (IOPATH (posedge S0) Y (0.130:0.130:0.130) (0.116:0.116:0.116))
    (IOPATH (negedge S0) Y (0.120:0.120:0.120) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1734)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.064:0.069:0.069) (0.050:0.054:0.054))
    (IOPATH B Y (0.071:0.075:0.075) (0.057:0.063:0.063))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1733)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.234:0.234:0.234) (0.218:0.218:0.218))
    (IOPATH B Y (0.239:0.239:0.239) (0.230:0.230:0.230))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.262:0.262:0.262) (0.199:0.199:0.199)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.219:0.219:0.219) (0.204:0.204:0.204)))
    (IOPATH (posedge S0) Y (0.270:0.270:0.270) (0.211:0.211:0.211))
    (IOPATH (negedge S0) Y (0.262:0.262:0.262) (0.204:0.204:0.204))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1732)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.221:0.224:0.224) (0.212:0.222:0.222))
    (IOPATH B Y (0.216:0.217:0.217) (0.216:0.216:0.216))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.243:0.243:0.243) (0.188:0.188:0.188)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.200:0.200:0.200) (0.193:0.193:0.193)))
    (IOPATH (posedge S0) Y (0.251:0.251:0.251) (0.200:0.200:0.200))
    (IOPATH (negedge S0) Y (0.243:0.243:0.243) (0.193:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1731)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.152:0.152:0.152))
    (IOPATH B Y (0.150:0.150:0.150) (0.154:0.154:0.154))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.156:0.156:0.156) (0.155:0.155:0.155)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.119:0.119:0.119) (0.131:0.131:0.131)))
    (IOPATH (posedge S0) Y (0.166:0.166:0.166) (0.155:0.155:0.155))
    (IOPATH (negedge S0) Y (0.156:0.156:0.156) (0.148:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1730)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.152:0.152:0.152))
    (IOPATH B Y (0.150:0.150:0.150) (0.154:0.154:0.154))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.156:0.156:0.156) (0.155:0.155:0.155)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.119:0.119:0.119) (0.131:0.131:0.131)))
    (IOPATH (posedge S0) Y (0.166:0.166:0.166) (0.155:0.155:0.155))
    (IOPATH (negedge S0) Y (0.156:0.156:0.156) (0.148:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1729)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.487:0.487:0.487) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "OR2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1728)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.080:0.080) (0.115:0.115:0.115))
    (IOPATH B Y (0.086:0.086:0.086) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1727)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.078:0.078) (0.102:0.102:0.102))
    (IOPATH B Y (0.084:0.085:0.085) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1726)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.078:0.078) (0.102:0.102:0.102))
    (IOPATH B Y (0.084:0.085:0.085) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1725)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.136:0.136:0.136) (0.152:0.152:0.152))
    (IOPATH A1 Y (0.102:0.102:0.102) (0.147:0.147:0.147))
    (IOPATH B0 Y (0.158:0.158:0.158) (0.172:0.172:0.172))
    (IOPATH B1 Y (0.148:0.148:0.148) (0.185:0.185:0.185))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1724)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.121:0.121:0.121) (0.141:0.141:0.141))
    (IOPATH A1 Y (0.104:0.104:0.104) (0.141:0.141:0.141))
    (IOPATH B0 Y (0.140:0.140:0.140) (0.163:0.163:0.163))
    (IOPATH B1 Y (0.132:0.132:0.132) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1723)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.138:0.138:0.138) (0.154:0.154:0.154))
    (IOPATH A1 Y (0.102:0.102:0.102) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.161:0.161:0.161) (0.174:0.174:0.174))
    (IOPATH B1 Y (0.151:0.151:0.151) (0.189:0.189:0.189))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1722)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.155:0.155:0.155))
    (IOPATH A1 Y (0.115:0.115:0.115) (0.152:0.152:0.152))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.122:0.122:0.122) (0.175:0.175:0.175))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1721)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.124:0.124:0.124) (0.143:0.143:0.143))
    (IOPATH A1 Y (0.116:0.116:0.116) (0.164:0.164:0.164))
    (IOPATH B0 Y (0.142:0.142:0.142) (0.165:0.165:0.165))
    (IOPATH B1 Y (0.148:0.148:0.148) (0.186:0.186:0.186))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1720)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.155:0.155:0.155))
    (IOPATH A1 Y (0.104:0.104:0.104) (0.141:0.141:0.141))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.122:0.122:0.122) (0.176:0.176:0.176))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1719)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.124:0.124:0.124) (0.143:0.143:0.143))
    (IOPATH A1 Y (0.099:0.099:0.099) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.142:0.142:0.142) (0.165:0.165:0.165))
    (IOPATH B1 Y (0.150:0.150:0.150) (0.187:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1718)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.155:0.155:0.155))
    (IOPATH A1 Y (0.111:0.111:0.111) (0.147:0.147:0.147))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.126:0.126:0.126) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1717)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.124:0.124:0.124) (0.143:0.143:0.143))
    (IOPATH A1 Y (0.100:0.100:0.100) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.142:0.142:0.142) (0.165:0.165:0.165))
    (IOPATH B1 Y (0.121:0.121:0.121) (0.176:0.176:0.176))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1716)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.155:0.155:0.155))
    (IOPATH A1 Y (0.117:0.117:0.117) (0.154:0.154:0.154))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.138:0.138:0.138) (0.179:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1715)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.124:0.124:0.124) (0.143:0.143:0.143))
    (IOPATH A1 Y (0.100:0.100:0.100) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.142:0.142:0.142) (0.165:0.165:0.165))
    (IOPATH B1 Y (0.128:0.128:0.128) (0.171:0.171:0.171))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1714)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.124:0.124:0.124) (0.143:0.143:0.143))
    (IOPATH A1 Y (0.111:0.111:0.111) (0.148:0.148:0.148))
    (IOPATH B0 Y (0.142:0.142:0.142) (0.165:0.165:0.165))
    (IOPATH B1 Y (0.151:0.151:0.151) (0.188:0.188:0.188))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1713)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.155:0.155:0.155))
    (IOPATH A1 Y (0.116:0.116:0.116) (0.151:0.151:0.151))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.122:0.122:0.122) (0.176:0.176:0.176))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1712)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.155:0.155:0.155))
    (IOPATH A1 Y (0.098:0.098:0.098) (0.138:0.138:0.138))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.123:0.123:0.123) (0.169:0.169:0.169))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1711)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.124:0.124:0.124) (0.143:0.143:0.143))
    (IOPATH A1 Y (0.100:0.100:0.100) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.142:0.142:0.142) (0.165:0.165:0.165))
    (IOPATH B1 Y (0.155:0.155:0.155) (0.192:0.192:0.192))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1710)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.155:0.155:0.155))
    (IOPATH A1 Y (0.103:0.103:0.103) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.132:0.132:0.132) (0.175:0.175:0.175))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1709)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.124:0.124:0.124) (0.143:0.143:0.143))
    (IOPATH A1 Y (0.113:0.113:0.113) (0.150:0.150:0.150))
    (IOPATH B0 Y (0.142:0.142:0.142) (0.165:0.165:0.165))
    (IOPATH B1 Y (0.151:0.151:0.151) (0.189:0.189:0.189))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1708)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.155:0.155:0.155))
    (IOPATH A1 Y (0.111:0.111:0.111) (0.147:0.147:0.147))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.135:0.135:0.135) (0.177:0.177:0.177))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1707)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.155:0.155:0.155))
    (IOPATH A1 Y (0.119:0.119:0.119) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.131:0.131:0.131) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "AOI221X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1706)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.188:0.188:0.188) (0.121:0.121:0.121))
    (IOPATH A1 Y (0.190:0.190:0.190) (0.080:0.080:0.080))
    (IOPATH B0 Y (0.208:0.208:0.208) (0.136:0.136:0.136))
    (IOPATH B1 Y (0.211:0.211:0.211) (0.102:0.102:0.102))
    (IOPATH C0 Y (0.144:0.144:0.144) (0.053:0.055:0.055))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1705)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.133:0.133:0.133) (0.149:0.149:0.149))
    (IOPATH A1 Y (0.100:0.100:0.100) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.155:0.155:0.155) (0.169:0.169:0.169))
    (IOPATH B1 Y (0.146:0.146:0.146) (0.183:0.183:0.183))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1704)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.155:0.155:0.155))
    (IOPATH A1 Y (0.118:0.118:0.118) (0.154:0.154:0.154))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.122:0.122:0.122) (0.175:0.175:0.175))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1703)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.155:0.155:0.155))
    (IOPATH A1 Y (0.116:0.116:0.116) (0.151:0.151:0.151))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.131:0.131:0.131) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1702)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.138:0.138:0.138) (0.154:0.154:0.154))
    (IOPATH A1 Y (0.100:0.100:0.100) (0.141:0.141:0.141))
    (IOPATH B0 Y (0.161:0.161:0.161) (0.174:0.174:0.174))
    (IOPATH B1 Y (0.135:0.135:0.135) (0.176:0.176:0.176))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1701)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.155:0.155:0.155))
    (IOPATH A1 Y (0.115:0.115:0.115) (0.152:0.152:0.152))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.115:0.115:0.115) (0.163:0.163:0.163))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1700)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.136:0.136:0.136) (0.152:0.152:0.152))
    (IOPATH A1 Y (0.100:0.100:0.100) (0.140:0.140:0.140))
    (IOPATH B0 Y (0.158:0.158:0.158) (0.172:0.172:0.172))
    (IOPATH B1 Y (0.125:0.125:0.125) (0.168:0.168:0.168))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1699)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.136:0.136:0.136) (0.153:0.153:0.153))
    (IOPATH A1 Y (0.114:0.114:0.114) (0.152:0.152:0.152))
    (IOPATH B0 Y (0.159:0.159:0.159) (0.173:0.173:0.173))
    (IOPATH B1 Y (0.128:0.128:0.128) (0.171:0.171:0.171))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1698)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.133:0.133:0.133) (0.149:0.149:0.149))
    (IOPATH A1 Y (0.110:0.110:0.110) (0.159:0.159:0.159))
    (IOPATH B0 Y (0.155:0.155:0.155) (0.169:0.169:0.169))
    (IOPATH B1 Y (0.122:0.122:0.122) (0.166:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1697)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.133:0.133:0.133) (0.149:0.149:0.149))
    (IOPATH A1 Y (0.109:0.109:0.109) (0.147:0.147:0.147))
    (IOPATH B0 Y (0.155:0.155:0.155) (0.169:0.169:0.169))
    (IOPATH B1 Y (0.122:0.122:0.122) (0.166:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1696)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.136:0.136:0.136) (0.152:0.152:0.152))
    (IOPATH A1 Y (0.106:0.106:0.106) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.158:0.158:0.158) (0.172:0.172:0.172))
    (IOPATH B1 Y (0.125:0.125:0.125) (0.168:0.168:0.168))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1695)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.136:0.136:0.136) (0.153:0.153:0.153))
    (IOPATH A1 Y (0.116:0.116:0.116) (0.152:0.152:0.152))
    (IOPATH B0 Y (0.159:0.159:0.159) (0.173:0.173:0.173))
    (IOPATH B1 Y (0.136:0.136:0.136) (0.177:0.177:0.177))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1694)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.166:0.166:0.166) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1693)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.170:0.170:0.170) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.088:0.088:0.088))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.128:0.128:0.128))
    (IOPATH B1 Y (0.190:0.190:0.190) (0.095:0.095:0.095))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1692)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.106:0.106:0.106))
    (IOPATH A1 Y (0.163:0.163:0.163) (0.078:0.078:0.078))
    (IOPATH B0 Y (0.191:0.191:0.191) (0.127:0.127:0.127))
    (IOPATH B1 Y (0.232:0.232:0.232) (0.139:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1691)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.139:0.141:0.141) (0.142:0.161:0.161))
    (IOPATH B Y (0.136:0.137:0.137) (0.158:0.167:0.167))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1690)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.136:0.137:0.137) (0.144:0.152:0.152))
    (IOPATH B Y (0.129:0.130:0.130) (0.158:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1689)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.146:0.146) (0.113:0.114:0.114))
    (IOPATH B Y (0.137:0.158:0.158) (0.101:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1688)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.132:0.152:0.152) (0.120:0.122:0.122))
    (IOPATH B Y (0.141:0.162:0.162) (0.108:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1687)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.149:0.149) (0.118:0.119:0.119))
    (IOPATH B Y (0.138:0.160:0.160) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1686)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.135:0.155:0.155) (0.124:0.125:0.125))
    (IOPATH B Y (0.148:0.169:0.169) (0.111:0.112:0.112))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1685)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.285:0.285:0.285) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1684)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.137:0.146:0.146) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1683)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.268:0.268:0.268) (0.120:0.120:0.120))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1682)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.135:0.154:0.154) (0.124:0.126:0.126))
    (IOPATH B Y (0.144:0.152:0.152) (0.111:0.112:0.112))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1681)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.272:0.272:0.272) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1680)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.157:0.157) (0.127:0.129:0.129))
    (IOPATH B Y (0.147:0.155:0.155) (0.114:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1679)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1678)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.143:0.143) (0.113:0.114:0.114))
    (IOPATH B Y (0.137:0.157:0.157) (0.101:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1677)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.326:0.326:0.326) (0.148:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1676)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.133:0.133) (0.113:0.114:0.114))
    (IOPATH B Y (0.132:0.141:0.141) (0.101:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1675)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.148:0.148) (0.118:0.119:0.119))
    (IOPATH B Y (0.138:0.146:0.146) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1674)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.141:0.160:0.160) (0.129:0.131:0.131))
    (IOPATH B Y (0.149:0.158:0.158) (0.116:0.118:0.118))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1673)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.138:0.146:0.146) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1672)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.133:0.133) (0.113:0.114:0.114))
    (IOPATH B Y (0.137:0.157:0.157) (0.101:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1671)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.167:0.167) (0.146:0.148:0.148))
    (IOPATH B Y (0.167:0.174:0.174) (0.131:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1670)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.152:0.152) (0.122:0.123:0.123))
    (IOPATH B Y (0.146:0.166:0.166) (0.109:0.112:0.112))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1669)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.148:0.148) (0.118:0.119:0.119))
    (IOPATH B Y (0.138:0.146:0.146) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1668)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.162:0.162) (0.105:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1667)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.139:0.150:0.150) (0.127:0.129:0.129))
    (IOPATH B Y (0.152:0.172:0.172) (0.114:0.116:0.116))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1666)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.138:0.146:0.146) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1665)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.122:0.140:0.140) (0.104:0.108:0.108))
    (IOPATH B Y (0.148:0.167:0.167) (0.111:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1664)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.132:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.163:0.163) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1663)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.148:0.148) (0.118:0.119:0.119))
    (IOPATH B Y (0.138:0.146:0.146) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1662)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.134:0.144:0.144) (0.122:0.123:0.123))
    (IOPATH B Y (0.146:0.165:0.165) (0.109:0.112:0.112))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1661)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.161:0.161) (0.105:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1660)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.141:0.160:0.160) (0.129:0.131:0.131))
    (IOPATH B Y (0.150:0.158:0.158) (0.116:0.118:0.118))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1659)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.134:0.140:0.140) (0.120:0.122:0.122))
    (IOPATH B Y (0.141:0.148:0.148) (0.108:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1658)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.133:0.133) (0.113:0.114:0.114))
    (IOPATH B Y (0.133:0.141:0.141) (0.101:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1657)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.162:0.162) (0.105:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1656)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.138:0.138) (0.117:0.119:0.119))
    (IOPATH B Y (0.137:0.145:0.145) (0.105:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1655)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.167:0.167) (0.146:0.148:0.148))
    (IOPATH B Y (0.167:0.174:0.174) (0.131:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1654)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.161:0.161) (0.105:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1653)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.148:0.148) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.163:0.163) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1652)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.135:0.135) (0.113:0.114:0.114))
    (IOPATH B Y (0.133:0.141:0.141) (0.101:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1651)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.148:0.148) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.162:0.162) (0.105:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1650)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.148:0.148) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.162:0.162) (0.105:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1649)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.162:0.162) (0.105:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1648)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.137:0.137) (0.117:0.119:0.119))
    (IOPATH B Y (0.137:0.145:0.145) (0.105:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1647)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.138:0.138) (0.117:0.119:0.119))
    (IOPATH B Y (0.137:0.145:0.145) (0.105:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1646)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.318:0.318:0.318) (0.123:0.123:0.123))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.198:0.198:0.198) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1645)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.174:0.174:0.174) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.164:0.164:0.164) (0.074:0.074:0.074))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.238:0.238:0.238) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1644)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.109:0.129:0.129) (0.096:0.099:0.099))
    (IOPATH B Y (0.123:0.142:0.142) (0.089:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1643)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.143:0.143) (0.113:0.114:0.114))
    (IOPATH B Y (0.137:0.157:0.157) (0.101:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1642)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.138:0.146:0.146) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1641)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.147:0.147) (0.117:0.119:0.119))
    (IOPATH B Y (0.142:0.162:0.162) (0.105:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1640)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.147:0.147) (0.117:0.119:0.119))
    (IOPATH B Y (0.137:0.145:0.145) (0.105:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1639)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.148:0.148) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.162:0.162) (0.105:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1638)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.133:0.133) (0.113:0.114:0.114))
    (IOPATH B Y (0.137:0.158:0.158) (0.101:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1637)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.137:0.146:0.146) (0.125:0.127:0.127))
    (IOPATH B Y (0.150:0.171:0.171) (0.113:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1636)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.166:0.166) (0.146:0.148:0.148))
    (IOPATH B Y (0.166:0.174:0.174) (0.131:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1635)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.314:0.314:0.314) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1634)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.142:0.142) (0.122:0.123:0.123))
    (IOPATH B Y (0.146:0.167:0.167) (0.109:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1633)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.362:0.362:0.362) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.310:0.310:0.310) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1632)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.314:0.314:0.314) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1631)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.135:0.144:0.144) (0.124:0.125:0.125))
    (IOPATH B Y (0.148:0.169:0.169) (0.111:0.112:0.112))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1630)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.277:0.277:0.277) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1629)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.314:0.314:0.314) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1628)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.137:0.137) (0.117:0.119:0.119))
    (IOPATH B Y (0.137:0.145:0.145) (0.105:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1627)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.436:0.436:0.436) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1626)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.285:0.285:0.285) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1625)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.148:0.148) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.161:0.161) (0.105:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1624)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1623)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1622)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.138:0.146:0.146) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1621)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1620)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.284:0.284:0.284) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1619)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.159:0.166:0.166) (0.146:0.148:0.148))
    (IOPATH B Y (0.167:0.174:0.174) (0.131:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1618)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.148:0.148) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.161:0.161) (0.105:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1617)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.107:0.107:0.107))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1616)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.148:0.148) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.163:0.163) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1615)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.174:0.174:0.174) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.163:0.163:0.163) (0.072:0.072:0.072))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.238:0.238:0.238) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1614)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.109:0.129:0.129) (0.096:0.099:0.099))
    (IOPATH B Y (0.133:0.141:0.141) (0.101:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1613)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.362:0.362:0.362) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1612)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.279:0.279:0.279) (0.111:0.111:0.111))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1611)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.148:0.148) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.163:0.163) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1610)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.170:0.170:0.170) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.327:0.327:0.327) (0.122:0.122:0.122))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.128:0.128:0.128))
    (IOPATH B1 Y (0.195:0.195:0.195) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1609)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.263:0.263:0.263) (0.131:0.131:0.131))
    (IOPATH A1 Y (0.258:0.258:0.258) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.295:0.295:0.295) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.300:0.300:0.300) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1608)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.173:0.173:0.173) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.331:0.331:0.331) (0.125:0.125:0.125))
    (IOPATH B0 Y (0.197:0.197:0.197) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.203:0.203:0.203) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1607)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.126:0.134:0.134) (0.114:0.116:0.116))
    (IOPATH B Y (0.139:0.158:0.158) (0.102:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1606)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.138:0.146:0.146) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1605)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.163:0.163) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1604)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.162:0.162) (0.105:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1603)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.152:0.152) (0.122:0.123:0.123))
    (IOPATH B Y (0.142:0.150:0.150) (0.109:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1602)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.272:0.272:0.272) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1601)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.162:0.162) (0.105:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1600)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.255:0.255:0.255) (0.124:0.124:0.124))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1599)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.142:0.142) (0.122:0.123:0.123))
    (IOPATH B Y (0.133:0.153:0.153) (0.095:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1598)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.139:0.157:0.157) (0.127:0.129:0.129))
    (IOPATH B Y (0.152:0.172:0.172) (0.114:0.116:0.116))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1597)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.143:0.143) (0.113:0.114:0.114))
    (IOPATH B Y (0.137:0.157:0.157) (0.101:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1596)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1595)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.133:0.133) (0.113:0.114:0.114))
    (IOPATH B Y (0.134:0.141:0.141) (0.101:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1594)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.148:0.148) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.162:0.162) (0.105:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1593)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.191:0.191:0.191) (0.120:0.120:0.120))
    (IOPATH A1 Y (0.177:0.177:0.177) (0.077:0.077:0.077))
    (IOPATH B0 Y (0.215:0.215:0.215) (0.139:0.139:0.139))
    (IOPATH B1 Y (0.212:0.212:0.212) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1592)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.119:0.129:0.129) (0.115:0.117:0.117))
    (IOPATH B Y (0.115:0.131:0.131) (0.094:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1591)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.199:0.199:0.199) (0.237:0.237:0.237))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1590)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.235:0.235:0.235) (0.238:0.238:0.238))
    (IOPATH A1 Y (0.224:0.224:0.224) (0.244:0.244:0.244))
    (IOPATH B0 Y (0.255:0.255:0.255) (0.271:0.271:0.271))
    (IOPATH B1 Y (0.237:0.237:0.237) (0.273:0.273:0.273))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1589)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.195:0.195:0.195) (0.225:0.225:0.225))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.267:0.267:0.267))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1588)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.220:0.220:0.220) (0.230:0.230:0.230))
    (IOPATH A1 Y (0.203:0.203:0.203) (0.229:0.229:0.229))
    (IOPATH B0 Y (0.241:0.241:0.241) (0.263:0.263:0.263))
    (IOPATH B1 Y (0.244:0.244:0.244) (0.310:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1587)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.235:0.235:0.235) (0.238:0.238:0.238))
    (IOPATH A1 Y (0.222:0.222:0.222) (0.242:0.242:0.242))
    (IOPATH B0 Y (0.255:0.255:0.255) (0.271:0.271:0.271))
    (IOPATH B1 Y (0.251:0.251:0.251) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1586)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.220:0.220:0.220))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.228:0.228:0.228) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1585)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.201:0.201:0.201) (0.231:0.231:0.231))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.228:0.228:0.228) (0.279:0.279:0.279))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1584)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.196:0.196:0.196) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.228:0.228:0.228) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1583)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.229:0.229:0.229))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1582)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.180:0.180:0.180) (0.223:0.223:0.223))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.237:0.237:0.237))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.255:0.255:0.255))
    (IOPATH B1 Y (0.194:0.194:0.194) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1581)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.230:0.230:0.230))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.251:0.251:0.251) (0.313:0.313:0.313))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1580)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.205:0.205:0.205) (0.228:0.228:0.228))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.224:0.224:0.224) (0.274:0.274:0.274))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1579)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.151:0.151:0.151) (0.216:0.216:0.216))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1578)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.147:0.147:0.147) (0.213:0.213:0.213))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.170:0.170:0.170) (0.253:0.253:0.253))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1577)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.157:0.157:0.157) (0.223:0.223:0.223))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.188:0.188:0.188) (0.276:0.276:0.276))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1576)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.184:0.184:0.184) (0.227:0.227:0.227))
    (IOPATH A1 Y (0.159:0.159:0.159) (0.221:0.221:0.221))
    (IOPATH B0 Y (0.202:0.202:0.202) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.209:0.209:0.209) (0.306:0.306:0.306))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1575)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.162:0.162:0.162) (0.231:0.231:0.231))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1574)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.147:0.147:0.147) (0.212:0.212:0.212))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1573)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.239:0.239:0.239))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.228:0.228:0.228) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1572)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.220:0.220:0.220) (0.230:0.230:0.230))
    (IOPATH A1 Y (0.209:0.209:0.209) (0.236:0.236:0.236))
    (IOPATH B0 Y (0.241:0.241:0.241) (0.263:0.263:0.263))
    (IOPATH B1 Y (0.244:0.244:0.244) (0.310:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1571)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.201:0.201:0.201) (0.231:0.231:0.231))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1570)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.221:0.221:0.221))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.214:0.214:0.214) (0.261:0.261:0.261))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1569)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.195:0.195:0.195) (0.224:0.224:0.224))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.228:0.228:0.228) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1568)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.180:0.180:0.180) (0.223:0.223:0.223))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.232:0.232:0.232))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.255:0.255:0.255))
    (IOPATH B1 Y (0.205:0.205:0.205) (0.303:0.303:0.303))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1567)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.180:0.180:0.180) (0.223:0.223:0.223))
    (IOPATH A1 Y (0.155:0.155:0.155) (0.218:0.218:0.218))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.255:0.255:0.255))
    (IOPATH B1 Y (0.196:0.196:0.196) (0.282:0.282:0.282))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1566)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.180:0.180:0.180) (0.223:0.223:0.223))
    (IOPATH A1 Y (0.163:0.163:0.163) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.255:0.255:0.255))
    (IOPATH B1 Y (0.205:0.205:0.205) (0.303:0.303:0.303))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1565)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.152:0.152:0.152) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1564)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.147:0.147:0.147) (0.212:0.212:0.212))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1563)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.211:0.211:0.211) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.251:0.251:0.251) (0.313:0.313:0.313))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1562)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.193:0.193:0.193) (0.232:0.232:0.232))
    (IOPATH A1 Y (0.171:0.171:0.171) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.211:0.211:0.211) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.313:0.313:0.313))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1561)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.178:0.178:0.178) (0.222:0.222:0.222))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.397:0.397:0.397))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.254:0.254:0.254))
    (IOPATH B1 Y (0.179:0.179:0.179) (0.261:0.261:0.261))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1560)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.320:0.320:0.320))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.221:0.221:0.221) (0.270:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1559)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.158:0.158:0.158) (0.223:0.223:0.223))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.165:0.165:0.165) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1558)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.178:0.178:0.178) (0.222:0.222:0.222))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.385:0.385:0.385))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.254:0.254:0.254))
    (IOPATH B1 Y (0.171:0.171:0.171) (0.262:0.262:0.262))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1557)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.178:0.178:0.178) (0.222:0.222:0.222))
    (IOPATH A1 Y (0.164:0.164:0.164) (0.227:0.227:0.227))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.254:0.254:0.254))
    (IOPATH B1 Y (0.172:0.172:0.172) (0.261:0.261:0.261))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1556)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.171:0.171:0.171) (0.381:0.381:0.381))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.166:0.166:0.166) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1555)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.225:0.225:0.225))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.169:0.169:0.169) (0.252:0.252:0.252))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1554)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.213:0.213:0.213) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1553)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.158:0.158:0.158) (0.224:0.224:0.224))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.165:0.165:0.165) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1552)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.223:0.223:0.223) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.217:0.217:0.217) (0.406:0.406:0.406))
    (IOPATH B0 Y (0.244:0.244:0.244) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.224:0.224:0.224) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1551)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.237:0.237:0.237) (0.239:0.239:0.239))
    (IOPATH A1 Y (0.230:0.230:0.230) (0.333:0.333:0.333))
    (IOPATH B0 Y (0.257:0.257:0.257) (0.272:0.272:0.272))
    (IOPATH B1 Y (0.245:0.245:0.245) (0.283:0.283:0.283))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1550)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.222:0.222:0.222) (0.270:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1549)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.237:0.237:0.237) (0.239:0.239:0.239))
    (IOPATH A1 Y (0.226:0.226:0.226) (0.247:0.247:0.247))
    (IOPATH B0 Y (0.257:0.257:0.257) (0.272:0.272:0.272))
    (IOPATH B1 Y (0.240:0.240:0.240) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1548)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.202:0.202:0.202) (0.231:0.231:0.231))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.217:0.217:0.217) (0.264:0.264:0.264))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1547)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.222:0.222:0.222) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.215:0.215:0.215) (0.325:0.325:0.325))
    (IOPATH B0 Y (0.242:0.242:0.242) (0.263:0.263:0.263))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.270:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1546)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.400:0.400:0.400))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.220:0.220:0.220) (0.268:0.268:0.268))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1545)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.185:0.185:0.185) (0.227:0.227:0.227))
    (IOPATH A1 Y (0.173:0.173:0.173) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.203:0.203:0.203) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.191:0.191:0.191) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1544)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.177:0.177:0.177) (0.221:0.221:0.221))
    (IOPATH A1 Y (0.175:0.175:0.175) (0.315:0.315:0.315))
    (IOPATH B0 Y (0.195:0.195:0.195) (0.253:0.253:0.253))
    (IOPATH B1 Y (0.171:0.171:0.171) (0.261:0.261:0.261))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1543)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.182:0.182:0.182) (0.264:0.264:0.264))
    (IOPATH B0 Y (0.212:0.212:0.212) (0.265:0.265:0.265))
    (IOPATH B1 Y (0.187:0.187:0.187) (0.272:0.272:0.272))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1542)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.158:0.158:0.158) (0.223:0.223:0.223))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.169:0.169:0.169) (0.252:0.252:0.252))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1541)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.249:0.249:0.249))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.176:0.176:0.176) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1540)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.171:0.171:0.171) (0.381:0.381:0.381))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.166:0.166:0.166) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1539)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.185:0.185:0.185) (0.227:0.227:0.227))
    (IOPATH A1 Y (0.184:0.184:0.184) (0.391:0.391:0.391))
    (IOPATH B0 Y (0.203:0.203:0.203) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.178:0.178:0.178) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1538)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.177:0.177:0.177) (0.221:0.221:0.221))
    (IOPATH A1 Y (0.175:0.175:0.175) (0.385:0.385:0.385))
    (IOPATH B0 Y (0.195:0.195:0.195) (0.253:0.253:0.253))
    (IOPATH B1 Y (0.174:0.174:0.174) (0.255:0.255:0.255))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1537)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.249:0.249:0.249))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.178:0.178:0.178) (0.262:0.262:0.262))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1536)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.178:0.178:0.178) (0.222:0.222:0.222))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.397:0.397:0.397))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.254:0.254:0.254))
    (IOPATH B1 Y (0.179:0.179:0.179) (0.261:0.261:0.261))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1535)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.249:0.249:0.249))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.176:0.176:0.176) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1534)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.176:0.176:0.176) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1533)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.312:0.312:0.312))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.166:0.166:0.166) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1532)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.158:0.158:0.158) (0.223:0.223:0.223))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.165:0.165:0.165) (0.249:0.249:0.249))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1531)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.312:0.312:0.312))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.174:0.174:0.174) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1530)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.393:0.393:0.393))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.173:0.173:0.173) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1529)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.249:0.249:0.249))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.173:0.173:0.173) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1528)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1527)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.400:0.400:0.400))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1526)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.222:0.222:0.222) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.215:0.215:0.215) (0.405:0.405:0.405))
    (IOPATH B0 Y (0.242:0.242:0.242) (0.263:0.263:0.263))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.270:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1525)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.320:0.320:0.320))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1524)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.388:0.388:0.388))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.212:0.212:0.212) (0.259:0.259:0.259))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1523)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1522)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.312:0.312:0.312))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.174:0.174:0.174) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1521)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.203:0.203:0.203) (0.234:0.234:0.234))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.212:0.212:0.212) (0.259:0.259:0.259))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1520)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.249:0.249:0.249))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.169:0.169:0.169) (0.252:0.252:0.252))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1519)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.178:0.178:0.178) (0.222:0.222:0.222))
    (IOPATH A1 Y (0.165:0.165:0.165) (0.229:0.229:0.229))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.254:0.254:0.254))
    (IOPATH B1 Y (0.178:0.178:0.178) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1518)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.171:0.171:0.171) (0.381:0.381:0.381))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.165:0.165:0.165) (0.249:0.249:0.249))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1517)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.173:0.173:0.173) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1516)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.393:0.393:0.393))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.173:0.173:0.173) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1515)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.178:0.178:0.178) (0.222:0.222:0.222))
    (IOPATH A1 Y (0.166:0.166:0.166) (0.252:0.252:0.252))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.254:0.254:0.254))
    (IOPATH B1 Y (0.174:0.174:0.174) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1514)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.178:0.178:0.178) (0.262:0.262:0.262))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1513)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.203:0.203:0.203) (0.233:0.233:0.233))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.213:0.213:0.213) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1512)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.223:0.223:0.223) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.216:0.216:0.216) (0.325:0.325:0.325))
    (IOPATH B0 Y (0.244:0.244:0.244) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.221:0.221:0.221) (0.272:0.272:0.272))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1511)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.228:0.228:0.228) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.230:0.230:0.230) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.252:0.252:0.252) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.258:0.258:0.258) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1510)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.228:0.228:0.228) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.228:0.228:0.228) (0.112:0.112:0.112))
    (IOPATH B0 Y (0.252:0.252:0.252) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.254:0.254:0.254) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1509)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.158:0.158:0.158) (0.103:0.103:0.103))
    (IOPATH A1 Y (0.155:0.155:0.155) (0.078:0.078:0.078))
    (IOPATH B0 Y (0.178:0.178:0.178) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.176:0.176:0.176) (0.082:0.082:0.082))
    )
  )
)
(CELL
  (CELLTYPE "NAND2BX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1508)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.119:0.127:0.127) (0.113:0.117:0.117))
    (IOPATH B Y (0.102:0.115:0.115) (0.085:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1507)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.139:0.139) (0.119:0.121:0.121))
    (IOPATH B Y (0.143:0.164:0.164) (0.107:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1506)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.274:0.274:0.274) (0.105:0.105:0.105))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1505)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.138:0.146:0.146) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1504)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.135:0.135) (0.113:0.114:0.114))
    (IOPATH B Y (0.133:0.141:0.141) (0.101:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1503)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.138:0.138) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.161:0.161) (0.105:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1502)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.148:0.148) (0.118:0.119:0.119))
    (IOPATH B Y (0.138:0.146:0.146) (0.105:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1501)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.148:0.148:0.148))
    (IOPATH B Y (0.187:0.187:0.187) (0.173:0.173:0.173))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.172:0.186:0.186) (0.167:0.175:0.175)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.135:0.151:0.151) (0.139:0.149:0.149)))
    (IOPATH (posedge S0) Y (0.213:0.253:0.253) (0.172:0.197:0.197))
    (IOPATH (negedge S0) Y (0.172:0.186:0.186) (0.152:0.158:0.158))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1500)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.186:0.186:0.186) (0.171:0.171:0.171))
    (IOPATH B Y (0.156:0.156:0.156) (0.150:0.150:0.150))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.166:0.169:0.169) (0.166:0.166:0.166)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.132:0.132:0.132) (0.135:0.137:0.137)))
    (IOPATH (posedge S0) Y (0.206:0.206:0.206) (0.167:0.168:0.168))
    (IOPATH (negedge S0) Y (0.166:0.169:0.169) (0.149:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1499)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.196:0.196:0.196) (0.252:0.252:0.252))
    (IOPATH A1 Y (0.174:0.174:0.174) (0.240:0.240:0.240))
    (IOPATH B0 Y (0.223:0.223:0.223) (0.277:0.277:0.277))
    (IOPATH B1 Y (0.209:0.209:0.209) (0.306:0.306:0.306))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1498)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.196:0.196:0.196) (0.252:0.252:0.252))
    (IOPATH A1 Y (0.166:0.166:0.166) (0.236:0.236:0.236))
    (IOPATH B0 Y (0.223:0.223:0.223) (0.277:0.277:0.277))
    (IOPATH B1 Y (0.199:0.199:0.199) (0.281:0.281:0.281))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1497)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.190:0.190:0.190) (0.247:0.247:0.247))
    (IOPATH A1 Y (0.165:0.165:0.165) (0.229:0.229:0.229))
    (IOPATH B0 Y (0.216:0.216:0.216) (0.272:0.272:0.272))
    (IOPATH B1 Y (0.179:0.179:0.179) (0.261:0.261:0.261))
    )
  )
)
(CELL
  (CELLTYPE "OAI21XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1496)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.373:0.373:0.373) (0.146:0.146:0.146))
    (IOPATH A1 Y (0.330:0.344:0.344) (0.136:0.141:0.141))
    (IOPATH B0 Y (0.242:0.242:0.242) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1495)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.148:0.148:0.148))
    (IOPATH B Y (0.187:0.187:0.187) (0.173:0.173:0.173))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.175:0.186:0.186) (0.167:0.175:0.175)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.135:0.150:0.150) (0.141:0.149:0.149)))
    (IOPATH (posedge S0) Y (0.213:0.253:0.253) (0.172:0.197:0.197))
    (IOPATH (negedge S0) Y (0.175:0.186:0.186) (0.153:0.158:0.158))
    )
  )
)
(CELL
  (CELLTYPE "OAI21XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1494)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.373:0.373:0.373) (0.146:0.146:0.146))
    (IOPATH A1 Y (0.316:0.317:0.317) (0.123:0.123:0.123))
    (IOPATH B0 Y (0.242:0.242:0.242) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1493)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.148:0.148:0.148))
    (IOPATH B Y (0.187:0.187:0.187) (0.173:0.173:0.173))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.174:0.186:0.186) (0.167:0.175:0.175)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.135:0.150:0.150) (0.141:0.149:0.149)))
    (IOPATH (posedge S0) Y (0.213:0.253:0.253) (0.172:0.197:0.197))
    (IOPATH (negedge S0) Y (0.174:0.186:0.186) (0.153:0.158:0.158))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1492)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.158:0.158:0.158) (0.223:0.223:0.223))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.174:0.174:0.174) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1491)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.148:0.148) (0.196:0.197:0.197))
    (IOPATH B Y (0.149:0.150:0.150) (0.198:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1490)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.151:0.151:0.151) (0.199:0.200:0.200))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1489)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.095:0.110:0.110) (0.088:0.090:0.090))
    (IOPATH B Y (0.115:0.125:0.125) (0.096:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1488)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.191:0.191:0.191) (0.120:0.120:0.120))
    (IOPATH A1 Y (0.182:0.182:0.182) (0.082:0.082:0.082))
    (IOPATH B0 Y (0.215:0.215:0.215) (0.139:0.139:0.139))
    (IOPATH B1 Y (0.228:0.228:0.228) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1487)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.114:0.124:0.124) (0.110:0.112:0.112))
    (IOPATH B Y (0.112:0.126:0.126) (0.090:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1486)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.171:0.171:0.171) (0.381:0.381:0.381))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.178:0.178:0.178) (0.262:0.262:0.262))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1485)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.153:0.153) (0.200:0.200:0.200))
    (IOPATH B Y (0.163:0.163:0.163) (0.207:0.209:0.209))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1484)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.199:0.199:0.199))
    (IOPATH B Y (0.154:0.154:0.154) (0.201:0.202:0.202))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1483)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.095:0.096:0.096) (0.069:0.069:0.069))
    (IOPATH B Y (0.128:0.138:0.138) (0.107:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1482)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.312:0.312:0.312))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.174:0.174:0.174) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1481)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.156:0.156:0.156) (0.201:0.202:0.202))
    (IOPATH B Y (0.165:0.166:0.166) (0.209:0.209:0.209))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1480)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.154:0.154:0.154) (0.200:0.201:0.201))
    (IOPATH B Y (0.156:0.157:0.157) (0.202:0.203:0.203))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1479)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.223:0.223:0.223) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.217:0.217:0.217) (0.394:0.394:0.394))
    (IOPATH B0 Y (0.244:0.244:0.244) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.228:0.228:0.228) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1478)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.143:0.143) (0.189:0.190:0.190))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1477)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.142:0.142:0.142) (0.188:0.189:0.189))
    (IOPATH B Y (0.150:0.150:0.150) (0.198:0.200:0.200))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1476)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.170:0.170:0.170) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.316:0.316:0.316) (0.121:0.121:0.121))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.128:0.128:0.128))
    (IOPATH B1 Y (0.194:0.194:0.194) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1475)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.106:0.106:0.106))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.077:0.077:0.077))
    (IOPATH B0 Y (0.191:0.191:0.191) (0.127:0.127:0.127))
    (IOPATH B1 Y (0.207:0.207:0.207) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1474)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.174:0.174:0.174) (0.089:0.089:0.089))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1473)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.174:0.174:0.174) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.174:0.174:0.174) (0.087:0.087:0.087))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.238:0.238:0.238) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1472)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.146:0.164:0.164) (0.123:0.126:0.126))
    (IOPATH B Y (0.154:0.164:0.164) (0.114:0.116:0.116))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1471)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.109:0.109:0.109))
    (IOPATH A1 Y (0.329:0.329:0.329) (0.124:0.124:0.124))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.129:0.129:0.129))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1470)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.174:0.174:0.174) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.163:0.163:0.163) (0.072:0.072:0.072))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.238:0.238:0.238) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1469)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.145:0.165:0.165) (0.123:0.127:0.127))
    (IOPATH B Y (0.160:0.179:0.179) (0.114:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1468)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.106:0.106:0.106))
    (IOPATH A1 Y (0.173:0.173:0.173) (0.080:0.080:0.080))
    (IOPATH B0 Y (0.191:0.191:0.191) (0.127:0.127:0.127))
    (IOPATH B1 Y (0.232:0.232:0.232) (0.139:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1467)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.140:0.141:0.141) (0.147:0.156:0.156))
    (IOPATH B Y (0.134:0.134:0.134) (0.162:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1466)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.278:0.278:0.278) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.300:0.300:0.300) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1465)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.126:0.134:0.134) (0.114:0.116:0.116))
    (IOPATH B Y (0.134:0.142:0.142) (0.102:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1464)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1463)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.143:0.143) (0.113:0.115:0.115))
    (IOPATH B Y (0.133:0.141:0.141) (0.101:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1462)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.263:0.263:0.263) (0.131:0.131:0.131))
    (IOPATH A1 Y (0.264:0.264:0.264) (0.105:0.105:0.105))
    (IOPATH B0 Y (0.295:0.295:0.295) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.339:0.339:0.339) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1461)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.152:0.152) (0.156:0.174:0.174))
    (IOPATH B Y (0.145:0.146:0.146) (0.170:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1460)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.153:0.153) (0.156:0.174:0.174))
    (IOPATH B Y (0.145:0.146:0.146) (0.171:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1459)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.142:0.160:0.160) (0.129:0.131:0.131))
    (IOPATH B Y (0.154:0.174:0.174) (0.116:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1458)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.167:0.176:0.176) (0.155:0.157:0.157))
    (IOPATH B Y (0.180:0.199:0.199) (0.139:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1457)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.170:0.170:0.170) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.128:0.128:0.128))
    (IOPATH B1 Y (0.195:0.195:0.195) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1456)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.106:0.106:0.106))
    (IOPATH A1 Y (0.173:0.173:0.173) (0.080:0.080:0.080))
    (IOPATH B0 Y (0.191:0.191:0.191) (0.127:0.127:0.127))
    (IOPATH B1 Y (0.232:0.232:0.232) (0.139:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1455)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.139:0.139) (0.119:0.121:0.121))
    (IOPATH B Y (0.143:0.164:0.164) (0.107:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1454)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.140:0.140) (0.118:0.119:0.119))
    (IOPATH B Y (0.142:0.161:0.161) (0.105:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1453)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.436:0.436:0.436) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.303:0.303:0.303) (0.123:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1452)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.135:0.153:0.153) (0.123:0.125:0.125))
    (IOPATH B Y (0.147:0.167:0.167) (0.110:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1451)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1450)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.142:0.142) (0.122:0.123:0.123))
    (IOPATH B Y (0.142:0.150:0.150) (0.109:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1449)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.250:0.250:0.250) (0.236:0.244:0.244))
    (IOPATH B Y (0.238:0.238:0.238) (0.227:0.227:0.227))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.271:0.271:0.271) (0.198:0.198:0.198)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.219:0.219:0.219) (0.212:0.212:0.212)))
    (IOPATH (posedge S0) Y (0.270:0.270:0.270) (0.210:0.210:0.210))
    (IOPATH (negedge S0) Y (0.271:0.271:0.271) (0.212:0.212:0.212))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1448)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.242:0.245:0.245) (0.225:0.234:0.234))
    (IOPATH B Y (0.236:0.236:0.236) (0.225:0.225:0.225))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.265:0.265:0.265) (0.202:0.202:0.202)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.222:0.222:0.222) (0.206:0.206:0.206)))
    (IOPATH (posedge S0) Y (0.275:0.275:0.275) (0.215:0.215:0.215))
    (IOPATH (negedge S0) Y (0.265:0.265:0.265) (0.206:0.206:0.206))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1447)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.247:0.249:0.249) (0.233:0.238:0.238))
    (IOPATH B Y (0.242:0.245:0.245) (0.230:0.240:0.240))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.271:0.271:0.271) (0.198:0.198:0.198)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.219:0.219:0.219) (0.212:0.212:0.212)))
    (IOPATH (posedge S0) Y (0.270:0.270:0.270) (0.210:0.210:0.210))
    (IOPATH (negedge S0) Y (0.271:0.271:0.271) (0.212:0.212:0.212))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1446)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.250:0.251:0.251) (0.234:0.242:0.242))
    (IOPATH B Y (0.236:0.236:0.236) (0.225:0.225:0.225))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.272:0.272:0.272) (0.199:0.199:0.199)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.220:0.220:0.220) (0.212:0.212:0.212)))
    (IOPATH (posedge S0) Y (0.270:0.270:0.270) (0.211:0.211:0.211))
    (IOPATH (negedge S0) Y (0.272:0.272:0.272) (0.212:0.212:0.212))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1445)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.234:0.234:0.234) (0.218:0.218:0.218))
    (IOPATH B Y (0.247:0.249:0.249) (0.236:0.240:0.240))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.271:0.271:0.271) (0.198:0.198:0.198)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.219:0.219:0.219) (0.212:0.212:0.212)))
    (IOPATH (posedge S0) Y (0.270:0.270:0.270) (0.210:0.210:0.210))
    (IOPATH (negedge S0) Y (0.271:0.271:0.271) (0.212:0.212:0.212))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1444)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.250:0.250:0.250) (0.235:0.243:0.243))
    (IOPATH B Y (0.237:0.237:0.237) (0.227:0.227:0.227))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.272:0.272:0.272) (0.199:0.199:0.199)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.220:0.220:0.220) (0.212:0.212:0.212)))
    (IOPATH (posedge S0) Y (0.270:0.270:0.270) (0.211:0.211:0.211))
    (IOPATH (negedge S0) Y (0.272:0.272:0.272) (0.212:0.212:0.212))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1443)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.234:0.235:0.235) (0.218:0.218:0.218))
    (IOPATH B Y (0.235:0.235:0.235) (0.225:0.225:0.225))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.271:0.271:0.271) (0.198:0.198:0.198)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.219:0.219:0.219) (0.212:0.212:0.212)))
    (IOPATH (posedge S0) Y (0.270:0.270:0.270) (0.210:0.210:0.210))
    (IOPATH (negedge S0) Y (0.271:0.271:0.271) (0.212:0.212:0.212))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1442)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.215:0.215:0.215) (0.207:0.207:0.207))
    (IOPATH B Y (0.222:0.225:0.225) (0.219:0.229:0.229))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.250:0.250:0.250) (0.187:0.187:0.187)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.199:0.199:0.199) (0.199:0.199:0.199)))
    (IOPATH (posedge S0) Y (0.248:0.248:0.248) (0.198:0.198:0.198))
    (IOPATH (negedge S0) Y (0.250:0.250:0.250) (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1441)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.242:0.243:0.243) (0.223:0.225:0.225))
    (IOPATH B Y (0.236:0.236:0.236) (0.226:0.226:0.226))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.270:0.270:0.270) (0.198:0.198:0.198)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.219:0.219:0.219) (0.211:0.211:0.211)))
    (IOPATH (posedge S0) Y (0.269:0.269:0.269) (0.210:0.210:0.210))
    (IOPATH (negedge S0) Y (0.270:0.270:0.270) (0.211:0.211:0.211))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1440)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.216:0.216:0.216) (0.209:0.209:0.209))
    (IOPATH B Y (0.216:0.216:0.216) (0.214:0.214:0.214))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.250:0.250:0.250) (0.187:0.187:0.187)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.199:0.199:0.199) (0.199:0.199:0.199)))
    (IOPATH (posedge S0) Y (0.248:0.248:0.248) (0.198:0.198:0.198))
    (IOPATH (negedge S0) Y (0.250:0.250:0.250) (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1439)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.216:0.216:0.216) (0.209:0.209:0.209))
    (IOPATH B Y (0.215:0.215:0.215) (0.213:0.213:0.213))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.250:0.250:0.250) (0.187:0.187:0.187)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.199:0.199:0.199) (0.199:0.199:0.199)))
    (IOPATH (posedge S0) Y (0.248:0.248:0.248) (0.198:0.198:0.198))
    (IOPATH (negedge S0) Y (0.250:0.250:0.250) (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1438)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.214:0.214:0.214) (0.206:0.206:0.206))
    (IOPATH B Y (0.215:0.215:0.215) (0.213:0.213:0.213))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.250:0.250:0.250) (0.187:0.187:0.187)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.199:0.199:0.199) (0.199:0.199:0.199)))
    (IOPATH (posedge S0) Y (0.248:0.248:0.248) (0.198:0.198:0.198))
    (IOPATH (negedge S0) Y (0.250:0.250:0.250) (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1437)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.218:0.220:0.220) (0.214:0.217:0.217))
    (IOPATH B Y (0.223:0.223:0.223) (0.219:0.219:0.219))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.250:0.250:0.250) (0.187:0.187:0.187)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.199:0.199:0.199) (0.199:0.199:0.199)))
    (IOPATH (posedge S0) Y (0.248:0.248:0.248) (0.198:0.198:0.198))
    (IOPATH (negedge S0) Y (0.250:0.250:0.250) (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1436)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.238:0.241:0.241) (0.224:0.226:0.226))
    (IOPATH B Y (0.236:0.236:0.236) (0.225:0.225:0.225))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.270:0.270:0.270) (0.198:0.198:0.198)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.219:0.219:0.219) (0.211:0.211:0.211)))
    (IOPATH (posedge S0) Y (0.269:0.269:0.269) (0.210:0.210:0.210))
    (IOPATH (negedge S0) Y (0.270:0.270:0.270) (0.211:0.211:0.211))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1435)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.388:0.388:0.388))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1434)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.148:0.148) (0.192:0.193:0.193))
    (IOPATH B Y (0.156:0.156:0.156) (0.202:0.203:0.203))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1433)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.156:0.156:0.156) (0.201:0.202:0.202))
    (IOPATH B Y (0.165:0.166:0.166) (0.209:0.210:0.210))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1432)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.249:0.249:0.249))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.173:0.173:0.173) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1431)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.148:0.148) (0.196:0.197:0.197))
    (IOPATH B Y (0.150:0.150:0.150) (0.198:0.200:0.200))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1430)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.143:0.143) (0.189:0.190:0.190))
    (IOPATH B Y (0.151:0.151:0.151) (0.199:0.200:0.200))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1429)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.156:0.156:0.156) (0.201:0.202:0.202))
    (IOPATH B Y (0.165:0.166:0.166) (0.209:0.210:0.210))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1428)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.148:0.148) (0.192:0.193:0.193))
    (IOPATH B Y (0.164:0.164:0.164) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1427)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.189:0.189:0.189) (0.247:0.247:0.247))
    (IOPATH A1 Y (0.165:0.165:0.165) (0.229:0.229:0.229))
    (IOPATH B0 Y (0.215:0.215:0.215) (0.272:0.272:0.272))
    (IOPATH B1 Y (0.178:0.178:0.178) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1426)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.184:0.184:0.184) (0.244:0.244:0.244))
    (IOPATH A1 Y (0.158:0.158:0.158) (0.223:0.223:0.223))
    (IOPATH B0 Y (0.211:0.211:0.211) (0.268:0.268:0.268))
    (IOPATH B1 Y (0.166:0.166:0.166) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1425)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.164:0.165:0.165) (0.100:0.100:0.100))
    (IOPATH B Y (0.161:0.163:0.163) (0.087:0.088:0.088))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1424)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.167:0.167:0.167) (0.101:0.102:0.102))
    (IOPATH B Y (0.164:0.165:0.165) (0.088:0.089:0.089))
    )
  )
)
(CELL
  (CELLTYPE "MX2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1423)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.174:0.175:0.175) (0.167:0.172:0.172))
    (IOPATH B Y (0.171:0.171:0.171) (0.175:0.180:0.180))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.184:0.184:0.184) (0.169:0.169:0.169)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.132:0.132:0.132) (0.160:0.160:0.160)))
    (IOPATH (posedge S0) Y (0.194:0.194:0.194) (0.169:0.169:0.169))
    (IOPATH (negedge S0) Y (0.184:0.184:0.184) (0.161:0.161:0.161))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1422)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.148:0.148) (0.196:0.197:0.197))
    (IOPATH B Y (0.150:0.150:0.150) (0.198:0.200:0.200))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1421)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1420)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1419)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.151:0.151:0.151) (0.199:0.200:0.200))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1418)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.148:0.148) (0.196:0.197:0.197))
    (IOPATH B Y (0.158:0.158:0.158) (0.204:0.204:0.204))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1417)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.144:0.144) (0.193:0.194:0.194))
    (IOPATH B Y (0.153:0.154:0.154) (0.201:0.201:0.201))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1416)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.143:0.143) (0.193:0.193:0.193))
    (IOPATH B Y (0.153:0.153:0.153) (0.200:0.201:0.201))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1415)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.150:0.150) (0.193:0.194:0.194))
    (IOPATH B Y (0.157:0.158:0.158) (0.203:0.204:0.204))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1414)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.162:0.163:0.163) (0.099:0.099:0.099))
    (IOPATH B Y (0.165:0.165:0.165) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1413)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1412)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.148:0.148) (0.196:0.197:0.197))
    (IOPATH B Y (0.150:0.150:0.150) (0.198:0.200:0.200))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1411)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1410)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.195:0.196:0.196) (0.115:0.116:0.116))
    (IOPATH B Y (0.192:0.193:0.193) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1409)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.197:0.197:0.197) (0.116:0.117:0.117))
    (IOPATH B Y (0.200:0.200:0.200) (0.121:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1408)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1407)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.158:0.158) (0.083:0.084:0.084))
    (IOPATH B Y (0.162:0.162:0.162) (0.087:0.088:0.088))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1406)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.154:0.155:0.155) (0.082:0.083:0.083))
    (IOPATH B Y (0.165:0.165:0.165) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1405)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.156:0.156:0.156) (0.201:0.202:0.202))
    (IOPATH B Y (0.165:0.166:0.166) (0.209:0.209:0.209))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1404)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1403)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.143:0.143) (0.189:0.190:0.190))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.206:0.206))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1402)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.148:0.148) (0.196:0.197:0.197))
    (IOPATH B Y (0.150:0.150:0.150) (0.198:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1401)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.148:0.148) (0.196:0.197:0.197))
    (IOPATH B Y (0.149:0.150:0.150) (0.198:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1400)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1399)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.168:0.169:0.169) (0.205:0.206:0.206))
    (IOPATH B Y (0.184:0.184:0.184) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1398)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.170:0.171:0.171) (0.207:0.208:0.208))
    (IOPATH B Y (0.178:0.179:0.179) (0.217:0.217:0.217))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1397)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.195:0.196:0.196) (0.115:0.116:0.116))
    (IOPATH B Y (0.192:0.193:0.193) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1396)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.189:0.189:0.189) (0.095:0.096:0.096))
    (IOPATH B Y (0.200:0.201:0.201) (0.121:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1395)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1394)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1393)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.153:0.153) (0.200:0.200:0.200))
    (IOPATH B Y (0.163:0.163:0.163) (0.207:0.209:0.209))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1392)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.143:0.143) (0.189:0.190:0.190))
    (IOPATH B Y (0.151:0.151:0.151) (0.199:0.200:0.200))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1391)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1390)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.143:0.143) (0.189:0.190:0.190))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1389)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1388)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.137:0.138:0.138) (0.185:0.186:0.186))
    (IOPATH B Y (0.145:0.146:0.146) (0.196:0.196:0.196))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1387)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.156:0.156:0.156) (0.201:0.202:0.202))
    (IOPATH B Y (0.165:0.166:0.166) (0.209:0.210:0.210))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1386)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.144:0.144) (0.189:0.190:0.190))
    (IOPATH B Y (0.151:0.151:0.151) (0.199:0.200:0.200))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1385)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.174:0.174:0.174) (0.213:0.214:0.214))
    (IOPATH B Y (0.184:0.184:0.184) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1384)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.137:0.138:0.138) (0.185:0.186:0.186))
    (IOPATH B Y (0.153:0.154:0.154) (0.201:0.201:0.201))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1383)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1382)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.155:0.156:0.156) (0.095:0.096:0.096))
    (IOPATH B Y (0.158:0.158:0.158) (0.101:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1381)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1380)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.144:0.144) (0.189:0.190:0.190))
    (IOPATH B Y (0.151:0.152:0.152) (0.199:0.200:0.200))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1379)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.152:0.152) (0.194:0.195:0.195))
    (IOPATH B Y (0.167:0.167:0.167) (0.210:0.210:0.210))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1378)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.139:0.139) (0.186:0.187:0.187))
    (IOPATH B Y (0.154:0.154:0.154) (0.201:0.203:0.203))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1377)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.144:0.144) (0.193:0.194:0.194))
    (IOPATH B Y (0.153:0.154:0.154) (0.201:0.201:0.201))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1376)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.147:0.147:0.147) (0.192:0.192:0.192))
    (IOPATH B Y (0.163:0.163:0.163) (0.207:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1375)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.154:0.154) (0.094:0.095:0.095))
    (IOPATH B Y (0.150:0.152:0.152) (0.083:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1374)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.142:0.142:0.142) (0.188:0.189:0.189))
    (IOPATH B Y (0.158:0.158:0.158) (0.204:0.204:0.204))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1373)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.160:0.160:0.160) (0.204:0.205:0.205))
    (IOPATH B Y (0.170:0.170:0.170) (0.211:0.212:0.212))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1372)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.147:0.147:0.147) (0.192:0.192:0.192))
    (IOPATH B Y (0.155:0.155:0.155) (0.202:0.202:0.202))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1371)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.206:0.206))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1370)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.144:0.144) (0.193:0.194:0.194))
    (IOPATH B Y (0.145:0.146:0.146) (0.196:0.196:0.196))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1369)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.142:0.143:0.143) (0.189:0.189:0.189))
    (IOPATH B Y (0.150:0.151:0.151) (0.199:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1368)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.151:0.151:0.151) (0.199:0.200:0.200))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1367)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.144:0.144) (0.189:0.190:0.190))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.206:0.206))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1366)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.174:0.174:0.174) (0.213:0.214:0.214))
    (IOPATH B Y (0.176:0.176:0.176) (0.216:0.216:0.216))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1365)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1364)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.145:0.146:0.146) (0.190:0.191:0.191))
    (IOPATH B Y (0.161:0.161:0.161) (0.206:0.206:0.206))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1363)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.144:0.144:0.144) (0.194:0.194:0.194))
    (IOPATH B Y (0.154:0.154:0.154) (0.201:0.203:0.203))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1362)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.148:0.148) (0.196:0.197:0.197))
    (IOPATH B Y (0.158:0.158:0.158) (0.204:0.206:0.206))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1361)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.206:0.206))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1360)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1359)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.144:0.144) (0.193:0.194:0.194))
    (IOPATH B Y (0.153:0.154:0.154) (0.201:0.201:0.201))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1358)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.144:0.144) (0.193:0.194:0.194))
    (IOPATH B Y (0.153:0.154:0.154) (0.201:0.202:0.202))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1357)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.199:0.199:0.199))
    (IOPATH B Y (0.153:0.154:0.154) (0.201:0.201:0.201))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1356)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.153:0.153) (0.200:0.200:0.200))
    (IOPATH B Y (0.163:0.163:0.163) (0.207:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1355)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.162:0.163:0.163) (0.099:0.099:0.099))
    (IOPATH B Y (0.159:0.161:0.161) (0.086:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1354)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.165:0.166:0.166) (0.100:0.101:0.101))
    (IOPATH B Y (0.168:0.168:0.168) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1353)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.151:0.151:0.151) (0.199:0.200:0.200))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1352)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.148:0.148) (0.196:0.197:0.197))
    (IOPATH B Y (0.158:0.158:0.158) (0.204:0.204:0.204))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1351)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.148:0.148) (0.196:0.197:0.197))
    (IOPATH B Y (0.149:0.150:0.150) (0.198:0.199:0.199))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1350)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1349)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.165:0.166:0.166) (0.100:0.101:0.101))
    (IOPATH B Y (0.162:0.164:0.164) (0.087:0.089:0.089))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1348)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.162:0.163:0.163) (0.099:0.099:0.099))
    (IOPATH B Y (0.165:0.166:0.166) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1347)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.143:0.143) (0.193:0.194:0.194))
    (IOPATH B Y (0.145:0.146:0.146) (0.195:0.197:0.197))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1346)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.144:0.144:0.144) (0.194:0.195:0.195))
    (IOPATH B Y (0.154:0.154:0.154) (0.201:0.202:0.202))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1345)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.144:0.144:0.144) (0.194:0.195:0.195))
    (IOPATH B Y (0.154:0.154:0.154) (0.201:0.203:0.203))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1344)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1343)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.185:0.185) (0.221:0.221:0.221))
    (IOPATH B Y (0.195:0.196:0.196) (0.228:0.230:0.230))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1342)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.206:0.206))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1341)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.149:0.149) (0.092:0.092:0.092))
    (IOPATH B Y (0.145:0.146:0.146) (0.081:0.082:0.082))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1340)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.149:0.149) (0.092:0.092:0.092))
    (IOPATH B Y (0.151:0.152:0.152) (0.098:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1339)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1338)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.158:0.158) (0.083:0.084:0.084))
    (IOPATH B Y (0.162:0.163:0.163) (0.087:0.089:0.089))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1337)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.162:0.163:0.163) (0.099:0.099:0.099))
    (IOPATH B Y (0.165:0.165:0.165) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "AO21X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1336)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.196:0.198:0.198) (0.220:0.224:0.224))
    (IOPATH A1 Y (0.214:0.214:0.214) (0.289:0.289:0.289))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.325:0.325:0.325))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1335)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.269:0.269:0.269) (0.133:0.133:0.133))
    (IOPATH A1 Y (0.276:0.276:0.276) (0.116:0.116:0.116))
    (IOPATH B0 Y (0.300:0.300:0.300) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.304:0.304:0.304) (0.118:0.118:0.118))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1334)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.263:0.263:0.263) (0.131:0.131:0.131))
    (IOPATH A1 Y (0.261:0.261:0.261) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.295:0.295:0.295) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.314:0.314:0.314) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1333)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.269:0.269:0.269) (0.133:0.133:0.133))
    (IOPATH A1 Y (0.297:0.297:0.297) (0.116:0.116:0.116))
    (IOPATH B0 Y (0.300:0.300:0.300) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.304:0.304:0.304) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1332)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.263:0.263:0.263) (0.131:0.131:0.131))
    (IOPATH A1 Y (0.259:0.259:0.259) (0.098:0.098:0.098))
    (IOPATH B0 Y (0.295:0.295:0.295) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.339:0.339:0.339) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1331)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.236:0.236:0.236) (0.259:0.259:0.259))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.231:0.231:0.231))
    (IOPATH B0 Y (0.252:0.252:0.252) (0.270:0.270:0.270))
    (IOPATH B1 Y (0.240:0.240:0.240) (0.285:0.285:0.285))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1330)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.220:0.220:0.220) (0.230:0.230:0.230))
    (IOPATH A1 Y (0.200:0.200:0.200) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.241:0.241:0.241) (0.263:0.263:0.263))
    (IOPATH B1 Y (0.244:0.244:0.244) (0.310:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1329)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.195:0.195:0.195) (0.224:0.224:0.224))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1328)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.227:0.227:0.227))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.267:0.267:0.267))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1327)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1326)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.320:0.320:0.320))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1325)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.388:0.388:0.388))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.212:0.212:0.212) (0.259:0.259:0.259))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1324)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.320:0.320:0.320))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1323)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.222:0.222:0.222) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.215:0.215:0.215) (0.325:0.325:0.325))
    (IOPATH B0 Y (0.242:0.242:0.242) (0.263:0.263:0.263))
    (IOPATH B1 Y (0.222:0.222:0.222) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1322)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1321)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.320:0.320:0.320))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1320)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.388:0.388:0.388))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.217:0.217:0.217) (0.264:0.264:0.264))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1319)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.203:0.203:0.203) (0.233:0.233:0.233))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.220:0.220:0.220) (0.268:0.268:0.268))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1318)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.223:0.223:0.223) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.217:0.217:0.217) (0.406:0.406:0.406))
    (IOPATH B0 Y (0.244:0.244:0.244) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1317)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1316)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.220:0.220:0.220) (0.268:0.268:0.268))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1315)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.202:0.202:0.202) (0.231:0.231:0.231))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1314)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.400:0.400:0.400))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.217:0.217:0.217) (0.264:0.264:0.264))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1313)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.388:0.388:0.388))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.217:0.217:0.217) (0.264:0.264:0.264))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1312)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.203:0.203:0.203) (0.233:0.233:0.233))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.212:0.212:0.212) (0.259:0.259:0.259))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1311)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.214:0.214:0.214) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1310)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.320:0.320:0.320))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.222:0.222:0.222) (0.270:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1309)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.400:0.400:0.400))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.214:0.214:0.214) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1308)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1307)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1306)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.217:0.217:0.217) (0.264:0.264:0.264))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1305)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.320:0.320:0.320))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.211:0.211:0.211) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1304)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1303)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.245:0.245:0.245) (0.264:0.264:0.264))
    (IOPATH A1 Y (0.227:0.227:0.227) (0.270:0.270:0.270))
    (IOPATH B0 Y (0.274:0.274:0.274) (0.290:0.290:0.290))
    (IOPATH B1 Y (0.237:0.237:0.237) (0.273:0.273:0.273))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1302)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.245:0.245:0.245) (0.264:0.264:0.264))
    (IOPATH A1 Y (0.230:0.230:0.230) (0.413:0.413:0.413))
    (IOPATH B0 Y (0.274:0.274:0.274) (0.290:0.290:0.290))
    (IOPATH B1 Y (0.234:0.234:0.234) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1301)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1300)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.221:0.221:0.221) (0.270:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1299)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.400:0.400:0.400))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1298)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.202:0.202:0.202) (0.231:0.231:0.231))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1297)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.320:0.320:0.320))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.211:0.211:0.211) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1296)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.237:0.237:0.237) (0.239:0.239:0.239))
    (IOPATH A1 Y (0.231:0.231:0.231) (0.401:0.401:0.401))
    (IOPATH B0 Y (0.257:0.257:0.257) (0.272:0.272:0.272))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.279:0.279:0.279))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1295)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.222:0.222:0.222) (0.270:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1294)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.217:0.217:0.217) (0.264:0.264:0.264))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1293)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.320:0.320:0.320))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.222:0.222:0.222) (0.270:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1292)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.388:0.388:0.388))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.211:0.211:0.211) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1291)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.400:0.400:0.400))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1290)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.400:0.400:0.400))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.221:0.221:0.221) (0.270:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1289)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.237:0.237:0.237) (0.239:0.239:0.239))
    (IOPATH A1 Y (0.230:0.230:0.230) (0.333:0.333:0.333))
    (IOPATH B0 Y (0.257:0.257:0.257) (0.272:0.272:0.272))
    (IOPATH B1 Y (0.241:0.241:0.241) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1288)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.202:0.202:0.202) (0.231:0.231:0.231))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1287)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1286)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1285)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.231:0.231:0.231) (0.256:0.256:0.256))
    (IOPATH A1 Y (0.215:0.215:0.215) (0.325:0.325:0.325))
    (IOPATH B0 Y (0.259:0.259:0.259) (0.282:0.282:0.282))
    (IOPATH B1 Y (0.225:0.225:0.225) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1284)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.245:0.245:0.245) (0.264:0.264:0.264))
    (IOPATH A1 Y (0.227:0.227:0.227) (0.270:0.270:0.270))
    (IOPATH B0 Y (0.274:0.274:0.274) (0.290:0.290:0.290))
    (IOPATH B1 Y (0.235:0.235:0.235) (0.272:0.272:0.272))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1283)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.231:0.231:0.231) (0.256:0.256:0.256))
    (IOPATH A1 Y (0.216:0.216:0.216) (0.393:0.393:0.393))
    (IOPATH B0 Y (0.259:0.259:0.259) (0.282:0.282:0.282))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.270:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1282)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.202:0.202:0.202) (0.232:0.232:0.232))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1281)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.203:0.203:0.203) (0.233:0.233:0.233))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.214:0.214:0.214) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1280)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.203:0.203:0.203) (0.234:0.234:0.234))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1279)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.400:0.400:0.400))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.218:0.218:0.218) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1278)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.388:0.388:0.388))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.211:0.211:0.211) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1277)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1276)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.388:0.388:0.388))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1275)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.203:0.203:0.203) (0.233:0.233:0.233))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.213:0.213:0.213) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1274)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.255:0.255:0.255) (0.252:0.252:0.252))
    (IOPATH A1 Y (0.242:0.242:0.242) (0.255:0.255:0.255))
    (IOPATH B0 Y (0.290:0.290:0.290) (0.299:0.299:0.299))
    (IOPATH B1 Y (0.250:0.250:0.250) (0.288:0.288:0.288))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1273)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.309:0.309:0.309) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1272)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.107:0.107:0.107))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1271)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.436:0.436:0.436) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.303:0.303:0.303) (0.123:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1270)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.327:0.327:0.327) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1269)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.300:0.300:0.300) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1268)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.362:0.362:0.362) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1267)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.278:0.278:0.278) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1266)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1265)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1264)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.327:0.327:0.327) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1263)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.279:0.279:0.279) (0.116:0.116:0.116))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1262)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.274:0.274:0.274) (0.107:0.107:0.107))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1261)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.330:0.330:0.330) (0.157:0.157:0.157))
    (IOPATH A1 Y (0.337:0.337:0.337) (0.138:0.138:0.138))
    (IOPATH B0 Y (0.361:0.361:0.361) (0.174:0.174:0.174))
    (IOPATH B1 Y (0.369:0.369:0.369) (0.156:0.156:0.156))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1260)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.322:0.322:0.322) (0.154:0.154:0.154))
    (IOPATH A1 Y (0.320:0.320:0.320) (0.123:0.123:0.123))
    (IOPATH B0 Y (0.353:0.353:0.353) (0.171:0.171:0.171))
    (IOPATH B1 Y (0.397:0.397:0.397) (0.190:0.190:0.190))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1259)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1258)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.272:0.272:0.272) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1257)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.223:0.223:0.223) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.214:0.214:0.214) (0.263:0.263:0.263))
    (IOPATH B0 Y (0.244:0.244:0.244) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1256)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.223:0.223:0.223) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.216:0.216:0.216) (0.325:0.325:0.325))
    (IOPATH B0 Y (0.244:0.244:0.244) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.230:0.230:0.230) (0.273:0.273:0.273))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1255)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.223:0.223:0.223) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.213:0.213:0.213) (0.239:0.239:0.239))
    (IOPATH B0 Y (0.244:0.244:0.244) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.230:0.230:0.230) (0.273:0.273:0.273))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1254)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.223:0.223:0.223) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.238:0.238:0.238))
    (IOPATH B0 Y (0.244:0.244:0.244) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.228:0.228:0.228) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1253)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.223:0.223:0.223) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.217:0.217:0.217) (0.394:0.394:0.394))
    (IOPATH B0 Y (0.244:0.244:0.244) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.222:0.222:0.222) (0.264:0.264:0.264))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1252)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.253:0.253:0.253) (0.248:0.248:0.248))
    (IOPATH A1 Y (0.243:0.243:0.243) (0.256:0.256:0.256))
    (IOPATH B0 Y (0.273:0.273:0.273) (0.280:0.280:0.280))
    (IOPATH B1 Y (0.250:0.250:0.250) (0.287:0.287:0.287))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1251)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.203:0.203:0.203) (0.233:0.233:0.233))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.220:0.220:0.220) (0.268:0.268:0.268))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1250)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.223:0.223:0.223) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.216:0.216:0.216) (0.325:0.325:0.325))
    (IOPATH B0 Y (0.244:0.244:0.244) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.230:0.230:0.230) (0.273:0.273:0.273))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1249)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.222:0.222:0.222) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.215:0.215:0.215) (0.325:0.325:0.325))
    (IOPATH B0 Y (0.242:0.242:0.242) (0.263:0.263:0.263))
    (IOPATH B1 Y (0.225:0.225:0.225) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1248)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.223:0.223:0.223) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.214:0.214:0.214) (0.240:0.240:0.240))
    (IOPATH B0 Y (0.244:0.244:0.244) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.220:0.220:0.220) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1247)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.301:0.301:0.301) (0.121:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1246)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.269:0.269:0.269) (0.133:0.133:0.133))
    (IOPATH A1 Y (0.446:0.446:0.446) (0.153:0.153:0.153))
    (IOPATH B0 Y (0.300:0.300:0.300) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.297:0.297:0.297) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1245)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.221:0.221:0.221) (0.251:0.251:0.251))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.227:0.227:0.227))
    (IOPATH B0 Y (0.249:0.249:0.249) (0.277:0.277:0.277))
    (IOPATH B1 Y (0.228:0.228:0.228) (0.279:0.279:0.279))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1244)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.222:0.222:0.222) (0.252:0.252:0.252))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.250:0.250:0.250) (0.277:0.277:0.277))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1243)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.309:0.309:0.309) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1242)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1241)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.158:0.158:0.158) (0.225:0.225:0.225))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.166:0.166:0.166) (0.259:0.259:0.259))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1240)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.147:0.147:0.147) (0.212:0.212:0.212))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.186:0.186:0.186) (0.272:0.272:0.272))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1239)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.178:0.178:0.178) (0.222:0.222:0.222))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.397:0.397:0.397))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.254:0.254:0.254))
    (IOPATH B1 Y (0.178:0.178:0.178) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1238)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.269:0.269:0.269) (0.133:0.133:0.133))
    (IOPATH A1 Y (0.273:0.273:0.273) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.300:0.300:0.300) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.309:0.309:0.309) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1237)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.263:0.263:0.263) (0.131:0.131:0.131))
    (IOPATH A1 Y (0.259:0.259:0.259) (0.098:0.098:0.098))
    (IOPATH B0 Y (0.295:0.295:0.295) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.339:0.339:0.339) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1236)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.269:0.269:0.269) (0.133:0.133:0.133))
    (IOPATH A1 Y (0.273:0.273:0.273) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.300:0.300:0.300) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.304:0.304:0.304) (0.118:0.118:0.118))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1235)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.263:0.263:0.263) (0.131:0.131:0.131))
    (IOPATH A1 Y (0.268:0.268:0.268) (0.110:0.110:0.110))
    (IOPATH B0 Y (0.295:0.295:0.295) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.294:0.294:0.294) (0.122:0.122:0.122))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1234)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.436:0.436:0.436) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.313:0.313:0.313) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1233)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.285:0.285:0.285) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.326:0.326:0.326) (0.148:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1232)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.269:0.269:0.269) (0.133:0.133:0.133))
    (IOPATH A1 Y (0.358:0.358:0.358) (0.154:0.154:0.154))
    (IOPATH B0 Y (0.300:0.300:0.300) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.303:0.303:0.303) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1231)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.263:0.263:0.263) (0.131:0.131:0.131))
    (IOPATH A1 Y (0.270:0.270:0.270) (0.112:0.112:0.112))
    (IOPATH B0 Y (0.295:0.295:0.295) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.339:0.339:0.339) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1230)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.277:0.277:0.277) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1229)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1228)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.362:0.362:0.362) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1227)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.331:0.331:0.331) (0.153:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1226)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.362:0.362:0.362) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1225)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.273:0.273:0.273) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1224)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.436:0.436:0.436) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1223)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.326:0.326:0.326) (0.148:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1222)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.300:0.300:0.300) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1221)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.289:0.289:0.289) (0.122:0.122:0.122))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1220)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.277:0.277:0.277) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.303:0.303:0.303) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1219)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1218)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.300:0.300:0.300) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1217)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.327:0.327:0.327) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1216)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1215)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.285:0.285:0.285) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1214)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.436:0.436:0.436) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1213)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.314:0.314:0.314) (0.122:0.122:0.122))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1212)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.296:0.296:0.296) (0.164:0.164:0.164))
    (IOPATH A1 Y (0.362:0.362:0.362) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.322:0.322:0.322) (0.186:0.186:0.186))
    (IOPATH B1 Y (0.301:0.301:0.301) (0.121:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1211)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.297:0.297:0.297) (0.161:0.161:0.161))
    (IOPATH A1 Y (0.272:0.272:0.272) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.324:0.324:0.324) (0.183:0.183:0.183))
    (IOPATH B1 Y (0.314:0.314:0.314) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1210)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.296:0.296:0.296) (0.164:0.164:0.164))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.322:0.322:0.322) (0.186:0.186:0.186))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1209)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.297:0.297:0.297) (0.161:0.161:0.161))
    (IOPATH A1 Y (0.285:0.285:0.285) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.324:0.324:0.324) (0.183:0.183:0.183))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1208)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.296:0.296:0.296) (0.164:0.164:0.164))
    (IOPATH A1 Y (0.277:0.277:0.277) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.322:0.322:0.322) (0.186:0.186:0.186))
    (IOPATH B1 Y (0.313:0.313:0.313) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1207)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.300:0.300:0.300) (0.165:0.165:0.165))
    (IOPATH A1 Y (0.279:0.279:0.279) (0.105:0.105:0.105))
    (IOPATH B0 Y (0.324:0.324:0.324) (0.183:0.183:0.183))
    (IOPATH B1 Y (0.331:0.331:0.331) (0.153:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1206)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1205)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.279:0.279:0.279) (0.111:0.111:0.111))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1204)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.280:0.280:0.280) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1203)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.272:0.272:0.272) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1202)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.279:0.279:0.279) (0.116:0.116:0.116))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.303:0.303:0.303) (0.123:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1201)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.286:0.286:0.286) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.327:0.327:0.327) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1200)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.362:0.362:0.362) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.303:0.303:0.303) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1199)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.285:0.285:0.285) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1198)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1197)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1196)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1195)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.289:0.289:0.289) (0.122:0.122:0.122))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1194)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1193)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.274:0.274:0.274) (0.105:0.105:0.105))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.314:0.314:0.314) (0.122:0.122:0.122))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1192)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.279:0.279:0.279) (0.116:0.116:0.116))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.309:0.309:0.309) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1191)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1190)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.277:0.277:0.277) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1189)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.272:0.272:0.272) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1188)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1187)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.300:0.300:0.300) (0.136:0.136:0.136))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1186)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1185)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1184)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.436:0.436:0.436) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1183)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.107:0.107:0.107))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.331:0.331:0.331) (0.153:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1182)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1181)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1180)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.277:0.277:0.277) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1179)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1178)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.269:0.269:0.269) (0.133:0.133:0.133))
    (IOPATH A1 Y (0.358:0.358:0.358) (0.154:0.154:0.154))
    (IOPATH B0 Y (0.300:0.300:0.300) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.309:0.309:0.309) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1177)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.263:0.263:0.263) (0.131:0.131:0.131))
    (IOPATH A1 Y (0.272:0.272:0.272) (0.104:0.104:0.104))
    (IOPATH B0 Y (0.295:0.295:0.295) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1176)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.296:0.296:0.296) (0.164:0.164:0.164))
    (IOPATH A1 Y (0.362:0.362:0.362) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.322:0.322:0.322) (0.186:0.186:0.186))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1175)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.300:0.300:0.300) (0.165:0.165:0.165))
    (IOPATH A1 Y (0.272:0.272:0.272) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.326:0.326:0.326) (0.188:0.188:0.188))
    (IOPATH B1 Y (0.327:0.327:0.327) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1174)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.362:0.362:0.362) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1173)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.277:0.277:0.277) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1172)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.436:0.436:0.436) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.309:0.309:0.309) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1171)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.272:0.272:0.272) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1170)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.436:0.436:0.436) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1169)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.280:0.280:0.280) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.331:0.331:0.331) (0.153:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1168)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1167)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.284:0.284:0.284) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1166)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1165)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.286:0.286:0.286) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1164)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.362:0.362:0.362) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.303:0.303:0.303) (0.123:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1163)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.289:0.289:0.289) (0.122:0.122:0.122))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.326:0.326:0.326) (0.148:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1162)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.280:0.280:0.280) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.310:0.310:0.310) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1161)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.284:0.284:0.284) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1160)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.211:0.211:0.211) (0.286:0.286:0.286))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.208:0.208:0.208) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1159)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.178:0.178:0.178) (0.222:0.222:0.222))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.385:0.385:0.385))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.254:0.254:0.254))
    (IOPATH B1 Y (0.181:0.181:0.181) (0.264:0.264:0.264))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1158)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.269:0.269:0.269) (0.133:0.133:0.133))
    (IOPATH A1 Y (0.446:0.446:0.446) (0.153:0.153:0.153))
    (IOPATH B0 Y (0.300:0.300:0.300) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.305:0.305:0.305) (0.118:0.118:0.118))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1157)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.362:0.362:0.362) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.303:0.303:0.303) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1156)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.269:0.269:0.269) (0.133:0.133:0.133))
    (IOPATH A1 Y (0.358:0.358:0.358) (0.154:0.154:0.154))
    (IOPATH B0 Y (0.300:0.300:0.300) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.299:0.299:0.299) (0.122:0.122:0.122))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1155)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.278:0.278:0.278) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.301:0.301:0.301) (0.121:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1154)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.279:0.279:0.279) (0.116:0.116:0.116))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1153)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.313:0.313:0.313) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1152)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.280:0.280:0.280) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1151)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1150)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.327:0.327:0.327) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1149)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1148)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.279:0.279:0.279) (0.105:0.105:0.105))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1147)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1146)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.279:0.279:0.279) (0.116:0.116:0.116))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.309:0.309:0.309) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1145)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.270:0.270:0.270) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1144)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.277:0.277:0.277) (0.114:0.114:0.114))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1143)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.362:0.362:0.362) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.310:0.310:0.310) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1142)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.272:0.272:0.272) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.326:0.326:0.326) (0.148:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1141)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1140)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.277:0.277:0.277) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1139)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1138)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.274:0.274:0.274) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1137)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1136)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.272:0.272:0.272) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1135)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.310:0.310:0.310) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1134)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.436:0.436:0.436) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.309:0.309:0.309) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1133)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.279:0.279:0.279) (0.116:0.116:0.116))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1132)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.362:0.362:0.362) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.301:0.301:0.301) (0.121:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1131)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.280:0.280:0.280) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1130)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.436:0.436:0.436) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1129)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.280:0.280:0.280) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.327:0.327:0.327) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1128)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.301:0.301:0.301) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1127)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.331:0.331:0.331) (0.153:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1126)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.171:0.171:0.171) (0.381:0.381:0.381))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.173:0.173:0.173) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1125)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.278:0.278:0.278) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "NAND2BX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1124)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.099:0.100:0.100) (0.100:0.101:0.101))
    (IOPATH B Y (0.099:0.106:0.106) (0.077:0.078:0.078))
    )
  )
)
(CELL
  (CELLTYPE "NAND2BX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1123)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.099:0.100:0.100) (0.100:0.101:0.101))
    (IOPATH B Y (0.098:0.106:0.106) (0.077:0.078:0.078))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1122)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.088:0.096:0.096) (0.057:0.061:0.061)))
    (COND B == 1'b0 (IOPATH A Y (0.093:0.098:0.098) (0.090:0.099:0.099)))
    (IOPATH (posedge A) Y (0.095:0.100:0.100) (0.097:0.102:0.102))
    (IOPATH (negedge A) Y (0.089:0.098:0.098) (0.090:0.099:0.099))
    (COND A == 1'b1 (IOPATH B Y (0.118:0.118:0.118) (0.074:0.074:0.074)))
    (COND A == 1'b0 (IOPATH B Y (0.116:0.116:0.116) (0.114:0.114:0.114)))
    (IOPATH B Y (0.118:0.118:0.118) (0.114:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1121)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.131:0.145:0.145) (0.107:0.123:0.123))
    (IOPATH B Y (0.132:0.132:0.132) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1120)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.102:0.103:0.103) (0.066:0.066:0.066))
    (IOPATH B Y (0.115:0.115:0.115) (0.090:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1119)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.088:0.095:0.095) (0.061:0.062:0.062)))
    (COND B == 1'b0 (IOPATH A Y (0.099:0.102:0.102) (0.097:0.105:0.105)))
    (IOPATH (posedge A) Y (0.101:0.103:0.103) (0.108:0.111:0.111))
    (IOPATH (negedge A) Y (0.091:0.098:0.098) (0.097:0.105:0.105))
    (COND A == 1'b1 (IOPATH B Y (0.109:0.109:0.109) (0.069:0.069:0.069)))
    (COND A == 1'b0 (IOPATH B Y (0.108:0.108:0.108) (0.110:0.110:0.110)))
    (IOPATH B Y (0.109:0.109:0.109) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1118)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.098:0.099:0.099) (0.121:0.122:0.122))
    (IOPATH B Y (0.125:0.125:0.125) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1117)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.098:0.099:0.099) (0.121:0.122:0.122))
    (IOPATH B Y (0.125:0.125:0.125) (0.134:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "NAND2BX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1116)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.099:0.100:0.100) (0.100:0.101:0.101))
    (IOPATH B Y (0.085:0.098:0.098) (0.069:0.070:0.070))
    )
  )
)
(CELL
  (CELLTYPE "NAND2BX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1115)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.105:0.106:0.106) (0.105:0.105:0.105))
    (IOPATH B Y (0.091:0.104:0.104) (0.075:0.076:0.076))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1114)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.180:0.180:0.180) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.165:0.165:0.165) (0.229:0.229:0.229))
    (IOPATH B0 Y (0.199:0.199:0.199) (0.257:0.257:0.257))
    (IOPATH B1 Y (0.181:0.181:0.181) (0.263:0.263:0.263))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1113)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.100:0.101:0.101) (0.124:0.124:0.124))
    (IOPATH B Y (0.107:0.108:0.108) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1112)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.119:0.120:0.120) (0.138:0.139:0.139))
    (IOPATH B Y (0.105:0.106:0.106) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1111)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.158:0.158:0.158) (0.178:0.178:0.178))
    (IOPATH A1 Y (0.102:0.102:0.102) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.190:0.190:0.190))
    (IOPATH B1 Y (0.148:0.148:0.148) (0.185:0.185:0.185))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1110)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.258:0.258:0.258) (0.167:0.167:0.167))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1109)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.112:0.112:0.112) (0.129:0.129:0.129))
    (IOPATH B Y (0.123:0.124:0.124) (0.132:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1108)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.110:0.110:0.110) (0.128:0.128:0.128))
    (IOPATH B Y (0.104:0.105:0.105) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1107)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.098:0.099:0.099) (0.121:0.122:0.122))
    (IOPATH B Y (0.125:0.125:0.125) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1106)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.071:0.071:0.071) (0.042:0.042:0.042)))
    (COND B == 1'b0 (IOPATH A Y (0.074:0.074:0.074) (0.078:0.078:0.078)))
    (IOPATH (posedge A) Y (0.075:0.075:0.075) (0.080:0.080:0.080))
    (IOPATH (negedge A) Y (0.074:0.074:0.074) (0.078:0.078:0.078))
    (COND A == 1'b1 (IOPATH B Y (0.126:0.126:0.126) (0.082:0.082:0.082)))
    (COND A == 1'b0 (IOPATH B Y (0.116:0.116:0.116) (0.126:0.126:0.126)))
    (IOPATH (posedge B) Y (0.125:0.125:0.125))
    (IOPATH (negedge B) Y (0.126:0.126:0.126) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1105)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.091:0.091:0.091) (0.056:0.056:0.056)))
    (COND B == 1'b0 (IOPATH A Y (0.092:0.092:0.092) (0.102:0.102:0.102)))
    (IOPATH (posedge A) Y (0.093:0.093:0.093) (0.101:0.101:0.101))
    (IOPATH (negedge A) Y (0.094:0.094:0.094) (0.102:0.102:0.102))
    (COND A == 1'b1 (IOPATH B Y (0.099:0.099:0.099) (0.063:0.063:0.063)))
    (COND A == 1'b0 (IOPATH B Y (0.102:0.102:0.102) (0.101:0.101:0.101)))
    (IOPATH (posedge B) Y (0.102:0.102:0.102) (0.103:0.103:0.103))
    (IOPATH (negedge B) Y (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1104)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.148:0.148:0.148) (0.213:0.213:0.213))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.186:0.186:0.186) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1103)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.188:0.188:0.188) (0.246:0.246:0.246))
    (IOPATH A1 Y (0.158:0.158:0.158) (0.222:0.222:0.222))
    (IOPATH B0 Y (0.215:0.215:0.215) (0.271:0.271:0.271))
    (IOPATH B1 Y (0.170:0.170:0.170) (0.262:0.262:0.262))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1102)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.188:0.188:0.188) (0.246:0.246:0.246))
    (IOPATH A1 Y (0.155:0.155:0.155) (0.219:0.219:0.219))
    (IOPATH B0 Y (0.215:0.215:0.215) (0.271:0.271:0.271))
    (IOPATH B1 Y (0.201:0.201:0.201) (0.301:0.301:0.301))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1101)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.171:0.171:0.171) (0.381:0.381:0.381))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.173:0.173:0.173) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1100)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.178:0.178:0.178) (0.222:0.222:0.222))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.397:0.397:0.397))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.254:0.254:0.254))
    (IOPATH B1 Y (0.181:0.181:0.181) (0.264:0.264:0.264))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1099)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.220:0.220:0.220) (0.251:0.251:0.251))
    (IOPATH A1 Y (0.218:0.218:0.218) (0.428:0.428:0.428))
    (IOPATH B0 Y (0.239:0.239:0.239) (0.283:0.283:0.283))
    (IOPATH B1 Y (0.222:0.222:0.222) (0.291:0.291:0.291))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1098)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.178:0.178:0.178) (0.222:0.222:0.222))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.385:0.385:0.385))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.254:0.254:0.254))
    (IOPATH B1 Y (0.183:0.183:0.183) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1097)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.178:0.178:0.178) (0.222:0.222:0.222))
    (IOPATH A1 Y (0.166:0.166:0.166) (0.230:0.230:0.230))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.254:0.254:0.254))
    (IOPATH B1 Y (0.171:0.171:0.171) (0.261:0.261:0.261))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1096)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.147:0.147:0.147) (0.213:0.213:0.213))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1095)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.282:0.282:0.282) (0.115:0.115:0.115))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1094)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.327:0.327:0.327) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1093)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.272:0.272:0.272) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.327:0.327:0.327) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1092)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.331:0.331:0.331) (0.153:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1091)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.286:0.286:0.286) (0.109:0.109:0.109))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1090)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.170:0.170:0.170) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.088:0.088:0.088))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.128:0.128:0.128))
    (IOPATH B1 Y (0.194:0.194:0.194) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1089)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.150:0.150:0.150) (0.215:0.215:0.215))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1088)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.148:0.148:0.148) (0.213:0.213:0.213))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1087)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.154:0.154:0.154) (0.220:0.220:0.220))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.186:0.186:0.186) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1086)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.158:0.158:0.158) (0.236:0.236:0.236))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1085)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.176:0.176:0.176) (0.221:0.221:0.221))
    (IOPATH A1 Y (0.153:0.153:0.153) (0.217:0.217:0.217))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.253:0.253:0.253))
    (IOPATH B1 Y (0.175:0.175:0.175) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "OR2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1084)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.080:0.080) (0.114:0.115:0.115))
    (IOPATH B Y (0.085:0.086:0.086) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1083)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.072:0.076:0.076) (0.048:0.050:0.050)))
    (COND B == 1'b0 (IOPATH A Y (0.081:0.084:0.084) (0.082:0.087:0.087)))
    (IOPATH (posedge A) Y (0.081:0.085:0.085) (0.089:0.093:0.093))
    (IOPATH (negedge A) Y (0.075:0.079:0.079) (0.082:0.087:0.087))
    (COND A == 1'b1 (IOPATH B Y (0.104:0.104:0.104) (0.066:0.066:0.066)))
    (COND A == 1'b0 (IOPATH B Y (0.103:0.103:0.103) (0.107:0.107:0.107)))
    (IOPATH B Y (0.104:0.104:0.104) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1082)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.101:0.101:0.101) (0.065:0.065:0.065))
    (IOPATH B Y (0.107:0.108:0.108) (0.073:0.074:0.074))
    )
  )
)
(CELL
  (CELLTYPE "NAND2BX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1081)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.157:0.158:0.158) (0.161:0.162:0.162))
    (IOPATH B Y (0.147:0.155:0.155) (0.115:0.116:0.116))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1080)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.276:0.276:0.276) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.282:0.282:0.282) (0.117:0.117:0.117))
    (IOPATH B0 Y (0.307:0.307:0.307) (0.153:0.153:0.153))
    (IOPATH B1 Y (0.315:0.315:0.315) (0.136:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1079)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.112:0.112:0.112) (0.129:0.130:0.130))
    (IOPATH B Y (0.124:0.124:0.124) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1078)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.114:0.115:0.115) (0.162:0.163:0.163))
    (IOPATH B Y (0.125:0.126:0.126) (0.169:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1077)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.114:0.114) (0.130:0.131:0.131))
    (IOPATH B Y (0.125:0.126:0.126) (0.134:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1076)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.114:0.115:0.115) (0.162:0.162:0.162))
    (IOPATH B Y (0.125:0.125:0.125) (0.169:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1075)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.112:0.112:0.112) (0.129:0.129:0.129))
    (IOPATH B Y (0.123:0.124:0.124) (0.132:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1074)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.075:0.075:0.075) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1073)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.229:0.229:0.229))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1072)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.223:0.223:0.223))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1071)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.190:0.190:0.190) (0.220:0.220:0.220))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.230:0.230:0.230) (0.284:0.284:0.284))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1070)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.239:0.239:0.239))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1069)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.236:0.236:0.236))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.214:0.214:0.214) (0.261:0.261:0.261))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1068)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.239:0.239:0.239))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1067)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.221:0.221:0.221))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1066)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.227:0.227:0.227))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1065)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.199:0.199:0.199) (0.237:0.237:0.237))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1064)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.224:0.224:0.224))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.228:0.228:0.228) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1063)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.259:0.259:0.259) (0.272:0.272:0.272))
    (IOPATH A1 Y (0.233:0.233:0.233) (0.246:0.246:0.246))
    (IOPATH B0 Y (0.288:0.288:0.288) (0.298:0.298:0.298))
    (IOPATH B1 Y (0.274:0.274:0.274) (0.327:0.327:0.327))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1062)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.196:0.196:0.196) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1061)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.200:0.200:0.200) (0.230:0.230:0.230))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.230:0.230:0.230) (0.284:0.284:0.284))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1060)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.239:0.239:0.239))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1059)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.227:0.227:0.227))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.214:0.214:0.214) (0.261:0.261:0.261))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1058)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.224:0.224:0.224))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1057)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.203:0.203:0.203) (0.234:0.234:0.234))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.212:0.212:0.212) (0.259:0.259:0.259))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1056)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.220:0.220:0.220) (0.230:0.230:0.230))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.239:0.239:0.239))
    (IOPATH B0 Y (0.241:0.241:0.241) (0.263:0.263:0.263))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1055)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.231:0.231:0.231))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.243:0.243:0.243) (0.288:0.288:0.288))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1054)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.230:0.230:0.230))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.240:0.240:0.240) (0.285:0.285:0.285))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1053)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.304:0.304:0.304) (0.276:0.276:0.276))
    (IOPATH A1 Y (0.284:0.284:0.284) (0.272:0.272:0.272))
    (IOPATH B0 Y (0.325:0.325:0.325) (0.308:0.308:0.308))
    (IOPATH B1 Y (0.318:0.318:0.318) (0.328:0.328:0.328))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1052)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.209:0.209:0.209) (0.232:0.232:0.232))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.244:0.244:0.244) (0.292:0.292:0.292))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1051)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.216:0.216:0.216) (0.252:0.252:0.252))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.243:0.243:0.243) (0.288:0.288:0.288))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1050)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.216:0.216:0.216) (0.252:0.252:0.252))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.240:0.240:0.240) (0.285:0.285:0.285))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1049)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.230:0.230:0.230))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.224:0.224:0.224) (0.274:0.274:0.274))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1048)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.192:0.192:0.192) (0.221:0.221:0.221))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.228:0.228:0.228) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1047)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.235:0.235:0.235) (0.238:0.238:0.238))
    (IOPATH A1 Y (0.218:0.218:0.218) (0.236:0.236:0.236))
    (IOPATH B0 Y (0.255:0.255:0.255) (0.271:0.271:0.271))
    (IOPATH B1 Y (0.242:0.242:0.242) (0.279:0.279:0.279))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1046)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.195:0.195:0.195) (0.224:0.224:0.224))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1045)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.224:0.224:0.224))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.230:0.230:0.230) (0.284:0.284:0.284))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1044)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.235:0.235:0.235) (0.238:0.238:0.238))
    (IOPATH A1 Y (0.214:0.214:0.214) (0.233:0.233:0.233))
    (IOPATH B0 Y (0.255:0.255:0.255) (0.271:0.271:0.271))
    (IOPATH B1 Y (0.249:0.249:0.249) (0.289:0.289:0.289))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1043)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.236:0.236:0.236) (0.259:0.259:0.259))
    (IOPATH A1 Y (0.209:0.209:0.209) (0.232:0.232:0.232))
    (IOPATH B0 Y (0.264:0.264:0.264) (0.285:0.285:0.285))
    (IOPATH B1 Y (0.251:0.251:0.251) (0.313:0.313:0.313))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1042)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.268:0.268:0.268) (0.120:0.120:0.120))
    (IOPATH A1 Y (0.273:0.273:0.273) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.327:0.327:0.327) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1041)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.436:0.436:0.436) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1040)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.196:0.196:0.196) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1039)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.222:0.222:0.222))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1038)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.225:0.225:0.225))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.228:0.228:0.228) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1037)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.201:0.201:0.201) (0.244:0.244:0.244))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1036)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.220:0.220:0.220) (0.230:0.230:0.230))
    (IOPATH A1 Y (0.202:0.202:0.202) (0.228:0.228:0.228))
    (IOPATH B0 Y (0.241:0.241:0.241) (0.263:0.263:0.263))
    (IOPATH B1 Y (0.244:0.244:0.244) (0.310:0.310:0.310))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1035)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.195:0.195:0.195) (0.224:0.224:0.224))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.230:0.230:0.230) (0.284:0.284:0.284))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1034)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.220:0.220:0.220))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.267:0.267:0.267))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1033)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.220:0.220:0.220))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.267:0.267:0.267))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1032)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.220:0.220:0.220))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.214:0.214:0.214) (0.261:0.261:0.261))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1031)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.222:0.222:0.222))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1030)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.220:0.220:0.220))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1029)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.196:0.196:0.196) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.214:0.214:0.214) (0.261:0.261:0.261))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1028)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.174:0.174:0.174) (0.110:0.110:0.110))
    (IOPATH A1 Y (0.172:0.172:0.172) (0.085:0.085:0.085))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.130:0.130:0.130))
    (IOPATH B1 Y (0.238:0.238:0.238) (0.143:0.143:0.143))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1027)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.112:0.124:0.124) (0.094:0.109:0.109))
    (IOPATH B Y (0.087:0.087:0.087) (0.063:0.063:0.063))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1026)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.088:0.088:0.088) (0.052:0.052:0.052)))
    (COND B == 1'b0 (IOPATH A Y (0.087:0.087:0.087) (0.090:0.090:0.090)))
    (IOPATH A Y (0.089:0.089:0.089) (0.090:0.090:0.090))
    (COND A == 1'b1 (IOPATH B Y (0.111:0.111:0.111) (0.070:0.070:0.070)))
    (COND A == 1'b0 (IOPATH B Y (0.113:0.113:0.113) (0.108:0.108:0.108)))
    (IOPATH (posedge B) Y (0.114:0.114:0.114) (0.110:0.110:0.110))
    (IOPATH (negedge B) Y (0.112:0.112:0.112) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1025)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.098:0.098:0.098) (0.121:0.122:0.122))
    (IOPATH B Y (0.107:0.108:0.108) (0.127:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1024)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.152:0.152:0.152) (0.226:0.226:0.226))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.166:0.166:0.166) (0.259:0.259:0.259))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1023)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.171:0.171:0.171) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.146:0.146:0.146) (0.212:0.212:0.212))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.249:0.249:0.249))
    (IOPATH B1 Y (0.188:0.188:0.188) (0.276:0.276:0.276))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1022)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.148:0.148:0.148) (0.214:0.214:0.214))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1021)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.152:0.152:0.152) (0.215:0.215:0.215))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1020)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.150:0.150:0.150) (0.221:0.221:0.221))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1019)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.227:0.227:0.227))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1018)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.223:0.223:0.223))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.214:0.214:0.214) (0.261:0.261:0.261))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1017)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.220:0.220:0.220))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.228:0.228:0.228) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1016)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.192:0.192:0.192) (0.222:0.222:0.222))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1015)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.221:0.221:0.221))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.230:0.230:0.230) (0.284:0.284:0.284))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1014)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.220:0.220:0.220))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1013)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.205:0.205:0.205) (0.228:0.228:0.228))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.240:0.240:0.240) (0.285:0.285:0.285))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1012)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.198:0.198:0.198) (0.228:0.228:0.228))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1011)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.192:0.192:0.192) (0.221:0.221:0.221))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1010)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.196:0.196:0.196) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.228:0.228:0.228) (0.279:0.279:0.279))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1009)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.190:0.190:0.190) (0.220:0.220:0.220))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1008)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.220:0.220:0.220))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1007)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.221:0.221:0.221))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.228:0.228:0.228) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1006)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.205:0.205:0.205) (0.228:0.228:0.228))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.243:0.243:0.243) (0.288:0.288:0.288))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1005)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.219:0.219:0.219) (0.247:0.247:0.247))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.251:0.251:0.251) (0.313:0.313:0.313))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1004)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.205:0.205:0.205) (0.228:0.228:0.228))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.243:0.243:0.243) (0.288:0.288:0.288))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1003)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.205:0.205:0.205) (0.228:0.228:0.228))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.251:0.251:0.251) (0.313:0.313:0.313))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1002)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.229:0.229:0.229) (0.255:0.255:0.255))
    (IOPATH A1 Y (0.209:0.209:0.209) (0.248:0.248:0.248))
    (IOPATH B0 Y (0.257:0.257:0.257) (0.281:0.281:0.281))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1001)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.221:0.221:0.221) (0.251:0.251:0.251))
    (IOPATH A1 Y (0.195:0.195:0.195) (0.224:0.224:0.224))
    (IOPATH B0 Y (0.249:0.249:0.249) (0.277:0.277:0.277))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.267:0.267:0.267))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U1000)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.251:0.251:0.251) (0.246:0.246:0.246))
    (IOPATH A1 Y (0.233:0.233:0.233) (0.245:0.245:0.245))
    (IOPATH B0 Y (0.271:0.271:0.271) (0.279:0.279:0.279))
    (IOPATH B1 Y (0.274:0.274:0.274) (0.327:0.327:0.327))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U999)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.212:0.212:0.212) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.220:0.220:0.220))
    (IOPATH B0 Y (0.232:0.232:0.232) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U998)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.220:0.220:0.220))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U997)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.193:0.193:0.193) (0.222:0.222:0.222))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U996)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.221:0.221:0.221))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U995)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.211:0.211:0.211) (0.232:0.232:0.232))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.251:0.251:0.251) (0.313:0.313:0.313))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U994)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.214:0.214:0.214) (0.238:0.238:0.238))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.240:0.240:0.240) (0.285:0.285:0.285))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U993)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.074:0.093:0.093) (0.065:0.078:0.078))
    (IOPATH B Y (0.072:0.072:0.072) (0.055:0.055:0.055))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U992)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.170:0.170:0.170) (0.108:0.108:0.108))
    (IOPATH A1 Y (0.253:0.253:0.253) (0.122:0.122:0.122))
    (IOPATH B0 Y (0.194:0.194:0.194) (0.128:0.128:0.128))
    (IOPATH B1 Y (0.195:0.195:0.195) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U991)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.106:0.106:0.106))
    (IOPATH A1 Y (0.158:0.158:0.158) (0.071:0.071:0.071))
    (IOPATH B0 Y (0.191:0.191:0.191) (0.127:0.127:0.127))
    (IOPATH B1 Y (0.232:0.232:0.232) (0.139:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U990)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.156:0.156:0.156))
    )
  )
)
(CELL
  (CELLTYPE "NOR2BX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U989)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.111:0.111:0.111) (0.096:0.096:0.096))
    (IOPATH B Y (0.095:0.108:0.108) (0.063:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U988)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.168:0.168:0.168) (0.116:0.116:0.116))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U987)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.175:0.175:0.175) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U986)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.175:0.175:0.175) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U985)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.077:0.077) (0.081:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U984)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.103:0.103) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U983)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.141:0.141:0.141) (0.157:0.157:0.157))
    (IOPATH A1 Y (0.114:0.114:0.114) (0.152:0.152:0.152))
    (IOPATH B0 Y (0.178:0.178:0.178) (0.188:0.188:0.188))
    (IOPATH B1 Y (0.148:0.148:0.148) (0.188:0.188:0.188))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U982)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.202:0.202:0.202) (0.231:0.231:0.231))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U981)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.279:0.279:0.279) (0.116:0.116:0.116))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.312:0.312:0.312) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U980)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U979)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.122:0.122:0.122) (0.141:0.141:0.141))
    (IOPATH A1 Y (0.098:0.098:0.098) (0.139:0.139:0.139))
    (IOPATH B0 Y (0.140:0.140:0.140) (0.163:0.163:0.163))
    (IOPATH B1 Y (0.149:0.149:0.149) (0.187:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U978)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.069:0.069:0.069) (0.052:0.053:0.053))
    (IOPATH B Y (0.100:0.100:0.100) (0.066:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U977)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.063:0.063:0.063) (0.048:0.049:0.049))
    (IOPATH B Y (0.099:0.099:0.099) (0.071:0.071:0.071))
    )
  )
)
(CELL
  (CELLTYPE "MX2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U976)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.185:0.185) (0.182:0.182:0.182))
    (IOPATH B Y (0.183:0.185:0.185) (0.195:0.200:0.200))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.209:0.209:0.209) (0.163:0.163:0.163)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.155:0.155:0.155) (0.159:0.159:0.159)))
    (IOPATH (posedge S0) Y (0.214:0.214:0.214) (0.164:0.164:0.164))
    (IOPATH (negedge S0) Y (0.209:0.209:0.209) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "MX2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U975)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.186:0.186) (0.182:0.182:0.182))
    (IOPATH B Y (0.183:0.186:0.186) (0.195:0.200:0.200))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.218:0.218:0.218) (0.165:0.165:0.165)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.157:0.157:0.157) (0.167:0.167:0.167)))
    (IOPATH (posedge S0) Y (0.217:0.217:0.217) (0.166:0.166:0.166))
    (IOPATH (negedge S0) Y (0.218:0.218:0.218) (0.167:0.167:0.167))
    )
  )
)
(CELL
  (CELLTYPE "MX2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U974)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.191:0.191:0.191))
    (IOPATH B Y (0.196:0.196:0.196) (0.193:0.193:0.193))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.222:0.222:0.222) (0.171:0.171:0.171)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.168:0.168:0.168) (0.167:0.167:0.167)))
    (IOPATH (posedge S0) Y (0.227:0.227:0.227) (0.171:0.171:0.171))
    (IOPATH (negedge S0) Y (0.222:0.222:0.222) (0.167:0.167:0.167))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U973)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.232:0.232:0.232) (0.247:0.247:0.247))
    (IOPATH B Y (0.225:0.226:0.226) (0.231:0.232:0.232))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.224:0.224:0.224) (0.174:0.174:0.174)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.180:0.180:0.180) (0.181:0.181:0.181)))
    (IOPATH (posedge S0) Y (0.227:0.227:0.227) (0.184:0.184:0.184))
    (IOPATH (negedge S0) Y (0.224:0.224:0.224) (0.181:0.181:0.181))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U972)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.232:0.232:0.232) (0.246:0.246:0.246))
    (IOPATH B Y (0.225:0.226:0.226) (0.231:0.232:0.232))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.226:0.226:0.226) (0.177:0.177:0.177)))
    ( COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.183:0.183:0.183)))
    (IOPATH (posedge S0) Y (0.232:0.232:0.232) (0.188:0.188:0.188))
    (IOPATH (negedge S0) Y (0.226:0.226:0.226) (0.183:0.183:0.183))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U971)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.232:0.232:0.232) (0.247:0.247:0.247))
    (IOPATH B Y (0.232:0.232:0.232) (0.246:0.246:0.246))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.274:0.274:0.274) (0.198:0.198:0.198)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.196:0.196:0.196) (0.229:0.229:0.229)))
    (IOPATH (posedge S0) Y (0.270:0.270:0.270) (0.225:0.225:0.225))
    (IOPATH (negedge S0) Y (0.274:0.274:0.274) (0.229:0.229:0.229))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U970)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.232:0.232:0.232) (0.247:0.247:0.247))
    (IOPATH B Y (0.214:0.214:0.214) (0.216:0.217:0.217))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.274:0.274:0.274) (0.198:0.198:0.198)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.196:0.196:0.196) (0.229:0.229:0.229)))
    (IOPATH (posedge S0) Y (0.270:0.270:0.270) (0.225:0.225:0.225))
    (IOPATH (negedge S0) Y (0.274:0.274:0.274) (0.229:0.229:0.229))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U969)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.232:0.232:0.232) (0.246:0.246:0.246))
    (IOPATH B Y (0.214:0.214:0.214) (0.216:0.217:0.217))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.274:0.274:0.274) (0.198:0.198:0.198)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.196:0.196:0.196) (0.229:0.229:0.229)))
    (IOPATH (posedge S0) Y (0.270:0.270:0.270) (0.225:0.225:0.225))
    (IOPATH (negedge S0) Y (0.274:0.274:0.274) (0.229:0.229:0.229))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U968)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.087:0.087:0.087) (0.110:0.110:0.110))
    (IOPATH B Y (0.103:0.120:0.120) (0.124:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U967)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.112:0.123:0.123) (0.087:0.098:0.098))
    (IOPATH B Y (0.116:0.116:0.116) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U966)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.129:0.129:0.129) (0.085:0.085:0.085))
    (IOPATH A1 Y (0.118:0.118:0.118) (0.065:0.065:0.065))
    (IOPATH B0 Y (0.141:0.141:0.141) (0.114:0.114:0.114))
    (IOPATH B1 Y (0.134:0.134:0.134) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U965)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.179:0.179:0.179) (0.115:0.115:0.115))
    (IOPATH A1 Y (0.163:0.163:0.163) (0.074:0.074:0.074))
    (IOPATH B0 Y (0.199:0.199:0.199) (0.136:0.136:0.136))
    (IOPATH B1 Y (0.185:0.185:0.185) (0.086:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U964)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.155:0.155:0.155))
    (IOPATH A1 Y (0.111:0.111:0.111) (0.147:0.147:0.147))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.135:0.135:0.135) (0.177:0.177:0.177))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U963)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.136:0.136:0.136) (0.153:0.153:0.153))
    (IOPATH A1 Y (0.101:0.101:0.101) (0.139:0.139:0.139))
    (IOPATH B0 Y (0.159:0.159:0.159) (0.173:0.173:0.173))
    (IOPATH B1 Y (0.130:0.130:0.130) (0.172:0.172:0.172))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U962)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.136:0.136:0.136) (0.152:0.152:0.152))
    (IOPATH A1 Y (0.107:0.107:0.107) (0.145:0.145:0.145))
    (IOPATH B0 Y (0.158:0.158:0.158) (0.172:0.172:0.172))
    (IOPATH B1 Y (0.125:0.125:0.125) (0.168:0.168:0.168))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U961)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.075:0.076:0.076) (0.100:0.100:0.100))
    (IOPATH B Y (0.082:0.083:0.083) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U960)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.078:0.078) (0.102:0.102:0.102))
    (IOPATH B Y (0.079:0.079:0.079) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U959)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.092:0.093:0.093) (0.065:0.065:0.065))
    (IOPATH B Y (0.084:0.085:0.085) (0.066:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U958)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.044:0.050:0.050) (0.039:0.039:0.039))
    (IOPATH B Y (0.058:0.063:0.063) (0.044:0.045:0.045))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U957)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.114:0.119:0.119) (0.087:0.089:0.089))
    (IOPATH B Y (0.104:0.104:0.104) (0.070:0.070:0.070))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U956)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.080:0.080:0.080) (0.071:0.071:0.071))
    (IOPATH B Y (0.084:0.084:0.084) (0.057:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U955)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.159:0.159) (0.199:0.199:0.199))
    (IOPATH B Y (0.167:0.167:0.167) (0.208:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U954)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.072:0.072:0.072) (0.061:0.062:0.062))
    (IOPATH B Y (0.092:0.096:0.096) (0.073:0.079:0.079))
    (IOPATH C Y (0.089:0.089:0.089) (0.071:0.071:0.071))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U953)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.087:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U952)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.104:0.113:0.113) (0.121:0.124:0.124))
    (IOPATH B Y (0.108:0.109:0.109) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U951)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.078:0.078) (0.056:0.056:0.056))
    (IOPATH B Y (0.048:0.048:0.048) (0.036:0.036:0.036))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U950)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.122:0.128:0.128) (0.094:0.097:0.097))
    (IOPATH B Y (0.106:0.106:0.106) (0.078:0.078:0.078))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U949)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.096:0.101:0.101) (0.077:0.079:0.079))
    (IOPATH B Y (0.094:0.094:0.094) (0.065:0.065:0.065))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U948)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.119:0.120:0.120) (0.166:0.167:0.167))
    (IOPATH B Y (0.130:0.131:0.131) (0.173:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U947)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.069:0.069:0.069) (0.053:0.053:0.053))
    (IOPATH B Y (0.075:0.075:0.075) (0.057:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U946)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.130:0.137:0.137) (0.112:0.120:0.120))
    (IOPATH B Y (0.166:0.166:0.166) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U945)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.060:0.061:0.061) (0.052:0.053:0.053))
    (IOPATH B Y (0.066:0.070:0.070) (0.051:0.052:0.052))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U944)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.114:0.119:0.119) (0.087:0.090:0.090))
    (IOPATH B Y (0.098:0.098:0.098) (0.074:0.074:0.074))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U943)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.074:0.077:0.077) (0.099:0.101:0.101))
    (IOPATH B Y (0.088:0.093:0.093) (0.114:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U942)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.064:0.069:0.069) (0.050:0.054:0.054))
    (IOPATH B Y (0.070:0.072:0.072) (0.047:0.049:0.049))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U941)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.137:0.137:0.137) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U940)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.185:0.185) (0.221:0.221:0.221))
    (IOPATH B Y (0.195:0.195:0.195) (0.228:0.229:0.229))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U939)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.063:0.069:0.069) (0.052:0.053:0.053))
    (IOPATH B Y (0.074:0.080:0.080) (0.058:0.059:0.059))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U938)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.100:0.105:0.105) (0.077:0.079:0.079))
    (IOPATH B Y (0.084:0.084:0.084) (0.062:0.062:0.062))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U937)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.074:0.074:0.074) (0.063:0.063:0.063))
    (IOPATH B Y (0.079:0.079:0.079) (0.052:0.052:0.052))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U936)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.050:0.051:0.051) (0.040:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U935)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.065:0.065:0.065) (0.048:0.048:0.048))
    (IOPATH B Y (0.077:0.078:0.078) (0.055:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U934)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.153:0.153) (0.094:0.094:0.094))
    (IOPATH B Y (0.149:0.150:0.150) (0.083:0.083:0.083))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U933)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.162:0.163:0.163) (0.085:0.086:0.086))
    (IOPATH B Y (0.167:0.167:0.167) (0.089:0.090:0.090))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U932)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.140:0.140:0.140) (0.122:0.122:0.122))
    (IOPATH B Y (0.113:0.113:0.113) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "OR2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U931)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.065:0.067:0.067) (0.101:0.102:0.102))
    (IOPATH B Y (0.083:0.084:0.084) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U930)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.147:0.147:0.147) (0.196:0.196:0.196))
    (IOPATH B Y (0.157:0.157:0.157) (0.203:0.204:0.204))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U929)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.382:0.382:0.382) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U928)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.122:0.137:0.137) (0.098:0.112:0.112))
    (IOPATH B Y (0.124:0.124:0.124) (0.089:0.089:0.089))
    )
  )
)
(CELL
  (CELLTYPE "NOR2BX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U927)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.191:0.191:0.191) (0.169:0.169:0.169))
    (IOPATH B Y (0.134:0.135:0.135) (0.077:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U926)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.227:0.227:0.227))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U925)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.107:0.107:0.107))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.324:0.324:0.324) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U924)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.220:0.220:0.220))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U923)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.263:0.263:0.263) (0.131:0.131:0.131))
    (IOPATH A1 Y (0.260:0.260:0.260) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.295:0.295:0.295) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.311:0.311:0.311) (0.140:0.140:0.140))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U922)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.244:0.244:0.244) (0.264:0.264:0.264))
    (IOPATH A1 Y (0.224:0.224:0.224) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.272:0.272:0.272) (0.289:0.289:0.289))
    (IOPATH B1 Y (0.249:0.249:0.249) (0.289:0.289:0.289))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U921)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.098:0.115:0.115) (0.082:0.094:0.094))
    (IOPATH B Y (0.075:0.075:0.075) (0.055:0.055:0.055))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U920)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.196:0.196:0.196) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.226:0.226:0.226) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U919)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.167:0.167:0.167) (0.106:0.106:0.106))
    (IOPATH A1 Y (0.163:0.163:0.163) (0.078:0.078:0.078))
    (IOPATH B0 Y (0.191:0.191:0.191) (0.127:0.127:0.127))
    (IOPATH B1 Y (0.194:0.194:0.194) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U918)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.138:0.138:0.138) (0.154:0.154:0.154))
    (IOPATH A1 Y (0.116:0.116:0.116) (0.154:0.154:0.154))
    (IOPATH B0 Y (0.161:0.161:0.161) (0.174:0.174:0.174))
    (IOPATH B1 Y (0.135:0.135:0.135) (0.176:0.176:0.176))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U917)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.200:0.200) (0.143:0.171:0.171))
    (IOPATH B Y (0.150:0.150:0.150) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U916)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.114:0.136:0.136) (0.140:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "MX2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U915)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.191:0.191:0.191))
    (IOPATH B Y (0.197:0.199:0.199) (0.196:0.199:0.199))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.232:0.232:0.232) (0.174:0.174:0.174)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.171:0.171:0.171) (0.175:0.175:0.175)))
    (IOPATH (posedge S0) Y (0.231:0.231:0.231) (0.174:0.174:0.174))
    (IOPATH (negedge S0) Y (0.232:0.232:0.232) (0.175:0.175:0.175))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U914)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.093:0.107:0.107) (0.103:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "MX2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U913)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.191:0.191:0.191))
    (IOPATH B Y (0.197:0.199:0.199) (0.198:0.205:0.205))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.232:0.232:0.232) (0.174:0.174:0.174)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.171:0.171:0.171) (0.175:0.175:0.175)))
    (IOPATH (posedge S0) Y (0.231:0.231:0.231) (0.174:0.174:0.174))
    (IOPATH (negedge S0) Y (0.232:0.232:0.232) (0.175:0.175:0.175))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U912)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.184:0.184:0.184) (0.227:0.227:0.227))
    (IOPATH A1 Y (0.159:0.159:0.159) (0.221:0.221:0.221))
    (IOPATH B0 Y (0.202:0.202:0.202) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.188:0.188:0.188) (0.268:0.268:0.268))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U911)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.082:0.082:0.082) (0.052:0.052:0.052)))
    (COND B == 1'b0 (IOPATH A Y (0.088:0.088:0.088) (0.096:0.096:0.096)))
    (IOPATH (posedge A) Y (0.088:0.088:0.088) (0.099:0.099:0.099))
    (IOPATH (negedge A) Y (0.086:0.086:0.086) (0.096:0.096:0.096))
    (COND A == 1'b1 (IOPATH B Y (0.095:0.095:0.095) (0.061:0.061:0.061)))
    (COND A == 1'b0 (IOPATH B Y (0.097:0.097:0.097) (0.099:0.099:0.099)))
    (IOPATH (posedge B) Y (0.097:0.097:0.097) (0.101:0.101:0.101))
    (IOPATH (negedge B) Y (0.096:0.096:0.096) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U910)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.133:0.133:0.133) (0.149:0.149:0.149))
    (IOPATH A1 Y (0.103:0.103:0.103) (0.151:0.151:0.151))
    (IOPATH B0 Y (0.155:0.155:0.155) (0.169:0.169:0.169))
    (IOPATH B1 Y (0.146:0.146:0.146) (0.183:0.183:0.183))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U909)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.086:0.086:0.086) (0.088:0.088:0.088))
    )
  )
)
(CELL
  (CELLTYPE "MX2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U908)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.199:0.199:0.199) (0.191:0.191:0.191))
    (IOPATH B Y (0.197:0.199:0.199) (0.204:0.209:0.209))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.220:0.220:0.220) (0.169:0.169:0.169)))
    ( COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.166:0.166:0.166)))
    (IOPATH (posedge S0) Y (0.224:0.224:0.224) (0.169:0.169:0.169))
    (IOPATH (negedge S0) Y (0.220:0.220:0.220) (0.166:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U907)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.078:0.078) (0.102:0.102:0.102))
    (IOPATH B Y (0.084:0.085:0.085) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U906)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.228:0.228:0.228) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.217:0.217:0.217) (0.098:0.098:0.098))
    (IOPATH B0 Y (0.252:0.252:0.252) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.254:0.254:0.254) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U905)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.124:0.124:0.124) (0.143:0.143:0.143))
    (IOPATH A1 Y (0.102:0.102:0.102) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.142:0.142:0.142) (0.165:0.165:0.165))
    (IOPATH B1 Y (0.148:0.148:0.148) (0.186:0.186:0.186))
    )
  )
)
(CELL
  (CELLTYPE "NOR4X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U904)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.043:0.047:0.047))
    (IOPATH B Y (0.128:0.130:0.130) (0.055:0.063:0.063))
    (IOPATH C Y (0.146:0.149:0.149) (0.074:0.080:0.080))
    (IOPATH D Y (0.158:0.160:0.160) (0.077:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U903)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.154:0.154:0.154))
    (IOPATH B Y (0.150:0.153:0.153) (0.167:0.171:0.171))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.156:0.156:0.156) (0.161:0.161:0.161)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.116:0.116:0.116) (0.133:0.133:0.133)))
    (IOPATH (posedge S0) Y (0.165:0.165:0.165) (0.161:0.161:0.161))
    (IOPATH (negedge S0) Y (0.156:0.156:0.156) (0.153:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U902)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.083:0.083:0.083) (0.099:0.100:0.100))
    (IOPATH B Y (0.109:0.109:0.109) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U901)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.067:0.067:0.067) (0.050:0.050:0.050))
    (IOPATH B Y (0.118:0.118:0.118) (0.066:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "NOR3X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U900)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.077:0.077) (0.043:0.046:0.046))
    (IOPATH B Y (0.099:0.101:0.101) (0.049:0.054:0.054))
    (IOPATH C Y (0.108:0.110:0.110) (0.052:0.054:0.054))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U899)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.068:0.084:0.084) (0.081:0.082:0.082))
    (IOPATH B Y (0.077:0.081:0.081) (0.079:0.079:0.079))
    (IOPATH C Y (0.086:0.089:0.089) (0.079:0.079:0.079))
    (IOPATH D Y (0.099:0.103:0.103) (0.085:0.085:0.085))
    )
  )
)
(CELL
  (CELLTYPE "OAI2BB1X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U898)
  (DELAY
    (ABSOLUTE
    (IOPATH A0N Y (0.123:0.123:0.123) (0.131:0.132:0.132))
    (IOPATH A1N Y (0.136:0.137:0.137) (0.122:0.134:0.134))
    (IOPATH B0 Y (0.089:0.093:0.093) (0.064:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U897)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.263:0.263:0.263) (0.131:0.131:0.131))
    (IOPATH A1 Y (0.261:0.261:0.261) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.295:0.295:0.295) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.311:0.311:0.311) (0.140:0.140:0.140))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U896)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.054:0.061:0.061) (0.055:0.061:0.061))
    (IOPATH B Y (0.061:0.069:0.069) (0.054:0.059:0.059))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U895)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.130:0.130:0.130) (0.147:0.147:0.147))
    (IOPATH A1 Y (0.097:0.097:0.097) (0.137:0.137:0.137))
    (IOPATH B0 Y (0.152:0.152:0.152) (0.167:0.167:0.167))
    (IOPATH B1 Y (0.143:0.143:0.143) (0.181:0.181:0.181))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U894)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.160:0.160:0.160) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U893)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.194:0.194:0.194) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U892)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.061:0.061:0.061) (0.037:0.037:0.037)))
    (COND B == 1'b0 (IOPATH A Y (0.067:0.067:0.067) (0.074:0.074:0.074)))
    (IOPATH (posedge A) Y (0.067:0.067:0.067) (0.076:0.076:0.076))
    (IOPATH (negedge A) Y (0.066:0.066:0.066) (0.074:0.074:0.074))
    (COND A == 1'b1 (IOPATH B Y (0.098:0.098:0.098) (0.063:0.063:0.063)))
    (COND A == 1'b0 (IOPATH B Y (0.098:0.098:0.098) (0.103:0.103:0.103)))
    (IOPATH B Y (0.098:0.098:0.098) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U891)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.033:0.033:0.033))
    (IOPATH B Y (0.068:0.068:0.068) (0.041:0.041:0.041))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U890)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.140:0.140:0.140) (0.089:0.089:0.089))
    (IOPATH A1 Y (0.137:0.137:0.137) (0.062:0.062:0.062))
    (IOPATH B0 Y (0.159:0.159:0.159) (0.113:0.113:0.113))
    (IOPATH B1 Y (0.176:0.176:0.176) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U889)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.271:0.271:0.271) (0.101:0.101:0.101))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.352:0.352:0.352) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U888)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.133:0.133) (0.069:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "OR3X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U887)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.096:0.104:0.104) (0.133:0.136:0.136))
    (IOPATH B Y (0.112:0.125:0.125) (0.150:0.155:0.155))
    (IOPATH C Y (0.108:0.111:0.111) (0.162:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U886)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.076:0.079:0.079) (0.100:0.103:0.103))
    (IOPATH B Y (0.096:0.096:0.096) (0.115:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "NAND2BX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U885)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.099:0.100:0.100) (0.100:0.101:0.101))
    (IOPATH B Y (0.074:0.091:0.091) (0.056:0.062:0.062))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U884)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.436:0.436:0.436) (0.155:0.155:0.155))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U883)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.269:0.269:0.269) (0.133:0.133:0.133))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.115:0.115:0.115))
    (IOPATH B0 Y (0.300:0.300:0.300) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.304:0.304:0.304) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U882)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.121:0.121:0.121))
    (IOPATH A1 Y (0.194:0.194:0.194) (0.097:0.097:0.097))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.140:0.140:0.140))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U881)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.074:0.074:0.074) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U880)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.028:0.028:0.028) (0.030:0.030:0.030))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U879)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.071:0.071:0.071) (0.040:0.040:0.040)))
    (COND B == 1'b0 (IOPATH A Y (0.072:0.072:0.072) (0.076:0.076:0.076)))
    (IOPATH (posedge A) Y (0.074:0.074:0.074) (0.076:0.076:0.076))
    (IOPATH (negedge A) Y (0.073:0.073:0.073) (0.076:0.076:0.076))
    (COND A == 1'b1 (IOPATH B Y (0.123:0.129:0.129) (0.089:0.090:0.090)))
    (COND A == 1'b0 (IOPATH B Y (0.122:0.123:0.123) (0.123:0.128:0.128)))
    (IOPATH (posedge B) Y (0.136:0.139:0.139) (0.134:0.136:0.136))
    (IOPATH (negedge B) Y (0.123:0.129:0.129) (0.123:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AO21X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U878)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.253:0.255:0.255) (0.276:0.280:0.280))
    (IOPATH A1 Y (0.289:0.289:0.289) (0.326:0.326:0.326))
    (IOPATH B0 Y (0.268:0.268:0.268) (0.368:0.368:0.368))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U877)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.067:0.070:0.070) (0.039:0.043:0.043))
    (IOPATH B Y (0.076:0.079:0.079) (0.048:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U876)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.071:0.087:0.087) (0.065:0.067:0.067))
    (IOPATH B Y (0.082:0.096:0.096) (0.069:0.071:0.071))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U875)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.229:0.229:0.229) (0.239:0.239:0.239))
    (IOPATH B Y (0.228:0.228:0.228) (0.242:0.242:0.242))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.230:0.230:0.230) (0.233:0.233:0.233)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.196:0.196:0.196) (0.219:0.219:0.219)))
    (IOPATH (posedge S0) Y (0.238:0.238:0.238) (0.233:0.233:0.233))
    (IOPATH (negedge S0) Y (0.230:0.230:0.230) (0.228:0.228:0.228))
    )
  )
)
(CELL
  (CELLTYPE "MX2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U874)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.259:0.259:0.259) (0.225:0.225:0.225))
    (IOPATH B Y (0.257:0.260:0.260) (0.238:0.243:0.243))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.285:0.285:0.285) (0.209:0.209:0.209)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.232:0.232:0.232) (0.203:0.203:0.203)))
    (IOPATH (posedge S0) Y (0.293:0.293:0.293) (0.210:0.210:0.210))
    (IOPATH (negedge S0) Y (0.285:0.285:0.285) (0.204:0.204:0.204))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U873)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.036:0.037:0.037) (0.041:0.041:0.041))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U872)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.153:0.153:0.153) (0.219:0.219:0.219))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U871)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.083:0.092:0.092) (0.055:0.058:0.058)))
    (COND B == 1'b0 (IOPATH A Y (0.090:0.094:0.094) (0.088:0.097:0.097)))
    (IOPATH (posedge A) Y (0.091:0.096:0.096) (0.094:0.100:0.100))
    (IOPATH (negedge A) Y (0.085:0.094:0.094) (0.088:0.097:0.097))
    (COND A == 1'b1 (IOPATH B Y (0.133:0.133:0.133) (0.089:0.089:0.089)))
    (COND A == 1'b0 (IOPATH B Y (0.124:0.124:0.124) (0.130:0.130:0.130)))
    (IOPATH (posedge B) Y (0.136:0.136:0.136) (0.133:0.133:0.133))
    (IOPATH (negedge B) Y (0.133:0.133:0.133) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "OAI2BB2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U870)
  (DELAY
    (ABSOLUTE
    (IOPATH B0 Y (0.104:0.104:0.104) (0.066:0.066:0.066))
    (IOPATH B1 Y (0.091:0.091:0.091) (0.059:0.059:0.059))
    (IOPATH A0N Y (0.127:0.127:0.127))
    (IOPATH A1N Y (0.105:0.105:0.105) (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U869)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.067:0.067:0.067) (0.084:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U868)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.133:0.133:0.133) (0.149:0.149:0.149))
    (IOPATH A1 Y (0.095:0.095:0.095) (0.135:0.135:0.135))
    (IOPATH B0 Y (0.155:0.155:0.155) (0.169:0.169:0.169))
    (IOPATH B1 Y (0.121:0.121:0.121) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U867)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.263:0.263:0.263) (0.131:0.131:0.131))
    (IOPATH A1 Y (0.257:0.257:0.257) (0.096:0.096:0.096))
    (IOPATH B0 Y (0.295:0.295:0.295) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.311:0.311:0.311) (0.140:0.140:0.140))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U866)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.231:0.231:0.231))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.240:0.240:0.240) (0.285:0.285:0.285))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U865)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.122:0.131:0.131) (0.117:0.119:0.119))
    (IOPATH B Y (0.117:0.133:0.133) (0.096:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U864)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.118:0.118:0.118) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.110:0.110:0.110) (0.148:0.148:0.148))
    (IOPATH B0 Y (0.136:0.136:0.136) (0.160:0.160:0.160))
    (IOPATH B1 Y (0.129:0.129:0.129) (0.171:0.171:0.171))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U863)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.095:0.095:0.095) (0.098:0.098:0.098)))
    (COND B == 1'b0 (IOPATH A Y (0.097:0.097:0.097) (0.061:0.061:0.061)))
    (IOPATH A Y (0.098:0.098:0.098) (0.098:0.098:0.098))
    (COND A == 1'b1 (IOPATH B Y (0.129:0.131:0.131) (0.119:0.122:0.122)))
    (COND A == 1'b0 (IOPATH B Y (0.122:0.125:0.125) (0.086:0.089:0.089)))
    (IOPATH (posedge B) Y (0.129:0.132:0.132) (0.118:0.122:0.122))
    (IOPATH (negedge B) Y (0.129:0.132:0.132) (0.119:0.122:0.122))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U862)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.223:0.223:0.223) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.213:0.213:0.213) (0.239:0.239:0.239))
    (IOPATH B0 Y (0.244:0.244:0.244) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.220:0.220:0.220) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U861)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.232:0.232:0.232) (0.257:0.257:0.257))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.237:0.237:0.237))
    (IOPATH B0 Y (0.260:0.260:0.260) (0.283:0.283:0.283))
    (IOPATH B1 Y (0.220:0.220:0.220) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U860)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.133:0.133:0.133) (0.149:0.149:0.149))
    (IOPATH A1 Y (0.106:0.106:0.106) (0.152:0.152:0.152))
    (IOPATH B0 Y (0.155:0.155:0.155) (0.169:0.169:0.169))
    (IOPATH B1 Y (0.141:0.141:0.141) (0.180:0.180:0.180))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U859)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.451:0.451:0.451) (0.496:0.496:0.496))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U858)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.136:0.136:0.136) (0.153:0.153:0.153))
    (IOPATH A1 Y (0.113:0.113:0.113) (0.150:0.150:0.150))
    (IOPATH B0 Y (0.159:0.159:0.159) (0.173:0.173:0.173))
    (IOPATH B1 Y (0.118:0.118:0.118) (0.165:0.165:0.165))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U857)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.156:0.156:0.156) (0.222:0.222:0.222))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.188:0.188:0.188) (0.276:0.276:0.276))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U856)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.269:0.269:0.269) (0.133:0.133:0.133))
    (IOPATH A1 Y (0.273:0.273:0.273) (0.113:0.113:0.113))
    (IOPATH B0 Y (0.300:0.300:0.300) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.304:0.304:0.304) (0.118:0.118:0.118))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U855)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.235:0.235:0.235))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.214:0.214:0.214) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U854)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.083:0.083:0.083) (0.085:0.085:0.085))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U853)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.121:0.121:0.121))
    (IOPATH A1 Y (0.189:0.189:0.189) (0.091:0.091:0.091))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.140:0.140:0.140))
    (IOPATH B1 Y (0.220:0.220:0.220) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "AOI2BB2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U852)
  (DELAY
    (ABSOLUTE
    (IOPATH B0 Y (0.112:0.112:0.112) (0.101:0.101:0.101))
    (IOPATH B1 Y (0.129:0.129:0.129) (0.071:0.071:0.071))
    (IOPATH A0N Y (0.125:0.125:0.125) (0.149:0.149:0.149))
    (IOPATH A1N Y (0.091:0.091:0.091) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U851)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.118:0.118:0.118) (0.138:0.138:0.138))
    (IOPATH A1 Y (0.111:0.111:0.111) (0.149:0.149:0.149))
    (IOPATH B0 Y (0.137:0.137:0.137) (0.160:0.160:0.160))
    (IOPATH B1 Y (0.146:0.146:0.146) (0.183:0.183:0.183))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U850)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.121:0.121:0.121))
    (IOPATH A1 Y (0.196:0.196:0.196) (0.099:0.099:0.099))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.140:0.140:0.140))
    (IOPATH B1 Y (0.224:0.224:0.224) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U849)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.132:0.132:0.132) (0.149:0.149:0.149))
    (IOPATH A1 Y (0.097:0.097:0.097) (0.136:0.136:0.136))
    (IOPATH B0 Y (0.155:0.155:0.155) (0.169:0.169:0.169))
    (IOPATH B1 Y (0.124:0.124:0.124) (0.168:0.168:0.168))
    )
  )
)
(CELL
  (CELLTYPE "OR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U848)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.098:0.099:0.099) (0.123:0.123:0.123))
    (IOPATH B Y (0.105:0.106:0.106) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U847)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.411:0.411:0.411) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "NOR4X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U846)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.105:0.108:0.108) (0.048:0.055:0.055))
    (IOPATH B Y (0.145:0.147:0.147) (0.087:0.090:0.090))
    (IOPATH C Y (0.165:0.167:0.167) (0.096:0.099:0.099))
    (IOPATH D Y (0.168:0.170:0.170) (0.080:0.088:0.088))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U845)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.053:0.057:0.057) (0.050:0.051:0.051))
    (IOPATH B Y (0.062:0.066:0.066) (0.055:0.055:0.055))
    (IOPATH C Y (0.077:0.083:0.083) (0.064:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U844)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.129:0.129:0.129) (0.136:0.136:0.136)))
    (COND B == 1'b0 (IOPATH A Y (0.129:0.129:0.129) (0.084:0.084:0.084)))
    (IOPATH (posedge A) Y (0.133:0.133:0.133) (0.141:0.141:0.141))
    (IOPATH (negedge A) Y (0.129:0.129:0.129) (0.136:0.136:0.136))
    (COND A == 1'b1 (IOPATH B Y (0.120:0.120:0.120) (0.109:0.109:0.109)))
    (COND A == 1'b0 (IOPATH B Y (0.109:0.109:0.109) (0.078:0.079:0.079)))
    (IOPATH (posedge B) Y (0.120:0.120:0.120) (0.110:0.111:0.111))
    (IOPATH (negedge B) Y (0.119:0.119:0.119) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U843)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.061:0.067:0.067) (0.046:0.049:0.049))
    (IOPATH B Y (0.060:0.062:0.062) (0.037:0.038:0.038))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U842)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.058:0.077:0.077) (0.058:0.059:0.059))
    (IOPATH B Y (0.076:0.088:0.088) (0.063:0.065:0.065))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U841)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.094:0.094:0.094))
    (IOPATH A1 Y (0.109:0.109:0.109) (0.054:0.054:0.054))
    (IOPATH B0 Y (0.152:0.152:0.152) (0.122:0.122:0.122))
    (IOPATH B1 Y (0.142:0.142:0.142) (0.083:0.083:0.083))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U840)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.052:0.053:0.053) (0.047:0.048:0.048))
    (IOPATH B Y (0.070:0.074:0.074) (0.066:0.072:0.072))
    (IOPATH C Y (0.083:0.084:0.084) (0.071:0.072:0.072))
    (IOPATH D Y (0.084:0.091:0.091) (0.074:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "NAND2BX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U839)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.092:0.093:0.093) (0.095:0.096:0.096))
    (IOPATH B Y (0.111:0.111:0.111) (0.060:0.060:0.060))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U838)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.054:0.059:0.059) (0.053:0.054:0.054))
    (IOPATH B Y (0.064:0.065:0.065) (0.052:0.052:0.052))
    (IOPATH C Y (0.074:0.077:0.077) (0.060:0.061:0.061))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U837)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.086:0.087:0.087) (0.111:0.112:0.112))
    (IOPATH B Y (0.093:0.094:0.094) (0.118:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U836)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.141:0.141:0.141) (0.090:0.090:0.090))
    (IOPATH A1 Y (0.133:0.133:0.133) (0.060:0.060:0.060))
    (IOPATH B0 Y (0.161:0.161:0.161) (0.114:0.114:0.114))
    (IOPATH B1 Y (0.155:0.155:0.155) (0.081:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U835)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.136:0.136:0.136) (0.153:0.153:0.153))
    (IOPATH A1 Y (0.101:0.101:0.101) (0.139:0.139:0.139))
    (IOPATH B0 Y (0.159:0.159:0.159) (0.173:0.173:0.173))
    (IOPATH B1 Y (0.130:0.130:0.130) (0.172:0.172:0.172))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U834)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.135:0.135:0.135) (0.086:0.086:0.086)))
    (COND B == 1'b0 (IOPATH A Y (0.134:0.134:0.134) (0.137:0.137:0.137)))
    (IOPATH (posedge A) Y (0.139:0.139:0.139) (0.142:0.142:0.142))
    (IOPATH (negedge A) Y (0.135:0.135:0.135) (0.137:0.137:0.137))
    (COND A == 1'b1 (IOPATH B Y (0.123:0.125:0.125) (0.077:0.081:0.081)))
    (COND A == 1'b0 (IOPATH B Y (0.122:0.125:0.125) (0.117:0.120:0.120)))
    (IOPATH (posedge B) Y (0.123:0.128:0.128) (0.117:0.122:0.122))
    (IOPATH (negedge B) Y (0.123:0.125:0.125) (0.117:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U833)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.195:0.195:0.195) (0.224:0.224:0.224))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U832)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.132:0.132:0.132) (0.149:0.149:0.149))
    (IOPATH A1 Y (0.099:0.099:0.099) (0.139:0.139:0.139))
    (IOPATH B0 Y (0.155:0.155:0.155) (0.169:0.169:0.169))
    (IOPATH B1 Y (0.120:0.120:0.120) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U831)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.070:0.072:0.072) (0.065:0.065:0.065))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U830)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.090:0.090:0.090) (0.093:0.093:0.093)))
    (COND B == 1'b0 (IOPATH A Y (0.092:0.092:0.092) (0.057:0.057:0.057)))
    (IOPATH A Y (0.093:0.093:0.093))
    (COND A == 1'b1 (IOPATH B Y (0.142:0.143:0.143) (0.129:0.136:0.136)))
    (COND A == 1'b0 (IOPATH B Y (0.133:0.140:0.140) (0.105:0.107:0.107)))
    (IOPATH (posedge B) Y (0.145:0.148:0.148) (0.140:0.142:0.142))
    (IOPATH (negedge B) Y (0.136:0.141:0.141) (0.129:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U829)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.051:0.059:0.059) (0.043:0.044:0.044))
    (IOPATH B Y (0.049:0.064:0.064) (0.039:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U828)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.269:0.269:0.269) (0.133:0.133:0.133))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.115:0.115:0.115))
    (IOPATH B0 Y (0.300:0.300:0.300) (0.151:0.151:0.151))
    (IOPATH B1 Y (0.304:0.304:0.304) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U827)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.223:0.223:0.223) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.237:0.237:0.237))
    (IOPATH B0 Y (0.244:0.244:0.244) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.220:0.220:0.220) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U826)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.223:0.223:0.223) (0.231:0.231:0.231))
    (IOPATH A1 Y (0.212:0.212:0.212) (0.239:0.239:0.239))
    (IOPATH B0 Y (0.244:0.244:0.244) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.270:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U825)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.184:0.184:0.184) (0.227:0.227:0.227))
    (IOPATH A1 Y (0.167:0.167:0.167) (0.238:0.238:0.238))
    (IOPATH B0 Y (0.202:0.202:0.202) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.179:0.179:0.179) (0.267:0.267:0.267))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U824)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.111:0.117:0.117) (0.077:0.078:0.078)))
    (COND B == 1'b0 (IOPATH A Y (0.117:0.120:0.120) (0.109:0.116:0.116)))
    (IOPATH (posedge A) Y (0.122:0.124:0.124) (0.121:0.124:0.124))
    (IOPATH (negedge A) Y (0.111:0.117:0.117) (0.109:0.116:0.116))
    (COND A == 1'b1 (IOPATH B Y (0.128:0.128:0.128) (0.080:0.080:0.080)))
    (COND A == 1'b0 (IOPATH B Y (0.126:0.126:0.126) (0.120:0.120:0.120)))
    (IOPATH B Y (0.128:0.128:0.128) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U823)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.230:0.230:0.230))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.244:0.244:0.244) (0.292:0.292:0.292))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U822)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.221:0.221:0.221))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U821)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.227:0.227:0.227))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.236:0.236:0.236) (0.305:0.305:0.305))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U820)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.275:0.275:0.275) (0.106:0.106:0.106))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.314:0.314:0.314) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U819)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.073:0.074:0.074) (0.081:0.081:0.081)))
    (COND B == 1'b0 (IOPATH A Y (0.069:0.069:0.069) (0.044:0.044:0.044)))
    (IOPATH (posedge A) Y (0.074:0.074:0.074) (0.082:0.082:0.082))
    (IOPATH (negedge A) Y (0.073:0.073:0.073) (0.081:0.081:0.081))
    (COND A == 1'b1 (IOPATH B Y (0.111:0.111:0.111) (0.107:0.107:0.107)))
    (COND A == 1'b0 (IOPATH B Y (0.100:0.100:0.100) (0.074:0.074:0.074)))
    (IOPATH B Y (0.111:0.111:0.111) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U818)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.072:0.072:0.072) (0.078:0.078:0.078)))
    (COND B == 1'b0 (IOPATH A Y (0.067:0.067:0.067) (0.042:0.042:0.042)))
    (IOPATH (posedge A) Y (0.072:0.072:0.072) (0.080:0.080:0.080))
    (IOPATH (negedge A) Y (0.071:0.071:0.071) (0.078:0.078:0.078))
    (COND A == 1'b1 (IOPATH B Y (0.111:0.111:0.111) (0.107:0.107:0.107)))
    (COND A == 1'b0 (IOPATH B Y (0.100:0.100:0.100) (0.074:0.074:0.074)))
    (IOPATH B Y (0.111:0.111:0.111) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U817)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.081:0.081:0.081) (0.084:0.084:0.084)))
    (COND B == 1'b0 (IOPATH A Y (0.072:0.072:0.072) (0.050:0.050:0.050)))
    (IOPATH (posedge A) Y (0.081:0.082:0.082) (0.090:0.090:0.090))
    (IOPATH (negedge A) Y (0.076:0.076:0.076) (0.084:0.084:0.084))
    (COND A == 1'b1 (IOPATH B Y (0.109:0.109:0.109) (0.104:0.104:0.104)))
    (COND A == 1'b0 (IOPATH B Y (0.097:0.097:0.097) (0.072:0.072:0.072)))
    (IOPATH B Y (0.109:0.109:0.109) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U816)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.061:0.067:0.067) (0.061:0.069:0.069))
    (IOPATH B Y (0.069:0.076:0.076) (0.064:0.070:0.070))
    (IOPATH C Y (0.076:0.084:0.084) (0.065:0.070:0.070))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U815)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.039:0.039:0.039) (0.033:0.035:0.035))
    (IOPATH B Y (0.046:0.046:0.046) (0.035:0.035:0.035))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U814)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.061:0.067:0.067) (0.048:0.052:0.052))
    (IOPATH B Y (0.068:0.073:0.073) (0.056:0.061:0.061))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U813)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.140:0.140:0.140) (0.203:0.203:0.203))
    (IOPATH A1 Y (0.121:0.121:0.121) (0.208:0.208:0.208))
    (IOPATH B0 Y (0.154:0.154:0.154) (0.231:0.231:0.231))
    (IOPATH B1 Y (0.164:0.164:0.164) (0.262:0.262:0.262))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U812)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.161:0.161:0.161) (0.180:0.180:0.180))
    (IOPATH A1 Y (0.111:0.111:0.111) (0.148:0.148:0.148))
    (IOPATH B0 Y (0.192:0.192:0.192) (0.193:0.193:0.193))
    (IOPATH B1 Y (0.150:0.150:0.150) (0.187:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U811)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.202:0.202:0.202) (0.231:0.231:0.231))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.217:0.217:0.217) (0.264:0.264:0.264))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U810)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.203:0.203:0.203) (0.233:0.233:0.233))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.222:0.222:0.222) (0.270:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U809)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.206:0.206:0.206) (0.241:0.241:0.241))
    (IOPATH A1 Y (0.184:0.184:0.184) (0.245:0.245:0.245))
    (IOPATH B0 Y (0.224:0.224:0.224) (0.273:0.273:0.273))
    (IOPATH B1 Y (0.200:0.200:0.200) (0.283:0.283:0.283))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U808)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.082:0.082:0.082) (0.085:0.085:0.085))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U807)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.071:0.071:0.071) (0.078:0.078:0.078)))
    (COND B == 1'b0 (IOPATH A Y (0.066:0.066:0.066) (0.042:0.042:0.042)))
    (IOPATH (posedge A) Y (0.072:0.072:0.072) (0.080:0.080:0.080))
    (IOPATH (negedge A) Y (0.070:0.070:0.070) (0.078:0.078:0.078))
    (COND A == 1'b1 (IOPATH B Y (0.119:0.119:0.119) (0.120:0.120:0.120)))
    (COND A == 1'b0 (IOPATH B Y (0.114:0.114:0.114) (0.086:0.086:0.086)))
    (IOPATH B Y (0.119:0.119:0.119) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U806)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.071:0.071:0.071) (0.078:0.078:0.078)))
    (COND B == 1'b0 (IOPATH A Y (0.067:0.067:0.067) (0.042:0.042:0.042)))
    (IOPATH (posedge A) Y (0.071:0.072:0.072) (0.079:0.079:0.079))
    (IOPATH (negedge A) Y (0.070:0.070:0.070) (0.078:0.078:0.078))
    (COND A == 1'b1 (IOPATH B Y (0.109:0.109:0.109) (0.105:0.105:0.105)))
    (COND A == 1'b0 (IOPATH B Y (0.098:0.098:0.098) (0.073:0.073:0.073)))
    (IOPATH B Y (0.109:0.109:0.109) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U805)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.154:0.154:0.154) (0.220:0.220:0.220))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.186:0.186:0.186) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U804)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.147:0.147:0.147) (0.213:0.213:0.213))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.166:0.166:0.166) (0.259:0.259:0.259))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U803)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.110:0.111:0.111))
    (IOPATH B Y (0.092:0.093:0.093) (0.117:0.118:0.118))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U802)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.093:0.093:0.093))
    (IOPATH A1 Y (0.116:0.116:0.116) (0.060:0.060:0.060))
    (IOPATH B0 Y (0.151:0.151:0.151) (0.121:0.121:0.121))
    (IOPATH B1 Y (0.153:0.153:0.153) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U801)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.075:0.075:0.075) (0.049:0.049:0.049))
    (IOPATH B Y (0.052:0.052:0.052) (0.035:0.035:0.035))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U800)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.086:0.087:0.087) (0.111:0.112:0.112))
    (IOPATH B Y (0.085:0.086:0.086) (0.112:0.112:0.112))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U799)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.257:0.257:0.257))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.214:0.214:0.214) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U798)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.388:0.388:0.388))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.214:0.214:0.214) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U797)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.214:0.214:0.214) (0.226:0.226:0.226))
    (IOPATH A1 Y (0.207:0.207:0.207) (0.320:0.320:0.320))
    (IOPATH B0 Y (0.234:0.234:0.234) (0.259:0.259:0.259))
    (IOPATH B1 Y (0.221:0.221:0.221) (0.270:0.270:0.270))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U796)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.307:0.307:0.307) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U795)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.273:0.273:0.273) (0.135:0.135:0.135))
    (IOPATH A1 Y (0.450:0.450:0.450) (0.156:0.156:0.156))
    (IOPATH B0 Y (0.304:0.304:0.304) (0.152:0.152:0.152))
    (IOPATH B1 Y (0.308:0.308:0.308) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U794)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.153:0.153:0.153) (0.214:0.214:0.214))
    (IOPATH A1 Y (0.120:0.120:0.120) (0.206:0.206:0.206))
    (IOPATH B0 Y (0.170:0.170:0.170) (0.241:0.241:0.241))
    (IOPATH B1 Y (0.148:0.148:0.148) (0.247:0.247:0.247))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U793)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.152:0.152:0.152) (0.213:0.213:0.213))
    (IOPATH A1 Y (0.123:0.123:0.123) (0.209:0.209:0.209))
    (IOPATH B0 Y (0.169:0.169:0.169) (0.240:0.240:0.240))
    (IOPATH B1 Y (0.167:0.167:0.167) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U792)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.133:0.133:0.133) (0.149:0.149:0.149))
    (IOPATH A1 Y (0.100:0.100:0.100) (0.139:0.139:0.139))
    (IOPATH B0 Y (0.155:0.155:0.155) (0.169:0.169:0.169))
    (IOPATH B1 Y (0.121:0.121:0.121) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "OAI2BB2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U791)
  (DELAY
    (ABSOLUTE
    (IOPATH B0 Y (0.097:0.097:0.097) (0.061:0.061:0.061))
    (IOPATH B1 Y (0.085:0.085:0.085) (0.051:0.051:0.051))
    (IOPATH A0N Y (0.133:0.133:0.133) (0.136:0.136:0.136))
    (IOPATH A1N Y (0.099:0.099:0.099) (0.090:0.090:0.090))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U790)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.263:0.263:0.263) (0.131:0.131:0.131))
    (IOPATH A1 Y (0.267:0.267:0.267) (0.108:0.108:0.108))
    (IOPATH B0 Y (0.295:0.295:0.295) (0.149:0.149:0.149))
    (IOPATH B1 Y (0.339:0.339:0.339) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "MX2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U789)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.242:0.244:0.244) (0.224:0.228:0.228))
    (IOPATH B Y (0.236:0.236:0.236) (0.225:0.225:0.225))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.265:0.265:0.265) (0.202:0.202:0.202)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.222:0.222:0.222) (0.206:0.206:0.206)))
    (IOPATH (posedge S0) Y (0.275:0.275:0.275) (0.215:0.215:0.215))
    (IOPATH (negedge S0) Y (0.265:0.265:0.265) (0.206:0.206:0.206))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U788)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.138:0.138:0.138) (0.154:0.154:0.154))
    (IOPATH A1 Y (0.101:0.101:0.101) (0.141:0.141:0.141))
    (IOPATH B0 Y (0.161:0.161:0.161) (0.174:0.174:0.174))
    (IOPATH B1 Y (0.155:0.155:0.155) (0.192:0.192:0.192))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U787)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.208:0.208:0.208) (0.243:0.243:0.243))
    (IOPATH A1 Y (0.185:0.185:0.185) (0.239:0.239:0.239))
    (IOPATH B0 Y (0.227:0.227:0.227) (0.275:0.275:0.275))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.282:0.282:0.282))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U786)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.113:0.113) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U785)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.208:0.208:0.208) (0.231:0.231:0.231))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.224:0.224:0.224) (0.274:0.274:0.274))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U784)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.227:0.227:0.227))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U783)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.227:0.227:0.227))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.228:0.228:0.228) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U782)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.191:0.191:0.191) (0.120:0.120:0.120))
    (IOPATH A1 Y (0.204:0.204:0.204) (0.096:0.096:0.096))
    (IOPATH B0 Y (0.215:0.215:0.215) (0.139:0.139:0.139))
    (IOPATH B1 Y (0.232:0.232:0.232) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U781)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.087:0.087:0.087) (0.112:0.113:0.113))
    (IOPATH B Y (0.086:0.087:0.087) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U780)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.080:0.080) (0.103:0.103:0.103))
    (IOPATH B Y (0.086:0.086:0.086) (0.112:0.112:0.112))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U779)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.153:0.153:0.153) (0.214:0.214:0.214))
    (IOPATH A1 Y (0.132:0.132:0.132) (0.215:0.215:0.215))
    (IOPATH B0 Y (0.170:0.170:0.170) (0.241:0.241:0.241))
    (IOPATH B1 Y (0.148:0.148:0.148) (0.247:0.247:0.247))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U778)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.103:0.103:0.103))
    (IOPATH B Y (0.101:0.101:0.101) (0.086:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U777)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.155:0.155:0.155))
    (IOPATH A1 Y (0.117:0.117:0.117) (0.154:0.154:0.154))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.138:0.138:0.138) (0.179:0.179:0.179))
    )
  )
)
(CELL
  (CELLTYPE "MX2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U776)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.259:0.259:0.259) (0.225:0.225:0.225))
    (IOPATH B Y (0.257:0.259:0.259) (0.238:0.243:0.243))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.286:0.286:0.286) (0.211:0.211:0.211)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.233:0.233:0.233) (0.204:0.204:0.204)))
    (IOPATH (posedge S0) Y (0.295:0.295:0.295) (0.212:0.212:0.212))
    (IOPATH (negedge S0) Y (0.286:0.286:0.286) (0.204:0.204:0.204))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U775)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.129:0.129) (0.091:0.092:0.092))
    (IOPATH B Y (0.131:0.132:0.132) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U774)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.217:0.219:0.219) (0.234:0.239:0.239))
    (IOPATH B Y (0.217:0.219:0.219) (0.236:0.242:0.242))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.219:0.219:0.219) (0.220:0.220:0.220)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.185:0.185:0.185) (0.205:0.205:0.205)))
    (IOPATH (posedge S0) Y (0.228:0.228:0.228) (0.220:0.220:0.220))
    (IOPATH (negedge S0) Y (0.219:0.219:0.219) (0.214:0.214:0.214))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U773)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.156:0.157:0.157) (0.197:0.198:0.198))
    (IOPATH B Y (0.167:0.168:0.168) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U772)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.067:0.067:0.067) (0.074:0.074:0.074))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U771)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.133:0.133:0.133))
    (IOPATH B Y (0.146:0.148:0.148) (0.145:0.149:0.149))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.130:0.130:0.130) (0.136:0.136:0.136)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.094:0.094:0.094) (0.110:0.110:0.110)))
    (IOPATH (posedge S0) Y (0.129:0.129:0.129) (0.136:0.136:0.136))
    (IOPATH (negedge S0) Y (0.130:0.130:0.130) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U770)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.128:0.128) (0.119:0.119:0.119))
    (IOPATH B Y (0.133:0.134:0.134) (0.118:0.118:0.118))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.121:0.121:0.121) (0.131:0.131:0.131)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.128:0.128:0.128) (0.077:0.077:0.077)))
    (IOPATH (posedge S0) Y (0.130:0.130:0.130) (0.132:0.132:0.132))
    (IOPATH (negedge S0) Y (0.128:0.128:0.128) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U769)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.071:0.071:0.071) (0.077:0.078:0.078))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U768)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.134:0.134:0.134) (0.157:0.157:0.157))
    (IOPATH B Y (0.135:0.135:0.135) (0.161:0.161:0.161))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.144:0.144:0.144) (0.161:0.161:0.161)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.104:0.104:0.104) (0.135:0.135:0.135)))
    (IOPATH (posedge S0) Y (0.153:0.153:0.153) (0.161:0.161:0.161))
    (IOPATH (negedge S0) Y (0.144:0.144:0.144) (0.154:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U767)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.079:0.079) (0.069:0.069:0.069))
    (IOPATH B Y (0.082:0.083:0.083) (0.063:0.063:0.063))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.076:0.076:0.076) (0.087:0.087:0.087)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.070:0.070:0.070) (0.047:0.047:0.047)))
    (IOPATH (posedge S0) Y (0.078:0.078:0.078) (0.095:0.095:0.095))
    (IOPATH (negedge S0) Y (0.072:0.072:0.072) (0.087:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U766)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.119:0.119:0.119) (0.134:0.141:0.141))
    (IOPATH B Y (0.119:0.119:0.119) (0.139:0.140:0.140))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.141:0.141:0.141) (0.146:0.146:0.146)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.092:0.092:0.092) (0.128:0.128:0.128)))
    (IOPATH (posedge S0) Y (0.140:0.140:0.140) (0.146:0.146:0.146))
    (IOPATH (negedge S0) Y (0.141:0.141:0.141) (0.147:0.147:0.147))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U765)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.157:0.157) (0.162:0.162:0.162))
    (IOPATH B Y (0.157:0.159:0.159) (0.175:0.180:0.180))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.159:0.159:0.159) (0.164:0.164:0.164)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.119:0.119:0.119) (0.138:0.138:0.138)))
    (IOPATH (posedge S0) Y (0.165:0.165:0.165) (0.164:0.164:0.164))
    (IOPATH (negedge S0) Y (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U764)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.141:0.141:0.141) (0.090:0.090:0.090))
    (IOPATH A1 Y (0.136:0.136:0.136) (0.069:0.069:0.069))
    (IOPATH B0 Y (0.161:0.161:0.161) (0.114:0.114:0.114))
    (IOPATH B1 Y (0.160:0.160:0.160) (0.075:0.075:0.075))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U763)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.139:0.139:0.139) (0.155:0.155:0.155))
    (IOPATH A1 Y (0.115:0.115:0.115) (0.152:0.152:0.152))
    (IOPATH B0 Y (0.162:0.162:0.162) (0.175:0.175:0.175))
    (IOPATH B1 Y (0.132:0.132:0.132) (0.175:0.175:0.175))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U762)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.132:0.132:0.132) (0.149:0.149:0.149))
    (IOPATH A1 Y (0.109:0.109:0.109) (0.146:0.146:0.146))
    (IOPATH B0 Y (0.155:0.155:0.155) (0.169:0.169:0.169))
    (IOPATH B1 Y (0.114:0.114:0.114) (0.168:0.168:0.168))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U761)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.156:0.156:0.156) (0.102:0.102:0.102))
    (IOPATH A1 Y (0.151:0.151:0.151) (0.077:0.077:0.077))
    (IOPATH B0 Y (0.176:0.176:0.176) (0.124:0.124:0.124))
    (IOPATH B1 Y (0.170:0.170:0.170) (0.087:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U760)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.132:0.132:0.132) (0.149:0.149:0.149))
    (IOPATH A1 Y (0.108:0.108:0.108) (0.146:0.146:0.146))
    (IOPATH B0 Y (0.155:0.155:0.155) (0.169:0.169:0.169))
    (IOPATH B1 Y (0.115:0.115:0.115) (0.169:0.169:0.169))
    )
  )
)
(CELL
  (CELLTYPE "AOI22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U759)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.277:0.277:0.277) (0.136:0.136:0.136))
    (IOPATH A1 Y (0.272:0.272:0.272) (0.103:0.103:0.103))
    (IOPATH B0 Y (0.308:0.308:0.308) (0.154:0.154:0.154))
    (IOPATH B1 Y (0.314:0.314:0.314) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U758)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.182:0.183:0.183) (0.135:0.135:0.135))
    (IOPATH B Y (0.183:0.189:0.189) (0.133:0.133:0.133))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.162:0.162:0.162) (0.146:0.146:0.146)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.182:0.182:0.182) (0.102:0.102:0.102)))
    (IOPATH (posedge S0) Y (0.190:0.190:0.190) (0.156:0.156:0.156))
    (IOPATH (negedge S0) Y (0.182:0.182:0.182) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U757)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.089:0.089) (0.081:0.081:0.081))
    (IOPATH B Y (0.083:0.083:0.083) (0.062:0.062:0.062))
    )
  )
)
(CELL
  (CELLTYPE "NAND3BX2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U756)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.151:0.151:0.151) (0.215:0.215:0.215))
    (IOPATH B Y (0.140:0.140:0.140) (0.102:0.102:0.102))
    (IOPATH C Y (0.097:0.102:0.102) (0.082:0.083:0.083))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U755)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.139:0.139:0.139) (0.135:0.135:0.135))
    (IOPATH B Y (0.147:0.150:0.150) (0.147:0.151:0.151))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.135:0.135:0.135) (0.143:0.143:0.143)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.100:0.100:0.100) (0.115:0.115:0.115)))
    (IOPATH (posedge S0) Y (0.137:0.137:0.137) (0.143:0.143:0.143))
    (IOPATH (negedge S0) Y (0.135:0.135:0.135) (0.142:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U754)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.131:0.131:0.131) (0.125:0.125:0.125))
    (IOPATH B Y (0.138:0.138:0.138) (0.128:0.128:0.128))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.128:0.128:0.128) (0.131:0.131:0.131)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.090:0.090:0.090) (0.106:0.106:0.106)))
    (IOPATH (posedge S0) Y (0.126:0.126:0.126) (0.131:0.131:0.131))
    (IOPATH (negedge S0) Y (0.128:0.128:0.128) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U753)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.099:0.099) (0.100:0.100:0.100))
    (IOPATH B Y (0.096:0.101:0.101) (0.092:0.092:0.092))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.081:0.081:0.081) (0.097:0.097:0.097)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.082:0.082:0.082) (0.051:0.051:0.051)))
    (IOPATH (posedge S0) Y (0.084:0.084:0.084) (0.099:0.099:0.099))
    (IOPATH (negedge S0) Y (0.082:0.082:0.082) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U752)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.182:0.182) (0.118:0.118:0.118))
    (IOPATH B Y (0.187:0.188:0.188) (0.115:0.115:0.115))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.165:0.165:0.165) (0.146:0.146:0.146)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.188:0.188:0.188) (0.101:0.101:0.101)))
    (IOPATH (posedge S0) Y (0.192:0.192:0.192) (0.151:0.151:0.151))
    (IOPATH (negedge S0) Y (0.188:0.188:0.188) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U751)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.102:0.102) (0.073:0.082:0.082))
    (IOPATH B Y (0.156:0.156:0.156) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U750)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.159:0.159:0.159) (0.159:0.159:0.159))
    (IOPATH B Y (0.158:0.160:0.160) (0.171:0.175:0.175))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.157:0.157:0.157) (0.155:0.155:0.155)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.118:0.118:0.118) (0.133:0.133:0.133)))
    (IOPATH (posedge S0) Y (0.162:0.162:0.162) (0.155:0.155:0.155))
    (IOPATH (negedge S0) Y (0.157:0.157:0.157) (0.151:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U749)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.108:0.108:0.108) (0.134:0.134:0.134))
    (IOPATH B Y (0.125:0.128:0.128) (0.156:0.161:0.161))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.139:0.139:0.139) (0.143:0.143:0.143)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.090:0.090:0.090) (0.126:0.126:0.126)))
    (IOPATH (posedge S0) Y (0.137:0.137:0.137) (0.143:0.143:0.143))
    (IOPATH (negedge S0) Y (0.139:0.139:0.139) (0.144:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "MX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U748)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.143:0.143) (0.146:0.146:0.146))
    (IOPATH B Y (0.161:0.163:0.163) (0.176:0.181:0.181))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.190:0.190:0.190) (0.153:0.153:0.153)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.131:0.131:0.131) (0.146:0.146:0.146)))
    (IOPATH (posedge S0) Y (0.189:0.189:0.189) (0.153:0.153:0.153))
    (IOPATH (negedge S0) Y (0.190:0.190:0.190) (0.154:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U747)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.108:0.108:0.108) (0.130:0.130:0.130))
    (IOPATH B Y (0.100:0.100:0.100) (0.130:0.130:0.130))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.137:0.137:0.137) (0.141:0.141:0.141)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.089:0.089:0.089) (0.124:0.124:0.124)))
    (IOPATH (posedge S0) Y (0.136:0.136:0.136) (0.141:0.141:0.141))
    (IOPATH (negedge S0) Y (0.137:0.137:0.137) (0.142:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U746)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.066:0.078:0.078) (0.066:0.068:0.068))
    (IOPATH B Y (0.073:0.087:0.087) (0.063:0.064:0.064))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U745)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.197:0.197:0.197) (0.147:0.147:0.147))
    (IOPATH B Y (0.200:0.200:0.200) (0.139:0.139:0.139))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.183:0.183:0.183) (0.162:0.162:0.162)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.201:0.201:0.201) (0.123:0.123:0.123)))
    (IOPATH (posedge S0) Y (0.200:0.200:0.200) (0.161:0.161:0.161))
    (IOPATH (negedge S0) Y (0.201:0.201:0.201) (0.162:0.162:0.162))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U744)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.191:0.191:0.191) (0.221:0.221:0.221))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U743)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.227:0.227:0.227) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.205:0.205:0.205) (0.228:0.228:0.228))
    (IOPATH B0 Y (0.247:0.247:0.247) (0.266:0.266:0.266))
    (IOPATH B1 Y (0.243:0.243:0.243) (0.288:0.288:0.288))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U742)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.083:0.083:0.083) (0.057:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U741)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.078:0.078) (0.082:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U740)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.150:0.150) (0.142:0.142:0.142))
    (IOPATH B Y (0.146:0.153:0.153) (0.133:0.133:0.133))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.122:0.122:0.122) (0.116:0.116:0.116)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.130:0.130:0.130) (0.081:0.081:0.081)))
    (IOPATH (posedge S0) Y (0.135:0.135:0.135) (0.123:0.123:0.123))
    (IOPATH (negedge S0) Y (0.130:0.130:0.130) (0.116:0.116:0.116))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U739)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.086:0.095:0.095) (0.087:0.090:0.090))
    (IOPATH B Y (0.086:0.096:0.096) (0.092:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U738)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.095:0.095) (0.084:0.091:0.091))
    (IOPATH B Y (0.088:0.093:0.093) (0.096:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U737)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.064:0.070:0.070) (0.050:0.054:0.054))
    (IOPATH B Y (0.071:0.075:0.075) (0.057:0.063:0.063))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U736)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.062:0.062:0.062) (0.070:0.070:0.070))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U735)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.073:0.073:0.073) (0.058:0.058:0.058))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U734)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.055:0.061:0.061) (0.048:0.049:0.049))
    (IOPATH B Y (0.070:0.074:0.074) (0.054:0.054:0.054))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U733)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.152:0.152:0.152))
    (IOPATH B Y (0.151:0.154:0.154) (0.163:0.168:0.168))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.154:0.154:0.154) (0.153:0.153:0.153)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.117:0.117:0.117) (0.130:0.130:0.130)))
    (IOPATH (posedge S0) Y (0.163:0.163:0.163) (0.153:0.153:0.153))
    (IOPATH (negedge S0) Y (0.154:0.154:0.154) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U732)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.097:0.097) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U731)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.120:0.120:0.120) (0.096:0.096:0.096))
    (IOPATH B Y (0.123:0.124:0.124) (0.090:0.090:0.090))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.109:0.109:0.109) (0.108:0.108:0.108)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.115:0.115:0.115) (0.072:0.072:0.072)))
    (IOPATH (posedge S0) Y (0.121:0.121:0.121) (0.114:0.114:0.114))
    (IOPATH (negedge S0) Y (0.115:0.115:0.115) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U730)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.128:0.128) (0.091:0.091:0.091))
    (IOPATH B Y (0.123:0.124:0.124) (0.082:0.082:0.082))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U729)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.175:0.177:0.177) (0.111:0.123:0.123))
    (IOPATH B Y (0.160:0.162:0.162) (0.118:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U728)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.075:0.075:0.075) (0.062:0.062:0.062))
    (IOPATH B Y (0.089:0.095:0.095) (0.076:0.076:0.076))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.085:0.085:0.085) (0.092:0.092:0.092)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.078:0.078:0.078) (0.055:0.055:0.055)))
    (IOPATH (posedge S0) Y (0.088:0.088:0.088) (0.105:0.105:0.105))
    (IOPATH (negedge S0) Y (0.078:0.078:0.078) (0.092:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U727)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.152:0.152:0.152))
    (IOPATH B Y (0.151:0.154:0.154) (0.163:0.168:0.168))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.153:0.153:0.153) (0.151:0.151:0.151)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.115:0.115:0.115) (0.128:0.128:0.128)))
    (IOPATH (posedge S0) Y (0.160:0.160:0.160) (0.151:0.151:0.151))
    (IOPATH (negedge S0) Y (0.153:0.153:0.153) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U726)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.083:0.098:0.098) (0.100:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U725)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.152:0.152:0.152))
    (IOPATH B Y (0.151:0.154:0.154) (0.163:0.168:0.168))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.157:0.157:0.157) (0.148:0.148:0.148)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.113:0.113:0.113) (0.132:0.132:0.132)))
    (IOPATH (posedge S0) Y (0.156:0.156:0.156) (0.148:0.148:0.148))
    (IOPATH (negedge S0) Y (0.157:0.157:0.157) (0.149:0.149:0.149))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U724)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.159:0.159:0.159) (0.159:0.159:0.159))
    (IOPATH B Y (0.157:0.157:0.157) (0.162:0.162:0.162))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.159:0.159:0.159) (0.158:0.158:0.158)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.122:0.122:0.122) (0.136:0.136:0.136)))
    (IOPATH (posedge S0) Y (0.167:0.167:0.167) (0.158:0.158:0.158))
    (IOPATH (negedge S0) Y (0.159:0.159:0.159) (0.153:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U723)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.159:0.159:0.159) (0.159:0.159:0.159))
    (IOPATH B Y (0.158:0.160:0.160) (0.171:0.175:0.175))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.169:0.169:0.169) (0.159:0.159:0.159)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.122:0.122:0.122) (0.143:0.143:0.143)))
    (IOPATH (posedge S0) Y (0.167:0.167:0.167) (0.159:0.159:0.159))
    (IOPATH (negedge S0) Y (0.169:0.169:0.169) (0.160:0.160:0.160))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U722)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.107:0.107:0.107) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "MX2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U721)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.140:0.140:0.140) (0.149:0.149:0.149))
    (IOPATH B Y (0.136:0.140:0.140) (0.167:0.172:0.172))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.163:0.163:0.163) (0.140:0.140:0.140)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.102:0.102:0.102) (0.141:0.141:0.141)))
    (IOPATH (posedge S0) Y (0.161:0.161:0.161) (0.140:0.140:0.140))
    (IOPATH (negedge S0) Y (0.163:0.163:0.163) (0.142:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U720)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.216:0.216:0.216) (0.224:0.224:0.224))
    (IOPATH B Y (0.217:0.219:0.219) (0.236:0.241:0.241))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.215:0.215:0.215) (0.214:0.214:0.214)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.180:0.180:0.180) (0.201:0.201:0.201)))
    (IOPATH (posedge S0) Y (0.220:0.220:0.220) (0.214:0.214:0.214))
    (IOPATH (negedge S0) Y (0.215:0.215:0.215) (0.210:0.210:0.210))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U719)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.217:0.220:0.220) (0.234:0.239:0.239))
    (IOPATH B Y (0.201:0.202:0.202) (0.219:0.219:0.219))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.215:0.215:0.215) (0.214:0.214:0.214)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.180:0.180:0.180) (0.201:0.201:0.201)))
    (IOPATH (posedge S0) Y (0.220:0.220:0.220) (0.214:0.214:0.214))
    (IOPATH (negedge S0) Y (0.215:0.215:0.215) (0.210:0.210:0.210))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U718)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.145:0.145:0.145))
    (IOPATH B Y (0.158:0.161:0.161) (0.171:0.175:0.175))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.158:0.158:0.158) (0.156:0.156:0.156)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.120:0.120:0.120) (0.134:0.134:0.134)))
    (IOPATH (posedge S0) Y (0.164:0.164:0.164) (0.156:0.156:0.156))
    (IOPATH (negedge S0) Y (0.158:0.158:0.158) (0.151:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "MX2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U717)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.185:0.186:0.186) (0.182:0.182:0.182))
    (IOPATH B Y (0.183:0.186:0.186) (0.195:0.201:0.201))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.209:0.209:0.209) (0.163:0.163:0.163)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.155:0.155:0.155) (0.159:0.159:0.159)))
    (IOPATH (posedge S0) Y (0.215:0.215:0.215) (0.164:0.164:0.164))
    (IOPATH (negedge S0) Y (0.209:0.209:0.209) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U716)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.137:0.143:0.143) (0.094:0.097:0.097))
    (IOPATH B Y (0.122:0.122:0.122) (0.078:0.078:0.078))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U715)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.137:0.143:0.143) (0.094:0.098:0.098))
    (IOPATH B Y (0.125:0.125:0.125) (0.081:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "MX2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U714)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.182:0.182:0.182) (0.180:0.180:0.180))
    (IOPATH B Y (0.180:0.181:0.181) (0.193:0.198:0.198))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.215:0.215:0.215) (0.162:0.162:0.162)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.153:0.153:0.153) (0.164:0.164:0.164)))
    (IOPATH (posedge S0) Y (0.213:0.213:0.213) (0.163:0.163:0.163))
    (IOPATH (negedge S0) Y (0.215:0.215:0.215) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U713)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U712)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.152:0.152:0.152))
    (IOPATH B Y (0.151:0.154:0.154) (0.163:0.168:0.168))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.162:0.162:0.162) (0.151:0.151:0.151)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.116:0.116:0.116) (0.136:0.136:0.136)))
    (IOPATH (posedge S0) Y (0.161:0.161:0.161) (0.151:0.151:0.151))
    (IOPATH (negedge S0) Y (0.162:0.162:0.162) (0.152:0.152:0.152))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U711)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.124:0.124) (0.143:0.143:0.143))
    (IOPATH B Y (0.126:0.129:0.129) (0.153:0.159:0.159))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.133:0.133:0.133) (0.148:0.148:0.148)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.094:0.094:0.094) (0.122:0.122:0.122)))
    (IOPATH (posedge S0) Y (0.142:0.142:0.142) (0.148:0.148:0.148))
    (IOPATH (negedge S0) Y (0.133:0.133:0.133) (0.140:0.140:0.140))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U710)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.079:0.079) (0.092:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "MX2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U709)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.136:0.139:0.139) (0.156:0.161:0.161))
    (IOPATH B Y (0.108:0.108:0.108) (0.136:0.136:0.136))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.173:0.173:0.173) (0.148:0.148:0.148)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.109:0.109:0.109) (0.149:0.149:0.149)))
    (IOPATH (posedge S0) Y (0.172:0.172:0.172) (0.148:0.148:0.148))
    (IOPATH (negedge S0) Y (0.173:0.173:0.173) (0.149:0.149:0.149))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U708)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.075:0.075:0.075) (0.087:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "MX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U707)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.145:0.145:0.145) (0.154:0.154:0.154))
    (IOPATH B Y (0.149:0.151:0.151) (0.167:0.179:0.179))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.168:0.168:0.168) (0.145:0.145:0.145)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.111:0.111:0.111) (0.133:0.133:0.133)))
    (IOPATH (posedge S0) Y (0.174:0.174:0.174) (0.145:0.145:0.145))
    (IOPATH (negedge S0) Y (0.168:0.168:0.168) (0.140:0.140:0.140))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U706)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.236:0.236:0.236) (0.247:0.247:0.247))
    (IOPATH B Y (0.236:0.238:0.238) (0.260:0.265:0.265))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.237:0.237:0.237) (0.241:0.241:0.241)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.203:0.203:0.203) (0.227:0.227:0.227)))
    (IOPATH (posedge S0) Y (0.244:0.244:0.244) (0.241:0.241:0.241))
    (IOPATH (negedge S0) Y (0.237:0.237:0.237) (0.236:0.236:0.236))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U705)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.108:0.108:0.108) (0.066:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U704)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.142:0.142:0.142) (0.138:0.138:0.138))
    (IOPATH B Y (0.150:0.153:0.153) (0.150:0.154:0.154))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.134:0.134:0.134) (0.141:0.141:0.141)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.098:0.098:0.098) (0.115:0.115:0.115)))
    (IOPATH (posedge S0) Y (0.133:0.133:0.133) (0.141:0.141:0.141))
    (IOPATH (negedge S0) Y (0.134:0.134:0.134) (0.142:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U703)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.180:0.180:0.180) (0.223:0.223:0.223))
    (IOPATH A1 Y (0.155:0.155:0.155) (0.218:0.218:0.218))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.255:0.255:0.255))
    (IOPATH B1 Y (0.192:0.192:0.192) (0.275:0.275:0.275))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U702)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.193:0.193:0.193) (0.232:0.232:0.232))
    (IOPATH A1 Y (0.168:0.168:0.168) (0.228:0.228:0.228))
    (IOPATH B0 Y (0.211:0.211:0.211) (0.264:0.264:0.264))
    (IOPATH B1 Y (0.210:0.210:0.210) (0.291:0.291:0.291))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U701)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.150:0.150:0.150) (0.215:0.215:0.215))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.184:0.184:0.184) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U700)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.095:0.095:0.095) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U699)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.151:0.151) (0.179:0.179:0.179))
    (IOPATH B Y (0.152:0.152:0.152) (0.184:0.184:0.184))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.159:0.159:0.159) (0.181:0.181:0.181)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.119:0.119:0.119) (0.156:0.156:0.156)))
    (IOPATH (posedge S0) Y (0.166:0.166:0.166) (0.181:0.181:0.181))
    (IOPATH (negedge S0) Y (0.159:0.159:0.159) (0.175:0.175:0.175))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U698)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.049:0.049:0.049) (0.041:0.041:0.041))
    (IOPATH B Y (0.059:0.059:0.059) (0.042:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U697)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.163:0.163:0.163) (0.154:0.154:0.154))
    (IOPATH B Y (0.140:0.140:0.140) (0.154:0.155:0.155))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.161:0.161:0.161) (0.150:0.150:0.150)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.115:0.115:0.115) (0.135:0.135:0.135)))
    (IOPATH (posedge S0) Y (0.159:0.159:0.159) (0.150:0.150:0.150))
    (IOPATH (negedge S0) Y (0.161:0.161:0.161) (0.151:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U696)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.037:0.041:0.041) (0.042:0.045:0.045))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U695)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.170:0.170:0.170) (0.312:0.312:0.312))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.173:0.173:0.173) (0.256:0.256:0.256))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U694)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.146:0.146:0.146) (0.212:0.212:0.212))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.175:0.175:0.175) (0.259:0.259:0.259))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U693)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.192:0.192:0.192) (0.249:0.249:0.249))
    (IOPATH A1 Y (0.155:0.155:0.155) (0.218:0.218:0.218))
    (IOPATH B0 Y (0.218:0.218:0.218) (0.274:0.274:0.274))
    (IOPATH B1 Y (0.192:0.192:0.192) (0.275:0.275:0.275))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U692)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.078:0.078) (0.102:0.102:0.102))
    (IOPATH B Y (0.079:0.079:0.079) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U691)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.192:0.192:0.192) (0.221:0.221:0.221))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U690)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.195:0.195:0.195) (0.224:0.224:0.224))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U689)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.201:0.201:0.201) (0.231:0.231:0.231))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AO22XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U688)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.213:0.213:0.213) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.195:0.195:0.195) (0.224:0.224:0.224))
    (IOPATH B0 Y (0.233:0.233:0.233) (0.258:0.258:0.258))
    (IOPATH B1 Y (0.227:0.227:0.227) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U687)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.077:0.077) (0.081:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U686)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.159:0.159:0.159) (0.159:0.159:0.159))
    (IOPATH B Y (0.158:0.161:0.161) (0.171:0.175:0.175))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.164:0.164:0.164) (0.155:0.155:0.155)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.119:0.119:0.119) (0.140:0.140:0.140)))
    (IOPATH (posedge S0) Y (0.163:0.163:0.163) (0.155:0.155:0.155))
    (IOPATH (negedge S0) Y (0.164:0.164:0.164) (0.156:0.156:0.156))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U685)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.146:0.146:0.146) (0.145:0.145:0.145))
    (IOPATH B Y (0.145:0.148:0.148) (0.156:0.161:0.161))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.148:0.148:0.148) (0.146:0.146:0.146)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.111:0.111:0.111) (0.123:0.123:0.123)))
    (IOPATH (posedge S0) Y (0.158:0.158:0.158) (0.146:0.146:0.146))
    (IOPATH (negedge S0) Y (0.148:0.148:0.148) (0.140:0.140:0.140))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U684)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.074:0.075:0.075) (0.080:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U683)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.064:0.064:0.064) (0.072:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "NAND3BX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U682)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.174:0.174:0.174) (0.212:0.212:0.212))
    (IOPATH B Y (0.178:0.178:0.178) (0.146:0.146:0.146))
    (IOPATH C Y (0.114:0.119:0.119) (0.095:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "OAI21XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U681)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.323:0.344:0.344) (0.131:0.136:0.136))
    (IOPATH A1 Y (0.382:0.382:0.382) (0.170:0.170:0.170))
    (IOPATH B0 Y (0.242:0.242:0.242) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U680)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.079:0.079) (0.069:0.069:0.069))
    (IOPATH B Y (0.091:0.092:0.092) (0.088:0.088:0.088))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.073:0.073:0.073) (0.085:0.085:0.085)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.068:0.068:0.068) (0.045:0.045:0.045)))
    (IOPATH (posedge S0) Y (0.075:0.075:0.075) (0.091:0.091:0.091))
    (IOPATH (negedge S0) Y (0.070:0.070:0.070) (0.085:0.085:0.085))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U679)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.083:0.083:0.083) (0.090:0.090:0.090)))
    (COND B == 1'b0 (IOPATH A Y (0.082:0.082:0.082) (0.052:0.052:0.052)))
    (IOPATH A Y (0.085:0.085:0.085) (0.090:0.090:0.090))
    (COND A == 1'b1 (IOPATH B Y (0.131:0.132:0.132) (0.120:0.127:0.127)))
    (COND A == 1'b0 (IOPATH B Y (0.117:0.125:0.125) (0.097:0.099:0.099)))
    (IOPATH (posedge B) Y (0.133:0.137:0.137) (0.132:0.135:0.135))
    (IOPATH (negedge B) Y (0.124:0.128:0.128) (0.120:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U678)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.134:0.135:0.135) (0.157:0.157:0.157))
    (IOPATH B Y (0.135:0.136:0.136) (0.162:0.162:0.162))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.150:0.150:0.150) (0.159:0.159:0.159)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.102:0.102:0.102) (0.141:0.141:0.141)))
    (IOPATH (posedge S0) Y (0.149:0.149:0.149) (0.159:0.159:0.159))
    (IOPATH (negedge S0) Y (0.150:0.150:0.150) (0.160:0.160:0.160))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U677)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.096:0.096:0.096) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U676)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.082:0.082:0.082) (0.085:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U675)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.224:0.224:0.224) (0.225:0.225:0.225))
    (IOPATH B Y (0.224:0.226:0.226) (0.238:0.242:0.242))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.234:0.234:0.234) (0.226:0.226:0.226)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.187:0.187:0.187) (0.208:0.208:0.208)))
    (IOPATH (posedge S0) Y (0.233:0.233:0.233) (0.226:0.226:0.226))
    (IOPATH (negedge S0) Y (0.234:0.234:0.234) (0.227:0.227:0.227))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U674)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.094:0.094:0.094) (0.093:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U673)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.169:0.169:0.169) (0.170:0.170:0.170))
    (IOPATH B Y (0.168:0.171:0.171) (0.182:0.187:0.187))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.171:0.171:0.171) (0.172:0.172:0.172)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.134:0.134:0.134) (0.148:0.148:0.148)))
    (IOPATH (posedge S0) Y (0.180:0.180:0.180) (0.172:0.172:0.172))
    (IOPATH (negedge S0) Y (0.171:0.171:0.171) (0.165:0.165:0.165))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U672)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.147:0.147:0.147))
    (IOPATH B Y (0.157:0.160:0.160) (0.159:0.163:0.163))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.137:0.137:0.137) (0.153:0.153:0.153)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.108:0.108:0.108) (0.120:0.120:0.120)))
    (IOPATH (posedge S0) Y (0.144:0.144:0.144) (0.153:0.153:0.153))
    (IOPATH (negedge S0) Y (0.137:0.137:0.137) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "MX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U671)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.104:0.104:0.104) (0.121:0.121:0.121))
    (IOPATH B Y (0.128:0.131:0.131) (0.160:0.165:0.165))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.150:0.150:0.150) (0.131:0.131:0.131)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.094:0.094:0.094) (0.118:0.118:0.118)))
    (IOPATH (posedge S0) Y (0.158:0.158:0.158) (0.131:0.131:0.131))
    (IOPATH (negedge S0) Y (0.150:0.150:0.150) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U670)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.183:0.183:0.183))
    (IOPATH B Y (0.178:0.178:0.178) (0.185:0.185:0.185))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.181:0.181:0.181) (0.182:0.182:0.182)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.143:0.143:0.143) (0.159:0.159:0.159)))
    (IOPATH (posedge S0) Y (0.188:0.188:0.188) (0.182:0.182:0.182))
    (IOPATH (negedge S0) Y (0.181:0.181:0.181) (0.176:0.176:0.176))
    )
  )
)
(CELL
  (CELLTYPE "OAI2BB2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U669)
  (DELAY
    (ABSOLUTE
    (IOPATH B0 Y (0.151:0.151:0.151) (0.090:0.090:0.090))
    (IOPATH B1 Y (0.139:0.139:0.139) (0.085:0.085:0.085))
    (IOPATH A0N Y (0.138:0.138:0.138) (0.164:0.164:0.164))
    (IOPATH A1N Y (0.131:0.131:0.131) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U668)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.195:0.196:0.196) (0.206:0.206:0.206))
    (IOPATH B Y (0.214:0.216:0.216) (0.233:0.238:0.238))
    ( COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.215:0.215:0.215)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.181:0.181:0.181) (0.200:0.200:0.200)))
    (IOPATH (posedge S0) Y (0.223:0.223:0.223) (0.215:0.215:0.215))
    (IOPATH (negedge S0) Y (0.215:0.215:0.215) (0.209:0.209:0.209))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U667)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.152:0.152:0.152))
    (IOPATH B Y (0.151:0.154:0.154) (0.163:0.168:0.168))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.147:0.147:0.147) (0.143:0.143:0.143)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.108:0.108:0.108) (0.124:0.124:0.124)))
    (IOPATH (posedge S0) Y (0.150:0.150:0.150) (0.143:0.143:0.143))
    (IOPATH (negedge S0) Y (0.147:0.147:0.147) (0.141:0.141:0.141))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U666)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.132:0.132) (0.093:0.106:0.106))
    (IOPATH B Y (0.075:0.075:0.075) (0.055:0.055:0.055))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U665)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.069:0.069:0.069) (0.052:0.053:0.053))
    (IOPATH B Y (0.121:0.121:0.121) (0.084:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U664)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.157:0.157) (0.162:0.162:0.162))
    (IOPATH B Y (0.155:0.155:0.155) (0.165:0.165:0.165))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.158:0.158:0.158) (0.161:0.161:0.161)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.117:0.117:0.117) (0.137:0.137:0.137)))
    (IOPATH (posedge S0) Y (0.162:0.162:0.162) (0.161:0.161:0.161))
    (IOPATH (negedge S0) Y (0.158:0.158:0.158))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U663)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.153:0.153) (0.182:0.182:0.182))
    (IOPATH B Y (0.155:0.158:0.158) (0.196:0.201:0.201))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.161:0.161:0.161) (0.184:0.184:0.184)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.121:0.121:0.121) (0.159:0.159:0.159)))
    (IOPATH (posedge S0) Y (0.169:0.169:0.169) (0.184:0.184:0.184))
    (IOPATH (negedge S0) Y (0.161:0.161:0.161) (0.178:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U662)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.042:0.042) (0.035:0.035:0.035))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U661)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.159:0.159:0.159) (0.159:0.159:0.159))
    (IOPATH B Y (0.158:0.160:0.160) (0.171:0.175:0.175))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.157:0.157:0.157) (0.155:0.155:0.155)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.118:0.118:0.118) (0.133:0.133:0.133)))
    (IOPATH (posedge S0) Y (0.162:0.162:0.162) (0.155:0.155:0.155))
    (IOPATH (negedge S0) Y (0.157:0.157:0.157) (0.151:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U660)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.207:0.207:0.207) (0.211:0.211:0.211))
    (IOPATH B Y (0.206:0.209:0.209) (0.223:0.228:0.228))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.205:0.205:0.205) (0.207:0.207:0.207)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.166:0.166:0.166) (0.186:0.186:0.186)))
    (IOPATH (posedge S0) Y (0.210:0.210:0.210) (0.207:0.207:0.207))
    (IOPATH (negedge S0) Y (0.205:0.205:0.205) (0.203:0.203:0.203))
    )
  )
)
(CELL
  (CELLTYPE "NAND2BX2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U659)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.138:0.139:0.139) (0.144:0.144:0.144))
    (IOPATH B Y (0.133:0.142:0.142) (0.113:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U658)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.191:0.191:0.191) (0.120:0.120:0.120))
    (IOPATH A1 Y (0.199:0.199:0.199) (0.102:0.102:0.102))
    (IOPATH B0 Y (0.215:0.215:0.215) (0.139:0.139:0.139))
    (IOPATH B1 Y (0.219:0.219:0.219) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U657)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.164:0.164) (0.145:0.147:0.147))
    (IOPATH B Y (0.164:0.173:0.173) (0.136:0.138:0.138))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U656)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.103:0.103) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U655)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.198:0.198:0.198) (0.205:0.205:0.205))
    (IOPATH B Y (0.213:0.215:0.215) (0.226:0.230:0.230))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.219:0.219:0.219) (0.217:0.217:0.217)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.179:0.179:0.179) (0.192:0.192:0.192)))
    (IOPATH (posedge S0) Y (0.226:0.226:0.226) (0.217:0.217:0.217))
    (IOPATH (negedge S0) Y (0.219:0.219:0.219) (0.211:0.211:0.211))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U654)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.159:0.159:0.159) (0.159:0.159:0.159))
    (IOPATH B Y (0.157:0.157:0.157) (0.162:0.162:0.162))
    ( COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.162:0.162:0.162)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.125:0.125:0.125) (0.138:0.138:0.138)))
    (IOPATH (posedge S0) Y (0.172:0.172:0.172) (0.162:0.162:0.162))
    (IOPATH (negedge S0) Y (0.162:0.162:0.162) (0.155:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U653)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.152:0.152:0.152))
    (IOPATH B Y (0.151:0.154:0.154) (0.163:0.168:0.168))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.156:0.156:0.156) (0.155:0.155:0.155)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.119:0.119:0.119) (0.131:0.131:0.131)))
    (IOPATH (posedge S0) Y (0.166:0.166:0.166) (0.155:0.155:0.155))
    (IOPATH (negedge S0) Y (0.156:0.156:0.156) (0.148:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U652)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.121:0.121:0.121) (0.118:0.118:0.118))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U651)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.156:0.156) (0.161:0.166:0.166))
    (IOPATH B Y (0.151:0.154:0.154) (0.163:0.168:0.168))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.161:0.161:0.161) (0.150:0.150:0.150)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.115:0.115:0.115) (0.135:0.135:0.135)))
    (IOPATH (posedge S0) Y (0.159:0.159:0.159) (0.150:0.150:0.150))
    (IOPATH (negedge S0) Y (0.161:0.161:0.161) (0.151:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U650)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.211:0.211:0.211) (0.210:0.210:0.210))
    (IOPATH B Y (0.211:0.213:0.213) (0.223:0.228:0.228))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.225:0.225:0.225) (0.214:0.214:0.214)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.176:0.176:0.176) (0.196:0.196:0.196)))
    (IOPATH (posedge S0) Y (0.223:0.223:0.223) (0.214:0.214:0.214))
    (IOPATH (negedge S0) Y (0.225:0.225:0.225) (0.215:0.215:0.215))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U649)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.128:0.128) (0.133:0.133:0.133))
    (IOPATH B Y (0.125:0.125:0.125) (0.136:0.136:0.136))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.158:0.158:0.158) (0.147:0.147:0.147)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.112:0.112:0.112) (0.132:0.132:0.132)))
    (IOPATH (posedge S0) Y (0.157:0.157:0.157) (0.147:0.147:0.147))
    (IOPATH (negedge S0) Y (0.158:0.158:0.158) (0.148:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U648)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.121:0.127:0.127) (0.118:0.118:0.118))
    (IOPATH B Y (0.138:0.139:0.139) (0.117:0.117:0.117))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.116:0.116:0.116) (0.120:0.120:0.120)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.118:0.118:0.118) (0.072:0.072:0.072)))
    (IOPATH (posedge S0) Y (0.124:0.124:0.124) (0.126:0.126:0.126))
    (IOPATH (negedge S0) Y (0.118:0.118:0.118) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U647)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.092:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U646)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.079:0.079) (0.062:0.062:0.062))
    )
  )
)
(CELL
  (CELLTYPE "OR2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U645)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.080:0.082:0.082) (0.116:0.116:0.116))
    (IOPATH B Y (0.087:0.088:0.088) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "BUFX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U644)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.113:0.113) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U643)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.163:0.163:0.163) (0.159:0.159:0.159))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.200:0.200:0.200) (0.162:0.162:0.162)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.128:0.128:0.128) (0.159:0.159:0.159)))
    (IOPATH (posedge S0) Y (0.195:0.195:0.195) (0.162:0.162:0.162))
    (IOPATH (negedge S0) Y (0.200:0.200:0.200) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U642)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.192:0.192:0.192) (0.195:0.195:0.195))
    (IOPATH B Y (0.191:0.194:0.194) (0.207:0.211:0.211))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.197:0.197:0.197) (0.192:0.192:0.192)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.152:0.152:0.152) (0.175:0.175:0.175)))
    (IOPATH (posedge S0) Y (0.196:0.196:0.196) (0.192:0.192:0.192))
    (IOPATH (negedge S0) Y (0.197:0.197:0.197) (0.192:0.192:0.192))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U641)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.217:0.217:0.217) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "INVXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U640)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.385:0.385:0.385) (0.217:0.217:0.217))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U639)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.148:0.148) (0.147:0.147:0.147))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U638)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.211:0.211:0.211) (0.224:0.224:0.224))
    (IOPATH B Y (0.231:0.233:0.233) (0.250:0.255:0.255))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.234:0.234:0.234) (0.240:0.240:0.240)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.197:0.197:0.197) (0.216:0.216:0.216)))
    (IOPATH (posedge S0) Y (0.243:0.243:0.243) (0.240:0.240:0.240))
    (IOPATH (negedge S0) Y (0.234:0.234:0.234) (0.233:0.233:0.233))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U637)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.068:0.068:0.068) (0.048:0.048:0.048))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U636)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U635)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.095:0.097:0.097) (0.083:0.084:0.084))
    (IOPATH B Y (0.104:0.106:0.106) (0.080:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U634)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.156:0.156) (0.161:0.166:0.166))
    (IOPATH B Y (0.150:0.150:0.150) (0.154:0.154:0.154))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.161:0.161:0.161) (0.150:0.150:0.150)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.115:0.115:0.115) (0.135:0.135:0.135)))
    (IOPATH (posedge S0) Y (0.159:0.159:0.159) (0.150:0.150:0.150))
    (IOPATH (negedge S0) Y (0.161:0.161:0.161) (0.151:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U633)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.152:0.152:0.152))
    (IOPATH B Y (0.151:0.154:0.154) (0.163:0.168:0.168))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.151:0.151:0.151) (0.149:0.149:0.149)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.113:0.113:0.113) (0.127:0.127:0.127)))
    (IOPATH (posedge S0) Y (0.157:0.157:0.157) (0.149:0.149:0.149))
    (IOPATH (negedge S0) Y (0.151:0.151:0.151) (0.144:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U632)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.096:0.097:0.097) (0.064:0.065:0.065))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U631)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.105:0.105:0.105) (0.084:0.084:0.084))
    (IOPATH B Y (0.115:0.116:0.116) (0.082:0.082:0.082))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.110:0.110:0.110) (0.116:0.116:0.116)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.108:0.108:0.108) (0.068:0.068:0.068)))
    (IOPATH (posedge S0) Y (0.116:0.116:0.116) (0.124:0.124:0.124))
    (IOPATH (negedge S0) Y (0.110:0.110:0.110) (0.116:0.116:0.116))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U630)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.151:0.151) (0.114:0.115:0.115))
    (IOPATH B Y (0.164:0.165:0.165) (0.112:0.112:0.112))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.154:0.154:0.154) (0.150:0.150:0.150)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.166:0.166:0.166) (0.099:0.099:0.099)))
    (IOPATH (posedge S0) Y (0.165:0.165:0.165) (0.149:0.149:0.149))
    (IOPATH (negedge S0) Y (0.166:0.166:0.166) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U629)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.211:0.211:0.211) (0.229:0.230:0.230))
    (IOPATH B Y (0.206:0.206:0.206) (0.235:0.235:0.235))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U628)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.317:0.317) (0.261:0.280:0.280))
    (IOPATH B Y (0.312:0.312:0.312) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U627)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.076:0.076:0.076) (0.082:0.082:0.082))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U626)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.141:0.142:0.142) (0.148:0.156:0.156))
    (IOPATH B Y (0.135:0.135:0.135) (0.162:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U625)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.207:0.207:0.207) (0.248:0.248:0.248))
    (IOPATH B Y (0.209:0.211:0.211) (0.263:0.267:0.267))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.217:0.217:0.217) (0.253:0.253:0.253)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.177:0.177:0.177) (0.227:0.227:0.227)))
    (IOPATH (posedge S0) Y (0.226:0.226:0.226) (0.253:0.253:0.253))
    (IOPATH (negedge S0) Y (0.217:0.217:0.217) (0.246:0.246:0.246))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U624)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.126:0.128:0.128) (0.132:0.144:0.144))
    (IOPATH B Y (0.131:0.132:0.132) (0.164:0.185:0.185))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U623)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.141:0.142:0.142) (0.148:0.157:0.157))
    (IOPATH B Y (0.135:0.135:0.135) (0.167:0.187:0.187))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U622)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.282:0.282:0.282) (0.240:0.240:0.240))
    (IOPATH B Y (0.303:0.303:0.303) (0.280:0.280:0.280))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U621)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.139:0.142:0.142) (0.143:0.162:0.162))
    (IOPATH B Y (0.136:0.138:0.138) (0.157:0.167:0.167))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U620)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.282:0.282:0.282) (0.240:0.240:0.240))
    (IOPATH B Y (0.285:0.285:0.285) (0.247:0.247:0.247))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U619)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.285:0.285:0.285) (0.243:0.243:0.243))
    (IOPATH B Y (0.315:0.315:0.315) (0.349:0.349:0.349))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U618)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.285:0.285:0.285) (0.244:0.244:0.244))
    (IOPATH B Y (0.294:0.294:0.294) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U617)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.286:0.286:0.286) (0.244:0.244:0.244))
    (IOPATH B Y (0.298:0.298:0.298) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U616)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.140:0.141:0.141) (0.147:0.156:0.156))
    (IOPATH B Y (0.125:0.130:0.130) (0.152:0.172:0.172))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U615)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.195:0.199:0.199) (0.172:0.176:0.176))
    (IOPATH B Y (0.211:0.211:0.211) (0.207:0.207:0.207))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U614)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.300:0.303:0.303) (0.257:0.260:0.260))
    (IOPATH B Y (0.295:0.295:0.295) (0.273:0.273:0.273))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U613)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.296:0.296:0.296) (0.260:0.260:0.260))
    (IOPATH B Y (0.312:0.312:0.312) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U612)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.139:0.139:0.139) (0.141:0.142:0.142))
    (IOPATH B Y (0.161:0.161:0.161) (0.150:0.151:0.151))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.155:0.155:0.155) (0.153:0.153:0.153)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.118:0.118:0.118) (0.130:0.130:0.130)))
    (IOPATH (posedge S0) Y (0.164:0.164:0.164) (0.153:0.153:0.153))
    (IOPATH (negedge S0) Y (0.155:0.155:0.155) (0.147:0.147:0.147))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U611)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.294:0.294))
    (IOPATH B Y (0.306:0.306:0.306) (0.283:0.283:0.283))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U610)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.148:0.148) (0.092:0.092:0.092))
    (IOPATH B Y (0.150:0.151:0.151) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U609)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.316:0.316) (0.259:0.276:0.276))
    (IOPATH B Y (0.312:0.312:0.312) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U608)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.240:0.240:0.240) (0.247:0.247:0.247))
    (IOPATH B Y (0.238:0.238:0.238) (0.250:0.250:0.250))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.235:0.235:0.235) (0.239:0.239:0.239)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.197:0.197:0.197) (0.219:0.219:0.219)))
    (IOPATH (posedge S0) Y (0.239:0.239:0.239) (0.239:0.239:0.239))
    (IOPATH (negedge S0) Y (0.235:0.235:0.235) (0.236:0.236:0.236))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U607)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.139:0.142:0.142) (0.142:0.162:0.162))
    (IOPATH B Y (0.136:0.139:0.139) (0.161:0.182:0.182))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U606)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.136:0.137:0.137) (0.144:0.162:0.162))
    (IOPATH B Y (0.129:0.131:0.131) (0.162:0.183:0.183))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U605)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.139:0.139) (0.146:0.164:0.164))
    (IOPATH B Y (0.131:0.133:0.133) (0.164:0.184:0.184))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U604)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.298:0.311:0.311) (0.247:0.269:0.269))
    (IOPATH B Y (0.306:0.306:0.306) (0.283:0.283:0.283))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U603)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.318:0.318) (0.259:0.277:0.277))
    (IOPATH B Y (0.306:0.306:0.306) (0.282:0.282:0.282))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U602)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.300:0.303:0.303) (0.257:0.261:0.261))
    (IOPATH B Y (0.291:0.291:0.291) (0.253:0.253:0.253))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U601)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.295:0.295))
    (IOPATH B Y (0.285:0.285:0.285) (0.248:0.248:0.248))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U600)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.300:0.303:0.303) (0.257:0.261:0.261))
    (IOPATH B Y (0.312:0.312:0.312) (0.295:0.295:0.295))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U599)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.318:0.318) (0.259:0.278:0.278))
    (IOPATH B Y (0.311:0.311:0.311) (0.290:0.290:0.290))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U598)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.201:0.215:0.215) (0.175:0.194:0.194))
    (IOPATH B Y (0.211:0.211:0.211) (0.246:0.246:0.246))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U597)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.300:0.303:0.303) (0.256:0.261:0.261))
    (IOPATH B Y (0.285:0.285:0.285) (0.248:0.248:0.248))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U596)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.299:0.312:0.312) (0.249:0.264:0.264))
    (IOPATH B Y (0.306:0.306:0.306) (0.282:0.282:0.282))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U595)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.316:0.316) (0.260:0.277:0.277))
    (IOPATH B Y (0.285:0.285:0.285) (0.247:0.247:0.247))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U594)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.213:0.230:0.230) (0.193:0.209:0.209))
    (IOPATH B Y (0.212:0.212:0.212) (0.251:0.251:0.251))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U593)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.213:0.229:0.229) (0.194:0.202:0.202))
    (IOPATH B Y (0.186:0.186:0.186) (0.167:0.167:0.167))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U592)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.156:0.156:0.156))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U591)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.294:0.294))
    (IOPATH B Y (0.312:0.312:0.312) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U590)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.277:0.291:0.291))
    (IOPATH B Y (0.314:0.314:0.314) (0.302:0.302:0.302))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U589)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.291:0.291))
    (IOPATH B Y (0.295:0.295:0.295) (0.273:0.273:0.273))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U588)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.295:0.295))
    (IOPATH B Y (0.306:0.306:0.306) (0.283:0.283:0.283))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U587)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.318:0.318) (0.260:0.279:0.279))
    (IOPATH B Y (0.315:0.315:0.315) (0.351:0.351:0.351))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U586)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.295:0.295))
    (IOPATH B Y (0.306:0.306:0.306) (0.282:0.282:0.282))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U585)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.277:0.295:0.295))
    (IOPATH B Y (0.312:0.312:0.312) (0.295:0.295:0.295))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U584)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.294:0.294))
    (IOPATH B Y (0.294:0.294:0.294) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U583)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.294:0.294))
    (IOPATH B Y (0.305:0.305:0.305) (0.276:0.276:0.276))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U582)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.277:0.296:0.296))
    (IOPATH B Y (0.312:0.312:0.312) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U581)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.277:0.296:0.296))
    (IOPATH B Y (0.311:0.311:0.311) (0.290:0.290:0.290))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U580)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.296:0.296))
    (IOPATH B Y (0.285:0.285:0.285) (0.248:0.248:0.248))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U579)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.317:0.317) (0.259:0.280:0.280))
    (IOPATH B Y (0.295:0.295:0.295) (0.273:0.273:0.273))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U578)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.283:0.283:0.283) (0.243:0.243:0.243))
    (IOPATH B Y (0.311:0.311:0.311) (0.299:0.299:0.299))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U577)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.300:0.303:0.303) (0.256:0.258:0.258))
    (IOPATH B Y (0.306:0.306:0.306) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U576)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.140:0.140:0.140) (0.162:0.162:0.162))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U575)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.137:0.137:0.137) (0.159:0.160:0.160))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U574)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.317:0.317) (0.259:0.279:0.279))
    (IOPATH B Y (0.312:0.312:0.312) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U573)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.280:0.281:0.281) (0.235:0.235:0.235))
    (IOPATH B Y (0.314:0.314:0.314) (0.300:0.300:0.300))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U572)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.282:0.282:0.282) (0.240:0.240:0.240))
    (IOPATH B Y (0.289:0.289:0.289) (0.252:0.252:0.252))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U571)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.300:0.303:0.303) (0.256:0.261:0.261))
    (IOPATH B Y (0.306:0.306:0.306) (0.283:0.283:0.283))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U570)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.294:0.294))
    (IOPATH B Y (0.306:0.306:0.306) (0.283:0.283:0.283))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U569)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.294:0.294))
    (IOPATH B Y (0.312:0.312:0.312) (0.295:0.295:0.295))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U568)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.277:0.295:0.295))
    (IOPATH B Y (0.312:0.312:0.312) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U567)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.317:0.317) (0.259:0.280:0.280))
    (IOPATH B Y (0.315:0.315:0.315) (0.349:0.349:0.349))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U566)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.294:0.294))
    (IOPATH B Y (0.312:0.312:0.312) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U565)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.292:0.292))
    (IOPATH B Y (0.306:0.306:0.306) (0.283:0.283:0.283))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U564)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.277:0.291:0.291))
    (IOPATH B Y (0.306:0.306:0.306) (0.282:0.282:0.282))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U563)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.277:0.291:0.291))
    (IOPATH B Y (0.314:0.314:0.314) (0.345:0.345:0.345))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U562)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.172:0.173:0.173) (0.148:0.149:0.149))
    (IOPATH B Y (0.212:0.212:0.212) (0.249:0.249:0.249))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U561)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.280:0.281:0.281) (0.235:0.235:0.235))
    (IOPATH B Y (0.305:0.305:0.305) (0.276:0.276:0.276))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U560)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.296:0.296))
    (IOPATH B Y (0.312:0.312:0.312) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U559)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.068:0.068:0.068) (0.055:0.057:0.057))
    (IOPATH B Y (0.088:0.091:0.091) (0.066:0.067:0.067))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U558)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.070:0.071:0.071) (0.051:0.051:0.051))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U557)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.152:0.152:0.152))
    (IOPATH B Y (0.151:0.154:0.154) (0.163:0.168:0.168))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.154:0.154:0.154) (0.153:0.153:0.153)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.117:0.117:0.117) (0.130:0.130:0.130)))
    (IOPATH (posedge S0) Y (0.163:0.163:0.163) (0.153:0.153:0.153))
    (IOPATH (negedge S0) Y (0.154:0.154:0.154) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U556)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.152:0.152:0.152))
    (IOPATH B Y (0.150:0.150:0.150) (0.154:0.154:0.154))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.154:0.154:0.154) (0.152:0.152:0.152)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.116:0.116:0.116) (0.129:0.129:0.129)))
    (IOPATH (posedge S0) Y (0.161:0.161:0.161) (0.152:0.152:0.152))
    (IOPATH (negedge S0) Y (0.154:0.154:0.154) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U555)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.136:0.136:0.136) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U554)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.240:0.240:0.240))
    (IOPATH B Y (0.312:0.312:0.312) (0.300:0.300:0.300))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U553)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.299:0.312:0.312) (0.247:0.265:0.265))
    (IOPATH B Y (0.298:0.298:0.298) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U552)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.277:0.291:0.291))
    (IOPATH B Y (0.305:0.305:0.305) (0.276:0.276:0.276))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U551)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.300:0.303:0.303) (0.257:0.261:0.261))
    (IOPATH B Y (0.314:0.314:0.314) (0.345:0.345:0.345))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U550)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.318:0.318) (0.259:0.279:0.279))
    (IOPATH B Y (0.306:0.306:0.306) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U549)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.317:0.317) (0.259:0.279:0.279))
    (IOPATH B Y (0.307:0.307:0.307) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U548)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.291:0.291))
    (IOPATH B Y (0.315:0.315:0.315) (0.349:0.349:0.349))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U547)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.296:0.296))
    (IOPATH B Y (0.306:0.306:0.306) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U546)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.292:0.292))
    (IOPATH B Y (0.298:0.298:0.298) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U545)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.296:0.296))
    (IOPATH B Y (0.312:0.312:0.312) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U544)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.291:0.291))
    (IOPATH B Y (0.314:0.314:0.314) (0.302:0.302:0.302))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U543)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.269:0.269:0.269) (0.225:0.225:0.225))
    (IOPATH B Y (0.296:0.296:0.296) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U542)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.282:0.282:0.282) (0.241:0.241:0.241))
    (IOPATH B Y (0.304:0.304:0.304) (0.281:0.281:0.281))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U541)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.300:0.303:0.303) (0.256:0.261:0.261))
    (IOPATH B Y (0.312:0.312:0.312) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U540)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.291:0.291))
    (IOPATH B Y (0.307:0.307:0.307) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U539)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.316:0.316) (0.259:0.276:0.276))
    (IOPATH B Y (0.291:0.291:0.291) (0.253:0.253:0.253))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U538)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.300:0.303:0.303) (0.257:0.261:0.261))
    (IOPATH B Y (0.305:0.305:0.305) (0.276:0.276:0.276))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U537)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.277:0.296:0.296))
    (IOPATH B Y (0.307:0.307:0.307) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U536)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.295:0.295))
    (IOPATH B Y (0.314:0.314:0.314) (0.302:0.302:0.302))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U535)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.300:0.303:0.303) (0.256:0.261:0.261))
    (IOPATH B Y (0.291:0.291:0.291) (0.253:0.253:0.253))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U534)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.277:0.295:0.295))
    (IOPATH B Y (0.295:0.295:0.295) (0.273:0.273:0.273))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U533)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.294:0.294))
    (IOPATH B Y (0.291:0.291:0.291) (0.253:0.253:0.253))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U532)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.300:0.303:0.303) (0.256:0.261:0.261))
    (IOPATH B Y (0.312:0.312:0.312) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U531)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.292:0.292))
    (IOPATH B Y (0.314:0.314:0.314) (0.300:0.300:0.300))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U530)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.280:0.281:0.281) (0.235:0.235:0.235))
    (IOPATH B Y (0.291:0.291:0.291) (0.253:0.253:0.253))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U529)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.286:0.292:0.292) (0.240:0.249:0.249))
    (IOPATH B Y (0.315:0.315:0.315) (0.351:0.351:0.351))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U528)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.277:0.296:0.296))
    (IOPATH B Y (0.306:0.306:0.306) (0.282:0.282:0.282))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U527)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.296:0.296))
    (IOPATH B Y (0.306:0.306:0.306) (0.283:0.283:0.283))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U526)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.294:0.294))
    (IOPATH B Y (0.311:0.311:0.311) (0.290:0.290:0.290))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U525)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.294:0.294))
    (IOPATH B Y (0.306:0.306:0.306) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U524)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.318:0.318) (0.260:0.280:0.280))
    (IOPATH B Y (0.315:0.315:0.315) (0.351:0.351:0.351))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U523)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.294:0.294))
    (IOPATH B Y (0.305:0.305:0.305) (0.276:0.276:0.276))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U522)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.280:0.281:0.281) (0.235:0.235:0.235))
    (IOPATH B Y (0.306:0.306:0.306) (0.282:0.282:0.282))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U521)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.298:0.312:0.312) (0.247:0.265:0.265))
    (IOPATH B Y (0.291:0.291:0.291) (0.253:0.253:0.253))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U520)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.277:0.296:0.296))
    (IOPATH B Y (0.291:0.291:0.291) (0.253:0.253:0.253))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U519)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.277:0.294:0.294))
    (IOPATH B Y (0.306:0.306:0.306) (0.283:0.283:0.283))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U518)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.294:0.294))
    (IOPATH B Y (0.298:0.298:0.298) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U517)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.318:0.318) (0.260:0.280:0.280))
    (IOPATH B Y (0.311:0.311:0.311) (0.290:0.290:0.290))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U516)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.296:0.296))
    (IOPATH B Y (0.312:0.312:0.312) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U515)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.276:0.294:0.294))
    (IOPATH B Y (0.314:0.314:0.314) (0.345:0.345:0.345))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U514)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.280:0.280:0.280) (0.237:0.237:0.237))
    (IOPATH B Y (0.306:0.306:0.306) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U513)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.277:0.292:0.292))
    (IOPATH B Y (0.306:0.306:0.306) (0.282:0.282:0.282))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U512)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.296:0.296))
    (IOPATH B Y (0.285:0.285:0.285) (0.248:0.248:0.248))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U511)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.282:0.282:0.282) (0.240:0.240:0.240))
    (IOPATH B Y (0.304:0.304:0.304) (0.281:0.281:0.281))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U510)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.283:0.283:0.283) (0.242:0.242:0.242))
    (IOPATH B Y (0.301:0.301:0.301) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U509)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.281:0.281:0.281) (0.240:0.240:0.240))
    (IOPATH B Y (0.289:0.289:0.289) (0.252:0.252:0.252))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U508)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.283:0.283:0.283) (0.242:0.242:0.242))
    (IOPATH B Y (0.301:0.301:0.301) (0.269:0.269:0.269))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U507)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.282:0.282:0.282) (0.241:0.241:0.241))
    (IOPATH B Y (0.311:0.311:0.311) (0.299:0.299:0.299))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U506)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.277:0.277:0.277) (0.235:0.235:0.235))
    (IOPATH B Y (0.312:0.312:0.312) (0.300:0.300:0.300))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U505)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.303:0.303:0.303) (0.255:0.255:0.255))
    (IOPATH B Y (0.315:0.315:0.315) (0.351:0.351:0.351))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U504)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.296:0.296))
    (IOPATH B Y (0.314:0.314:0.314) (0.345:0.345:0.345))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U503)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.296:0.296))
    (IOPATH B Y (0.294:0.294:0.294) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U502)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.110:0.111:0.111) (0.096:0.096:0.096))
    (IOPATH B Y (0.120:0.121:0.121) (0.108:0.108:0.108))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.087:0.087:0.087) (0.093:0.093:0.093)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.092:0.092:0.092) (0.055:0.055:0.055)))
    (IOPATH (posedge S0) Y (0.095:0.095:0.095) (0.097:0.097:0.097))
    (IOPATH (negedge S0) Y (0.092:0.092:0.092) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U501)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.173:0.173:0.173) (0.171:0.171:0.171))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U500)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.139:0.139:0.139) (0.179:0.179:0.179))
    (IOPATH B Y (0.127:0.127:0.127) (0.178:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U499)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.130:0.130) (0.134:0.153:0.153))
    (IOPATH B Y (0.134:0.134:0.134) (0.162:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U498)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.201:0.217:0.217) (0.175:0.192:0.192))
    (IOPATH B Y (0.211:0.211:0.211) (0.209:0.209:0.209))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U497)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.152:0.152) (0.156:0.174:0.174))
    (IOPATH B Y (0.145:0.146:0.146) (0.175:0.195:0.195))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U496)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.144:0.144:0.144) (0.151:0.151:0.151))
    (IOPATH B Y (0.158:0.160:0.160) (0.171:0.175:0.175))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.160:0.160:0.160) (0.159:0.159:0.159)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.123:0.123:0.123) (0.136:0.136:0.136)))
    (IOPATH (posedge S0) Y (0.168:0.168:0.168) (0.159:0.159:0.159))
    (IOPATH (negedge S0) Y (0.160:0.160:0.160) (0.153:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U495)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.209:0.223:0.223) (0.180:0.198:0.198))
    (IOPATH B Y (0.208:0.208:0.208) (0.196:0.196:0.196))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U494)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.130:0.130) (0.134:0.146:0.146))
    (IOPATH B Y (0.125:0.129:0.129) (0.152:0.171:0.171))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U493)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.285:0.285:0.285) (0.245:0.245:0.245))
    (IOPATH B Y (0.282:0.282:0.282) (0.245:0.245:0.245))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U492)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.328:0.328) (0.277:0.295:0.295))
    (IOPATH B Y (0.307:0.307:0.307) (0.278:0.278:0.278))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U491)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.292:0.292))
    (IOPATH B Y (0.314:0.314:0.314) (0.300:0.300:0.300))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U490)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.317:0.317) (0.259:0.276:0.276))
    (IOPATH B Y (0.312:0.312:0.312) (0.295:0.295:0.295))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U489)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.336:0.336:0.336) (0.243:0.243:0.243))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U488)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.217:0.217:0.217) (0.180:0.180:0.180))
    (IOPATH B Y (0.228:0.234:0.234) (0.179:0.179:0.179))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.211:0.211:0.211) (0.176:0.176:0.176)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.216:0.216:0.216) (0.139:0.139:0.139)))
    (IOPATH (posedge S0) Y (0.225:0.225:0.225) (0.186:0.186:0.186))
    (IOPATH (negedge S0) Y (0.216:0.216:0.216) (0.176:0.176:0.176))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U487)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.141:0.142:0.142) (0.148:0.156:0.156))
    (IOPATH B Y (0.135:0.135:0.135) (0.163:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U486)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.204:0.205:0.205) (0.172:0.172:0.172))
    (IOPATH B Y (0.215:0.221:0.221) (0.171:0.171:0.171))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.190:0.190:0.190) (0.163:0.163:0.163)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.199:0.199:0.199) (0.123:0.123:0.123)))
    (IOPATH (posedge S0) Y (0.204:0.204:0.204) (0.168:0.168:0.168))
    (IOPATH (negedge S0) Y (0.199:0.199:0.199) (0.163:0.163:0.163))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U485)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.400:0.400:0.400) (0.209:0.209:0.209))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U484)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.319:0.319:0.319) (0.291:0.291:0.291))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U483)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.139:0.139:0.139) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U482)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.333:0.333:0.333) (0.265:0.265:0.265))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U481)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.132:0.132:0.132) (0.135:0.136:0.136))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.200:0.200:0.200) (0.162:0.162:0.162)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.128:0.128:0.128) (0.159:0.159:0.159)))
    (IOPATH (posedge S0) Y (0.195:0.195:0.195) (0.162:0.162:0.162))
    (IOPATH (negedge S0) Y (0.200:0.200:0.200) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U480)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.298:0.298:0.298) (0.241:0.241:0.241))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U479)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.298:0.298:0.298) (0.241:0.241:0.241))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U478)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.297:0.297:0.297) (0.241:0.241:0.241))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U477)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.273:0.295:0.295) (0.274:0.286:0.286))
    (IOPATH B Y (0.240:0.240:0.240) (0.246:0.246:0.246))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U476)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.049:0.049:0.049) (0.041:0.041:0.041))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U475)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.132:0.132:0.132) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U474)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.132:0.132:0.132) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U473)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.153:0.153:0.153) (0.214:0.214:0.214))
    (IOPATH A1 Y (0.120:0.120:0.120) (0.206:0.206:0.206))
    (IOPATH B0 Y (0.170:0.170:0.170) (0.241:0.241:0.241))
    (IOPATH B1 Y (0.149:0.149:0.149) (0.248:0.248:0.248))
    )
  )
)
(CELL
  (CELLTYPE "BUFX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U472)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.120:0.120:0.120) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "BUFX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U471)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.119:0.119:0.119) (0.112:0.112:0.112))
    )
  )
)
(CELL
  (CELLTYPE "BUFX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U470)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.058:0.058:0.058) (0.069:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U469)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.058:0.058:0.058) (0.048:0.048:0.048))
    )
  )
)
(CELL
  (CELLTYPE "OA21XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U468)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.235:0.235:0.235) (0.324:0.324:0.324))
    (IOPATH A1 Y (0.226:0.226:0.226) (0.240:0.240:0.240))
    (IOPATH B0 Y (0.244:0.244:0.244) (0.223:0.223:0.223))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U467)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.164:0.164:0.164))
    (IOPATH B Y (0.132:0.132:0.132) (0.135:0.136:0.136))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.163:0.163:0.163) (0.160:0.160:0.160)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.125:0.125:0.125) (0.132:0.132:0.132)))
    (IOPATH (posedge S0) Y (0.190:0.190:0.190) (0.160:0.160:0.160))
    (IOPATH (negedge S0) Y (0.163:0.163:0.163) (0.147:0.147:0.147))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U466)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.179:0.179:0.179) (0.164:0.164:0.164))
    (IOPATH B Y (0.132:0.132:0.132) (0.135:0.136:0.136))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.148:0.148:0.148) (0.136:0.136:0.136)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.102:0.102:0.102) (0.121:0.121:0.121)))
    (IOPATH (posedge S0) Y (0.147:0.147:0.147) (0.136:0.136:0.136))
    (IOPATH (negedge S0) Y (0.148:0.148:0.148) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U465)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.163:0.163:0.163) (0.159:0.159:0.159))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.141:0.141:0.141) (0.137:0.137:0.137)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.104:0.104:0.104) (0.115:0.115:0.115)))
    (IOPATH (posedge S0) Y (0.149:0.149:0.149) (0.137:0.137:0.137))
    (IOPATH (negedge S0) Y (0.141:0.141:0.141) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U464)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.181:0.181) (0.165:0.165:0.165))
    (IOPATH B Y (0.163:0.163:0.163) (0.159:0.159:0.159))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.193:0.193:0.193) (0.170:0.170:0.170)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.141:0.141:0.141) (0.154:0.154:0.154)))
    (IOPATH (posedge S0) Y (0.229:0.229:0.229) (0.182:0.182:0.182))
    (IOPATH (negedge S0) Y (0.193:0.193:0.193) (0.161:0.161:0.161))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U463)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.164:0.164:0.164))
    (IOPATH B Y (0.151:0.151:0.151) (0.148:0.149:0.149))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.190:0.190:0.190) (0.158:0.158:0.158)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.124:0.124:0.124) (0.152:0.152:0.152)))
    (IOPATH (posedge S0) Y (0.187:0.187:0.187) (0.158:0.158:0.158))
    (IOPATH (negedge S0) Y (0.190:0.190:0.190) (0.160:0.160:0.160))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U462)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.164:0.164:0.164))
    (IOPATH B Y (0.163:0.163:0.163) (0.159:0.159:0.159))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.191:0.191:0.191) (0.159:0.159:0.159)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.125:0.125:0.125) (0.153:0.153:0.153)))
    (IOPATH (posedge S0) Y (0.188:0.188:0.188) (0.159:0.159:0.159))
    (IOPATH (negedge S0) Y (0.191:0.191:0.191) (0.160:0.160:0.160))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U461)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.164:0.164:0.164))
    (IOPATH B Y (0.151:0.151:0.151) (0.148:0.149:0.149))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.140:0.140:0.140) (0.138:0.138:0.138)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.104:0.104:0.104) (0.114:0.114:0.114)))
    (IOPATH (posedge S0) Y (0.150:0.150:0.150) (0.138:0.138:0.138))
    (IOPATH (negedge S0) Y (0.140:0.140:0.140) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U460)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.179:0.179:0.179) (0.164:0.164:0.164))
    (IOPATH B Y (0.163:0.163:0.163) (0.159:0.159:0.159))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.148:0.148:0.148) (0.136:0.136:0.136)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.102:0.102:0.102) (0.121:0.121:0.121)))
    (IOPATH (posedge S0) Y (0.147:0.147:0.147) (0.136:0.136:0.136))
    (IOPATH (negedge S0) Y (0.148:0.148:0.148) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U459)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.151:0.151:0.151) (0.148:0.149:0.149))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.200:0.200:0.200) (0.162:0.162:0.162)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.128:0.128:0.128) (0.159:0.159:0.159)))
    (IOPATH (posedge S0) Y (0.195:0.195:0.195) (0.162:0.162:0.162))
    (IOPATH (negedge S0) Y (0.200:0.200:0.200) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U458)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.153:0.153:0.153) (0.150:0.150:0.150))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.141:0.141:0.141) (0.137:0.137:0.137)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.104:0.104:0.104) (0.115:0.115:0.115)))
    (IOPATH (posedge S0) Y (0.149:0.149:0.149) (0.137:0.137:0.137))
    (IOPATH (negedge S0) Y (0.141:0.141:0.141) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U457)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.164:0.164:0.164))
    (IOPATH B Y (0.153:0.153:0.153) (0.150:0.150:0.150))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.192:0.192:0.192) (0.170:0.170:0.170)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.141:0.141:0.141) (0.154:0.154:0.154)))
    (IOPATH (posedge S0) Y (0.229:0.229:0.229) (0.182:0.182:0.182))
    (IOPATH (negedge S0) Y (0.192:0.192:0.192) (0.161:0.161:0.161))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U456)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.164:0.164:0.164))
    (IOPATH B Y (0.153:0.153:0.153) (0.150:0.150:0.150))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.190:0.190:0.190) (0.158:0.158:0.158)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.124:0.124:0.124) (0.152:0.152:0.152)))
    (IOPATH (posedge S0) Y (0.187:0.187:0.187) (0.158:0.158:0.158))
    (IOPATH (negedge S0) Y (0.190:0.190:0.190) (0.160:0.160:0.160))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U455)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.164:0.164:0.164))
    (IOPATH B Y (0.153:0.153:0.153) (0.150:0.150:0.150))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.170:0.170:0.170) (0.150:0.150:0.150)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.115:0.115:0.115) (0.138:0.138:0.138)))
    (IOPATH (posedge S0) Y (0.168:0.168:0.168) (0.150:0.150:0.150))
    (IOPATH (negedge S0) Y (0.170:0.170:0.170) (0.151:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U454)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.153:0.153:0.153) (0.150:0.150:0.150))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.149:0.149:0.149) (0.148:0.148:0.148)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.113:0.113:0.113) (0.121:0.121:0.121)))
    (IOPATH (posedge S0) Y (0.164:0.164:0.164) (0.148:0.148:0.148))
    (IOPATH (negedge S0) Y (0.149:0.149:0.149) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U453)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.153:0.153:0.153) (0.150:0.150:0.150))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.200:0.200:0.200) (0.162:0.162:0.162)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.128:0.128:0.128) (0.159:0.159:0.159)))
    (IOPATH (posedge S0) Y (0.195:0.195:0.195) (0.162:0.162:0.162))
    (IOPATH (negedge S0) Y (0.200:0.200:0.200) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U452)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.127:0.128:0.128) (0.138:0.138:0.138))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.141:0.141:0.141) (0.137:0.137:0.137)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.104:0.104:0.104) (0.115:0.115:0.115)))
    (IOPATH (posedge S0) Y (0.149:0.149:0.149) (0.137:0.137:0.137))
    (IOPATH (negedge S0) Y (0.141:0.141:0.141) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U451)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.127:0.128:0.128) (0.138:0.138:0.138))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.200:0.200:0.200) (0.162:0.162:0.162)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.128:0.128:0.128) (0.159:0.159:0.159)))
    (IOPATH (posedge S0) Y (0.195:0.195:0.195) (0.162:0.162:0.162))
    (IOPATH (negedge S0) Y (0.200:0.200:0.200) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U450)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.164:0.164:0.164) (0.184:0.184:0.184))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.182:0.182:0.182) (0.155:0.155:0.155)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.121:0.121:0.121) (0.146:0.146:0.146)))
    (IOPATH (posedge S0) Y (0.180:0.180:0.180) (0.155:0.155:0.155))
    (IOPATH (negedge S0) Y (0.182:0.182:0.182) (0.156:0.156:0.156))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U449)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.179:0.179:0.179) (0.164:0.164:0.164))
    (IOPATH B Y (0.125:0.125:0.125) (0.130:0.130:0.130))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.143:0.143:0.143) (0.140:0.140:0.140)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.106:0.106:0.106) (0.116:0.116:0.116)))
    (IOPATH (posedge S0) Y (0.153:0.153:0.153) (0.140:0.140:0.140))
    (IOPATH (negedge S0) Y (0.143:0.143:0.143) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U448)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.152:0.152:0.152) (0.149:0.150:0.150))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.141:0.141:0.141) (0.137:0.137:0.137)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.104:0.104:0.104) (0.115:0.115:0.115)))
    (IOPATH (posedge S0) Y (0.149:0.149:0.149) (0.137:0.137:0.137))
    (IOPATH (negedge S0) Y (0.141:0.141:0.141) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U447)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.152:0.152:0.152) (0.149:0.150:0.150))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.200:0.200:0.200) (0.162:0.162:0.162)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.128:0.128:0.128) (0.159:0.159:0.159)))
    (IOPATH (posedge S0) Y (0.195:0.195:0.195) (0.162:0.162:0.162))
    (IOPATH (negedge S0) Y (0.200:0.200:0.200) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U446)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.288:0.288))
    (IOPATH B Y (0.303:0.303:0.303) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U445)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.140:0.156:0.156) (0.107:0.124:0.124))
    (IOPATH B Y (0.119:0.119:0.119) (0.076:0.076:0.076))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U444)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.184:0.196:0.196) (0.145:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U443)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.291:0.291))
    (IOPATH B Y (0.312:0.312:0.312) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U442)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.178:0.185:0.185) (0.195:0.208:0.208))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U441)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.141:0.154:0.154) (0.169:0.171:0.171))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U440)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.299:0.314:0.314) (0.247:0.267:0.267))
    (IOPATH B Y (0.303:0.303:0.303) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U439)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.318:0.318) (0.259:0.279:0.279))
    (IOPATH B Y (0.315:0.315:0.315) (0.349:0.349:0.349))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U438)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.298:0.311:0.311) (0.246:0.268:0.268))
    (IOPATH B Y (0.305:0.305:0.305) (0.282:0.282:0.282))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U437)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.296:0.296))
    (IOPATH B Y (0.294:0.294:0.294) (0.258:0.258:0.258))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U436)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.171:0.181:0.181) (0.194:0.196:0.196))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U435)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.108:0.123:0.123) (0.116:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U434)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.144:0.144) (0.096:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U433)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.305:0.317:0.317) (0.259:0.279:0.279))
    (IOPATH B Y (0.314:0.314:0.314) (0.345:0.345:0.345))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U432)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.148:0.148) (0.097:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U431)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.315:0.327:0.327) (0.276:0.294:0.294))
    (IOPATH B Y (0.314:0.314:0.314) (0.300:0.300:0.300))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U430)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.134:0.134) (0.096:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U429)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.172:0.178:0.178) (0.122:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U428)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.158:0.158) (0.099:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U427)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.126:0.126:0.126) (0.154:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U426)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.126:0.126:0.126) (0.155:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U425)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.122:0.122:0.122) (0.148:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U424)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.093:0.105:0.105) (0.076:0.085:0.085))
    (IOPATH B Y (0.112:0.112:0.112) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U423)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.187:0.187) (0.124:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U422)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.285:0.285:0.285) (0.243:0.243:0.243))
    (IOPATH B Y (0.312:0.312:0.312) (0.293:0.293:0.293))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U421)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.175:0.175:0.175) (0.155:0.155:0.155))
    (IOPATH B Y (0.199:0.199:0.199) (0.191:0.191:0.191))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U420)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.179:0.179:0.179) (0.164:0.164:0.164))
    (IOPATH B Y (0.127:0.128:0.128) (0.138:0.138:0.138))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.142:0.142:0.142) (0.139:0.139:0.139)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.105:0.105:0.105) (0.116:0.116:0.116)))
    (IOPATH (posedge S0) Y (0.151:0.151:0.151) (0.139:0.139:0.139))
    (IOPATH (negedge S0) Y (0.142:0.142:0.142) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U419)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.164:0.164:0.164))
    (IOPATH B Y (0.152:0.152:0.152) (0.149:0.150:0.150))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.143:0.143:0.143) (0.140:0.140:0.140)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.106:0.106:0.106) (0.116:0.116:0.116)))
    (IOPATH (posedge S0) Y (0.152:0.152:0.152) (0.140:0.140:0.140))
    (IOPATH (negedge S0) Y (0.143:0.143:0.143) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U418)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.179:0.179:0.179) (0.164:0.164:0.164))
    (IOPATH B Y (0.164:0.164:0.164) (0.184:0.184:0.184))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.143:0.143:0.143) (0.140:0.140:0.140)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.106:0.106:0.106) (0.116:0.116:0.116)))
    (IOPATH (posedge S0) Y (0.153:0.153:0.153) (0.140:0.140:0.140))
    (IOPATH (negedge S0) Y (0.143:0.143:0.143) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U417)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.131:0.131:0.131) (0.132:0.132:0.132))
    (IOPATH B Y (0.120:0.120:0.120) (0.130:0.130:0.130))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.151:0.151:0.151) (0.140:0.140:0.140)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.106:0.106:0.106) (0.124:0.124:0.124)))
    (IOPATH (posedge S0) Y (0.150:0.150:0.150) (0.140:0.140:0.140))
    (IOPATH (negedge S0) Y (0.151:0.151:0.151) (0.141:0.141:0.141))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U416)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.124:0.124) (0.129:0.129:0.129))
    (IOPATH B Y (0.121:0.121:0.121) (0.130:0.130:0.130))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.151:0.151:0.151) (0.140:0.140:0.140)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.106:0.106:0.106) (0.124:0.124:0.124)))
    (IOPATH (posedge S0) Y (0.150:0.150:0.150) (0.140:0.140:0.140))
    (IOPATH (negedge S0) Y (0.151:0.151:0.151) (0.141:0.141:0.141))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U415)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.136:0.136) (0.134:0.138:0.138))
    (IOPATH B Y (0.128:0.131:0.131) (0.136:0.137:0.137))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.151:0.151:0.151) (0.140:0.140:0.140)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.106:0.106:0.106) (0.124:0.124:0.124)))
    (IOPATH (posedge S0) Y (0.150:0.150:0.150) (0.140:0.140:0.140))
    (IOPATH (negedge S0) Y (0.151:0.151:0.151) (0.141:0.141:0.141))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U414)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.122:0.123:0.123) (0.127:0.127:0.127))
    (IOPATH B Y (0.128:0.130:0.130) (0.137:0.139:0.139))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.147:0.147:0.147) (0.146:0.146:0.146)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.112:0.112:0.112) (0.121:0.121:0.121)))
    (IOPATH (posedge S0) Y (0.160:0.160:0.160) (0.146:0.146:0.146))
    (IOPATH (negedge S0) Y (0.147:0.147:0.147) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U413)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.122:0.123:0.123) (0.127:0.127:0.127))
    (IOPATH B Y (0.144:0.146:0.146) (0.148:0.153:0.153))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.161:0.161:0.161) (0.147:0.147:0.147)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.112:0.112:0.112) (0.132:0.132:0.132)))
    (IOPATH (posedge S0) Y (0.160:0.160:0.160) (0.147:0.147:0.147))
    (IOPATH (negedge S0) Y (0.161:0.161:0.161) (0.147:0.147:0.147))
    )
  )
)
(CELL
  (CELLTYPE "AND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U412)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.088:0.091:0.091) (0.096:0.102:0.102))
    (IOPATH B Y (0.081:0.081:0.081) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U411)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.172:0.172:0.172) (0.173:0.173:0.173))
    (IOPATH B Y (0.169:0.170:0.170) (0.176:0.176:0.176))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.180:0.180:0.180) (0.172:0.172:0.172)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.134:0.134:0.134) (0.156:0.156:0.156)))
    (IOPATH (posedge S0) Y (0.179:0.179:0.179) (0.172:0.172:0.172))
    (IOPATH (negedge S0) Y (0.180:0.180:0.180) (0.173:0.173:0.173))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U410)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.188:0.197:0.197) (0.132:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U409)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.276:0.296:0.296) (0.279:0.294:0.294))
    (IOPATH B Y (0.281:0.281:0.281) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U408)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.120:0.120:0.120) (0.144:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U407)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.204:0.220:0.220) (0.169:0.189:0.189))
    (IOPATH B Y (0.187:0.187:0.187) (0.163:0.163:0.163))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U406)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.169:0.169:0.169) (0.170:0.170:0.170))
    (IOPATH B Y (0.167:0.167:0.167) (0.173:0.173:0.173))
    ( COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.170:0.170:0.170)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.132:0.132:0.132) (0.147:0.147:0.147)))
    (IOPATH (posedge S0) Y (0.177:0.177:0.177) (0.170:0.170:0.170))
    (IOPATH (negedge S0) Y (0.170:0.170:0.170) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U405)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.156:0.156:0.156) (0.201:0.202:0.202))
    (IOPATH B Y (0.165:0.166:0.166) (0.209:0.209:0.209))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U404)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.153:0.153) (0.156:0.164:0.164))
    (IOPATH B Y (0.136:0.138:0.138) (0.158:0.167:0.167))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U403)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.187:0.188:0.188) (0.095:0.095:0.095))
    (IOPATH B Y (0.192:0.194:0.194) (0.099:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U402)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.172:0.172:0.172) (0.174:0.174:0.174))
    (IOPATH B Y (0.171:0.174:0.174) (0.185:0.190:0.190))
    ( COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.173:0.173:0.173)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.135:0.135:0.135) (0.150:0.150:0.150)))
    (IOPATH (posedge S0) Y (0.180:0.180:0.180) (0.173:0.173:0.173))
    (IOPATH (negedge S0) Y (0.173:0.173:0.173) (0.167:0.167:0.167))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U401)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.169:0.169:0.169) (0.170:0.170:0.170))
    (IOPATH B Y (0.168:0.171:0.171) (0.182:0.187:0.187))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.174:0.174:0.174) (0.167:0.167:0.167)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.130:0.130:0.130) (0.151:0.151:0.151)))
    (IOPATH (posedge S0) Y (0.173:0.173:0.173) (0.167:0.167:0.167))
    (IOPATH (negedge S0) Y (0.174:0.174:0.174) (0.168:0.168:0.168))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U400)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.169:0.169:0.169) (0.170:0.170:0.170))
    (IOPATH B Y (0.167:0.167:0.167) (0.173:0.173:0.173))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.174:0.174:0.174) (0.167:0.167:0.167)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.130:0.130:0.130) (0.151:0.151:0.151)))
    (IOPATH (posedge S0) Y (0.173:0.173:0.173) (0.167:0.167:0.167))
    (IOPATH (negedge S0) Y (0.174:0.174:0.174) (0.168:0.168:0.168))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U399)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.159:0.159:0.159) (0.159:0.159:0.159))
    (IOPATH B Y (0.158:0.160:0.160) (0.171:0.175:0.175))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.160:0.160:0.160) (0.159:0.159:0.159)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.123:0.123:0.123) (0.136:0.136:0.136)))
    (IOPATH (posedge S0) Y (0.168:0.168:0.168) (0.159:0.159:0.159))
    (IOPATH (negedge S0) Y (0.160:0.160:0.160) (0.153:0.153:0.153))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U398)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.197:0.197:0.197) (0.116:0.117:0.117))
    (IOPATH B Y (0.200:0.200:0.200) (0.121:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U397)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.187:0.188:0.188) (0.095:0.095:0.095))
    (IOPATH B Y (0.198:0.199:0.199) (0.120:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U396)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.152:0.152:0.152))
    (IOPATH B Y (0.151:0.154:0.154) (0.163:0.168:0.168))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.153:0.153:0.153) (0.151:0.151:0.151)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.115:0.115:0.115) (0.128:0.128:0.128)))
    (IOPATH (posedge S0) Y (0.160:0.160:0.160) (0.151:0.151:0.151))
    (IOPATH (negedge S0) Y (0.153:0.153:0.153) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U395)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U394)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.169:0.169:0.169) (0.170:0.170:0.170))
    (IOPATH B Y (0.168:0.171:0.171) (0.182:0.187:0.187))
    ( COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.170:0.170:0.170)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.132:0.132:0.132) (0.147:0.147:0.147)))
    (IOPATH (posedge S0) Y (0.177:0.177:0.177) (0.170:0.170:0.170))
    (IOPATH (negedge S0) Y (0.170:0.170:0.170) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U393)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.060:0.062:0.062) (0.045:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U392)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.069:0.070:0.070) (0.053:0.053:0.053))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U391)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.139:0.139) (0.141:0.142:0.142))
    (IOPATH B Y (0.161:0.161:0.161) (0.151:0.156:0.156))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.151:0.151:0.151) (0.149:0.149:0.149)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.113:0.113:0.113) (0.127:0.127:0.127)))
    (IOPATH (posedge S0) Y (0.157:0.157:0.157) (0.149:0.149:0.149))
    (IOPATH (negedge S0) Y (0.151:0.151:0.151) (0.144:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U390)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.094:0.094:0.094) (0.067:0.067:0.067))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U389)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.143:0.143) (0.189:0.190:0.190))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.206:0.206))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U388)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.196:0.196:0.196) (0.199:0.199:0.199))
    (IOPATH B Y (0.195:0.197:0.197) (0.211:0.216:0.216))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.199:0.199:0.199) (0.205:0.205:0.205)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.164:0.164:0.164) (0.178:0.178:0.178)))
    (IOPATH (posedge S0) Y (0.212:0.212:0.212) (0.205:0.205:0.205))
    (IOPATH (negedge S0) Y (0.199:0.199:0.199) (0.195:0.195:0.195))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U387)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.148:0.149:0.149) (0.192:0.193:0.193))
    (IOPATH B Y (0.156:0.157:0.157) (0.202:0.204:0.204))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U386)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.144:0.144) (0.193:0.194:0.194))
    (IOPATH B Y (0.153:0.154:0.154) (0.201:0.202:0.202))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U385)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.156:0.156:0.156) (0.201:0.202:0.202))
    (IOPATH B Y (0.158:0.158:0.158) (0.203:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U384)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.228:0.228:0.228) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.230:0.230:0.230) (0.112:0.112:0.112))
    (IOPATH B0 Y (0.252:0.252:0.252) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.254:0.254:0.254) (0.128:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U383)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.160:0.160:0.160) (0.225:0.225:0.225))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.166:0.166:0.166) (0.257:0.257:0.257))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U382)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.148:0.148:0.148) (0.214:0.214:0.214))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.197:0.197:0.197) (0.298:0.298:0.298))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U381)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.081:0.081) (0.080:0.080:0.080))
    (IOPATH B Y (0.076:0.076:0.076) (0.056:0.056:0.056))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U380)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.137:0.142:0.142) (0.114:0.114:0.114))
    (IOPATH B Y (0.138:0.138:0.138) (0.090:0.090:0.090))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U379)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.164:0.165:0.165) (0.100:0.101:0.101))
    (IOPATH B Y (0.167:0.168:0.168) (0.106:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U378)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.143:0.143) (0.157:0.158:0.158))
    (IOPATH B Y (0.118:0.119:0.119) (0.149:0.149:0.149))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.141:0.141:0.141) (0.157:0.157:0.157)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.101:0.101:0.101) (0.133:0.133:0.133)))
    (IOPATH (posedge S0) Y (0.148:0.148:0.148) (0.157:0.157:0.157))
    (IOPATH (negedge S0) Y (0.141:0.141:0.141) (0.151:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U377)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.067:0.068:0.068) (0.045:0.046:0.046))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U376)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.174:0.174:0.174) (0.213:0.214:0.214))
    (IOPATH B Y (0.184:0.184:0.184) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U375)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.137:0.138:0.138) (0.185:0.186:0.186))
    (IOPATH B Y (0.153:0.154:0.154) (0.201:0.201:0.201))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U374)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.141:0.150:0.150) (0.129:0.131:0.131))
    (IOPATH B Y (0.154:0.173:0.173) (0.116:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U373)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.160:0.160:0.160) (0.204:0.205:0.205))
    (IOPATH B Y (0.169:0.170:0.170) (0.211:0.212:0.212))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U372)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.141:0.142:0.142) (0.088:0.089:0.089))
    (IOPATH B Y (0.144:0.146:0.146) (0.095:0.095:0.095))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U371)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.079:0.079) (0.066:0.066:0.066))
    (IOPATH B Y (0.074:0.074:0.074) (0.056:0.056:0.056))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U370)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.137:0.143:0.143) (0.094:0.097:0.097))
    (IOPATH B Y (0.123:0.123:0.123) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U369)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.101:0.105:0.105) (0.079:0.080:0.080))
    (IOPATH B Y (0.120:0.123:0.123) (0.092:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U368)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U367)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.094:0.094:0.094) (0.082:0.082:0.082))
    (IOPATH B Y (0.180:0.180:0.180) (0.136:0.136:0.136))
    (IOPATH C Y (0.118:0.118:0.118) (0.095:0.095:0.095))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U366)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.194:0.194:0.194) (0.233:0.233:0.233))
    (IOPATH A1 Y (0.192:0.192:0.192) (0.409:0.409:0.409))
    (IOPATH B0 Y (0.212:0.212:0.212) (0.265:0.265:0.265))
    (IOPATH B1 Y (0.189:0.189:0.189) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "NAND2BX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U365)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.153:0.153:0.153) (0.162:0.163:0.163))
    (IOPATH B Y (0.126:0.146:0.146) (0.092:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U364)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.081:0.088:0.088) (0.090:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U363)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.141:0.141:0.141) (0.127:0.127:0.127))
    (IOPATH B Y (0.123:0.123:0.123) (0.121:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U362)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.146:0.146:0.146) (0.156:0.156:0.156))
    (IOPATH B Y (0.126:0.126:0.126) (0.146:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "AND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U361)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.135:0.135:0.135) (0.148:0.148:0.148))
    (IOPATH B Y (0.116:0.116:0.116) (0.140:0.140:0.140))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U360)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.178:0.178:0.178) (0.222:0.222:0.222))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.385:0.385:0.385))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.254:0.254:0.254))
    (IOPATH B1 Y (0.183:0.183:0.183) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U359)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.178:0.178:0.178) (0.222:0.222:0.222))
    (IOPATH A1 Y (0.176:0.176:0.176) (0.385:0.385:0.385))
    (IOPATH B0 Y (0.196:0.196:0.196) (0.254:0.254:0.254))
    (IOPATH B1 Y (0.171:0.171:0.171) (0.253:0.253:0.253))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U358)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.179:0.179:0.179) (0.225:0.225:0.225))
    (IOPATH A1 Y (0.155:0.155:0.155) (0.219:0.219:0.219))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.256:0.256:0.256))
    (IOPATH B1 Y (0.188:0.188:0.188) (0.272:0.272:0.272))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U357)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.088:0.088) (0.062:0.067:0.067))
    (IOPATH B Y (0.091:0.092:0.092) (0.067:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "NAND2BX2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U356)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.125:0.125:0.125) (0.164:0.164:0.164))
    (IOPATH B Y (0.071:0.071:0.071) (0.054:0.054:0.054))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U355)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.083:0.091:0.091) (0.063:0.068:0.068))
    (IOPATH B Y (0.098:0.100:0.100) (0.072:0.073:0.073))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U354)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.153:0.153:0.153) (0.085:0.085:0.085)))
    (COND B == 1'b0 (IOPATH A Y (0.139:0.140:0.140) (0.126:0.126:0.126)))
    (IOPATH (posedge A) Y (0.154:0.155:0.155) (0.128:0.128:0.128))
    (IOPATH (negedge A) Y (0.153:0.153:0.153) (0.126:0.126:0.126))
    (COND A == 1'b1 (IOPATH B Y (0.181:0.181:0.181) (0.111:0.111:0.111)))
    (COND A == 1'b0 (IOPATH B Y (0.179:0.179:0.179) (0.152:0.152:0.152)))
    (IOPATH B Y (0.181:0.181:0.181) (0.152:0.152:0.152))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U353)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.168:0.172:0.172) (0.102:0.105:0.105)))
    (COND B == 1'b0 (IOPATH A Y (0.158:0.161:0.161) (0.143:0.148:0.148)))
    (IOPATH (posedge A) Y (0.176:0.179:0.179) (0.152:0.156:0.156))
    (IOPATH (negedge A) Y (0.168:0.172:0.172) (0.143:0.148:0.148))
    (COND A == 1'b1 (IOPATH B Y (0.182:0.182:0.182) (0.111:0.111:0.111)))
    (COND A == 1'b0 (IOPATH B Y (0.179:0.179:0.179) (0.152:0.152:0.152)))
    (IOPATH B Y (0.182:0.182:0.182) (0.152:0.152:0.152))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U352)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.100:0.100:0.100) (0.107:0.107:0.107)))
    (COND B == 1'b0 (IOPATH A Y (0.109:0.109:0.109) (0.060:0.060:0.060)))
    (IOPATH A Y (0.109:0.109:0.109) (0.107:0.107:0.107))
    (COND A == 1'b1 (IOPATH B Y (0.141:0.141:0.141) (0.120:0.120:0.120)))
    (COND A == 1'b0 (IOPATH B Y (0.131:0.132:0.132) (0.090:0.090:0.090)))
    (IOPATH (posedge B) Y (0.142:0.142:0.142) (0.126:0.126:0.126))
    (IOPATH (negedge B) Y (0.137:0.137:0.137) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U351)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.083:0.083) (0.054:0.062:0.062))
    (IOPATH B Y (0.086:0.090:0.090) (0.059:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U350)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.060:0.060) (0.066:0.066:0.066))
    (IOPATH B Y (0.062:0.065:0.065) (0.063:0.064:0.064))
    (IOPATH C Y (0.073:0.080:0.080) (0.073:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U349)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.114:0.114:0.114) (0.082:0.082:0.082))
    (IOPATH B Y (0.091:0.095:0.095) (0.067:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U348)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.064:0.064:0.064) (0.049:0.049:0.049))
    (IOPATH B Y (0.079:0.085:0.085) (0.062:0.062:0.062))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U347)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.090:0.090:0.090) (0.088:0.088:0.088))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U346)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.197:0.198:0.198))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U345)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.102:0.102:0.102) (0.086:0.086:0.086))
    (IOPATH B Y (0.102:0.102:0.102) (0.083:0.083:0.083))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U344)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.102:0.102:0.102) (0.151:0.152:0.152))
    (IOPATH B Y (0.110:0.111:0.111) (0.160:0.161:0.161))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U343)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.162:0.162:0.162) (0.177:0.177:0.177))
    (IOPATH B Y (0.183:0.186:0.186) (0.198:0.209:0.209))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.191:0.191:0.191) (0.200:0.200:0.200)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.151:0.151:0.151) (0.172:0.172:0.172)))
    (IOPATH (posedge S0) Y (0.201:0.201:0.201) (0.200:0.200:0.200))
    (IOPATH (negedge S0) Y (0.191:0.191:0.191) (0.193:0.193:0.193))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U342)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.156:0.156:0.156) (0.201:0.202:0.202))
    (IOPATH B Y (0.165:0.166:0.166) (0.209:0.209:0.209))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U341)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.150:0.150:0.150) (0.154:0.154:0.154))
    (IOPATH B Y (0.148:0.148:0.148) (0.157:0.157:0.157))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.154:0.154:0.154) (0.158:0.158:0.158)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.114:0.114:0.114) (0.131:0.131:0.131)))
    (IOPATH (posedge S0) Y (0.161:0.161:0.161) (0.158:0.158:0.158))
    (IOPATH (negedge S0) Y (0.154:0.154:0.154) (0.152:0.152:0.152))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U340)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.179:0.179:0.179) (0.181:0.181:0.181))
    (IOPATH B Y (0.178:0.181:0.181) (0.193:0.198:0.198))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.180:0.180:0.180) (0.181:0.181:0.181)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.143:0.143:0.143) (0.158:0.158:0.158)))
    (IOPATH (posedge S0) Y (0.188:0.188:0.188) (0.181:0.181:0.181))
    (IOPATH (negedge S0) Y (0.180:0.180:0.180) (0.175:0.175:0.175))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U339)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.157:0.157) (0.202:0.203:0.203))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U338)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.144:0.144) (0.193:0.194:0.194))
    (IOPATH B Y (0.153:0.154:0.154) (0.201:0.201:0.201))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U337)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.176:0.179:0.179) (0.192:0.196:0.196))
    (IOPATH B Y (0.175:0.177:0.177) (0.195:0.199:0.199))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.179:0.179:0.179) (0.187:0.187:0.187)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.140:0.140:0.140) (0.160:0.160:0.160)))
    (IOPATH (posedge S0) Y (0.187:0.187:0.187))
    (IOPATH (negedge S0) Y (0.179:0.179:0.179) (0.181:0.181:0.181))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U336)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.116:0.117:0.117) (0.164:0.164:0.164))
    (IOPATH B Y (0.115:0.115:0.115) (0.165:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U335)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.137:0.137:0.137) (0.149:0.149:0.149))
    (IOPATH B Y (0.152:0.155:0.155) (0.170:0.174:0.174))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.155:0.155:0.155) (0.159:0.159:0.159)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.114:0.114:0.114) (0.133:0.133:0.133)))
    (IOPATH (posedge S0) Y (0.161:0.161:0.161) (0.159:0.159:0.159))
    (IOPATH (negedge S0) Y (0.155:0.155:0.155) (0.154:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U334)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.104:0.105:0.105) (0.154:0.154:0.154))
    (IOPATH B Y (0.126:0.126:0.126) (0.169:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U333)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.154:0.154:0.154) (0.163:0.163:0.163))
    (IOPATH B Y (0.168:0.171:0.171) (0.182:0.187:0.187))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.178:0.178:0.178) (0.169:0.169:0.169)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.132:0.132:0.132) (0.154:0.154:0.154)))
    (IOPATH (posedge S0) Y (0.176:0.176:0.176) (0.169:0.169:0.169))
    (IOPATH (negedge S0) Y (0.178:0.178:0.178) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U332)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.143:0.143:0.143) (0.189:0.190:0.190))
    (IOPATH B Y (0.159:0.159:0.159) (0.204:0.205:0.205))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U331)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.228:0.228:0.228) (0.140:0.140:0.140))
    (IOPATH A1 Y (0.228:0.228:0.228) (0.112:0.112:0.112))
    (IOPATH B0 Y (0.252:0.252:0.252) (0.157:0.157:0.157))
    (IOPATH B1 Y (0.258:0.258:0.258) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U330)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.116:0.116:0.116) (0.104:0.104:0.104))
    (IOPATH B Y (0.103:0.103:0.103) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "OR2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U329)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.072:0.073:0.073) (0.109:0.109:0.109))
    (IOPATH B Y (0.076:0.077:0.077) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "OR2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U328)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.100:0.100:0.100) (0.132:0.132:0.132))
    (IOPATH B Y (0.094:0.110:0.110) (0.129:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U327)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.108:0.108:0.108))
    (IOPATH B Y (0.107:0.107:0.107) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U326)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.082:0.083:0.083) (0.053:0.053:0.053))
    (IOPATH B Y (0.083:0.083:0.083) (0.045:0.046:0.046))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U325)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.063:0.064:0.064) (0.062:0.062:0.062))
    (IOPATH B Y (0.076:0.097:0.097) (0.067:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U324)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.158:0.158:0.158) (0.103:0.103:0.103))
    (IOPATH A1 Y (0.154:0.154:0.154) (0.080:0.080:0.080))
    (IOPATH B0 Y (0.178:0.178:0.178) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.177:0.177:0.177) (0.083:0.083:0.083))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U323)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.179:0.179:0.179) (0.115:0.115:0.115))
    (IOPATH A1 Y (0.175:0.175:0.175) (0.088:0.088:0.088))
    (IOPATH B0 Y (0.199:0.199:0.199) (0.136:0.136:0.136))
    (IOPATH B1 Y (0.202:0.202:0.202) (0.108:0.108:0.108))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U322)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.158:0.158:0.158) (0.103:0.103:0.103))
    (IOPATH A1 Y (0.155:0.155:0.155) (0.080:0.080:0.080))
    (IOPATH B0 Y (0.178:0.178:0.178) (0.125:0.125:0.125))
    (IOPATH B1 Y (0.177:0.177:0.177) (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "OR2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U321)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.082:0.083:0.083) (0.117:0.117:0.117))
    (IOPATH B Y (0.088:0.089:0.089) (0.127:0.128:0.128))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U320)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.102:0.102:0.102) (0.091:0.091:0.091))
    (IOPATH B Y (0.093:0.093:0.093) (0.062:0.062:0.062))
    )
  )
)
(CELL
  (CELLTYPE "OR2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U319)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.079:0.079) (0.114:0.115:0.115))
    (IOPATH B Y (0.085:0.086:0.086) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U318)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.165:0.166:0.166) (0.100:0.101:0.101))
    (IOPATH B Y (0.162:0.163:0.163) (0.087:0.089:0.089))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U317)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.168:0.169:0.169) (0.205:0.206:0.206))
    (IOPATH B Y (0.184:0.184:0.184) (0.221:0.222:0.222))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U316)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.157:0.157) (0.186:0.186:0.186))
    (IOPATH B Y (0.158:0.158:0.158) (0.191:0.191:0.191))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.174:0.174:0.174) (0.188:0.188:0.188)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.125:0.125:0.125) (0.171:0.171:0.171)))
    (IOPATH (posedge S0) Y (0.172:0.172:0.172) (0.188:0.188:0.188))
    (IOPATH (negedge S0) Y (0.174:0.174:0.174) (0.189:0.189:0.189))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U315)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.195:0.196:0.196) (0.115:0.116:0.116))
    (IOPATH B Y (0.198:0.199:0.199) (0.120:0.121:0.121))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U314)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.107:0.108:0.108) (0.156:0.157:0.157))
    (IOPATH B Y (0.128:0.129:0.129) (0.172:0.172:0.172))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U313)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.041:0.041) (0.031:0.031:0.031))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U312)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.145:0.146:0.146) (0.078:0.079:0.079))
    (IOPATH B Y (0.150:0.151:0.151) (0.083:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U311)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.083:0.084:0.084) (0.060:0.060:0.060))
    )
  )
)
(CELL
  (CELLTYPE "OR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U310)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.118:0.118:0.118) (0.165:0.166:0.166))
    (IOPATH B Y (0.116:0.117:0.117) (0.166:0.167:0.167))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U309)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.190:0.190:0.190) (0.247:0.247:0.247))
    (IOPATH A1 Y (0.165:0.165:0.165) (0.229:0.229:0.229))
    (IOPATH B0 Y (0.216:0.216:0.216) (0.272:0.272:0.272))
    (IOPATH B1 Y (0.178:0.178:0.178) (0.260:0.260:0.260))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U308)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.051:0.051:0.051) (0.063:0.063:0.063))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U307)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.071:0.071:0.071) (0.055:0.055:0.055))
    (IOPATH B Y (0.075:0.075:0.075) (0.058:0.058:0.058))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U306)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.100:0.100:0.100) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U305)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.088:0.088:0.088) (0.059:0.059:0.059))
    (IOPATH B Y (0.051:0.051:0.051) (0.039:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U304)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.066:0.066:0.066) (0.082:0.082:0.082))
    )
  )
)
(CELL
  (CELLTYPE "OAI31X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U303)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.132:0.147:0.147) (0.064:0.070:0.070))
    (IOPATH A1 Y (0.211:0.211:0.211) (0.110:0.110:0.110))
    (IOPATH A2 Y (0.167:0.167:0.167) (0.079:0.079:0.079))
    (IOPATH B0 Y (0.134:0.134:0.134) (0.118:0.118:0.118))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U302)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U301)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U300)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.121:0.121:0.121) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U299)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.121:0.121:0.121) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U298)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.104:0.104:0.104) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U297)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.045:0.045:0.045) (0.059:0.059:0.059))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U296)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.093:0.093:0.093) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U295)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.093:0.093:0.093) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U294)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.093:0.093:0.093) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U293)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.093:0.093:0.093) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U292)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.048:0.048:0.048) (0.062:0.062:0.062))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U291)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.120:0.120:0.120) (0.142:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U290)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.120:0.120:0.120) (0.142:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U289)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U288)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.047:0.047:0.047) (0.059:0.059:0.059))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U287)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.057:0.057:0.057) (0.040:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U286)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.048:0.048:0.048) (0.059:0.059:0.059))
    )
  )
)
(CELL
  (CELLTYPE "NAND2BX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U285)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.106:0.107:0.107) (0.106:0.106:0.106))
    (IOPATH B Y (0.106:0.114:0.114) (0.085:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U284)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.098:0.098:0.098) (0.058:0.058:0.058)))
    ( COND B == 1'b0 (IOPATH A Y (0.095:0.095:0.095)))
    (IOPATH A Y (0.099:0.099:0.099) (0.095:0.095:0.095))
    (COND A == 1'b1 (IOPATH B Y (0.128:0.138:0.138) (0.087:0.091:0.091)))
    (COND A == 1'b0 (IOPATH B Y (0.131:0.133:0.133) (0.121:0.130:0.130)))
    (IOPATH (posedge B) Y (0.136:0.141:0.141) (0.129:0.134:0.134))
    (IOPATH (negedge B) Y (0.128:0.138:0.138) (0.121:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U283)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.071:0.071:0.071))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U282)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.044:0.044:0.044) (0.053:0.053:0.053))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U281)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.092:0.092:0.092) (0.085:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U280)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.081:0.081:0.081) (0.084:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U279)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.080:0.080:0.080) (0.084:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U278)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.087:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U277)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.083:0.083:0.083) (0.086:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U276)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.084:0.084) (0.086:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U275)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.083:0.083:0.083) (0.086:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U274)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U273)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.077:0.077) (0.081:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U272)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.100:0.100:0.100) (0.095:0.095:0.095))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U271)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.107:0.107:0.107) (0.104:0.104:0.104))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U270)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U269)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.088:0.088:0.088) (0.092:0.092:0.092))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U268)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.111:0.111) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U267)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U266)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.097:0.097) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U265)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.119:0.119:0.119) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U264)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.097:0.097) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U263)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.064:0.064:0.064) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U262)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.067:0.067:0.067) (0.083:0.083:0.083))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U261)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.066:0.066:0.066) (0.082:0.082:0.082))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U260)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.102:0.102:0.102) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U259)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.118:0.118:0.118) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U258)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.043:0.043:0.043) (0.031:0.031:0.031))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U257)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.043:0.043) (0.060:0.060:0.060))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U256)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "OAI2BB2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U255)
  (DELAY
    (ABSOLUTE
    (IOPATH B0 Y (0.123:0.123:0.123) (0.071:0.071:0.071))
    (IOPATH B1 Y (0.091:0.091:0.091) (0.059:0.059:0.059))
    (IOPATH A0N Y (0.139:0.139:0.139) (0.139:0.139:0.139))
    (IOPATH A1N Y (0.110:0.110:0.110) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U254)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.080:0.080:0.080) (0.058:0.058:0.058))
    (IOPATH B Y (0.044:0.044:0.044) (0.034:0.034:0.034))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U253)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.083:0.089:0.089) (0.065:0.084:0.084))
    (IOPATH B Y (0.094:0.095:0.095) (0.079:0.090:0.090))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U252)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.110:0.110:0.110) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U251)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.109:0.109:0.109) (0.075:0.075:0.075))
    )
  )
)
(CELL
  (CELLTYPE "NOR2BX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U250)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.119:0.119:0.119) (0.101:0.101:0.101))
    (IOPATH B Y (0.088:0.088:0.088) (0.048:0.048:0.048))
    )
  )
)
(CELL
  (CELLTYPE "AO21X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U249)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.128:0.128:0.128) (0.184:0.185:0.185))
    (IOPATH A1 Y (0.154:0.154:0.154) (0.251:0.251:0.251))
    (IOPATH B0 Y (0.143:0.143:0.143) (0.275:0.275:0.275))
    )
  )
)
(CELL
  (CELLTYPE "AO21X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U248)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.111:0.111:0.111) (0.125:0.125:0.125))
    (IOPATH A1 Y (0.159:0.159:0.159) (0.185:0.185:0.185))
    (IOPATH B0 Y (0.133:0.133:0.133) (0.209:0.209:0.209))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U247)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.081:0.082:0.082) (0.105:0.106:0.106))
    (IOPATH B Y (0.088:0.089:0.089) (0.114:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U246)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.064:0.070:0.070) (0.050:0.055:0.055))
    (IOPATH B Y (0.071:0.076:0.076) (0.058:0.063:0.063))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U245)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.124:0.124:0.124) (0.143:0.143:0.143))
    (IOPATH A1 Y (0.102:0.102:0.102) (0.142:0.142:0.142))
    (IOPATH B0 Y (0.142:0.142:0.142) (0.165:0.165:0.165))
    (IOPATH B1 Y (0.148:0.148:0.148) (0.186:0.186:0.186))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U244)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.133:0.133) (0.122:0.122:0.122))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U243)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.076:0.076:0.076) (0.086:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U242)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.100:0.104:0.104) (0.087:0.088:0.088))
    (IOPATH B Y (0.075:0.090:0.090) (0.054:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "AND2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U241)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.215:0.218:0.218) (0.161:0.163:0.163))
    (IOPATH B Y (0.221:0.221:0.221) (0.228:0.228:0.228))
    )
  )
)
(CELL
  (CELLTYPE "AND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U240)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.365:0.365:0.365) (0.279:0.279:0.279))
    (IOPATH B Y (0.366:0.366:0.366) (0.283:0.283:0.283))
    )
  )
)
(CELL
  (CELLTYPE "MX2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U239)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.164:0.164:0.164) (0.166:0.166:0.166))
    (IOPATH B Y (0.165:0.165:0.165) (0.171:0.171:0.171))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.212:0.212:0.212) (0.160:0.160:0.160)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.149:0.149:0.149) (0.163:0.163:0.163)))
    (IOPATH (posedge S0) Y (0.210:0.210:0.210) (0.162:0.162:0.162))
    (IOPATH (negedge S0) Y (0.212:0.212:0.212) (0.163:0.163:0.163))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U238)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.061:0.061:0.061) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U237)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.044:0.044:0.044) (0.063:0.063:0.063))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U236)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.057:0.057:0.057) (0.072:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U235)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.057:0.057:0.057) (0.072:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U234)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.064:0.064:0.064) (0.052:0.052:0.052))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U233)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.054:0.054:0.054) (0.039:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U232)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.041:0.041) (0.055:0.055:0.055))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U231)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.092:0.092:0.092) (0.069:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U230)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.092:0.092:0.092) (0.069:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U229)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.052:0.052:0.052) (0.037:0.037:0.037))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U228)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.113:0.113) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U227)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.113:0.113) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U226)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.114:0.114:0.114) (0.127:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U225)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.117:0.117) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U224)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.117:0.117) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U223)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.107:0.107:0.107) (0.144:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U222)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.063:0.063:0.063) (0.071:0.071:0.071))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U221)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.059:0.059:0.059) (0.068:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U220)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.064:0.083:0.083) (0.066:0.073:0.073))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U219)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.028:0.028:0.028) (0.036:0.036:0.036))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U218)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.101:0.101:0.101) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "NAND2BX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U217)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.102:0.102:0.102) (0.103:0.103:0.103))
    (IOPATH B Y (0.101:0.109:0.109) (0.080:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "BUFX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U216)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.122:0.122:0.122) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U215)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.095:0.095:0.095) (0.063:0.063:0.063))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U214)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.032:0.032:0.032) (0.023:0.023:0.023))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U213)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.086:0.086) (0.089:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U212)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.110:0.110:0.110) (0.115:0.115:0.115))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U211)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.214:0.221:0.221) (0.228:0.237:0.237))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U210)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.214:0.221:0.221) (0.228:0.237:0.237))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U209)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.098:0.100:0.100) (0.099:0.108:0.108))
    (IOPATH B Y (0.111:0.113:0.113) (0.123:0.127:0.127))
    )
  )
)
(CELL
  (CELLTYPE "AND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U208)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.196:0.207:0.207) (0.183:0.202:0.202))
    (IOPATH B Y (0.188:0.188:0.188) (0.196:0.196:0.196))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U207)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.122:0.122:0.122) (0.116:0.116:0.116))
    )
  )
)
(CELL
  (CELLTYPE "AND4X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U206)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.163:0.163:0.163) (0.166:0.166:0.166))
    (IOPATH B Y (0.198:0.198:0.198) (0.229:0.229:0.229))
    (IOPATH C Y (0.158:0.158:0.158) (0.160:0.160:0.160))
    (IOPATH D Y (0.185:0.185:0.185) (0.254:0.254:0.254))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U205)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.113:0.113) (0.114:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U204)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.142:0.142:0.142) (0.145:0.145:0.145))
    (IOPATH B Y (0.142:0.145:0.145) (0.158:0.162:0.162))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.156:0.156:0.156) (0.150:0.150:0.150)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.107:0.107:0.107) (0.130:0.130:0.130)))
    (IOPATH (posedge S0) Y (0.154:0.154:0.154) (0.150:0.150:0.150))
    (IOPATH (negedge S0) Y (0.156:0.156:0.156) (0.151:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U203)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.094:0.095:0.095) (0.096:0.096:0.096))
    (IOPATH B Y (0.092:0.097:0.097) (0.088:0.088:0.088))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.076:0.076:0.076) (0.096:0.096:0.096)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.077:0.077:0.077) (0.047:0.047:0.047)))
    (IOPATH (posedge S0) Y (0.078:0.078:0.078) (0.094:0.094:0.094))
    (IOPATH (negedge S0) Y (0.079:0.079:0.079) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "MX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U202)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.125:0.126:0.126) (0.138:0.139:0.139))
    (IOPATH B Y (0.148:0.148:0.148) (0.167:0.167:0.167))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.180:0.180:0.180) (0.149:0.149:0.149)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.114:0.114:0.114) (0.142:0.142:0.142)))
    (IOPATH (posedge S0) Y (0.178:0.178:0.178) (0.149:0.149:0.149))
    (IOPATH (negedge S0) Y (0.180:0.180:0.180) (0.150:0.150:0.150))
    )
  )
)
(CELL
  (CELLTYPE "MX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U201)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.119:0.119:0.119) (0.133:0.133:0.133))
    (IOPATH B Y (0.125:0.126:0.126) (0.153:0.153:0.153))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.174:0.174:0.174) (0.144:0.144:0.144)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.108:0.108:0.108) (0.137:0.137:0.137)))
    (IOPATH (posedge S0) Y (0.172:0.172:0.172) (0.144:0.144:0.144))
    (IOPATH (negedge S0) Y (0.174:0.174:0.174) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "MX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U200)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.175:0.175:0.175) (0.171:0.171:0.171))
    (IOPATH B Y (0.174:0.176:0.176) (0.186:0.191:0.191))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.203:0.203:0.203) (0.162:0.162:0.162)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.145:0.145:0.145) (0.155:0.155:0.155)))
    (IOPATH (posedge S0) Y (0.202:0.202:0.202) (0.162:0.162:0.162))
    (IOPATH (negedge S0) Y (0.203:0.203:0.203) (0.163:0.163:0.163))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U199)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.093:0.109:0.109) (0.078:0.084:0.084))
    (IOPATH B Y (0.142:0.142:0.142) (0.098:0.098:0.098))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U198)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.068:0.068:0.068) (0.047:0.048:0.048))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U197)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.052:0.056:0.056) (0.059:0.060:0.060))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U196)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.121:0.123:0.123) (0.143:0.149:0.149))
    (IOPATH B Y (0.111:0.115:0.115) (0.137:0.146:0.146))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.139:0.139:0.139) (0.143:0.143:0.143)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.090:0.090:0.090) (0.125:0.125:0.125)))
    (IOPATH (posedge S0) Y (0.137:0.137:0.137) (0.143:0.143:0.143))
    (IOPATH (negedge S0) Y (0.139:0.139:0.139) (0.144:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U195)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.173:0.173:0.173) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U194)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.174:0.174:0.174) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U193)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.174:0.174:0.174) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U192)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.174:0.174:0.174) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U191)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.137:0.137:0.137) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U190)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.130:0.130) (0.125:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U189)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.094:0.094) (0.069:0.081:0.081))
    (IOPATH B Y (0.105:0.105:0.105) (0.075:0.075:0.075))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U188)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.090:0.090) (0.060:0.064:0.064))
    )
  )
)
(CELL
  (CELLTYPE "BUFX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U187)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.088:0.093:0.093) (0.098:0.106:0.106))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U186)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.080:0.091:0.091) (0.102:0.111:0.111))
    (IOPATH B Y (0.084:0.085:0.085) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U185)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.075:0.076:0.076) (0.064:0.064:0.064))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U184)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.144:0.144:0.144) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U183)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.069:0.071:0.071) (0.042:0.043:0.043))
    (IOPATH B Y (0.078:0.078:0.078) (0.042:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U182)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.228:0.228:0.228) (0.230:0.230:0.230))
    (IOPATH B Y (0.231:0.250:0.250) (0.249:0.263:0.263))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U181)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.144:0.159:0.159) (0.142:0.160:0.160))
    (IOPATH B Y (0.147:0.147:0.147) (0.163:0.163:0.163))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U180)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.101:0.101:0.101) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U179)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.131:0.131:0.131) (0.140:0.140:0.140))
    (IOPATH B Y (0.148:0.148:0.148) (0.169:0.169:0.169))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U178)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.101:0.101:0.101) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U177)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.118:0.118:0.118) (0.119:0.119:0.119))
    (IOPATH B Y (0.137:0.137:0.137) (0.141:0.141:0.141))
    )
  )
)
(CELL
  (CELLTYPE "BUFX2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U176)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.148:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "BUFX2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U175)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.148:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "BUFX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U174)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.074:0.074:0.074) (0.081:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U173)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.216:0.230:0.230) (0.188:0.202:0.202))
    (IOPATH B Y (0.200:0.200:0.200) (0.176:0.176:0.176))
    )
  )
)
(CELL
  (CELLTYPE "MX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U172)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.138:0.138:0.138) (0.143:0.143:0.143))
    (IOPATH B Y (0.134:0.134:0.134) (0.146:0.147:0.147))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.182:0.182:0.182) (0.142:0.142:0.142)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.108:0.108:0.108) (0.141:0.141:0.141)))
    (IOPATH (posedge S0) Y (0.181:0.181:0.181) (0.144:0.144:0.144))
    (IOPATH (negedge S0) Y (0.182:0.182:0.182) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "MX2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U171)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.133:0.133) (0.142:0.142:0.142))
    (IOPATH B Y (0.132:0.132:0.132) (0.152:0.152:0.152))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.142:0.142:0.142) (0.116:0.116:0.116)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.079:0.079:0.079) (0.111:0.111:0.111)))
    (IOPATH (posedge S0) Y (0.141:0.141:0.141) (0.116:0.116:0.116))
    (IOPATH (negedge S0) Y (0.142:0.142:0.142) (0.117:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U170)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.100:0.100:0.100) (0.101:0.111:0.111))
    (IOPATH B Y (0.109:0.109:0.109) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "AND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U169)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.173:0.185:0.185) (0.177:0.190:0.190))
    (IOPATH B Y (0.156:0.156:0.156) (0.158:0.158:0.158))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U168)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.098:0.098:0.098) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U167)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.129:0.129:0.129) (0.137:0.137:0.137))
    (IOPATH B Y (0.148:0.148:0.148) (0.170:0.170:0.170))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U166)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.101:0.101:0.101) (0.109:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U165)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.110:0.111:0.111))
    (IOPATH B Y (0.111:0.112:0.112) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U164)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.073:0.073:0.073) (0.043:0.044:0.044)))
    (COND B == 1'b0 (IOPATH A Y (0.076:0.076:0.076) (0.079:0.079:0.079)))
    (IOPATH (posedge A) Y (0.077:0.077:0.077) (0.081:0.081:0.081))
    (IOPATH (negedge A) Y (0.075:0.075:0.075) (0.079:0.079:0.079))
    (COND A == 1'b1 (IOPATH B Y (0.110:0.110:0.110) (0.069:0.069:0.069)))
    (COND A == 1'b0 (IOPATH B Y (0.109:0.109:0.109) (0.110:0.110:0.110)))
    (IOPATH B Y (0.110:0.110:0.110) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U163)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.064:0.064:0.064) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U162)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.128:0.128) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U161)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.127:0.127:0.127) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U160)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.100:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U159)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.136:0.136:0.136) (0.111:0.111:0.111))
    (IOPATH B Y (0.090:0.095:0.095) (0.070:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U158)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.124:0.139:0.139) (0.081:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U157)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.211:0.211:0.211) (0.133:0.133:0.133))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U156)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.043:0.043:0.043) (0.030:0.030:0.030))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U155)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.141:0.141:0.141) (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U154)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.203:0.203:0.203) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U153)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.203:0.203:0.203) (0.129:0.129:0.129))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U152)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.202:0.202:0.202) (0.136:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U151)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.146:0.146:0.146) (0.105:0.105:0.105))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U150)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.149:0.149:0.149) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U149)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.070:0.070:0.070) (0.054:0.054:0.054))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U148)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.068:0.068:0.068) (0.053:0.053:0.053))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U147)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.048:0.048:0.048) (0.061:0.061:0.061))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U146)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.066:0.066:0.066) (0.055:0.055:0.055))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U145)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.204:0.204:0.204) (0.147:0.147:0.147))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U144)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.204:0.204:0.204) (0.147:0.147:0.147))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U143)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.200:0.200:0.200) (0.145:0.145:0.145))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U142)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.203:0.203:0.203) (0.147:0.147:0.147))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U141)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.137:0.137:0.137) (0.134:0.134:0.134))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U140)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.144:0.144:0.144) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U139)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.096:0.096:0.096) (0.069:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U138)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.243:0.243:0.243) (0.162:0.162:0.162))
    )
  )
)
(CELL
  (CELLTYPE "INVX2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U137)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.247:0.247:0.247) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U136)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.200:0.200:0.200) (0.140:0.140:0.140))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U135)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.225:0.225:0.225) (0.246:0.247:0.247))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U134)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.233:0.233:0.233) (0.255:0.255:0.255))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U133)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.238:0.239:0.239) (0.261:0.261:0.261))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U132)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.081:0.081:0.081) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U131)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.043:0.043:0.043) (0.035:0.035:0.035))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U130)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.222:0.225:0.225) (0.252:0.267:0.267))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U129)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.145:0.149:0.149) (0.141:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U128)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.093:0.096:0.096) (0.094:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "BUFX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U127)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.123:0.123:0.123) (0.114:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U126)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.120:0.127:0.127) (0.118:0.118:0.118))
    (IOPATH B Y (0.131:0.133:0.133) (0.117:0.117:0.117))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.118:0.118:0.118) (0.131:0.131:0.131)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.127:0.127:0.127) (0.075:0.075:0.075)))
    (IOPATH (posedge S0) Y (0.127:0.127:0.127) (0.129:0.129:0.129))
    (IOPATH (negedge S0) Y (0.128:0.128:0.128) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U125)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.155:0.155:0.155) (0.156:0.156:0.156))
    (IOPATH B Y (0.205:0.205:0.205) (0.242:0.242:0.242))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U124)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.098:0.101:0.101) (0.087:0.089:0.089))
    (IOPATH B Y (0.101:0.103:0.103) (0.080:0.082:0.082))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.076:0.076:0.076) (0.087:0.087:0.087)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.071:0.071:0.071) (0.048:0.048:0.048)))
    (IOPATH (posedge S0) Y (0.078:0.078:0.078) (0.094:0.094:0.094))
    (IOPATH (negedge S0) Y (0.072:0.072:0.072) (0.087:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "BUFX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U123)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.076:0.080:0.080) (0.077:0.086:0.086))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U122)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.176:0.176:0.176) (0.157:0.157:0.157))
    (IOPATH B Y (0.211:0.211:0.211) (0.250:0.250:0.250))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U121)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.152:0.152:0.152))
    (IOPATH B Y (0.151:0.154:0.154) (0.163:0.168:0.168))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.156:0.156:0.156) (0.155:0.155:0.155)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.119:0.119:0.119) (0.131:0.131:0.131)))
    (IOPATH (posedge S0) Y (0.166:0.166:0.166) (0.155:0.155:0.155))
    (IOPATH (negedge S0) Y (0.156:0.156:0.156) (0.148:0.148:0.148))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U120)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.068:0.068:0.068) (0.045:0.045:0.045))
    (IOPATH B Y (0.063:0.063:0.063) (0.044:0.044:0.044))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U119)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.201:0.214:0.214) (0.175:0.189:0.189))
    (IOPATH B Y (0.200:0.200:0.200) (0.191:0.191:0.191))
    )
  )
)
(CELL
  (CELLTYPE "OR2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U118)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.088:0.090:0.090) (0.122:0.123:0.123))
    (IOPATH B Y (0.101:0.102:0.102) (0.136:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "NOR2BX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U117)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.112:0.112:0.112) (0.096:0.096:0.096))
    (IOPATH B Y (0.087:0.087:0.087) (0.046:0.046:0.046))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U116)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.049:0.049:0.049) (0.052:0.052:0.052))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U115)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.108:0.108:0.108) (0.072:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U114)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.076:0.097:0.097) (0.081:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U113)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.125:0.125:0.125) (0.092:0.092:0.092))
    (IOPATH B Y (0.119:0.119:0.119) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "MX2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U112)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.141:0.143:0.143) (0.160:0.165:0.165))
    (IOPATH B Y (0.135:0.135:0.135) (0.157:0.157:0.157))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.162:0.162:0.162) (0.140:0.140:0.140)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.102:0.102:0.102) (0.141:0.141:0.141)))
    (IOPATH (posedge S0) Y (0.161:0.161:0.161) (0.140:0.140:0.140))
    (IOPATH (negedge S0) Y (0.162:0.162:0.162) (0.141:0.141:0.141))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U111)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.176:0.176:0.176) (0.156:0.156:0.156))
    (IOPATH B Y (0.210:0.210:0.210) (0.245:0.245:0.245))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U110)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.159:0.159:0.159) (0.159:0.159:0.159))
    (IOPATH B Y (0.158:0.161:0.161) (0.171:0.175:0.175))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.164:0.164:0.164) (0.155:0.155:0.155)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.119:0.119:0.119) (0.140:0.140:0.140)))
    (IOPATH (posedge S0) Y (0.163:0.163:0.163) (0.155:0.155:0.155))
    (IOPATH (negedge S0) Y (0.164:0.164:0.164) (0.156:0.156:0.156))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U109)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.152:0.152) (0.152:0.152:0.152))
    (IOPATH B Y (0.151:0.154:0.154) (0.163:0.168:0.168))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.157:0.157:0.157) (0.148:0.148:0.148)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.113:0.113:0.113) (0.132:0.132:0.132)))
    (IOPATH (posedge S0) Y (0.156:0.156:0.156) (0.148:0.148:0.148))
    (IOPATH (negedge S0) Y (0.157:0.157:0.157) (0.149:0.149:0.149))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U108)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.186:0.186:0.186) (0.189:0.189:0.189))
    (IOPATH B Y (0.185:0.187:0.187) (0.201:0.205:0.205))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.191:0.191:0.191) (0.185:0.185:0.185)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.146:0.146:0.146) (0.169:0.169:0.169)))
    (IOPATH (posedge S0) Y (0.190:0.190:0.190) (0.185:0.185:0.185))
    (IOPATH (negedge S0) Y (0.191:0.191:0.191) (0.186:0.186:0.186))
    )
  )
)
(CELL
  (CELLTYPE "CLKMX2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U107)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.225:0.226:0.226) (0.235:0.235:0.235))
    (IOPATH B Y (0.226:0.229:0.229) (0.247:0.253:0.253))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.231:0.231:0.231) (0.226:0.226:0.226)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.190:0.190:0.190) (0.218:0.218:0.218)))
    (IOPATH (posedge S0) Y (0.230:0.230:0.230) (0.226:0.226:0.226))
    (IOPATH (negedge S0) Y (0.231:0.231:0.231) (0.227:0.227:0.227))
    )
  )
)
(CELL
  (CELLTYPE "MXI2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U106)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.174:0.174:0.174) (0.130:0.131:0.131))
    (IOPATH B Y (0.189:0.190:0.190) (0.127:0.128:0.128))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.174:0.174:0.174) (0.161:0.161:0.161)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.188:0.188:0.188) (0.113:0.113:0.113)))
    (IOPATH (posedge S0) Y (0.188:0.188:0.188) (0.160:0.160:0.160))
    (IOPATH (negedge S0) Y (0.188:0.188:0.188) (0.161:0.161:0.161))
    )
  )
)
(CELL
  (CELLTYPE "AND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U105)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.173:0.185:0.185) (0.177:0.187:0.187))
    (IOPATH B Y (0.160:0.160:0.160) (0.166:0.166:0.166))
    )
  )
)
(CELL
  (CELLTYPE "AND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U104)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.213:0.229:0.229) (0.193:0.205:0.205))
    (IOPATH B Y (0.211:0.211:0.211) (0.209:0.209:0.209))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U103)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.037:0.037:0.037) (0.029:0.029:0.029))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U102)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.152:0.164:0.164) (0.148:0.165:0.165))
    (IOPATH B Y (0.158:0.158:0.158) (0.216:0.216:0.216))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U101)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.180:0.180:0.180) (0.223:0.223:0.223))
    (IOPATH A1 Y (0.158:0.158:0.158) (0.221:0.221:0.221))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.255:0.255:0.255))
    (IOPATH B1 Y (0.194:0.194:0.194) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U100)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.150:0.150:0.150) (0.215:0.215:0.215))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.186:0.186:0.186) (0.271:0.271:0.271))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U99)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.197:0.197:0.197) (0.235:0.235:0.235))
    (IOPATH A1 Y (0.180:0.180:0.180) (0.238:0.238:0.238))
    (IOPATH B0 Y (0.215:0.215:0.215) (0.267:0.267:0.267))
    (IOPATH B1 Y (0.212:0.212:0.212) (0.290:0.290:0.290))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U98)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.140:0.140:0.140) (0.203:0.203:0.203))
    (IOPATH A1 Y (0.122:0.122:0.122) (0.209:0.209:0.209))
    (IOPATH B0 Y (0.154:0.154:0.154) (0.231:0.231:0.231))
    (IOPATH B1 Y (0.167:0.167:0.167) (0.266:0.266:0.266))
    )
  )
)
(CELL
  (CELLTYPE "AO22X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U97)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.124:0.124:0.124) (0.143:0.143:0.143))
    (IOPATH A1 Y (0.109:0.109:0.109) (0.147:0.147:0.147))
    (IOPATH B0 Y (0.142:0.142:0.142) (0.165:0.165:0.165))
    (IOPATH B1 Y (0.121:0.121:0.121) (0.176:0.176:0.176))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U96)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.172:0.172:0.172) (0.218:0.218:0.218))
    (IOPATH A1 Y (0.152:0.152:0.152) (0.215:0.215:0.215))
    (IOPATH B0 Y (0.190:0.190:0.190) (0.250:0.250:0.250))
    (IOPATH B1 Y (0.188:0.188:0.188) (0.276:0.276:0.276))
    )
  )
)
(CELL
  (CELLTYPE "NAND2XL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U95)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.202:0.202:0.202) (0.143:0.143:0.143))
    (IOPATH B Y (0.187:0.187:0.187) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U94)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.135:0.135:0.135) (0.130:0.130:0.130))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U93)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.079:0.079) (0.060:0.060:0.060))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U92)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.074:0.074:0.074) (0.055:0.055:0.055))
    (IOPATH B Y (0.051:0.051:0.051) (0.040:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U91)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.040:0.040:0.040) (0.045:0.045:0.045))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U90)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.045:0.045) (0.039:0.039:0.039))
    (IOPATH B Y (0.054:0.061:0.061) (0.046:0.049:0.049))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U89)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.046:0.046:0.046) (0.042:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U88)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.146:0.146:0.146) (0.155:0.155:0.155))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U87)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.072:0.072:0.072) (0.078:0.078:0.078))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U86)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.059:0.059:0.059) (0.048:0.048:0.048))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U85)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.155:0.155:0.155) (0.159:0.159:0.159))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U84)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.091:0.091) (0.091:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U83)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.131:0.131:0.131) (0.120:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U82)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.057:0.057) (0.045:0.046:0.046))
    (IOPATH B Y (0.050:0.051:0.051) (0.039:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U81)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.036:0.042:0.042) (0.036:0.037:0.037))
    (IOPATH B Y (0.058:0.058:0.058) (0.043:0.044:0.044))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U80)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.074:0.074:0.074) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U79)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.079:0.079) (0.103:0.103:0.103))
    (IOPATH B Y (0.085:0.086:0.086) (0.112:0.112:0.112))
    )
  )
)
(CELL
  (CELLTYPE "BUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U78)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.103:0.103) (0.102:0.102:0.102))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U77)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.128:0.128:0.128) (0.124:0.124:0.124))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U76)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.386:0.386:0.386) (0.414:0.414:0.414))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U75)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.105:0.105:0.105) (0.068:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U74)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.031:0.031:0.031) (0.041:0.041:0.041))
    )
  )
)
(CELL
  (CELLTYPE "OR2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U73)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.097:0.097) (0.144:0.144:0.144))
    (IOPATH B Y (0.092:0.094:0.094) (0.124:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U72)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.080:0.081:0.081) (0.105:0.105:0.105))
    (IOPATH B Y (0.087:0.088:0.088) (0.114:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U71)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.079:0.079) (0.102:0.102:0.102))
    (IOPATH B Y (0.084:0.094:0.094) (0.110:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U70)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.040:0.040:0.040) (0.032:0.032:0.032))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U69)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.039:0.039:0.039) (0.031:0.031:0.031))
    )
  )
)
(CELL
  (CELLTYPE "CLKAND2X12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U68)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.102:0.102:0.102) (0.083:0.083:0.083))
    (IOPATH B Y (0.104:0.104:0.104) (0.087:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U67)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.104:0.104:0.104) (0.068:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U66)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.048:0.048:0.048) (0.035:0.035:0.035))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U65)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.101:0.101:0.101) (0.120:0.121:0.121))
    (IOPATH B Y (0.092:0.093:0.093) (0.117:0.118:0.118))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U64)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.095:0.095:0.095) (0.083:0.083:0.083))
    (IOPATH B Y (0.064:0.064:0.064) (0.050:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U63)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.140:0.140:0.140) (0.203:0.203:0.203))
    (IOPATH A1 Y (0.125:0.125:0.125) (0.211:0.211:0.211))
    (IOPATH B0 Y (0.154:0.154:0.154) (0.231:0.231:0.231))
    (IOPATH B1 Y (0.162:0.162:0.162) (0.259:0.259:0.259))
    )
  )
)
(CELL
  (CELLTYPE "BUFX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U62)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.157:0.157:0.157) (0.136:0.136:0.136))
    )
  )
)
(CELL
  (CELLTYPE "NAND2BX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U61)
  (DELAY
    (ABSOLUTE
    (IOPATH AN Y (0.099:0.100:0.100) (0.100:0.101:0.101))
    (IOPATH B Y (0.099:0.106:0.106) (0.077:0.078:0.078))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U60)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.103:0.103) (0.071:0.071:0.071))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U59)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.088:0.088:0.088) (0.062:0.062:0.062))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U58)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.087:0.087:0.087) (0.061:0.061:0.061))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U57)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.108:0.108:0.108) (0.074:0.074:0.074))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U56)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.104:0.104:0.104) (0.072:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U55)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.104:0.104:0.104) (0.072:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U54)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.178:0.178:0.178) (0.114:0.114:0.114))
    (IOPATH A1 Y (0.166:0.166:0.166) (0.080:0.080:0.080))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.135:0.135:0.135))
    (IOPATH B1 Y (0.193:0.193:0.193) (0.099:0.099:0.099))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U53)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.153:0.153:0.153) (0.147:0.147:0.147))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U52)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.050:0.050) (0.038:0.041:0.041))
    (IOPATH B Y (0.056:0.056:0.056) (0.043:0.044:0.044))
    )
  )
)
(CELL
  (CELLTYPE "XNOR2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U51)
  (DELAY
    (ABSOLUTE
    (COND B == 1'b1 (IOPATH A Y (0.101:0.101:0.101) (0.107:0.107:0.107)))
    (COND B == 1'b0 (IOPATH A Y (0.110:0.110:0.110) (0.061:0.061:0.061)))
    (IOPATH A Y (0.110:0.110:0.110) (0.107:0.107:0.107))
    (COND A == 1'b1 (IOPATH B Y (0.142:0.144:0.144) (0.123:0.125:0.125)))
    (COND A == 1'b0 (IOPATH B Y (0.135:0.137:0.137) (0.091:0.094:0.094)))
    (IOPATH (posedge B) Y (0.143:0.145:0.145) (0.127:0.130:0.130))
    (IOPATH (negedge B) Y (0.140:0.142:0.142) (0.123:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U50)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.074:0.081:0.081) (0.075:0.080:0.080))
    (IOPATH B Y (0.081:0.089:0.089) (0.070:0.074:0.074))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U49)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.070:0.070:0.070) (0.049:0.049:0.049))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U48)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.092:0.092:0.092) (0.091:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "BUFX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U47)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.074:0.074:0.074) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "INVX4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U46)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.052:0.052:0.052) (0.041:0.041:0.041))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U45)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.074:0.074:0.074) (0.040:0.040:0.040))
    (IOPATH B Y (0.086:0.086:0.086) (0.052:0.052:0.052))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U44)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.037:0.037:0.037) (0.030:0.030:0.030))
    )
  )
)
(CELL
  (CELLTYPE "AO22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U43)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.152:0.152:0.152) (0.213:0.213:0.213))
    (IOPATH A1 Y (0.141:0.141:0.141) (0.227:0.227:0.227))
    (IOPATH B0 Y (0.169:0.169:0.169) (0.240:0.240:0.240))
    (IOPATH B1 Y (0.143:0.143:0.143) (0.242:0.242:0.242))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U42)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.055:0.056:0.056) (0.043:0.046:0.046))
    )
  )
)
(CELL
  (CELLTYPE "BUFX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U41)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.116:0.116:0.116) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U40)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.069:0.069:0.069) (0.047:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U39)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.064:0.064:0.064) (0.044:0.044:0.044))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U38)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.078:0.078) (0.102:0.102:0.102))
    (IOPATH B Y (0.084:0.085:0.085) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U37)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.058:0.058:0.058) (0.034:0.034:0.034))
    (IOPATH B Y (0.070:0.070:0.070) (0.040:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U36)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.057:0.057:0.057) (0.039:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U35)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.141:0.141:0.141) (0.090:0.090:0.090))
    (IOPATH A1 Y (0.125:0.125:0.125) (0.058:0.058:0.058))
    (IOPATH B0 Y (0.161:0.161:0.161) (0.114:0.114:0.114))
    (IOPATH B1 Y (0.153:0.153:0.153) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "OAI2BB2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U34)
  (DELAY
    (ABSOLUTE
    (IOPATH B0 Y (0.157:0.157:0.157) (0.094:0.094:0.094))
    (IOPATH B1 Y (0.140:0.140:0.140) (0.071:0.071:0.071))
    (IOPATH A0N Y (0.142:0.142:0.142) (0.167:0.167:0.167))
    (IOPATH A1N Y (0.124:0.124:0.124) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U33)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.079:0.079) (0.103:0.103:0.103))
    (IOPATH B Y (0.085:0.086:0.086) (0.112:0.112:0.112))
    )
  )
)
(CELL
  (CELLTYPE "BUFX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U32)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.106:0.106:0.106) (0.103:0.103:0.103))
    )
  )
)
(CELL
  (CELLTYPE "AO22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U31)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.180:0.180:0.180) (0.223:0.223:0.223))
    (IOPATH A1 Y (0.158:0.158:0.158) (0.221:0.221:0.221))
    (IOPATH B0 Y (0.198:0.198:0.198) (0.255:0.255:0.255))
    (IOPATH B1 Y (0.194:0.194:0.194) (0.277:0.277:0.277))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U30)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.037:0.037:0.037) (0.047:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "BUFX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U29)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.119:0.119:0.119) (0.119:0.119:0.119))
    )
  )
)
(CELL
  (CELLTYPE "BUFX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U28)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.126:0.126:0.126) (0.123:0.123:0.123))
    )
  )
)
(CELL
  (CELLTYPE "CLKBUFX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U27)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.114:0.114:0.114) (0.107:0.107:0.107))
    )
  )
)
(CELL
  (CELLTYPE "OR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U26)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.080:0.080) (0.103:0.103:0.103))
    (IOPATH B Y (0.085:0.086:0.086) (0.112:0.112:0.112))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U25)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.046:0.046:0.046) (0.033:0.033:0.033))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U24)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.094:0.094:0.094) (0.096:0.096:0.096))
    )
  )
)
(CELL
  (CELLTYPE "INVX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U23)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.071:0.071:0.071) (0.058:0.058:0.058))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X4")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U22)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.049:0.057:0.057) (0.049:0.055:0.055))
    (IOPATH B Y (0.056:0.064:0.064) (0.048:0.053:0.053))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U21)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.058:0.063:0.063) (0.045:0.049:0.049))
    (IOPATH B Y (0.065:0.069:0.069) (0.054:0.059:0.059))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U20)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.042:0.042) (0.032:0.032:0.032))
    )
  )
)
(CELL
  (CELLTYPE "INVX8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U19)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.052:0.052:0.052) (0.035:0.035:0.035))
    )
  )
)
(CELL
  (CELLTYPE "INVX6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U18)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.074:0.074:0.074) (0.049:0.049:0.049))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U17)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.073:0.073:0.073) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U16)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.050:0.050:0.050) (0.041:0.041:0.041))
    (IOPATH B Y (0.057:0.057:0.057) (0.043:0.044:0.044))
    )
  )
)
(CELL
  (CELLTYPE "BUFX6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U15)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.109:0.109:0.109) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X6")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U14)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.074:0.080:0.080) (0.078:0.085:0.085))
    (IOPATH B Y (0.085:0.092:0.092) (0.084:0.089:0.089))
    (IOPATH C Y (0.095:0.101:0.101) (0.089:0.092:0.092))
    (IOPATH D Y (0.104:0.110:0.110) (0.092:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U13)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.122:0.122:0.122) (0.091:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U12)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.111:0.111) (0.084:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "INVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U11)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.121:0.121:0.121) (0.090:0.090:0.090))
    )
  )
)
(CELL
  (CELLTYPE "AND2X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U10)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.088:0.088:0.088))
    (IOPATH B Y (0.089:0.089:0.089) (0.097:0.097:0.097))
    )
  )
)
(CELL
  (CELLTYPE "BUFX20")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U9)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.081:0.081:0.081) (0.084:0.085:0.085))
    )
  )
)
(CELL
  (CELLTYPE "NAND4X8")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U8)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.072:0.078:0.078) (0.073:0.078:0.078))
    (IOPATH B Y (0.081:0.088:0.088) (0.077:0.082:0.082))
    (IOPATH C Y (0.091:0.096:0.096) (0.081:0.084:0.084))
    (IOPATH D Y (0.123:0.125:0.125) (0.086:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX12")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U7)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.054:0.054:0.054) (0.064:0.064:0.064))
    )
  )
)
(CELL
  (CELLTYPE "CLKINVX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U6)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.115:0.115:0.115) (0.111:0.111:0.111))
    )
  )
)
(CELL
  (CELLTYPE "INVX16")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U5)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.100:0.100:0.100) (0.077:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U4)
  (DELAY
    (ABSOLUTE
    (IOPATH A0 Y (0.195:0.195:0.195) (0.121:0.121:0.121))
    (IOPATH A1 Y (0.197:0.197:0.197) (0.100:0.100:0.100))
    (IOPATH B0 Y (0.219:0.219:0.219) (0.141:0.141:0.141))
    (IOPATH B1 Y (0.220:0.220:0.220) (0.113:0.113:0.113))
    )
  )
)
(CELL
  (CELLTYPE "INVX3")
  (INSTANCE cache_controller_U/cache_sram_2way_U/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.046:0.064:0.064) (0.037:0.044:0.044))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[94\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[76\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[89\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[73\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.322:0.322:0.322) (0.235:0.235:0.235))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.103:0.103:0.103))
    (WIDTH (negedge CK) (0.156:0.156:0.156))
    (SETUP (posedge D) (posedge CK) (0.072:0.073:0.073))
    (SETUP (negedge D) (posedge CK) (0.154:0.155:0.155))
    (HOLD (posedge D) (posedge CK) (-0.048:-0.048:-0.048))
    (HOLD (negedge D) (posedge CK) (-0.056:-0.056:-0.056))
  )
)
(CELL
  (CELLTYPE "DFFQX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[73\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.325:0.325:0.325) (0.237:0.237:0.237))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.103:0.103:0.103))
    (WIDTH (negedge CK) (0.156:0.156:0.156))
    (SETUP (posedge D) (posedge CK) (0.071:0.071:0.071))
    (SETUP (negedge D) (posedge CK) (0.152:0.153:0.153))
    (HOLD (posedge D) (posedge CK) (-0.046:-0.047:-0.047))
    (HOLD (negedge D) (posedge CK) (-0.053:-0.054:-0.054))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[129\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.282:0.282:0.282) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.117:0.117:0.117))
    (SETUP (negedge D) (posedge CK) (0.354:0.354:0.354))
    (HOLD (posedge D) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CK) (-0.220:-0.220:-0.220))
    (SETUP (posedge E) (posedge CK) (0.381:0.381:0.381))
    (SETUP (negedge E) (posedge CK) (0.267:0.267:0.267))
    (HOLD (posedge E) (posedge CK) (-0.104:-0.104:-0.104))
    (HOLD (negedge E) (posedge CK) (-0.161:-0.161:-0.161))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[129\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[42\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.266:0.266:0.266) (0.174:0.174:0.174))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.120:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.355:0.356:0.356))
    (HOLD (posedge D) (posedge CK) (-0.093:-0.094:-0.094))
    (HOLD (negedge D) (posedge CK) (-0.222:-0.223:-0.223))
    (SETUP (posedge E) (posedge CK) (0.378:0.378:0.378))
    (SETUP (negedge E) (posedge CK) (0.257:0.257:0.257))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.141:-0.141:-0.141))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[72\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.265:0.265:0.265) (0.174:0.174:0.174))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.384:0.384:0.384))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.379:0.379:0.379))
    (SETUP (negedge E) (posedge CK) (0.258:0.258:0.258))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.144:-0.144:-0.144))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[85\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "DFFQX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/lru_reg\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.320:0.320:0.320) (0.234:0.234:0.234))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.103:0.103:0.103))
    (WIDTH (negedge CK) (0.156:0.156:0.156))
    (SETUP (posedge D) (posedge CK) (0.073:0.073:0.073))
    (SETUP (negedge D) (posedge CK) (0.157:0.158:0.158))
    (HOLD (posedge D) (posedge CK) (-0.048:-0.049:-0.049))
    (HOLD (negedge D) (posedge CK) (-0.059:-0.060:-0.060))
  )
)
(CELL
  (CELLTYPE "DFFQX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/lru_reg\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.319:0.319:0.319) (0.233:0.233:0.233))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.103:0.103:0.103))
    (WIDTH (negedge CK) (0.156:0.156:0.156))
    (SETUP (posedge D) (posedge CK) (0.073:0.073:0.073))
    (SETUP (negedge D) (posedge CK) (0.157:0.158:0.158))
    (HOLD (posedge D) (posedge CK) (-0.048:-0.049:-0.049))
    (HOLD (negedge D) (posedge CK) (-0.059:-0.060:-0.060))
  )
)
(CELL
  (CELLTYPE "DFFQX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/lru_reg\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.317:0.317:0.317) (0.232:0.232:0.232))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.103:0.103:0.103))
    (WIDTH (negedge CK) (0.156:0.156:0.156))
    (SETUP (posedge D) (posedge CK) (0.073:0.073:0.073))
    (SETUP (negedge D) (posedge CK) (0.157:0.158:0.158))
    (HOLD (posedge D) (posedge CK) (-0.048:-0.049:-0.049))
    (HOLD (negedge D) (posedge CK) (-0.059:-0.060:-0.060))
  )
)
(CELL
  (CELLTYPE "DFFQX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/lru_reg\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.320:0.320:0.320) (0.234:0.234:0.234))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.103:0.103:0.103))
    (WIDTH (negedge CK) (0.156:0.156:0.156))
    (SETUP (posedge D) (posedge CK) (0.073:0.073:0.073))
    (SETUP (negedge D) (posedge CK) (0.157:0.158:0.158))
    (HOLD (posedge D) (posedge CK) (-0.048:-0.049:-0.049))
    (HOLD (negedge D) (posedge CK) (-0.059:-0.060:-0.060))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[132\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.191:0.191:0.191) (0.120:0.120:0.120))
    (IOPATH (posedge CK) QN (0.318:0.318:0.318) (0.353:0.353:0.353))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.130:0.130:0.130))
    (SETUP (negedge D) (posedge CK) (0.365:0.365:0.365))
    (HOLD (posedge D) (posedge CK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CK) (-0.237:-0.237:-0.237))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.187:-0.187:-0.187))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[132\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.356:0.356:0.356) (0.240:0.240:0.240))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[140\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[133\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[133\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[129\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.497:0.497:0.497) (0.313:0.313:0.313))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[129\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.495:0.495:0.495) (0.312:0.312:0.312))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[134\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.339:0.339:0.339) (0.231:0.231:0.231))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[134\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.338:0.338:0.338) (0.230:0.230:0.230))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[128\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[128\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[111\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.224:0.224:0.224))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.108:-0.108:-0.108))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[125\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.265:0.265:0.265) (0.174:0.174:0.174))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.117:0.117:0.117))
    (SETUP (negedge D) (posedge CK) (0.354:0.354:0.354))
    (HOLD (posedge D) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CK) (-0.220:-0.220:-0.220))
    (SETUP (posedge E) (posedge CK) (0.379:0.379:0.379))
    (SETUP (negedge E) (posedge CK) (0.258:0.258:0.258))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.144:-0.144:-0.144))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[151\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.332:0.332:0.332) (0.227:0.227:0.227))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[151\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.463:0.463:0.463) (0.296:0.296:0.296))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[146\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.334:0.334:0.334) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[146\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.371:0.371:0.371) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[155\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.380:0.380:0.380) (0.254:0.254:0.254))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[155\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.380:0.380:0.380) (0.253:0.253:0.253))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[132\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[131\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[131\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[130\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.109:0.109:0.109))
    (SETUP (negedge D) (posedge CK) (0.225:0.225:0.225))
    (HOLD (posedge D) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CK) (-0.109:-0.109:-0.109))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[130\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.339:0.339:0.339) (0.231:0.231:0.231))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.109:0.109:0.109))
    (SETUP (negedge D) (posedge CK) (0.225:0.225:0.225))
    (HOLD (posedge D) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CK) (-0.109:-0.109:-0.109))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[128\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[150\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[145\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.339:0.339:0.339) (0.231:0.231:0.231))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[150\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.269:0.269:0.269) (0.177:0.177:0.177))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.379:0.379:0.379))
    (SETUP (negedge E) (posedge CK) (0.258:0.258:0.258))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.144:-0.144:-0.144))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[149\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[152\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[145\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.269:0.269:0.269) (0.177:0.177:0.177))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.187:-0.187:-0.187))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[148\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[149\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.282:0.282:0.282) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.379:0.379:0.379))
    (SETUP (negedge E) (posedge CK) (0.258:0.258:0.258))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.144:-0.144:-0.144))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[148\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.282:0.282:0.282) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.187:-0.187:-0.187))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[138\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[138\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[152\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.269:0.269:0.269) (0.177:0.177:0.177))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.379:0.379:0.379))
    (SETUP (negedge E) (posedge CK) (0.258:0.258:0.258))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.144:-0.144:-0.144))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[153\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[153\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.282:0.282:0.282) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.187:-0.187:-0.187))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[129\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[136\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.158:0.158:0.158))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.093:-0.093:-0.093))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[133\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[147\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.338:0.338:0.338) (0.230:0.230:0.230))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[151\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.427:0.427:0.427) (0.279:0.279:0.279))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[129\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.356:0.356:0.356) (0.240:0.240:0.240))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[136\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[146\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[133\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[147\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[151\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[146\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[143\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.235:0.235:0.235))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.122:-0.122:-0.122))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[144\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[143\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.282:0.282:0.282) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.124:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.369:0.370:0.370))
    (HOLD (posedge D) (posedge CK) (-0.097:-0.098:-0.098))
    (HOLD (negedge D) (posedge CK) (-0.243:-0.243:-0.243))
    (SETUP (posedge E) (posedge CK) (0.379:0.379:0.379))
    (SETUP (negedge E) (posedge CK) (0.258:0.258:0.258))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.144:-0.144:-0.144))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[144\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.280:0.280:0.280) (0.183:0.183:0.183))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.379:0.379:0.379))
    (SETUP (negedge E) (posedge CK) (0.258:0.258:0.258))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.144:-0.144:-0.144))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[146\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.435:0.435:0.435) (0.283:0.283:0.283))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[147\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.338:0.338:0.338) (0.230:0.230:0.230))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[155\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.281:0.281:0.281) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.188:-0.188:-0.188))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[147\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.282:0.282:0.282) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.379:0.379:0.379))
    (SETUP (negedge E) (posedge CK) (0.258:0.258:0.258))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.144:-0.144:-0.144))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[132\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[134\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[151\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.412:0.412:0.412) (0.271:0.271:0.271))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[142\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.216:0.216:0.216) (0.148:0.148:0.148))
    (IOPATH (posedge CK) QN (0.401:0.401:0.401) (0.411:0.411:0.411))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[132\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[134\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[148\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.158:0.158:0.158))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.093:-0.093:-0.093))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[155\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[155\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[141\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[150\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[142\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.282:0.282:0.282) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.187:-0.187:-0.187))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[139\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[137\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[153\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.339:0.339:0.339) (0.231:0.231:0.231))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[148\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[149\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[152\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[150\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[137\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[153\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[139\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[140\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[152\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[128\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[138\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[138\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[141\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.435:0.435:0.435) (0.283:0.283:0.283))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[128\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[149\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[140\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[135\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[143\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.235:0.235:0.235))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.122:-0.122:-0.122))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[144\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[135\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.505:0.505:0.505) (0.317:0.317:0.317))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[143\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.435:0.435:0.435) (0.283:0.283:0.283))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.235:0.235:0.235))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.122:-0.122:-0.122))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[140\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[144\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[145\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[142\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.158:0.158:0.158))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.093:-0.093:-0.093))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[142\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.374:0.374:0.374) (0.250:0.250:0.250))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[137\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[145\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[135\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[137\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.282:0.282:0.282) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.130:0.130:0.130))
    (SETUP (negedge D) (posedge CK) (0.365:0.366:0.366))
    (HOLD (posedge D) (posedge CK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CK) (-0.237:-0.238:-0.238))
    (SETUP (posedge E) (posedge CK) (0.379:0.379:0.379))
    (SETUP (negedge E) (posedge CK) (0.258:0.258:0.258))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.144:-0.144:-0.144))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[135\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.282:0.282:0.282) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.130:0.130:0.130))
    (SETUP (negedge D) (posedge CK) (0.365:0.366:0.366))
    (HOLD (posedge D) (posedge CK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CK) (-0.237:-0.237:-0.237))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.187:-0.187:-0.187))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[130\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.410:0.410:0.410) (0.270:0.270:0.270))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.109:0.109:0.109))
    (SETUP (negedge D) (posedge CK) (0.225:0.225:0.225))
    (HOLD (posedge D) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CK) (-0.109:-0.109:-0.109))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[139\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[134\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.339:0.339:0.339) (0.231:0.231:0.231))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[136\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[130\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.282:0.282:0.282) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.113:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.350:0.350:0.350))
    (HOLD (posedge D) (posedge CK) (-0.085:-0.085:-0.085))
    (HOLD (negedge D) (posedge CK) (-0.215:-0.215:-0.215))
    (SETUP (posedge E) (posedge CK) (0.379:0.379:0.379))
    (SETUP (negedge E) (posedge CK) (0.258:0.258:0.258))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.144:-0.144:-0.144))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[131\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[133\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[139\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.282:0.282:0.282) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.379:0.379:0.379))
    (SETUP (negedge E) (posedge CK) (0.258:0.258:0.258))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.144:-0.144:-0.144))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[141\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[136\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.282:0.282:0.282) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.117:0.117:0.117))
    (SETUP (negedge D) (posedge CK) (0.354:0.354:0.354))
    (HOLD (posedge D) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CK) (-0.220:-0.220:-0.220))
    (SETUP (posedge E) (posedge CK) (0.379:0.379:0.379))
    (SETUP (negedge E) (posedge CK) (0.258:0.258:0.258))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.144:-0.144:-0.144))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[131\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.282:0.282:0.282) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.379:0.379:0.379))
    (SETUP (negedge E) (posedge CK) (0.258:0.258:0.258))
    (HOLD (posedge E) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge E) (posedge CK) (-0.144:-0.144:-0.144))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[141\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.282:0.282:0.282) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.187:-0.187:-0.187))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[20\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[21\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[101\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[106\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.126:-0.126:-0.126))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[108\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[20\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.158:0.158:0.158))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.093:-0.093:-0.093))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[21\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[101\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[106\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.126:-0.126:-0.126))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[108\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.158:0.158:0.158))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.093:-0.093:-0.093))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[20\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[21\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[101\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[106\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.126:-0.126:-0.126))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[108\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[20\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[21\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[101\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[106\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.126:-0.126:-0.126))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[108\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[132\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[131\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[131\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[130\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.109:0.109:0.109))
    (SETUP (negedge D) (posedge CK) (0.225:0.225:0.225))
    (HOLD (posedge D) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CK) (-0.109:-0.109:-0.109))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[130\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.338:0.338:0.338) (0.230:0.230:0.230))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.109:0.109:0.109))
    (SETUP (negedge D) (posedge CK) (0.225:0.225:0.225))
    (HOLD (posedge D) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CK) (-0.109:-0.109:-0.109))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[128\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[145\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.338:0.338:0.338) (0.230:0.230:0.230))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[150\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[150\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.269:0.269:0.269) (0.176:0.176:0.176))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.188:-0.188:-0.188))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[152\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[145\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.269:0.269:0.269) (0.176:0.176:0.176))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.187:-0.187:-0.187))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[149\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[148\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[152\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.269:0.269:0.269) (0.176:0.176:0.176))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.378:0.378:0.378))
    (SETUP (negedge E) (posedge CK) (0.257:0.257:0.257))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.141:-0.141:-0.141))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[149\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.281:0.281:0.281) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.187:-0.187:-0.187))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[153\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[148\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.281:0.281:0.281) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.188:-0.188:-0.188))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[153\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.281:0.281:0.281) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.187:-0.187:-0.187))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[129\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[136\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[133\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[147\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.216:0.216:0.216) (0.148:0.148:0.148))
    (IOPATH (posedge CK) QN (0.401:0.401:0.401) (0.411:0.411:0.411))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[129\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.216:0.216:0.216) (0.148:0.148:0.148))
    (IOPATH (posedge CK) QN (0.463:0.463:0.463) (0.443:0.443:0.443))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[151\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.216:0.216:0.216) (0.148:0.148:0.148))
    (IOPATH (posedge CK) QN (0.383:0.383:0.383) (0.401:0.401:0.401))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[136\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[146\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[133\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[147\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[151\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[146\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.090:-0.090:-0.090))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[143\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.235:0.235:0.235))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.122:-0.122:-0.122))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[144\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[143\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.281:0.281:0.281) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.124:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.369:0.370:0.370))
    (HOLD (posedge D) (posedge CK) (-0.097:-0.098:-0.098))
    (HOLD (negedge D) (posedge CK) (-0.243:-0.243:-0.243))
    (SETUP (posedge E) (posedge CK) (0.378:0.378:0.378))
    (SETUP (negedge E) (posedge CK) (0.257:0.257:0.257))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.141:-0.141:-0.141))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[144\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.191:0.191:0.191) (0.120:0.120:0.120))
    (IOPATH (posedge CK) QN (0.318:0.318:0.318) (0.353:0.353:0.353))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.378:0.378:0.378))
    (SETUP (negedge E) (posedge CK) (0.257:0.257:0.257))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.141:-0.141:-0.141))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[146\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.428:0.428:0.428) (0.279:0.279:0.279))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[147\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.344:0.344:0.344) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[155\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.282:0.282:0.282) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.187:-0.187:-0.187))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[141\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[147\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.281:0.281:0.281) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.188:-0.188:-0.188))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[149\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[151\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.365:0.365:0.365) (0.245:0.245:0.245))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[142\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.338:0.338:0.338) (0.230:0.230:0.230))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[132\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[134\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[141\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.428:0.428:0.428) (0.279:0.279:0.279))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.085:-0.085:-0.085))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[132\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[142\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.281:0.281:0.281) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.187:-0.187:-0.187))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[134\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[148\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[149\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[150\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[139\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[153\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.338:0.338:0.338) (0.230:0.230:0.230))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[148\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[137\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[152\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[150\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[139\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[153\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.090:-0.090:-0.090))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[137\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[152\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[128\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[155\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[155\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[140\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[128\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[135\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[140\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.085:-0.085:-0.085))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[145\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[135\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.365:0.365:0.365) (0.245:0.245:0.245))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[145\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[143\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.235:0.235:0.235))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.122:-0.122:-0.122))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[144\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[143\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.428:0.428:0.428) (0.279:0.279:0.279))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.235:0.235:0.235))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.122:-0.122:-0.122))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[144\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.090:-0.090:-0.090))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[142\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[142\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[138\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[137\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[135\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[137\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.281:0.281:0.281) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.130:0.130:0.130))
    (SETUP (negedge D) (posedge CK) (0.365:0.366:0.366))
    (HOLD (posedge D) (posedge CK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CK) (-0.237:-0.238:-0.238))
    (SETUP (posedge E) (posedge CK) (0.378:0.378:0.378))
    (SETUP (negedge E) (posedge CK) (0.257:0.257:0.257))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.141:-0.141:-0.141))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[135\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.281:0.281:0.281) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.130:0.130:0.130))
    (SETUP (negedge D) (posedge CK) (0.365:0.366:0.366))
    (HOLD (posedge D) (posedge CK) (-0.105:-0.105:-0.105))
    (HOLD (negedge D) (posedge CK) (-0.237:-0.237:-0.237))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.187:-0.187:-0.187))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[138\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.372:0.372:0.372) (0.249:0.249:0.249))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[130\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.334:0.334:0.334) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.109:0.109:0.109))
    (SETUP (negedge D) (posedge CK) (0.225:0.225:0.225))
    (HOLD (posedge D) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge D) (posedge CK) (-0.109:-0.109:-0.109))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[139\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[134\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.338:0.338:0.338) (0.230:0.230:0.230))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[136\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[131\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[130\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.281:0.281:0.281) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.113:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.350:0.350:0.350))
    (HOLD (posedge D) (posedge CK) (-0.085:-0.085:-0.085))
    (HOLD (negedge D) (posedge CK) (-0.215:-0.215:-0.215))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.188:-0.188:-0.188))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[133\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[139\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.281:0.281:0.281) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.187:-0.187:-0.187))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[141\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.250:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[136\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.281:0.281:0.281) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.117:0.117:0.117))
    (SETUP (negedge D) (posedge CK) (0.354:0.354:0.354))
    (HOLD (posedge D) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge D) (posedge CK) (-0.220:-0.220:-0.220))
    (SETUP (posedge E) (posedge CK) (0.378:0.378:0.378))
    (SETUP (negedge E) (posedge CK) (0.257:0.257:0.257))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.141:-0.141:-0.141))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[131\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.281:0.281:0.281) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.188:-0.188:-0.188))
  )
)
(CELL
  (CELLTYPE "EDFFX1")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[141\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.281:0.281:0.281) (0.184:0.184:0.184))
    (IOPATH (posedge CK) QN (0.190:0.190:0.190) (0.265:0.265:0.265))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.108:0.108:0.108))
    (WIDTH (negedge CK) (0.190:0.190:0.190))
    (SETUP (posedge D) (posedge CK) (0.136:0.136:0.136))
    (SETUP (negedge D) (posedge CK) (0.383:0.383:0.383))
    (HOLD (posedge D) (posedge CK) (-0.110:-0.110:-0.110))
    (HOLD (negedge D) (posedge CK) (-0.263:-0.263:-0.263))
    (SETUP (posedge E) (posedge CK) (0.385:0.385:0.385))
    (SETUP (negedge E) (posedge CK) (0.280:0.280:0.280))
    (HOLD (posedge E) (posedge CK) (-0.109:-0.109:-0.109))
    (HOLD (negedge E) (posedge CK) (-0.187:-0.187:-0.187))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[140\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[138\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[138\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.358:0.358:0.358) (0.241:0.241:0.241))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[20\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[21\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[31\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[101\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[106\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.126:-0.126:-0.126))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[108\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[117\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[20\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[21\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[31\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[101\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[106\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.126:-0.126:-0.126))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[108\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[117\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[20\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[21\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[31\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[101\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[106\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.126:-0.126:-0.126))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[108\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[117\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.090:-0.090:-0.090))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.090:-0.090:-0.090))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[20\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.090:-0.090:-0.090))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[21\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[31\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[101\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.090:-0.090:-0.090))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[106\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.126:-0.126:-0.126))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[108\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[117\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[140\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.359:0.359:0.359) (0.242:0.242:0.242))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[18\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[19\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[22\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[23\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[24\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[25\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[26\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[27\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[28\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[29\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[30\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.106:0.106))
    (SETUP (negedge D) (posedge CK) (0.235:0.236:0.236))
    (HOLD (posedge D) (posedge CK) (-0.082:-0.084:-0.084))
    (HOLD (negedge D) (posedge CK) (-0.122:-0.123:-0.123))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[31\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[32\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.126:-0.126:-0.126))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[33\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[34\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[35\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[36\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[37\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[38\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[39\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[40\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.102:0.102))
    (SETUP (negedge D) (posedge CK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.079:-0.079))
    (HOLD (negedge D) (posedge CK) (-0.113:-0.113:-0.113))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[41\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[42\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.101:0.101))
    (SETUP (negedge D) (posedge CK) (0.219:0.220:0.220))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CK) (-0.101:-0.102:-0.102))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[43\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[44\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[45\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[46\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[47\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[48\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[49\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.224:0.224:0.224))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.108:-0.108:-0.108))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[50\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[51\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[52\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[53\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[54\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[55\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[56\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.233:0.233:0.233))
    (HOLD (posedge D) (posedge CK) (-0.082:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.120:-0.120:-0.120))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[57\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[58\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[59\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[60\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[61\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[62\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.141:-0.141:-0.141))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[63\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.101:0.101))
    (SETUP (negedge D) (posedge CK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CK) (-0.113:-0.113:-0.113))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[64\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[65\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[67\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[69\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[70\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[72\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[74\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[75\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[77\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[78\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[79\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[80\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[81\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[82\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[83\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[84\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[85\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[86\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[87\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[88\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[90\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[91\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[92\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[95\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[96\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.120:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[97\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[98\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[99\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.141:-0.141:-0.141))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[100\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[102\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[103\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[104\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[105\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[107\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[109\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[110\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[111\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.224:0.224:0.224))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.108:-0.108:-0.108))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[112\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[113\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[114\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[115\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.127:-0.127))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[116\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[117\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[118\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[119\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[120\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[121\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[122\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[123\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[124\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[125\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.170:0.170:0.170))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.102:-0.102:-0.102))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[126\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[127\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[154\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.258:0.258:0.258))
    (SETUP (negedge E) (posedge CK) (0.189:0.189:0.189))
    (HOLD (posedge E) (posedge CK) (-0.093:-0.093:-0.093))
    (HOLD (negedge E) (posedge CK) (-0.114:-0.114:-0.114))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[18\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[19\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[22\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[23\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[24\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.158:0.158:0.158))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.093:-0.093:-0.093))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[25\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.158:0.158:0.158))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.093:-0.093:-0.093))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[26\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[27\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[28\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[29\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[30\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.106:0.106))
    (SETUP (negedge D) (posedge CK) (0.235:0.236:0.236))
    (HOLD (posedge D) (posedge CK) (-0.082:-0.084:-0.084))
    (HOLD (negedge D) (posedge CK) (-0.122:-0.123:-0.123))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[31\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[32\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.126:-0.126:-0.126))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[33\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[34\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[35\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[36\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[37\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[38\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[39\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[40\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.102:0.102))
    (SETUP (negedge D) (posedge CK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.079:-0.079))
    (HOLD (negedge D) (posedge CK) (-0.113:-0.113:-0.113))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[41\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[42\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.101:0.101))
    (SETUP (negedge D) (posedge CK) (0.219:0.220:0.220))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CK) (-0.101:-0.102:-0.102))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[43\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[44\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[45\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[46\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[47\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[48\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.158:0.158:0.158))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.093:-0.093:-0.093))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[49\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.224:0.224:0.224))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.108:-0.108:-0.108))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.158:0.158:0.158))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.093:-0.093:-0.093))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[50\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[51\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[52\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[53\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[54\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[55\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[56\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.233:0.233:0.233))
    (HOLD (posedge D) (posedge CK) (-0.082:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.120:-0.120:-0.120))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[57\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[58\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[59\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[60\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[61\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.158:0.158:0.158))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.093:-0.093:-0.093))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[62\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.141:-0.141:-0.141))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[63\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.101:0.101))
    (SETUP (negedge D) (posedge CK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CK) (-0.113:-0.113:-0.113))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[64\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[65\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[67\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[69\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[70\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[72\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[74\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[75\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[77\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[78\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[79\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[80\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[81\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.158:0.158:0.158))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.093:-0.093:-0.093))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[82\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[83\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[84\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.158:0.158:0.158))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.093:-0.093:-0.093))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[85\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[86\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[87\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[88\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[90\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[91\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[92\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[95\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[96\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.120:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[97\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[98\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[99\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.141:-0.141:-0.141))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[100\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[102\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[103\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[104\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[105\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[107\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[109\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[110\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[111\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.224:0.224:0.224))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.108:-0.108:-0.108))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[112\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[113\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[114\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[115\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.127:-0.127))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[116\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[117\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.193:0.193:0.193))
    (HOLD (posedge E) (posedge CK) (-0.094:-0.094:-0.094))
    (HOLD (negedge E) (posedge CK) (-0.117:-0.117:-0.117))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[118\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[119\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[120\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[121\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[122\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.253:0.253:0.253))
    (SETUP (negedge E) (posedge CK) (0.158:0.158:0.158))
    (HOLD (posedge E) (posedge CK) (-0.089:-0.089:-0.089))
    (HOLD (negedge E) (posedge CK) (-0.093:-0.093:-0.093))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[123\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[124\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[125\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[126\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[127\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[154\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[18\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[19\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[22\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[23\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[24\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[25\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[26\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[27\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[28\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[29\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[30\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.106:0.106))
    (SETUP (negedge D) (posedge CK) (0.235:0.236:0.236))
    (HOLD (posedge D) (posedge CK) (-0.082:-0.084:-0.084))
    (HOLD (negedge D) (posedge CK) (-0.122:-0.123:-0.123))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[31\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[32\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.126:-0.126:-0.126))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[33\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[34\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[35\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[36\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[37\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[38\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[39\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[40\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.102:0.102))
    (SETUP (negedge D) (posedge CK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.079:-0.079))
    (HOLD (negedge D) (posedge CK) (-0.113:-0.113:-0.113))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[41\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[42\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.101:0.101))
    (SETUP (negedge D) (posedge CK) (0.219:0.220:0.220))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CK) (-0.101:-0.102:-0.102))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[43\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[44\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[45\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[46\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[47\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[48\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[49\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.224:0.224:0.224))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.108:-0.108:-0.108))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[50\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[51\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[52\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[53\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[54\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[55\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[56\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.233:0.233:0.233))
    (HOLD (posedge D) (posedge CK) (-0.082:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.120:-0.120:-0.120))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[57\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[58\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[59\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[60\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[61\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[62\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.141:-0.141:-0.141))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[63\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.101:0.101))
    (SETUP (negedge D) (posedge CK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CK) (-0.113:-0.113:-0.113))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[64\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[65\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[67\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[69\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[70\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[74\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[75\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[77\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[78\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[79\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[80\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[81\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[82\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[83\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[84\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[85\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[86\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[87\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[88\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[90\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[91\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[92\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[95\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[96\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.120:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[97\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[98\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[99\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.141:-0.141:-0.141))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[100\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[102\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[103\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[104\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[105\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[107\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[109\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[110\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[111\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.224:0.224:0.224))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.108:-0.108:-0.108))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[112\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[113\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[114\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[115\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.127:-0.127))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[116\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[117\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[118\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[119\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[120\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[121\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.162:0.162:0.162))
    (HOLD (posedge E) (posedge CK) (-0.090:-0.090:-0.090))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[122\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[123\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[124\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[126\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[127\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[154\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.110:-0.110:-0.110))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[18\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[19\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[22\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[23\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[24\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[25\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[26\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[27\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[28\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[29\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[30\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.106:0.106))
    (SETUP (negedge D) (posedge CK) (0.235:0.236:0.236))
    (HOLD (posedge D) (posedge CK) (-0.082:-0.084:-0.084))
    (HOLD (negedge D) (posedge CK) (-0.122:-0.123:-0.123))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[31\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[32\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.126:-0.126:-0.126))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[33\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[34\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[35\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[36\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[37\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[38\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[39\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[40\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.102:0.102))
    (SETUP (negedge D) (posedge CK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.079:-0.079))
    (HOLD (negedge D) (posedge CK) (-0.113:-0.113:-0.113))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[41\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[42\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.101:0.101))
    (SETUP (negedge D) (posedge CK) (0.219:0.220:0.220))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CK) (-0.101:-0.102:-0.102))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[43\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[44\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[45\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[46\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[47\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[48\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[49\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.224:0.224:0.224))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.108:-0.108:-0.108))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[50\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[51\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[52\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[53\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[54\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[55\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[56\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.233:0.233:0.233))
    (HOLD (posedge D) (posedge CK) (-0.082:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.120:-0.120:-0.120))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[57\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[58\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[59\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[60\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[61\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[62\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.141:-0.141:-0.141))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[63\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.101:0.101))
    (SETUP (negedge D) (posedge CK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CK) (-0.113:-0.113:-0.113))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[64\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[65\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[67\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[69\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[70\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[72\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[74\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[75\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[77\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[78\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[79\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[80\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[81\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[82\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[83\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[84\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[85\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[86\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[87\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[88\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[90\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[91\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[92\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[95\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[96\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.120:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[97\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[98\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[99\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.141:-0.141:-0.141))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[100\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[102\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[103\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[104\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.346:0.346:0.346) (0.235:0.235:0.235))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[105\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[107\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[109\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[110\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[111\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.224:0.224:0.224))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.108:-0.108:-0.108))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[112\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[113\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[114\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[115\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.127:-0.127))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[116\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[117\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[118\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[119\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[120\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[121\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[122\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[123\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[124\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[125\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[126\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[127\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[154\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.262:0.262:0.262))
    (SETUP (negedge E) (posedge CK) (0.211:0.211:0.211))
    (HOLD (posedge E) (posedge CK) (-0.098:-0.098:-0.098))
    (HOLD (negedge E) (posedge CK) (-0.129:-0.129:-0.129))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[18\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[19\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[22\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[23\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[24\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[25\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[26\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[27\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[28\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[29\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[30\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.106:0.106))
    (SETUP (negedge D) (posedge CK) (0.235:0.236:0.236))
    (HOLD (posedge D) (posedge CK) (-0.082:-0.084:-0.084))
    (HOLD (negedge D) (posedge CK) (-0.122:-0.123:-0.123))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[32\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.126:-0.126:-0.126))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[33\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[34\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[35\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[36\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[37\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[38\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[39\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[40\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.102:0.102))
    (SETUP (negedge D) (posedge CK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.079:-0.079))
    (HOLD (negedge D) (posedge CK) (-0.113:-0.113:-0.113))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[41\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[42\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.101:0.101))
    (SETUP (negedge D) (posedge CK) (0.219:0.220:0.220))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CK) (-0.101:-0.102:-0.102))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[43\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[44\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[45\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[46\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[47\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[48\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[49\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.224:0.224:0.224))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.108:-0.108:-0.108))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[50\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[51\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[52\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[53\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[54\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[55\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[56\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.233:0.233:0.233))
    (HOLD (posedge D) (posedge CK) (-0.082:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.120:-0.120:-0.120))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[57\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[58\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[59\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[60\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[61\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[62\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.141:-0.141:-0.141))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[63\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.101:0.101))
    (SETUP (negedge D) (posedge CK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CK) (-0.113:-0.113:-0.113))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[64\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[65\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[67\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[69\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[70\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[72\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[74\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[75\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[77\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[78\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[79\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[80\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[81\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[82\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[83\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[84\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[85\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[86\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[87\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[88\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[90\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[91\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[92\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[95\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[96\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.120:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[97\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[98\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[99\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.141:-0.141:-0.141))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[100\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[102\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[103\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[104\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[105\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[107\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[109\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[110\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[111\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.224:0.224:0.224))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.108:-0.108:-0.108))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[112\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[113\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[114\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[115\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.127:-0.127))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[116\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[118\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[119\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[120\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[121\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[122\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[123\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[124\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[125\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[126\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.203:0.203:0.203))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[127\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[154\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.204:0.204:0.204))
    (HOLD (posedge E) (posedge CK) (-0.101:-0.101:-0.101))
    (HOLD (negedge E) (posedge CK) (-0.124:-0.124:-0.124))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[18\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[19\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[22\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[23\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[24\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[25\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[26\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[27\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[28\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[29\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[30\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.106:0.106))
    (SETUP (negedge D) (posedge CK) (0.235:0.236:0.236))
    (HOLD (posedge D) (posedge CK) (-0.082:-0.084:-0.084))
    (HOLD (negedge D) (posedge CK) (-0.122:-0.123:-0.123))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[32\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.126:-0.126:-0.126))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[33\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[34\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[35\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[36\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[37\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[38\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[39\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[40\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.102:0.102))
    (SETUP (negedge D) (posedge CK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.079:-0.079))
    (HOLD (negedge D) (posedge CK) (-0.113:-0.113:-0.113))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[41\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[42\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.101:0.101))
    (SETUP (negedge D) (posedge CK) (0.219:0.220:0.220))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CK) (-0.101:-0.102:-0.102))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[43\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[44\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[45\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[46\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[47\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[48\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[49\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.224:0.224:0.224))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.108:-0.108:-0.108))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[50\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[51\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[52\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[53\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[54\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[55\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[56\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.233:0.233:0.233))
    (HOLD (posedge D) (posedge CK) (-0.082:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.120:-0.120:-0.120))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[57\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[58\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[59\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[60\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[61\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[62\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.141:-0.141:-0.141))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[63\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.101:0.101))
    (SETUP (negedge D) (posedge CK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CK) (-0.113:-0.113:-0.113))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[64\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[65\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[67\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[69\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[70\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[72\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[74\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[75\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[77\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[78\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[79\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[80\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[81\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[82\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[83\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[84\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[85\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[86\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[87\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[88\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[90\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[91\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[92\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[95\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[96\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.120:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[97\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[98\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[99\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.141:-0.141:-0.141))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[100\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[102\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[103\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[104\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[105\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[107\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[109\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[110\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[111\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.224:0.224:0.224))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.108:-0.108:-0.108))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[112\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[113\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[114\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[115\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.127:-0.127))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[116\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[118\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[119\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[120\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[121\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[122\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[123\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.260:0.260:0.260))
    (SETUP (negedge E) (posedge CK) (0.201:0.201:0.201))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.122:-0.122:-0.122))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[124\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.202:0.202:0.202))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.123:-0.123:-0.123))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[125\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.257:0.257:0.257))
    (SETUP (negedge E) (posedge CK) (0.166:0.166:0.166))
    (HOLD (posedge E) (posedge CK) (-0.092:-0.092:-0.092))
    (HOLD (negedge E) (posedge CK) (-0.099:-0.099:-0.099))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[126\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[127\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[154\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.261:0.261:0.261))
    (SETUP (negedge E) (posedge CK) (0.174:0.174:0.174))
    (HOLD (posedge E) (posedge CK) (-0.096:-0.096:-0.096))
    (HOLD (negedge E) (posedge CK) (-0.104:-0.104:-0.104))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[18\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[19\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[22\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[23\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[24\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[25\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[26\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[27\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[28\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[29\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[30\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.106:0.106))
    (SETUP (negedge D) (posedge CK) (0.235:0.236:0.236))
    (HOLD (posedge D) (posedge CK) (-0.082:-0.084:-0.084))
    (HOLD (negedge D) (posedge CK) (-0.122:-0.123:-0.123))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[32\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.126:-0.126:-0.126))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[33\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[34\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[35\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[36\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[37\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[38\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[39\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[40\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.102:0.102))
    (SETUP (negedge D) (posedge CK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.079:-0.079))
    (HOLD (negedge D) (posedge CK) (-0.113:-0.113:-0.113))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[41\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[43\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[44\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[45\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[46\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[47\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[48\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[49\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.224:0.224:0.224))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.108:-0.108:-0.108))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[50\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[51\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[52\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[53\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[54\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[55\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[56\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.233:0.233:0.233))
    (HOLD (posedge D) (posedge CK) (-0.082:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.120:-0.120:-0.120))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[57\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[58\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[59\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[60\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[61\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[62\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.141:-0.141:-0.141))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[63\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.101:0.101))
    (SETUP (negedge D) (posedge CK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CK) (-0.113:-0.113:-0.113))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[64\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[65\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[67\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[69\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[70\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[72\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[74\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[75\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[77\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[78\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[79\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[80\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[81\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[82\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[83\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[84\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[86\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[87\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[88\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[90\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[91\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[92\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[95\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[96\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.120:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[97\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[98\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[99\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.141:-0.141:-0.141))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[100\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[102\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[103\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[104\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[105\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[107\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[109\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[110\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[112\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[113\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[114\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[115\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.127:-0.127))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[116\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[118\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[119\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[120\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[121\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[122\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[123\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[124\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[125\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[126\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.256:0.256:0.256))
    (SETUP (negedge E) (posedge CK) (0.182:0.182:0.182))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.109:-0.109:-0.109))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[127\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[154\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.259:0.259:0.259))
    (SETUP (negedge E) (posedge CK) (0.198:0.198:0.198))
    (HOLD (posedge E) (posedge CK) (-0.095:-0.095:-0.095))
    (HOLD (negedge E) (posedge CK) (-0.120:-0.120:-0.120))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.329:0.329:0.329) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.085:-0.085:-0.085))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.090:-0.090:-0.090))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.085:-0.085:-0.085))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.085:-0.085:-0.085))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[18\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[19\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[22\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[23\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[24\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[25\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[26\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.231:0.231))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.117:-0.117))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[27\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[28\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[29\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[30\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.106:0.106))
    (SETUP (negedge D) (posedge CK) (0.235:0.236:0.236))
    (HOLD (posedge D) (posedge CK) (-0.082:-0.084:-0.084))
    (HOLD (negedge D) (posedge CK) (-0.122:-0.123:-0.123))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.085:-0.085:-0.085))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[32\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.126:-0.126:-0.126))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[33\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[34\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[35\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.090:-0.090:-0.090))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[36\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[37\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[38\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[39\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.085:-0.085:-0.085))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[40\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.102:0.102))
    (SETUP (negedge D) (posedge CK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.079:-0.079))
    (HOLD (negedge D) (posedge CK) (-0.113:-0.113:-0.113))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.085:-0.085:-0.085))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[41\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[42\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.101:0.101))
    (SETUP (negedge D) (posedge CK) (0.219:0.220:0.220))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CK) (-0.101:-0.102:-0.102))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[43\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[44\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[45\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[46\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[47\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[48\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[49\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.224:0.224:0.224))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.108:-0.108:-0.108))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.085:-0.085:-0.085))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[50\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[51\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[52\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[53\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[54\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[55\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.229:0.229:0.229))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.114:-0.114:-0.114))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[56\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.233:0.233:0.233))
    (HOLD (posedge D) (posedge CK) (-0.082:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.120:-0.120:-0.120))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[57\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[58\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[59\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[60\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[61\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[62\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.141:-0.141:-0.141))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.085:-0.085:-0.085))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[63\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.101:0.101:0.101))
    (SETUP (negedge D) (posedge CK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CK) (-0.078:-0.078:-0.078))
    (HOLD (negedge D) (posedge CK) (-0.113:-0.113:-0.113))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.090:-0.090:-0.090))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[64\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[65\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[67\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[69\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[70\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[72\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.142:-0.142))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[74\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[75\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.090:-0.090:-0.090))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[77\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[78\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[79\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[80\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[81\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.085:-0.085:-0.085))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[82\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[83\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[84\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.090:-0.090:-0.090))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[85\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.085:-0.085:-0.085))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[86\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[87\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[88\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[90\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[91\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[92\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[95\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.249:0.249:0.249))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.085:-0.085:-0.085))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[96\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.120:0.120:0.120))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[97\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[98\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[99\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.112:0.112))
    (SETUP (negedge D) (posedge CK) (0.250:0.250:0.250))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge D) (posedge CK) (-0.141:-0.141:-0.141))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[100\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[102\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[103\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[104\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.345:0.345:0.345) (0.234:0.234:0.234))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[105\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[107\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.260:0.260:0.260))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.153:-0.153:-0.153))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[109\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[110\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.333:0.333:0.333) (0.228:0.228:0.228))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[111\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CK) (0.224:0.224:0.224))
    (HOLD (posedge D) (posedge CK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CK) (-0.108:-0.108:-0.108))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[112\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[113\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[114\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[115\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.119:0.119:0.119))
    (SETUP (negedge D) (posedge CK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (HOLD (negedge D) (posedge CK) (-0.127:-0.127:-0.127))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[116\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.153:0.153:0.153))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.090:-0.090:-0.090))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[118\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[119\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[120\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[121\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.123:0.123))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[122\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[123\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.156:0.156:0.156))
    (HOLD (posedge E) (posedge CK) (-0.088:-0.088:-0.088))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[124\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.255:0.255:0.255))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.091:-0.091:-0.091))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[125\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CK) (0.217:0.217:0.217))
    (HOLD (posedge D) (posedge CK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CK) (-0.099:-0.099:-0.099))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[126\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.112:0.113:0.113))
    (SETUP (negedge D) (posedge CK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CK) (-0.091:-0.092:-0.092))
    (HOLD (negedge D) (posedge CK) (-0.116:-0.116:-0.116))
    (SETUP (posedge E) (posedge CK) (0.251:0.251:0.251))
    (SETUP (negedge E) (posedge CK) (0.161:0.161:0.161))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.096:-0.096:-0.096))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[127\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.328:0.328:0.328) (0.225:0.225:0.225))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[154\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.327:0.327:0.327) (0.224:0.224:0.224))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.142:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.155:0.155:0.155))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.092:-0.092:-0.092))
  )
)
(CELL
  (CELLTYPE "EDFFXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.330:0.330:0.330) (0.226:0.226:0.226))
    (IOPATH (posedge CK) QN (0.233:0.233:0.233) (0.300:0.300:0.300))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.215:0.215:0.215))
    (SETUP (posedge D) (posedge CK) (0.123:0.124:0.124))
    (SETUP (negedge D) (posedge CK) (0.251:0.251:0.251))
    (HOLD (posedge D) (posedge CK) (-0.102:-0.102:-0.102))
    (HOLD (negedge D) (posedge CK) (-0.143:-0.143:-0.143))
    (SETUP (posedge E) (posedge CK) (0.252:0.252:0.252))
    (SETUP (negedge E) (posedge CK) (0.154:0.154:0.154))
    (HOLD (posedge E) (posedge CK) (-0.087:-0.087:-0.087))
    (HOLD (negedge E) (posedge CK) (-0.091:-0.091:-0.091))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[76\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[76\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.445:0.445:0.445) (0.313:0.313:0.313))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[76\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.181:0.181) (0.165:0.165:0.165))
    (IOPATH B Y (0.152:0.152:0.152) (0.149:0.150:0.150))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.149:0.149:0.149) (0.148:0.148:0.148)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.113:0.113:0.113) (0.121:0.121:0.121)))
    (IOPATH (posedge S0) Y (0.164:0.164:0.164) (0.148:0.148:0.148))
    (IOPATH (negedge S0) Y (0.149:0.149:0.149) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[76\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.446:0.446:0.446) (0.313:0.313:0.313))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[76\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.181:0.181) (0.165:0.165:0.165))
    (IOPATH B Y (0.152:0.152:0.152) (0.149:0.150:0.150))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.187:0.187:0.187) (0.156:0.156:0.156)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.122:0.122:0.122) (0.150:0.150:0.150)))
    (IOPATH (posedge S0) Y (0.183:0.183:0.183) (0.156:0.156:0.156))
    (IOPATH (negedge S0) Y (0.187:0.187:0.187) (0.158:0.158:0.158))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[76\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[76\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.164:0.164:0.164))
    (IOPATH B Y (0.152:0.152:0.152) (0.149:0.150:0.150))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.156:0.156:0.156) (0.141:0.141:0.141)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.107:0.107:0.107) (0.127:0.127:0.127)))
    (IOPATH (posedge S0) Y (0.154:0.154:0.154) (0.141:0.141:0.141))
    (IOPATH (negedge S0) Y (0.156:0.156:0.156) (0.142:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[76\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.446:0.446:0.446) (0.313:0.313:0.313))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[76\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.181:0.181) (0.165:0.165:0.165))
    (IOPATH B Y (0.152:0.152:0.152) (0.149:0.150:0.150))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.193:0.193:0.193) (0.170:0.170:0.170)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.141:0.141:0.141) (0.154:0.154:0.154)))
    (IOPATH (posedge S0) Y (0.229:0.229:0.229) (0.182:0.182:0.182))
    (IOPATH (negedge S0) Y (0.193:0.193:0.193) (0.161:0.161:0.161))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[76\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[76\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.445:0.445:0.445) (0.313:0.313:0.313))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[76\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.181:0.181) (0.165:0.165:0.165))
    (IOPATH B Y (0.152:0.152:0.152) (0.149:0.150:0.150))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.178:0.178:0.178) (0.154:0.154:0.154)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.119:0.119:0.119) (0.143:0.143:0.143)))
    (IOPATH (posedge S0) Y (0.177:0.177:0.177) (0.154:0.154:0.154))
    (IOPATH (negedge S0) Y (0.178:0.178:0.178) (0.154:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[93\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[93\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.125:0.125:0.125) (0.130:0.130:0.130))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.200:0.200:0.200) (0.162:0.162:0.162)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.128:0.128:0.128) (0.159:0.159:0.159)))
    (IOPATH (posedge S0) Y (0.195:0.195:0.195) (0.162:0.162:0.162))
    (IOPATH (negedge S0) Y (0.200:0.200:0.200) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[94\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[94\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.164:0.164:0.164) (0.184:0.184:0.184))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.200:0.200:0.200) (0.162:0.162:0.162)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.128:0.128:0.128) (0.159:0.159:0.159)))
    (IOPATH (posedge S0) Y (0.195:0.195:0.195) (0.162:0.162:0.162))
    (IOPATH (negedge S0) Y (0.200:0.200:0.200) (0.164:0.164:0.164))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[93\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[93\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.125:0.125:0.125) (0.130:0.130:0.130))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.149:0.149:0.149) (0.148:0.148:0.148)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.113:0.113:0.113) (0.121:0.121:0.121)))
    (IOPATH (posedge S0) Y (0.164:0.164:0.164) (0.148:0.148:0.148))
    (IOPATH (negedge S0) Y (0.149:0.149:0.149) (0.137:0.137:0.137))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[94\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[94\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.164:0.164:0.164) (0.184:0.184:0.184))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.171:0.171:0.171) (0.150:0.150:0.150)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.115:0.115:0.115) (0.139:0.139:0.139)))
    (IOPATH (posedge S0) Y (0.169:0.169:0.169) (0.150:0.150:0.150))
    (IOPATH (negedge S0) Y (0.171:0.171:0.171) (0.151:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[93\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[93\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[93\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.164:0.164:0.164))
    (IOPATH B Y (0.125:0.125:0.125) (0.130:0.130:0.130))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.170:0.170:0.170) (0.150:0.150:0.150)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.115:0.115:0.115) (0.138:0.138:0.138)))
    (IOPATH (posedge S0) Y (0.168:0.168:0.168) (0.150:0.150:0.150))
    (IOPATH (negedge S0) Y (0.170:0.170:0.170) (0.151:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[94\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[94\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.164:0.164:0.164))
    (IOPATH B Y (0.164:0.164:0.164) (0.184:0.184:0.184))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.187:0.187:0.187) (0.156:0.156:0.156)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.122:0.122:0.122) (0.150:0.150:0.150)))
    (IOPATH (posedge S0) Y (0.182:0.182:0.182) (0.156:0.156:0.156))
    (IOPATH (negedge S0) Y (0.187:0.187:0.187) (0.158:0.158:0.158))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[93\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[93\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.164:0.164:0.164))
    (IOPATH B Y (0.125:0.125:0.125) (0.130:0.130:0.130))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.156:0.156:0.156) (0.141:0.141:0.141)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.107:0.107:0.107) (0.127:0.127:0.127)))
    (IOPATH (posedge S0) Y (0.154:0.154:0.154) (0.141:0.141:0.141))
    (IOPATH (negedge S0) Y (0.156:0.156:0.156) (0.142:0.142:0.142))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[94\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[94\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.164:0.164:0.164))
    (IOPATH B Y (0.164:0.164:0.164) (0.184:0.184:0.184))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.190:0.190:0.190) (0.158:0.158:0.158)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.124:0.124:0.124) (0.152:0.152:0.152)))
    (IOPATH (posedge S0) Y (0.187:0.187:0.187) (0.158:0.158:0.158))
    (IOPATH (negedge S0) Y (0.190:0.190:0.190) (0.160:0.160:0.160))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[93\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[93\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.179:0.179:0.179) (0.164:0.164:0.164))
    (IOPATH B Y (0.125:0.125:0.125) (0.130:0.130:0.130))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.193:0.193:0.193) (0.170:0.170:0.170)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.141:0.141:0.141) (0.154:0.154:0.154)))
    (IOPATH (posedge S0) Y (0.229:0.229:0.229) (0.182:0.182:0.182))
    (IOPATH (negedge S0) Y (0.193:0.193:0.193) (0.161:0.161:0.161))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[94\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[94\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.179:0.179:0.179) (0.164:0.164:0.164))
    (IOPATH B Y (0.164:0.164:0.164) (0.184:0.184:0.184))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.193:0.193:0.193) (0.170:0.170:0.170)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.141:0.141:0.141) (0.154:0.154:0.154)))
    (IOPATH (posedge S0) Y (0.229:0.229:0.229) (0.182:0.182:0.182))
    (IOPATH (negedge S0) Y (0.193:0.193:0.193) (0.161:0.161:0.161))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[93\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[93\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.125:0.125:0.125) (0.130:0.130:0.130))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.141:0.141:0.141) (0.137:0.137:0.137)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.104:0.104:0.104) (0.115:0.115:0.115)))
    (IOPATH (posedge S0) Y (0.149:0.149:0.149) (0.137:0.137:0.137))
    (IOPATH (negedge S0) Y (0.141:0.141:0.141) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[94\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[93\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[93\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.125:0.125:0.125) (0.130:0.130:0.130))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.178:0.178:0.178) (0.154:0.154:0.154)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.119:0.119:0.119) (0.143:0.143:0.143)))
    (IOPATH (posedge S0) Y (0.177:0.177:0.177) (0.154:0.154:0.154))
    (IOPATH (negedge S0) Y (0.178:0.178:0.178) (0.154:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[94\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[94\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.164:0.164:0.164) (0.184:0.184:0.184))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.178:0.178:0.178) (0.154:0.154:0.154)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.119:0.119:0.119) (0.143:0.143:0.143)))
    (IOPATH (posedge S0) Y (0.177:0.177:0.177) (0.154:0.154:0.154))
    (IOPATH (negedge S0) Y (0.178:0.178:0.178) (0.154:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[89\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[89\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[89\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.127:0.128:0.128) (0.138:0.138:0.138))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.187:0.187:0.187) (0.156:0.156:0.156)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.122:0.122:0.122) (0.150:0.150:0.150)))
    (IOPATH (posedge S0) Y (0.182:0.182:0.182) (0.156:0.156:0.156))
    (IOPATH (negedge S0) Y (0.187:0.187:0.187) (0.158:0.158:0.158))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[89\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[89\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.164:0.164:0.164))
    (IOPATH B Y (0.127:0.128:0.128) (0.138:0.138:0.138))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.187:0.187:0.187) (0.156:0.156:0.156)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.122:0.122:0.122) (0.150:0.150:0.150)))
    (IOPATH (posedge S0) Y (0.183:0.183:0.183) (0.156:0.156:0.156))
    (IOPATH (negedge S0) Y (0.187:0.187:0.187) (0.158:0.158:0.158))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[89\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[89\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.179:0.179:0.179) (0.164:0.164:0.164))
    (IOPATH B Y (0.127:0.128:0.128) (0.138:0.138:0.138))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.191:0.191:0.191) (0.159:0.159:0.159)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.125:0.125:0.125) (0.153:0.153:0.153)))
    (IOPATH (posedge S0) Y (0.188:0.188:0.188) (0.159:0.159:0.159))
    (IOPATH (negedge S0) Y (0.191:0.191:0.191) (0.160:0.160:0.160))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[89\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[89\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.179:0.179:0.179) (0.164:0.164:0.164))
    (IOPATH B Y (0.127:0.128:0.128) (0.138:0.138:0.138))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.192:0.192:0.192) (0.170:0.170:0.170)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.141:0.141:0.141) (0.154:0.154:0.154)))
    (IOPATH (posedge S0) Y (0.229:0.229:0.229) (0.182:0.182:0.182))
    (IOPATH (negedge S0) Y (0.192:0.192:0.192) (0.161:0.161:0.161))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[89\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[89\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[89\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.127:0.128:0.128) (0.138:0.138:0.138))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.158:0.158:0.158) (0.142:0.142:0.142)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.108:0.108:0.108) (0.129:0.129:0.129)))
    (IOPATH (posedge S0) Y (0.156:0.156:0.156) (0.142:0.142:0.142))
    (IOPATH (negedge S0) Y (0.158:0.158:0.158) (0.144:0.144:0.144))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[73\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[73\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[73\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[73\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[73\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[73\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[68\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[71\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[68\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.445:0.445:0.445) (0.313:0.313:0.313))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[68\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.181:0.181) (0.165:0.165:0.165))
    (IOPATH B Y (0.163:0.163:0.163) (0.159:0.159:0.159))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.171:0.171:0.171) (0.150:0.150:0.150)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.115:0.115:0.115) (0.139:0.139:0.139)))
    (IOPATH (posedge S0) Y (0.169:0.169:0.169) (0.150:0.150:0.150))
    (IOPATH (negedge S0) Y (0.171:0.171:0.171) (0.151:0.151:0.151))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[71\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.427:0.427:0.427) (0.304:0.304:0.304))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.073:0.073:0.073))
    (SETUP (negedge D) (posedge CK) (0.149:0.150:0.150))
    (HOLD (posedge D) (posedge CK) (-0.053:-0.053:-0.053))
    (HOLD (negedge D) (posedge CK) (-0.061:-0.062:-0.062))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[68\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[71\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[68\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.428:0.428:0.428) (0.305:0.305:0.305))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.073:0.073:0.073))
    (SETUP (negedge D) (posedge CK) (0.149:0.150:0.150))
    (HOLD (posedge D) (posedge CK) (-0.053:-0.053:-0.053))
    (HOLD (negedge D) (posedge CK) (-0.061:-0.062:-0.062))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[71\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.428:0.428:0.428) (0.305:0.305:0.305))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.073:0.073:0.073))
    (SETUP (negedge D) (posedge CK) (0.149:0.150:0.150))
    (HOLD (posedge D) (posedge CK) (-0.053:-0.053:-0.053))
    (HOLD (negedge D) (posedge CK) (-0.061:-0.062:-0.062))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[68\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[71\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[68\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.446:0.446:0.446) (0.313:0.313:0.313))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[71\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.446:0.446:0.446) (0.313:0.313:0.313))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[71\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.181:0.181) (0.165:0.165:0.165))
    (IOPATH B Y (0.151:0.151:0.151) (0.148:0.149:0.149))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.193:0.193:0.193) (0.170:0.170:0.170)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.141:0.141:0.141) (0.154:0.154:0.154)))
    (IOPATH (posedge S0) Y (0.229:0.229:0.229) (0.182:0.182:0.182))
    (IOPATH (negedge S0) Y (0.193:0.193:0.193) (0.161:0.161:0.161))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[68\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[71\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[71\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.151:0.151:0.151) (0.148:0.149:0.149))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.182:0.182:0.182) (0.155:0.155:0.155)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.121:0.121:0.121) (0.146:0.146:0.146)))
    (IOPATH (posedge S0) Y (0.180:0.180:0.180) (0.155:0.155:0.155))
    (IOPATH (negedge S0) Y (0.182:0.182:0.182) (0.156:0.156:0.156))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[68\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.445:0.445:0.445) (0.313:0.313:0.313))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[68\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.181:0.181) (0.165:0.165:0.165))
    (IOPATH B Y (0.163:0.163:0.163) (0.159:0.159:0.159))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.178:0.178:0.178) (0.154:0.154:0.154)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.119:0.119:0.119) (0.143:0.143:0.143)))
    (IOPATH (posedge S0) Y (0.177:0.177:0.177) (0.154:0.154:0.154))
    (IOPATH (negedge S0) Y (0.178:0.178:0.178) (0.154:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[71\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.445:0.445:0.445) (0.313:0.313:0.313))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[71\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.181:0.181) (0.165:0.165:0.165))
    (IOPATH B Y (0.151:0.151:0.151) (0.148:0.149:0.149))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.178:0.178:0.178) (0.154:0.154:0.154)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.119:0.119:0.119) (0.143:0.143:0.143)))
    (IOPATH (posedge S0) Y (0.177:0.177:0.177) (0.154:0.154:0.154))
    (IOPATH (negedge S0) Y (0.178:0.178:0.178) (0.154:0.154:0.154))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[0\]\[66\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[0\]\[1\]\[66\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.427:0.427:0.427) (0.304:0.304:0.304))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.073:0.073:0.073))
    (SETUP (negedge D) (posedge CK) (0.149:0.150:0.150))
    (HOLD (posedge D) (posedge CK) (-0.053:-0.053:-0.053))
    (HOLD (negedge D) (posedge CK) (-0.061:-0.062:-0.062))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[0\]\[66\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[1\]\[1\]\[66\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.428:0.428:0.428) (0.305:0.305:0.305))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.073:0.073:0.073))
    (SETUP (negedge D) (posedge CK) (0.149:0.150:0.150))
    (HOLD (posedge D) (posedge CK) (-0.053:-0.053:-0.053))
    (HOLD (negedge D) (posedge CK) (-0.061:-0.062:-0.062))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[0\]\[66\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.440:0.440:0.440) (0.311:0.311:0.311))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[66\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.446:0.446:0.446) (0.313:0.313:0.313))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.049:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[2\]\[1\]\[66\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.181:0.181) (0.165:0.165:0.165))
    (IOPATH B Y (0.132:0.132:0.132) (0.135:0.136:0.136))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.193:0.193:0.193) (0.170:0.170:0.170)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.141:0.141:0.141) (0.154:0.154:0.154)))
    (IOPATH (posedge S0) Y (0.229:0.229:0.229) (0.182:0.182:0.182))
    (IOPATH (negedge S0) Y (0.193:0.193:0.193) (0.161:0.161:0.161))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[66\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.442:0.442:0.442) (0.312:0.312:0.312))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[0\]\[66\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.180:0.180:0.180) (0.165:0.165:0.165))
    (IOPATH B Y (0.132:0.132:0.132) (0.135:0.136:0.136))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.141:0.141:0.141) (0.137:0.137:0.137)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.104:0.104:0.104) (0.115:0.115:0.115)))
    (IOPATH (posedge S0) Y (0.149:0.149:0.149) (0.137:0.137:0.137))
    (IOPATH (negedge S0) Y (0.141:0.141:0.141) (0.131:0.131:0.131))
    )
  )
)
(CELL
  (CELLTYPE "DFFQXL")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[66\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CK) Q (0.445:0.445:0.445) (0.313:0.313:0.313))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CK) (0.118:0.118:0.118))
    (WIDTH (negedge CK) (0.186:0.186:0.186))
    (SETUP (posedge D) (posedge CK) (0.060:0.060:0.060))
    (SETUP (negedge D) (posedge CK) (0.138:0.139:0.139))
    (HOLD (posedge D) (posedge CK) (-0.043:-0.043:-0.043))
    (HOLD (negedge D) (posedge CK) (-0.048:-0.049:-0.049))
  )
)
(CELL
  (CELLTYPE "CLKMX2X2")
  (INSTANCE cache_controller_U/cache_sram_2way_U/sram_reg\[3\]\[1\]\[66\]\/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.181:0.181:0.181) (0.165:0.165:0.165))
    (IOPATH B Y (0.132:0.132:0.132) (0.135:0.136:0.136))
    (COND A == 1'b1 && B == 1'b0 (IOPATH S0 Y (0.178:0.178:0.178) (0.154:0.154:0.154)))
    (COND A == 1'b0 && B == 1'b1 (IOPATH S0 Y (0.119:0.119:0.119) (0.143:0.143:0.143)))
    (IOPATH (posedge S0) Y (0.177:0.177:0.177) (0.154:0.154:0.154))
    (IOPATH (negedge S0) Y (0.178:0.178:0.178) (0.154:0.154:0.154))
    )
  )
)
)
