
*** Running vivado
    with args -log adau1761_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adau1761_test.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source adau1761_test.tcl -notrace
Command: synth_design -top adau1761_test -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 357.641 ; gain = 98.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adau1761_test' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_test.vhd:33]
	Parameter data_width bound to: 29 - type: integer 
	Parameter window_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'low_pass_moving_sum' declared at 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/low_pass_moving_sum.vhd:19' bound to instance 'lpms1_l' of component 'low_pass_moving_sum' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_test.vhd:136]
INFO: [Synth 8-638] synthesizing module 'low_pass_moving_sum' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/low_pass_moving_sum.vhd:28]
	Parameter data_width bound to: 29 - type: integer 
	Parameter window_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'low_pass_moving_sum' (1#1) [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/low_pass_moving_sum.vhd:28]
	Parameter data_width bound to: 29 - type: integer 
	Parameter window_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'low_pass_moving_sum' declared at 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/low_pass_moving_sum.vhd:19' bound to instance 'lpms1_r' of component 'low_pass_moving_sum' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_test.vhd:137]
	Parameter data_width bound to: 29 - type: integer 
	Parameter window_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'low_pass_moving_sum' declared at 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/low_pass_moving_sum.vhd:19' bound to instance 'lpms2_l' of component 'low_pass_moving_sum' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_test.vhd:138]
INFO: [Synth 8-638] synthesizing module 'low_pass_moving_sum__parameterized2' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/low_pass_moving_sum.vhd:28]
	Parameter data_width bound to: 29 - type: integer 
	Parameter window_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'low_pass_moving_sum__parameterized2' (1#1) [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/low_pass_moving_sum.vhd:28]
	Parameter data_width bound to: 29 - type: integer 
	Parameter window_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'low_pass_moving_sum' declared at 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/low_pass_moving_sum.vhd:19' bound to instance 'lpms2_r' of component 'low_pass_moving_sum' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_test.vhd:139]
	Parameter data_width bound to: 29 - type: integer 
	Parameter window_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'low_pass_moving_sum' declared at 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/low_pass_moving_sum.vhd:19' bound to instance 'lpms3_l' of component 'low_pass_moving_sum' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_test.vhd:140]
INFO: [Synth 8-638] synthesizing module 'low_pass_moving_sum__parameterized4' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/low_pass_moving_sum.vhd:28]
	Parameter data_width bound to: 29 - type: integer 
	Parameter window_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'low_pass_moving_sum__parameterized4' (1#1) [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/low_pass_moving_sum.vhd:28]
	Parameter data_width bound to: 29 - type: integer 
	Parameter window_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'low_pass_moving_sum' declared at 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/low_pass_moving_sum.vhd:19' bound to instance 'lpms3_r' of component 'low_pass_moving_sum' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_test.vhd:141]
INFO: [Synth 8-3491] module 'clocking' declared at 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/clocking.vhd:74' bound to instance 'i_clocking' of component 'clocking' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_test.vhd:154]
INFO: [Synth 8-638] synthesizing module 'clocking' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/clocking.vhd:86]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFG' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/clocking.vhd:119]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/clocking.vhd:130]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/clocking.vhd:189]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/clocking.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'clocking' (2#1) [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/clocking.vhd:86]
INFO: [Synth 8-3491] module 'adau1761_izedboard' declared at 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_izedboard.vhd:26' bound to instance 'Inst_adau1761_izedboard' of component 'adau1761_izedboard' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_test.vhd:161]
INFO: [Synth 8-638] synthesizing module 'adau1761_izedboard' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_izedboard.vhd:45]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'i_i2s_sda_obuf' to cell 'IOBUF' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_izedboard.vhd:128]
INFO: [Synth 8-3491] module 'i2c' declared at 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i2c.vhd:9' bound to instance 'Inst_i2c' of component 'i2c' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_izedboard.vhd:136]
INFO: [Synth 8-638] synthesizing module 'i2c' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i2c.vhd:17]
INFO: [Synth 8-3491] module 'adau1761_configuraiton_data' declared at 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_configuraiton_data.vhd:13' bound to instance 'Inst_adau1761_configuraiton_data' of component 'adau1761_configuraiton_data' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i2c.vhd:52]
INFO: [Synth 8-638] synthesizing module 'adau1761_configuraiton_data' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_configuraiton_data.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_configuraiton_data' (3#1) [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_configuraiton_data.vhd:19]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-3491] module 'i3c2' declared at 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i3c2.vhd:18' bound to instance 'Inst_i3c2' of component 'i3c2' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i2c.vhd:58]
INFO: [Synth 8-638] synthesizing module 'i3c2' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i3c2.vhd:38]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-256] done synthesizing module 'i3c2' (4#1) [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i3c2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'i2c' (5#1) [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i2c.vhd:17]
INFO: [Synth 8-3491] module 'ADAU1761_interface' declared at 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/ADAU1761_interface.vhd:11' bound to instance 'i_ADAU1761_interface' of component 'ADAU1761_interface' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_izedboard.vhd:144]
INFO: [Synth 8-638] synthesizing module 'ADAU1761_interface' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/ADAU1761_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADAU1761_interface' (6#1) [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/ADAU1761_interface.vhd:16]
INFO: [Synth 8-3491] module 'i2s_data_interface' declared at 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i2s_data_interface.vhd:13' bound to instance 'Inst_i2s_data_interface' of component 'i2s_data_interface' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_izedboard.vhd:149]
INFO: [Synth 8-638] synthesizing module 'i2s_data_interface' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'i2s_data_interface' (7#1) [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adau1761_izedboard' (8#1) [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_izedboard.vhd:45]
INFO: [Synth 8-3491] module 'dsp_block' declared at 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/dsp_block.vhd:10' bound to instance 'Inst_dsp_block' of component 'dsp_block' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_test.vhd:179]
INFO: [Synth 8-638] synthesizing module 'dsp_block' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/dsp_block.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'dsp_block' (9#1) [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/dsp_block.vhd:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'sw_synced_reg' and it is trimmed from '8' to '2' bits. [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_test.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'adau1761_test' (10#1) [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_test.vhd:33]
WARNING: [Synth 8-3331] design dsp_block has unconnected port clk
WARNING: [Synth 8-3331] design dsp_block has unconnected port new_sample
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.840 ; gain = 153.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 412.840 ; gain = 153.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 412.840 ; gain = 153.961
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/constrs_1/imports/ss2015/dsp_prj_migrated.xdc]
Finished Parsing XDC File [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/constrs_1/imports/ss2015/dsp_prj_migrated.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/constrs_1/imports/ss2015/dsp_prj_migrated.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adau1761_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adau1761_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 787.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 787.484 ; gain = 528.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 787.484 ; gain = 528.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 787.484 ; gain = 528.605
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_configuraiton_data.vhd:26]
INFO: [Synth 8-4471] merging register 'debug_scl_reg' into 'i2c_scl_reg' [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i3c2.vhd:129]
WARNING: [Synth 8-6014] Unused sequential element debug_scl_reg was removed.  [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i3c2.vhd:129]
INFO: [Synth 8-5544] ROM "i2c_started" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bitcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i2c_bits_left" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_sample" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2s_d_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "seg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 787.484 ; gain = 528.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     29 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              928 Bit    Registers := 2     
	              464 Bit    Registers := 2     
	              232 Bit    Registers := 2     
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               29 Bit    Registers := 6     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 2     
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   6 Input      1 Bit        Muxes := 15    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adau1761_test 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
Module low_pass_moving_sum 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     29 Bit       Adders := 1     
+---Registers : 
	              232 Bit    Registers := 1     
	               29 Bit    Registers := 1     
Module low_pass_moving_sum__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     29 Bit       Adders := 1     
+---Registers : 
	              464 Bit    Registers := 1     
	               29 Bit    Registers := 1     
Module low_pass_moving_sum__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     29 Bit       Adders := 1     
+---Registers : 
	              928 Bit    Registers := 1     
	               29 Bit    Registers := 1     
Module adau1761_configuraiton_data 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module i3c2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   6 Input      1 Bit        Muxes := 15    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module ADAU1761_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2s_data_interface 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element Inst_i2c/Inst_i3c2/outputs_reg was removed.  [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i3c2.vhd:267]
WARNING: [Synth 8-6014] Unused sequential element Inst_i2c/Inst_i3c2/reg_addr_reg was removed.  [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i3c2.vhd:247]
WARNING: [Synth 8-6014] Unused sequential element Inst_i2c/Inst_i3c2/reg_data_reg was removed.  [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i3c2.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element Inst_i2c/Inst_i3c2/reg_write_reg was removed.  [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i3c2.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element Inst_i2c/Inst_i3c2/error_reg was removed.  [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/i3c2.vhd:311]
INFO: [Synth 8-5546] ROM "Inst_i2c/Inst_i3c2/i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_i2c/Inst_i3c2/bitcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_i2c/Inst_i3c2/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_i2c/Inst_i3c2/i2c_sda_t" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register Inst_i2c/Inst_i3c2/pcnext_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element Inst_i2c/Inst_adau1761_configuraiton_data/data_reg was removed.  [D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.srcs/sources_1/imports/audio24bit_7Seg/adau1761_configuraiton_data.vhd:26]
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[0]' (FDE) to 'lpms2_r/delay_line_reg[0]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[1]' (FDE) to 'lpms2_r/delay_line_reg[1]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[2]' (FDE) to 'lpms2_r/delay_line_reg[2]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[3]' (FDE) to 'lpms2_r/delay_line_reg[3]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[4]' (FDE) to 'lpms2_r/delay_line_reg[4]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[5]' (FDE) to 'lpms2_r/delay_line_reg[5]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[6]' (FDE) to 'lpms2_r/delay_line_reg[6]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[7]' (FDE) to 'lpms2_r/delay_line_reg[7]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[8]' (FDE) to 'lpms2_r/delay_line_reg[8]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[9]' (FDE) to 'lpms2_r/delay_line_reg[9]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[10]' (FDE) to 'lpms2_r/delay_line_reg[10]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[11]' (FDE) to 'lpms2_r/delay_line_reg[11]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[12]' (FDE) to 'lpms2_r/delay_line_reg[12]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[13]' (FDE) to 'lpms2_r/delay_line_reg[13]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[14]' (FDE) to 'lpms2_r/delay_line_reg[14]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[15]' (FDE) to 'lpms2_r/delay_line_reg[15]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[16]' (FDE) to 'lpms2_r/delay_line_reg[16]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[17]' (FDE) to 'lpms2_r/delay_line_reg[17]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[18]' (FDE) to 'lpms2_r/delay_line_reg[18]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[19]' (FDE) to 'lpms2_r/delay_line_reg[19]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[20]' (FDE) to 'lpms2_r/delay_line_reg[20]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[21]' (FDE) to 'lpms2_r/delay_line_reg[21]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[22]' (FDE) to 'lpms2_r/delay_line_reg[22]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[23]' (FDE) to 'lpms3_r/delay_line_reg[24]'
INFO: [Synth 8-3886] merging instance 'lpms2_r/delay_line_reg[28]' (FDE) to 'lpms3_r/delay_line_reg[24]'
INFO: [Synth 8-3886] merging instance 'lpms1_r/delay_line_reg[27]' (FDE) to 'lpms3_r/delay_line_reg[24]'
INFO: [Synth 8-3886] merging instance 'lpms1_r/delay_line_reg[28]' (FDE) to 'lpms3_r/delay_line_reg[24]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[24]' (FDE) to 'lpms3_r/delay_line_reg[25]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[25]' (FDE) to 'lpms3_r/delay_line_reg[26]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[26]' (FDE) to 'lpms3_r/delay_line_reg[27]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[27]' (FDE) to 'lpms3_r/delay_line_reg[28]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[28]' (FDE) to 'lpms2_r/delay_line_reg[23]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[29]' (FDE) to 'lpms2_r/delay_line_reg[29]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[30]' (FDE) to 'lpms2_r/delay_line_reg[30]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[31]' (FDE) to 'lpms2_r/delay_line_reg[31]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[32]' (FDE) to 'lpms2_r/delay_line_reg[32]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[33]' (FDE) to 'lpms2_r/delay_line_reg[33]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[34]' (FDE) to 'lpms2_r/delay_line_reg[34]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[35]' (FDE) to 'lpms2_r/delay_line_reg[35]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[36]' (FDE) to 'lpms2_r/delay_line_reg[36]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[37]' (FDE) to 'lpms2_r/delay_line_reg[37]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[38]' (FDE) to 'lpms2_r/delay_line_reg[38]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[39]' (FDE) to 'lpms2_r/delay_line_reg[39]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[40]' (FDE) to 'lpms2_r/delay_line_reg[40]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[41]' (FDE) to 'lpms2_r/delay_line_reg[41]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[42]' (FDE) to 'lpms2_r/delay_line_reg[42]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[43]' (FDE) to 'lpms2_r/delay_line_reg[43]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[44]' (FDE) to 'lpms2_r/delay_line_reg[44]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[45]' (FDE) to 'lpms2_r/delay_line_reg[45]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[46]' (FDE) to 'lpms2_r/delay_line_reg[46]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[47]' (FDE) to 'lpms2_r/delay_line_reg[47]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[48]' (FDE) to 'lpms2_r/delay_line_reg[48]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[49]' (FDE) to 'lpms2_r/delay_line_reg[49]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[50]' (FDE) to 'lpms2_r/delay_line_reg[50]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[51]' (FDE) to 'lpms2_r/delay_line_reg[51]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[52]' (FDE) to 'lpms3_r/delay_line_reg[57]'
INFO: [Synth 8-3886] merging instance 'lpms2_r/delay_line_reg[57]' (FDE) to 'lpms3_r/delay_line_reg[57]'
INFO: [Synth 8-3886] merging instance 'lpms1_r/delay_line_reg[56]' (FDE) to 'lpms3_r/delay_line_reg[57]'
INFO: [Synth 8-3886] merging instance 'lpms1_r/delay_line_reg[57]' (FDE) to 'lpms3_r/delay_line_reg[57]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[53]' (FDE) to 'lpms3_r/delay_line_reg[57]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[54]' (FDE) to 'lpms3_r/delay_line_reg[57]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[55]' (FDE) to 'lpms3_r/delay_line_reg[57]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[56]' (FDE) to 'lpms3_r/delay_line_reg[57]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[57]' (FDE) to 'lpms2_r/delay_line_reg[52]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[58]' (FDE) to 'lpms2_r/delay_line_reg[58]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[59]' (FDE) to 'lpms2_r/delay_line_reg[59]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[60]' (FDE) to 'lpms2_r/delay_line_reg[60]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[61]' (FDE) to 'lpms2_r/delay_line_reg[61]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[62]' (FDE) to 'lpms2_r/delay_line_reg[62]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[63]' (FDE) to 'lpms2_r/delay_line_reg[63]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[64]' (FDE) to 'lpms2_r/delay_line_reg[64]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[65]' (FDE) to 'lpms2_r/delay_line_reg[65]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[66]' (FDE) to 'lpms2_r/delay_line_reg[66]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[67]' (FDE) to 'lpms2_r/delay_line_reg[67]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[68]' (FDE) to 'lpms2_r/delay_line_reg[68]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[69]' (FDE) to 'lpms2_r/delay_line_reg[69]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[70]' (FDE) to 'lpms2_r/delay_line_reg[70]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[71]' (FDE) to 'lpms2_r/delay_line_reg[71]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[72]' (FDE) to 'lpms2_r/delay_line_reg[72]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[73]' (FDE) to 'lpms2_r/delay_line_reg[73]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[74]' (FDE) to 'lpms2_r/delay_line_reg[74]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[75]' (FDE) to 'lpms2_r/delay_line_reg[75]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[76]' (FDE) to 'lpms2_r/delay_line_reg[76]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[77]' (FDE) to 'lpms2_r/delay_line_reg[77]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[78]' (FDE) to 'lpms2_r/delay_line_reg[78]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[79]' (FDE) to 'lpms2_r/delay_line_reg[79]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[80]' (FDE) to 'lpms2_r/delay_line_reg[80]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[81]' (FDE) to 'lpms3_r/delay_line_reg[86]'
INFO: [Synth 8-3886] merging instance 'lpms2_r/delay_line_reg[86]' (FDE) to 'lpms3_r/delay_line_reg[86]'
INFO: [Synth 8-3886] merging instance 'lpms1_r/delay_line_reg[85]' (FDE) to 'lpms3_r/delay_line_reg[86]'
INFO: [Synth 8-3886] merging instance 'lpms1_r/delay_line_reg[86]' (FDE) to 'lpms3_r/delay_line_reg[86]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[82]' (FDE) to 'lpms3_r/delay_line_reg[86]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[83]' (FDE) to 'lpms3_r/delay_line_reg[86]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[84]' (FDE) to 'lpms3_r/delay_line_reg[86]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[85]' (FDE) to 'lpms3_r/delay_line_reg[86]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[86]' (FDE) to 'lpms2_r/delay_line_reg[81]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[87]' (FDE) to 'lpms2_r/delay_line_reg[87]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[88]' (FDE) to 'lpms2_r/delay_line_reg[88]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[89]' (FDE) to 'lpms2_r/delay_line_reg[89]'
INFO: [Synth 8-3886] merging instance 'lpms3_r/delay_line_reg[90]' (FDE) to 'lpms2_r/delay_line_reg[90]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7] )
WARNING: [Synth 8-3332] Sequential element (lpms1_l/total_reg[28]) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (lpms1_l/total_reg[27]) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (lpms1_r/total_reg[28]) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (lpms1_r/total_reg[27]) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (lpms2_l/total_reg[28]) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (lpms2_r/total_reg[28]) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_doing_read_reg) is unused and will be removed from module adau1761_test.
WARNING: [Synth 8-3332] Sequential element (Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7]) is unused and will be removed from module adau1761_test.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 787.484 ; gain = 528.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------+----------------------------------------------------+---------------+----------------+
|Module Name                 | RTL Object                                         | Depth x Width | Implemented As | 
+----------------------------+----------------------------------------------------+---------------+----------------+
|adau1761_configuraiton_data | data_reg                                           | 1024x9        | Block RAM      | 
|adau1761_izedboard          | Inst_i2c/Inst_adau1761_configuraiton_data/data_reg | 1024x9        | Block RAM      | 
+----------------------------+----------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 787.484 ; gain = 528.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 811.828 ; gain = 552.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 823.477 ; gain = 564.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 823.477 ; gain = 564.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 823.477 ; gain = 564.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 823.477 ; gain = 564.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 823.477 ; gain = 564.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 823.477 ; gain = 564.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 823.477 ; gain = 564.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|adau1761_test | lpms3_l/delay_line_reg[927]                                       | 16     | 24    | NO           | NO                 | YES               | 24     | 0       | 
|adau1761_test | lpms3_r/delay_line_reg[927]                                       | 16     | 24    | NO           | NO                 | YES               | 24     | 0       | 
|adau1761_test | Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[1] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|adau1761_test | Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|adau1761_test | Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[71]     | 72     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|adau1761_test | lpms2_r/delay_line_reg[435]                                       | 8      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|adau1761_test | lpms1_r/delay_line_reg[203]                                       | 8      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|adau1761_test | lpms2_l/delay_line_reg[435]                                       | 8      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|adau1761_test | lpms1_l/delay_line_reg[203]                                       | 8      | 24    | NO           | NO                 | YES               | 24     | 0       | 
+--------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    48|
|3     |LUT1       |    18|
|4     |LUT2       |    25|
|5     |LUT3       |   171|
|6     |LUT4       |    90|
|7     |LUT5       |    39|
|8     |LUT6       |   242|
|9     |MMCME2_ADV |     1|
|10    |RAMB18E1   |     1|
|11    |SRL16E     |   146|
|12    |SRLC32E    |     3|
|13    |FDRE       |   539|
|14    |FDSE       |     9|
|15    |IBUF       |    11|
|16    |IBUFG      |     1|
|17    |IOBUF      |     1|
|18    |OBUF       |    12|
|19    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------------------+------+
|      |Instance                               |Module                                |Cells |
+------+---------------------------------------+--------------------------------------+------+
|1     |top                                    |                                      |  1360|
|2     |  Inst_adau1761_izedboard              |adau1761_izedboard                    |   446|
|3     |    Inst_i2c                           |i2c                                   |   219|
|4     |      Inst_adau1761_configuraiton_data |adau1761_configuraiton_data           |    51|
|5     |      Inst_i3c2                        |i3c2                                  |   168|
|6     |    Inst_i2s_data_interface            |i2s_data_interface                    |   224|
|7     |    i_ADAU1761_interface               |ADAU1761_interface                    |     2|
|8     |  i_clocking                           |clocking                              |     4|
|9     |  lpms1_l                              |low_pass_moving_sum                   |   134|
|10    |  lpms1_r                              |low_pass_moving_sum_0                 |   134|
|11    |  lpms2_l                              |low_pass_moving_sum__parameterized2   |   137|
|12    |  lpms2_r                              |low_pass_moving_sum__parameterized2_1 |   137|
|13    |  lpms3_l                              |low_pass_moving_sum__parameterized4   |   165|
|14    |  lpms3_r                              |low_pass_moving_sum__parameterized4_2 |   165|
+------+---------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 823.477 ; gain = 564.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 823.477 ; gain = 189.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 823.477 ; gain = 564.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
188 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 823.477 ; gain = 577.605
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/HDA/2_sem/DesignAndTestOfMicroelectronics/Lab/Lab1/audio24bit_Vivado_2018_2/audio24bit/audio24bit.runs/synth_1/adau1761_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adau1761_test_utilization_synth.rpt -pb adau1761_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 823.477 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 06:03:38 2019...
