VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {layout_lab_design}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {5.000}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v16.12-s051_1 ((64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5))}
  {DATE} {April 07, 2022}
END_BANNER
PATH 1
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.435}
    {-} {Setup} {0.882}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.503}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.086}
    {=} {Slack Time} {-0.582}
  END_SLK_CLC
  SLK -0.582
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.582} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.582} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.313} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.475} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.391} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.399} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.553} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.554} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.124} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.131} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {2.837} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.016} {0.000} {0.691} {0.512} {3.435} {2.853} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.328} {} {3.637} {3.054} {} {1} {(824.40, 907.50) (819.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.328} {0.045} {3.638} {3.056} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.241} {0.000} {0.331} {} {3.879} {3.297} {} {1} {(812.40, 967.50) (819.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.002} {0.000} {0.331} {0.075} {3.881} {3.299} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.153} {} {4.153} {3.570} {} {1} {(1040.40, 988.50) (1047.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.153} {0.049} {4.154} {3.572} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.134} {0.000} {0.268} {} {4.288} {3.706} {} {1} {(1129.20, 994.50) (1134.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.000} {0.000} {0.268} {0.022} {4.289} {3.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n16} {A} {v} {Y} {v} {} {BUFX2} {0.582} {0.000} {0.556} {} {4.871} {4.289} {} {8} {(1131.60, 1027.50) (1126.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN34_n16} {} {0.027} {0.000} {0.557} {0.414} {4.898} {4.315} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U147} {A} {v} {Y} {^} {} {OAI21X1} {0.187} {0.000} {0.293} {} {5.085} {4.503} {} {1} {(802.80, 1051.50) (795.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152} {} {0.001} {0.000} {0.293} {0.024} {5.086} {4.503} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.582} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.582} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.852} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.165} {0.000} {1.200} {5.482} {0.435} {1.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.435}
    {-} {Setup} {0.882}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.503}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.080}
    {=} {Slack Time} {-0.577}
  END_SLK_CLC
  SLK -0.577
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.577} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.577} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.307} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.481} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.397} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.405} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.559} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.559} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.130} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.137} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {2.843} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.016} {0.000} {0.691} {0.512} {3.435} {2.858} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.328} {} {3.637} {3.060} {} {1} {(824.40, 907.50) (819.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.328} {0.045} {3.638} {3.062} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.241} {0.000} {0.331} {} {3.879} {3.302} {} {1} {(812.40, 967.50) (819.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.002} {0.000} {0.331} {0.075} {3.881} {3.305} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.153} {} {4.153} {3.576} {} {1} {(1040.40, 988.50) (1047.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.153} {0.049} {4.154} {3.578} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.134} {0.000} {0.268} {} {4.288} {3.712} {} {1} {(1129.20, 994.50) (1134.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.000} {0.000} {0.268} {0.022} {4.289} {3.712} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n16} {A} {v} {Y} {v} {} {BUFX2} {0.582} {0.000} {0.556} {} {4.871} {4.294} {} {8} {(1131.60, 1027.50) (1126.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN34_n16} {} {0.030} {0.000} {0.557} {0.414} {4.901} {4.324} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {A} {v} {Y} {^} {} {OAI21X1} {0.179} {0.000} {0.291} {} {5.079} {4.503} {} {1} {(786.00, 1090.50) (793.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136} {} {0.000} {0.000} {0.291} {0.019} {5.080} {4.503} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.577} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.577} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.846} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.165} {0.000} {1.200} {5.482} {0.435} {1.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.443}
    {-} {Setup} {0.881}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.512}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.077}
    {=} {Slack Time} {-0.565}
  END_SLK_CLC
  SLK -0.565
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.565} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.565} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.295} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.492} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.409} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.416} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.570} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.571} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.142} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.148} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {2.854} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.016} {0.000} {0.691} {0.512} {3.435} {2.870} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.328} {} {3.637} {3.072} {} {1} {(824.40, 907.50) (819.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.328} {0.045} {3.638} {3.073} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.241} {0.000} {0.331} {} {3.879} {3.314} {} {1} {(812.40, 967.50) (819.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.002} {0.000} {0.331} {0.075} {3.881} {3.316} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.153} {} {4.153} {3.588} {} {1} {(1040.40, 988.50) (1047.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.153} {0.049} {4.154} {3.589} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.134} {0.000} {0.268} {} {4.288} {3.723} {} {1} {(1129.20, 994.50) (1134.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.000} {0.000} {0.268} {0.022} {4.289} {3.724} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n16} {A} {v} {Y} {v} {} {BUFX2} {0.582} {0.000} {0.556} {} {4.871} {4.306} {} {8} {(1131.60, 1027.50) (1126.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN34_n16} {} {0.021} {0.000} {0.557} {0.414} {4.892} {4.327} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {A} {v} {Y} {^} {} {OAI21X1} {0.185} {0.000} {0.281} {} {5.077} {4.511} {} {1} {(1014.00, 1090.50) (1021.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144} {} {0.000} {0.000} {0.281} {0.022} {5.077} {4.512} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.565} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.565} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.835} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.173} {0.000} {1.199} {5.482} {0.443} {1.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.442}
    {-} {Setup} {0.876}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.516}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.069}
    {=} {Slack Time} {-0.553}
  END_SLK_CLC
  SLK -0.553
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.553} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.553} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.283} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.504} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.420} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.428} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.582} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.583} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U72} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.809} {} {2.711} {2.158} {} {8} {(927.60, 688.50) (930.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n28} {} {0.000} {0.000} {0.809} {0.317} {2.711} {2.158} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n28} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.734} {} {3.452} {2.899} {} {11} {(946.80, 694.50) (951.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN6_n28} {} {0.017} {0.000} {0.733} {0.550} {3.469} {2.916} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {D} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.360} {} {3.664} {3.111} {} {1} {(990.00, 931.50) (987.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n246} {} {0.001} {0.000} {0.360} {0.043} {3.666} {3.113} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264} {A} {v} {Y} {^} {} {AOI21X1} {0.181} {0.000} {0.250} {} {3.846} {3.293} {} {1} {(961.20, 967.50) (954.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n247} {} {0.001} {0.000} {0.250} {0.036} {3.847} {3.294} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {^} {} {OR2X2} {0.323} {0.000} {0.123} {} {4.170} {3.617} {} {1} {(932.40, 991.50) (937.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.123} {0.065} {4.172} {3.619} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.895} {} {4.811} {4.258} {} {8} {(1083.60, 967.50) (1088.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.023} {0.000} {0.896} {0.374} {4.834} {4.281} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U141} {A} {v} {Y} {^} {} {OAI21X1} {0.235} {0.000} {0.335} {} {5.069} {4.516} {} {1} {(891.60, 1051.50) (884.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150} {} {0.001} {0.000} {0.335} {0.026} {5.069} {4.516} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.553} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.553} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.823} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.172} {0.000} {1.199} {5.482} {0.442} {0.995} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.443}
    {-} {Setup} {0.876}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.517}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.068}
    {=} {Slack Time} {-0.551}
  END_SLK_CLC
  SLK -0.551
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.551} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.551} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.282} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.506} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.422} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.430} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.584} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.585} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U72} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.809} {} {2.711} {2.159} {} {8} {(927.60, 688.50) (930.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n28} {} {0.000} {0.000} {0.809} {0.317} {2.711} {2.160} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n28} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.734} {} {3.452} {2.900} {} {11} {(946.80, 694.50) (951.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN6_n28} {} {0.017} {0.000} {0.733} {0.550} {3.469} {2.918} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {D} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.360} {} {3.664} {3.113} {} {1} {(990.00, 931.50) (987.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n246} {} {0.001} {0.000} {0.360} {0.043} {3.666} {3.114} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264} {A} {v} {Y} {^} {} {AOI21X1} {0.181} {0.000} {0.250} {} {3.846} {3.295} {} {1} {(961.20, 967.50) (954.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n247} {} {0.001} {0.000} {0.250} {0.036} {3.847} {3.296} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {^} {} {OR2X2} {0.323} {0.000} {0.123} {} {4.170} {3.619} {} {1} {(932.40, 991.50) (937.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.123} {0.065} {4.172} {3.621} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.895} {} {4.811} {4.259} {} {8} {(1083.60, 967.50) (1088.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.023} {0.000} {0.896} {0.374} {4.833} {4.282} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U119} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.335} {} {5.067} {4.516} {} {1} {(963.60, 1051.50) (956.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142} {} {0.001} {0.000} {0.335} {0.026} {5.068} {4.517} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.551} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.551} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.821} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.173} {0.000} {1.199} {5.482} {0.443} {0.994} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.438}
    {-} {Setup} {0.872}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.516}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.065}
    {=} {Slack Time} {-0.550}
  END_SLK_CLC
  SLK -0.550
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.550} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.550} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.280} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.508} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.424} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.432} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.586} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.586} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.157} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.163} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {2.870} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.016} {0.000} {0.691} {0.512} {3.435} {2.885} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {A} {^} {Y} {v} {} {AOI22X1} {0.199} {0.000} {0.327} {} {3.634} {3.084} {} {1} {(860.40, 907.50) (865.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.327} {0.044} {3.635} {3.085} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.210} {0.000} {0.294} {} {3.845} {3.295} {} {1} {(867.60, 967.50) (874.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.294} {0.056} {3.847} {3.297} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.159} {} {4.115} {3.566} {} {1} {(1002.00, 988.50) (1009.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.159} {0.052} {4.117} {3.567} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.696} {0.000} {0.951} {} {4.813} {4.264} {} {8} {(1100.40, 994.50) (1105.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.011} {0.000} {0.951} {0.407} {4.824} {4.274} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {A} {v} {Y} {^} {} {OAI21X1} {0.240} {0.000} {0.349} {} {5.065} {4.515} {} {1} {(860.40, 1111.50) (867.60, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135} {} {0.001} {0.000} {0.349} {0.025} {5.065} {4.516} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.550} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.550} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.820} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.168} {0.000} {1.200} {5.482} {0.438} {0.988} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.443}
    {-} {Setup} {0.877}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.516}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.064}
    {=} {Slack Time} {-0.549}
  END_SLK_CLC
  SLK -0.549
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.549} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.549} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.279} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.509} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.425} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.433} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.587} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.587} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U72} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.809} {} {2.711} {2.162} {} {8} {(927.60, 688.50) (930.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n28} {} {0.000} {0.000} {0.809} {0.317} {2.711} {2.163} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n28} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.734} {} {3.452} {2.903} {} {11} {(946.80, 694.50) (951.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN6_n28} {} {0.017} {0.000} {0.733} {0.550} {3.469} {2.920} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {D} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.360} {} {3.664} {3.116} {} {1} {(990.00, 931.50) (987.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n246} {} {0.001} {0.000} {0.360} {0.043} {3.666} {3.117} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264} {A} {v} {Y} {^} {} {AOI21X1} {0.181} {0.000} {0.250} {} {3.846} {3.298} {} {1} {(961.20, 967.50) (954.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n247} {} {0.001} {0.000} {0.250} {0.036} {3.847} {3.298} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {^} {} {OR2X2} {0.323} {0.000} {0.123} {} {4.170} {3.622} {} {1} {(932.40, 991.50) (937.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.123} {0.065} {4.172} {3.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.895} {} {4.811} {4.262} {} {8} {(1083.60, 967.50) (1088.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.023} {0.000} {0.896} {0.374} {4.834} {4.285} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.331} {} {5.064} {4.515} {} {1} {(908.40, 1051.50) (915.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134} {} {0.001} {0.000} {0.331} {0.023} {5.064} {4.516} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.549} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.549} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.818} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.173} {0.000} {1.199} {5.482} {0.443} {0.991} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.442}
    {-} {Setup} {0.872}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.520}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.068}
    {=} {Slack Time} {-0.547}
  END_SLK_CLC
  SLK -0.547
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.547} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.547} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.277} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.510} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.427} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.588} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.589} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.160} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.166} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {2.872} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.016} {0.000} {0.691} {0.512} {3.435} {2.888} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {A} {^} {Y} {v} {} {AOI22X1} {0.199} {0.000} {0.327} {} {3.634} {3.087} {} {1} {(860.40, 907.50) (865.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.327} {0.044} {3.635} {3.088} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.210} {0.000} {0.294} {} {3.845} {3.298} {} {1} {(867.60, 967.50) (874.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.294} {0.056} {3.847} {3.299} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.159} {} {4.115} {3.568} {} {1} {(1002.00, 988.50) (1009.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.159} {0.052} {4.117} {3.570} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.696} {0.000} {0.951} {} {4.813} {4.266} {} {8} {(1100.40, 994.50) (1105.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.012} {0.000} {0.951} {0.407} {4.825} {4.278} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144} {A} {v} {Y} {^} {} {OAI21X1} {0.242} {0.000} {0.350} {} {5.067} {4.520} {} {1} {(822.00, 1051.50) (829.20, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151} {} {0.001} {0.000} {0.350} {0.026} {5.068} {4.520} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.547} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.547} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.817} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.172} {0.000} {1.199} {5.482} {0.442} {0.989} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.443}
    {-} {Setup} {0.874}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.519}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.058}
    {=} {Slack Time} {-0.538}
  END_SLK_CLC
  SLK -0.538
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.538} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.538} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.269} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.519} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.435} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.443} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.597} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.598} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.168} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.175} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {2.881} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.016} {0.000} {0.691} {0.512} {3.435} {2.896} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {A} {^} {Y} {v} {} {AOI22X1} {0.199} {0.000} {0.327} {} {3.634} {3.096} {} {1} {(860.40, 907.50) (865.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.327} {0.044} {3.635} {3.097} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.210} {0.000} {0.294} {} {3.845} {3.307} {} {1} {(867.60, 967.50) (874.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.294} {0.056} {3.847} {3.308} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.159} {} {4.115} {3.577} {} {1} {(1002.00, 988.50) (1009.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.159} {0.052} {4.117} {3.578} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.696} {0.000} {0.951} {} {4.813} {4.275} {} {8} {(1100.40, 994.50) (1105.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.010} {0.000} {0.951} {0.407} {4.823} {4.285} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.344} {} {5.057} {4.519} {} {1} {(982.80, 1051.50) (990.00, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143} {} {0.000} {0.000} {0.344} {0.023} {5.058} {4.519} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.538} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.538} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.808} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.173} {0.000} {1.199} {5.482} {0.443} {0.981} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.589}
    {-} {Setup} {0.989}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.550}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.088}
    {=} {Slack Time} {-0.538}
  END_SLK_CLC
  SLK -0.538
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.538} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.538} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.269} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.519} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.435} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.443} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.597} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.598} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.168} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.175} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {2.881} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.016} {0.000} {0.691} {0.512} {3.435} {2.897} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.328} {} {3.637} {3.098} {} {1} {(824.40, 907.50) (819.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.328} {0.045} {3.638} {3.100} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.241} {0.000} {0.331} {} {3.879} {3.341} {} {1} {(812.40, 967.50) (819.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.002} {0.000} {0.331} {0.075} {3.881} {3.343} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.153} {} {4.153} {3.614} {} {1} {(1040.40, 988.50) (1047.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.153} {0.049} {4.154} {3.616} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.134} {0.000} {0.268} {} {4.288} {3.750} {} {1} {(1129.20, 994.50) (1134.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.000} {0.000} {0.268} {0.022} {4.289} {3.750} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n16} {A} {v} {Y} {v} {} {BUFX2} {0.582} {0.000} {0.556} {} {4.871} {4.333} {} {8} {(1131.60, 1027.50) (1126.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN34_n16} {} {0.030} {0.000} {0.557} {0.414} {4.901} {4.363} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33} {A} {v} {Y} {^} {} {OAI21X1} {0.186} {0.000} {0.281} {} {5.088} {4.549} {} {1} {(774.00, 931.50) (766.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104} {} {0.001} {0.000} {0.281} {0.023} {5.088} {4.550} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.538} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.538} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.808} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.320} {0.000} {1.390} {5.482} {0.589} {1.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.591}
    {-} {Setup} {0.989}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.552}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.089}
    {=} {Slack Time} {-0.538}
  END_SLK_CLC
  SLK -0.538
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.538} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.538} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.268} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.520} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.436} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.444} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.598} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.598} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.169} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.175} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {2.882} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.016} {0.000} {0.691} {0.512} {3.435} {2.897} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.328} {} {3.637} {3.099} {} {1} {(824.40, 907.50) (819.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.328} {0.045} {3.638} {3.100} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.241} {0.000} {0.331} {} {3.879} {3.341} {} {1} {(812.40, 967.50) (819.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.002} {0.000} {0.331} {0.075} {3.881} {3.344} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.153} {} {4.153} {3.615} {} {1} {(1040.40, 988.50) (1047.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.153} {0.049} {4.154} {3.617} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.134} {0.000} {0.268} {} {4.288} {3.751} {} {1} {(1129.20, 994.50) (1134.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.000} {0.000} {0.268} {0.022} {4.289} {3.751} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n16} {A} {v} {Y} {v} {} {BUFX2} {0.582} {0.000} {0.556} {} {4.871} {4.333} {} {8} {(1131.60, 1027.50) (1126.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN34_n16} {} {0.030} {0.000} {0.557} {0.414} {4.902} {4.364} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U68} {A} {v} {Y} {^} {} {OAI21X1} {0.187} {0.000} {0.275} {} {5.089} {4.551} {} {1} {(783.60, 871.50) (776.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120} {} {0.001} {0.000} {0.275} {0.023} {5.089} {4.552} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.538} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.538} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.807} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.321} {0.000} {1.390} {5.482} {0.591} {1.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.592}
    {-} {Setup} {0.983}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.559}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.081}
    {=} {Slack Time} {-0.522}
  END_SLK_CLC
  SLK -0.522
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.522} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.522} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.252} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.536} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.452} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.460} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.614} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.614} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.185} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.191} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {2.898} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.012} {0.000} {0.692} {0.512} {3.431} {2.909} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.266} {0.000} {0.322} {} {3.697} {3.175} {} {1} {(882.00, 811.50) (879.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.322} {0.040} {3.698} {3.176} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.226} {0.000} {0.315} {} {3.924} {3.403} {} {1} {(908.40, 814.50) (915.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.315} {0.066} {3.927} {3.405} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.244} {0.000} {0.123} {} {4.170} {3.649} {} {1} {(1071.60, 853.50) (1078.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.000} {0.000} {0.123} {0.036} {4.170} {3.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.649} {0.000} {0.892} {} {4.820} {4.298} {} {8} {(1100.40, 847.50) (1105.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.019} {0.000} {0.892} {0.376} {4.839} {4.317} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98} {A} {v} {Y} {^} {} {OAI21X1} {0.241} {0.000} {0.339} {} {5.080} {4.558} {} {1} {(764.40, 811.50) (757.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133} {} {0.001} {0.000} {0.339} {0.029} {5.081} {4.559} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.522} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.522} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.792} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.322} {0.000} {1.390} {5.482} {0.592} {1.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.046}
    {-} {Setup} {0.411}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.586}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.086}
    {=} {Slack Time} {-0.500}
  END_SLK_CLC
  SLK -0.500
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.500} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.500} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.230} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {0.532} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.700} {0.000} {0.176} {} {1.731} {1.232} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.176} {0.057} {1.733} {1.233} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {^} {Y} {^} {} {BUFX2} {0.418} {0.000} {0.389} {} {2.151} {1.651} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.010} {0.000} {0.389} {0.287} {2.160} {1.661} {} {} {} 
    INST {I0/LD/CTRL/U89} {A} {^} {Y} {v} {} {NOR2X1} {0.258} {0.000} {0.217} {} {2.418} {1.919} {} {1} {(464.40, 928.50) (466.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.217} {0.036} {2.420} {1.920} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.229} {0.000} {0.278} {} {2.648} {2.149} {} {2} {(452.40, 961.50) (454.80, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.278} {0.066} {2.650} {2.150} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.094} {0.000} {0.169} {} {2.743} {2.243} {} {1} {(423.60, 970.50) (426.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.169} {0.040} {2.744} {2.244} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC19_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.161} {0.000} {0.161} {} {2.905} {2.405} {} {3} {(426.00, 931.50) (423.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.161} {0.107} {2.907} {2.407} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.225} {0.000} {0.273} {} {3.132} {2.632} {} {2} {(514.80, 937.50) (512.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.273} {0.118} {3.135} {2.636} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.123} {0.000} {0.122} {} {3.259} {2.759} {} {1} {(514.80, 631.50) (512.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.001} {0.000} {0.122} {0.042} {3.260} {2.760} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.287} {0.000} {0.442} {} {3.546} {3.047} {} {2} {(502.80, 547.50) (500.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.442} {0.094} {3.548} {3.048} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.358} {0.000} {0.324} {} {3.906} {3.406} {} {2} {(498.00, 571.50) (500.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.001} {0.000} {0.324} {0.092} {3.906} {3.407} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.338} {0.000} {0.347} {} {4.244} {3.745} {} {2} {(464.40, 547.50) (462.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.347} {0.097} {4.244} {3.745} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.278} {0.000} {0.262} {} {4.522} {4.022} {} {2} {(450.00, 544.50) (447.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.262} {0.076} {4.522} {4.023} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_5_0} {A} {^} {Y} {v} {} {INVX2} {0.102} {0.000} {0.115} {} {4.624} {4.124} {} {1} {(440.40, 550.50) (438.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.001} {0.000} {0.115} {0.041} {4.625} {4.125} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_2_0} {D} {v} {Y} {^} {} {AOI22X1} {0.180} {0.000} {0.252} {} {4.805} {4.305} {} {1} {(426.00, 511.50) (423.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.252} {0.072} {4.806} {4.307} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX4} {0.186} {0.000} {0.196} {} {4.993} {4.493} {} {5} {(402.00, 511.50) (399.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.006} {0.000} {0.196} {0.238} {4.999} {4.499} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {v} {Y} {^} {} {XOR2X1} {0.298} {0.000} {0.328} {} {5.297} {4.797} {} {2} {(481.20, 451.50) (488.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.002} {0.000} {0.328} {0.106} {5.298} {4.799} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {^} {Y} {v} {} {XOR2X1} {0.368} {0.000} {0.320} {} {5.666} {5.166} {} {2} {(488.40, 490.50) (481.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.003} {0.000} {0.320} {0.119} {5.669} {5.170} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.212} {0.000} {0.145} {} {5.881} {5.382} {} {1} {(517.20, 490.50) (524.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n21} {} {0.001} {0.000} {0.145} {0.030} {5.882} {5.382} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.100} {0.000} {0.115} {} {5.982} {5.482} {} {1} {(522.00, 517.50) (524.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n19} {} {0.001} {0.000} {0.115} {0.036} {5.983} {5.484} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.101} {0.000} {0.113} {} {6.085} {5.585} {} {1} {(488.40, 514.50) (486.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/N3} {} {0.001} {0.000} {0.113} {0.028} {6.086} {5.586} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.500} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.500} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.770} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.777} {0.000} {1.588} {5.482} {1.046} {1.546} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.505}
    {-} {Setup} {0.361}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.093}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.576}
    {=} {Slack Time} {-0.482}
  END_SLK_CLC
  SLK -0.482
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.482} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.482} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.212} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {0.550} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.743} {0.000} {0.182} {} {1.775} {1.293} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.182} {0.057} {1.776} {1.294} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {v} {Y} {v} {} {BUFX2} {0.449} {0.000} {0.387} {} {2.225} {1.743} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.008} {0.000} {0.387} {0.287} {2.234} {1.752} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {v} {Y} {^} {} {INVX2} {0.210} {0.000} {0.200} {} {2.443} {1.961} {} {3} {(423.60, 910.50) (426.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n68} {} {0.002} {0.000} {0.200} {0.097} {2.445} {1.963} {} {} {} 
    INST {I0/LD/CTRL/U75} {A} {^} {Y} {v} {} {NAND2X1} {0.274} {0.000} {0.368} {} {2.719} {2.237} {} {4} {(409.20, 910.50) (411.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.005} {0.000} {0.368} {0.161} {2.724} {2.242} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.214} {0.000} {0.206} {} {2.938} {2.456} {} {3} {(426.00, 850.50) (428.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.003} {0.000} {0.206} {0.107} {2.941} {2.459} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.167} {0.000} {0.241} {} {3.108} {2.626} {} {2} {(483.60, 880.50) (486.00, 877.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.003} {0.000} {0.241} {0.087} {3.111} {2.628} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.756} {0.000} {1.026} {} {3.867} {3.385} {} {9} {(553.20, 931.50) (550.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.005} {0.000} {1.026} {0.362} {3.872} {3.390} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.674} {0.000} {0.609} {} {4.546} {4.064} {} {4} {(589.20, 913.50) (586.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.608} {0.147} {4.549} {4.067} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.637} {0.000} {0.871} {} {5.187} {4.704} {} {8} {(634.80, 868.50) (637.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.871} {0.326} {5.187} {4.705} {} {} {} 
    INST {I0/LD/T_SR_0/U22} {D} {^} {Y} {v} {} {AOI22X1} {0.185} {0.000} {0.401} {} {5.372} {4.890} {} {1} {(615.60, 871.50) (613.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n18} {} {0.002} {0.000} {0.401} {0.037} {5.374} {4.892} {} {} {} 
    INST {I0/LD/T_SR_0/U21} {C} {v} {Y} {^} {} {OAI21X1} {0.201} {0.000} {0.211} {} {5.575} {5.093} {} {1} {(594.00, 937.50) (594.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n29} {} {0.001} {0.000} {0.211} {0.025} {5.576} {5.093} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.482} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.482} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.752} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.235} {0.000} {1.314} {5.482} {0.505} {0.987} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.585}
    {-} {Setup} {0.363}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.173}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.597}
    {=} {Slack Time} {-0.425}
  END_SLK_CLC
  SLK -0.425
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.425} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.425} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.155} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {0.607} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.743} {0.000} {0.182} {} {1.775} {1.350} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.182} {0.057} {1.776} {1.351} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {v} {Y} {v} {} {BUFX2} {0.449} {0.000} {0.387} {} {2.225} {1.801} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.008} {0.000} {0.387} {0.287} {2.234} {1.809} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {v} {Y} {^} {} {INVX2} {0.210} {0.000} {0.200} {} {2.443} {2.018} {} {3} {(423.60, 910.50) (426.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n68} {} {0.002} {0.000} {0.200} {0.097} {2.445} {2.020} {} {} {} 
    INST {I0/LD/CTRL/U75} {A} {^} {Y} {v} {} {NAND2X1} {0.274} {0.000} {0.368} {} {2.719} {2.294} {} {4} {(409.20, 910.50) (411.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.005} {0.000} {0.368} {0.161} {2.724} {2.299} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.214} {0.000} {0.206} {} {2.938} {2.513} {} {3} {(426.00, 850.50) (428.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.003} {0.000} {0.206} {0.107} {2.941} {2.516} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.167} {0.000} {0.241} {} {3.108} {2.683} {} {2} {(483.60, 880.50) (486.00, 877.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.003} {0.000} {0.241} {0.087} {3.111} {2.686} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.756} {0.000} {1.026} {} {3.867} {3.442} {} {9} {(553.20, 931.50) (550.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.005} {0.000} {1.026} {0.362} {3.872} {3.447} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.674} {0.000} {0.609} {} {4.546} {4.121} {} {4} {(589.20, 913.50) (586.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.608} {0.147} {4.549} {4.124} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.637} {0.000} {0.871} {} {5.187} {4.762} {} {8} {(634.80, 868.50) (637.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.002} {0.000} {0.872} {0.326} {5.188} {4.763} {} {} {} 
    INST {I0/LD/T_SR_0/U24} {C} {^} {Y} {v} {} {AOI21X1} {0.259} {0.000} {0.249} {} {5.448} {5.023} {} {1} {(639.60, 913.50) (639.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n21} {} {0.000} {0.000} {0.249} {0.023} {5.448} {5.023} {} {} {} 
    INST {I0/LD/T_SR_0/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.149} {0.000} {0.249} {} {5.597} {5.172} {} {1} {(637.20, 904.50) (637.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n30} {} {0.000} {0.000} {0.249} {0.021} {5.597} {5.173} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.425} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.425} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.695} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.315} {0.000} {1.390} {5.482} {0.585} {1.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.587}
    {-} {Setup} {0.379}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.158}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.533}
    {=} {Slack Time} {-0.376}
  END_SLK_CLC
  SLK -0.376
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.376} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.376} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.106} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {0.656} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.743} {0.000} {0.182} {} {1.775} {1.399} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.182} {0.057} {1.776} {1.400} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {v} {Y} {v} {} {BUFX2} {0.449} {0.000} {0.387} {} {2.225} {1.850} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.008} {0.000} {0.387} {0.287} {2.234} {1.858} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {v} {Y} {^} {} {INVX2} {0.210} {0.000} {0.200} {} {2.443} {2.067} {} {3} {(423.60, 910.50) (426.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n68} {} {0.002} {0.000} {0.200} {0.097} {2.445} {2.069} {} {} {} 
    INST {I0/LD/CTRL/U75} {A} {^} {Y} {v} {} {NAND2X1} {0.274} {0.000} {0.368} {} {2.719} {2.343} {} {4} {(409.20, 910.50) (411.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.005} {0.000} {0.368} {0.161} {2.724} {2.348} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.214} {0.000} {0.206} {} {2.938} {2.562} {} {3} {(426.00, 850.50) (428.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.003} {0.000} {0.206} {0.107} {2.941} {2.565} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.167} {0.000} {0.241} {} {3.108} {2.732} {} {2} {(483.60, 880.50) (486.00, 877.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.003} {0.000} {0.241} {0.087} {3.111} {2.735} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.756} {0.000} {1.026} {} {3.867} {3.491} {} {9} {(553.20, 931.50) (550.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.005} {0.000} {1.026} {0.362} {3.872} {3.496} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.674} {0.000} {0.609} {} {4.546} {4.170} {} {4} {(589.20, 913.50) (586.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.608} {0.147} {4.549} {4.173} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.637} {0.000} {0.871} {} {5.187} {4.811} {} {8} {(634.80, 868.50) (637.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.002} {0.000} {0.872} {0.326} {5.189} {4.813} {} {} {} 
    INST {I0/LD/T_SR_0/U26} {D} {^} {Y} {v} {} {AOI22X1} {0.157} {0.000} {0.385} {} {5.346} {4.971} {} {1} {(663.60, 910.50) (666.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n22} {} {0.001} {0.000} {0.385} {0.027} {5.347} {4.971} {} {} {} 
    INST {I0/LD/T_SR_0/U25} {C} {v} {Y} {^} {} {OAI21X1} {0.186} {0.000} {0.203} {} {5.533} {5.157} {} {1} {(690.00, 904.50) (690.00, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n31} {} {0.000} {0.000} {0.203} {0.020} {5.533} {5.158} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.376} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.376} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.646} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.317} {0.000} {1.390} {5.482} {0.587} {0.963} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.668}
    {-} {Setup} {0.395}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.222}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.559}
    {=} {Slack Time} {-0.337}
  END_SLK_CLC
  SLK -0.337
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.337} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.337} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.067} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {0.695} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.743} {0.000} {0.182} {} {1.775} {1.438} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.182} {0.057} {1.776} {1.439} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {v} {Y} {v} {} {BUFX2} {0.449} {0.000} {0.387} {} {2.225} {1.888} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.008} {0.000} {0.387} {0.287} {2.234} {1.897} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {v} {Y} {^} {} {INVX2} {0.210} {0.000} {0.200} {} {2.443} {2.106} {} {3} {(423.60, 910.50) (426.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n68} {} {0.002} {0.000} {0.200} {0.097} {2.445} {2.108} {} {} {} 
    INST {I0/LD/CTRL/U75} {A} {^} {Y} {v} {} {NAND2X1} {0.274} {0.000} {0.368} {} {2.719} {2.382} {} {4} {(409.20, 910.50) (411.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.005} {0.000} {0.368} {0.161} {2.724} {2.387} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.214} {0.000} {0.206} {} {2.938} {2.601} {} {3} {(426.00, 850.50) (428.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.003} {0.000} {0.206} {0.107} {2.941} {2.604} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.167} {0.000} {0.241} {} {3.108} {2.771} {} {2} {(483.60, 880.50) (486.00, 877.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.003} {0.000} {0.241} {0.087} {3.111} {2.774} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.756} {0.000} {1.026} {} {3.867} {3.530} {} {9} {(553.20, 931.50) (550.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.005} {0.000} {1.026} {0.362} {3.872} {3.535} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.674} {0.000} {0.609} {} {4.546} {4.209} {} {4} {(589.20, 913.50) (586.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.608} {0.147} {4.549} {4.212} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.637} {0.000} {0.871} {} {5.187} {4.850} {} {8} {(634.80, 868.50) (637.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.003} {0.000} {0.872} {0.326} {5.190} {4.853} {} {} {} 
    INST {I0/LD/T_SR_0/U36} {D} {^} {Y} {v} {} {AOI22X1} {0.174} {0.000} {0.394} {} {5.364} {5.027} {} {1} {(625.20, 790.50) (627.60, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n27} {} {0.001} {0.000} {0.394} {0.033} {5.365} {5.028} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {v} {Y} {^} {} {OAI21X1} {0.194} {0.000} {0.197} {} {5.559} {5.222} {} {1} {(596.40, 817.50) (596.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n36} {} {0.000} {0.000} {0.197} {0.022} {5.559} {5.222} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.337} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.337} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.607} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.398} {0.000} {1.458} {5.482} {0.668} {1.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.895}
    {-} {Setup} {1.084}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.761}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.090}
    {=} {Slack Time} {-0.330}
  END_SLK_CLC
  SLK -0.330
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.330} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.330} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.060} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.728} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.644} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.652} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.805} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.377} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.383} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.089} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.017} {0.000} {0.692} {0.512} {3.437} {3.107} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.262} {0.000} {0.320} {} {3.699} {3.369} {} {1} {(879.60, 691.50) (877.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.320} {0.038} {3.700} {3.370} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.289} {} {3.904} {3.574} {} {1} {(882.00, 667.50) (889.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.002} {0.000} {0.289} {0.053} {3.906} {3.576} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.276} {0.000} {0.170} {} {4.181} {3.852} {} {1} {(1011.60, 673.50) (1018.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.170} {0.056} {4.183} {3.853} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.647} {0.000} {0.897} {} {4.830} {4.500} {} {8} {(1131.60, 634.50) (1136.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.026} {0.000} {0.897} {0.377} {4.856} {4.526} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.335} {} {5.090} {4.760} {} {1} {(740.40, 751.50) (733.20, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148} {} {0.001} {0.000} {0.335} {0.025} {5.090} {4.761} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.330} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.330} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.600} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.625} {0.000} {1.568} {5.482} {0.895} {1.224} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.896}
    {-} {Setup} {1.081}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.765}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.087}
    {=} {Slack Time} {-0.322}
  END_SLK_CLC
  SLK -0.322
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.322} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.322} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.052} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.736} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.652} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.660} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.814} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.814} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.385} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.391} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.098} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.017} {0.000} {0.692} {0.512} {3.437} {3.115} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.262} {0.000} {0.320} {} {3.699} {3.377} {} {1} {(879.60, 691.50) (877.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.320} {0.038} {3.700} {3.378} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.289} {} {3.904} {3.582} {} {1} {(882.00, 667.50) (889.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.002} {0.000} {0.289} {0.053} {3.906} {3.584} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.276} {0.000} {0.170} {} {4.181} {3.860} {} {1} {(1011.60, 673.50) (1018.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.170} {0.056} {4.183} {3.862} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.647} {0.000} {0.897} {} {4.830} {4.508} {} {8} {(1131.60, 634.50) (1136.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.023} {0.000} {0.897} {0.377} {4.852} {4.531} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U60} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.334} {} {5.086} {4.764} {} {1} {(867.60, 730.50) (860.40, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116} {} {0.001} {0.000} {0.334} {0.025} {5.087} {4.765} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.322} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.322} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.592} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.626} {0.000} {1.562} {5.482} {0.896} {1.218} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.910}
    {-} {Setup} {1.087}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.772}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.085}
    {=} {Slack Time} {-0.313}
  END_SLK_CLC
  SLK -0.313
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.313} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.313} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.043} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.744} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.661} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.669} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.822} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.823} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.394} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.400} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.106} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.017} {0.000} {0.692} {0.512} {3.437} {3.124} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.262} {0.000} {0.320} {} {3.699} {3.386} {} {1} {(879.60, 691.50) (877.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.320} {0.038} {3.700} {3.387} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.289} {} {3.904} {3.591} {} {1} {(882.00, 667.50) (889.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.002} {0.000} {0.289} {0.053} {3.906} {3.593} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.276} {0.000} {0.170} {} {4.181} {3.869} {} {1} {(1011.60, 673.50) (1018.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.170} {0.056} {4.183} {3.870} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.647} {0.000} {0.897} {} {4.830} {4.517} {} {8} {(1131.60, 634.50) (1136.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.025} {0.000} {0.897} {0.377} {4.855} {4.542} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.331} {} {5.085} {4.772} {} {1} {(730.80, 691.50) (723.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132} {} {0.001} {0.000} {0.331} {0.023} {5.085} {4.772} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.313} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.313} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.583} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.640} {0.000} {1.572} {5.482} {0.910} {1.223} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.012}
    {-} {Setup} {1.074}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.889}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.195}
    {=} {Slack Time} {-0.306}
  END_SLK_CLC
  SLK -0.306
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.306} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.306} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.036} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.751} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.668} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.829} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.830} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.401} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.407} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.113} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.019} {0.000} {0.692} {0.512} {3.438} {3.132} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.261} {0.000} {0.318} {} {3.699} {3.393} {} {1} {(896.40, 631.50) (898.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.318} {0.038} {3.700} {3.393} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.253} {0.000} {0.347} {} {3.952} {3.646} {} {1} {(896.40, 607.50) (903.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.347} {0.084} {3.955} {3.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.275} {0.000} {0.154} {} {4.230} {3.924} {} {1} {(1083.60, 493.50) (1090.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.154} {0.050} {4.232} {3.925} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.696} {0.000} {0.961} {} {4.927} {4.621} {} {8} {(1131.60, 427.50) (1136.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.019} {0.000} {0.961} {0.410} {4.946} {4.640} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U4} {A} {v} {Y} {^} {} {OAI21X1} {0.247} {0.000} {0.357} {} {5.194} {4.887} {} {1} {(1098.00, 511.50) (1105.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90} {} {0.001} {0.000} {0.357} {0.028} {5.195} {4.889} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.306} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.306} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.576} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.742} {0.000} {1.565} {5.482} {1.012} {1.318} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.898}
    {-} {Setup} {1.082}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.766}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.072}
    {=} {Slack Time} {-0.306}
  END_SLK_CLC
  SLK -0.306
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.306} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.306} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.036} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.751} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.668} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.829} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.830} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.401} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.407} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.113} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.012} {0.000} {0.692} {0.512} {3.431} {3.125} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.266} {0.000} {0.322} {} {3.697} {3.391} {} {1} {(882.00, 811.50) (879.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.322} {0.040} {3.698} {3.392} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.226} {0.000} {0.315} {} {3.924} {3.618} {} {1} {(908.40, 814.50) (915.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.315} {0.066} {3.927} {3.620} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.244} {0.000} {0.123} {} {4.170} {3.864} {} {1} {(1071.60, 853.50) (1078.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.000} {0.000} {0.123} {0.036} {4.170} {3.864} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.649} {0.000} {0.892} {} {4.820} {4.514} {} {8} {(1100.40, 847.50) (1105.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.020} {0.000} {0.892} {0.376} {4.840} {4.534} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.332} {} {5.071} {4.765} {} {1} {(812.40, 751.50) (819.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101} {} {0.001} {0.000} {0.332} {0.024} {5.072} {4.766} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.306} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.306} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.576} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.628} {0.000} {1.562} {5.482} {0.898} {1.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.906}
    {-} {Setup} {1.081}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.775}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.076}
    {=} {Slack Time} {-0.301}
  END_SLK_CLC
  SLK -0.301
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.301} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.301} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.031} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.757} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.673} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.681} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.835} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.835} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.406} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.412} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.119} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.012} {0.000} {0.692} {0.512} {3.431} {3.130} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.266} {0.000} {0.322} {} {3.697} {3.396} {} {1} {(882.00, 811.50) (879.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.322} {0.040} {3.698} {3.397} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.226} {0.000} {0.315} {} {3.924} {3.624} {} {1} {(908.40, 814.50) (915.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.315} {0.066} {3.927} {3.626} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.244} {0.000} {0.123} {} {4.170} {3.870} {} {1} {(1071.60, 853.50) (1078.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.000} {0.000} {0.123} {0.036} {4.170} {3.870} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.649} {0.000} {0.892} {} {4.820} {4.519} {} {8} {(1100.40, 847.50) (1105.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.020} {0.000} {0.892} {0.376} {4.839} {4.539} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138} {A} {v} {Y} {^} {} {OAI21X1} {0.236} {0.000} {0.336} {} {5.075} {4.774} {} {1} {(771.60, 751.50) (778.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149} {} {0.001} {0.000} {0.336} {0.027} {5.076} {4.775} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.301} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.301} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.571} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.637} {0.000} {1.563} {5.482} {0.906} {1.207} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.898}
    {-} {Setup} {1.082}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.766}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.065}
    {=} {Slack Time} {-0.299}
  END_SLK_CLC
  SLK -0.299
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.299} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.299} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.030} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.758} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.674} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.682} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.836} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.837} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.407} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.414} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.120} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.012} {0.000} {0.692} {0.512} {3.431} {3.132} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.266} {0.000} {0.322} {} {3.697} {3.397} {} {1} {(882.00, 811.50) (879.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.322} {0.040} {3.698} {3.399} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.226} {0.000} {0.315} {} {3.924} {3.625} {} {1} {(908.40, 814.50) (915.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.315} {0.066} {3.927} {3.627} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.244} {0.000} {0.123} {} {4.170} {3.871} {} {1} {(1071.60, 853.50) (1078.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.000} {0.000} {0.123} {0.036} {4.170} {3.871} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.649} {0.000} {0.892} {} {4.820} {4.520} {} {8} {(1100.40, 847.50) (1105.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.015} {0.000} {0.892} {0.376} {4.835} {4.536} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U62} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.331} {} {5.065} {4.765} {} {1} {(862.80, 790.50) (870.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117} {} {0.001} {0.000} {0.331} {0.024} {5.065} {4.766} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.299} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.299} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.569} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.628} {0.000} {1.562} {5.482} {0.898} {1.197} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.915}
    {-} {Setup} {1.077}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.788}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.064}
    {=} {Slack Time} {-0.277}
  END_SLK_CLC
  SLK -0.277
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.277} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.277} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.007} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.781} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.697} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.705} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.859} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.859} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.430} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.437} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.143} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.016} {0.000} {0.691} {0.512} {3.435} {3.158} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {A} {^} {Y} {v} {} {AOI22X1} {0.199} {0.000} {0.327} {} {3.634} {3.358} {} {1} {(860.40, 907.50) (865.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.327} {0.044} {3.635} {3.359} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.210} {0.000} {0.294} {} {3.845} {3.568} {} {1} {(867.60, 967.50) (874.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.294} {0.056} {3.847} {3.570} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.159} {} {4.115} {3.839} {} {1} {(1002.00, 988.50) (1009.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.159} {0.052} {4.117} {3.840} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.696} {0.000} {0.951} {} {4.813} {4.537} {} {8} {(1100.40, 994.50) (1105.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.015} {0.000} {0.951} {0.407} {4.828} {4.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U66} {A} {v} {Y} {^} {} {OAI21X1} {0.236} {0.000} {0.346} {} {5.064} {4.787} {} {1} {(802.80, 871.50) (810.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119} {} {0.001} {0.000} {0.346} {0.023} {5.064} {4.788} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.277} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.277} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.546} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.645} {0.000} {1.563} {5.482} {0.915} {1.192} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.058}
    {-} {Setup} {1.093}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.915}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.191}
    {=} {Slack Time} {-0.276}
  END_SLK_CLC
  SLK -0.276
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.276} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.276} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.007} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.781} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.697} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.705} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.859} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.860} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.430} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.437} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.143} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.019} {0.000} {0.692} {0.512} {3.438} {3.162} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.261} {0.000} {0.318} {} {3.699} {3.423} {} {1} {(896.40, 631.50) (898.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.318} {0.038} {3.700} {3.423} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.253} {0.000} {0.347} {} {3.952} {3.676} {} {1} {(896.40, 607.50) (903.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.347} {0.084} {3.955} {3.679} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.275} {0.000} {0.154} {} {4.230} {3.954} {} {1} {(1083.60, 493.50) (1090.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.154} {0.050} {4.232} {3.955} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.696} {0.000} {0.961} {} {4.927} {4.651} {} {8} {(1131.60, 427.50) (1136.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.026} {0.000} {0.961} {0.410} {4.953} {4.677} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92} {A} {v} {Y} {^} {} {OAI21X1} {0.237} {0.000} {0.348} {} {5.190} {4.914} {} {1} {(745.20, 610.50) (738.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130} {} {0.001} {0.000} {0.348} {0.023} {5.191} {4.915} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.276} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.276} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.546} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.058} {1.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.012}
    {-} {Setup} {1.080}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.882}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.156}
    {=} {Slack Time} {-0.274}
  END_SLK_CLC
  SLK -0.274
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.274} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.274} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.005} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.783} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.699} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.707} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.861} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.862} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.432} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.439} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.145} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.033} {0.000} {0.692} {0.512} {3.453} {3.178} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.324} {} {3.720} {3.446} {} {1} {(1066.80, 571.50) (1069.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.324} {0.041} {3.721} {3.447} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.262} {} {3.907} {3.632} {} {1} {(1050.00, 607.50) (1042.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.262} {0.041} {3.908} {3.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.322} {0.000} {0.162} {} {4.229} {3.955} {} {1} {(1033.20, 550.50) (1038.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.162} {0.053} {4.231} {3.957} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.676} {0.000} {0.922} {} {4.908} {4.633} {} {8} {(1107.60, 487.50) (1112.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.010} {0.000} {0.922} {0.393} {4.917} {4.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U113} {A} {v} {Y} {^} {} {OAI21X1} {0.239} {0.000} {0.343} {} {5.156} {4.881} {} {1} {(1011.60, 610.50) (1018.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139} {} {0.001} {0.000} {0.343} {0.026} {5.156} {4.882} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.274} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.274} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.544} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.742} {0.000} {1.565} {5.482} {1.012} {1.286} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.058}
    {-} {Setup} {1.094}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.914}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.188}
    {=} {Slack Time} {-0.274}
  END_SLK_CLC
  SLK -0.274
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.274} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.274} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.004} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.783} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.700} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.707} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.861} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.862} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.433} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.439} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.145} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.019} {0.000} {0.692} {0.512} {3.438} {3.164} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.261} {0.000} {0.318} {} {3.699} {3.425} {} {1} {(896.40, 631.50) (898.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.318} {0.038} {3.700} {3.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.253} {0.000} {0.347} {} {3.952} {3.678} {} {1} {(896.40, 607.50) (903.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.347} {0.084} {3.955} {3.681} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.275} {0.000} {0.154} {} {4.230} {3.956} {} {1} {(1083.60, 493.50) (1090.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.154} {0.050} {4.232} {3.958} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.696} {0.000} {0.961} {} {4.927} {4.653} {} {8} {(1131.60, 427.50) (1136.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.026} {0.000} {0.961} {0.410} {4.954} {4.680} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.346} {} {5.187} {4.913} {} {1} {(723.60, 670.50) (716.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146} {} {0.000} {0.000} {0.346} {0.022} {5.188} {4.914} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.274} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.274} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.544} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.058} {1.332} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.011}
    {-} {Setup} {1.082}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.878}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.146}
    {=} {Slack Time} {-0.268}
  END_SLK_CLC
  SLK -0.268
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.268} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.268} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.002} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.790} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.706} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.714} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.868} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.868} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.439} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.445} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.152} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.033} {0.000} {0.692} {0.512} {3.453} {3.185} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.324} {} {3.720} {3.453} {} {1} {(1066.80, 571.50) (1069.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.324} {0.041} {3.721} {3.454} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.262} {} {3.907} {3.639} {} {1} {(1050.00, 607.50) (1042.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.262} {0.041} {3.908} {3.640} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.322} {0.000} {0.162} {} {4.229} {3.962} {} {1} {(1033.20, 550.50) (1038.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.162} {0.053} {4.231} {3.964} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.676} {0.000} {0.922} {} {4.908} {4.640} {} {8} {(1107.60, 487.50) (1112.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.010} {0.000} {0.922} {0.393} {4.917} {4.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U6} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.335} {} {5.145} {4.878} {} {1} {(1122.00, 631.50) (1129.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91} {} {0.001} {0.000} {0.335} {0.021} {5.146} {4.878} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.268} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.268} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.537} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.741} {0.000} {1.565} {5.482} {1.011} {1.279} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.044}
    {-} {Setup} {1.091}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.903}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.170}
    {=} {Slack Time} {-0.267}
  END_SLK_CLC
  SLK -0.267
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.267} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.267} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.003} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.791} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.707} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.715} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.869} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.869} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.440} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.447} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.153} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.033} {0.000} {0.692} {0.512} {3.453} {3.186} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.324} {} {3.720} {3.454} {} {1} {(1066.80, 571.50) (1069.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.324} {0.041} {3.721} {3.455} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.262} {} {3.907} {3.640} {} {1} {(1050.00, 607.50) (1042.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.262} {0.041} {3.908} {3.641} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.322} {0.000} {0.162} {} {4.229} {3.963} {} {1} {(1033.20, 550.50) (1038.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.162} {0.053} {4.231} {3.965} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.676} {0.000} {0.922} {} {4.908} {4.641} {} {8} {(1107.60, 487.50) (1112.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.010} {0.000} {0.922} {0.393} {4.918} {4.651} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {v} {Y} {^} {} {OAI21X1} {0.252} {0.000} {0.353} {} {5.169} {4.903} {} {1} {(766.80, 451.50) (759.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147} {} {0.001} {0.000} {0.353} {0.032} {5.170} {4.903} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.267} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.267} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.536} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.774} {0.000} {1.592} {5.482} {1.044} {1.311} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.937}
    {-} {Setup} {1.083}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.803}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.069}
    {=} {Slack Time} {-0.266}
  END_SLK_CLC
  SLK -0.266
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.266} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.266} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.004} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.791} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.708} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.715} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.869} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.870} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U72} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.809} {} {2.711} {2.445} {} {8} {(927.60, 688.50) (930.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n28} {} {0.000} {0.000} {0.809} {0.317} {2.711} {2.445} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n28} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.734} {} {3.452} {3.186} {} {11} {(946.80, 694.50) (951.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN6_n28} {} {0.017} {0.000} {0.733} {0.550} {3.469} {3.203} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {D} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.360} {} {3.664} {3.398} {} {1} {(990.00, 931.50) (987.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n246} {} {0.001} {0.000} {0.360} {0.043} {3.666} {3.400} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264} {A} {v} {Y} {^} {} {AOI21X1} {0.181} {0.000} {0.250} {} {3.846} {3.580} {} {1} {(961.20, 967.50) (954.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n247} {} {0.001} {0.000} {0.250} {0.036} {3.847} {3.581} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {^} {} {OR2X2} {0.323} {0.000} {0.123} {} {4.170} {3.904} {} {1} {(932.40, 991.50) (937.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.123} {0.065} {4.172} {3.906} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.895} {} {4.811} {4.545} {} {8} {(1083.60, 967.50) (1088.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.032} {0.000} {0.896} {0.374} {4.843} {4.577} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.328} {} {5.069} {4.803} {} {1} {(918.00, 850.50) (910.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102} {} {0.000} {0.000} {0.328} {0.022} {5.069} {4.803} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.266} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.266} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.536} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.667} {0.000} {1.563} {5.482} {0.937} {1.203} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.011}
    {-} {Setup} {1.083}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.878}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.144}
    {=} {Slack Time} {-0.266}
  END_SLK_CLC
  SLK -0.266
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.266} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.266} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.004} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.792} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.708} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.716} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.870} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.870} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.441} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.447} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.154} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.033} {0.000} {0.692} {0.512} {3.453} {3.187} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.324} {} {3.720} {3.455} {} {1} {(1066.80, 571.50) (1069.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.324} {0.041} {3.721} {3.456} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.262} {} {3.907} {3.641} {} {1} {(1050.00, 607.50) (1042.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.262} {0.041} {3.908} {3.642} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.322} {0.000} {0.162} {} {4.229} {3.964} {} {1} {(1033.20, 550.50) (1038.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.162} {0.053} {4.231} {3.965} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.676} {0.000} {0.922} {} {4.908} {4.642} {} {8} {(1107.60, 487.50) (1112.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.010} {0.000} {0.922} {0.393} {4.917} {4.652} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.333} {} {5.143} {4.878} {} {1} {(1071.60, 610.50) (1078.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123} {} {0.000} {0.000} {0.333} {0.020} {5.144} {4.878} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.266} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.266} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.536} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.741} {0.000} {1.565} {5.482} {1.011} {1.277} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.956}
    {-} {Setup} {1.078}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.828}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.092}
    {=} {Slack Time} {-0.264}
  END_SLK_CLC
  SLK -0.264
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.264} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.264} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.006} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.793} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.709} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.717} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.871} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.872} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U72} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.809} {} {2.711} {2.447} {} {8} {(927.60, 688.50) (930.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n28} {} {0.000} {0.000} {0.809} {0.317} {2.711} {2.447} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n28} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.734} {} {3.452} {3.188} {} {11} {(946.80, 694.50) (951.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN6_n28} {} {0.017} {0.000} {0.733} {0.550} {3.469} {3.205} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {D} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.360} {} {3.664} {3.400} {} {1} {(990.00, 931.50) (987.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n246} {} {0.001} {0.000} {0.360} {0.043} {3.666} {3.402} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264} {A} {v} {Y} {^} {} {AOI21X1} {0.181} {0.000} {0.250} {} {3.846} {3.582} {} {1} {(961.20, 967.50) (954.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n247} {} {0.001} {0.000} {0.250} {0.036} {3.847} {3.583} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {^} {} {OR2X2} {0.323} {0.000} {0.123} {} {4.170} {3.906} {} {1} {(932.40, 991.50) (937.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.123} {0.065} {4.172} {3.908} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.895} {} {4.811} {4.547} {} {8} {(1083.60, 967.50) (1088.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.032} {0.000} {0.896} {0.374} {4.843} {4.579} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U64} {A} {v} {Y} {^} {} {OAI21X1} {0.247} {0.000} {0.345} {} {5.091} {4.826} {} {1} {(932.40, 850.50) (939.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118} {} {0.001} {0.000} {0.345} {0.031} {5.092} {4.828} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.264} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.264} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.534} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.686} {0.000} {1.564} {5.482} {0.956} {1.220} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.012}
    {-} {Setup} {1.082}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.880}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.144}
    {=} {Slack Time} {-0.264}
  END_SLK_CLC
  SLK -0.264
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.264} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.264} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.006} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.793} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.710} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.718} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.871} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.872} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.443} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.449} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.155} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.033} {0.000} {0.692} {0.512} {3.453} {3.189} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.324} {} {3.720} {3.457} {} {1} {(1066.80, 571.50) (1069.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.324} {0.041} {3.721} {3.457} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.262} {} {3.907} {3.643} {} {1} {(1050.00, 607.50) (1042.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.262} {0.041} {3.908} {3.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.322} {0.000} {0.162} {} {4.229} {3.965} {} {1} {(1033.20, 550.50) (1038.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.162} {0.053} {4.231} {3.967} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.676} {0.000} {0.922} {} {4.908} {4.644} {} {8} {(1107.60, 487.50) (1112.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.007} {0.000} {0.922} {0.393} {4.914} {4.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U41} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.335} {} {5.143} {4.879} {} {1} {(1100.40, 571.50) (1107.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107} {} {0.001} {0.000} {0.335} {0.022} {5.144} {4.880} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.264} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.264} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.534} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.742} {0.000} {1.565} {5.482} {1.012} {1.276} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.935}
    {-} {Setup} {1.075}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.072}
    {=} {Slack Time} {-0.262}
  END_SLK_CLC
  SLK -0.262
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.262} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.262} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.008} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.796} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.712} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.874} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.874} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.445} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.451} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.158} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.016} {0.000} {0.691} {0.512} {3.435} {3.173} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {A} {^} {Y} {v} {} {AOI22X1} {0.199} {0.000} {0.327} {} {3.634} {3.373} {} {1} {(860.40, 907.50) (865.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.327} {0.044} {3.635} {3.374} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.210} {0.000} {0.294} {} {3.845} {3.583} {} {1} {(867.60, 967.50) (874.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.294} {0.056} {3.847} {3.585} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.159} {} {4.115} {3.854} {} {1} {(1002.00, 988.50) (1009.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.159} {0.052} {4.117} {3.855} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.696} {0.000} {0.951} {} {4.813} {4.552} {} {8} {(1100.40, 994.50) (1105.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.015} {0.000} {0.951} {0.407} {4.828} {4.566} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U31} {A} {v} {Y} {^} {} {OAI21X1} {0.242} {0.000} {0.351} {} {5.071} {4.809} {} {1} {(850.80, 850.50) (858.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103} {} {0.001} {0.000} {0.351} {0.026} {5.072} {4.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.262} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.262} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.531} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.665} {0.000} {1.563} {5.482} {0.935} {1.197} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.766}
    {-} {Setup} {0.406}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.310}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.566}
    {=} {Slack Time} {-0.256}
  END_SLK_CLC
  SLK -0.256
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.256} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.256} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.014} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {0.776} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.743} {0.000} {0.182} {} {1.775} {1.519} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.182} {0.057} {1.776} {1.521} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {v} {Y} {v} {} {BUFX2} {0.449} {0.000} {0.387} {} {2.225} {1.970} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.008} {0.000} {0.387} {0.287} {2.234} {1.978} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {v} {Y} {^} {} {INVX2} {0.210} {0.000} {0.200} {} {2.443} {2.188} {} {3} {(423.60, 910.50) (426.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n68} {} {0.002} {0.000} {0.200} {0.097} {2.445} {2.190} {} {} {} 
    INST {I0/LD/CTRL/U75} {A} {^} {Y} {v} {} {NAND2X1} {0.274} {0.000} {0.368} {} {2.719} {2.464} {} {4} {(409.20, 910.50) (411.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.005} {0.000} {0.368} {0.161} {2.724} {2.468} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.214} {0.000} {0.206} {} {2.938} {2.682} {} {3} {(426.00, 850.50) (428.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.003} {0.000} {0.206} {0.107} {2.941} {2.686} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.167} {0.000} {0.241} {} {3.108} {2.852} {} {2} {(483.60, 880.50) (486.00, 877.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.003} {0.000} {0.241} {0.087} {3.111} {2.855} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.756} {0.000} {1.026} {} {3.867} {3.611} {} {9} {(553.20, 931.50) (550.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.005} {0.000} {1.026} {0.362} {3.872} {3.617} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.674} {0.000} {0.609} {} {4.546} {4.290} {} {4} {(589.20, 913.50) (586.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.608} {0.147} {4.549} {4.294} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.637} {0.000} {0.871} {} {5.187} {4.931} {} {8} {(634.80, 868.50) (637.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.004} {0.000} {0.872} {0.326} {5.190} {4.935} {} {} {} 
    INST {I0/LD/T_SR_0/U28} {D} {^} {Y} {v} {} {AOI22X1} {0.167} {0.000} {0.390} {} {5.357} {5.102} {} {1} {(718.80, 910.50) (716.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n23} {} {0.001} {0.000} {0.390} {0.031} {5.358} {5.102} {} {} {} 
    INST {I0/LD/T_SR_0/U27} {C} {v} {Y} {^} {} {OAI21X1} {0.207} {0.000} {0.217} {} {5.565} {5.309} {} {1} {(699.60, 877.50) (699.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n32} {} {0.001} {0.000} {0.217} {0.029} {5.566} {5.310} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.256} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.256} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.525} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.496} {0.000} {1.520} {5.482} {0.766} {1.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.951}
    {-} {Setup} {1.083}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.817}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.070}
    {=} {Slack Time} {-0.253}
  END_SLK_CLC
  SLK -0.253
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.253} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.253} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.017} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.804} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.721} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.728} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.882} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.883} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U72} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.809} {} {2.711} {2.458} {} {8} {(927.60, 688.50) (930.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n28} {} {0.000} {0.000} {0.809} {0.317} {2.711} {2.458} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n28} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.734} {} {3.452} {3.199} {} {11} {(946.80, 694.50) (951.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN6_n28} {} {0.017} {0.000} {0.733} {0.550} {3.469} {3.216} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {D} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.360} {} {3.664} {3.411} {} {1} {(990.00, 931.50) (987.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n246} {} {0.001} {0.000} {0.360} {0.043} {3.666} {3.413} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264} {A} {v} {Y} {^} {} {AOI21X1} {0.181} {0.000} {0.250} {} {3.846} {3.593} {} {1} {(961.20, 967.50) (954.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n247} {} {0.001} {0.000} {0.250} {0.036} {3.847} {3.594} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {^} {} {OR2X2} {0.323} {0.000} {0.123} {} {4.170} {3.917} {} {1} {(932.40, 991.50) (937.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.123} {0.065} {4.172} {3.919} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.895} {} {4.811} {4.558} {} {8} {(1083.60, 967.50) (1088.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.032} {0.000} {0.896} {0.374} {4.843} {4.590} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U47} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.329} {} {5.069} {4.816} {} {1} {(1004.40, 871.50) (997.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110} {} {0.001} {0.000} {0.329} {0.022} {5.070} {4.817} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.253} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.253} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.523} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.681} {0.000} {1.564} {5.482} {0.951} {1.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.970}
    {-} {Setup} {1.083}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.837}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.075}
    {=} {Slack Time} {-0.238}
  END_SLK_CLC
  SLK -0.238
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.238} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.238} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.032} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.819} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.736} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.743} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.897} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.898} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U72} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.809} {} {2.711} {2.473} {} {8} {(927.60, 688.50) (930.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n28} {} {0.000} {0.000} {0.809} {0.317} {2.711} {2.473} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n28} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.734} {} {3.452} {3.214} {} {11} {(946.80, 694.50) (951.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN6_n28} {} {0.017} {0.000} {0.733} {0.550} {3.469} {3.231} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {D} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.360} {} {3.664} {3.426} {} {1} {(990.00, 931.50) (987.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n246} {} {0.001} {0.000} {0.360} {0.043} {3.666} {3.428} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264} {A} {v} {Y} {^} {} {AOI21X1} {0.181} {0.000} {0.250} {} {3.846} {3.608} {} {1} {(961.20, 967.50) (954.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n247} {} {0.001} {0.000} {0.250} {0.036} {3.847} {3.609} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {^} {} {OR2X2} {0.323} {0.000} {0.123} {} {4.170} {3.932} {} {1} {(932.40, 991.50) (937.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.123} {0.065} {4.172} {3.934} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.895} {} {4.811} {4.573} {} {8} {(1083.60, 967.50) (1088.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.032} {0.000} {0.896} {0.374} {4.843} {4.605} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U12} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.333} {} {5.075} {4.837} {} {1} {(1006.80, 910.50) (1014.00, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94} {} {0.001} {0.000} {0.333} {0.024} {5.075} {4.837} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.238} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.238} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.508} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.701} {0.000} {1.565} {5.482} {0.970} {1.208} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.982}
    {-} {Setup} {1.089}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.843}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.073}
    {=} {Slack Time} {-0.230}
  END_SLK_CLC
  SLK -0.230
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.230} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.230} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.039} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.827} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.743} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.751} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.905} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.906} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.476} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.483} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.189} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.016} {0.000} {0.691} {0.512} {3.435} {3.205} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.328} {} {3.637} {3.406} {} {1} {(824.40, 907.50) (819.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.328} {0.045} {3.638} {3.408} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.241} {0.000} {0.331} {} {3.879} {3.649} {} {1} {(812.40, 967.50) (819.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.002} {0.000} {0.331} {0.075} {3.881} {3.651} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.153} {} {4.153} {3.922} {} {1} {(1040.40, 988.50) (1047.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.153} {0.049} {4.154} {3.924} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.134} {0.000} {0.268} {} {4.288} {4.058} {} {1} {(1129.20, 994.50) (1134.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.000} {0.000} {0.268} {0.022} {4.289} {4.058} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n16} {A} {v} {Y} {v} {} {BUFX2} {0.582} {0.000} {0.556} {} {4.871} {4.641} {} {8} {(1131.60, 1027.50) (1126.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN34_n16} {} {0.013} {0.000} {0.557} {0.414} {4.884} {4.654} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {v} {Y} {^} {} {OAI21X1} {0.188} {0.000} {0.288} {} {5.072} {4.842} {} {1} {(1093.20, 1090.50) (1100.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128} {} {0.001} {0.000} {0.288} {0.024} {5.073} {4.843} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.230} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.230} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.500} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.712} {0.000} {1.565} {5.482} {0.982} {1.212} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.789}
    {-} {Setup} {0.408}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.330}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.554}
    {=} {Slack Time} {-0.224}
  END_SLK_CLC
  SLK -0.224
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.224} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.224} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.046} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {0.808} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.743} {0.000} {0.182} {} {1.775} {1.551} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.182} {0.057} {1.776} {1.552} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {v} {Y} {v} {} {BUFX2} {0.449} {0.000} {0.387} {} {2.225} {2.001} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.008} {0.000} {0.387} {0.287} {2.234} {2.010} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {v} {Y} {^} {} {INVX2} {0.210} {0.000} {0.200} {} {2.443} {2.219} {} {3} {(423.60, 910.50) (426.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n68} {} {0.002} {0.000} {0.200} {0.097} {2.445} {2.221} {} {} {} 
    INST {I0/LD/CTRL/U75} {A} {^} {Y} {v} {} {NAND2X1} {0.274} {0.000} {0.368} {} {2.719} {2.495} {} {4} {(409.20, 910.50) (411.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.005} {0.000} {0.368} {0.161} {2.724} {2.500} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.214} {0.000} {0.206} {} {2.938} {2.714} {} {3} {(426.00, 850.50) (428.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.003} {0.000} {0.206} {0.107} {2.941} {2.717} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.167} {0.000} {0.241} {} {3.108} {2.884} {} {2} {(483.60, 880.50) (486.00, 877.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.003} {0.000} {0.241} {0.087} {3.111} {2.887} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.756} {0.000} {1.026} {} {3.867} {3.643} {} {9} {(553.20, 931.50) (550.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.005} {0.000} {1.026} {0.362} {3.872} {3.648} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.674} {0.000} {0.609} {} {4.546} {4.322} {} {4} {(589.20, 913.50) (586.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.608} {0.147} {4.549} {4.325} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.637} {0.000} {0.871} {} {5.187} {4.963} {} {8} {(634.80, 868.50) (637.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.005} {0.000} {0.872} {0.326} {5.192} {4.968} {} {} {} 
    INST {I0/LD/T_SR_0/U30} {D} {^} {Y} {v} {} {AOI22X1} {0.157} {0.000} {0.385} {} {5.349} {5.125} {} {1} {(692.40, 850.50) (694.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n24} {} {0.001} {0.000} {0.385} {0.027} {5.350} {5.126} {} {} {} 
    INST {I0/LD/T_SR_0/U29} {C} {v} {Y} {^} {} {OAI21X1} {0.203} {0.000} {0.215} {} {5.553} {5.329} {} {1} {(697.20, 817.50) (697.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n33} {} {0.001} {0.000} {0.215} {0.028} {5.554} {5.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.224} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.224} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.494} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.519} {0.000} {1.531} {5.482} {0.789} {1.013} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.971}
    {-} {Setup} {1.084}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.837}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.058}
    {=} {Slack Time} {-0.221}
  END_SLK_CLC
  SLK -0.221
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.221} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.221} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.049} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.837} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.753} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.914} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.915} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.486} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.492} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.198} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.012} {0.000} {0.692} {0.512} {3.431} {3.210} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.266} {0.000} {0.322} {} {3.697} {3.476} {} {1} {(882.00, 811.50) (879.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.322} {0.040} {3.698} {3.477} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.226} {0.000} {0.315} {} {3.924} {3.704} {} {1} {(908.40, 814.50) (915.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.315} {0.066} {3.927} {3.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.244} {0.000} {0.123} {} {4.170} {3.949} {} {1} {(1071.60, 853.50) (1078.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.000} {0.000} {0.123} {0.036} {4.170} {3.950} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.649} {0.000} {0.892} {} {4.820} {4.599} {} {8} {(1100.40, 847.50) (1105.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.010} {0.000} {0.892} {0.376} {4.829} {4.608} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.329} {} {5.057} {4.836} {} {1} {(1021.20, 871.50) (1028.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141} {} {0.001} {0.000} {0.329} {0.023} {5.058} {4.837} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.221} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.221} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.491} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.701} {0.000} {1.565} {5.482} {0.971} {1.192} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.993}
    {-} {Setup} {1.083}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.859}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.076}
    {=} {Slack Time} {-0.217}
  END_SLK_CLC
  SLK -0.217
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.217} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.217} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.053} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.841} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.757} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.765} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.919} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.919} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.490} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.496} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.203} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.017} {0.000} {0.692} {0.512} {3.437} {3.220} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.262} {0.000} {0.320} {} {3.699} {3.482} {} {1} {(879.60, 691.50) (877.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.320} {0.038} {3.700} {3.483} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.289} {} {3.904} {3.688} {} {1} {(882.00, 667.50) (889.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.002} {0.000} {0.289} {0.053} {3.906} {3.689} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.276} {0.000} {0.170} {} {4.181} {3.965} {} {1} {(1011.60, 673.50) (1018.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.170} {0.056} {4.183} {3.967} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.647} {0.000} {0.897} {} {4.830} {4.613} {} {8} {(1131.60, 634.50) (1136.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.015} {0.000} {0.897} {0.377} {4.845} {4.628} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.332} {} {5.075} {4.859} {} {1} {(1122.00, 691.50) (1129.20, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108} {} {0.001} {0.000} {0.332} {0.024} {5.076} {4.859} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.217} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.217} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.486} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.723} {0.000} {1.565} {5.482} {0.993} {1.209} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.973}
    {-} {Setup} {1.076}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.847}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.063}
    {=} {Slack Time} {-0.216}
  END_SLK_CLC
  SLK -0.216
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.216} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.216} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.054} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.841} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.758} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.766} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.919} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.920} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.491} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.497} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.203} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.016} {0.000} {0.691} {0.512} {3.435} {3.219} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {A} {^} {Y} {v} {} {AOI22X1} {0.199} {0.000} {0.327} {} {3.634} {3.418} {} {1} {(860.40, 907.50) (865.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.327} {0.044} {3.635} {3.419} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.210} {0.000} {0.294} {} {3.845} {3.629} {} {1} {(867.60, 967.50) (874.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.294} {0.056} {3.847} {3.631} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.159} {} {4.115} {3.899} {} {1} {(1002.00, 988.50) (1009.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.159} {0.052} {4.117} {3.901} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.696} {0.000} {0.951} {} {4.813} {4.597} {} {8} {(1100.40, 994.50) (1105.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.005} {0.000} {0.951} {0.407} {4.819} {4.603} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {v} {Y} {^} {} {OAI21X1} {0.244} {0.000} {0.352} {} {5.062} {4.846} {} {1} {(1076.40, 871.50) (1083.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95} {} {0.001} {0.000} {0.352} {0.027} {5.063} {4.847} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.216} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.216} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.486} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.703} {0.000} {1.565} {5.482} {0.973} {1.189} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.980}
    {-} {Setup} {1.087}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.844}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.058}
    {=} {Slack Time} {-0.214}
  END_SLK_CLC
  SLK -0.214
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.214} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.214} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.055} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.843} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.759} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.767} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.921} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.922} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.492} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.499} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.205} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.016} {0.000} {0.691} {0.512} {3.435} {3.221} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.328} {} {3.637} {3.422} {} {1} {(824.40, 907.50) (819.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.328} {0.045} {3.638} {3.424} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.241} {0.000} {0.331} {} {3.879} {3.665} {} {1} {(812.40, 967.50) (819.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.002} {0.000} {0.331} {0.075} {3.881} {3.667} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.153} {} {4.153} {3.938} {} {1} {(1040.40, 988.50) (1047.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.153} {0.049} {4.154} {3.940} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.134} {0.000} {0.268} {} {4.288} {4.074} {} {1} {(1129.20, 994.50) (1134.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.000} {0.000} {0.268} {0.022} {4.289} {4.074} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n16} {A} {v} {Y} {v} {} {BUFX2} {0.582} {0.000} {0.556} {} {4.871} {4.657} {} {8} {(1131.60, 1027.50) (1126.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN34_n16} {} {0.007} {0.000} {0.556} {0.414} {4.878} {4.663} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U51} {A} {v} {Y} {^} {} {OAI21X1} {0.180} {0.000} {0.269} {} {5.058} {4.843} {} {1} {(1141.20, 931.50) (1134.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112} {} {0.000} {0.000} {0.269} {0.020} {5.058} {4.844} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.214} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.214} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.484} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.710} {0.000} {1.565} {5.482} {0.980} {1.195} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.984}
    {-} {Setup} {1.087}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.847}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.060}
    {=} {Slack Time} {-0.213}
  END_SLK_CLC
  SLK -0.213
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.213} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.213} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.057} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.845} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.761} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.769} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.923} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.923} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.494} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.501} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.207} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.016} {0.000} {0.691} {0.512} {3.435} {3.222} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.328} {} {3.637} {3.424} {} {1} {(824.40, 907.50) (819.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.328} {0.045} {3.638} {3.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.241} {0.000} {0.331} {} {3.879} {3.666} {} {1} {(812.40, 967.50) (819.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.002} {0.000} {0.331} {0.075} {3.881} {3.669} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.153} {} {4.153} {3.940} {} {1} {(1040.40, 988.50) (1047.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.153} {0.049} {4.154} {3.942} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.134} {0.000} {0.268} {} {4.288} {4.076} {} {1} {(1129.20, 994.50) (1134.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.000} {0.000} {0.268} {0.022} {4.289} {4.076} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n16} {A} {v} {Y} {v} {} {BUFX2} {0.582} {0.000} {0.556} {} {4.871} {4.658} {} {8} {(1131.60, 1027.50) (1126.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN34_n16} {} {0.008} {0.000} {0.556} {0.414} {4.879} {4.666} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U16} {A} {v} {Y} {^} {} {OAI21X1} {0.181} {0.000} {0.272} {} {5.059} {4.847} {} {1} {(1141.20, 871.50) (1134.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96} {} {0.000} {0.000} {0.272} {0.020} {5.060} {4.847} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.213} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.213} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.482} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.714} {0.000} {1.565} {5.482} {0.984} {1.197} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.002}
    {-} {Setup} {1.083}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.869}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.080}
    {=} {Slack Time} {-0.211}
  END_SLK_CLC
  SLK -0.211
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.211} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.211} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.059} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.847} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.763} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.771} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.925} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.925} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.496} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.503} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.209} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.017} {0.000} {0.692} {0.512} {3.437} {3.226} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.262} {0.000} {0.320} {} {3.699} {3.488} {} {1} {(879.60, 691.50) (877.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.320} {0.038} {3.700} {3.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.289} {} {3.904} {3.694} {} {1} {(882.00, 667.50) (889.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.002} {0.000} {0.289} {0.053} {3.906} {3.695} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.276} {0.000} {0.170} {} {4.181} {3.971} {} {1} {(1011.60, 673.50) (1018.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.170} {0.056} {4.183} {3.973} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.647} {0.000} {0.897} {} {4.830} {4.619} {} {8} {(1131.60, 634.50) (1136.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.018} {0.000} {0.897} {0.377} {4.848} {4.638} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.332} {} {5.079} {4.868} {} {1} {(1064.40, 730.50) (1071.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92} {} {0.001} {0.000} {0.332} {0.024} {5.080} {4.869} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.211} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.211} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.480} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.733} {0.000} {1.565} {5.482} {1.002} {1.213} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.980}
    {-} {Setup} {1.076}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.854}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.063}
    {=} {Slack Time} {-0.209}
  END_SLK_CLC
  SLK -0.209
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.209} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.209} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.061} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.848} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.765} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.773} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.926} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.927} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.498} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.504} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.210} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.016} {0.000} {0.691} {0.512} {3.435} {3.226} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {A} {^} {Y} {v} {} {AOI22X1} {0.199} {0.000} {0.327} {} {3.634} {3.425} {} {1} {(860.40, 907.50) (865.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.327} {0.044} {3.635} {3.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.210} {0.000} {0.294} {} {3.845} {3.636} {} {1} {(867.60, 967.50) (874.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.294} {0.056} {3.847} {3.638} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.159} {} {4.115} {3.906} {} {1} {(1002.00, 988.50) (1009.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.159} {0.052} {4.117} {3.908} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.696} {0.000} {0.951} {} {4.813} {4.604} {} {8} {(1100.40, 994.50) (1105.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.006} {0.000} {0.951} {0.407} {4.820} {4.611} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85} {A} {v} {Y} {^} {} {OAI21X1} {0.243} {0.000} {0.352} {} {5.063} {4.854} {} {1} {(1102.80, 1090.50) (1110.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127} {} {0.001} {0.000} {0.352} {0.027} {5.063} {4.854} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.209} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.209} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.479} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.711} {0.000} {1.565} {5.482} {0.980} {1.189} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.977}
    {-} {Setup} {1.077}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.850}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.059}
    {=} {Slack Time} {-0.209}
  END_SLK_CLC
  SLK -0.209
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.209} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.209} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.061} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.849} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.765} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.773} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.927} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.927} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.498} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.504} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.211} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.016} {0.000} {0.691} {0.512} {3.435} {3.226} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {A} {^} {Y} {v} {} {AOI22X1} {0.199} {0.000} {0.327} {} {3.634} {3.426} {} {1} {(860.40, 907.50) (865.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.001} {0.000} {0.327} {0.044} {3.635} {3.427} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.210} {0.000} {0.294} {} {3.845} {3.636} {} {1} {(867.60, 967.50) (874.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.002} {0.000} {0.294} {0.056} {3.847} {3.638} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.159} {} {4.115} {3.907} {} {1} {(1002.00, 988.50) (1009.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.159} {0.052} {4.117} {3.908} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.696} {0.000} {0.951} {} {4.813} {4.605} {} {8} {(1100.40, 994.50) (1105.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.004} {0.000} {0.951} {0.407} {4.818} {4.609} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U49} {A} {v} {Y} {^} {} {OAI21X1} {0.240} {0.000} {0.349} {} {5.058} {4.849} {} {1} {(1102.80, 931.50) (1110.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111} {} {0.001} {0.000} {0.349} {0.025} {5.059} {4.850} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.209} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.209} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.478} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.707} {0.000} {1.565} {5.482} {0.977} {1.186} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.979}
    {-} {Setup} {1.084}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.845}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.053}
    {=} {Slack Time} {-0.208}
  END_SLK_CLC
  SLK -0.208
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.208} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.208} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.062} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.850} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.766} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.774} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.927} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.928} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U72} {A} {v} {Y} {^} {} {NOR2X1} {0.575} {0.000} {0.809} {} {2.711} {2.503} {} {8} {(927.60, 688.50) (930.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n28} {} {0.000} {0.000} {0.809} {0.317} {2.711} {2.503} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n28} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.734} {} {3.452} {3.244} {} {11} {(946.80, 694.50) (951.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN6_n28} {} {0.017} {0.000} {0.733} {0.550} {3.469} {3.261} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {D} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.360} {} {3.664} {3.457} {} {1} {(990.00, 931.50) (987.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n246} {} {0.001} {0.000} {0.360} {0.043} {3.666} {3.458} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264} {A} {v} {Y} {^} {} {AOI21X1} {0.181} {0.000} {0.250} {} {3.846} {3.639} {} {1} {(961.20, 967.50) (954.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n247} {} {0.001} {0.000} {0.250} {0.036} {3.847} {3.639} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {^} {} {OR2X2} {0.323} {0.000} {0.123} {} {4.170} {3.962} {} {1} {(932.40, 991.50) (937.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.002} {0.000} {0.123} {0.065} {4.172} {3.964} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.895} {} {4.811} {4.603} {} {8} {(1083.60, 967.50) (1088.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.015} {0.000} {0.895} {0.374} {4.826} {4.618} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.329} {} {5.053} {4.845} {} {1} {(1076.40, 1030.50) (1083.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126} {} {0.000} {0.000} {0.329} {0.022} {5.053} {4.845} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.208} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.208} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.478} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.709} {0.000} {1.565} {5.482} {0.979} {1.187} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.134}
    {-} {Setup} {1.094}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.990}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.195}
    {=} {Slack Time} {-0.205}
  END_SLK_CLC
  SLK -0.205
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.205} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.205} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.065} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.852} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.769} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.776} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.930} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.931} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.502} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.508} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.214} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.019} {0.000} {0.692} {0.512} {3.438} {3.233} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.261} {0.000} {0.318} {} {3.699} {3.494} {} {1} {(896.40, 631.50) (898.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.318} {0.038} {3.700} {3.495} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.253} {0.000} {0.347} {} {3.952} {3.747} {} {1} {(896.40, 607.50) (903.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.347} {0.084} {3.955} {3.750} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.275} {0.000} {0.154} {} {4.230} {4.025} {} {1} {(1083.60, 493.50) (1090.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.154} {0.050} {4.232} {4.027} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.696} {0.000} {0.961} {} {4.927} {4.722} {} {8} {(1131.60, 427.50) (1136.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.026} {0.000} {0.961} {0.410} {4.953} {4.748} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21} {A} {v} {Y} {^} {} {OAI21X1} {0.241} {0.000} {0.352} {} {5.194} {4.989} {} {1} {(858.00, 631.50) (865.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98} {} {0.001} {0.000} {0.352} {0.025} {5.195} {4.990} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.205} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.205} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.475} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.864} {0.000} {1.597} {5.482} {1.134} {1.339} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.132}
    {-} {Setup} {1.095}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.987}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.190}
    {=} {Slack Time} {-0.203}
  END_SLK_CLC
  SLK -0.203
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.203} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.203} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.067} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.855} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.771} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.779} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.933} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.933} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.504} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.510} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.217} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.019} {0.000} {0.692} {0.512} {3.438} {3.235} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.261} {0.000} {0.318} {} {3.699} {3.496} {} {1} {(896.40, 631.50) (898.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.318} {0.038} {3.700} {3.497} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.253} {0.000} {0.347} {} {3.952} {3.749} {} {1} {(896.40, 607.50) (903.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.347} {0.084} {3.955} {3.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.275} {0.000} {0.154} {} {4.230} {4.027} {} {1} {(1083.60, 493.50) (1090.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.154} {0.050} {4.232} {4.029} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.696} {0.000} {0.961} {} {4.927} {4.725} {} {8} {(1131.60, 427.50) (1136.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.023} {0.000} {0.961} {0.410} {4.950} {4.748} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U56} {A} {v} {Y} {^} {} {OAI21X1} {0.239} {0.000} {0.350} {} {5.189} {4.986} {} {1} {(872.40, 571.50) (865.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114} {} {0.001} {0.000} {0.350} {0.024} {5.190} {4.987} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.203} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.203} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.473} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.862} {0.000} {1.597} {5.482} {1.132} {1.335} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.826}
    {-} {Setup} {0.414}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.363}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.560}
    {=} {Slack Time} {-0.197}
  END_SLK_CLC
  SLK -0.197
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.197} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.197} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.072} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {0.834} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.743} {0.000} {0.182} {} {1.775} {1.577} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.182} {0.057} {1.776} {1.579} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {v} {Y} {v} {} {BUFX2} {0.449} {0.000} {0.387} {} {2.225} {2.028} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.008} {0.000} {0.387} {0.287} {2.234} {2.036} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {v} {Y} {^} {} {INVX2} {0.210} {0.000} {0.200} {} {2.443} {2.246} {} {3} {(423.60, 910.50) (426.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n68} {} {0.002} {0.000} {0.200} {0.097} {2.445} {2.248} {} {} {} 
    INST {I0/LD/CTRL/U75} {A} {^} {Y} {v} {} {NAND2X1} {0.274} {0.000} {0.368} {} {2.719} {2.522} {} {4} {(409.20, 910.50) (411.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.005} {0.000} {0.368} {0.161} {2.724} {2.527} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.214} {0.000} {0.206} {} {2.938} {2.741} {} {3} {(426.00, 850.50) (428.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.003} {0.000} {0.206} {0.107} {2.941} {2.744} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.167} {0.000} {0.241} {} {3.108} {2.910} {} {2} {(483.60, 880.50) (486.00, 877.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.003} {0.000} {0.241} {0.087} {3.111} {2.913} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.756} {0.000} {1.026} {} {3.867} {3.670} {} {9} {(553.20, 931.50) (550.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.005} {0.000} {1.026} {0.362} {3.872} {3.675} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.674} {0.000} {0.609} {} {4.546} {4.349} {} {4} {(589.20, 913.50) (586.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.608} {0.147} {4.549} {4.352} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.637} {0.000} {0.871} {} {5.187} {4.989} {} {8} {(634.80, 868.50) (637.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.005} {0.000} {0.872} {0.326} {5.192} {4.994} {} {} {} 
    INST {I0/LD/T_SR_0/U32} {D} {^} {Y} {v} {} {AOI22X1} {0.174} {0.000} {0.394} {} {5.366} {5.168} {} {1} {(685.20, 790.50) (687.60, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n25} {} {0.001} {0.000} {0.394} {0.033} {5.367} {5.169} {} {} {} 
    INST {I0/LD/T_SR_0/U31} {C} {v} {Y} {^} {} {OAI21X1} {0.193} {0.000} {0.206} {} {5.560} {5.362} {} {1} {(651.60, 757.50) (651.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n34} {} {0.000} {0.000} {0.206} {0.022} {5.560} {5.363} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.197} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.197} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.467} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.556} {0.000} {1.545} {5.482} {0.826} {1.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.006}
    {-} {Setup} {1.084}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.872}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.067}
    {=} {Slack Time} {-0.195}
  END_SLK_CLC
  SLK -0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.195} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.195} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.075} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.863} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.779} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.787} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.941} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.941} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.512} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.519} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.225} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.017} {0.000} {0.692} {0.512} {3.437} {3.242} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.262} {0.000} {0.320} {} {3.699} {3.504} {} {1} {(879.60, 691.50) (877.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.320} {0.038} {3.700} {3.505} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.289} {} {3.904} {3.710} {} {1} {(882.00, 667.50) (889.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.002} {0.000} {0.289} {0.053} {3.906} {3.711} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.276} {0.000} {0.170} {} {4.181} {3.987} {} {1} {(1011.60, 673.50) (1018.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.170} {0.056} {4.183} {3.989} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.647} {0.000} {0.897} {} {4.830} {4.635} {} {8} {(1131.60, 634.50) (1136.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.008} {0.000} {0.897} {0.377} {4.838} {4.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.331} {} {5.066} {4.871} {} {1} {(1129.20, 670.50) (1122.00, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124} {} {0.001} {0.000} {0.331} {0.023} {5.067} {4.872} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.195} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.195} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.464} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.736} {0.000} {1.565} {5.482} {1.006} {1.201} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.012}
    {-} {Setup} {1.085}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.877}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.069}
    {=} {Slack Time} {-0.193}
  END_SLK_CLC
  SLK -0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.193} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.193} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.077} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.865} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.781} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.789} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.943} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.943} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.514} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.520} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.227} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.017} {0.000} {0.692} {0.512} {3.437} {3.244} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.262} {0.000} {0.320} {} {3.699} {3.506} {} {1} {(879.60, 691.50) (877.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.320} {0.038} {3.700} {3.507} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.289} {} {3.904} {3.711} {} {1} {(882.00, 667.50) (889.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.002} {0.000} {0.289} {0.053} {3.906} {3.713} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.276} {0.000} {0.170} {} {4.181} {3.989} {} {1} {(1011.60, 673.50) (1018.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.170} {0.056} {4.183} {3.991} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.647} {0.000} {0.897} {} {4.830} {4.637} {} {8} {(1131.60, 634.50) (1136.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.017} {0.000} {0.897} {0.377} {4.847} {4.655} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.325} {} {5.069} {4.876} {} {1} {(1054.80, 691.50) (1062.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140} {} {0.000} {0.000} {0.325} {0.020} {5.069} {4.877} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.193} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.193} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.463} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.742} {0.000} {1.565} {5.482} {1.012} {1.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.989}
    {-} {Setup} {1.085}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.854}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.046}
    {=} {Slack Time} {-0.193}
  END_SLK_CLC
  SLK -0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.193} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.193} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.077} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.865} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.781} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.789} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.943} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.943} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.514} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.520} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.227} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.012} {0.000} {0.692} {0.512} {3.431} {3.238} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.266} {0.000} {0.322} {} {3.697} {3.504} {} {1} {(882.00, 811.50) (879.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.322} {0.040} {3.698} {3.505} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.226} {0.000} {0.315} {} {3.924} {3.732} {} {1} {(908.40, 814.50) (915.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.315} {0.066} {3.927} {3.734} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.244} {0.000} {0.123} {} {4.170} {3.978} {} {1} {(1071.60, 853.50) (1078.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.000} {0.000} {0.123} {0.036} {4.170} {3.978} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.649} {0.000} {0.892} {} {4.820} {4.627} {} {8} {(1100.40, 847.50) (1105.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.004} {0.000} {0.892} {0.376} {4.824} {4.631} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.324} {} {5.046} {4.853} {} {1} {(1126.80, 811.50) (1134.00, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93} {} {0.000} {0.000} {0.324} {0.020} {5.046} {4.854} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.193} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.193} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.463} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.719} {0.000} {1.565} {5.482} {0.989} {1.182} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.003}
    {-} {Setup} {1.084}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.870}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.059}
    {=} {Slack Time} {-0.190}
  END_SLK_CLC
  SLK -0.190
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.190} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.190} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.080} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.868} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.784} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.792} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.946} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.946} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.517} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.524} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.230} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.012} {0.000} {0.692} {0.512} {3.431} {3.242} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.266} {0.000} {0.322} {} {3.697} {3.507} {} {1} {(882.00, 811.50) (879.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.322} {0.040} {3.698} {3.508} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.226} {0.000} {0.315} {} {3.924} {3.735} {} {1} {(908.40, 814.50) (915.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.315} {0.066} {3.927} {3.737} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.244} {0.000} {0.123} {} {4.170} {3.981} {} {1} {(1071.60, 853.50) (1078.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.000} {0.000} {0.123} {0.036} {4.170} {3.981} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.649} {0.000} {0.892} {} {4.820} {4.630} {} {8} {(1100.40, 847.50) (1105.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.009} {0.000} {0.892} {0.376} {4.829} {4.639} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.330} {} {5.058} {4.869} {} {1} {(1062.00, 811.50) (1069.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125} {} {0.001} {0.000} {0.330} {0.024} {5.059} {4.870} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.190} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.190} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.459} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.734} {0.000} {1.565} {5.482} {1.003} {1.193} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.003}
    {-} {Setup} {1.085}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.868}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.049}
    {=} {Slack Time} {-0.180}
  END_SLK_CLC
  SLK -0.180
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.180} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.180} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.089} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.877} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.793} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.801} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.955} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.956} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.526} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.533} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.239} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.012} {0.000} {0.692} {0.512} {3.431} {3.251} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.266} {0.000} {0.322} {} {3.697} {3.516} {} {1} {(882.00, 811.50) (879.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.322} {0.040} {3.698} {3.518} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.226} {0.000} {0.315} {} {3.924} {3.744} {} {1} {(908.40, 814.50) (915.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.315} {0.066} {3.927} {3.746} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.244} {0.000} {0.123} {} {4.170} {3.990} {} {1} {(1071.60, 853.50) (1078.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.000} {0.000} {0.123} {0.036} {4.170} {3.990} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.649} {0.000} {0.892} {} {4.820} {4.639} {} {8} {(1100.40, 847.50) (1105.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.004} {0.000} {0.892} {0.376} {4.824} {4.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U45} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.327} {} {5.048} {4.868} {} {1} {(1105.20, 790.50) (1098.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109} {} {0.000} {0.000} {0.327} {0.021} {5.049} {4.868} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.180} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.180} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.450} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.733} {0.000} {1.565} {5.482} {1.003} {1.183} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.142}
    {-} {Setup} {1.096}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.995}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.174}
    {=} {Slack Time} {-0.179}
  END_SLK_CLC
  SLK -0.179
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.179} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.179} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.091} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.878} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.795} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.802} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.956} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.957} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.528} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.534} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.240} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.019} {0.000} {0.692} {0.512} {3.438} {3.259} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.261} {0.000} {0.318} {} {3.699} {3.520} {} {1} {(896.40, 631.50) (898.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.318} {0.038} {3.700} {3.521} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.253} {0.000} {0.347} {} {3.952} {3.773} {} {1} {(896.40, 607.50) (903.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.347} {0.084} {3.955} {3.776} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.275} {0.000} {0.154} {} {4.230} {4.051} {} {1} {(1083.60, 493.50) (1090.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.154} {0.050} {4.232} {4.053} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.696} {0.000} {0.961} {} {4.927} {4.748} {} {8} {(1131.60, 427.50) (1136.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.013} {0.000} {0.961} {0.410} {4.940} {4.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.346} {} {5.174} {4.995} {} {1} {(1134.00, 490.50) (1141.20, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122} {} {0.000} {0.000} {0.346} {0.022} {5.174} {4.995} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.179} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.179} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.449} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.872} {0.000} {1.597} {5.482} {1.142} {1.321} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.130}
    {-} {Setup} {1.096}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.983}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.162}
    {=} {Slack Time} {-0.178}
  END_SLK_CLC
  SLK -0.178
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.178} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.178} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.092} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.879} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.796} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.803} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.957} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.958} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.529} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.535} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.241} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.033} {0.000} {0.692} {0.512} {3.453} {3.274} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.324} {} {3.720} {3.542} {} {1} {(1066.80, 571.50) (1069.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.324} {0.041} {3.721} {3.543} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.262} {} {3.907} {3.729} {} {1} {(1050.00, 607.50) (1042.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.262} {0.041} {3.908} {3.730} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.322} {0.000} {0.162} {} {4.229} {4.051} {} {1} {(1033.20, 550.50) (1038.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.162} {0.053} {4.231} {4.053} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.676} {0.000} {0.922} {} {4.908} {4.730} {} {8} {(1107.60, 487.50) (1112.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.010} {0.000} {0.922} {0.393} {4.918} {4.740} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {v} {Y} {^} {} {OAI21X1} {0.243} {0.000} {0.346} {} {5.161} {4.982} {} {1} {(774.00, 451.50) (781.20, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131} {} {0.001} {0.000} {0.346} {0.028} {5.162} {4.983} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.178} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.178} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.448} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.860} {0.000} {1.597} {5.482} {1.130} {1.308} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.136}
    {-} {Setup} {1.096}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.990}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.167}
    {=} {Slack Time} {-0.177}
  END_SLK_CLC
  SLK -0.177
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.177} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.177} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.093} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.881} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.797} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.805} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.959} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.959} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.530} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.536} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.243} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.019} {0.000} {0.692} {0.512} {3.438} {3.261} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.261} {0.000} {0.318} {} {3.699} {3.522} {} {1} {(896.40, 631.50) (898.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.318} {0.038} {3.700} {3.523} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.253} {0.000} {0.347} {} {3.952} {3.775} {} {1} {(896.40, 607.50) (903.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.347} {0.084} {3.955} {3.778} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.275} {0.000} {0.154} {} {4.230} {4.053} {} {1} {(1083.60, 493.50) (1090.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.154} {0.050} {4.232} {4.055} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.696} {0.000} {0.961} {} {4.927} {4.751} {} {8} {(1131.60, 427.50) (1136.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.005} {0.000} {0.961} {0.410} {4.932} {4.756} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.346} {} {5.166} {4.989} {} {1} {(1040.40, 391.50) (1033.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138} {} {0.001} {0.000} {0.346} {0.022} {5.167} {4.990} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.177} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.177} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.447} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.867} {0.000} {1.597} {5.482} {1.136} {1.313} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.129}
    {-} {Setup} {1.099}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.980}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.151}
    {=} {Slack Time} {-0.171}
  END_SLK_CLC
  SLK -0.171
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.171} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.171} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.099} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.886} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.803} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.811} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.964} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.965} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.536} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.542} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.248} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.033} {0.000} {0.692} {0.512} {3.453} {3.282} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.324} {} {3.720} {3.550} {} {1} {(1066.80, 571.50) (1069.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.324} {0.041} {3.721} {3.550} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.262} {} {3.907} {3.736} {} {1} {(1050.00, 607.50) (1042.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.262} {0.041} {3.908} {3.737} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.322} {0.000} {0.162} {} {4.229} {4.058} {} {1} {(1033.20, 550.50) (1038.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.162} {0.053} {4.231} {4.060} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.676} {0.000} {0.922} {} {4.908} {4.737} {} {8} {(1107.60, 487.50) (1112.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.007} {0.000} {0.922} {0.393} {4.915} {4.744} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23} {A} {v} {Y} {^} {} {OAI21X1} {0.235} {0.000} {0.340} {} {5.150} {4.979} {} {1} {(838.80, 490.50) (846.00, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99} {} {0.001} {0.000} {0.340} {0.025} {5.151} {4.980} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.171} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.171} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.441} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.859} {0.000} {1.597} {5.482} {1.129} {1.300} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.141}
    {-} {Setup} {1.097}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.994}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.164}
    {=} {Slack Time} {-0.170}
  END_SLK_CLC
  SLK -0.170
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.170} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.170} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.100} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.887} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.804} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.811} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.965} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.966} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.537} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.543} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.249} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.019} {0.000} {0.692} {0.512} {3.438} {3.268} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {B} {^} {Y} {v} {} {AOI22X1} {0.261} {0.000} {0.318} {} {3.699} {3.529} {} {1} {(896.40, 631.50) (898.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.318} {0.038} {3.700} {3.530} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {A} {v} {Y} {^} {} {AOI21X1} {0.253} {0.000} {0.347} {} {3.952} {3.782} {} {1} {(896.40, 607.50) (903.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.003} {0.000} {0.347} {0.084} {3.955} {3.785} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.275} {0.000} {0.154} {} {4.230} {4.060} {} {1} {(1083.60, 493.50) (1090.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.154} {0.050} {4.232} {4.062} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.696} {0.000} {0.961} {} {4.927} {4.757} {} {8} {(1131.60, 427.50) (1136.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.005} {0.000} {0.961} {0.410} {4.932} {4.762} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.345} {} {5.164} {4.994} {} {1} {(1129.20, 391.50) (1122.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106} {} {0.000} {0.000} {0.345} {0.021} {5.164} {4.994} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.170} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.170} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.440} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.872} {0.000} {1.597} {5.482} {1.141} {1.311} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.132}
    {-} {Setup} {1.099}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.983}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.149}
    {=} {Slack Time} {-0.166}
  END_SLK_CLC
  SLK -0.166
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.166} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.166} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.104} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.891} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.808} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.815} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {1.969} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {1.970} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.541} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.547} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.253} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.033} {0.000} {0.692} {0.512} {3.453} {3.287} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.324} {} {3.720} {3.554} {} {1} {(1066.80, 571.50) (1069.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.324} {0.041} {3.721} {3.555} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.262} {} {3.907} {3.741} {} {1} {(1050.00, 607.50) (1042.80, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.262} {0.041} {3.908} {3.742} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.322} {0.000} {0.162} {} {4.229} {4.063} {} {1} {(1033.20, 550.50) (1038.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.162} {0.053} {4.231} {4.065} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.676} {0.000} {0.922} {} {4.908} {4.742} {} {8} {(1107.60, 487.50) (1112.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.008} {0.000} {0.922} {0.393} {4.916} {4.750} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U58} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.338} {} {5.149} {4.983} {} {1} {(810.00, 511.50) (817.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115} {} {0.001} {0.000} {0.338} {0.023} {5.149} {4.983} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.166} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.166} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.436} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.863} {0.000} {1.597} {5.482} {1.132} {1.298} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.866}
    {-} {Setup} {0.416}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.400}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.562}
    {=} {Slack Time} {-0.162}
  END_SLK_CLC
  SLK -0.162
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.162} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.162} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.108} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {0.870} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.743} {0.000} {0.182} {} {1.775} {1.613} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.182} {0.057} {1.776} {1.614} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {v} {Y} {v} {} {BUFX2} {0.449} {0.000} {0.387} {} {2.225} {2.063} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.008} {0.000} {0.387} {0.287} {2.234} {2.072} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {v} {Y} {^} {} {INVX2} {0.210} {0.000} {0.200} {} {2.443} {2.281} {} {3} {(423.60, 910.50) (426.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n68} {} {0.002} {0.000} {0.200} {0.097} {2.445} {2.283} {} {} {} 
    INST {I0/LD/CTRL/U75} {A} {^} {Y} {v} {} {NAND2X1} {0.274} {0.000} {0.368} {} {2.719} {2.557} {} {4} {(409.20, 910.50) (411.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.005} {0.000} {0.368} {0.161} {2.724} {2.562} {} {} {} 
    INST {I0/LD/CTRL/U86} {A} {v} {Y} {^} {} {INVX2} {0.214} {0.000} {0.206} {} {2.938} {2.776} {} {3} {(426.00, 850.50) (428.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n64} {} {0.003} {0.000} {0.206} {0.107} {2.941} {2.779} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.167} {0.000} {0.241} {} {3.108} {2.946} {} {2} {(483.60, 880.50) (486.00, 877.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n53} {} {0.003} {0.000} {0.241} {0.087} {3.111} {2.949} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.756} {0.000} {1.026} {} {3.867} {3.705} {} {9} {(553.20, 931.50) (550.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.005} {0.000} {1.026} {0.362} {3.872} {3.710} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.674} {0.000} {0.609} {} {4.546} {4.384} {} {4} {(589.20, 913.50) (586.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.608} {0.147} {4.549} {4.387} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.637} {0.000} {0.871} {} {5.187} {5.025} {} {8} {(634.80, 868.50) (637.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.005} {0.000} {0.872} {0.326} {5.191} {5.029} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {D} {^} {Y} {v} {} {AOI22X1} {0.174} {0.000} {0.394} {} {5.365} {5.203} {} {1} {(658.80, 790.50) (656.40, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n26} {} {0.001} {0.000} {0.394} {0.033} {5.367} {5.204} {} {} {} 
    INST {I0/LD/T_SR_0/U33} {C} {v} {Y} {^} {} {OAI21X1} {0.195} {0.000} {0.208} {} {5.561} {5.399} {} {1} {(608.40, 784.50) (608.40, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n35} {} {0.001} {0.000} {0.208} {0.023} {5.562} {5.400} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.162} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.162} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.432} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.596} {0.000} {1.559} {5.482} {0.866} {1.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.134}
    {-} {Setup} {1.102}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.982}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.083}
    {=} {Slack Time} {-0.101}
  END_SLK_CLC
  SLK -0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.101} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.101} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.169} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.957} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.873} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.881} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {2.035} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {2.035} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.606} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.612} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.319} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.017} {0.000} {0.692} {0.512} {3.437} {3.336} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.262} {0.000} {0.320} {} {3.699} {3.598} {} {1} {(879.60, 691.50) (877.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.320} {0.038} {3.700} {3.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.205} {0.000} {0.289} {} {3.904} {3.803} {} {1} {(882.00, 667.50) (889.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.002} {0.000} {0.289} {0.053} {3.906} {3.805} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.276} {0.000} {0.170} {} {4.181} {4.081} {} {1} {(1011.60, 673.50) (1018.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.170} {0.056} {4.183} {4.083} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.647} {0.000} {0.897} {} {4.830} {4.729} {} {8} {(1131.60, 634.50) (1136.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.025} {0.000} {0.897} {0.377} {4.855} {4.754} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.330} {} {5.082} {4.981} {} {1} {(812.40, 670.50) (819.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100} {} {0.001} {0.000} {0.330} {0.022} {5.083} {4.982} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.101} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.101} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.371} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.864} {0.000} {1.597} {5.482} {1.134} {1.235} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.051}
    {-} {Setup} {0.412}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.589}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.658}
    {=} {Slack Time} {-0.070}
  END_SLK_CLC
  SLK -0.070
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.070} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.070} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.200} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.781} {0.000} {1.588} {5.482} {1.051} {0.981} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.798} {0.000} {0.323} {} {1.849} {1.779} {} {2} {(565.20, 388.50) (589.20, 400.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.003} {0.000} {0.323} {0.111} {1.852} {1.782} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.204} {0.000} {0.169} {} {2.055} {1.986} {} {1} {(973.20, 373.50) (975.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN9_wenable_fifo} {} {0.000} {0.000} {0.169} {0.020} {2.056} {1.986} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC9_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.695} {0.000} {0.742} {} {2.750} {2.681} {} {11} {(975.60, 394.50) (970.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.007} {0.000} {0.742} {0.557} {2.757} {2.688} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.492} {0.000} {0.419} {} {3.250} {3.180} {} {2} {(853.20, 370.50) (850.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.001} {0.000} {0.419} {0.109} {3.251} {3.181} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.370} {0.000} {0.357} {} {3.620} {3.551} {} {2} {(752.40, 367.50) (750.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.357} {0.100} {3.622} {3.552} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.241} {0.000} {0.211} {} {3.863} {3.793} {} {1} {(678.00, 364.50) (675.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.000} {0.000} {0.211} {0.055} {3.863} {3.793} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.530} {0.000} {0.686} {} {4.393} {4.323} {} {5} {(668.40, 370.50) (658.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.001} {0.000} {0.686} {0.252} {4.394} {4.325} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.378} {0.000} {0.261} {} {4.772} {4.702} {} {2} {(668.40, 391.50) (675.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.261} {0.091} {4.775} {4.705} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.447} {0.000} {0.508} {} {5.222} {5.152} {} {2} {(642.00, 430.50) (634.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.005} {0.000} {0.508} {0.179} {5.227} {5.157} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U19} {B} {^} {Y} {^} {} {XOR2X1} {0.225} {0.000} {0.147} {} {5.452} {5.383} {} {1} {(625.20, 430.50) (618.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n21} {} {0.001} {0.000} {0.147} {0.029} {5.453} {5.384} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.098} {0.000} {0.113} {} {5.552} {5.482} {} {1} {(620.40, 457.50) (618.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n19} {} {0.001} {0.000} {0.113} {0.035} {5.553} {5.483} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.104} {0.000} {0.117} {} {5.657} {5.588} {} {1} {(603.60, 427.50) (601.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/N5} {} {0.001} {0.000} {0.117} {0.030} {5.658} {5.589} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.070} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.070} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.339} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.781} {0.000} {1.588} {5.482} {1.051} {1.120} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.132}
    {-} {Setup} {1.106}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.976}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.035}
    {=} {Slack Time} {-0.059}
  END_SLK_CLC
  SLK -0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.059} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.059} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.211} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.999} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.915} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.923} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {2.077} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {2.077} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.648} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.654} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.361} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.031} {0.000} {0.692} {0.512} {3.451} {3.392} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.324} {} {3.718} {3.660} {} {1} {(1028.40, 490.50) (1030.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.324} {0.041} {3.720} {3.661} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.171} {0.000} {0.245} {} {3.891} {3.832} {} {1} {(994.80, 487.50) (987.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.245} {0.033} {3.892} {3.833} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.322} {0.000} {0.168} {} {4.214} {4.155} {} {1} {(987.60, 451.50) (992.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.168} {0.055} {4.215} {4.157} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.582} {0.000} {0.797} {} {4.797} {4.738} {} {8} {(1107.60, 454.50) (1112.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.008} {0.000} {0.797} {0.328} {4.805} {4.746} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.314} {} {5.034} {4.975} {} {1} {(1011.60, 430.50) (1004.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121} {} {0.001} {0.000} {0.314} {0.029} {5.035} {4.976} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.059} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.059} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.328} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.862} {0.000} {1.597} {5.482} {1.132} {1.190} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.128}
    {-} {Setup} {1.107}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.970}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.020}
    {=} {Slack Time} {-0.050}
  END_SLK_CLC
  SLK -0.050
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.050} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.050} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.220} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {1.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.924} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.932} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {2.086} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {2.086} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.657} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.663} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.370} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.031} {0.000} {0.692} {0.512} {3.451} {3.401} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.324} {} {3.718} {3.669} {} {1} {(1028.40, 490.50) (1030.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.324} {0.041} {3.720} {3.670} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.171} {0.000} {0.245} {} {3.891} {3.841} {} {1} {(994.80, 487.50) (987.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.245} {0.033} {3.892} {3.842} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.322} {0.000} {0.168} {} {4.214} {4.164} {} {1} {(987.60, 451.50) (992.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.168} {0.055} {4.215} {4.166} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.582} {0.000} {0.797} {} {4.797} {4.747} {} {8} {(1107.60, 454.50) (1112.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.009} {0.000} {0.797} {0.328} {4.806} {4.757} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U19} {A} {v} {Y} {^} {} {OAI21X1} {0.213} {0.000} {0.301} {} {5.020} {4.970} {} {1} {(903.60, 451.50) (896.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97} {} {0.000} {0.000} {0.301} {0.022} {5.020} {4.970} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.050} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.050} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.320} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.858} {0.000} {1.597} {5.482} {1.128} {1.177} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.128}
    {-} {Setup} {1.107}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.971}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.020}
    {=} {Slack Time} {-0.049}
  END_SLK_CLC
  SLK -0.049
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.049} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.049} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.221} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {1.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.925} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.932} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {2.086} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {2.087} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.658} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.664} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.370} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.031} {0.000} {0.692} {0.512} {3.451} {3.402} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.324} {} {3.718} {3.669} {} {1} {(1028.40, 490.50) (1030.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.324} {0.041} {3.720} {3.671} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.171} {0.000} {0.245} {} {3.891} {3.842} {} {1} {(994.80, 487.50) (987.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.245} {0.033} {3.892} {3.843} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.322} {0.000} {0.168} {} {4.214} {4.165} {} {1} {(987.60, 451.50) (992.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.168} {0.055} {4.215} {4.166} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.582} {0.000} {0.797} {} {4.797} {4.748} {} {8} {(1107.60, 454.50) (1112.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.011} {0.000} {0.797} {0.328} {4.808} {4.759} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.212} {0.000} {0.300} {} {5.020} {4.971} {} {1} {(884.40, 391.50) (891.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113} {} {0.000} {0.000} {0.300} {0.021} {5.020} {4.971} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.049} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.049} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.319} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.859} {0.000} {1.597} {5.482} {1.128} {1.177} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.129}
    {-} {Setup} {1.107}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.972}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.018}
    {=} {Slack Time} {-0.046}
  END_SLK_CLC
  SLK -0.046
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.046} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.046} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.224} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {1.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.928} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.936} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {2.089} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {2.090} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.661} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.667} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.373} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.031} {0.000} {0.692} {0.512} {3.451} {3.405} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.324} {} {3.718} {3.672} {} {1} {(1028.40, 490.50) (1030.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.324} {0.041} {3.720} {3.674} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.171} {0.000} {0.245} {} {3.891} {3.845} {} {1} {(994.80, 487.50) (987.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.245} {0.033} {3.892} {3.846} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.322} {0.000} {0.168} {} {4.214} {4.168} {} {1} {(987.60, 451.50) (992.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.168} {0.055} {4.215} {4.170} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.582} {0.000} {0.797} {} {4.797} {4.751} {} {8} {(1107.60, 454.50) (1112.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.010} {0.000} {0.797} {0.328} {4.807} {4.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {v} {Y} {^} {} {OAI21X1} {0.211} {0.000} {0.299} {} {5.018} {4.972} {} {1} {(930.00, 391.50) (937.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129} {} {0.000} {0.000} {0.299} {0.020} {5.018} {4.972} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.046} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.046} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.316} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.859} {0.000} {1.597} {5.482} {1.129} {1.175} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[0]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.422}
    {-} {Setup} {0.042}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.330}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.375}
    {=} {Slack Time} {-0.046}
  END_SLK_CLC
  SLK -0.046
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.046} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.046} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.224} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {0.987} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.890} {0.000} {0.373} {} {1.922} {1.877} {} {3} {(375.60, 613.50) (399.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.373} {0.123} {1.925} {1.879} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.359} {0.000} {0.367} {} {2.284} {2.238} {} {3} {(428.40, 544.50) (426.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.367} {0.117} {2.287} {2.242} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.546} {0.000} {0.618} {} {2.833} {2.788} {} {4} {(452.40, 607.50) (454.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.010} {0.000} {0.618} {0.189} {2.843} {2.797} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.155} {0.000} {0.175} {} {2.998} {2.953} {} {1} {(517.20, 691.50) (519.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.175} {0.028} {2.998} {2.953} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.452} {0.000} {0.513} {} {3.451} {3.405} {} {3} {(522.00, 688.50) (524.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.009} {0.000} {0.513} {0.152} {3.460} {3.415} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.352} {0.000} {0.093} {} {3.812} {3.766} {} {1} {(536.40, 1027.50) (541.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.093} {0.034} {3.813} {3.767} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.307} {0.000} {0.457} {} {4.120} {4.074} {} {4} {(546.00, 994.50) (548.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.006} {0.000} {0.457} {0.159} {4.127} {4.081} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.872} {0.000} {0.975} {} {4.998} {4.953} {} {8} {(632.40, 1048.50) (634.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.005} {0.000} {0.975} {0.313} {5.003} {4.958} {} {} {} 
    INST {I0/LD/T_SR_1/U22} {D} {v} {Y} {^} {} {AOI22X1} {0.265} {0.000} {0.298} {} {5.268} {5.223} {} {1} {(589.20, 1030.50) (586.80, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n59} {} {0.001} {0.000} {0.298} {0.031} {5.269} {5.224} {} {} {} 
    INST {I0/LD/T_SR_1/U21} {C} {^} {Y} {v} {} {OAI21X1} {0.106} {0.000} {0.208} {} {5.375} {5.329} {} {1} {(553.20, 1024.50) (553.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n48} {} {0.001} {0.000} {0.208} {0.027} {5.375} {5.330} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.046} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.046} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.315} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.152} {0.000} {1.200} {5.482} {0.422} {0.467} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.132}
    {-} {Setup} {1.107}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.974}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.019}
    {=} {Slack Time} {-0.045}
  END_SLK_CLC
  SLK -0.045
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.045} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.045} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.225} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {1.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.929} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.937} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {2.091} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {2.091} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.662} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.669} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.375} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.031} {0.000} {0.692} {0.512} {3.451} {3.406} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.324} {} {3.718} {3.674} {} {1} {(1028.40, 490.50) (1030.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.324} {0.041} {3.720} {3.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.171} {0.000} {0.245} {} {3.891} {3.847} {} {1} {(994.80, 487.50) (987.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.245} {0.033} {3.892} {3.847} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.322} {0.000} {0.168} {} {4.214} {4.169} {} {1} {(987.60, 451.50) (992.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.168} {0.055} {4.215} {4.171} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.582} {0.000} {0.797} {} {4.797} {4.752} {} {8} {(1107.60, 454.50) (1112.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.009} {0.000} {0.797} {0.328} {4.806} {4.762} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126} {A} {v} {Y} {^} {} {OAI21X1} {0.212} {0.000} {0.301} {} {5.019} {4.974} {} {1} {(927.60, 451.50) (934.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145} {} {0.000} {0.000} {0.301} {0.021} {5.019} {4.974} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.045} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.045} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.314} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.862} {0.000} {1.597} {5.482} {1.132} {1.176} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[4]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.434}
    {-} {Setup} {0.042}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.342}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.382}
    {=} {Slack Time} {-0.040}
  END_SLK_CLC
  SLK -0.040
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.040} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.040} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.229} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {0.992} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.890} {0.000} {0.373} {} {1.922} {1.882} {} {3} {(375.60, 613.50) (399.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.373} {0.123} {1.925} {1.884} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.359} {0.000} {0.367} {} {2.284} {2.244} {} {3} {(428.40, 544.50) (426.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.367} {0.117} {2.287} {2.247} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.546} {0.000} {0.618} {} {2.833} {2.793} {} {4} {(452.40, 607.50) (454.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.010} {0.000} {0.618} {0.189} {2.843} {2.803} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.155} {0.000} {0.175} {} {2.998} {2.958} {} {1} {(517.20, 691.50) (519.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.175} {0.028} {2.998} {2.958} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.452} {0.000} {0.513} {} {3.451} {3.410} {} {3} {(522.00, 688.50) (524.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.009} {0.000} {0.513} {0.152} {3.460} {3.420} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.352} {0.000} {0.093} {} {3.812} {3.772} {} {1} {(536.40, 1027.50) (541.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.093} {0.034} {3.813} {3.772} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.307} {0.000} {0.457} {} {4.120} {4.080} {} {4} {(546.00, 994.50) (548.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.006} {0.000} {0.457} {0.159} {4.127} {4.086} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.872} {0.000} {0.975} {} {4.998} {4.958} {} {8} {(632.40, 1048.50) (634.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.005} {0.000} {0.975} {0.313} {5.003} {4.963} {} {} {} 
    INST {I0/LD/T_SR_1/U30} {D} {v} {Y} {^} {} {AOI22X1} {0.268} {0.000} {0.301} {} {5.272} {5.231} {} {1} {(709.20, 1030.50) (706.80, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n53} {} {0.001} {0.000} {0.301} {0.032} {5.273} {5.233} {} {} {} 
    INST {I0/LD/T_SR_1/U29} {C} {^} {Y} {v} {} {OAI21X1} {0.108} {0.000} {0.210} {} {5.381} {5.341} {} {1} {(726.00, 1057.50) (726.00, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n44} {} {0.001} {0.000} {0.210} {0.028} {5.382} {5.342} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.040} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.040} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.310} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.164} {0.000} {1.200} {5.482} {0.434} {0.475} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.136}
    {-} {Setup} {1.107}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.979}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.018}
    {=} {Slack Time} {-0.039}
  END_SLK_CLC
  SLK -0.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.039} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.039} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.231} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {1.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.935} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.942} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {2.096} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {2.097} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.668} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.674} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.380} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.031} {0.000} {0.692} {0.512} {3.451} {3.412} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.324} {} {3.718} {3.679} {} {1} {(1028.40, 490.50) (1030.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.324} {0.041} {3.720} {3.681} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.171} {0.000} {0.245} {} {3.891} {3.852} {} {1} {(994.80, 487.50) (987.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.245} {0.033} {3.892} {3.853} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.322} {0.000} {0.168} {} {4.214} {4.175} {} {1} {(987.60, 451.50) (992.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.168} {0.055} {4.215} {4.176} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.582} {0.000} {0.797} {} {4.797} {4.758} {} {8} {(1107.60, 454.50) (1112.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.008} {0.000} {0.797} {0.328} {4.805} {4.765} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {A} {v} {Y} {^} {} {OAI21X1} {0.212} {0.000} {0.301} {} {5.017} {4.978} {} {1} {(990.00, 430.50) (982.80, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137} {} {0.001} {0.000} {0.301} {0.021} {5.018} {4.979} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.039} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.039} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.309} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.866} {0.000} {1.597} {5.482} {1.136} {1.175} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.138}
    {-} {Setup} {1.107}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.981}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.020}
    {=} {Slack Time} {-0.039}
  END_SLK_CLC
  SLK -0.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.039} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.039} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.231} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {1.019} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.935} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.943} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {2.097} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {2.097} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.668} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.381} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.031} {0.000} {0.692} {0.512} {3.451} {3.412} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.324} {} {3.718} {3.680} {} {1} {(1028.40, 490.50) (1030.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.324} {0.041} {3.720} {3.681} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.171} {0.000} {0.245} {} {3.891} {3.853} {} {1} {(994.80, 487.50) (987.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.245} {0.033} {3.892} {3.853} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.322} {0.000} {0.168} {} {4.214} {4.175} {} {1} {(987.60, 451.50) (992.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.168} {0.055} {4.215} {4.177} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.582} {0.000} {0.797} {} {4.797} {4.758} {} {8} {(1107.60, 454.50) (1112.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.007} {0.000} {0.797} {0.328} {4.804} {4.766} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2} {A} {v} {Y} {^} {} {OAI21X1} {0.215} {0.000} {0.303} {} {5.020} {4.981} {} {1} {(1045.20, 451.50) (1052.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89} {} {0.000} {0.000} {0.303} {0.022} {5.020} {4.981} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.039} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.039} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.308} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.868} {0.000} {1.597} {5.482} {1.138} {1.177} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.141}
    {-} {Setup} {1.107}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.984}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.019}
    {=} {Slack Time} {-0.035}
  END_SLK_CLC
  SLK -0.035
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.035} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.035} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.235} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {1.022} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.916} {0.000} {0.502} {} {1.974} {1.939} {} {4} {(673.20, 628.50) (697.20, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.008} {0.000} {0.502} {0.178} {1.982} {1.946} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U281} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.197} {} {2.135} {2.100} {} {2} {(910.80, 691.50) (913.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n262} {} {0.001} {0.000} {0.197} {0.065} {2.136} {2.101} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {NOR2X1} {0.571} {0.000} {0.820} {} {2.707} {2.672} {} {8} {(918.00, 733.50) (915.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.006} {0.000} {0.820} {0.315} {2.713} {2.678} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC7_n29} {A} {^} {Y} {^} {} {BUFX2} {0.706} {0.000} {0.691} {} {3.419} {3.384} {} {11} {(944.40, 814.50) (939.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN7_n29} {} {0.031} {0.000} {0.692} {0.512} {3.451} {3.416} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U227} {B} {^} {Y} {v} {} {AOI22X1} {0.268} {0.000} {0.324} {} {3.718} {3.683} {} {1} {(1028.40, 490.50) (1030.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n216} {} {0.001} {0.000} {0.324} {0.041} {3.720} {3.685} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229} {A} {v} {Y} {^} {} {AOI21X1} {0.171} {0.000} {0.245} {} {3.891} {3.856} {} {1} {(994.80, 487.50) (987.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n217} {} {0.001} {0.000} {0.245} {0.033} {3.892} {3.857} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {^} {Y} {^} {} {OR2X1} {0.322} {0.000} {0.168} {} {4.214} {4.179} {} {1} {(987.60, 451.50) (992.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.002} {0.000} {0.168} {0.055} {4.215} {4.180} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.582} {0.000} {0.797} {} {4.797} {4.762} {} {8} {(1107.60, 454.50) (1112.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.007} {0.000} {0.796} {0.328} {4.804} {4.769} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37} {A} {v} {Y} {^} {} {OAI21X1} {0.215} {0.000} {0.303} {} {5.019} {4.984} {} {1} {(1083.60, 430.50) (1090.80, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105} {} {0.001} {0.000} {0.303} {0.022} {5.019} {4.984} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.035} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.035} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.305} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.871} {0.000} {1.597} {5.482} {1.141} {1.176} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[5]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.435}
    {-} {Setup} {0.042}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.342}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.373}
    {=} {Slack Time} {-0.030}
  END_SLK_CLC
  SLK -0.030
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.030} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.030} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.239} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {1.002} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.890} {0.000} {0.373} {} {1.922} {1.892} {} {3} {(375.60, 613.50) (399.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.373} {0.123} {1.925} {1.894} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.359} {0.000} {0.367} {} {2.284} {2.253} {} {3} {(428.40, 544.50) (426.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.367} {0.117} {2.287} {2.257} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.546} {0.000} {0.618} {} {2.833} {2.803} {} {4} {(452.40, 607.50) (454.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.010} {0.000} {0.618} {0.189} {2.843} {2.812} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.155} {0.000} {0.175} {} {2.998} {2.968} {} {1} {(517.20, 691.50) (519.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.175} {0.028} {2.998} {2.968} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.452} {0.000} {0.513} {} {3.451} {3.420} {} {3} {(522.00, 688.50) (524.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.009} {0.000} {0.513} {0.152} {3.460} {3.430} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.352} {0.000} {0.093} {} {3.812} {3.782} {} {1} {(536.40, 1027.50) (541.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.093} {0.034} {3.813} {3.782} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.307} {0.000} {0.457} {} {4.120} {4.090} {} {4} {(546.00, 994.50) (548.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.006} {0.000} {0.457} {0.159} {4.127} {4.096} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.872} {0.000} {0.975} {} {4.998} {4.968} {} {8} {(632.40, 1048.50) (634.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.005} {0.000} {0.975} {0.313} {5.003} {4.973} {} {} {} 
    INST {I0/LD/T_SR_1/U28} {D} {v} {Y} {^} {} {AOI22X1} {0.260} {0.000} {0.294} {} {5.263} {5.233} {} {1} {(690.00, 991.50) (692.40, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n54} {} {0.001} {0.000} {0.294} {0.029} {5.264} {5.234} {} {} {} 
    INST {I0/LD/T_SR_1/U27} {C} {^} {Y} {v} {} {OAI21X1} {0.108} {0.000} {0.210} {} {5.372} {5.341} {} {1} {(726.00, 997.50) (726.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n45} {} {0.001} {0.000} {0.210} {0.028} {5.373} {5.342} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.030} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.030} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.300} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.165} {0.000} {1.200} {5.482} {0.435} {0.465} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[6]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.432}
    {-} {Setup} {0.042}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.340}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.368}
    {=} {Slack Time} {-0.028}
  END_SLK_CLC
  SLK -0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.028} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.028} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.242} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {1.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.890} {0.000} {0.373} {} {1.922} {1.894} {} {3} {(375.60, 613.50) (399.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.373} {0.123} {1.925} {1.896} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.359} {0.000} {0.367} {} {2.284} {2.256} {} {3} {(428.40, 544.50) (426.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.367} {0.117} {2.287} {2.259} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.546} {0.000} {0.618} {} {2.833} {2.805} {} {4} {(452.40, 607.50) (454.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.010} {0.000} {0.618} {0.189} {2.843} {2.815} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.155} {0.000} {0.175} {} {2.998} {2.970} {} {1} {(517.20, 691.50) (519.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.175} {0.028} {2.998} {2.970} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.452} {0.000} {0.513} {} {3.451} {3.423} {} {3} {(522.00, 688.50) (524.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.009} {0.000} {0.513} {0.152} {3.460} {3.432} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.352} {0.000} {0.093} {} {3.812} {3.784} {} {1} {(536.40, 1027.50) (541.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.093} {0.034} {3.813} {3.785} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.307} {0.000} {0.457} {} {4.120} {4.092} {} {4} {(546.00, 994.50) (548.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.006} {0.000} {0.457} {0.159} {4.127} {4.098} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.872} {0.000} {0.975} {} {4.998} {4.970} {} {8} {(632.40, 1048.50) (634.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.003} {0.000} {0.975} {0.313} {5.002} {4.974} {} {} {} 
    INST {I0/LD/T_SR_1/U26} {D} {v} {Y} {^} {} {AOI22X1} {0.259} {0.000} {0.293} {} {5.261} {5.233} {} {1} {(646.80, 991.50) (649.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n55} {} {0.001} {0.000} {0.293} {0.028} {5.261} {5.233} {} {} {} 
    INST {I0/LD/T_SR_1/U25} {C} {^} {Y} {v} {} {OAI21X1} {0.106} {0.000} {0.208} {} {5.367} {5.339} {} {1} {(654.00, 964.50) (654.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n46} {} {0.001} {0.000} {0.208} {0.027} {5.368} {5.340} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.028} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.028} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.298} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.162} {0.000} {1.200} {5.482} {0.432} {0.460} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[1]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.347}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.375}
    {=} {Slack Time} {-0.028}
  END_SLK_CLC
  SLK -0.028
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.028} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.028} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.242} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {1.004} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.890} {0.000} {0.373} {} {1.922} {1.894} {} {3} {(375.60, 613.50) (399.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.373} {0.123} {1.925} {1.897} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.359} {0.000} {0.367} {} {2.284} {2.256} {} {3} {(428.40, 544.50) (426.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.367} {0.117} {2.287} {2.259} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.546} {0.000} {0.618} {} {2.833} {2.805} {} {4} {(452.40, 607.50) (454.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.010} {0.000} {0.618} {0.189} {2.843} {2.815} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.155} {0.000} {0.175} {} {2.998} {2.970} {} {1} {(517.20, 691.50) (519.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.175} {0.028} {2.998} {2.970} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.452} {0.000} {0.513} {} {3.451} {3.423} {} {3} {(522.00, 688.50) (524.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.009} {0.000} {0.513} {0.152} {3.460} {3.432} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.352} {0.000} {0.093} {} {3.812} {3.784} {} {1} {(536.40, 1027.50) (541.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.093} {0.034} {3.813} {3.785} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.307} {0.000} {0.457} {} {4.120} {4.092} {} {4} {(546.00, 994.50) (548.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.006} {0.000} {0.457} {0.159} {4.127} {4.098} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.872} {0.000} {0.975} {} {4.998} {4.970} {} {8} {(632.40, 1048.50) (634.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.005} {0.000} {0.975} {0.313} {5.003} {4.975} {} {} {} 
    INST {I0/LD/T_SR_1/U36} {D} {v} {Y} {^} {} {AOI22X1} {0.260} {0.000} {0.294} {} {5.264} {5.236} {} {1} {(613.20, 1051.50) (615.60, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n50} {} {0.001} {0.000} {0.294} {0.029} {5.265} {5.237} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {C} {^} {Y} {v} {} {OAI21X1} {0.110} {0.000} {0.166} {} {5.374} {5.346} {} {1} {(574.80, 1057.50) (574.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n41} {} {0.001} {0.000} {0.166} {0.029} {5.375} {5.347} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.028} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.028} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.298} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.160} {0.000} {1.200} {5.482} {0.429} {0.457} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[2]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.431}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.341}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.367}
    {=} {Slack Time} {-0.025}
  END_SLK_CLC
  SLK -0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.025} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.025} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.244} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {1.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.890} {0.000} {0.373} {} {1.922} {1.897} {} {3} {(375.60, 613.50) (399.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.373} {0.123} {1.925} {1.899} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.359} {0.000} {0.367} {} {2.284} {2.259} {} {3} {(428.40, 544.50) (426.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.367} {0.117} {2.287} {2.262} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.546} {0.000} {0.618} {} {2.833} {2.808} {} {4} {(452.40, 607.50) (454.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.010} {0.000} {0.618} {0.189} {2.843} {2.818} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.155} {0.000} {0.175} {} {2.998} {2.973} {} {1} {(517.20, 691.50) (519.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.175} {0.028} {2.998} {2.973} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.452} {0.000} {0.513} {} {3.451} {3.425} {} {3} {(522.00, 688.50) (524.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.009} {0.000} {0.513} {0.152} {3.460} {3.435} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.352} {0.000} {0.093} {} {3.812} {3.787} {} {1} {(536.40, 1027.50) (541.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.093} {0.034} {3.813} {3.787} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.307} {0.000} {0.457} {} {4.120} {4.095} {} {4} {(546.00, 994.50) (548.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.006} {0.000} {0.457} {0.159} {4.127} {4.101} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.872} {0.000} {0.975} {} {4.998} {4.973} {} {8} {(632.40, 1048.50) (634.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.005} {0.000} {0.975} {0.313} {5.003} {4.978} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {D} {v} {Y} {^} {} {AOI22X1} {0.268} {0.000} {0.301} {} {5.271} {5.245} {} {1} {(666.00, 1051.50) (663.60, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n51} {} {0.001} {0.000} {0.301} {0.032} {5.272} {5.246} {} {} {} 
    INST {I0/LD/T_SR_1/U33} {C} {^} {Y} {v} {} {OAI21X1} {0.095} {0.000} {0.200} {} {5.366} {5.341} {} {1} {(642.00, 1084.50) (642.00, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n42} {} {0.000} {0.000} {0.200} {0.021} {5.367} {5.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.025} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.025} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.295} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.161} {0.000} {1.200} {5.482} {0.431} {0.456} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[3]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.432}
    {-} {Setup} {0.039}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.343}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.357}
    {=} {Slack Time} {-0.014}
  END_SLK_CLC
  SLK -0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.014} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.014} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.256} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {1.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.890} {0.000} {0.373} {} {1.922} {1.908} {} {3} {(375.60, 613.50) (399.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.003} {0.000} {0.373} {0.123} {1.925} {1.911} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.359} {0.000} {0.367} {} {2.284} {2.270} {} {3} {(428.40, 544.50) (426.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.003} {0.000} {0.367} {0.117} {2.287} {2.273} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.546} {0.000} {0.618} {} {2.833} {2.820} {} {4} {(452.40, 607.50) (454.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.010} {0.000} {0.618} {0.189} {2.843} {2.829} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.155} {0.000} {0.175} {} {2.998} {2.984} {} {1} {(517.20, 691.50) (519.60, 694.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.000} {0.000} {0.175} {0.028} {2.998} {2.984} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.452} {0.000} {0.513} {} {3.451} {3.437} {} {3} {(522.00, 688.50) (524.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.009} {0.000} {0.513} {0.152} {3.460} {3.446} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.352} {0.000} {0.093} {} {3.812} {3.798} {} {1} {(536.40, 1027.50) (541.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.093} {0.034} {3.813} {3.799} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.307} {0.000} {0.457} {} {4.120} {4.106} {} {4} {(546.00, 994.50) (548.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.006} {0.000} {0.457} {0.159} {4.127} {4.113} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.872} {0.000} {0.975} {} {4.998} {4.985} {} {8} {(632.40, 1048.50) (634.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.005} {0.000} {0.975} {0.313} {5.003} {4.989} {} {} {} 
    INST {I0/LD/T_SR_1/U32} {D} {v} {Y} {^} {} {AOI22X1} {0.261} {0.000} {0.295} {} {5.264} {5.250} {} {1} {(694.80, 1051.50) (692.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n52} {} {0.001} {0.000} {0.295} {0.029} {5.265} {5.251} {} {} {} 
    INST {I0/LD/T_SR_1/U31} {C} {^} {Y} {v} {} {OAI21X1} {0.092} {0.000} {0.198} {} {5.357} {5.343} {} {1} {(709.20, 1084.50) (709.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n43} {} {0.000} {0.000} {0.198} {0.019} {5.357} {5.343} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.014} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.014} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.284} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.163} {0.000} {1.200} {5.482} {0.432} {0.446} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.042}
    {-} {Setup} {0.266}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.726}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.659}
    {=} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.068} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.068} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.337} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {1.099} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.700} {0.000} {0.176} {} {1.731} {1.799} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.176} {0.057} {1.733} {1.800} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {^} {Y} {^} {} {BUFX2} {0.418} {0.000} {0.389} {} {2.151} {2.218} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.010} {0.000} {0.389} {0.287} {2.160} {2.228} {} {} {} 
    INST {I0/LD/CTRL/U89} {A} {^} {Y} {v} {} {NOR2X1} {0.258} {0.000} {0.217} {} {2.418} {2.486} {} {1} {(464.40, 928.50) (466.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.217} {0.036} {2.420} {2.487} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.229} {0.000} {0.278} {} {2.648} {2.716} {} {2} {(452.40, 961.50) (454.80, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.278} {0.066} {2.650} {2.717} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.094} {0.000} {0.169} {} {2.743} {2.811} {} {1} {(423.60, 970.50) (426.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.169} {0.040} {2.744} {2.812} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC19_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.161} {0.000} {0.161} {} {2.905} {2.972} {} {3} {(426.00, 931.50) (423.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.161} {0.107} {2.907} {2.975} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.225} {0.000} {0.273} {} {3.132} {3.200} {} {2} {(514.80, 937.50) (512.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.273} {0.118} {3.135} {3.203} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.123} {0.000} {0.122} {} {3.259} {3.326} {} {1} {(514.80, 631.50) (512.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.001} {0.000} {0.122} {0.042} {3.260} {3.327} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.287} {0.000} {0.442} {} {3.546} {3.614} {} {2} {(502.80, 547.50) (500.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.442} {0.094} {3.548} {3.615} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.358} {0.000} {0.324} {} {3.906} {3.973} {} {2} {(498.00, 571.50) (500.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.001} {0.000} {0.324} {0.092} {3.906} {3.974} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.338} {0.000} {0.347} {} {4.244} {4.312} {} {2} {(464.40, 547.50) (462.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.347} {0.097} {4.244} {4.312} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.278} {0.000} {0.262} {} {4.522} {4.590} {} {2} {(450.00, 544.50) (447.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.262} {0.076} {4.522} {4.590} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_5_0} {A} {^} {Y} {v} {} {INVX2} {0.102} {0.000} {0.115} {} {4.624} {4.691} {} {1} {(440.40, 550.50) (438.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.001} {0.000} {0.115} {0.041} {4.625} {4.692} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_2_0} {D} {v} {Y} {^} {} {AOI22X1} {0.180} {0.000} {0.252} {} {4.805} {4.873} {} {1} {(426.00, 511.50) (423.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.252} {0.072} {4.806} {4.874} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX4} {0.186} {0.000} {0.196} {} {4.993} {5.060} {} {5} {(402.00, 511.50) (399.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.006} {0.000} {0.196} {0.238} {4.999} {5.067} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {v} {Y} {^} {} {XOR2X1} {0.298} {0.000} {0.328} {} {5.297} {5.364} {} {2} {(481.20, 451.50) (488.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.002} {0.000} {0.328} {0.106} {5.298} {5.366} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {^} {Y} {^} {} {XOR2X1} {0.358} {0.000} {0.359} {} {5.656} {5.724} {} {2} {(488.40, 490.50) (481.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.003} {0.000} {0.360} {0.119} {5.659} {5.726} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.068} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.068} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.202} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.772} {0.000} {1.592} {5.482} {1.042} {0.975} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.495}
    {-} {Setup} {0.352}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.092}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.990}
    {=} {Slack Time} {0.102}
  END_SLK_CLC
  SLK 0.102
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.102} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.102} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.372} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {1.134} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.743} {0.000} {0.182} {} {1.775} {1.877} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.182} {0.057} {1.776} {1.878} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {v} {Y} {v} {} {BUFX2} {0.449} {0.000} {0.387} {} {2.225} {2.327} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.010} {0.000} {0.387} {0.287} {2.235} {2.337} {} {} {} 
    INST {I0/LD/CTRL/U89} {A} {v} {Y} {^} {} {NOR2X1} {0.132} {0.000} {0.184} {} {2.367} {2.469} {} {1} {(464.40, 928.50) (466.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.184} {0.035} {2.369} {2.470} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {^} {Y} {v} {} {NAND3X1} {0.138} {0.000} {0.190} {} {2.506} {2.608} {} {2} {(452.40, 961.50) (454.80, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.190} {0.066} {2.507} {2.609} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {v} {Y} {^} {} {NAND2X1} {0.176} {0.000} {0.163} {} {2.683} {2.785} {} {1} {(423.60, 970.50) (426.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.163} {0.040} {2.684} {2.786} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC19_FE_OFN2_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.162} {0.000} {0.162} {} {2.846} {2.947} {} {3} {(426.00, 931.50) (423.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.162} {0.107} {2.848} {2.950} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC20_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX1} {0.098} {0.000} {0.095} {} {2.945} {3.047} {} {1} {(514.80, 988.50) (517.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN19_FE_OFN2_load_data_1_int} {} {0.000} {0.000} {0.095} {0.020} {2.945} {3.047} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC33_FE_OFN2_load_data_1_int} {A} {^} {Y} {^} {} {BUFX2} {0.447} {0.000} {0.479} {} {3.393} {3.495} {} {9} {(534.00, 994.50) (538.80, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN33_FE_OFN2_load_data_1_int} {} {0.003} {0.000} {0.479} {0.350} {3.396} {3.498} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {A} {^} {Y} {v} {} {NOR2X1} {0.549} {0.000} {0.549} {} {3.945} {4.047} {} {4} {(550.80, 988.50) (548.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.007} {0.000} {0.549} {0.160} {3.952} {4.054} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {v} {Y} {^} {} {NOR2X1} {0.608} {0.000} {0.811} {} {4.560} {4.662} {} {8} {(632.40, 1048.50) (634.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.004} {0.000} {0.811} {0.313} {4.564} {4.666} {} {} {} 
    INST {I0/LD/T_SR_1/U24} {C} {^} {Y} {v} {} {AOI21X1} {0.266} {0.000} {0.250} {} {4.830} {4.932} {} {1} {(615.60, 1033.50) (615.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n56} {} {0.001} {0.000} {0.250} {0.027} {4.831} {4.933} {} {} {} 
    INST {I0/LD/T_SR_1/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.159} {0.000} {0.240} {} {4.990} {5.091} {} {1} {(615.60, 997.50) (615.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n47} {} {0.001} {0.000} {0.240} {0.025} {4.990} {5.092} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.102} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.102} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.168} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.225} {0.000} {1.303} {5.482} {0.495} {0.393} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_minus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_minus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.338}
    {-} {Setup} {0.304}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.983}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.635}
    {=} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.348} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.348} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.618} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {1.380} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.700} {0.000} {0.176} {} {1.731} {2.079} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.176} {0.057} {1.733} {2.081} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {^} {Y} {^} {} {BUFX2} {0.418} {0.000} {0.389} {} {2.151} {2.499} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.010} {0.000} {0.389} {0.287} {2.160} {2.509} {} {} {} 
    INST {I0/LD/CTRL/U89} {A} {^} {Y} {v} {} {NOR2X1} {0.258} {0.000} {0.217} {} {2.418} {2.766} {} {1} {(464.40, 928.50) (466.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.217} {0.036} {2.420} {2.768} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.229} {0.000} {0.278} {} {2.648} {2.997} {} {2} {(452.40, 961.50) (454.80, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.278} {0.066} {2.649} {2.998} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.094} {0.000} {0.169} {} {2.743} {3.091} {} {1} {(423.60, 970.50) (426.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.169} {0.040} {2.744} {3.092} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC19_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.161} {0.000} {0.161} {} {2.905} {3.253} {} {3} {(426.00, 931.50) (423.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.161} {0.107} {2.907} {3.255} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.225} {0.000} {0.273} {} {3.132} {3.480} {} {2} {(514.80, 937.50) (512.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.001} {0.000} {0.273} {0.118} {3.134} {3.482} {} {} {} 
    INST {I0/LD/CTRL/U52} {A} {v} {Y} {^} {} {INVX2} {0.110} {0.000} {0.110} {} {3.243} {3.591} {} {1} {(514.80, 910.50) (517.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n30} {} {0.000} {0.000} {0.110} {0.029} {3.244} {3.592} {} {} {} 
    INST {I0/LD/CTRL/U77} {B} {^} {Y} {v} {} {NAND3X1} {0.116} {0.000} {0.215} {} {3.360} {3.708} {} {1} {(510.00, 907.50) (505.20, 904.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n76} {} {0.002} {0.000} {0.215} {0.056} {3.361} {3.710} {} {} {} 
    INST {I0/LD/CTRL/U69} {A} {v} {Y} {v} {} {OR2X1} {0.319} {0.000} {0.252} {} {3.680} {4.029} {} {2} {(442.80, 988.50) (435.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/bus_mode_int[0]} {} {0.003} {0.000} {0.252} {0.082} {3.683} {4.031} {} {} {} 
    INST {I0/LD/OCTRL/U6} {A} {v} {Y} {^} {} {INVX2} {0.182} {0.000} {0.175} {} {3.866} {4.214} {} {3} {(414.00, 1030.50) (416.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n4} {} {0.001} {0.000} {0.175} {0.105} {3.866} {4.215} {} {} {} 
    INST {I0/LD/OCTRL/U13} {B} {^} {Y} {v} {} {NOR2X1} {0.391} {0.000} {0.473} {} {4.257} {4.605} {} {4} {(416.40, 994.50) (414.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n5} {} {0.003} {0.000} {0.473} {0.136} {4.260} {4.608} {} {} {} 
    INST {I0/LD/OCTRL/U12} {A} {v} {Y} {v} {} {OR2X1} {0.246} {0.000} {0.143} {} {4.506} {4.854} {} {1} {(409.20, 1093.50) (416.40, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n8} {} {0.001} {0.000} {0.143} {0.039} {4.507} {4.855} {} {} {} 
    INST {I0/LD/OCTRL/U10} {B} {v} {Y} {^} {} {OAI21X1} {0.128} {0.000} {0.136} {} {4.634} {4.982} {} {1} {(414.00, 1054.50) (409.20, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n11} {} {0.001} {0.000} {0.136} {0.022} {4.635} {4.983} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.348} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.348} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.078} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.068} {0.000} {1.093} {5.482} {0.338} {-0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.040}
    {-} {Setup} {0.307}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.682}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.298}
    {=} {Slack Time} {0.384}
  END_SLK_CLC
  SLK 0.384
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.384} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.384} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.654} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {1.415} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.700} {0.000} {0.176} {} {1.731} {2.115} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.176} {0.057} {1.733} {2.117} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {^} {Y} {^} {} {BUFX2} {0.418} {0.000} {0.389} {} {2.151} {2.535} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.010} {0.000} {0.389} {0.287} {2.160} {2.544} {} {} {} 
    INST {I0/LD/CTRL/U89} {A} {^} {Y} {v} {} {NOR2X1} {0.258} {0.000} {0.217} {} {2.418} {2.802} {} {1} {(464.40, 928.50) (466.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.217} {0.036} {2.420} {2.803} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.229} {0.000} {0.278} {} {2.648} {3.032} {} {2} {(452.40, 961.50) (454.80, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.278} {0.066} {2.649} {3.033} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.094} {0.000} {0.169} {} {2.743} {3.127} {} {1} {(423.60, 970.50) (426.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.169} {0.040} {2.744} {3.128} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC19_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.161} {0.000} {0.161} {} {2.905} {3.289} {} {3} {(426.00, 931.50) (423.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.161} {0.107} {2.907} {3.291} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.225} {0.000} {0.273} {} {3.132} {3.516} {} {2} {(514.80, 937.50) (512.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.273} {0.118} {3.135} {3.519} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.123} {0.000} {0.122} {} {3.259} {3.642} {} {1} {(514.80, 631.50) (512.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.001} {0.000} {0.122} {0.042} {3.260} {3.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.287} {0.000} {0.442} {} {3.546} {3.930} {} {2} {(502.80, 547.50) (500.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.442} {0.094} {3.548} {3.931} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.358} {0.000} {0.324} {} {3.906} {4.289} {} {2} {(498.00, 571.50) (500.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.001} {0.000} {0.324} {0.092} {3.906} {4.290} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.338} {0.000} {0.347} {} {4.244} {4.628} {} {2} {(464.40, 547.50) (462.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.347} {0.097} {4.244} {4.628} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.278} {0.000} {0.262} {} {4.522} {4.906} {} {2} {(450.00, 544.50) (447.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.262} {0.076} {4.522} {4.906} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_5_0} {A} {^} {Y} {v} {} {INVX2} {0.102} {0.000} {0.115} {} {4.624} {5.008} {} {1} {(440.40, 550.50) (438.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.001} {0.000} {0.115} {0.041} {4.625} {5.008} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_2_0} {D} {v} {Y} {^} {} {AOI22X1} {0.180} {0.000} {0.252} {} {4.805} {5.189} {} {1} {(426.00, 511.50) (423.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.252} {0.072} {4.806} {5.190} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX4} {0.186} {0.000} {0.196} {} {4.993} {5.377} {} {5} {(402.00, 511.50) (399.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.006} {0.000} {0.196} {0.238} {4.999} {5.383} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {v} {Y} {^} {} {XOR2X1} {0.298} {0.000} {0.328} {} {5.297} {5.681} {} {2} {(481.20, 451.50) (488.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.002} {0.000} {0.328} {0.106} {5.298} {5.682} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.384} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.384} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.114} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.770} {0.000} {1.589} {5.482} {1.040} {0.656} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_plus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_plus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.339}
    {-} {Setup} {0.313}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.977}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.459}
    {=} {Slack Time} {0.518}
  END_SLK_CLC
  SLK 0.518
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.518} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.518} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.788} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {1.549} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.743} {0.000} {0.182} {} {1.775} {2.293} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.182} {0.057} {1.776} {2.294} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {v} {Y} {v} {} {BUFX2} {0.449} {0.000} {0.387} {} {2.225} {2.743} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.010} {0.000} {0.387} {0.287} {2.235} {2.753} {} {} {} 
    INST {I0/LD/CTRL/U89} {A} {v} {Y} {^} {} {NOR2X1} {0.132} {0.000} {0.184} {} {2.367} {2.885} {} {1} {(464.40, 928.50) (466.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.184} {0.035} {2.369} {2.886} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {^} {Y} {v} {} {NAND3X1} {0.138} {0.000} {0.190} {} {2.506} {3.024} {} {2} {(452.40, 961.50) (454.80, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.190} {0.066} {2.507} {3.025} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {v} {Y} {^} {} {NAND2X1} {0.176} {0.000} {0.163} {} {2.683} {3.201} {} {1} {(423.60, 970.50) (426.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.163} {0.040} {2.684} {3.202} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC19_FE_OFN2_load_data_1_int} {A} {^} {Y} {v} {} {INVX2} {0.162} {0.000} {0.162} {} {2.846} {3.363} {} {3} {(426.00, 931.50) (423.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.162} {0.107} {2.848} {3.366} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {v} {Y} {^} {} {NAND2X1} {0.290} {0.000} {0.358} {} {3.138} {3.655} {} {2} {(514.80, 937.50) (512.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.001} {0.000} {0.358} {0.118} {3.139} {3.657} {} {} {} 
    INST {I0/LD/CTRL/U52} {A} {^} {Y} {v} {} {INVX2} {0.093} {0.000} {0.127} {} {3.233} {3.750} {} {1} {(514.80, 910.50) (517.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n30} {} {0.000} {0.000} {0.127} {0.029} {3.233} {3.751} {} {} {} 
    INST {I0/LD/CTRL/U77} {B} {v} {Y} {^} {} {NAND3X1} {0.205} {0.000} {0.272} {} {3.438} {3.956} {} {1} {(510.00, 907.50) (505.20, 904.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n76} {} {0.002} {0.000} {0.272} {0.056} {3.440} {3.958} {} {} {} 
    INST {I0/LD/CTRL/U69} {A} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.235} {} {3.757} {4.275} {} {2} {(442.80, 988.50) (435.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/bus_mode_int[0]} {} {0.003} {0.000} {0.235} {0.082} {3.760} {4.278} {} {} {} 
    INST {I0/LD/OCTRL/U6} {A} {^} {Y} {v} {} {INVX2} {0.173} {0.000} {0.174} {} {3.933} {4.450} {} {3} {(414.00, 1030.50) (416.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n4} {} {0.001} {0.000} {0.174} {0.105} {3.934} {4.451} {} {} {} 
    INST {I0/LD/OCTRL/U13} {B} {v} {Y} {^} {} {NOR2X1} {0.291} {0.000} {0.373} {} {4.224} {4.742} {} {4} {(416.40, 994.50) (414.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n5} {} {0.002} {0.000} {0.373} {0.136} {4.226} {4.744} {} {} {} 
    INST {I0/LD/OCTRL/U8} {B} {^} {Y} {v} {} {NAND2X1} {0.083} {0.000} {0.234} {} {4.310} {4.827} {} {1} {(363.60, 997.50) (361.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n7} {} {0.000} {0.000} {0.234} {0.024} {4.310} {4.827} {} {} {} 
    INST {I0/LD/OCTRL/U7} {C} {v} {Y} {^} {} {OAI21X1} {0.149} {0.000} {0.215} {} {4.458} {4.976} {} {1} {(373.20, 997.50) (373.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n10} {} {0.001} {0.000} {0.215} {0.022} {4.459} {4.977} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.518} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.518} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.248} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.070} {0.000} {1.096} {5.482} {0.339} {-0.178} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[0]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.340}
    {-} {Setup} {0.311}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.978}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.398}
    {=} {Slack Time} {0.580}
  END_SLK_CLC
  SLK 0.580
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.580} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.580} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.850} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {1.612} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.716} {0.000} {0.147} {} {1.748} {2.328} {} {1} {(380.40, 748.50) (356.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.001} {0.000} {0.147} {0.045} {1.749} {2.329} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC22_curr_state_1} {A} {v} {Y} {^} {} {INVX2} {0.176} {0.000} {0.186} {} {1.925} {2.505} {} {4} {(358.80, 811.50) (361.20, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n71} {} {0.002} {0.000} {0.186} {0.132} {1.927} {2.507} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC24_curr_state_1} {A} {^} {Y} {^} {} {BUFX2} {0.379} {0.000} {0.328} {} {2.306} {2.886} {} {6} {(409.20, 814.50) (414.00, 811.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN22_curr_state_1} {} {0.010} {0.000} {0.329} {0.239} {2.315} {2.895} {} {} {} 
    INST {I0/LD/CTRL/U95} {B} {^} {Y} {v} {} {NAND2X1} {0.301} {0.000} {0.359} {} {2.616} {3.196} {} {4} {(541.20, 877.50) (538.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.359} {0.148} {2.617} {3.197} {} {} {} 
    INST {I0/LD/CTRL/U61} {A} {v} {Y} {^} {} {OAI21X1} {0.348} {0.000} {0.424} {} {2.966} {3.546} {} {3} {(514.80, 871.50) (507.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.002} {0.000} {0.424} {0.140} {2.967} {3.547} {} {} {} 
    INST {I0/LD/CTRL/U60} {C} {^} {Y} {v} {} {AOI21X1} {0.204} {0.000} {0.178} {} {3.172} {3.752} {} {1} {(498.00, 853.50) (498.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n73} {} {0.000} {0.000} {0.178} {0.028} {3.172} {3.752} {} {} {} 
    INST {I0/LD/CTRL/U59} {C} {v} {Y} {^} {} {OAI21X1} {0.305} {0.000} {0.367} {} {3.477} {4.057} {} {3} {(500.40, 817.50) (500.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n41} {} {0.003} {0.000} {0.367} {0.118} {3.480} {4.061} {} {} {} 
    INST {I0/LD/CTRL/U54} {A} {^} {Y} {v} {} {OAI21X1} {0.134} {0.000} {0.192} {} {3.615} {4.195} {} {1} {(459.60, 790.50) (452.40, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n66} {} {0.001} {0.000} {0.192} {0.031} {3.616} {4.196} {} {} {} 
    INST {I0/LD/CTRL/U53} {C} {v} {Y} {^} {} {OAI21X1} {0.389} {0.000} {0.481} {} {4.005} {4.585} {} {4} {(433.20, 817.50) (433.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n24} {} {0.002} {0.000} {0.481} {0.162} {4.007} {4.587} {} {} {} 
    INST {I0/LD/CTRL/U37} {A} {^} {Y} {v} {} {INVX2} {0.242} {0.000} {0.264} {} {4.249} {4.829} {} {4} {(418.80, 790.50) (421.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.004} {0.000} {0.264} {0.133} {4.253} {4.834} {} {} {} 
    INST {I0/LD/CTRL/U41} {A} {v} {Y} {^} {} {OAI21X1} {0.144} {0.000} {0.168} {} {4.398} {4.978} {} {1} {(378.00, 871.50) (370.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n97} {} {0.001} {0.000} {0.168} {0.023} {4.398} {4.978} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.580} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.580} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.310} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.070} {0.000} {1.096} {5.482} {0.340} {-0.241} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[3]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.395}
    {-} {Setup} {0.331}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.014}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.422}
    {=} {Slack Time} {0.592}
  END_SLK_CLC
  SLK 0.592
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.592} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.592} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.862} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {1.624} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.716} {0.000} {0.147} {} {1.748} {2.340} {} {1} {(380.40, 748.50) (356.40, 760.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.001} {0.000} {0.147} {0.045} {1.749} {2.341} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC22_curr_state_1} {A} {v} {Y} {^} {} {INVX2} {0.176} {0.000} {0.186} {} {1.925} {2.517} {} {4} {(358.80, 811.50) (361.20, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n71} {} {0.002} {0.000} {0.186} {0.132} {1.927} {2.519} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC24_curr_state_1} {A} {^} {Y} {^} {} {BUFX2} {0.379} {0.000} {0.328} {} {2.306} {2.897} {} {6} {(409.20, 814.50) (414.00, 811.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN22_curr_state_1} {} {0.010} {0.000} {0.329} {0.239} {2.315} {2.907} {} {} {} 
    INST {I0/LD/CTRL/U95} {B} {^} {Y} {v} {} {NAND2X1} {0.301} {0.000} {0.359} {} {2.616} {3.208} {} {4} {(541.20, 877.50) (538.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.359} {0.148} {2.617} {3.209} {} {} {} 
    INST {I0/LD/CTRL/U61} {A} {v} {Y} {^} {} {OAI21X1} {0.348} {0.000} {0.424} {} {2.966} {3.558} {} {3} {(514.80, 871.50) (507.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.002} {0.000} {0.424} {0.140} {2.967} {3.559} {} {} {} 
    INST {I0/LD/CTRL/U60} {C} {^} {Y} {v} {} {AOI21X1} {0.204} {0.000} {0.178} {} {3.172} {3.763} {} {1} {(498.00, 853.50) (498.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n73} {} {0.000} {0.000} {0.178} {0.028} {3.172} {3.764} {} {} {} 
    INST {I0/LD/CTRL/U59} {C} {v} {Y} {^} {} {OAI21X1} {0.305} {0.000} {0.367} {} {3.477} {4.069} {} {3} {(500.40, 817.50) (500.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n41} {} {0.003} {0.000} {0.367} {0.118} {3.480} {4.072} {} {} {} 
    INST {I0/LD/CTRL/U54} {A} {^} {Y} {v} {} {OAI21X1} {0.134} {0.000} {0.192} {} {3.614} {4.206} {} {1} {(459.60, 790.50) (452.40, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n66} {} {0.001} {0.000} {0.192} {0.031} {3.616} {4.207} {} {} {} 
    INST {I0/LD/CTRL/U53} {C} {v} {Y} {^} {} {OAI21X1} {0.389} {0.000} {0.481} {} {4.005} {4.597} {} {4} {(433.20, 817.50) (433.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n24} {} {0.002} {0.000} {0.481} {0.162} {4.007} {4.599} {} {} {} 
    INST {I0/LD/CTRL/U17} {B} {^} {Y} {v} {} {AOI21X1} {0.240} {0.000} {0.274} {} {4.248} {4.840} {} {1} {(476.40, 811.50) (481.20, 814.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n23} {} {0.002} {0.000} {0.274} {0.059} {4.249} {4.841} {} {} {} 
    INST {I0/LD/CTRL/U16} {C} {v} {Y} {^} {} {NAND3X1} {0.171} {0.000} {0.173} {} {4.421} {5.013} {} {1} {(478.80, 1000.50) (481.20, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n94} {} {0.001} {0.000} {0.173} {0.025} {4.422} {5.014} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.592} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.592} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.322} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.125} {0.000} {1.178} {5.482} {0.395} {-0.197} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.035}
    {-} {Setup} {0.425}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.560}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.967}
    {=} {Slack Time} {0.593}
  END_SLK_CLC
  SLK 0.593
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.593} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.593} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.863} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {1.625} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.700} {0.000} {0.176} {} {1.731} {2.324} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.176} {0.057} {1.733} {2.326} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {^} {Y} {^} {} {BUFX2} {0.418} {0.000} {0.389} {} {2.151} {2.744} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.010} {0.000} {0.389} {0.287} {2.161} {2.753} {} {} {} 
    INST {I0/LD/CTRL/U89} {A} {^} {Y} {v} {} {NOR2X1} {0.258} {0.000} {0.217} {} {2.418} {3.011} {} {1} {(464.40, 928.50) (466.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.217} {0.036} {2.420} {3.013} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.229} {0.000} {0.278} {} {2.648} {3.241} {} {2} {(452.40, 961.50) (454.80, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.278} {0.066} {2.650} {3.242} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.094} {0.000} {0.169} {} {2.743} {3.336} {} {1} {(423.60, 970.50) (426.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.169} {0.040} {2.744} {3.337} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC19_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.161} {0.000} {0.161} {} {2.905} {3.498} {} {3} {(426.00, 931.50) (423.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.161} {0.107} {2.907} {3.500} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.225} {0.000} {0.273} {} {3.132} {3.725} {} {2} {(514.80, 937.50) (512.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.273} {0.118} {3.135} {3.728} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.123} {0.000} {0.122} {} {3.259} {3.852} {} {1} {(514.80, 631.50) (512.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.001} {0.000} {0.122} {0.042} {3.260} {3.853} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.287} {0.000} {0.442} {} {3.547} {4.139} {} {2} {(502.80, 547.50) (500.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.442} {0.094} {3.548} {4.141} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.358} {0.000} {0.324} {} {3.906} {4.499} {} {2} {(498.00, 571.50) (500.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.001} {0.000} {0.324} {0.092} {3.906} {4.499} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.338} {0.000} {0.347} {} {4.244} {4.837} {} {2} {(464.40, 547.50) (462.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.347} {0.097} {4.244} {4.837} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.278} {0.000} {0.262} {} {4.522} {5.115} {} {2} {(450.00, 544.50) (447.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.262} {0.076} {4.524} {5.117} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_2_0} {B} {^} {Y} {v} {} {AOI22X1} {0.246} {0.000} {0.261} {} {4.769} {5.362} {} {1} {(421.20, 511.50) (423.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.261} {0.073} {4.771} {5.364} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {v} {Y} {^} {} {INVX4} {0.195} {0.000} {0.195} {} {4.966} {5.559} {} {5} {(402.00, 511.50) (399.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.001} {0.000} {0.195} {0.238} {4.967} {5.560} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.593} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.593} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.323} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.765} {0.000} {1.589} {5.482} {1.035} {0.442} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.038}
    {-} {Setup} {0.425}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.563}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.969}
    {=} {Slack Time} {0.594}
  END_SLK_CLC
  SLK 0.594
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.594} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.594} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.864} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {1.625} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.700} {0.000} {0.176} {} {1.731} {2.325} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.176} {0.057} {1.733} {2.327} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {^} {Y} {^} {} {BUFX2} {0.418} {0.000} {0.389} {} {2.151} {2.745} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.010} {0.000} {0.389} {0.287} {2.161} {2.754} {} {} {} 
    INST {I0/LD/CTRL/U89} {A} {^} {Y} {v} {} {NOR2X1} {0.258} {0.000} {0.217} {} {2.418} {3.012} {} {1} {(464.40, 928.50) (466.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.217} {0.036} {2.420} {3.013} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.229} {0.000} {0.278} {} {2.648} {3.242} {} {2} {(452.40, 961.50) (454.80, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.278} {0.066} {2.650} {3.243} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.094} {0.000} {0.169} {} {2.743} {3.337} {} {1} {(423.60, 970.50) (426.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.169} {0.040} {2.744} {3.338} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC19_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.161} {0.000} {0.161} {} {2.905} {3.499} {} {3} {(426.00, 931.50) (423.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.161} {0.107} {2.907} {3.501} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.225} {0.000} {0.273} {} {3.132} {3.726} {} {2} {(514.80, 937.50) (512.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.273} {0.118} {3.135} {3.729} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.123} {0.000} {0.122} {} {3.259} {3.852} {} {1} {(514.80, 631.50) (512.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.001} {0.000} {0.122} {0.042} {3.260} {3.853} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.287} {0.000} {0.442} {} {3.547} {4.140} {} {2} {(502.80, 547.50) (500.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.442} {0.094} {3.548} {4.141} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.358} {0.000} {0.324} {} {3.906} {4.499} {} {2} {(498.00, 571.50) (500.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.001} {0.000} {0.324} {0.092} {3.906} {4.500} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.338} {0.000} {0.347} {} {4.244} {4.838} {} {2} {(464.40, 547.50) (462.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.347} {0.097} {4.244} {4.838} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.278} {0.000} {0.262} {} {4.522} {5.116} {} {2} {(450.00, 544.50) (447.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.262} {0.076} {4.524} {5.117} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_2_0} {B} {^} {Y} {v} {} {AOI22X1} {0.246} {0.000} {0.261} {} {4.769} {5.363} {} {1} {(421.20, 511.50) (423.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.261} {0.073} {4.771} {5.364} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {v} {Y} {^} {} {INVX4} {0.195} {0.000} {0.195} {} {4.966} {5.560} {} {5} {(402.00, 511.50) (399.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.003} {0.000} {0.195} {0.238} {4.969} {5.563} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.594} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.594} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.324} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.768} {0.000} {1.589} {5.482} {1.038} {0.444} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.024}
    {-} {Setup} {0.227}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.747}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.062}
    {=} {Slack Time} {0.684}
  END_SLK_CLC
  SLK 0.684
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.684} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.684} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.954} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {1.716} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.700} {0.000} {0.176} {} {1.731} {2.416} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.176} {0.057} {1.733} {2.417} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {^} {Y} {^} {} {BUFX2} {0.418} {0.000} {0.389} {} {2.151} {2.835} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.010} {0.000} {0.389} {0.287} {2.161} {2.845} {} {} {} 
    INST {I0/LD/CTRL/U89} {A} {^} {Y} {v} {} {NOR2X1} {0.258} {0.000} {0.217} {} {2.418} {3.103} {} {1} {(464.40, 928.50) (466.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.217} {0.036} {2.420} {3.104} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.229} {0.000} {0.278} {} {2.648} {3.333} {} {2} {(452.40, 961.50) (454.80, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.278} {0.066} {2.650} {3.334} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.094} {0.000} {0.169} {} {2.743} {3.428} {} {1} {(423.60, 970.50) (426.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.169} {0.040} {2.744} {3.428} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC19_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.161} {0.000} {0.161} {} {2.905} {3.589} {} {3} {(426.00, 931.50) (423.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.161} {0.107} {2.907} {3.592} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.225} {0.000} {0.273} {} {3.132} {3.817} {} {2} {(514.80, 937.50) (512.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.273} {0.118} {3.135} {3.820} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.123} {0.000} {0.122} {} {3.259} {3.943} {} {1} {(514.80, 631.50) (512.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.001} {0.000} {0.122} {0.042} {3.260} {3.944} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.287} {0.000} {0.442} {} {3.547} {4.231} {} {2} {(502.80, 547.50) (500.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.442} {0.094} {3.548} {4.232} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.358} {0.000} {0.324} {} {3.906} {4.590} {} {2} {(498.00, 571.50) (500.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.001} {0.000} {0.324} {0.092} {3.906} {4.591} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.338} {0.000} {0.347} {} {4.244} {4.929} {} {2} {(464.40, 547.50) (462.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.001} {0.000} {0.347} {0.097} {4.246} {4.930} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {B} {v} {Y} {^} {} {XOR2X1} {0.444} {0.000} {0.488} {} {4.690} {5.374} {} {3} {(469.20, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[2]} {} {0.003} {0.000} {0.488} {0.172} {4.693} {5.377} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U15} {A} {^} {Y} {^} {} {XOR2X1} {0.368} {0.000} {0.388} {} {5.061} {5.745} {} {3} {(517.20, 550.50) (524.40, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[1]} {} {0.002} {0.000} {0.388} {0.131} {5.062} {5.747} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.684} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.684} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.415} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.754} {0.000} {1.591} {5.482} {1.024} {0.340} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.057}
    {-} {Setup} {0.080}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.927}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.231}
    {=} {Slack Time} {0.696}
  END_SLK_CLC
  SLK 0.696
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.696} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.696} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.966} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.781} {0.000} {1.588} {5.482} {1.051} {1.747} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.798} {0.000} {0.323} {} {1.849} {2.545} {} {2} {(565.20, 388.50) (589.20, 400.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.003} {0.000} {0.323} {0.111} {1.852} {2.548} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.204} {0.000} {0.169} {} {2.055} {2.751} {} {1} {(973.20, 373.50) (975.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN9_wenable_fifo} {} {0.000} {0.000} {0.169} {0.020} {2.056} {2.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC9_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.695} {0.000} {0.742} {} {2.750} {3.446} {} {11} {(975.60, 394.50) (970.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.007} {0.000} {0.742} {0.557} {2.757} {3.453} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.492} {0.000} {0.419} {} {3.250} {3.946} {} {2} {(853.20, 370.50) (850.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.001} {0.000} {0.419} {0.109} {3.251} {3.947} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.370} {0.000} {0.357} {} {3.620} {4.316} {} {2} {(752.40, 367.50) (750.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.357} {0.100} {3.622} {4.318} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.241} {0.000} {0.211} {} {3.863} {4.559} {} {1} {(678.00, 364.50) (675.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.000} {0.000} {0.211} {0.055} {3.863} {4.559} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.530} {0.000} {0.686} {} {4.393} {5.089} {} {5} {(668.40, 370.50) (658.80, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.001} {0.000} {0.686} {0.252} {4.394} {5.090} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.378} {0.000} {0.261} {} {4.772} {5.468} {} {2} {(668.40, 391.50) (675.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.261} {0.091} {4.775} {5.471} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.447} {0.000} {0.508} {} {5.222} {5.918} {} {2} {(642.00, 430.50) (634.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.009} {0.000} {0.508} {0.179} {5.231} {5.927} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.696} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.696} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.426} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.788} {0.000} {1.593} {5.482} {1.057} {0.361} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.055}
    {-} {Setup} {0.227}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.778}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.063}
    {=} {Slack Time} {0.715}
  END_SLK_CLC
  SLK 0.715
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.715} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.715} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {0.985} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.589} {5.482} {1.032} {1.746} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.700} {0.000} {0.176} {} {1.731} {2.446} {} {2} {(378.00, 733.50) (402.00, 721.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.002} {0.000} {0.176} {0.057} {1.733} {2.448} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC33_curr_state_2} {A} {^} {Y} {^} {} {BUFX2} {0.418} {0.000} {0.389} {} {2.151} {2.866} {} {8} {(445.20, 787.50) (450.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN27_curr_state_2} {} {0.010} {0.000} {0.389} {0.287} {2.161} {2.875} {} {} {} 
    INST {I0/LD/CTRL/U89} {A} {^} {Y} {v} {} {NOR2X1} {0.258} {0.000} {0.217} {} {2.418} {3.133} {} {1} {(464.40, 928.50) (466.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.217} {0.036} {2.420} {3.134} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.229} {0.000} {0.278} {} {2.648} {3.363} {} {2} {(452.40, 961.50) (454.80, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.278} {0.066} {2.650} {3.364} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.094} {0.000} {0.169} {} {2.743} {3.458} {} {1} {(423.60, 970.50) (426.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN2_load_data_1_int} {} {0.001} {0.000} {0.169} {0.040} {2.744} {3.459} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC19_FE_OFN2_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.161} {0.000} {0.161} {} {2.905} {3.620} {} {3} {(426.00, 931.50) (423.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.161} {0.107} {2.907} {3.622} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.225} {0.000} {0.273} {} {3.132} {3.847} {} {2} {(514.80, 937.50) (512.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.273} {0.118} {3.135} {3.850} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.123} {0.000} {0.122} {} {3.259} {3.973} {} {1} {(514.80, 631.50) (512.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.001} {0.000} {0.122} {0.042} {3.260} {3.974} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.287} {0.000} {0.442} {} {3.547} {4.261} {} {2} {(502.80, 547.50) (500.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.442} {0.094} {3.548} {4.262} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.358} {0.000} {0.324} {} {3.906} {4.620} {} {2} {(498.00, 571.50) (500.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.001} {0.000} {0.324} {0.092} {3.906} {4.621} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.338} {0.000} {0.347} {} {4.244} {4.959} {} {2} {(464.40, 547.50) (462.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.001} {0.000} {0.347} {0.097} {4.246} {4.961} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {B} {v} {Y} {^} {} {XOR2X1} {0.444} {0.000} {0.488} {} {4.690} {5.404} {} {3} {(469.20, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[2]} {} {0.003} {0.000} {0.488} {0.172} {4.693} {5.408} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U15} {A} {^} {Y} {^} {} {XOR2X1} {0.368} {0.000} {0.388} {} {5.061} {5.775} {} {3} {(517.20, 550.50) (524.40, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[1]} {} {0.003} {0.000} {0.388} {0.131} {5.063} {5.778} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.715} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.715} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.270} {0.000} {0.951} {} {0.270} {-0.445} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.785} {0.000} {1.593} {5.482} {1.055} {0.341} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93

