#include<iostream>
#include<string>
#include<vector>
#include<bitset>
#include<fstream>
using namespace std;

#define MemSize 1000 // memory size, in reality, the memory size should be 2^32, but for this lab, for the space resaon, we keep it as this large number, but the memory is still 32-bit addressable.

struct IFStruct {
    bitset<32>  PC;
    bool        nop;  
};

struct IDStruct {
    bitset<32>  Instr;
    bool        nop;  
};

struct EXStruct {
    bitset<64>  Read_data1;
    bitset<64>  Read_data2;
    bitset<64>  Imm;
    bitset<5>   Rs;
    bitset<5>   Rt;
    bitset<5>   Wrt_reg_addr;
    bool        is_I_type;
    bool        rd_mem;
    bool        wrt_mem; 
    bool        alu_op;     //1 for addu, lw, sw, 0 for subu 
    bool        wrt_enable;
    bool        nop;  
};

struct MEMStruct {
    bitset<64>  ALUresult;
    bitset<64>  Store_data;
    bitset<5>   Rs;
    bitset<5>   Rt;    
    bitset<5>   Wrt_reg_addr;
    bool        rd_mem;
    bool        wrt_mem; 
    bool        wrt_enable;    
    bool        nop;    
};

struct WBStruct {
    bitset<64>  Wrt_data;
    bitset<5>   Rs;
    bitset<5>   Rt;     
    bitset<5>   Wrt_reg_addr;
    bool        wrt_enable;
    bool        nop;     
};

struct stateStruct {
    IFStruct    IF;
    IDStruct    ID;
    EXStruct    EX;
    MEMStruct   MEM;
    WBStruct    WB;
};

enum AluOp { Add, Sub, Load, Store };

class RF
{
    public: 
        bitset<64> Reg_data;
     	RF()
    	{ 
			Registers.resize(32);  
			Registers[0] = bitset<64> (0);  
        }
	
        bitset<64> readRF(bitset<5> Reg_addr)
        {   
            Reg_data = Registers[Reg_addr.to_ulong()];
            return Reg_data;
        }
    
        void writeRF(bitset<5> Reg_addr, bitset<64> Wrt_reg_data)
        {
            Registers[Reg_addr.to_ulong()] = Wrt_reg_data;
        }
		 
		void outputRF()
		{
			ofstream rfout;
			rfout.open("RFresult.txt",std::ios_base::app);
			if (rfout.is_open())
			{
				rfout<<"State of RF:\t"<<endl;
				for (int j = 0; j<32; j++)
				{        
					rfout << Registers[j]<<endl;
				}
			}
			else cout<<"Unable to open file";
			rfout.close();               
		} 
			
	private:
		vector<bitset<64> >Registers;	
};

class INSMem
{
	public:
        bitset<32> Instruction;
        INSMem()
        {       
			IMem.resize(MemSize); 
            ifstream imem;
			string line;
			int i=0;
			imem.open("imem.txt");
			if (imem.is_open())
			{
				while (getline(imem,line))
				{      
					IMem[i] = bitset<8>(line);
					i++;
				}                    
			}
            else cout<<"Unable to open file";
			imem.close();                     
		}
                  
		bitset<32> readInstr(bitset<32> ReadAddress) 
		{    
			string insmem;
			insmem.append(IMem[ReadAddress.to_ulong()].to_string());
			insmem.append(IMem[ReadAddress.to_ulong()+1].to_string());
			insmem.append(IMem[ReadAddress.to_ulong()+2].to_string());
			insmem.append(IMem[ReadAddress.to_ulong()+3].to_string());
			Instruction = bitset<32>(insmem);		//read instruction memory
			return Instruction;     
		}     
      
    private:
        vector<bitset<8> > IMem;     
};

/**
 * ALU 模块
 */
class ALU
{
    public:
        bitset<64> result;
        bitset<64> make(AluOp aluOp, bitset<64> oprand1, bitset<64> oprand2)
        {
            switch (aluOp) {
                case Add: {
                    result = bitset<64>(oprand1.to_ulong() + oprand2.to_ulong());
                }
                case Sub: {
                    result = bitset<64>(oprand1.to_ulong() - oprand2.to_ulong());
                }
                case Load: {
                    result = bitset<64>(oprand1.to_ulong() + oprand2.to_ulong());
                }
                case Store: {
                    result = bitset<64>(oprand1.to_ulong() + oprand2.to_ulong());
                }
            }
            return result;
        }
};
      
class DataMem    
{
    public:
        bitset<64> ReadData;  
        DataMem()
        {
            DMem.resize(MemSize); 
            ifstream dmem;
            string line;
            int i=0;
            dmem.open("dmem.txt");
            if (dmem.is_open())
            {
                while (getline(dmem,line))
                {      
                    DMem[i] = bitset<8>(line);
                    i++;
                }
            }
            else cout<<"Unable to open file";
                dmem.close();          
        }
		
        bitset<64> readDataMem(bitset<64> Address)
        {	
			string datamem;
            datamem.append(DMem[Address.to_ulong()].to_string());
            datamem.append(DMem[Address.to_ulong()+1].to_string());
            datamem.append(DMem[Address.to_ulong()+2].to_string());
            datamem.append(DMem[Address.to_ulong()+3].to_string());
            datamem.append(DMem[Address.to_ulong()+4].to_string());
            datamem.append(DMem[Address.to_ulong()+5].to_string());
            datamem.append(DMem[Address.to_ulong()+6].to_string());
            datamem.append(DMem[Address.to_ulong()+7].to_string());            
            ReadData = bitset<64>(datamem);		//read data memory
            return ReadData;               
		}
            
        void writeDataMem(bitset<64> Address, bitset<64> WriteData)            
        {
            DMem[Address.to_ulong()] = bitset<8>(WriteData.to_string().substr(0,8));
            DMem[Address.to_ulong()+1] = bitset<8>(WriteData.to_string().substr(8,8));
            DMem[Address.to_ulong()+2] = bitset<8>(WriteData.to_string().substr(16,8));
            DMem[Address.to_ulong()+3] = bitset<8>(WriteData.to_string().substr(24,8));  
	        DMem[Address.to_ulong()+4] = bitset<8>(WriteData.to_string().substr(32,8));
            DMem[Address.to_ulong()+5] = bitset<8>(WriteData.to_string().substr(40,8));
            DMem[Address.to_ulong()+6] = bitset<8>(WriteData.to_string().substr(48,8));
            DMem[Address.to_ulong()+7] = bitset<8>(WriteData.to_string().substr(56,8));   
        }   
                     
        void outputDataMem()
        {
            ofstream dmemout;
            dmemout.open("dmemresult.txt");
            if (dmemout.is_open())
            {
                for (int j = 0; j< 1000; j++)
                {     
                    dmemout << DMem[j]<<endl;
                }
                     
            }
            else cout<<"Unable to open file";
            dmemout.close();               
        }             
      
    private:
		vector<bitset<8> > DMem;      
};  

void printState(stateStruct state, int cycle)
{
    ofstream printstate;
    printstate.open("stateresult.txt", std::ios_base::app);
    if (printstate.is_open())
    {
        printstate<<"State after executing cycle:\t"<<cycle<<endl; 
        
        printstate<<"IF.PC:\t"<<state.IF.PC.to_ulong()<<endl;        
        printstate<<"IF.nop:\t"<<state.IF.nop<<endl; 
        
        printstate<<"ID.Instr:\t"<<state.ID.Instr<<endl; 
        printstate<<"ID.nop:\t"<<state.ID.nop<<endl;
        
        printstate<<"EX.Read_data1:\t"<<state.EX.Read_data1<<endl;
        printstate<<"EX.Read_data2:\t"<<state.EX.Read_data2<<endl;
        printstate<<"EX.Imm:\t"<<state.EX.Imm<<endl; 
        printstate<<"EX.Rs:\t"<<state.EX.Rs<<endl;
        printstate<<"EX.Rt:\t"<<state.EX.Rt<<endl;
        printstate<<"EX.Wrt_reg_addr:\t"<<state.EX.Wrt_reg_addr<<endl;
        printstate<<"EX.is_I_type:\t"<<state.EX.is_I_type<<endl; 
        printstate<<"EX.rd_mem:\t"<<state.EX.rd_mem<<endl;
        printstate<<"EX.wrt_mem:\t"<<state.EX.wrt_mem<<endl;        
        printstate<<"EX.alu_op:\t"<<state.EX.alu_op<<endl;
        printstate<<"EX.wrt_enable:\t"<<state.EX.wrt_enable<<endl;
        printstate<<"EX.nop:\t"<<state.EX.nop<<endl;        

        printstate<<"MEM.ALUresult:\t"<<state.MEM.ALUresult<<endl;
        printstate<<"MEM.Store_data:\t"<<state.MEM.Store_data<<endl; 
        printstate<<"MEM.Rs:\t"<<state.MEM.Rs<<endl;
        printstate<<"MEM.Rt:\t"<<state.MEM.Rt<<endl;   
        printstate<<"MEM.Wrt_reg_addr:\t"<<state.MEM.Wrt_reg_addr<<endl;              
        printstate<<"MEM.rd_mem:\t"<<state.MEM.rd_mem<<endl;
        printstate<<"MEM.wrt_mem:\t"<<state.MEM.wrt_mem<<endl; 
        printstate<<"MEM.wrt_enable:\t"<<state.MEM.wrt_enable<<endl;         
        printstate<<"MEM.nop:\t"<<state.MEM.nop<<endl;        

        printstate<<"WB.Wrt_data:\t"<<state.WB.Wrt_data<<endl;
        printstate<<"WB.Rs:\t"<<state.WB.Rs<<endl;
        printstate<<"WB.Rt:\t"<<state.WB.Rt<<endl;        
        printstate<<"WB.Wrt_reg_addr:\t"<<state.WB.Wrt_reg_addr<<endl;
        printstate<<"WB.wrt_enable:\t"<<state.WB.wrt_enable<<endl;        
        printstate<<"WB.nop:\t"<<state.WB.nop<<endl; 
    }
    else cout<<"Unable to open file";
    printstate.close();
}

/**
 * Forward Memory stage to Execuation stage
 */ 
void memToEx(struct EXStruct exState, struct MEMStruct memState) {
    if (!memState.nop && memState.wrt_enable) {
        if (exState.Wrt_reg_addr == memState.Rs) {
            exState.Read_data1 = memState.ALUresult;
        } else if (exState.Wrt_reg_addr == memState.Rt) {
            exState.Read_data2 = memState.ALUresult;
        }
    }
} 

/**
 * Forward Write back stage to Execuation stage
 */ 
void wbToEx(struct EXStruct exState, struct WBStruct wbState) {
    if (!wbState.nop && wbState.wrt_enable) {
        if (wbState.Rs == exState.Wrt_reg_addr) {
            exState.Read_data1 = wbState.Wrt_data;
        } else if (wbState.Rt == exState.Wrt_reg_addr) {
            exState.Read_data2 = wbState.Wrt_data;
        }
    }
}

/** 
 * 从 instr 获取跳跃offset
 */
 string getOffsetFromInstr(string instr) {
     return instr.substr(0, 1) + instr.substr(24, 1) + instr.substr(1, 6) + instr.substr(20, 4) + "00";
 }

int main()
{
    RF myRF;
    ALU alu;
    INSMem myInsMem;
    DataMem myDataMem;
    struct stateStruct state = {};
    bool isDone = false;
    state.IF.nop = false;
    state.ID.nop = true;
    state.EX.nop = true;
    state.MEM.nop = true;
    state.WB.nop = true;
    state.EX.alu_op = true;
    int cycle = 0;
			
             
    while (1) {
        struct stateStruct newState     = {};
        struct WBStruct cur_wbState     = state.WB;
        struct MEMStruct cur_memState   = state.MEM;
        struct EXStruct cur_exState     = state.EX;
        struct IDStruct cur_idState     = state.ID;
        struct IFStruct cur_ifState     = state.IF;

        /* --------------------- WB stage --------------------- */
        if (!cur_wbState.nop && cur_wbState.wrt_enable) {
            // 写会寄存器内存
            myRF.writeRF(cur_wbState.Wrt_reg_addr, cur_wbState.Wrt_data);
        }

        /* --------------------- MEM stage --------------------- */
        if (!cur_memState.nop) {

            // MEM reslt forward to WB
            if (!cur_wbState.nop && cur_memState.Wrt_reg_addr == cur_wbState.Rt) {
                cur_memState.Store_data = cur_wbState.Wrt_data;
            }

            if (cur_memState.wrt_mem) {
                // 执行写入任务
                myDataMem.writeDataMem(cur_memState.ALUresult, cur_memState.Store_data);
                newState.WB.Wrt_data = state.WB.Wrt_data;
            } 

            if (cur_memState.rd_mem) {
                // 执行读取任务
                bitset<64> results = myDataMem.readDataMem(cur_memState.ALUresult);
                newState.WB.Wrt_data = results;
            } else {
                // forward ALU 结果至 WB
                newState.WB.Wrt_data = state.MEM.ALUresult;
            }
        }


        // 更新
        newState.WB.Wrt_reg_addr = state.MEM.Wrt_reg_addr;
		newState.WB.wrt_enable   = state.MEM.wrt_enable;
		newState.WB.Rs           = state.MEM.Rs;
		newState.WB.Rt           = state.MEM.Rt;
		newState.WB.nop          = state.MEM.nop;


        /* --------------------- EX stage --------------------- */
        if (!cur_exState.nop) {
            
            bitset<64> aluResult;
            // 加法指令
            if (!cur_exState.is_I_type && cur_exState.alu_op == 1 && cur_exState.wrt_enable) {
                // MEM forward to EX
                memToEx(cur_exState, cur_memState);

                // WB forward EX
                wbToEx(cur_exState, cur_wbState);

                aluResult = alu.make(Add, cur_exState.Read_data1, cur_exState.Read_data2);
            }

            // 减法指令
            else if (!cur_exState.is_I_type && cur_exState.alu_op == 0 && cur_exState.wrt_enable) {
                // MEM forward to EX
                memToEx(cur_exState, cur_memState);

                // WB forward EX
                wbToEx(cur_exState, cur_wbState);

                aluResult = alu.make(Sub, cur_exState.Read_data1, cur_exState.Read_data2);
            }

            // load 指令
            else if (cur_exState.is_I_type && cur_exState.alu_op == 1 && cur_exState.wrt_enable) {
                // MEM forward to EX
                memToEx(cur_exState, cur_memState);

                // WB forward EX
                wbToEx(cur_exState, cur_wbState);

                aluResult = alu.make(Load, cur_exState.Read_data1, cur_exState.Imm);
            }


            // store 指令
            else if (cur_exState.is_I_type && cur_exState.alu_op == 1 && !cur_exState.wrt_enable) {
                // MEM forward to EX
                memToEx(cur_exState, cur_memState);

                // WB forward EX
                wbToEx(cur_exState, cur_wbState);

                aluResult = alu.make(Store, cur_exState.Read_data1, cur_exState.Imm);
            }

            // 更新
            newState.MEM.ALUresult    = aluResult;
			newState.MEM.Rs           = state.EX.Rs;
			newState.MEM.Rt           = state.EX.Rt;
			newState.MEM.Wrt_reg_addr = state.EX.Wrt_reg_addr;
			newState.MEM.rd_mem       = state.EX.rd_mem;
			newState.MEM.wrt_mem      = state.EX.wrt_mem;
			newState.MEM.wrt_enable   = state.EX.wrt_enable;
			newState.MEM.nop          = state.EX.nop;
			newState.MEM.Store_data   = state.EX.Read_data2;

        } else {
            newState.MEM.nop = cur_exState.nop;
        }

        /* --------------------- ID stage --------------------- */
        bitset<1> aluOp;
        if (!cur_idState.nop) {
            bitset<32> instruction = cur_idState.Instr;
            string instr_str = instruction.to_string();
            bitset<1> isLoad = instr_str.substr(25, 7) == string("0000011");
            bitset<1> isStore = instr_str.substr(25, 7) == string("0100011");
            bitset<1> isRType = instr_str.substr(25, 7) == string("0110011");
            bitset<1> isBranch = instr_str.substr(25, 7) == string("1100011");
            bitset<1> isIType = instr_str.substr(25, 5) == string("00100") ||
                instr_str.substr(25, 5) == string("11000");
            bitset<1> wrtEnable = !(isStore.to_ulong() || isBranch.to_ulong()); 

            bitset<5> rg1 = bitset<5>(instr_str.substr(21, 5));
            bitset<5> rg2 = bitset<5>(instr_str.substr(16, 5));
            newState.EX.Rs = rg1;
			newState.EX.Rt = rg2;

            if (isRType[0] == 1) {
                if(instr_str.substr(17, 3) == string("000")) {
                    if(instr_str.substr(0, 7) == string("0000000"))
                        aluOp = bitset<1>(0);  //add
                    else if(instr_str.substr(0, 7) == string("0100000"))
                        aluOp = bitset<1>(1);  //sub
                }
            } else if (isStore[0] == 1 || isLoad[0] == 1) {
                aluOp = bitset<1>(0); //sw or lw
            }

            newState.EX.alu_op = aluOp.to_ulong();
            newState.EX.Imm = bitset<64>(instr_str.substr(0, 16));

            if (isIType.to_ulong()) {
                // 目标 register forward
                cur_exState.Wrt_reg_addr = rg2;
            } else {
                cur_exState.Wrt_reg_addr = bitset<5>(instr_str.substr(11, 5));
            }

            newState.EX.Read_data1 = myRF.readRF(rg1);
            newState.EX.Read_data2 = myRF.readRF(rg2);
            newState.EX.nop        = cur_idState.nop;

            bitset<7> opcode = bitset<7>(instr_str.substr(26, 7));
        
            if (!cur_exState.nop && cur_exState.is_I_type && cur_exState.rd_mem) {

                // Load-Add Stall
                if (opcode.to_ulong() == 0) {
                    if (cur_exState.Rt == bitset<5>(instr_str.substr(21, 5))) {
                        newState.EX.nop = true;
                    }

                    if (cur_exState.Rt == bitset<5>(instr_str.substr(16, 5))) {
                        newState.EX.nop = true;
                    }
                }

                // Load-Store Stall
                if (opcode.to_ulong() == 43 && cur_exState.Rt == bitset<5>(instr_str.substr(21, 5))) {
                    newState.EX.nop = true;
                }
            } 

            if (isBranch.to_ulong() == 1) {
                newState.EX.Wrt_reg_addr = bitset<5>("00000");

                bitset<1> IsEq = (myRF.readRF(rg1).to_ulong() == myRF.readRF(rg2).to_ulong()) ? 1 : 0;
                if (IsEq.to_ulong() == 1) {
                    cur_ifState.PC = bitset<32>(cur_ifState.PC.to_ulong() - 4);
                }
            }
        } else {
            newState.EX.nop = cur_idState.nop;
        }


        /* --------------------- IF stage --------------------- */
        if (!cur_ifState.nop) {
            bitset<32> pc = cur_ifState.PC;
            bitset<32> instr = myInsMem
                .readInstr(bitset<32>(pc.to_ulong()));
            string instr_str = instr.to_string();
            isDone = instr == 0xffffffff;

            bitset<5> rg1 = bitset<5>(instr_str.substr(21, 5));
            bitset<5> rg2 = bitset<5>(instr_str.substr(16, 5));
            bitset<1> isBranch = instr_str.substr(25, 7) == string("1100011");        
            
            if (isDone) {
                cur_ifState.nop = 1;
            }    
            newState.ID.nop = cur_ifState.nop;

            bitset<7> opcode = bitset<7>(instr_str.substr(26, 7));

            // Load-Add Stall
            if (opcode.to_ulong() == 0) {
                if (cur_exState.Rt == bitset<5>(instr_str.substr(21, 5))) {
                    newState.ID = cur_idState;
                }

                if (cur_exState.Rt == bitset<5>(instr_str.substr(16, 5))) {
                    newState.ID = cur_idState;
                }
            }

                // Load-Store Stall
            if (opcode.to_ulong() == 43 && cur_exState.Rt == bitset<5>(instr_str.substr(21, 5))) {
                newState.ID = cur_idState;
            }

            bitset<1> IsEq = (myRF.readRF(rg1).to_ulong() == myRF.readRF(rg2).to_ulong()) ? 1 : 0;
            if (isBranch.to_ulong() == 1 && IsEq.to_ulong() == 1 && !cur_idState.nop) {
                newState.ID.nop = true;
            }

        } else {
            newState.ID.nop = newState.IF.nop;
        }

        /* ------------------------------------------ */

        if (state.IF.nop && state.ID.nop && state.EX.nop && state.MEM.nop && state.WB.nop)
            break;

        string instr_str = myInsMem.readInstr(state.IF.PC).to_string();
        bitset<7> opcode = bitset<7>(cur_idState.Instr.to_string().substr(26, 7));
        bitset<1> isBranch = instr_str.substr(25, 7) == string("1100011");
        bitset<5> rg1 = bitset<5>(instr_str.substr(21, 5));
        bitset<5> rg2 = bitset<5>(instr_str.substr(16, 5));

        if (isDone) {
            bitset<1> IsEq = (myRF.readRF(rg1).to_ulong() == myRF.readRF(rg2).to_ulong()) ? 1 : 0;
            //beq
            if (isBranch.to_ulong() == 1 && IsEq.to_ulong() == 1) {

            } else {
                if (!cur_idState.nop)
                    newState.IF.PC = state.IF.PC.to_ulong() + std::stoll(getOffsetFromInstr(instr_str));
                else
                    newState.IF.PC = state.IF.PC.to_ulong() + 4;
            }
        }
        newState.IF.nop = state.IF.nop;

        if (opcode.to_ulong() == 0) {
            if (cur_exState.Rt == bitset<5>(instr_str.substr(21, 5))) {
                newState.IF = cur_ifState;
            }

            if (cur_exState.Rt == bitset<5>(instr_str.substr(16, 5))) {
                newState.IF = cur_ifState;
            }
        }

            // Load-Store Stall
        if (opcode.to_ulong() == 43 && cur_exState.Rt == bitset<5>(instr_str.substr(21, 5))) {
            newState.IF = cur_ifState;
        }

        printState(newState, cycle); //print states after executing cycle 0, cycle 1, cycle 2 ... 

        cycle += 1;
        state = newState; /* The end of the cycle and updates the current state with the values calculated in this cycle */

    }

    myRF.outputRF(); // dump RF;	
    myDataMem.outputDataMem(); // dump data mem 

    return 0;
}
