
semua_inti.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003cf8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cb0  08003e88  08003e88  00004e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b38  08004b38  0000606c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004b38  08004b38  00005b38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b40  08004b40  0000606c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b40  08004b40  00005b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004b44  08004b44  00005b44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08004b48  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000606c  2**0
                  CONTENTS
 10 .bss          00000454  2000006c  2000006c  0000606c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004c0  200004c0  0000606c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000606c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000086cc  00000000  00000000  0000609c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000017d9  00000000  00000000  0000e768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000788  00000000  00000000  0000ff48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005b2  00000000  00000000  000106d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000211b7  00000000  00000000  00010c82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a06f  00000000  00000000  00031e39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c4ccb  00000000  00000000  0003bea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00100b73  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000251c  00000000  00000000  00100bb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  001030d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003e70 	.word	0x08003e70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08003e70 	.word	0x08003e70

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <_write>:
extern UART_HandleTypeDef huart1;

// Fungsi _write untuk printf ke UART1 (USB-TTL) dan UART2 (WiFi ESP-01)
// Sekarang serial output keluar ke 2 tempat: USB debug + WiFi esp-link
int _write(int file, char *ptr, int len)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  (void)file; // Tidak digunakan
  HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, 100); // USB-TTL debug (115200 baud)
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	2364      	movs	r3, #100	@ 0x64
 80005ae:	68b9      	ldr	r1, [r7, #8]
 80005b0:	4807      	ldr	r0, [pc, #28]	@ (80005d0 <_write+0x34>)
 80005b2:	f002 f87f 	bl	80026b4 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 100); // WiFi esp-link (115200 baud)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	b29a      	uxth	r2, r3
 80005ba:	2364      	movs	r3, #100	@ 0x64
 80005bc:	68b9      	ldr	r1, [r7, #8]
 80005be:	4805      	ldr	r0, [pc, #20]	@ (80005d4 <_write+0x38>)
 80005c0:	f002 f878 	bl	80026b4 <HAL_UART_Transmit>
  return len;
 80005c4:	687b      	ldr	r3, [r7, #4]
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	3710      	adds	r7, #16
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	20000088 	.word	0x20000088
 80005d4:	200000d0 	.word	0x200000d0

080005d8 <read_green_button>:
// Active LOW buttons with internal pull-up (pressed = 0, not pressed = 1)
// =================================================================

// Read GREEN button (PC0)
// Returns 1 if pressed, 0 if not pressed
uint8_t read_green_button(void) {
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
    // Active LOW: Button pressed = GPIO_PIN_RESET (0)
    if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 80005dc:	2101      	movs	r1, #1
 80005de:	480a      	ldr	r0, [pc, #40]	@ (8000608 <read_green_button+0x30>)
 80005e0:	f001 fb74 	bl	8001ccc <HAL_GPIO_ReadPin>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d10b      	bne.n	8000602 <read_green_button+0x2a>
        HAL_Delay(50);  // Debounce 50ms
 80005ea:	2032      	movs	r0, #50	@ 0x32
 80005ec:	f001 f8c8 	bl	8001780 <HAL_Delay>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 80005f0:	2101      	movs	r1, #1
 80005f2:	4805      	ldr	r0, [pc, #20]	@ (8000608 <read_green_button+0x30>)
 80005f4:	f001 fb6a 	bl	8001ccc <HAL_GPIO_ReadPin>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d101      	bne.n	8000602 <read_green_button+0x2a>
            return 1;  // Pressed
 80005fe:	2301      	movs	r3, #1
 8000600:	e000      	b.n	8000604 <read_green_button+0x2c>
        }
    }
    return 0;  // Not pressed
 8000602:	2300      	movs	r3, #0
}
 8000604:	4618      	mov	r0, r3
 8000606:	bd80      	pop	{r7, pc}
 8000608:	40020800 	.word	0x40020800

0800060c <read_red_button>:

// Read RED button (PC2)
// Returns 1 if pressed, 0 if not pressed
uint8_t read_red_button(void) {
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
    // Active LOW: Button pressed = GPIO_PIN_RESET (0)
    if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2) == GPIO_PIN_RESET) {
 8000610:	2104      	movs	r1, #4
 8000612:	480a      	ldr	r0, [pc, #40]	@ (800063c <read_red_button+0x30>)
 8000614:	f001 fb5a 	bl	8001ccc <HAL_GPIO_ReadPin>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d10b      	bne.n	8000636 <read_red_button+0x2a>
        HAL_Delay(50);  // Debounce 50ms
 800061e:	2032      	movs	r0, #50	@ 0x32
 8000620:	f001 f8ae 	bl	8001780 <HAL_Delay>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2) == GPIO_PIN_RESET) {
 8000624:	2104      	movs	r1, #4
 8000626:	4805      	ldr	r0, [pc, #20]	@ (800063c <read_red_button+0x30>)
 8000628:	f001 fb50 	bl	8001ccc <HAL_GPIO_ReadPin>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d101      	bne.n	8000636 <read_red_button+0x2a>
            return 1;  // Pressed
 8000632:	2301      	movs	r3, #1
 8000634:	e000      	b.n	8000638 <read_red_button+0x2c>
        }
    }
    return 0;  // Not pressed
 8000636:	2300      	movs	r3, #0
}
 8000638:	4618      	mov	r0, r3
 800063a:	bd80      	pop	{r7, pc}
 800063c:	40020800 	.word	0x40020800

08000640 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b088      	sub	sp, #32
 8000644:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000646:	f001 f829 	bl	800169c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064a:	f000 fa9f 	bl	8000b8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064e:	f000 fb79 	bl	8000d44 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000652:	f000 fb23 	bl	8000c9c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000656:	f000 faf7 	bl	8000c48 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800065a:	f000 fb49 	bl	8000cf0 <MX_USART3_UART_Init>

  /* USER CODE BEGIN 2 */

  // Initialize Modbus Master untuk komunikasi dengan ESP32-CAM via UART3
  ModbusMaster_Init(&modbus_master, &huart3, MODBUS_TIMEOUT_MS);
 800065e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000662:	49af      	ldr	r1, [pc, #700]	@ (8000920 <main+0x2e0>)
 8000664:	48af      	ldr	r0, [pc, #700]	@ (8000924 <main+0x2e4>)
 8000666:	f000 fbd1 	bl	8000e0c <ModbusMaster_Init>
  printf("=== Modbus RTU Master Initialized (UART3, 9600 baud) ===\r\n");
 800066a:	48af      	ldr	r0, [pc, #700]	@ (8000928 <main+0x2e8>)
 800066c:	f002 fd9e 	bl	80031ac <puts>
  // =================================================================
  // == ESP-01 WIFI SETUP (Using esp-link firmware) ==
  // == WiFi configuration handled by esp-link web UI ==
  // == STM32 just sends serial data to UART2, esp-link forwards via WiFi ==
  // =================================================================
  printf("=== ESP-01 (esp-link) Serial-WiFi Bridge Active ===\r\n");
 8000670:	48ae      	ldr	r0, [pc, #696]	@ (800092c <main+0x2ec>)
 8000672:	f002 fd9b 	bl	80031ac <puts>
  printf("=== Access via browser: http://<esp-link-IP> ===\r\n");
 8000676:	48ae      	ldr	r0, [pc, #696]	@ (8000930 <main+0x2f0>)
 8000678:	f002 fd98 	bl	80031ac <puts>
  printf("=== Or Telnet: telnet <esp-link-IP> 23 ===\r\n\r\n");
 800067c:	48ad      	ldr	r0, [pc, #692]	@ (8000934 <main+0x2f4>)
 800067e:	f002 fd95 	bl	80031ac <puts>

  // LED indicator: System ready
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); // LED NYALA (system ready)
 8000682:	2200      	movs	r2, #0
 8000684:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000688:	48ab      	ldr	r0, [pc, #684]	@ (8000938 <main+0x2f8>)
 800068a:	f001 fb37 	bl	8001cfc <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // Print configuration mode
#if ENABLE_PHOTO_LIMIT
  printf("\r\n========================================\r\n");
 800068e:	48ab      	ldr	r0, [pc, #684]	@ (800093c <main+0x2fc>)
 8000690:	f002 fd8c 	bl	80031ac <puts>
  printf("[Config] TESTING MODE ACTIVE\r\n");
 8000694:	48aa      	ldr	r0, [pc, #680]	@ (8000940 <main+0x300>)
 8000696:	f002 fd89 	bl	80031ac <puts>
  printf("[Config] Will capture maximum %d photos\r\n", MAX_PHOTOS);
 800069a:	2103      	movs	r1, #3
 800069c:	48a9      	ldr	r0, [pc, #676]	@ (8000944 <main+0x304>)
 800069e:	f002 fd1d 	bl	80030dc <iprintf>
  printf("========================================\r\n\r\n");
 80006a2:	48a9      	ldr	r0, [pc, #676]	@ (8000948 <main+0x308>)
 80006a4:	f002 fd82 	bl	80031ac <puts>

  // ===================================================================
  // FIX 2: Wait for ESP32-CAM to be ready (Handshake mechanism)
  // ESP32 sets READY flag (0x0006) after WiFi + Session + Camera init
  // ===================================================================
  printf("\r\n[Startup] Waiting for ESP32-CAM initialization...\r\n");
 80006a8:	48a8      	ldr	r0, [pc, #672]	@ (800094c <main+0x30c>)
 80006aa:	f002 fd7f 	bl	80031ac <puts>
  printf("[Startup] Checking READY flag (Register 0x0006) every 2 seconds...\r\n\r\n");
 80006ae:	48a8      	ldr	r0, [pc, #672]	@ (8000950 <main+0x310>)
 80006b0:	f002 fd7c 	bl	80031ac <puts>

  uint8_t ready_check_count = 0;
 80006b4:	2300      	movs	r3, #0
 80006b6:	75fb      	strb	r3, [r7, #23]
  uint16_t esp32_ready = 0;
 80006b8:	2300      	movs	r3, #0
 80006ba:	807b      	strh	r3, [r7, #2]

  while (1) {
      // Flush RX buffer before critical read (Fix 4)
      ModbusMaster_FlushRxBuffer(modbus_master.huart);
 80006bc:	4b99      	ldr	r3, [pc, #612]	@ (8000924 <main+0x2e4>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4618      	mov	r0, r3
 80006c2:	f000 fbcd 	bl	8000e60 <ModbusMaster_FlushRxBuffer>

      // Read ESP32 READY register (0x0006)
      int result = ModbusMaster_ReadHoldingRegisters(&modbus_master,
 80006c6:	1cbb      	adds	r3, r7, #2
 80006c8:	9300      	str	r3, [sp, #0]
 80006ca:	2301      	movs	r3, #1
 80006cc:	2206      	movs	r2, #6
 80006ce:	2101      	movs	r1, #1
 80006d0:	4894      	ldr	r0, [pc, #592]	@ (8000924 <main+0x2e4>)
 80006d2:	f000 fd22 	bl	800111a <ModbusMaster_ReadHoldingRegisters>
 80006d6:	6138      	str	r0, [r7, #16]
                                                      MODBUS_SLAVE_ADDR,
                                                      MODBUS_REG_ESP32_READY,
                                                      1,
                                                      &esp32_ready);

      if (result == MODBUS_OK && esp32_ready == 1) {
 80006d8:	693b      	ldr	r3, [r7, #16]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d106      	bne.n	80006ec <main+0xac>
 80006de:	887b      	ldrh	r3, [r7, #2]
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d103      	bne.n	80006ec <main+0xac>
          printf("[Startup] ESP32-CAM is READY! Starting capture sequence...\r\n\r\n");
 80006e4:	489b      	ldr	r0, [pc, #620]	@ (8000954 <main+0x314>)
 80006e6:	f002 fd61 	bl	80031ac <puts>
          break;  // ESP32 ready, exit wait loop
 80006ea:	e020      	b.n	800072e <main+0xee>
      }

      ready_check_count++;
 80006ec:	7dfb      	ldrb	r3, [r7, #23]
 80006ee:	3301      	adds	r3, #1
 80006f0:	75fb      	strb	r3, [r7, #23]

      if (result == MODBUS_OK) {
 80006f2:	693b      	ldr	r3, [r7, #16]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d107      	bne.n	8000708 <main+0xc8>
          printf("[Startup] ESP32-CAM not ready yet (READY=%d), check #%d, waiting 2s...\r\n",
 80006f8:	887b      	ldrh	r3, [r7, #2]
 80006fa:	4619      	mov	r1, r3
 80006fc:	7dfb      	ldrb	r3, [r7, #23]
 80006fe:	461a      	mov	r2, r3
 8000700:	4895      	ldr	r0, [pc, #596]	@ (8000958 <main+0x318>)
 8000702:	f002 fceb 	bl	80030dc <iprintf>
 8000706:	e005      	b.n	8000714 <main+0xd4>
                 esp32_ready, ready_check_count);
      } else {
          printf("[Startup] Cannot read READY register (error %d), check #%d, waiting 2s...\r\n",
 8000708:	7dfb      	ldrb	r3, [r7, #23]
 800070a:	461a      	mov	r2, r3
 800070c:	6939      	ldr	r1, [r7, #16]
 800070e:	4893      	ldr	r0, [pc, #588]	@ (800095c <main+0x31c>)
 8000710:	f002 fce4 	bl	80030dc <iprintf>
                 result, ready_check_count);
      }

      HAL_Delay(2000);  // Check every 2 seconds
 8000714:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000718:	f001 f832 	bl	8001780 <HAL_Delay>

      // Optional: Timeout after 60 seconds (30 checks)
      if (ready_check_count >= 30) {
 800071c:	7dfb      	ldrb	r3, [r7, #23]
 800071e:	2b1d      	cmp	r3, #29
 8000720:	d9cc      	bls.n	80006bc <main+0x7c>
          printf("\r\n[Startup] WARNING: ESP32-CAM tidak ready setelah 60 detik!\r\n");
 8000722:	488f      	ldr	r0, [pc, #572]	@ (8000960 <main+0x320>)
 8000724:	f002 fd42 	bl	80031ac <puts>
          printf("[Startup] Proceeding anyway, but first capture may fail.\r\n\r\n");
 8000728:	488e      	ldr	r0, [pc, #568]	@ (8000964 <main+0x324>)
 800072a:	f002 fd3f 	bl	80031ac <puts>
  }

  // ===================================================================
  // FIX 6: Set Group ID once at startup (not every capture)
  // ===================================================================
  printf("[Startup] Setting Group ID to %d (once at startup)...\r\n", current_group);
 800072e:	4b8e      	ldr	r3, [pc, #568]	@ (8000968 <main+0x328>)
 8000730:	881b      	ldrh	r3, [r3, #0]
 8000732:	4619      	mov	r1, r3
 8000734:	488d      	ldr	r0, [pc, #564]	@ (800096c <main+0x32c>)
 8000736:	f002 fcd1 	bl	80030dc <iprintf>

  // Flush buffer before critical command (Fix 4)
  ModbusMaster_FlushRxBuffer(modbus_master.huart);
 800073a:	4b7a      	ldr	r3, [pc, #488]	@ (8000924 <main+0x2e4>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	4618      	mov	r0, r3
 8000740:	f000 fb8e 	bl	8000e60 <ModbusMaster_FlushRxBuffer>

  int group_result = ModbusMaster_WriteSingleRegister(&modbus_master,
 8000744:	4b88      	ldr	r3, [pc, #544]	@ (8000968 <main+0x328>)
 8000746:	881b      	ldrh	r3, [r3, #0]
 8000748:	2205      	movs	r2, #5
 800074a:	2101      	movs	r1, #1
 800074c:	4875      	ldr	r0, [pc, #468]	@ (8000924 <main+0x2e4>)
 800074e:	f000 fc88 	bl	8001062 <ModbusMaster_WriteSingleRegister>
 8000752:	60f8      	str	r0, [r7, #12]
                                                       MODBUS_SLAVE_ADDR,
                                                       0x0005,  // REG_GROUP_ID
                                                       current_group);
  if (group_result == MODBUS_OK) {
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d103      	bne.n	8000762 <main+0x122>
      printf("[Startup] Group ID set successfully.\r\n\r\n");
 800075a:	4885      	ldr	r0, [pc, #532]	@ (8000970 <main+0x330>)
 800075c:	f002 fd26 	bl	80031ac <puts>
 8000760:	e003      	b.n	800076a <main+0x12a>
  } else {
      printf("[Startup] WARNING: Failed to set Group ID (error %d)\r\n\r\n", group_result);
 8000762:	68f9      	ldr	r1, [r7, #12]
 8000764:	4883      	ldr	r0, [pc, #524]	@ (8000974 <main+0x334>)
 8000766:	f002 fcb9 	bl	80030dc <iprintf>
  }

  printf("========================================\r\n");
 800076a:	4883      	ldr	r0, [pc, #524]	@ (8000978 <main+0x338>)
 800076c:	f002 fd1e 	bl	80031ac <puts>
  printf("[System] READY TO START CAPTURE\r\n");
 8000770:	4882      	ldr	r0, [pc, #520]	@ (800097c <main+0x33c>)
 8000772:	f002 fd1b 	bl	80031ac <puts>
  printf("[System] Press GREEN button to begin...\r\n");
 8000776:	4882      	ldr	r0, [pc, #520]	@ (8000980 <main+0x340>)
 8000778:	f002 fd18 	bl	80031ac <puts>
  printf("========================================\r\n\r\n");
 800077c:	4872      	ldr	r0, [pc, #456]	@ (8000948 <main+0x308>)
 800077e:	f002 fd15 	bl	80031ac <puts>

  // ===================================================================
  // WAIT FOR GREEN BUTTON PRESS (Blocking wait)
  // User must press GREEN button to start capture sequence
  // ===================================================================
  while (!read_green_button()) {
 8000782:	e002      	b.n	800078a <main+0x14a>
      HAL_Delay(100);  // Check every 100ms
 8000784:	2064      	movs	r0, #100	@ 0x64
 8000786:	f000 fffb 	bl	8001780 <HAL_Delay>
  while (!read_green_button()) {
 800078a:	f7ff ff25 	bl	80005d8 <read_green_button>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d0f7      	beq.n	8000784 <main+0x144>
  }

  printf("[System] GREEN button pressed! Starting capture sequence...\r\n\r\n");
 8000794:	487b      	ldr	r0, [pc, #492]	@ (8000984 <main+0x344>)
 8000796:	f002 fd09 	bl	80031ac <puts>

    /* USER CODE BEGIN 3 */

    // Check photo limit (if enabled)
#if ENABLE_PHOTO_LIMIT
    if (photo_counter > MAX_PHOTOS) {
 800079a:	4b7b      	ldr	r3, [pc, #492]	@ (8000988 <main+0x348>)
 800079c:	881b      	ldrh	r3, [r3, #0]
 800079e:	2b03      	cmp	r3, #3
 80007a0:	d917      	bls.n	80007d2 <main+0x192>
        printf("\r\n========================================\r\n");
 80007a2:	4866      	ldr	r0, [pc, #408]	@ (800093c <main+0x2fc>)
 80007a4:	f002 fd02 	bl	80031ac <puts>
        printf("[System] MAXIMUM PHOTOS REACHED (%d)\r\n", MAX_PHOTOS);
 80007a8:	2103      	movs	r1, #3
 80007aa:	4878      	ldr	r0, [pc, #480]	@ (800098c <main+0x34c>)
 80007ac:	f002 fc96 	bl	80030dc <iprintf>
        printf("[System] Total captured: %d photos\r\n", photo_counter - 1);
 80007b0:	4b75      	ldr	r3, [pc, #468]	@ (8000988 <main+0x348>)
 80007b2:	881b      	ldrh	r3, [r3, #0]
 80007b4:	3b01      	subs	r3, #1
 80007b6:	4619      	mov	r1, r3
 80007b8:	4875      	ldr	r0, [pc, #468]	@ (8000990 <main+0x350>)
 80007ba:	f002 fc8f 	bl	80030dc <iprintf>
        printf("[System] Program stopped.\r\n");
 80007be:	4875      	ldr	r0, [pc, #468]	@ (8000994 <main+0x354>)
 80007c0:	f002 fcf4 	bl	80031ac <puts>
        printf("[System] Press RESET button to restart.\r\n");
 80007c4:	4874      	ldr	r0, [pc, #464]	@ (8000998 <main+0x358>)
 80007c6:	f002 fcf1 	bl	80031ac <puts>
        printf("========================================\r\n\r\n");
 80007ca:	485f      	ldr	r0, [pc, #380]	@ (8000948 <main+0x308>)
 80007cc:	f002 fcee 	bl	80031ac <puts>
        break;  // Exit main loop
 80007d0:	e198      	b.n	8000b04 <main+0x4c4>

    // =================================================================
    // CHECK RED BUTTON FOR MANUAL STOP (Non-blocking)
    // User can press RED button anytime to end session
    // =================================================================
    if (read_red_button()) {
 80007d2:	f7ff ff1b 	bl	800060c <read_red_button>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d043      	beq.n	8000864 <main+0x224>
        printf("\r\n========================================\r\n");
 80007dc:	4857      	ldr	r0, [pc, #348]	@ (800093c <main+0x2fc>)
 80007de:	f002 fce5 	bl	80031ac <puts>
        printf("[System] RED button pressed! Stopping session...\r\n");
 80007e2:	486e      	ldr	r0, [pc, #440]	@ (800099c <main+0x35c>)
 80007e4:	f002 fce2 	bl	80031ac <puts>
        printf("========================================\r\n\r\n");
 80007e8:	4857      	ldr	r0, [pc, #348]	@ (8000948 <main+0x308>)
 80007ea:	f002 fcdf 	bl	80031ac <puts>

        // Send END_SESSION command to ESP32-CAM
        printf("[Modbus] Sending END_SESSION command to ESP32-CAM...\r\n");
 80007ee:	486c      	ldr	r0, [pc, #432]	@ (80009a0 <main+0x360>)
 80007f0:	f002 fcdc 	bl	80031ac <puts>

        // Flush buffer before command
        ModbusMaster_FlushRxBuffer(modbus_master.huart);
 80007f4:	4b4b      	ldr	r3, [pc, #300]	@ (8000924 <main+0x2e4>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4618      	mov	r0, r3
 80007fa:	f000 fb31 	bl	8000e60 <ModbusMaster_FlushRxBuffer>

        int result = ModbusMaster_WriteSingleRegister(&modbus_master,
 80007fe:	2302      	movs	r3, #2
 8000800:	2207      	movs	r2, #7
 8000802:	2101      	movs	r1, #1
 8000804:	4847      	ldr	r0, [pc, #284]	@ (8000924 <main+0x2e4>)
 8000806:	f000 fc2c 	bl	8001062 <ModbusMaster_WriteSingleRegister>
 800080a:	6078      	str	r0, [r7, #4]
                                                       MODBUS_SLAVE_ADDR,
                                                       0x0007,  // SESSION_CONTROL register
                                                       2);      // END_SESSION command

        if (result == MODBUS_OK) {
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d10d      	bne.n	800082e <main+0x1ee>
            printf("[Modbus] END_SESSION command sent successfully.\r\n");
 8000812:	4864      	ldr	r0, [pc, #400]	@ (80009a4 <main+0x364>)
 8000814:	f002 fcca 	bl	80031ac <puts>
            printf("[Modbus] Waiting for ESP32 to complete API call...\r\n");
 8000818:	4863      	ldr	r0, [pc, #396]	@ (80009a8 <main+0x368>)
 800081a:	f002 fcc7 	bl	80031ac <puts>
            HAL_Delay(3000);  // Wait for ESP32 to call /session/end API
 800081e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000822:	f000 ffad 	bl	8001780 <HAL_Delay>
            printf("[Modbus] Session ended.\r\n");
 8000826:	4861      	ldr	r0, [pc, #388]	@ (80009ac <main+0x36c>)
 8000828:	f002 fcc0 	bl	80031ac <puts>
 800082c:	e006      	b.n	800083c <main+0x1fc>
        } else {
            printf("[Modbus] WARNING: Failed to send END_SESSION (Error: %d)\r\n", result);
 800082e:	6879      	ldr	r1, [r7, #4]
 8000830:	485f      	ldr	r0, [pc, #380]	@ (80009b0 <main+0x370>)
 8000832:	f002 fc53 	bl	80030dc <iprintf>
            printf("[Modbus] Proceeding to stop anyway.\r\n");
 8000836:	485f      	ldr	r0, [pc, #380]	@ (80009b4 <main+0x374>)
 8000838:	f002 fcb8 	bl	80031ac <puts>
        }

        printf("\r\n========================================\r\n");
 800083c:	483f      	ldr	r0, [pc, #252]	@ (800093c <main+0x2fc>)
 800083e:	f002 fcb5 	bl	80031ac <puts>
        printf("[System] SESSION ENDED\r\n");
 8000842:	485d      	ldr	r0, [pc, #372]	@ (80009b8 <main+0x378>)
 8000844:	f002 fcb2 	bl	80031ac <puts>
        printf("[System] Total photos captured: %d\r\n", photo_counter - 1);
 8000848:	4b4f      	ldr	r3, [pc, #316]	@ (8000988 <main+0x348>)
 800084a:	881b      	ldrh	r3, [r3, #0]
 800084c:	3b01      	subs	r3, #1
 800084e:	4619      	mov	r1, r3
 8000850:	485a      	ldr	r0, [pc, #360]	@ (80009bc <main+0x37c>)
 8000852:	f002 fc43 	bl	80030dc <iprintf>
        printf("[System] Press RESET button to restart.\r\n");
 8000856:	4850      	ldr	r0, [pc, #320]	@ (8000998 <main+0x358>)
 8000858:	f002 fca8 	bl	80031ac <puts>
        printf("========================================\r\n\r\n");
 800085c:	483a      	ldr	r0, [pc, #232]	@ (8000948 <main+0x308>)
 800085e:	f002 fca5 	bl	80031ac <puts>

        break;  // Exit capture loop
 8000862:	e14f      	b.n	8000b04 <main+0x4c4>

    // =================================================================
    // STEP 1: Send Photo ID and Group ID to ESP32-CAM
    // =================================================================
#if ENABLE_PHOTO_LIMIT
    printf("\r\n[Capture #%d / %d] === Starting new capture sequence ===\r\n", photo_counter, MAX_PHOTOS);
 8000864:	4b48      	ldr	r3, [pc, #288]	@ (8000988 <main+0x348>)
 8000866:	881b      	ldrh	r3, [r3, #0]
 8000868:	2203      	movs	r2, #3
 800086a:	4619      	mov	r1, r3
 800086c:	4854      	ldr	r0, [pc, #336]	@ (80009c0 <main+0x380>)
 800086e:	f002 fc35 	bl	80030dc <iprintf>
#else
    printf("\r\n[Capture #%d] === Starting new capture sequence ===\r\n", photo_counter);
#endif
    printf("[Modbus] Photo ID: %d, Group ID: %d\r\n", photo_counter, current_group);
 8000872:	4b45      	ldr	r3, [pc, #276]	@ (8000988 <main+0x348>)
 8000874:	881b      	ldrh	r3, [r3, #0]
 8000876:	4619      	mov	r1, r3
 8000878:	4b3b      	ldr	r3, [pc, #236]	@ (8000968 <main+0x328>)
 800087a:	881b      	ldrh	r3, [r3, #0]
 800087c:	461a      	mov	r2, r3
 800087e:	4851      	ldr	r0, [pc, #324]	@ (80009c4 <main+0x384>)
 8000880:	f002 fc2c 	bl	80030dc <iprintf>

    // Flush RX buffer before critical command (Fix 4)
    ModbusMaster_FlushRxBuffer(modbus_master.huart);
 8000884:	4b27      	ldr	r3, [pc, #156]	@ (8000924 <main+0x2e4>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4618      	mov	r0, r3
 800088a:	f000 fae9 	bl	8000e60 <ModbusMaster_FlushRxBuffer>

    // Send Photo ID to ESP32-CAM (Register 0x0004)
    printf("[Modbus] Setting Photo ID to %d (Reg 0x0004)...\r\n", photo_counter);
 800088e:	4b3e      	ldr	r3, [pc, #248]	@ (8000988 <main+0x348>)
 8000890:	881b      	ldrh	r3, [r3, #0]
 8000892:	4619      	mov	r1, r3
 8000894:	484c      	ldr	r0, [pc, #304]	@ (80009c8 <main+0x388>)
 8000896:	f002 fc21 	bl	80030dc <iprintf>
    int result = ModbusMaster_WriteSingleRegister(&modbus_master,
 800089a:	4b3b      	ldr	r3, [pc, #236]	@ (8000988 <main+0x348>)
 800089c:	881b      	ldrh	r3, [r3, #0]
 800089e:	2204      	movs	r2, #4
 80008a0:	2101      	movs	r1, #1
 80008a2:	4820      	ldr	r0, [pc, #128]	@ (8000924 <main+0x2e4>)
 80008a4:	f000 fbdd 	bl	8001062 <ModbusMaster_WriteSingleRegister>
 80008a8:	60b8      	str	r0, [r7, #8]
                                                   MODBUS_SLAVE_ADDR,
                                                   0x0004,  // REG_PHOTO_ID
                                                   photo_counter);
    if (result != MODBUS_OK) {
 80008aa:	68bb      	ldr	r3, [r7, #8]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d008      	beq.n	80008c2 <main+0x282>
        printf("[Modbus] ERROR: Gagal set Photo ID (Error code: %d)\r\n", result);
 80008b0:	68b9      	ldr	r1, [r7, #8]
 80008b2:	4846      	ldr	r0, [pc, #280]	@ (80009cc <main+0x38c>)
 80008b4:	f002 fc12 	bl	80030dc <iprintf>
        HAL_Delay(5000);
 80008b8:	f241 3088 	movw	r0, #5000	@ 0x1388
 80008bc:	f000 ff60 	bl	8001780 <HAL_Delay>
        continue;
 80008c0:	e11f      	b.n	8000b02 <main+0x4c2>
    }
    printf("[Modbus] Photo ID set successfully.\r\n");
 80008c2:	4843      	ldr	r0, [pc, #268]	@ (80009d0 <main+0x390>)
 80008c4:	f002 fc72 	bl	80031ac <puts>
    // NOTE: Group ID set once at startup (Fix 6 - optimization)

    // =================================================================
    // STEP 2: Send CAPTURE command to ESP32-CAM
    // =================================================================
    printf("[Modbus] Mengirim perintah CAPTURE ke ESP32-CAM (Reg 0x0001 = 1)...\r\n");
 80008c8:	4842      	ldr	r0, [pc, #264]	@ (80009d4 <main+0x394>)
 80008ca:	f002 fc6f 	bl	80031ac <puts>

    result = ModbusMaster_SendCaptureCommand(&modbus_master);
 80008ce:	4815      	ldr	r0, [pc, #84]	@ (8000924 <main+0x2e4>)
 80008d0:	f000 fcb0 	bl	8001234 <ModbusMaster_SendCaptureCommand>
 80008d4:	60b8      	str	r0, [r7, #8]

    if (result != MODBUS_OK) {
 80008d6:	68bb      	ldr	r3, [r7, #8]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	f000 8085 	beq.w	80009e8 <main+0x3a8>
        printf("[Modbus] ERROR: Gagal mengirim command (Error code: %d)\r\n", result);
 80008de:	68b9      	ldr	r1, [r7, #8]
 80008e0:	483d      	ldr	r0, [pc, #244]	@ (80009d8 <main+0x398>)
 80008e2:	f002 fbfb 	bl	80030dc <iprintf>
        if (result == MODBUS_ERR_TIMEOUT) {
 80008e6:	68bb      	ldr	r3, [r7, #8]
 80008e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008ec:	d103      	bne.n	80008f6 <main+0x2b6>
            printf("  -> Timeout! Cek koneksi UART atau ESP32-CAM tidak merespon.\r\n");
 80008ee:	483b      	ldr	r0, [pc, #236]	@ (80009dc <main+0x39c>)
 80008f0:	f002 fc5c 	bl	80031ac <puts>
 80008f4:	e00e      	b.n	8000914 <main+0x2d4>
        } else if (result == MODBUS_ERR_CRC) {
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	f113 0f02 	cmn.w	r3, #2
 80008fc:	d103      	bne.n	8000906 <main+0x2c6>
            printf("  -> CRC Error! Data corrupted atau noise di line.\r\n");
 80008fe:	4838      	ldr	r0, [pc, #224]	@ (80009e0 <main+0x3a0>)
 8000900:	f002 fc54 	bl	80031ac <puts>
 8000904:	e006      	b.n	8000914 <main+0x2d4>
        } else if (result == MODBUS_ERR_EXCEPTION) {
 8000906:	68bb      	ldr	r3, [r7, #8]
 8000908:	f113 0f03 	cmn.w	r3, #3
 800090c:	d102      	bne.n	8000914 <main+0x2d4>
            printf("  -> Modbus Exception! ESP32-CAM menolak request.\r\n");
 800090e:	4835      	ldr	r0, [pc, #212]	@ (80009e4 <main+0x3a4>)
 8000910:	f002 fc4c 	bl	80031ac <puts>
        }
        HAL_Delay(5000);
 8000914:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000918:	f000 ff32 	bl	8001780 <HAL_Delay>
        continue; // Skip ke iterasi berikutnya
 800091c:	e0f1      	b.n	8000b02 <main+0x4c2>
 800091e:	bf00      	nop
 8000920:	20000118 	.word	0x20000118
 8000924:	20000160 	.word	0x20000160
 8000928:	08003e88 	.word	0x08003e88
 800092c:	08003ec4 	.word	0x08003ec4
 8000930:	08003efc 	.word	0x08003efc
 8000934:	08003f30 	.word	0x08003f30
 8000938:	40020800 	.word	0x40020800
 800093c:	08003f60 	.word	0x08003f60
 8000940:	08003f8c 	.word	0x08003f8c
 8000944:	08003fac 	.word	0x08003fac
 8000948:	08003fd8 	.word	0x08003fd8
 800094c:	08004004 	.word	0x08004004
 8000950:	0800403c 	.word	0x0800403c
 8000954:	08004084 	.word	0x08004084
 8000958:	080040c4 	.word	0x080040c4
 800095c:	08004110 	.word	0x08004110
 8000960:	0800415c 	.word	0x0800415c
 8000964:	0800419c 	.word	0x0800419c
 8000968:	20000002 	.word	0x20000002
 800096c:	080041d8 	.word	0x080041d8
 8000970:	08004210 	.word	0x08004210
 8000974:	08004238 	.word	0x08004238
 8000978:	08004274 	.word	0x08004274
 800097c:	080042a0 	.word	0x080042a0
 8000980:	080042c4 	.word	0x080042c4
 8000984:	080042f0 	.word	0x080042f0
 8000988:	20000000 	.word	0x20000000
 800098c:	08004330 	.word	0x08004330
 8000990:	08004358 	.word	0x08004358
 8000994:	08004380 	.word	0x08004380
 8000998:	0800439c 	.word	0x0800439c
 800099c:	080043c8 	.word	0x080043c8
 80009a0:	080043fc 	.word	0x080043fc
 80009a4:	08004434 	.word	0x08004434
 80009a8:	08004468 	.word	0x08004468
 80009ac:	0800449c 	.word	0x0800449c
 80009b0:	080044b8 	.word	0x080044b8
 80009b4:	080044f4 	.word	0x080044f4
 80009b8:	0800451c 	.word	0x0800451c
 80009bc:	08004534 	.word	0x08004534
 80009c0:	0800455c 	.word	0x0800455c
 80009c4:	0800459c 	.word	0x0800459c
 80009c8:	080045c4 	.word	0x080045c4
 80009cc:	080045f8 	.word	0x080045f8
 80009d0:	08004630 	.word	0x08004630
 80009d4:	08004658 	.word	0x08004658
 80009d8:	080046a0 	.word	0x080046a0
 80009dc:	080046dc 	.word	0x080046dc
 80009e0:	0800471c 	.word	0x0800471c
 80009e4:	08004750 	.word	0x08004750
    }

    printf("[Modbus] Command berhasil dikirim! ESP32-CAM acknowledge.\r\n");
 80009e8:	484f      	ldr	r0, [pc, #316]	@ (8000b28 <main+0x4e8>)
 80009ea:	f002 fbdf 	bl	80031ac <puts>

    // =================================================================
    // STEP 3: Poll status sampai selesai (max 90 detik for Azure upload)
    // =================================================================
    printf("[Modbus] Polling status ESP32-CAM (max 90 detik)...\r\n");
 80009ee:	484f      	ldr	r0, [pc, #316]	@ (8000b2c <main+0x4ec>)
 80009f0:	f002 fbdc 	bl	80031ac <puts>

    result = ModbusMaster_WaitForCompletion(&modbus_master, 90000); // 90 detik timeout (Azure HTTPS + idempotency buffer)
 80009f4:	494e      	ldr	r1, [pc, #312]	@ (8000b30 <main+0x4f0>)
 80009f6:	484f      	ldr	r0, [pc, #316]	@ (8000b34 <main+0x4f4>)
 80009f8:	f000 fc3d 	bl	8001276 <ModbusMaster_WaitForCompletion>
 80009fc:	60b8      	str	r0, [r7, #8]

    if (result == MODBUS_OK) {
 80009fe:	68bb      	ldr	r3, [r7, #8]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d118      	bne.n	8000a36 <main+0x3f6>
        printf("[Modbus] SUCCESS! ESP32-CAM selesai capture & upload.\r\n");
 8000a04:	484c      	ldr	r0, [pc, #304]	@ (8000b38 <main+0x4f8>)
 8000a06:	f002 fbd1 	bl	80031ac <puts>
        printf("[Modbus] Photo #%03d uploaded successfully (Group %d).\r\n", photo_counter, current_group);
 8000a0a:	4b4c      	ldr	r3, [pc, #304]	@ (8000b3c <main+0x4fc>)
 8000a0c:	881b      	ldrh	r3, [r3, #0]
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4b4b      	ldr	r3, [pc, #300]	@ (8000b40 <main+0x500>)
 8000a12:	881b      	ldrh	r3, [r3, #0]
 8000a14:	461a      	mov	r2, r3
 8000a16:	484b      	ldr	r0, [pc, #300]	@ (8000b44 <main+0x504>)
 8000a18:	f002 fb60 	bl	80030dc <iprintf>

        // Increment photo counter untuk foto berikutnya
        photo_counter++;
 8000a1c:	4b47      	ldr	r3, [pc, #284]	@ (8000b3c <main+0x4fc>)
 8000a1e:	881b      	ldrh	r3, [r3, #0]
 8000a20:	3301      	adds	r3, #1
 8000a22:	b29a      	uxth	r2, r3
 8000a24:	4b45      	ldr	r3, [pc, #276]	@ (8000b3c <main+0x4fc>)
 8000a26:	801a      	strh	r2, [r3, #0]
        printf("[Counter] Photo counter incremented to: %d\r\n", photo_counter);
 8000a28:	4b44      	ldr	r3, [pc, #272]	@ (8000b3c <main+0x4fc>)
 8000a2a:	881b      	ldrh	r3, [r3, #0]
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4846      	ldr	r0, [pc, #280]	@ (8000b48 <main+0x508>)
 8000a30:	f002 fb54 	bl	80030dc <iprintf>
 8000a34:	e05e      	b.n	8000af4 <main+0x4b4>

    } else if (result == MODBUS_ERR_TIMEOUT) {
 8000a36:	68bb      	ldr	r3, [r7, #8]
 8000a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a3c:	d103      	bne.n	8000a46 <main+0x406>
        printf("[Modbus] TIMEOUT! ESP32-CAM tidak selesai dalam 90 detik.\r\n");
 8000a3e:	4843      	ldr	r0, [pc, #268]	@ (8000b4c <main+0x50c>)
 8000a40:	f002 fbb4 	bl	80031ac <puts>
 8000a44:	e056      	b.n	8000af4 <main+0x4b4>
    } else if (result == MODBUS_ERR_EXCEPTION) {
 8000a46:	68bb      	ldr	r3, [r7, #8]
 8000a48:	f113 0f03 	cmn.w	r3, #3
 8000a4c:	d14e      	bne.n	8000aec <main+0x4ac>
        printf("[Modbus] ERROR! ESP32-CAM melaporkan kegagalan (status=ERROR).\r\n");
 8000a4e:	4840      	ldr	r0, [pc, #256]	@ (8000b50 <main+0x510>)
 8000a50:	f002 fbac 	bl	80031ac <puts>

        // Read error code from register 0x0003
        uint16_t error_code = 0;
 8000a54:	2300      	movs	r3, #0
 8000a56:	803b      	strh	r3, [r7, #0]
        if (ModbusMaster_ReadHoldingRegisters(&modbus_master, MODBUS_SLAVE_ADDR,
 8000a58:	463b      	mov	r3, r7
 8000a5a:	9300      	str	r3, [sp, #0]
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	2203      	movs	r2, #3
 8000a60:	2101      	movs	r1, #1
 8000a62:	4834      	ldr	r0, [pc, #208]	@ (8000b34 <main+0x4f4>)
 8000a64:	f000 fb59 	bl	800111a <ModbusMaster_ReadHoldingRegisters>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d134      	bne.n	8000ad8 <main+0x498>
                                               MODBUS_REG_ERROR_CODE, 1, &error_code) == MODBUS_OK) {
            printf("  -> Error Code: 0x%04X ", error_code);
 8000a6e:	883b      	ldrh	r3, [r7, #0]
 8000a70:	4619      	mov	r1, r3
 8000a72:	4838      	ldr	r0, [pc, #224]	@ (8000b54 <main+0x514>)
 8000a74:	f002 fb32 	bl	80030dc <iprintf>

            // Decode error code
            switch(error_code) {
 8000a78:	883b      	ldrh	r3, [r7, #0]
 8000a7a:	3b01      	subs	r3, #1
 8000a7c:	2b05      	cmp	r3, #5
 8000a7e:	d827      	bhi.n	8000ad0 <main+0x490>
 8000a80:	a201      	add	r2, pc, #4	@ (adr r2, 8000a88 <main+0x448>)
 8000a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a86:	bf00      	nop
 8000a88:	08000aa1 	.word	0x08000aa1
 8000a8c:	08000aa9 	.word	0x08000aa9
 8000a90:	08000ab1 	.word	0x08000ab1
 8000a94:	08000ab9 	.word	0x08000ab9
 8000a98:	08000ac1 	.word	0x08000ac1
 8000a9c:	08000ac9 	.word	0x08000ac9
                case 0x0001: printf("(Camera capture failed)\r\n"); break;
 8000aa0:	482d      	ldr	r0, [pc, #180]	@ (8000b58 <main+0x518>)
 8000aa2:	f002 fb83 	bl	80031ac <puts>
 8000aa6:	e017      	b.n	8000ad8 <main+0x498>
                case 0x0002: printf("(WiFi disconnected)\r\n"); break;
 8000aa8:	482c      	ldr	r0, [pc, #176]	@ (8000b5c <main+0x51c>)
 8000aaa:	f002 fb7f 	bl	80031ac <puts>
 8000aae:	e013      	b.n	8000ad8 <main+0x498>
                case 0x0003: printf("(Image upload failed)\r\n"); break;
 8000ab0:	482b      	ldr	r0, [pc, #172]	@ (8000b60 <main+0x520>)
 8000ab2:	f002 fb7b 	bl	80031ac <puts>
 8000ab6:	e00f      	b.n	8000ad8 <main+0x498>
                case 0x0004: printf("(Metadata upload failed)\r\n"); break;
 8000ab8:	482a      	ldr	r0, [pc, #168]	@ (8000b64 <main+0x524>)
 8000aba:	f002 fb77 	bl	80031ac <puts>
 8000abe:	e00b      	b.n	8000ad8 <main+0x498>
                case 0x0005: printf("(Session ID retrieval failed)\r\n"); break;
 8000ac0:	4829      	ldr	r0, [pc, #164]	@ (8000b68 <main+0x528>)
 8000ac2:	f002 fb73 	bl	80031ac <puts>
 8000ac6:	e007      	b.n	8000ad8 <main+0x498>
                case 0x0006: printf("(Invalid Photo ID)\r\n"); break;
 8000ac8:	4828      	ldr	r0, [pc, #160]	@ (8000b6c <main+0x52c>)
 8000aca:	f002 fb6f 	bl	80031ac <puts>
 8000ace:	e003      	b.n	8000ad8 <main+0x498>
                default: printf("(Unknown error)\r\n"); break;
 8000ad0:	4827      	ldr	r0, [pc, #156]	@ (8000b70 <main+0x530>)
 8000ad2:	f002 fb6b 	bl	80031ac <puts>
 8000ad6:	bf00      	nop
            }
        }

        // Optional: Retry logic bisa ditambahkan di sini
        // Untuk sekarang, skip dan lanjut ke foto berikutnya
        printf("[Recovery] Skipping failed capture, moving to next photo...\r\n");
 8000ad8:	4826      	ldr	r0, [pc, #152]	@ (8000b74 <main+0x534>)
 8000ada:	f002 fb67 	bl	80031ac <puts>
        photo_counter++;  // Increment juga untuk skip photo_id yang gagal
 8000ade:	4b17      	ldr	r3, [pc, #92]	@ (8000b3c <main+0x4fc>)
 8000ae0:	881b      	ldrh	r3, [r3, #0]
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	b29a      	uxth	r2, r3
 8000ae6:	4b15      	ldr	r3, [pc, #84]	@ (8000b3c <main+0x4fc>)
 8000ae8:	801a      	strh	r2, [r3, #0]
 8000aea:	e003      	b.n	8000af4 <main+0x4b4>
    } else {
        printf("[Modbus] ERROR: Communication error (Error code: %d)\r\n", result);
 8000aec:	68b9      	ldr	r1, [r7, #8]
 8000aee:	4822      	ldr	r0, [pc, #136]	@ (8000b78 <main+0x538>)
 8000af0:	f002 faf4 	bl	80030dc <iprintf>
    // }
    //
    // For now, group_id stays constant at 1 (single straight corridor)

    // Tunggu 5 detik sebelum perintah berikutnya
    printf("\r\nMenunggu 5 detik sebelum capture berikutnya...\r\n");
 8000af4:	4821      	ldr	r0, [pc, #132]	@ (8000b7c <main+0x53c>)
 8000af6:	f002 fb59 	bl	80031ac <puts>
    HAL_Delay(5000);
 8000afa:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000afe:	f000 fe3f 	bl	8001780 <HAL_Delay>
{
 8000b02:	e64a      	b.n	800079a <main+0x15a>
}

  // Idle mode after photo limit reached (only executed if ENABLE_PHOTO_LIMIT = 1)
  printf("\r\n[System] Entering idle mode...\r\n");
 8000b04:	481e      	ldr	r0, [pc, #120]	@ (8000b80 <main+0x540>)
 8000b06:	f002 fb51 	bl	80031ac <puts>
  printf("[System] LED will blink slowly to indicate idle state.\r\n");
 8000b0a:	481e      	ldr	r0, [pc, #120]	@ (8000b84 <main+0x544>)
 8000b0c:	f002 fb4e 	bl	80031ac <puts>
  while (1) {
      HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);  // Blink LED slowly
 8000b10:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b14:	481c      	ldr	r0, [pc, #112]	@ (8000b88 <main+0x548>)
 8000b16:	f001 f90a 	bl	8001d2e <HAL_GPIO_TogglePin>
      HAL_Delay(1000);  // 1 second on, 1 second off
 8000b1a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b1e:	f000 fe2f 	bl	8001780 <HAL_Delay>
      HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);  // Blink LED slowly
 8000b22:	bf00      	nop
 8000b24:	e7f4      	b.n	8000b10 <main+0x4d0>
 8000b26:	bf00      	nop
 8000b28:	08004784 	.word	0x08004784
 8000b2c:	080047c0 	.word	0x080047c0
 8000b30:	00015f90 	.word	0x00015f90
 8000b34:	20000160 	.word	0x20000160
 8000b38:	080047f8 	.word	0x080047f8
 8000b3c:	20000000 	.word	0x20000000
 8000b40:	20000002 	.word	0x20000002
 8000b44:	08004830 	.word	0x08004830
 8000b48:	0800486c 	.word	0x0800486c
 8000b4c:	0800489c 	.word	0x0800489c
 8000b50:	080048d8 	.word	0x080048d8
 8000b54:	08004918 	.word	0x08004918
 8000b58:	08004934 	.word	0x08004934
 8000b5c:	08004950 	.word	0x08004950
 8000b60:	08004968 	.word	0x08004968
 8000b64:	08004980 	.word	0x08004980
 8000b68:	0800499c 	.word	0x0800499c
 8000b6c:	080049bc 	.word	0x080049bc
 8000b70:	080049d0 	.word	0x080049d0
 8000b74:	080049e4 	.word	0x080049e4
 8000b78:	08004a24 	.word	0x08004a24
 8000b7c:	08004a5c 	.word	0x08004a5c
 8000b80:	08004a90 	.word	0x08004a90
 8000b84:	08004ab4 	.word	0x08004ab4
 8000b88:	40020800 	.word	0x40020800

08000b8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b094      	sub	sp, #80	@ 0x50
 8000b90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b92:	f107 0320 	add.w	r3, r7, #32
 8000b96:	2230      	movs	r2, #48	@ 0x30
 8000b98:	2100      	movs	r1, #0
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f002 fbe6 	bl	800336c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ba0:	f107 030c 	add.w	r3, r7, #12
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	601a      	str	r2, [r3, #0]
 8000ba8:	605a      	str	r2, [r3, #4]
 8000baa:	609a      	str	r2, [r3, #8]
 8000bac:	60da      	str	r2, [r3, #12]
 8000bae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	60bb      	str	r3, [r7, #8]
 8000bb4:	4b22      	ldr	r3, [pc, #136]	@ (8000c40 <SystemClock_Config+0xb4>)
 8000bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb8:	4a21      	ldr	r2, [pc, #132]	@ (8000c40 <SystemClock_Config+0xb4>)
 8000bba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bbe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bc0:	4b1f      	ldr	r3, [pc, #124]	@ (8000c40 <SystemClock_Config+0xb4>)
 8000bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bc8:	60bb      	str	r3, [r7, #8]
 8000bca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bcc:	2300      	movs	r3, #0
 8000bce:	607b      	str	r3, [r7, #4]
 8000bd0:	4b1c      	ldr	r3, [pc, #112]	@ (8000c44 <SystemClock_Config+0xb8>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a1b      	ldr	r2, [pc, #108]	@ (8000c44 <SystemClock_Config+0xb8>)
 8000bd6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bda:	6013      	str	r3, [r2, #0]
 8000bdc:	4b19      	ldr	r3, [pc, #100]	@ (8000c44 <SystemClock_Config+0xb8>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000be8:	2302      	movs	r3, #2
 8000bea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bec:	2301      	movs	r3, #1
 8000bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bf0:	2310      	movs	r3, #16
 8000bf2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bf8:	f107 0320 	add.w	r3, r7, #32
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f001 f8b1 	bl	8001d64 <HAL_RCC_OscConfig>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000c08:	f000 f8fa 	bl	8000e00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c0c:	230f      	movs	r3, #15
 8000c0e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c10:	2300      	movs	r3, #0
 8000c12:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c14:	2300      	movs	r3, #0
 8000c16:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c20:	f107 030c 	add.w	r3, r7, #12
 8000c24:	2100      	movs	r1, #0
 8000c26:	4618      	mov	r0, r3
 8000c28:	f001 fb14 	bl	8002254 <HAL_RCC_ClockConfig>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000c32:	f000 f8e5 	bl	8000e00 <Error_Handler>
  }
}
 8000c36:	bf00      	nop
 8000c38:	3750      	adds	r7, #80	@ 0x50
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40023800 	.word	0x40023800
 8000c44:	40007000 	.word	0x40007000

08000c48 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c4c:	4b11      	ldr	r3, [pc, #68]	@ (8000c94 <MX_USART1_UART_Init+0x4c>)
 8000c4e:	4a12      	ldr	r2, [pc, #72]	@ (8000c98 <MX_USART1_UART_Init+0x50>)
 8000c50:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c52:	4b10      	ldr	r3, [pc, #64]	@ (8000c94 <MX_USART1_UART_Init+0x4c>)
 8000c54:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c58:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c94 <MX_USART1_UART_Init+0x4c>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c60:	4b0c      	ldr	r3, [pc, #48]	@ (8000c94 <MX_USART1_UART_Init+0x4c>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c66:	4b0b      	ldr	r3, [pc, #44]	@ (8000c94 <MX_USART1_UART_Init+0x4c>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c6c:	4b09      	ldr	r3, [pc, #36]	@ (8000c94 <MX_USART1_UART_Init+0x4c>)
 8000c6e:	220c      	movs	r2, #12
 8000c70:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c72:	4b08      	ldr	r3, [pc, #32]	@ (8000c94 <MX_USART1_UART_Init+0x4c>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c78:	4b06      	ldr	r3, [pc, #24]	@ (8000c94 <MX_USART1_UART_Init+0x4c>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c7e:	4805      	ldr	r0, [pc, #20]	@ (8000c94 <MX_USART1_UART_Init+0x4c>)
 8000c80:	f001 fcc8 	bl	8002614 <HAL_UART_Init>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000c8a:	f000 f8b9 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c8e:	bf00      	nop
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	20000088 	.word	0x20000088
 8000c98:	40011000 	.word	0x40011000

08000c9c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ca0:	4b11      	ldr	r3, [pc, #68]	@ (8000ce8 <MX_USART2_UART_Init+0x4c>)
 8000ca2:	4a12      	ldr	r2, [pc, #72]	@ (8000cec <MX_USART2_UART_Init+0x50>)
 8000ca4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ca6:	4b10      	ldr	r3, [pc, #64]	@ (8000ce8 <MX_USART2_UART_Init+0x4c>)
 8000ca8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000cac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cae:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce8 <MX_USART2_UART_Init+0x4c>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce8 <MX_USART2_UART_Init+0x4c>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cba:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce8 <MX_USART2_UART_Init+0x4c>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cc0:	4b09      	ldr	r3, [pc, #36]	@ (8000ce8 <MX_USART2_UART_Init+0x4c>)
 8000cc2:	220c      	movs	r2, #12
 8000cc4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cc6:	4b08      	ldr	r3, [pc, #32]	@ (8000ce8 <MX_USART2_UART_Init+0x4c>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ccc:	4b06      	ldr	r3, [pc, #24]	@ (8000ce8 <MX_USART2_UART_Init+0x4c>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cd2:	4805      	ldr	r0, [pc, #20]	@ (8000ce8 <MX_USART2_UART_Init+0x4c>)
 8000cd4:	f001 fc9e 	bl	8002614 <HAL_UART_Init>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000cde:	f000 f88f 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	200000d0 	.word	0x200000d0
 8000cec:	40004400 	.word	0x40004400

08000cf0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000cf4:	4b11      	ldr	r3, [pc, #68]	@ (8000d3c <MX_USART3_UART_Init+0x4c>)
 8000cf6:	4a12      	ldr	r2, [pc, #72]	@ (8000d40 <MX_USART3_UART_Init+0x50>)
 8000cf8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000cfa:	4b10      	ldr	r3, [pc, #64]	@ (8000d3c <MX_USART3_UART_Init+0x4c>)
 8000cfc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000d00:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d02:	4b0e      	ldr	r3, [pc, #56]	@ (8000d3c <MX_USART3_UART_Init+0x4c>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d08:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <MX_USART3_UART_Init+0x4c>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d3c <MX_USART3_UART_Init+0x4c>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d14:	4b09      	ldr	r3, [pc, #36]	@ (8000d3c <MX_USART3_UART_Init+0x4c>)
 8000d16:	220c      	movs	r2, #12
 8000d18:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d1a:	4b08      	ldr	r3, [pc, #32]	@ (8000d3c <MX_USART3_UART_Init+0x4c>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d20:	4b06      	ldr	r3, [pc, #24]	@ (8000d3c <MX_USART3_UART_Init+0x4c>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d26:	4805      	ldr	r0, [pc, #20]	@ (8000d3c <MX_USART3_UART_Init+0x4c>)
 8000d28:	f001 fc74 	bl	8002614 <HAL_UART_Init>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000d32:	f000 f865 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	20000118 	.word	0x20000118
 8000d40:	40004800 	.word	0x40004800

08000d44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b088      	sub	sp, #32
 8000d48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4a:	f107 030c 	add.w	r3, r7, #12
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	605a      	str	r2, [r3, #4]
 8000d54:	609a      	str	r2, [r3, #8]
 8000d56:	60da      	str	r2, [r3, #12]
 8000d58:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */

/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60bb      	str	r3, [r7, #8]
 8000d5e:	4b26      	ldr	r3, [pc, #152]	@ (8000df8 <MX_GPIO_Init+0xb4>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d62:	4a25      	ldr	r2, [pc, #148]	@ (8000df8 <MX_GPIO_Init+0xb4>)
 8000d64:	f043 0304 	orr.w	r3, r3, #4
 8000d68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d6a:	4b23      	ldr	r3, [pc, #140]	@ (8000df8 <MX_GPIO_Init+0xb4>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6e:	f003 0304 	and.w	r3, r3, #4
 8000d72:	60bb      	str	r3, [r7, #8]
 8000d74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d76:	2300      	movs	r3, #0
 8000d78:	607b      	str	r3, [r7, #4]
 8000d7a:	4b1f      	ldr	r3, [pc, #124]	@ (8000df8 <MX_GPIO_Init+0xb4>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7e:	4a1e      	ldr	r2, [pc, #120]	@ (8000df8 <MX_GPIO_Init+0xb4>)
 8000d80:	f043 0301 	orr.w	r3, r3, #1
 8000d84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d86:	4b1c      	ldr	r3, [pc, #112]	@ (8000df8 <MX_GPIO_Init+0xb4>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	607b      	str	r3, [r7, #4]
 8000d90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d92:	2300      	movs	r3, #0
 8000d94:	603b      	str	r3, [r7, #0]
 8000d96:	4b18      	ldr	r3, [pc, #96]	@ (8000df8 <MX_GPIO_Init+0xb4>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9a:	4a17      	ldr	r2, [pc, #92]	@ (8000df8 <MX_GPIO_Init+0xb4>)
 8000d9c:	f043 0302 	orr.w	r3, r3, #2
 8000da0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da2:	4b15      	ldr	r3, [pc, #84]	@ (8000df8 <MX_GPIO_Init+0xb4>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da6:	f003 0302 	and.w	r3, r3, #2
 8000daa:	603b      	str	r3, [r7, #0]
 8000dac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000dae:	2200      	movs	r2, #0
 8000db0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000db4:	4811      	ldr	r0, [pc, #68]	@ (8000dfc <MX_GPIO_Init+0xb8>)
 8000db6:	f000 ffa1 	bl	8001cfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000dba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000dbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dcc:	f107 030c 	add.w	r3, r7, #12
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	480a      	ldr	r0, [pc, #40]	@ (8000dfc <MX_GPIO_Init+0xb8>)
 8000dd4:	f000 fdde 	bl	8001994 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

  /*Configure GPIO pins : PC0 (GREEN button) and PC2 (RED button) */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_2;
 8000dd8:	2305      	movs	r3, #5
 8000dda:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;  // Active LOW with pull-up
 8000de0:	2301      	movs	r3, #1
 8000de2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000de4:	f107 030c 	add.w	r3, r7, #12
 8000de8:	4619      	mov	r1, r3
 8000dea:	4804      	ldr	r0, [pc, #16]	@ (8000dfc <MX_GPIO_Init+0xb8>)
 8000dec:	f000 fdd2 	bl	8001994 <HAL_GPIO_Init>

/* USER CODE END MX_GPIO_Init_2 */
}
 8000df0:	bf00      	nop
 8000df2:	3720      	adds	r7, #32
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40023800 	.word	0x40023800
 8000dfc:	40020800 	.word	0x40020800

08000e00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e04:	b672      	cpsid	i
}
 8000e06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e08:	bf00      	nop
 8000e0a:	e7fd      	b.n	8000e08 <Error_Handler+0x8>

08000e0c <ModbusMaster_Init>:

/**
 * @brief Initialize Modbus Master
 */
void ModbusMaster_Init(ModbusMaster_t *modbus, UART_HandleTypeDef *huart, uint32_t timeout_ms)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	60f8      	str	r0, [r7, #12]
 8000e14:	60b9      	str	r1, [r7, #8]
 8000e16:	607a      	str	r2, [r7, #4]
    modbus->huart = huart;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	68ba      	ldr	r2, [r7, #8]
 8000e1c:	601a      	str	r2, [r3, #0]
    modbus->timeout_ms = timeout_ms;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	687a      	ldr	r2, [r7, #4]
 8000e22:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    modbus->tx_length = 0;
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	2200      	movs	r2, #0
 8000e2a:	f8a3 2204 	strh.w	r2, [r3, #516]	@ 0x204
    modbus->rx_length = 0;
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	2200      	movs	r2, #0
 8000e32:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
    memset(modbus->tx_buffer, 0, MODBUS_MAX_FRAME_SIZE);
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	3304      	adds	r3, #4
 8000e3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e3e:	2100      	movs	r1, #0
 8000e40:	4618      	mov	r0, r3
 8000e42:	f002 fa93 	bl	800336c <memset>
    memset(modbus->rx_buffer, 0, MODBUS_MAX_FRAME_SIZE);
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8000e4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e50:	2100      	movs	r1, #0
 8000e52:	4618      	mov	r0, r3
 8000e54:	f002 fa8a 	bl	800336c <memset>
}
 8000e58:	bf00      	nop
 8000e5a:	3710      	adds	r7, #16
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <ModbusMaster_FlushRxBuffer>:
/**
 * @brief Flush UART RX buffer (Fix 4: Clear stale data)
 * This prevents CRC errors from old/corrupt data in buffer
 */
void ModbusMaster_FlushRxBuffer(UART_HandleTypeDef *huart)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
    uint8_t dummy;
    // Read and discard any pending data in RX buffer (with short timeout)
    while (HAL_UART_Receive(huart, &dummy, 1, 10) == HAL_OK) {
 8000e68:	bf00      	nop
 8000e6a:	f107 010f 	add.w	r1, r7, #15
 8000e6e:	230a      	movs	r3, #10
 8000e70:	2201      	movs	r2, #1
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	f001 fca9 	bl	80027ca <HAL_UART_Receive>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d0f5      	beq.n	8000e6a <ModbusMaster_FlushRxBuffer+0xa>
        // Empty loop - just draining the buffer
    }
}
 8000e7e:	bf00      	nop
 8000e80:	bf00      	nop
 8000e82:	3710      	adds	r7, #16
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <ModbusMaster_CRC16>:
/**
 * @brief Calculate Modbus CRC16
 * CRC16-MODBUS (Polynomial: 0xA001, Init: 0xFFFF, RefIn: true, RefOut: true)
 */
uint16_t ModbusMaster_CRC16(uint8_t *buffer, uint16_t length)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b085      	sub	sp, #20
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
 8000e90:	460b      	mov	r3, r1
 8000e92:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8000e94:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e98:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < length; i++) {
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	81bb      	strh	r3, [r7, #12]
 8000e9e:	e026      	b.n	8000eee <ModbusMaster_CRC16+0x66>
        crc ^= buffer[i];
 8000ea0:	89bb      	ldrh	r3, [r7, #12]
 8000ea2:	687a      	ldr	r2, [r7, #4]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	89fb      	ldrh	r3, [r7, #14]
 8000eac:	4053      	eors	r3, r2
 8000eae:	81fb      	strh	r3, [r7, #14]

        for (uint8_t j = 0; j < 8; j++) {
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	72fb      	strb	r3, [r7, #11]
 8000eb4:	e015      	b.n	8000ee2 <ModbusMaster_CRC16+0x5a>
            if (crc & 0x0001) {
 8000eb6:	89fb      	ldrh	r3, [r7, #14]
 8000eb8:	f003 0301 	and.w	r3, r3, #1
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d00a      	beq.n	8000ed6 <ModbusMaster_CRC16+0x4e>
                crc >>= 1;
 8000ec0:	89fb      	ldrh	r3, [r7, #14]
 8000ec2:	085b      	lsrs	r3, r3, #1
 8000ec4:	81fb      	strh	r3, [r7, #14]
                crc ^= 0xA001;
 8000ec6:	89fb      	ldrh	r3, [r7, #14]
 8000ec8:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8000ecc:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8000ed0:	43db      	mvns	r3, r3
 8000ed2:	81fb      	strh	r3, [r7, #14]
 8000ed4:	e002      	b.n	8000edc <ModbusMaster_CRC16+0x54>
            } else {
                crc >>= 1;
 8000ed6:	89fb      	ldrh	r3, [r7, #14]
 8000ed8:	085b      	lsrs	r3, r3, #1
 8000eda:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8000edc:	7afb      	ldrb	r3, [r7, #11]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	72fb      	strb	r3, [r7, #11]
 8000ee2:	7afb      	ldrb	r3, [r7, #11]
 8000ee4:	2b07      	cmp	r3, #7
 8000ee6:	d9e6      	bls.n	8000eb6 <ModbusMaster_CRC16+0x2e>
    for (uint16_t i = 0; i < length; i++) {
 8000ee8:	89bb      	ldrh	r3, [r7, #12]
 8000eea:	3301      	adds	r3, #1
 8000eec:	81bb      	strh	r3, [r7, #12]
 8000eee:	89ba      	ldrh	r2, [r7, #12]
 8000ef0:	887b      	ldrh	r3, [r7, #2]
 8000ef2:	429a      	cmp	r2, r3
 8000ef4:	d3d4      	bcc.n	8000ea0 <ModbusMaster_CRC16+0x18>
            }
        }
    }

    return crc;
 8000ef6:	89fb      	ldrh	r3, [r7, #14]
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3714      	adds	r7, #20
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <ModbusMaster_VerifyCRC>:

/**
 * @brief Verify CRC of received frame
 */
static bool ModbusMaster_VerifyCRC(uint8_t *buffer, uint16_t length)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	460b      	mov	r3, r1
 8000f0e:	807b      	strh	r3, [r7, #2]
    if (length < 4) return false;  // Minimum frame: addr(1) + fc(1) + data(0+) + crc(2)
 8000f10:	887b      	ldrh	r3, [r7, #2]
 8000f12:	2b03      	cmp	r3, #3
 8000f14:	d801      	bhi.n	8000f1a <ModbusMaster_VerifyCRC+0x16>
 8000f16:	2300      	movs	r3, #0
 8000f18:	e020      	b.n	8000f5c <ModbusMaster_VerifyCRC+0x58>

    // Calculate CRC of data (excluding last 2 bytes which is the CRC)
    uint16_t calculated_crc = ModbusMaster_CRC16(buffer, length - 2);
 8000f1a:	887b      	ldrh	r3, [r7, #2]
 8000f1c:	3b02      	subs	r3, #2
 8000f1e:	b29b      	uxth	r3, r3
 8000f20:	4619      	mov	r1, r3
 8000f22:	6878      	ldr	r0, [r7, #4]
 8000f24:	f7ff ffb0 	bl	8000e88 <ModbusMaster_CRC16>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	81fb      	strh	r3, [r7, #14]

    // Extract received CRC (CRC is sent LSB first)
    uint16_t received_crc = (uint16_t)buffer[length - 1] << 8 | buffer[length - 2];
 8000f2c:	887b      	ldrh	r3, [r7, #2]
 8000f2e:	3b01      	subs	r3, #1
 8000f30:	687a      	ldr	r2, [r7, #4]
 8000f32:	4413      	add	r3, r2
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	b21b      	sxth	r3, r3
 8000f38:	021b      	lsls	r3, r3, #8
 8000f3a:	b21a      	sxth	r2, r3
 8000f3c:	887b      	ldrh	r3, [r7, #2]
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	6879      	ldr	r1, [r7, #4]
 8000f42:	440b      	add	r3, r1
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	b21b      	sxth	r3, r3
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	b21b      	sxth	r3, r3
 8000f4c:	81bb      	strh	r3, [r7, #12]

    return (calculated_crc == received_crc);
 8000f4e:	89fa      	ldrh	r2, [r7, #14]
 8000f50:	89bb      	ldrh	r3, [r7, #12]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	bf0c      	ite	eq
 8000f56:	2301      	moveq	r3, #1
 8000f58:	2300      	movne	r3, #0
 8000f5a:	b2db      	uxtb	r3, r3
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3710      	adds	r7, #16
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <ModbusMaster_SendFrame>:

/**
 * @brief Send Modbus frame via UART
 */
static int ModbusMaster_SendFrame(ModbusMaster_t *modbus, uint16_t tx_length)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	807b      	strh	r3, [r7, #2]
    // Calculate and append CRC
    uint16_t crc = ModbusMaster_CRC16(modbus->tx_buffer, tx_length);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	3304      	adds	r3, #4
 8000f74:	887a      	ldrh	r2, [r7, #2]
 8000f76:	4611      	mov	r1, r2
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff ff85 	bl	8000e88 <ModbusMaster_CRC16>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	81fb      	strh	r3, [r7, #14]
    modbus->tx_buffer[tx_length++] = (uint8_t)(crc & 0xFF);        // CRC Low
 8000f82:	887b      	ldrh	r3, [r7, #2]
 8000f84:	1c5a      	adds	r2, r3, #1
 8000f86:	807a      	strh	r2, [r7, #2]
 8000f88:	4619      	mov	r1, r3
 8000f8a:	89fb      	ldrh	r3, [r7, #14]
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	440b      	add	r3, r1
 8000f92:	711a      	strb	r2, [r3, #4]
    modbus->tx_buffer[tx_length++] = (uint8_t)((crc >> 8) & 0xFF); // CRC High
 8000f94:	89fb      	ldrh	r3, [r7, #14]
 8000f96:	0a1b      	lsrs	r3, r3, #8
 8000f98:	b29a      	uxth	r2, r3
 8000f9a:	887b      	ldrh	r3, [r7, #2]
 8000f9c:	1c59      	adds	r1, r3, #1
 8000f9e:	8079      	strh	r1, [r7, #2]
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	b2d2      	uxtb	r2, r2
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	440b      	add	r3, r1
 8000fa8:	711a      	strb	r2, [r3, #4]

    // Send frame
    HAL_StatusTypeDef status = HAL_UART_Transmit(modbus->huart, modbus->tx_buffer,
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6818      	ldr	r0, [r3, #0]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	1d19      	adds	r1, r3, #4
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8000fb8:	887a      	ldrh	r2, [r7, #2]
 8000fba:	f001 fb7b 	bl	80026b4 <HAL_UART_Transmit>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	737b      	strb	r3, [r7, #13]
                                                   tx_length, modbus->timeout_ms);

    if (status != HAL_OK) {
 8000fc2:	7b7b      	ldrb	r3, [r7, #13]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d002      	beq.n	8000fce <ModbusMaster_SendFrame+0x6a>
        return MODBUS_ERR_TIMEOUT;
 8000fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fcc:	e000      	b.n	8000fd0 <ModbusMaster_SendFrame+0x6c>
    }

    return MODBUS_OK;
 8000fce:	2300      	movs	r3, #0
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3710      	adds	r7, #16
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <ModbusMaster_ReceiveFrame>:

/**
 * @brief Receive Modbus frame via UART
 */
static int ModbusMaster_ReceiveFrame(ModbusMaster_t *modbus, uint16_t expected_length)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	807b      	strh	r3, [r7, #2]
    // Clear RX buffer
    memset(modbus->rx_buffer, 0, MODBUS_MAX_FRAME_SIZE);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8000fea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f002 f9bb 	bl	800336c <memset>

    // Receive frame with timeout
    HAL_StatusTypeDef status = HAL_UART_Receive(modbus->huart, modbus->rx_buffer,
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6818      	ldr	r0, [r3, #0]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	f503 7182 	add.w	r1, r3, #260	@ 0x104
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8001006:	887a      	ldrh	r2, [r7, #2]
 8001008:	f001 fbdf 	bl	80027ca <HAL_UART_Receive>
 800100c:	4603      	mov	r3, r0
 800100e:	73fb      	strb	r3, [r7, #15]
                                                  expected_length, modbus->timeout_ms);

    if (status != HAL_OK) {
 8001010:	7bfb      	ldrb	r3, [r7, #15]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d002      	beq.n	800101c <ModbusMaster_ReceiveFrame+0x44>
        return MODBUS_ERR_TIMEOUT;
 8001016:	f04f 33ff 	mov.w	r3, #4294967295
 800101a:	e01e      	b.n	800105a <ModbusMaster_ReceiveFrame+0x82>
    }

    modbus->rx_length = expected_length;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	887a      	ldrh	r2, [r7, #2]
 8001020:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206

    // Verify CRC
    if (!ModbusMaster_VerifyCRC(modbus->rx_buffer, expected_length)) {
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 800102a:	887a      	ldrh	r2, [r7, #2]
 800102c:	4611      	mov	r1, r2
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff ff68 	bl	8000f04 <ModbusMaster_VerifyCRC>
 8001034:	4603      	mov	r3, r0
 8001036:	f083 0301 	eor.w	r3, r3, #1
 800103a:	b2db      	uxtb	r3, r3
 800103c:	2b00      	cmp	r3, #0
 800103e:	d002      	beq.n	8001046 <ModbusMaster_ReceiveFrame+0x6e>
        return MODBUS_ERR_CRC;
 8001040:	f06f 0301 	mvn.w	r3, #1
 8001044:	e009      	b.n	800105a <ModbusMaster_ReceiveFrame+0x82>
    }

    // Check for exception response (function code with MSB set)
    if (modbus->rx_buffer[1] & 0x80) {
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 800104c:	b25b      	sxtb	r3, r3
 800104e:	2b00      	cmp	r3, #0
 8001050:	da02      	bge.n	8001058 <ModbusMaster_ReceiveFrame+0x80>
        return MODBUS_ERR_EXCEPTION;
 8001052:	f06f 0302 	mvn.w	r3, #2
 8001056:	e000      	b.n	800105a <ModbusMaster_ReceiveFrame+0x82>
    }

    return MODBUS_OK;
 8001058:	2300      	movs	r3, #0
}
 800105a:	4618      	mov	r0, r3
 800105c:	3710      	adds	r7, #16
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}

08001062 <ModbusMaster_WriteSingleRegister>:
 * Frame format: [Addr][FC][Reg_Hi][Reg_Lo][Val_Hi][Val_Lo][CRC_Lo][CRC_Hi]
 * Response: Same as request if successful
 */
int ModbusMaster_WriteSingleRegister(ModbusMaster_t *modbus, uint8_t slave_addr,
                                      uint16_t reg_addr, uint16_t reg_value)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	b086      	sub	sp, #24
 8001066:	af00      	add	r7, sp, #0
 8001068:	60f8      	str	r0, [r7, #12]
 800106a:	4608      	mov	r0, r1
 800106c:	4611      	mov	r1, r2
 800106e:	461a      	mov	r2, r3
 8001070:	4603      	mov	r3, r0
 8001072:	72fb      	strb	r3, [r7, #11]
 8001074:	460b      	mov	r3, r1
 8001076:	813b      	strh	r3, [r7, #8]
 8001078:	4613      	mov	r3, r2
 800107a:	80fb      	strh	r3, [r7, #6]
    // Build request frame
    modbus->tx_buffer[0] = slave_addr;
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	7afa      	ldrb	r2, [r7, #11]
 8001080:	711a      	strb	r2, [r3, #4]
    modbus->tx_buffer[1] = MODBUS_FC_WRITE_SINGLE_REG;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	2206      	movs	r2, #6
 8001086:	715a      	strb	r2, [r3, #5]
    modbus->tx_buffer[2] = (uint8_t)((reg_addr >> 8) & 0xFF);  // Register address high
 8001088:	893b      	ldrh	r3, [r7, #8]
 800108a:	0a1b      	lsrs	r3, r3, #8
 800108c:	b29b      	uxth	r3, r3
 800108e:	b2da      	uxtb	r2, r3
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	719a      	strb	r2, [r3, #6]
    modbus->tx_buffer[3] = (uint8_t)(reg_addr & 0xFF);         // Register address low
 8001094:	893b      	ldrh	r3, [r7, #8]
 8001096:	b2da      	uxtb	r2, r3
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	71da      	strb	r2, [r3, #7]
    modbus->tx_buffer[4] = (uint8_t)((reg_value >> 8) & 0xFF); // Register value high
 800109c:	88fb      	ldrh	r3, [r7, #6]
 800109e:	0a1b      	lsrs	r3, r3, #8
 80010a0:	b29b      	uxth	r3, r3
 80010a2:	b2da      	uxtb	r2, r3
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	721a      	strb	r2, [r3, #8]
    modbus->tx_buffer[5] = (uint8_t)(reg_value & 0xFF);        // Register value low
 80010a8:	88fb      	ldrh	r3, [r7, #6]
 80010aa:	b2da      	uxtb	r2, r3
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	725a      	strb	r2, [r3, #9]

    // Send request (6 bytes + 2 CRC = 8 bytes total)
    int result = ModbusMaster_SendFrame(modbus, 6);
 80010b0:	2106      	movs	r1, #6
 80010b2:	68f8      	ldr	r0, [r7, #12]
 80010b4:	f7ff ff56 	bl	8000f64 <ModbusMaster_SendFrame>
 80010b8:	6178      	str	r0, [r7, #20]
    if (result != MODBUS_OK) {
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <ModbusMaster_WriteSingleRegister+0x62>
        return result;
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	e026      	b.n	8001112 <ModbusMaster_WriteSingleRegister+0xb0>
    }

    // Wait for response (same format as request: 8 bytes)
    result = ModbusMaster_ReceiveFrame(modbus, 8);
 80010c4:	2108      	movs	r1, #8
 80010c6:	68f8      	ldr	r0, [r7, #12]
 80010c8:	f7ff ff86 	bl	8000fd8 <ModbusMaster_ReceiveFrame>
 80010cc:	6178      	str	r0, [r7, #20]
    if (result != MODBUS_OK) {
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <ModbusMaster_WriteSingleRegister+0x76>
        return result;
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	e01c      	b.n	8001112 <ModbusMaster_WriteSingleRegister+0xb0>
    }

    // Verify response matches request
    if (modbus->rx_buffer[0] != slave_addr ||
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80010de:	7afa      	ldrb	r2, [r7, #11]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d112      	bne.n	800110a <ModbusMaster_WriteSingleRegister+0xa8>
        modbus->rx_buffer[1] != MODBUS_FC_WRITE_SINGLE_REG ||
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
    if (modbus->rx_buffer[0] != slave_addr ||
 80010ea:	2b06      	cmp	r3, #6
 80010ec:	d10d      	bne.n	800110a <ModbusMaster_WriteSingleRegister+0xa8>
        modbus->rx_buffer[2] != modbus->tx_buffer[2] ||
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	799b      	ldrb	r3, [r3, #6]
        modbus->rx_buffer[1] != MODBUS_FC_WRITE_SINGLE_REG ||
 80010f8:	429a      	cmp	r2, r3
 80010fa:	d106      	bne.n	800110a <ModbusMaster_WriteSingleRegister+0xa8>
        modbus->rx_buffer[3] != modbus->tx_buffer[3]) {
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	f893 2107 	ldrb.w	r2, [r3, #263]	@ 0x107
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	79db      	ldrb	r3, [r3, #7]
        modbus->rx_buffer[2] != modbus->tx_buffer[2] ||
 8001106:	429a      	cmp	r2, r3
 8001108:	d002      	beq.n	8001110 <ModbusMaster_WriteSingleRegister+0xae>
        return MODBUS_ERR_INVALID_RESPONSE;
 800110a:	f06f 0303 	mvn.w	r3, #3
 800110e:	e000      	b.n	8001112 <ModbusMaster_WriteSingleRegister+0xb0>
    }

    return MODBUS_OK;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3718      	adds	r7, #24
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <ModbusMaster_ReadHoldingRegisters>:
 * Response: [Addr][FC][ByteCount][Data...][CRC_Lo][CRC_Hi]
 */
int ModbusMaster_ReadHoldingRegisters(ModbusMaster_t *modbus, uint8_t slave_addr,
                                       uint16_t start_addr, uint16_t num_regs,
                                       uint16_t *output_buffer)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	b088      	sub	sp, #32
 800111e:	af00      	add	r7, sp, #0
 8001120:	60f8      	str	r0, [r7, #12]
 8001122:	4608      	mov	r0, r1
 8001124:	4611      	mov	r1, r2
 8001126:	461a      	mov	r2, r3
 8001128:	4603      	mov	r3, r0
 800112a:	72fb      	strb	r3, [r7, #11]
 800112c:	460b      	mov	r3, r1
 800112e:	813b      	strh	r3, [r7, #8]
 8001130:	4613      	mov	r3, r2
 8001132:	80fb      	strh	r3, [r7, #6]
    if (num_regs == 0 || num_regs > 125) {
 8001134:	88fb      	ldrh	r3, [r7, #6]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d002      	beq.n	8001140 <ModbusMaster_ReadHoldingRegisters+0x26>
 800113a:	88fb      	ldrh	r3, [r7, #6]
 800113c:	2b7d      	cmp	r3, #125	@ 0x7d
 800113e:	d902      	bls.n	8001146 <ModbusMaster_ReadHoldingRegisters+0x2c>
        return MODBUS_ERR_INVALID_RESPONSE;
 8001140:	f06f 0303 	mvn.w	r3, #3
 8001144:	e072      	b.n	800122c <ModbusMaster_ReadHoldingRegisters+0x112>
    }

    // Build request frame
    modbus->tx_buffer[0] = slave_addr;
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	7afa      	ldrb	r2, [r7, #11]
 800114a:	711a      	strb	r2, [r3, #4]
    modbus->tx_buffer[1] = MODBUS_FC_READ_HOLDING_REG;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	2203      	movs	r2, #3
 8001150:	715a      	strb	r2, [r3, #5]
    modbus->tx_buffer[2] = (uint8_t)((start_addr >> 8) & 0xFF); // Start address high
 8001152:	893b      	ldrh	r3, [r7, #8]
 8001154:	0a1b      	lsrs	r3, r3, #8
 8001156:	b29b      	uxth	r3, r3
 8001158:	b2da      	uxtb	r2, r3
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	719a      	strb	r2, [r3, #6]
    modbus->tx_buffer[3] = (uint8_t)(start_addr & 0xFF);        // Start address low
 800115e:	893b      	ldrh	r3, [r7, #8]
 8001160:	b2da      	uxtb	r2, r3
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	71da      	strb	r2, [r3, #7]
    modbus->tx_buffer[4] = (uint8_t)((num_regs >> 8) & 0xFF);   // Number of regs high
 8001166:	88fb      	ldrh	r3, [r7, #6]
 8001168:	0a1b      	lsrs	r3, r3, #8
 800116a:	b29b      	uxth	r3, r3
 800116c:	b2da      	uxtb	r2, r3
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	721a      	strb	r2, [r3, #8]
    modbus->tx_buffer[5] = (uint8_t)(num_regs & 0xFF);          // Number of regs low
 8001172:	88fb      	ldrh	r3, [r7, #6]
 8001174:	b2da      	uxtb	r2, r3
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	725a      	strb	r2, [r3, #9]

    // Send request (6 bytes + 2 CRC = 8 bytes total)
    int result = ModbusMaster_SendFrame(modbus, 6);
 800117a:	2106      	movs	r1, #6
 800117c:	68f8      	ldr	r0, [r7, #12]
 800117e:	f7ff fef1 	bl	8000f64 <ModbusMaster_SendFrame>
 8001182:	61b8      	str	r0, [r7, #24]
    if (result != MODBUS_OK) {
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <ModbusMaster_ReadHoldingRegisters+0x74>
        return result;
 800118a:	69bb      	ldr	r3, [r7, #24]
 800118c:	e04e      	b.n	800122c <ModbusMaster_ReadHoldingRegisters+0x112>
    }

    // Calculate expected response length: Addr(1) + FC(1) + ByteCount(1) + Data(n*2) + CRC(2)
    uint16_t expected_length = 3 + (num_regs * 2) + 2;
 800118e:	88fb      	ldrh	r3, [r7, #6]
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	b29b      	uxth	r3, r3
 8001194:	3305      	adds	r3, #5
 8001196:	82fb      	strh	r3, [r7, #22]

    // Receive response
    result = ModbusMaster_ReceiveFrame(modbus, expected_length);
 8001198:	8afb      	ldrh	r3, [r7, #22]
 800119a:	4619      	mov	r1, r3
 800119c:	68f8      	ldr	r0, [r7, #12]
 800119e:	f7ff ff1b 	bl	8000fd8 <ModbusMaster_ReceiveFrame>
 80011a2:	61b8      	str	r0, [r7, #24]
    if (result != MODBUS_OK) {
 80011a4:	69bb      	ldr	r3, [r7, #24]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <ModbusMaster_ReadHoldingRegisters+0x94>
        return result;
 80011aa:	69bb      	ldr	r3, [r7, #24]
 80011ac:	e03e      	b.n	800122c <ModbusMaster_ReadHoldingRegisters+0x112>
    }

    // Verify response header
    if (modbus->rx_buffer[0] != slave_addr ||
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80011b4:	7afa      	ldrb	r2, [r7, #11]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d10c      	bne.n	80011d4 <ModbusMaster_ReadHoldingRegisters+0xba>
        modbus->rx_buffer[1] != MODBUS_FC_READ_HOLDING_REG ||
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
    if (modbus->rx_buffer[0] != slave_addr ||
 80011c0:	2b03      	cmp	r3, #3
 80011c2:	d107      	bne.n	80011d4 <ModbusMaster_ReadHoldingRegisters+0xba>
        modbus->rx_buffer[2] != (num_regs * 2)) {
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80011ca:	461a      	mov	r2, r3
 80011cc:	88fb      	ldrh	r3, [r7, #6]
 80011ce:	005b      	lsls	r3, r3, #1
        modbus->rx_buffer[1] != MODBUS_FC_READ_HOLDING_REG ||
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d002      	beq.n	80011da <ModbusMaster_ReadHoldingRegisters+0xc0>
        return MODBUS_ERR_INVALID_RESPONSE;
 80011d4:	f06f 0303 	mvn.w	r3, #3
 80011d8:	e028      	b.n	800122c <ModbusMaster_ReadHoldingRegisters+0x112>
    }

    // Extract register values (Big Endian)
    for (uint16_t i = 0; i < num_regs; i++) {
 80011da:	2300      	movs	r3, #0
 80011dc:	83fb      	strh	r3, [r7, #30]
 80011de:	e020      	b.n	8001222 <ModbusMaster_ReadHoldingRegisters+0x108>
        uint8_t high_byte = modbus->rx_buffer[3 + (i * 2)];
 80011e0:	8bfb      	ldrh	r3, [r7, #30]
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	3303      	adds	r3, #3
 80011e6:	68fa      	ldr	r2, [r7, #12]
 80011e8:	4413      	add	r3, r2
 80011ea:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80011ee:	757b      	strb	r3, [r7, #21]
        uint8_t low_byte = modbus->rx_buffer[3 + (i * 2) + 1];
 80011f0:	8bfb      	ldrh	r3, [r7, #30]
 80011f2:	3302      	adds	r3, #2
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	68fa      	ldr	r2, [r7, #12]
 80011f8:	4413      	add	r3, r2
 80011fa:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80011fe:	753b      	strb	r3, [r7, #20]
        output_buffer[i] = (uint16_t)(high_byte << 8 | low_byte);
 8001200:	7d7b      	ldrb	r3, [r7, #21]
 8001202:	b21b      	sxth	r3, r3
 8001204:	021b      	lsls	r3, r3, #8
 8001206:	b21a      	sxth	r2, r3
 8001208:	7d3b      	ldrb	r3, [r7, #20]
 800120a:	b21b      	sxth	r3, r3
 800120c:	4313      	orrs	r3, r2
 800120e:	b219      	sxth	r1, r3
 8001210:	8bfb      	ldrh	r3, [r7, #30]
 8001212:	005b      	lsls	r3, r3, #1
 8001214:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001216:	4413      	add	r3, r2
 8001218:	b28a      	uxth	r2, r1
 800121a:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < num_regs; i++) {
 800121c:	8bfb      	ldrh	r3, [r7, #30]
 800121e:	3301      	adds	r3, #1
 8001220:	83fb      	strh	r3, [r7, #30]
 8001222:	8bfa      	ldrh	r2, [r7, #30]
 8001224:	88fb      	ldrh	r3, [r7, #6]
 8001226:	429a      	cmp	r2, r3
 8001228:	d3da      	bcc.n	80011e0 <ModbusMaster_ReadHoldingRegisters+0xc6>
    }

    return MODBUS_OK;
 800122a:	2300      	movs	r3, #0
}
 800122c:	4618      	mov	r0, r3
 800122e:	3720      	adds	r7, #32
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <ModbusMaster_SendCaptureCommand>:

/**
 * @brief Send capture command to ESP32-CAM
 */
int ModbusMaster_SendCaptureCommand(ModbusMaster_t *modbus)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
    return ModbusMaster_WriteSingleRegister(modbus, MODBUS_SLAVE_ADDR,
 800123c:	2301      	movs	r3, #1
 800123e:	2201      	movs	r2, #1
 8001240:	2101      	movs	r1, #1
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f7ff ff0d 	bl	8001062 <ModbusMaster_WriteSingleRegister>
 8001248:	4603      	mov	r3, r0
                                             MODBUS_REG_COMMAND, CMD_CAPTURE);
}
 800124a:	4618      	mov	r0, r3
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}

08001252 <ModbusMaster_ReadStatus>:

/**
 * @brief Read status from ESP32-CAM
 */
int ModbusMaster_ReadStatus(ModbusMaster_t *modbus, uint16_t *status)
{
 8001252:	b580      	push	{r7, lr}
 8001254:	b084      	sub	sp, #16
 8001256:	af02      	add	r7, sp, #8
 8001258:	6078      	str	r0, [r7, #4]
 800125a:	6039      	str	r1, [r7, #0]
    return ModbusMaster_ReadHoldingRegisters(modbus, MODBUS_SLAVE_ADDR,
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	2301      	movs	r3, #1
 8001262:	2202      	movs	r2, #2
 8001264:	2101      	movs	r1, #1
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f7ff ff57 	bl	800111a <ModbusMaster_ReadHoldingRegisters>
 800126c:	4603      	mov	r3, r0
                                              MODBUS_REG_STATUS, 1, status);
}
 800126e:	4618      	mov	r0, r3
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <ModbusMaster_WaitForCompletion>:
/**
 * @brief Wait for capture completion with polling
 * Polls status register until status changes to SUCCESS or ERROR
 */
int ModbusMaster_WaitForCompletion(ModbusMaster_t *modbus, uint32_t max_wait_ms)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	b088      	sub	sp, #32
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
 800127e:	6039      	str	r1, [r7, #0]
    uint32_t start_tick = HAL_GetTick();
 8001280:	f000 fa72 	bl	8001768 <HAL_GetTick>
 8001284:	61b8      	str	r0, [r7, #24]
    uint16_t status = STATUS_IDLE;
 8001286:	2300      	movs	r3, #0
 8001288:	81fb      	strh	r3, [r7, #14]
    uint8_t consecutive_errors = 0;
 800128a:	2300      	movs	r3, #0
 800128c:	77fb      	strb	r3, [r7, #31]
    const uint8_t MAX_CONSECUTIVE_ERRORS = 5;  // Allow up to 5 consecutive errors before giving up
 800128e:	2305      	movs	r3, #5
 8001290:	75fb      	strb	r3, [r7, #23]

    while ((HAL_GetTick() - start_tick) < max_wait_ms) {
 8001292:	e026      	b.n	80012e2 <ModbusMaster_WaitForCompletion+0x6c>
        // Read status register
        int result = ModbusMaster_ReadStatus(modbus, &status);
 8001294:	f107 030e 	add.w	r3, r7, #14
 8001298:	4619      	mov	r1, r3
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	f7ff ffd9 	bl	8001252 <ModbusMaster_ReadStatus>
 80012a0:	6138      	str	r0, [r7, #16]
        // ===================================================================
        // CRITICAL FIX: Don't exit immediately on communication errors
        // Allow retries for transient errors (ESP32 busy during init/upload)
        // Only exit if too many consecutive errors (complete comm failure)
        // ===================================================================
        if (result != MODBUS_OK) {
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d00c      	beq.n	80012c2 <ModbusMaster_WaitForCompletion+0x4c>
            consecutive_errors++;
 80012a8:	7ffb      	ldrb	r3, [r7, #31]
 80012aa:	3301      	adds	r3, #1
 80012ac:	77fb      	strb	r3, [r7, #31]

            if (consecutive_errors >= MAX_CONSECUTIVE_ERRORS) {
 80012ae:	7ffa      	ldrb	r2, [r7, #31]
 80012b0:	7dfb      	ldrb	r3, [r7, #23]
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d301      	bcc.n	80012ba <ModbusMaster_WaitForCompletion+0x44>
                // Too many consecutive errors - complete communication failure
                return result;
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	e01d      	b.n	80012f6 <ModbusMaster_WaitForCompletion+0x80>
            }

            // Transient error, retry after delay
            HAL_Delay(200);
 80012ba:	20c8      	movs	r0, #200	@ 0xc8
 80012bc:	f000 fa60 	bl	8001780 <HAL_Delay>
            continue;
 80012c0:	e00f      	b.n	80012e2 <ModbusMaster_WaitForCompletion+0x6c>
        }

        // Communication successful, reset error counter
        consecutive_errors = 0;
 80012c2:	2300      	movs	r3, #0
 80012c4:	77fb      	strb	r3, [r7, #31]

        // Check status
        if (status == STATUS_SUCCESS) {
 80012c6:	89fb      	ldrh	r3, [r7, #14]
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	d101      	bne.n	80012d0 <ModbusMaster_WaitForCompletion+0x5a>
            return MODBUS_OK;  // Success!
 80012cc:	2300      	movs	r3, #0
 80012ce:	e012      	b.n	80012f6 <ModbusMaster_WaitForCompletion+0x80>
        } else if (status == STATUS_ERROR) {
 80012d0:	89fb      	ldrh	r3, [r7, #14]
 80012d2:	2b03      	cmp	r3, #3
 80012d4:	d102      	bne.n	80012dc <ModbusMaster_WaitForCompletion+0x66>
            return MODBUS_ERR_EXCEPTION;  // Slave reported error
 80012d6:	f06f 0302 	mvn.w	r3, #2
 80012da:	e00c      	b.n	80012f6 <ModbusMaster_WaitForCompletion+0x80>
        }

        // Status is IDLE or BUSY, wait and retry
        HAL_Delay(200);  // Poll every 200ms (increased frequency for Azure HTTPS latency)
 80012dc:	20c8      	movs	r0, #200	@ 0xc8
 80012de:	f000 fa4f 	bl	8001780 <HAL_Delay>
    while ((HAL_GetTick() - start_tick) < max_wait_ms) {
 80012e2:	f000 fa41 	bl	8001768 <HAL_GetTick>
 80012e6:	4602      	mov	r2, r0
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	1ad3      	subs	r3, r2, r3
 80012ec:	683a      	ldr	r2, [r7, #0]
 80012ee:	429a      	cmp	r2, r3
 80012f0:	d8d0      	bhi.n	8001294 <ModbusMaster_WaitForCompletion+0x1e>
    }

    // Timeout - exceeded max_wait_ms
    return MODBUS_ERR_TIMEOUT;
 80012f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3720      	adds	r7, #32
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
	...

08001300 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	4b10      	ldr	r3, [pc, #64]	@ (800134c <HAL_MspInit+0x4c>)
 800130c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800130e:	4a0f      	ldr	r2, [pc, #60]	@ (800134c <HAL_MspInit+0x4c>)
 8001310:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001314:	6453      	str	r3, [r2, #68]	@ 0x44
 8001316:	4b0d      	ldr	r3, [pc, #52]	@ (800134c <HAL_MspInit+0x4c>)
 8001318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800131a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800131e:	607b      	str	r3, [r7, #4]
 8001320:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	603b      	str	r3, [r7, #0]
 8001326:	4b09      	ldr	r3, [pc, #36]	@ (800134c <HAL_MspInit+0x4c>)
 8001328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800132a:	4a08      	ldr	r2, [pc, #32]	@ (800134c <HAL_MspInit+0x4c>)
 800132c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001330:	6413      	str	r3, [r2, #64]	@ 0x40
 8001332:	4b06      	ldr	r3, [pc, #24]	@ (800134c <HAL_MspInit+0x4c>)
 8001334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001336:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800133a:	603b      	str	r3, [r7, #0]
 800133c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800133e:	bf00      	nop
 8001340:	370c      	adds	r7, #12
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	40023800 	.word	0x40023800

08001350 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08e      	sub	sp, #56	@ 0x38
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001358:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a4c      	ldr	r2, [pc, #304]	@ (80014a0 <HAL_UART_MspInit+0x150>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d12d      	bne.n	80013ce <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	623b      	str	r3, [r7, #32]
 8001376:	4b4b      	ldr	r3, [pc, #300]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 8001378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800137a:	4a4a      	ldr	r2, [pc, #296]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 800137c:	f043 0310 	orr.w	r3, r3, #16
 8001380:	6453      	str	r3, [r2, #68]	@ 0x44
 8001382:	4b48      	ldr	r3, [pc, #288]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 8001384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001386:	f003 0310 	and.w	r3, r3, #16
 800138a:	623b      	str	r3, [r7, #32]
 800138c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	61fb      	str	r3, [r7, #28]
 8001392:	4b44      	ldr	r3, [pc, #272]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001396:	4a43      	ldr	r2, [pc, #268]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	6313      	str	r3, [r2, #48]	@ 0x30
 800139e:	4b41      	ldr	r3, [pc, #260]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	61fb      	str	r3, [r7, #28]
 80013a8:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80013aa:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80013ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b0:	2302      	movs	r3, #2
 80013b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b8:	2303      	movs	r3, #3
 80013ba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013bc:	2307      	movs	r3, #7
 80013be:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013c4:	4619      	mov	r1, r3
 80013c6:	4838      	ldr	r0, [pc, #224]	@ (80014a8 <HAL_UART_MspInit+0x158>)
 80013c8:	f000 fae4 	bl	8001994 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80013cc:	e063      	b.n	8001496 <HAL_UART_MspInit+0x146>
  else if(huart->Instance==USART2)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a36      	ldr	r2, [pc, #216]	@ (80014ac <HAL_UART_MspInit+0x15c>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d12c      	bne.n	8001432 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART2_CLK_ENABLE();
 80013d8:	2300      	movs	r3, #0
 80013da:	61bb      	str	r3, [r7, #24]
 80013dc:	4b31      	ldr	r3, [pc, #196]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 80013de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e0:	4a30      	ldr	r2, [pc, #192]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 80013e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80013e8:	4b2e      	ldr	r3, [pc, #184]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 80013ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013f0:	61bb      	str	r3, [r7, #24]
 80013f2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f4:	2300      	movs	r3, #0
 80013f6:	617b      	str	r3, [r7, #20]
 80013f8:	4b2a      	ldr	r3, [pc, #168]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 80013fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fc:	4a29      	ldr	r2, [pc, #164]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 80013fe:	f043 0301 	orr.w	r3, r3, #1
 8001402:	6313      	str	r3, [r2, #48]	@ 0x30
 8001404:	4b27      	ldr	r3, [pc, #156]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 8001406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001408:	f003 0301 	and.w	r3, r3, #1
 800140c:	617b      	str	r3, [r7, #20]
 800140e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001410:	230c      	movs	r3, #12
 8001412:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001414:	2302      	movs	r3, #2
 8001416:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001418:	2300      	movs	r3, #0
 800141a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800141c:	2303      	movs	r3, #3
 800141e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001420:	2307      	movs	r3, #7
 8001422:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001424:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001428:	4619      	mov	r1, r3
 800142a:	481f      	ldr	r0, [pc, #124]	@ (80014a8 <HAL_UART_MspInit+0x158>)
 800142c:	f000 fab2 	bl	8001994 <HAL_GPIO_Init>
}
 8001430:	e031      	b.n	8001496 <HAL_UART_MspInit+0x146>
  else if(huart->Instance==USART3)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a1e      	ldr	r2, [pc, #120]	@ (80014b0 <HAL_UART_MspInit+0x160>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d12c      	bne.n	8001496 <HAL_UART_MspInit+0x146>
    __HAL_RCC_USART3_CLK_ENABLE();
 800143c:	2300      	movs	r3, #0
 800143e:	613b      	str	r3, [r7, #16]
 8001440:	4b18      	ldr	r3, [pc, #96]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 8001442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001444:	4a17      	ldr	r2, [pc, #92]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 8001446:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800144a:	6413      	str	r3, [r2, #64]	@ 0x40
 800144c:	4b15      	ldr	r3, [pc, #84]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 800144e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001450:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001454:	613b      	str	r3, [r7, #16]
 8001456:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001458:	2300      	movs	r3, #0
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	4b11      	ldr	r3, [pc, #68]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 800145e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001460:	4a10      	ldr	r2, [pc, #64]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 8001462:	f043 0302 	orr.w	r3, r3, #2
 8001466:	6313      	str	r3, [r2, #48]	@ 0x30
 8001468:	4b0e      	ldr	r3, [pc, #56]	@ (80014a4 <HAL_UART_MspInit+0x154>)
 800146a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146c:	f003 0302 	and.w	r3, r3, #2
 8001470:	60fb      	str	r3, [r7, #12]
 8001472:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001474:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001478:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147a:	2302      	movs	r3, #2
 800147c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001482:	2303      	movs	r3, #3
 8001484:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001486:	2307      	movs	r3, #7
 8001488:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800148a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800148e:	4619      	mov	r1, r3
 8001490:	4808      	ldr	r0, [pc, #32]	@ (80014b4 <HAL_UART_MspInit+0x164>)
 8001492:	f000 fa7f 	bl	8001994 <HAL_GPIO_Init>
}
 8001496:	bf00      	nop
 8001498:	3738      	adds	r7, #56	@ 0x38
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40011000 	.word	0x40011000
 80014a4:	40023800 	.word	0x40023800
 80014a8:	40020000 	.word	0x40020000
 80014ac:	40004400 	.word	0x40004400
 80014b0:	40004800 	.word	0x40004800
 80014b4:	40020400 	.word	0x40020400

080014b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014bc:	bf00      	nop
 80014be:	e7fd      	b.n	80014bc <NMI_Handler+0x4>

080014c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014c4:	bf00      	nop
 80014c6:	e7fd      	b.n	80014c4 <HardFault_Handler+0x4>

080014c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014cc:	bf00      	nop
 80014ce:	e7fd      	b.n	80014cc <MemManage_Handler+0x4>

080014d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014d4:	bf00      	nop
 80014d6:	e7fd      	b.n	80014d4 <BusFault_Handler+0x4>

080014d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014dc:	bf00      	nop
 80014de:	e7fd      	b.n	80014dc <UsageFault_Handler+0x4>

080014e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014e4:	bf00      	nop
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr

0800150a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800150a:	b580      	push	{r7, lr}
 800150c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800150e:	f000 f917 	bl	8001740 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}

08001516 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	b086      	sub	sp, #24
 800151a:	af00      	add	r7, sp, #0
 800151c:	60f8      	str	r0, [r7, #12]
 800151e:	60b9      	str	r1, [r7, #8]
 8001520:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001522:	2300      	movs	r3, #0
 8001524:	617b      	str	r3, [r7, #20]
 8001526:	e00a      	b.n	800153e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001528:	f3af 8000 	nop.w
 800152c:	4601      	mov	r1, r0
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	1c5a      	adds	r2, r3, #1
 8001532:	60ba      	str	r2, [r7, #8]
 8001534:	b2ca      	uxtb	r2, r1
 8001536:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	3301      	adds	r3, #1
 800153c:	617b      	str	r3, [r7, #20]
 800153e:	697a      	ldr	r2, [r7, #20]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	429a      	cmp	r2, r3
 8001544:	dbf0      	blt.n	8001528 <_read+0x12>
  }

  return len;
 8001546:	687b      	ldr	r3, [r7, #4]
}
 8001548:	4618      	mov	r0, r3
 800154a:	3718      	adds	r7, #24
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001558:	f04f 33ff 	mov.w	r3, #4294967295
}
 800155c:	4618      	mov	r0, r3
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr

08001568 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001578:	605a      	str	r2, [r3, #4]
  return 0;
 800157a:	2300      	movs	r3, #0
}
 800157c:	4618      	mov	r0, r3
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr

08001588 <_isatty>:

int _isatty(int file)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001590:	2301      	movs	r3, #1
}
 8001592:	4618      	mov	r0, r3
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr

0800159e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800159e:	b480      	push	{r7}
 80015a0:	b085      	sub	sp, #20
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	60f8      	str	r0, [r7, #12]
 80015a6:	60b9      	str	r1, [r7, #8]
 80015a8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015aa:	2300      	movs	r3, #0
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3714      	adds	r7, #20
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015c0:	4a14      	ldr	r2, [pc, #80]	@ (8001614 <_sbrk+0x5c>)
 80015c2:	4b15      	ldr	r3, [pc, #84]	@ (8001618 <_sbrk+0x60>)
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015cc:	4b13      	ldr	r3, [pc, #76]	@ (800161c <_sbrk+0x64>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d102      	bne.n	80015da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015d4:	4b11      	ldr	r3, [pc, #68]	@ (800161c <_sbrk+0x64>)
 80015d6:	4a12      	ldr	r2, [pc, #72]	@ (8001620 <_sbrk+0x68>)
 80015d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015da:	4b10      	ldr	r3, [pc, #64]	@ (800161c <_sbrk+0x64>)
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4413      	add	r3, r2
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d207      	bcs.n	80015f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015e8:	f001 ff0e 	bl	8003408 <__errno>
 80015ec:	4603      	mov	r3, r0
 80015ee:	220c      	movs	r2, #12
 80015f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015f2:	f04f 33ff 	mov.w	r3, #4294967295
 80015f6:	e009      	b.n	800160c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015f8:	4b08      	ldr	r3, [pc, #32]	@ (800161c <_sbrk+0x64>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015fe:	4b07      	ldr	r3, [pc, #28]	@ (800161c <_sbrk+0x64>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4413      	add	r3, r2
 8001606:	4a05      	ldr	r2, [pc, #20]	@ (800161c <_sbrk+0x64>)
 8001608:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800160a:	68fb      	ldr	r3, [r7, #12]
}
 800160c:	4618      	mov	r0, r3
 800160e:	3718      	adds	r7, #24
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20020000 	.word	0x20020000
 8001618:	00000400 	.word	0x00000400
 800161c:	2000036c 	.word	0x2000036c
 8001620:	200004c0 	.word	0x200004c0

08001624 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001628:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <SystemInit+0x20>)
 800162a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800162e:	4a05      	ldr	r2, [pc, #20]	@ (8001644 <SystemInit+0x20>)
 8001630:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001634:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001638:	bf00      	nop
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	e000ed00 	.word	0xe000ed00

08001648 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001648:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001680 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800164c:	f7ff ffea 	bl	8001624 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001650:	480c      	ldr	r0, [pc, #48]	@ (8001684 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001652:	490d      	ldr	r1, [pc, #52]	@ (8001688 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001654:	4a0d      	ldr	r2, [pc, #52]	@ (800168c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001656:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001658:	e002      	b.n	8001660 <LoopCopyDataInit>

0800165a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800165a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800165c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800165e:	3304      	adds	r3, #4

08001660 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001660:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001662:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001664:	d3f9      	bcc.n	800165a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001666:	4a0a      	ldr	r2, [pc, #40]	@ (8001690 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001668:	4c0a      	ldr	r4, [pc, #40]	@ (8001694 <LoopFillZerobss+0x22>)
  movs r3, #0
 800166a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800166c:	e001      	b.n	8001672 <LoopFillZerobss>

0800166e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800166e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001670:	3204      	adds	r2, #4

08001672 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001672:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001674:	d3fb      	bcc.n	800166e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001676:	f001 fecd 	bl	8003414 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800167a:	f7fe ffe1 	bl	8000640 <main>
  bx  lr    
 800167e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001680:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001684:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001688:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 800168c:	08004b48 	.word	0x08004b48
  ldr r2, =_sbss
 8001690:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001694:	200004c0 	.word	0x200004c0

08001698 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001698:	e7fe      	b.n	8001698 <ADC_IRQHandler>
	...

0800169c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016a0:	4b0e      	ldr	r3, [pc, #56]	@ (80016dc <HAL_Init+0x40>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a0d      	ldr	r2, [pc, #52]	@ (80016dc <HAL_Init+0x40>)
 80016a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016ac:	4b0b      	ldr	r3, [pc, #44]	@ (80016dc <HAL_Init+0x40>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a0a      	ldr	r2, [pc, #40]	@ (80016dc <HAL_Init+0x40>)
 80016b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016b8:	4b08      	ldr	r3, [pc, #32]	@ (80016dc <HAL_Init+0x40>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a07      	ldr	r2, [pc, #28]	@ (80016dc <HAL_Init+0x40>)
 80016be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016c4:	2003      	movs	r0, #3
 80016c6:	f000 f931 	bl	800192c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016ca:	200f      	movs	r0, #15
 80016cc:	f000 f808 	bl	80016e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016d0:	f7ff fe16 	bl	8001300 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40023c00 	.word	0x40023c00

080016e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016e8:	4b12      	ldr	r3, [pc, #72]	@ (8001734 <HAL_InitTick+0x54>)
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	4b12      	ldr	r3, [pc, #72]	@ (8001738 <HAL_InitTick+0x58>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	4619      	mov	r1, r3
 80016f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80016fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80016fe:	4618      	mov	r0, r3
 8001700:	f000 f93b 	bl	800197a <HAL_SYSTICK_Config>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e00e      	b.n	800172c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2b0f      	cmp	r3, #15
 8001712:	d80a      	bhi.n	800172a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001714:	2200      	movs	r2, #0
 8001716:	6879      	ldr	r1, [r7, #4]
 8001718:	f04f 30ff 	mov.w	r0, #4294967295
 800171c:	f000 f911 	bl	8001942 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001720:	4a06      	ldr	r2, [pc, #24]	@ (800173c <HAL_InitTick+0x5c>)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001726:	2300      	movs	r3, #0
 8001728:	e000      	b.n	800172c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
}
 800172c:	4618      	mov	r0, r3
 800172e:	3708      	adds	r7, #8
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20000004 	.word	0x20000004
 8001738:	2000000c 	.word	0x2000000c
 800173c:	20000008 	.word	0x20000008

08001740 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001744:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <HAL_IncTick+0x20>)
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	461a      	mov	r2, r3
 800174a:	4b06      	ldr	r3, [pc, #24]	@ (8001764 <HAL_IncTick+0x24>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4413      	add	r3, r2
 8001750:	4a04      	ldr	r2, [pc, #16]	@ (8001764 <HAL_IncTick+0x24>)
 8001752:	6013      	str	r3, [r2, #0]
}
 8001754:	bf00      	nop
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	2000000c 	.word	0x2000000c
 8001764:	20000370 	.word	0x20000370

08001768 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  return uwTick;
 800176c:	4b03      	ldr	r3, [pc, #12]	@ (800177c <HAL_GetTick+0x14>)
 800176e:	681b      	ldr	r3, [r3, #0]
}
 8001770:	4618      	mov	r0, r3
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	20000370 	.word	0x20000370

08001780 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001788:	f7ff ffee 	bl	8001768 <HAL_GetTick>
 800178c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001798:	d005      	beq.n	80017a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800179a:	4b0a      	ldr	r3, [pc, #40]	@ (80017c4 <HAL_Delay+0x44>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	461a      	mov	r2, r3
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	4413      	add	r3, r2
 80017a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017a6:	bf00      	nop
 80017a8:	f7ff ffde 	bl	8001768 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	68fa      	ldr	r2, [r7, #12]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d8f7      	bhi.n	80017a8 <HAL_Delay+0x28>
  {
  }
}
 80017b8:	bf00      	nop
 80017ba:	bf00      	nop
 80017bc:	3710      	adds	r7, #16
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	2000000c 	.word	0x2000000c

080017c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b085      	sub	sp, #20
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	f003 0307 	and.w	r3, r3, #7
 80017d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017d8:	4b0c      	ldr	r3, [pc, #48]	@ (800180c <__NVIC_SetPriorityGrouping+0x44>)
 80017da:	68db      	ldr	r3, [r3, #12]
 80017dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017de:	68ba      	ldr	r2, [r7, #8]
 80017e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017e4:	4013      	ands	r3, r2
 80017e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017fa:	4a04      	ldr	r2, [pc, #16]	@ (800180c <__NVIC_SetPriorityGrouping+0x44>)
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	60d3      	str	r3, [r2, #12]
}
 8001800:	bf00      	nop
 8001802:	3714      	adds	r7, #20
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr
 800180c:	e000ed00 	.word	0xe000ed00

08001810 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001814:	4b04      	ldr	r3, [pc, #16]	@ (8001828 <__NVIC_GetPriorityGrouping+0x18>)
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	0a1b      	lsrs	r3, r3, #8
 800181a:	f003 0307 	and.w	r3, r3, #7
}
 800181e:	4618      	mov	r0, r3
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr
 8001828:	e000ed00 	.word	0xe000ed00

0800182c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	4603      	mov	r3, r0
 8001834:	6039      	str	r1, [r7, #0]
 8001836:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800183c:	2b00      	cmp	r3, #0
 800183e:	db0a      	blt.n	8001856 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	b2da      	uxtb	r2, r3
 8001844:	490c      	ldr	r1, [pc, #48]	@ (8001878 <__NVIC_SetPriority+0x4c>)
 8001846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800184a:	0112      	lsls	r2, r2, #4
 800184c:	b2d2      	uxtb	r2, r2
 800184e:	440b      	add	r3, r1
 8001850:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001854:	e00a      	b.n	800186c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	b2da      	uxtb	r2, r3
 800185a:	4908      	ldr	r1, [pc, #32]	@ (800187c <__NVIC_SetPriority+0x50>)
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	f003 030f 	and.w	r3, r3, #15
 8001862:	3b04      	subs	r3, #4
 8001864:	0112      	lsls	r2, r2, #4
 8001866:	b2d2      	uxtb	r2, r2
 8001868:	440b      	add	r3, r1
 800186a:	761a      	strb	r2, [r3, #24]
}
 800186c:	bf00      	nop
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr
 8001878:	e000e100 	.word	0xe000e100
 800187c:	e000ed00 	.word	0xe000ed00

08001880 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001880:	b480      	push	{r7}
 8001882:	b089      	sub	sp, #36	@ 0x24
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f003 0307 	and.w	r3, r3, #7
 8001892:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	f1c3 0307 	rsb	r3, r3, #7
 800189a:	2b04      	cmp	r3, #4
 800189c:	bf28      	it	cs
 800189e:	2304      	movcs	r3, #4
 80018a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	3304      	adds	r3, #4
 80018a6:	2b06      	cmp	r3, #6
 80018a8:	d902      	bls.n	80018b0 <NVIC_EncodePriority+0x30>
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	3b03      	subs	r3, #3
 80018ae:	e000      	b.n	80018b2 <NVIC_EncodePriority+0x32>
 80018b0:	2300      	movs	r3, #0
 80018b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b4:	f04f 32ff 	mov.w	r2, #4294967295
 80018b8:	69bb      	ldr	r3, [r7, #24]
 80018ba:	fa02 f303 	lsl.w	r3, r2, r3
 80018be:	43da      	mvns	r2, r3
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	401a      	ands	r2, r3
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018c8:	f04f 31ff 	mov.w	r1, #4294967295
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	fa01 f303 	lsl.w	r3, r1, r3
 80018d2:	43d9      	mvns	r1, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d8:	4313      	orrs	r3, r2
         );
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3724      	adds	r7, #36	@ 0x24
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
	...

080018e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	3b01      	subs	r3, #1
 80018f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018f8:	d301      	bcc.n	80018fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018fa:	2301      	movs	r3, #1
 80018fc:	e00f      	b.n	800191e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001928 <SysTick_Config+0x40>)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	3b01      	subs	r3, #1
 8001904:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001906:	210f      	movs	r1, #15
 8001908:	f04f 30ff 	mov.w	r0, #4294967295
 800190c:	f7ff ff8e 	bl	800182c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001910:	4b05      	ldr	r3, [pc, #20]	@ (8001928 <SysTick_Config+0x40>)
 8001912:	2200      	movs	r2, #0
 8001914:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001916:	4b04      	ldr	r3, [pc, #16]	@ (8001928 <SysTick_Config+0x40>)
 8001918:	2207      	movs	r2, #7
 800191a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800191c:	2300      	movs	r3, #0
}
 800191e:	4618      	mov	r0, r3
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	e000e010 	.word	0xe000e010

0800192c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f7ff ff47 	bl	80017c8 <__NVIC_SetPriorityGrouping>
}
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001942:	b580      	push	{r7, lr}
 8001944:	b086      	sub	sp, #24
 8001946:	af00      	add	r7, sp, #0
 8001948:	4603      	mov	r3, r0
 800194a:	60b9      	str	r1, [r7, #8]
 800194c:	607a      	str	r2, [r7, #4]
 800194e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001950:	2300      	movs	r3, #0
 8001952:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001954:	f7ff ff5c 	bl	8001810 <__NVIC_GetPriorityGrouping>
 8001958:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	68b9      	ldr	r1, [r7, #8]
 800195e:	6978      	ldr	r0, [r7, #20]
 8001960:	f7ff ff8e 	bl	8001880 <NVIC_EncodePriority>
 8001964:	4602      	mov	r2, r0
 8001966:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800196a:	4611      	mov	r1, r2
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff ff5d 	bl	800182c <__NVIC_SetPriority>
}
 8001972:	bf00      	nop
 8001974:	3718      	adds	r7, #24
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}

0800197a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800197a:	b580      	push	{r7, lr}
 800197c:	b082      	sub	sp, #8
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	f7ff ffb0 	bl	80018e8 <SysTick_Config>
 8001988:	4603      	mov	r3, r0
}
 800198a:	4618      	mov	r0, r3
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
	...

08001994 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001994:	b480      	push	{r7}
 8001996:	b089      	sub	sp, #36	@ 0x24
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800199e:	2300      	movs	r3, #0
 80019a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019a2:	2300      	movs	r3, #0
 80019a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019a6:	2300      	movs	r3, #0
 80019a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019aa:	2300      	movs	r3, #0
 80019ac:	61fb      	str	r3, [r7, #28]
 80019ae:	e16b      	b.n	8001c88 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019b0:	2201      	movs	r2, #1
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	fa02 f303 	lsl.w	r3, r2, r3
 80019b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	697a      	ldr	r2, [r7, #20]
 80019c0:	4013      	ands	r3, r2
 80019c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019c4:	693a      	ldr	r2, [r7, #16]
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	f040 815a 	bne.w	8001c82 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f003 0303 	and.w	r3, r3, #3
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d005      	beq.n	80019e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d130      	bne.n	8001a48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	2203      	movs	r2, #3
 80019f2:	fa02 f303 	lsl.w	r3, r2, r3
 80019f6:	43db      	mvns	r3, r3
 80019f8:	69ba      	ldr	r2, [r7, #24]
 80019fa:	4013      	ands	r3, r2
 80019fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	68da      	ldr	r2, [r3, #12]
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	69ba      	ldr	r2, [r7, #24]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	69ba      	ldr	r2, [r7, #24]
 8001a14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	fa02 f303 	lsl.w	r3, r2, r3
 8001a24:	43db      	mvns	r3, r3
 8001a26:	69ba      	ldr	r2, [r7, #24]
 8001a28:	4013      	ands	r3, r2
 8001a2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	091b      	lsrs	r3, r3, #4
 8001a32:	f003 0201 	and.w	r2, r3, #1
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3c:	69ba      	ldr	r2, [r7, #24]
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f003 0303 	and.w	r3, r3, #3
 8001a50:	2b03      	cmp	r3, #3
 8001a52:	d017      	beq.n	8001a84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	2203      	movs	r2, #3
 8001a60:	fa02 f303 	lsl.w	r3, r2, r3
 8001a64:	43db      	mvns	r3, r3
 8001a66:	69ba      	ldr	r2, [r7, #24]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	fa02 f303 	lsl.w	r3, r2, r3
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	69ba      	ldr	r2, [r7, #24]
 8001a82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f003 0303 	and.w	r3, r3, #3
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d123      	bne.n	8001ad8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a90:	69fb      	ldr	r3, [r7, #28]
 8001a92:	08da      	lsrs	r2, r3, #3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	3208      	adds	r2, #8
 8001a98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	f003 0307 	and.w	r3, r3, #7
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	220f      	movs	r2, #15
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	43db      	mvns	r3, r3
 8001aae:	69ba      	ldr	r2, [r7, #24]
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	691a      	ldr	r2, [r3, #16]
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	f003 0307 	and.w	r3, r3, #7
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	08da      	lsrs	r2, r3, #3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	3208      	adds	r2, #8
 8001ad2:	69b9      	ldr	r1, [r7, #24]
 8001ad4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	2203      	movs	r2, #3
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	43db      	mvns	r3, r3
 8001aea:	69ba      	ldr	r2, [r7, #24]
 8001aec:	4013      	ands	r3, r2
 8001aee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	f003 0203 	and.w	r2, r3, #3
 8001af8:	69fb      	ldr	r3, [r7, #28]
 8001afa:	005b      	lsls	r3, r3, #1
 8001afc:	fa02 f303 	lsl.w	r3, r2, r3
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	69ba      	ldr	r2, [r7, #24]
 8001b0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	f000 80b4 	beq.w	8001c82 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	4b60      	ldr	r3, [pc, #384]	@ (8001ca0 <HAL_GPIO_Init+0x30c>)
 8001b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b22:	4a5f      	ldr	r2, [pc, #380]	@ (8001ca0 <HAL_GPIO_Init+0x30c>)
 8001b24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b28:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b2a:	4b5d      	ldr	r3, [pc, #372]	@ (8001ca0 <HAL_GPIO_Init+0x30c>)
 8001b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b32:	60fb      	str	r3, [r7, #12]
 8001b34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b36:	4a5b      	ldr	r2, [pc, #364]	@ (8001ca4 <HAL_GPIO_Init+0x310>)
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	089b      	lsrs	r3, r3, #2
 8001b3c:	3302      	adds	r3, #2
 8001b3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	f003 0303 	and.w	r3, r3, #3
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	220f      	movs	r2, #15
 8001b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b52:	43db      	mvns	r3, r3
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	4013      	ands	r3, r2
 8001b58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4a52      	ldr	r2, [pc, #328]	@ (8001ca8 <HAL_GPIO_Init+0x314>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d02b      	beq.n	8001bba <HAL_GPIO_Init+0x226>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4a51      	ldr	r2, [pc, #324]	@ (8001cac <HAL_GPIO_Init+0x318>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d025      	beq.n	8001bb6 <HAL_GPIO_Init+0x222>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4a50      	ldr	r2, [pc, #320]	@ (8001cb0 <HAL_GPIO_Init+0x31c>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d01f      	beq.n	8001bb2 <HAL_GPIO_Init+0x21e>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4a4f      	ldr	r2, [pc, #316]	@ (8001cb4 <HAL_GPIO_Init+0x320>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d019      	beq.n	8001bae <HAL_GPIO_Init+0x21a>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4a4e      	ldr	r2, [pc, #312]	@ (8001cb8 <HAL_GPIO_Init+0x324>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d013      	beq.n	8001baa <HAL_GPIO_Init+0x216>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4a4d      	ldr	r2, [pc, #308]	@ (8001cbc <HAL_GPIO_Init+0x328>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d00d      	beq.n	8001ba6 <HAL_GPIO_Init+0x212>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4a4c      	ldr	r2, [pc, #304]	@ (8001cc0 <HAL_GPIO_Init+0x32c>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d007      	beq.n	8001ba2 <HAL_GPIO_Init+0x20e>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a4b      	ldr	r2, [pc, #300]	@ (8001cc4 <HAL_GPIO_Init+0x330>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d101      	bne.n	8001b9e <HAL_GPIO_Init+0x20a>
 8001b9a:	2307      	movs	r3, #7
 8001b9c:	e00e      	b.n	8001bbc <HAL_GPIO_Init+0x228>
 8001b9e:	2308      	movs	r3, #8
 8001ba0:	e00c      	b.n	8001bbc <HAL_GPIO_Init+0x228>
 8001ba2:	2306      	movs	r3, #6
 8001ba4:	e00a      	b.n	8001bbc <HAL_GPIO_Init+0x228>
 8001ba6:	2305      	movs	r3, #5
 8001ba8:	e008      	b.n	8001bbc <HAL_GPIO_Init+0x228>
 8001baa:	2304      	movs	r3, #4
 8001bac:	e006      	b.n	8001bbc <HAL_GPIO_Init+0x228>
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e004      	b.n	8001bbc <HAL_GPIO_Init+0x228>
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	e002      	b.n	8001bbc <HAL_GPIO_Init+0x228>
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e000      	b.n	8001bbc <HAL_GPIO_Init+0x228>
 8001bba:	2300      	movs	r3, #0
 8001bbc:	69fa      	ldr	r2, [r7, #28]
 8001bbe:	f002 0203 	and.w	r2, r2, #3
 8001bc2:	0092      	lsls	r2, r2, #2
 8001bc4:	4093      	lsls	r3, r2
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bcc:	4935      	ldr	r1, [pc, #212]	@ (8001ca4 <HAL_GPIO_Init+0x310>)
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	089b      	lsrs	r3, r3, #2
 8001bd2:	3302      	adds	r3, #2
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bda:	4b3b      	ldr	r3, [pc, #236]	@ (8001cc8 <HAL_GPIO_Init+0x334>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	43db      	mvns	r3, r3
 8001be4:	69ba      	ldr	r2, [r7, #24]
 8001be6:	4013      	ands	r3, r2
 8001be8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d003      	beq.n	8001bfe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001bf6:	69ba      	ldr	r2, [r7, #24]
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001bfe:	4a32      	ldr	r2, [pc, #200]	@ (8001cc8 <HAL_GPIO_Init+0x334>)
 8001c00:	69bb      	ldr	r3, [r7, #24]
 8001c02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c04:	4b30      	ldr	r3, [pc, #192]	@ (8001cc8 <HAL_GPIO_Init+0x334>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	43db      	mvns	r3, r3
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	4013      	ands	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d003      	beq.n	8001c28 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001c20:	69ba      	ldr	r2, [r7, #24]
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c28:	4a27      	ldr	r2, [pc, #156]	@ (8001cc8 <HAL_GPIO_Init+0x334>)
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c2e:	4b26      	ldr	r3, [pc, #152]	@ (8001cc8 <HAL_GPIO_Init+0x334>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	43db      	mvns	r3, r3
 8001c38:	69ba      	ldr	r2, [r7, #24]
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d003      	beq.n	8001c52 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001c4a:	69ba      	ldr	r2, [r7, #24]
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c52:	4a1d      	ldr	r2, [pc, #116]	@ (8001cc8 <HAL_GPIO_Init+0x334>)
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c58:	4b1b      	ldr	r3, [pc, #108]	@ (8001cc8 <HAL_GPIO_Init+0x334>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	43db      	mvns	r3, r3
 8001c62:	69ba      	ldr	r2, [r7, #24]
 8001c64:	4013      	ands	r3, r2
 8001c66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d003      	beq.n	8001c7c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001c74:	69ba      	ldr	r2, [r7, #24]
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c7c:	4a12      	ldr	r2, [pc, #72]	@ (8001cc8 <HAL_GPIO_Init+0x334>)
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c82:	69fb      	ldr	r3, [r7, #28]
 8001c84:	3301      	adds	r3, #1
 8001c86:	61fb      	str	r3, [r7, #28]
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	2b0f      	cmp	r3, #15
 8001c8c:	f67f ae90 	bls.w	80019b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c90:	bf00      	nop
 8001c92:	bf00      	nop
 8001c94:	3724      	adds	r7, #36	@ 0x24
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	40023800 	.word	0x40023800
 8001ca4:	40013800 	.word	0x40013800
 8001ca8:	40020000 	.word	0x40020000
 8001cac:	40020400 	.word	0x40020400
 8001cb0:	40020800 	.word	0x40020800
 8001cb4:	40020c00 	.word	0x40020c00
 8001cb8:	40021000 	.word	0x40021000
 8001cbc:	40021400 	.word	0x40021400
 8001cc0:	40021800 	.word	0x40021800
 8001cc4:	40021c00 	.word	0x40021c00
 8001cc8:	40013c00 	.word	0x40013c00

08001ccc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	691a      	ldr	r2, [r3, #16]
 8001cdc:	887b      	ldrh	r3, [r7, #2]
 8001cde:	4013      	ands	r3, r2
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d002      	beq.n	8001cea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	73fb      	strb	r3, [r7, #15]
 8001ce8:	e001      	b.n	8001cee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001cea:	2300      	movs	r3, #0
 8001cec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3714      	adds	r7, #20
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	460b      	mov	r3, r1
 8001d06:	807b      	strh	r3, [r7, #2]
 8001d08:	4613      	mov	r3, r2
 8001d0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d0c:	787b      	ldrb	r3, [r7, #1]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d003      	beq.n	8001d1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d12:	887a      	ldrh	r2, [r7, #2]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d18:	e003      	b.n	8001d22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d1a:	887b      	ldrh	r3, [r7, #2]
 8001d1c:	041a      	lsls	r2, r3, #16
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	619a      	str	r2, [r3, #24]
}
 8001d22:	bf00      	nop
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	b085      	sub	sp, #20
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
 8001d36:	460b      	mov	r3, r1
 8001d38:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	695b      	ldr	r3, [r3, #20]
 8001d3e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d40:	887a      	ldrh	r2, [r7, #2]
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	4013      	ands	r3, r2
 8001d46:	041a      	lsls	r2, r3, #16
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	43d9      	mvns	r1, r3
 8001d4c:	887b      	ldrh	r3, [r7, #2]
 8001d4e:	400b      	ands	r3, r1
 8001d50:	431a      	orrs	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	619a      	str	r2, [r3, #24]
}
 8001d56:	bf00      	nop
 8001d58:	3714      	adds	r7, #20
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
	...

08001d64 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d101      	bne.n	8001d76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e267      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0301 	and.w	r3, r3, #1
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d075      	beq.n	8001e6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001d82:	4b88      	ldr	r3, [pc, #544]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	f003 030c 	and.w	r3, r3, #12
 8001d8a:	2b04      	cmp	r3, #4
 8001d8c:	d00c      	beq.n	8001da8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d8e:	4b85      	ldr	r3, [pc, #532]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001d96:	2b08      	cmp	r3, #8
 8001d98:	d112      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d9a:	4b82      	ldr	r3, [pc, #520]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001da2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001da6:	d10b      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001da8:	4b7e      	ldr	r3, [pc, #504]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d05b      	beq.n	8001e6c <HAL_RCC_OscConfig+0x108>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d157      	bne.n	8001e6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e242      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001dc8:	d106      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x74>
 8001dca:	4b76      	ldr	r3, [pc, #472]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a75      	ldr	r2, [pc, #468]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001dd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dd4:	6013      	str	r3, [r2, #0]
 8001dd6:	e01d      	b.n	8001e14 <HAL_RCC_OscConfig+0xb0>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001de0:	d10c      	bne.n	8001dfc <HAL_RCC_OscConfig+0x98>
 8001de2:	4b70      	ldr	r3, [pc, #448]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a6f      	ldr	r2, [pc, #444]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001de8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dec:	6013      	str	r3, [r2, #0]
 8001dee:	4b6d      	ldr	r3, [pc, #436]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a6c      	ldr	r2, [pc, #432]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001df4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001df8:	6013      	str	r3, [r2, #0]
 8001dfa:	e00b      	b.n	8001e14 <HAL_RCC_OscConfig+0xb0>
 8001dfc:	4b69      	ldr	r3, [pc, #420]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a68      	ldr	r2, [pc, #416]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001e02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e06:	6013      	str	r3, [r2, #0]
 8001e08:	4b66      	ldr	r3, [pc, #408]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a65      	ldr	r2, [pc, #404]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001e0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d013      	beq.n	8001e44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e1c:	f7ff fca4 	bl	8001768 <HAL_GetTick>
 8001e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e22:	e008      	b.n	8001e36 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e24:	f7ff fca0 	bl	8001768 <HAL_GetTick>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	2b64      	cmp	r3, #100	@ 0x64
 8001e30:	d901      	bls.n	8001e36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e32:	2303      	movs	r3, #3
 8001e34:	e207      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e36:	4b5b      	ldr	r3, [pc, #364]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d0f0      	beq.n	8001e24 <HAL_RCC_OscConfig+0xc0>
 8001e42:	e014      	b.n	8001e6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e44:	f7ff fc90 	bl	8001768 <HAL_GetTick>
 8001e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e4a:	e008      	b.n	8001e5e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e4c:	f7ff fc8c 	bl	8001768 <HAL_GetTick>
 8001e50:	4602      	mov	r2, r0
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	2b64      	cmp	r3, #100	@ 0x64
 8001e58:	d901      	bls.n	8001e5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e1f3      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e5e:	4b51      	ldr	r3, [pc, #324]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d1f0      	bne.n	8001e4c <HAL_RCC_OscConfig+0xe8>
 8001e6a:	e000      	b.n	8001e6e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d063      	beq.n	8001f42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001e7a:	4b4a      	ldr	r3, [pc, #296]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f003 030c 	and.w	r3, r3, #12
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d00b      	beq.n	8001e9e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e86:	4b47      	ldr	r3, [pc, #284]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001e8e:	2b08      	cmp	r3, #8
 8001e90:	d11c      	bne.n	8001ecc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e92:	4b44      	ldr	r3, [pc, #272]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d116      	bne.n	8001ecc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e9e:	4b41      	ldr	r3, [pc, #260]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f003 0302 	and.w	r3, r3, #2
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d005      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x152>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d001      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e1c7      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eb6:	4b3b      	ldr	r3, [pc, #236]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	00db      	lsls	r3, r3, #3
 8001ec4:	4937      	ldr	r1, [pc, #220]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eca:	e03a      	b.n	8001f42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d020      	beq.n	8001f16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ed4:	4b34      	ldr	r3, [pc, #208]	@ (8001fa8 <HAL_RCC_OscConfig+0x244>)
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eda:	f7ff fc45 	bl	8001768 <HAL_GetTick>
 8001ede:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ee0:	e008      	b.n	8001ef4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ee2:	f7ff fc41 	bl	8001768 <HAL_GetTick>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	2b02      	cmp	r3, #2
 8001eee:	d901      	bls.n	8001ef4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ef0:	2303      	movs	r3, #3
 8001ef2:	e1a8      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ef4:	4b2b      	ldr	r3, [pc, #172]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0302 	and.w	r3, r3, #2
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d0f0      	beq.n	8001ee2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f00:	4b28      	ldr	r3, [pc, #160]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	691b      	ldr	r3, [r3, #16]
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	4925      	ldr	r1, [pc, #148]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001f10:	4313      	orrs	r3, r2
 8001f12:	600b      	str	r3, [r1, #0]
 8001f14:	e015      	b.n	8001f42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f16:	4b24      	ldr	r3, [pc, #144]	@ (8001fa8 <HAL_RCC_OscConfig+0x244>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f1c:	f7ff fc24 	bl	8001768 <HAL_GetTick>
 8001f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f22:	e008      	b.n	8001f36 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f24:	f7ff fc20 	bl	8001768 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e187      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f36:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1f0      	bne.n	8001f24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0308 	and.w	r3, r3, #8
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d036      	beq.n	8001fbc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	695b      	ldr	r3, [r3, #20]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d016      	beq.n	8001f84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f56:	4b15      	ldr	r3, [pc, #84]	@ (8001fac <HAL_RCC_OscConfig+0x248>)
 8001f58:	2201      	movs	r2, #1
 8001f5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f5c:	f7ff fc04 	bl	8001768 <HAL_GetTick>
 8001f60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f62:	e008      	b.n	8001f76 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f64:	f7ff fc00 	bl	8001768 <HAL_GetTick>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d901      	bls.n	8001f76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e167      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f76:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa4 <HAL_RCC_OscConfig+0x240>)
 8001f78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d0f0      	beq.n	8001f64 <HAL_RCC_OscConfig+0x200>
 8001f82:	e01b      	b.n	8001fbc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f84:	4b09      	ldr	r3, [pc, #36]	@ (8001fac <HAL_RCC_OscConfig+0x248>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f8a:	f7ff fbed 	bl	8001768 <HAL_GetTick>
 8001f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f90:	e00e      	b.n	8001fb0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f92:	f7ff fbe9 	bl	8001768 <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d907      	bls.n	8001fb0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e150      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
 8001fa4:	40023800 	.word	0x40023800
 8001fa8:	42470000 	.word	0x42470000
 8001fac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fb0:	4b88      	ldr	r3, [pc, #544]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 8001fb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fb4:	f003 0302 	and.w	r3, r3, #2
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d1ea      	bne.n	8001f92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0304 	and.w	r3, r3, #4
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	f000 8097 	beq.w	80020f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fce:	4b81      	ldr	r3, [pc, #516]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 8001fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d10f      	bne.n	8001ffa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60bb      	str	r3, [r7, #8]
 8001fde:	4b7d      	ldr	r3, [pc, #500]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe2:	4a7c      	ldr	r2, [pc, #496]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 8001fe4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fe8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fea:	4b7a      	ldr	r3, [pc, #488]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 8001fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ff2:	60bb      	str	r3, [r7, #8]
 8001ff4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ffa:	4b77      	ldr	r3, [pc, #476]	@ (80021d8 <HAL_RCC_OscConfig+0x474>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002002:	2b00      	cmp	r3, #0
 8002004:	d118      	bne.n	8002038 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002006:	4b74      	ldr	r3, [pc, #464]	@ (80021d8 <HAL_RCC_OscConfig+0x474>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a73      	ldr	r2, [pc, #460]	@ (80021d8 <HAL_RCC_OscConfig+0x474>)
 800200c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002010:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002012:	f7ff fba9 	bl	8001768 <HAL_GetTick>
 8002016:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002018:	e008      	b.n	800202c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800201a:	f7ff fba5 	bl	8001768 <HAL_GetTick>
 800201e:	4602      	mov	r2, r0
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	1ad3      	subs	r3, r2, r3
 8002024:	2b02      	cmp	r3, #2
 8002026:	d901      	bls.n	800202c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002028:	2303      	movs	r3, #3
 800202a:	e10c      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800202c:	4b6a      	ldr	r3, [pc, #424]	@ (80021d8 <HAL_RCC_OscConfig+0x474>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002034:	2b00      	cmp	r3, #0
 8002036:	d0f0      	beq.n	800201a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d106      	bne.n	800204e <HAL_RCC_OscConfig+0x2ea>
 8002040:	4b64      	ldr	r3, [pc, #400]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 8002042:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002044:	4a63      	ldr	r2, [pc, #396]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 8002046:	f043 0301 	orr.w	r3, r3, #1
 800204a:	6713      	str	r3, [r2, #112]	@ 0x70
 800204c:	e01c      	b.n	8002088 <HAL_RCC_OscConfig+0x324>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	2b05      	cmp	r3, #5
 8002054:	d10c      	bne.n	8002070 <HAL_RCC_OscConfig+0x30c>
 8002056:	4b5f      	ldr	r3, [pc, #380]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 8002058:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800205a:	4a5e      	ldr	r2, [pc, #376]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 800205c:	f043 0304 	orr.w	r3, r3, #4
 8002060:	6713      	str	r3, [r2, #112]	@ 0x70
 8002062:	4b5c      	ldr	r3, [pc, #368]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 8002064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002066:	4a5b      	ldr	r2, [pc, #364]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 8002068:	f043 0301 	orr.w	r3, r3, #1
 800206c:	6713      	str	r3, [r2, #112]	@ 0x70
 800206e:	e00b      	b.n	8002088 <HAL_RCC_OscConfig+0x324>
 8002070:	4b58      	ldr	r3, [pc, #352]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 8002072:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002074:	4a57      	ldr	r2, [pc, #348]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 8002076:	f023 0301 	bic.w	r3, r3, #1
 800207a:	6713      	str	r3, [r2, #112]	@ 0x70
 800207c:	4b55      	ldr	r3, [pc, #340]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 800207e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002080:	4a54      	ldr	r2, [pc, #336]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 8002082:	f023 0304 	bic.w	r3, r3, #4
 8002086:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d015      	beq.n	80020bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002090:	f7ff fb6a 	bl	8001768 <HAL_GetTick>
 8002094:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002096:	e00a      	b.n	80020ae <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002098:	f7ff fb66 	bl	8001768 <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d901      	bls.n	80020ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e0cb      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ae:	4b49      	ldr	r3, [pc, #292]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 80020b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d0ee      	beq.n	8002098 <HAL_RCC_OscConfig+0x334>
 80020ba:	e014      	b.n	80020e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020bc:	f7ff fb54 	bl	8001768 <HAL_GetTick>
 80020c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020c2:	e00a      	b.n	80020da <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020c4:	f7ff fb50 	bl	8001768 <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e0b5      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020da:	4b3e      	ldr	r3, [pc, #248]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 80020dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020de:	f003 0302 	and.w	r3, r3, #2
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1ee      	bne.n	80020c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80020e6:	7dfb      	ldrb	r3, [r7, #23]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d105      	bne.n	80020f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020ec:	4b39      	ldr	r3, [pc, #228]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 80020ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f0:	4a38      	ldr	r2, [pc, #224]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 80020f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020f6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	f000 80a1 	beq.w	8002244 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002102:	4b34      	ldr	r3, [pc, #208]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f003 030c 	and.w	r3, r3, #12
 800210a:	2b08      	cmp	r3, #8
 800210c:	d05c      	beq.n	80021c8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	699b      	ldr	r3, [r3, #24]
 8002112:	2b02      	cmp	r3, #2
 8002114:	d141      	bne.n	800219a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002116:	4b31      	ldr	r3, [pc, #196]	@ (80021dc <HAL_RCC_OscConfig+0x478>)
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800211c:	f7ff fb24 	bl	8001768 <HAL_GetTick>
 8002120:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002122:	e008      	b.n	8002136 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002124:	f7ff fb20 	bl	8001768 <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	2b02      	cmp	r3, #2
 8002130:	d901      	bls.n	8002136 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002132:	2303      	movs	r3, #3
 8002134:	e087      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002136:	4b27      	ldr	r3, [pc, #156]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d1f0      	bne.n	8002124 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	69da      	ldr	r2, [r3, #28]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6a1b      	ldr	r3, [r3, #32]
 800214a:	431a      	orrs	r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002150:	019b      	lsls	r3, r3, #6
 8002152:	431a      	orrs	r2, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002158:	085b      	lsrs	r3, r3, #1
 800215a:	3b01      	subs	r3, #1
 800215c:	041b      	lsls	r3, r3, #16
 800215e:	431a      	orrs	r2, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002164:	061b      	lsls	r3, r3, #24
 8002166:	491b      	ldr	r1, [pc, #108]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 8002168:	4313      	orrs	r3, r2
 800216a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800216c:	4b1b      	ldr	r3, [pc, #108]	@ (80021dc <HAL_RCC_OscConfig+0x478>)
 800216e:	2201      	movs	r2, #1
 8002170:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002172:	f7ff faf9 	bl	8001768 <HAL_GetTick>
 8002176:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002178:	e008      	b.n	800218c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800217a:	f7ff faf5 	bl	8001768 <HAL_GetTick>
 800217e:	4602      	mov	r2, r0
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	2b02      	cmp	r3, #2
 8002186:	d901      	bls.n	800218c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002188:	2303      	movs	r3, #3
 800218a:	e05c      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800218c:	4b11      	ldr	r3, [pc, #68]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d0f0      	beq.n	800217a <HAL_RCC_OscConfig+0x416>
 8002198:	e054      	b.n	8002244 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800219a:	4b10      	ldr	r3, [pc, #64]	@ (80021dc <HAL_RCC_OscConfig+0x478>)
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a0:	f7ff fae2 	bl	8001768 <HAL_GetTick>
 80021a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021a6:	e008      	b.n	80021ba <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021a8:	f7ff fade 	bl	8001768 <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	2b02      	cmp	r3, #2
 80021b4:	d901      	bls.n	80021ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	e045      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021ba:	4b06      	ldr	r3, [pc, #24]	@ (80021d4 <HAL_RCC_OscConfig+0x470>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d1f0      	bne.n	80021a8 <HAL_RCC_OscConfig+0x444>
 80021c6:	e03d      	b.n	8002244 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d107      	bne.n	80021e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e038      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
 80021d4:	40023800 	.word	0x40023800
 80021d8:	40007000 	.word	0x40007000
 80021dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80021e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002250 <HAL_RCC_OscConfig+0x4ec>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	699b      	ldr	r3, [r3, #24]
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d028      	beq.n	8002240 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d121      	bne.n	8002240 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002206:	429a      	cmp	r2, r3
 8002208:	d11a      	bne.n	8002240 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800220a:	68fa      	ldr	r2, [r7, #12]
 800220c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002210:	4013      	ands	r3, r2
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002216:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002218:	4293      	cmp	r3, r2
 800221a:	d111      	bne.n	8002240 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002226:	085b      	lsrs	r3, r3, #1
 8002228:	3b01      	subs	r3, #1
 800222a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800222c:	429a      	cmp	r2, r3
 800222e:	d107      	bne.n	8002240 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800223a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800223c:	429a      	cmp	r2, r3
 800223e:	d001      	beq.n	8002244 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e000      	b.n	8002246 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	3718      	adds	r7, #24
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	40023800 	.word	0x40023800

08002254 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d101      	bne.n	8002268 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e0cc      	b.n	8002402 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002268:	4b68      	ldr	r3, [pc, #416]	@ (800240c <HAL_RCC_ClockConfig+0x1b8>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0307 	and.w	r3, r3, #7
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	429a      	cmp	r2, r3
 8002274:	d90c      	bls.n	8002290 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002276:	4b65      	ldr	r3, [pc, #404]	@ (800240c <HAL_RCC_ClockConfig+0x1b8>)
 8002278:	683a      	ldr	r2, [r7, #0]
 800227a:	b2d2      	uxtb	r2, r2
 800227c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800227e:	4b63      	ldr	r3, [pc, #396]	@ (800240c <HAL_RCC_ClockConfig+0x1b8>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0307 	and.w	r3, r3, #7
 8002286:	683a      	ldr	r2, [r7, #0]
 8002288:	429a      	cmp	r2, r3
 800228a:	d001      	beq.n	8002290 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e0b8      	b.n	8002402 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0302 	and.w	r3, r3, #2
 8002298:	2b00      	cmp	r3, #0
 800229a:	d020      	beq.n	80022de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0304 	and.w	r3, r3, #4
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d005      	beq.n	80022b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022a8:	4b59      	ldr	r3, [pc, #356]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	4a58      	ldr	r2, [pc, #352]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 80022ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80022b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0308 	and.w	r3, r3, #8
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d005      	beq.n	80022cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022c0:	4b53      	ldr	r3, [pc, #332]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	4a52      	ldr	r2, [pc, #328]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 80022c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80022ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022cc:	4b50      	ldr	r3, [pc, #320]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	494d      	ldr	r1, [pc, #308]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d044      	beq.n	8002374 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d107      	bne.n	8002302 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022f2:	4b47      	ldr	r3, [pc, #284]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d119      	bne.n	8002332 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e07f      	b.n	8002402 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2b02      	cmp	r3, #2
 8002308:	d003      	beq.n	8002312 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800230e:	2b03      	cmp	r3, #3
 8002310:	d107      	bne.n	8002322 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002312:	4b3f      	ldr	r3, [pc, #252]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d109      	bne.n	8002332 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e06f      	b.n	8002402 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002322:	4b3b      	ldr	r3, [pc, #236]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0302 	and.w	r3, r3, #2
 800232a:	2b00      	cmp	r3, #0
 800232c:	d101      	bne.n	8002332 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e067      	b.n	8002402 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002332:	4b37      	ldr	r3, [pc, #220]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f023 0203 	bic.w	r2, r3, #3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	4934      	ldr	r1, [pc, #208]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 8002340:	4313      	orrs	r3, r2
 8002342:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002344:	f7ff fa10 	bl	8001768 <HAL_GetTick>
 8002348:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800234a:	e00a      	b.n	8002362 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800234c:	f7ff fa0c 	bl	8001768 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	f241 3288 	movw	r2, #5000	@ 0x1388
 800235a:	4293      	cmp	r3, r2
 800235c:	d901      	bls.n	8002362 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800235e:	2303      	movs	r3, #3
 8002360:	e04f      	b.n	8002402 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002362:	4b2b      	ldr	r3, [pc, #172]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	f003 020c 	and.w	r2, r3, #12
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	429a      	cmp	r2, r3
 8002372:	d1eb      	bne.n	800234c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002374:	4b25      	ldr	r3, [pc, #148]	@ (800240c <HAL_RCC_ClockConfig+0x1b8>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0307 	and.w	r3, r3, #7
 800237c:	683a      	ldr	r2, [r7, #0]
 800237e:	429a      	cmp	r2, r3
 8002380:	d20c      	bcs.n	800239c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002382:	4b22      	ldr	r3, [pc, #136]	@ (800240c <HAL_RCC_ClockConfig+0x1b8>)
 8002384:	683a      	ldr	r2, [r7, #0]
 8002386:	b2d2      	uxtb	r2, r2
 8002388:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800238a:	4b20      	ldr	r3, [pc, #128]	@ (800240c <HAL_RCC_ClockConfig+0x1b8>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0307 	and.w	r3, r3, #7
 8002392:	683a      	ldr	r2, [r7, #0]
 8002394:	429a      	cmp	r2, r3
 8002396:	d001      	beq.n	800239c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e032      	b.n	8002402 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0304 	and.w	r3, r3, #4
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d008      	beq.n	80023ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023a8:	4b19      	ldr	r3, [pc, #100]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	4916      	ldr	r1, [pc, #88]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0308 	and.w	r3, r3, #8
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d009      	beq.n	80023da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023c6:	4b12      	ldr	r3, [pc, #72]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	691b      	ldr	r3, [r3, #16]
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	490e      	ldr	r1, [pc, #56]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023da:	f000 f821 	bl	8002420 <HAL_RCC_GetSysClockFreq>
 80023de:	4602      	mov	r2, r0
 80023e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002410 <HAL_RCC_ClockConfig+0x1bc>)
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	091b      	lsrs	r3, r3, #4
 80023e6:	f003 030f 	and.w	r3, r3, #15
 80023ea:	490a      	ldr	r1, [pc, #40]	@ (8002414 <HAL_RCC_ClockConfig+0x1c0>)
 80023ec:	5ccb      	ldrb	r3, [r1, r3]
 80023ee:	fa22 f303 	lsr.w	r3, r2, r3
 80023f2:	4a09      	ldr	r2, [pc, #36]	@ (8002418 <HAL_RCC_ClockConfig+0x1c4>)
 80023f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80023f6:	4b09      	ldr	r3, [pc, #36]	@ (800241c <HAL_RCC_ClockConfig+0x1c8>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff f970 	bl	80016e0 <HAL_InitTick>

  return HAL_OK;
 8002400:	2300      	movs	r3, #0
}
 8002402:	4618      	mov	r0, r3
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	40023c00 	.word	0x40023c00
 8002410:	40023800 	.word	0x40023800
 8002414:	08004aec 	.word	0x08004aec
 8002418:	20000004 	.word	0x20000004
 800241c:	20000008 	.word	0x20000008

08002420 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002420:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002424:	b090      	sub	sp, #64	@ 0x40
 8002426:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002428:	2300      	movs	r3, #0
 800242a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800242c:	2300      	movs	r3, #0
 800242e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002430:	2300      	movs	r3, #0
 8002432:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002434:	2300      	movs	r3, #0
 8002436:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002438:	4b59      	ldr	r3, [pc, #356]	@ (80025a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f003 030c 	and.w	r3, r3, #12
 8002440:	2b08      	cmp	r3, #8
 8002442:	d00d      	beq.n	8002460 <HAL_RCC_GetSysClockFreq+0x40>
 8002444:	2b08      	cmp	r3, #8
 8002446:	f200 80a1 	bhi.w	800258c <HAL_RCC_GetSysClockFreq+0x16c>
 800244a:	2b00      	cmp	r3, #0
 800244c:	d002      	beq.n	8002454 <HAL_RCC_GetSysClockFreq+0x34>
 800244e:	2b04      	cmp	r3, #4
 8002450:	d003      	beq.n	800245a <HAL_RCC_GetSysClockFreq+0x3a>
 8002452:	e09b      	b.n	800258c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002454:	4b53      	ldr	r3, [pc, #332]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002456:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002458:	e09b      	b.n	8002592 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800245a:	4b53      	ldr	r3, [pc, #332]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800245c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800245e:	e098      	b.n	8002592 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002460:	4b4f      	ldr	r3, [pc, #316]	@ (80025a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002468:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800246a:	4b4d      	ldr	r3, [pc, #308]	@ (80025a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d028      	beq.n	80024c8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002476:	4b4a      	ldr	r3, [pc, #296]	@ (80025a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	099b      	lsrs	r3, r3, #6
 800247c:	2200      	movs	r2, #0
 800247e:	623b      	str	r3, [r7, #32]
 8002480:	627a      	str	r2, [r7, #36]	@ 0x24
 8002482:	6a3b      	ldr	r3, [r7, #32]
 8002484:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002488:	2100      	movs	r1, #0
 800248a:	4b47      	ldr	r3, [pc, #284]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800248c:	fb03 f201 	mul.w	r2, r3, r1
 8002490:	2300      	movs	r3, #0
 8002492:	fb00 f303 	mul.w	r3, r0, r3
 8002496:	4413      	add	r3, r2
 8002498:	4a43      	ldr	r2, [pc, #268]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800249a:	fba0 1202 	umull	r1, r2, r0, r2
 800249e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80024a0:	460a      	mov	r2, r1
 80024a2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80024a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024a6:	4413      	add	r3, r2
 80024a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024ac:	2200      	movs	r2, #0
 80024ae:	61bb      	str	r3, [r7, #24]
 80024b0:	61fa      	str	r2, [r7, #28]
 80024b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024b6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80024ba:	f7fd fed9 	bl	8000270 <__aeabi_uldivmod>
 80024be:	4602      	mov	r2, r0
 80024c0:	460b      	mov	r3, r1
 80024c2:	4613      	mov	r3, r2
 80024c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80024c6:	e053      	b.n	8002570 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024c8:	4b35      	ldr	r3, [pc, #212]	@ (80025a0 <HAL_RCC_GetSysClockFreq+0x180>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	099b      	lsrs	r3, r3, #6
 80024ce:	2200      	movs	r2, #0
 80024d0:	613b      	str	r3, [r7, #16]
 80024d2:	617a      	str	r2, [r7, #20]
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80024da:	f04f 0b00 	mov.w	fp, #0
 80024de:	4652      	mov	r2, sl
 80024e0:	465b      	mov	r3, fp
 80024e2:	f04f 0000 	mov.w	r0, #0
 80024e6:	f04f 0100 	mov.w	r1, #0
 80024ea:	0159      	lsls	r1, r3, #5
 80024ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024f0:	0150      	lsls	r0, r2, #5
 80024f2:	4602      	mov	r2, r0
 80024f4:	460b      	mov	r3, r1
 80024f6:	ebb2 080a 	subs.w	r8, r2, sl
 80024fa:	eb63 090b 	sbc.w	r9, r3, fp
 80024fe:	f04f 0200 	mov.w	r2, #0
 8002502:	f04f 0300 	mov.w	r3, #0
 8002506:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800250a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800250e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002512:	ebb2 0408 	subs.w	r4, r2, r8
 8002516:	eb63 0509 	sbc.w	r5, r3, r9
 800251a:	f04f 0200 	mov.w	r2, #0
 800251e:	f04f 0300 	mov.w	r3, #0
 8002522:	00eb      	lsls	r3, r5, #3
 8002524:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002528:	00e2      	lsls	r2, r4, #3
 800252a:	4614      	mov	r4, r2
 800252c:	461d      	mov	r5, r3
 800252e:	eb14 030a 	adds.w	r3, r4, sl
 8002532:	603b      	str	r3, [r7, #0]
 8002534:	eb45 030b 	adc.w	r3, r5, fp
 8002538:	607b      	str	r3, [r7, #4]
 800253a:	f04f 0200 	mov.w	r2, #0
 800253e:	f04f 0300 	mov.w	r3, #0
 8002542:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002546:	4629      	mov	r1, r5
 8002548:	028b      	lsls	r3, r1, #10
 800254a:	4621      	mov	r1, r4
 800254c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002550:	4621      	mov	r1, r4
 8002552:	028a      	lsls	r2, r1, #10
 8002554:	4610      	mov	r0, r2
 8002556:	4619      	mov	r1, r3
 8002558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800255a:	2200      	movs	r2, #0
 800255c:	60bb      	str	r3, [r7, #8]
 800255e:	60fa      	str	r2, [r7, #12]
 8002560:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002564:	f7fd fe84 	bl	8000270 <__aeabi_uldivmod>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
 800256c:	4613      	mov	r3, r2
 800256e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002570:	4b0b      	ldr	r3, [pc, #44]	@ (80025a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	0c1b      	lsrs	r3, r3, #16
 8002576:	f003 0303 	and.w	r3, r3, #3
 800257a:	3301      	adds	r3, #1
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002580:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002584:	fbb2 f3f3 	udiv	r3, r2, r3
 8002588:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800258a:	e002      	b.n	8002592 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800258c:	4b05      	ldr	r3, [pc, #20]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x184>)
 800258e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002590:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002594:	4618      	mov	r0, r3
 8002596:	3740      	adds	r7, #64	@ 0x40
 8002598:	46bd      	mov	sp, r7
 800259a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800259e:	bf00      	nop
 80025a0:	40023800 	.word	0x40023800
 80025a4:	00f42400 	.word	0x00f42400
 80025a8:	017d7840 	.word	0x017d7840

080025ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025b0:	4b03      	ldr	r3, [pc, #12]	@ (80025c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80025b2:	681b      	ldr	r3, [r3, #0]
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	20000004 	.word	0x20000004

080025c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025c8:	f7ff fff0 	bl	80025ac <HAL_RCC_GetHCLKFreq>
 80025cc:	4602      	mov	r2, r0
 80025ce:	4b05      	ldr	r3, [pc, #20]	@ (80025e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	0a9b      	lsrs	r3, r3, #10
 80025d4:	f003 0307 	and.w	r3, r3, #7
 80025d8:	4903      	ldr	r1, [pc, #12]	@ (80025e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025da:	5ccb      	ldrb	r3, [r1, r3]
 80025dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	40023800 	.word	0x40023800
 80025e8:	08004afc 	.word	0x08004afc

080025ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025f0:	f7ff ffdc 	bl	80025ac <HAL_RCC_GetHCLKFreq>
 80025f4:	4602      	mov	r2, r0
 80025f6:	4b05      	ldr	r3, [pc, #20]	@ (800260c <HAL_RCC_GetPCLK2Freq+0x20>)
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	0b5b      	lsrs	r3, r3, #13
 80025fc:	f003 0307 	and.w	r3, r3, #7
 8002600:	4903      	ldr	r1, [pc, #12]	@ (8002610 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002602:	5ccb      	ldrb	r3, [r1, r3]
 8002604:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002608:	4618      	mov	r0, r3
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40023800 	.word	0x40023800
 8002610:	08004afc 	.word	0x08004afc

08002614 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e042      	b.n	80026ac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b00      	cmp	r3, #0
 8002630:	d106      	bne.n	8002640 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7fe fe88 	bl	8001350 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2224      	movs	r2, #36	@ 0x24
 8002644:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	68da      	ldr	r2, [r3, #12]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002656:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f000 fa09 	bl	8002a70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	691a      	ldr	r2, [r3, #16]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800266c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	695a      	ldr	r2, [r3, #20]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800267c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	68da      	ldr	r2, [r3, #12]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800268c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2220      	movs	r2, #32
 8002698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2220      	movs	r2, #32
 80026a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80026aa:	2300      	movs	r3, #0
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3708      	adds	r7, #8
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b08a      	sub	sp, #40	@ 0x28
 80026b8:	af02      	add	r7, sp, #8
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	603b      	str	r3, [r7, #0]
 80026c0:	4613      	mov	r3, r2
 80026c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80026c4:	2300      	movs	r3, #0
 80026c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	2b20      	cmp	r3, #32
 80026d2:	d175      	bne.n	80027c0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d002      	beq.n	80026e0 <HAL_UART_Transmit+0x2c>
 80026da:	88fb      	ldrh	r3, [r7, #6]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d101      	bne.n	80026e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e06e      	b.n	80027c2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2200      	movs	r2, #0
 80026e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2221      	movs	r2, #33	@ 0x21
 80026ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80026f2:	f7ff f839 	bl	8001768 <HAL_GetTick>
 80026f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	88fa      	ldrh	r2, [r7, #6]
 80026fc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	88fa      	ldrh	r2, [r7, #6]
 8002702:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800270c:	d108      	bne.n	8002720 <HAL_UART_Transmit+0x6c>
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	691b      	ldr	r3, [r3, #16]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d104      	bne.n	8002720 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002716:	2300      	movs	r3, #0
 8002718:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	61bb      	str	r3, [r7, #24]
 800271e:	e003      	b.n	8002728 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002724:	2300      	movs	r3, #0
 8002726:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002728:	e02e      	b.n	8002788 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	2200      	movs	r2, #0
 8002732:	2180      	movs	r1, #128	@ 0x80
 8002734:	68f8      	ldr	r0, [r7, #12]
 8002736:	f000 f8df 	bl	80028f8 <UART_WaitOnFlagUntilTimeout>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d005      	beq.n	800274c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2220      	movs	r2, #32
 8002744:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e03a      	b.n	80027c2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d10b      	bne.n	800276a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	881b      	ldrh	r3, [r3, #0]
 8002756:	461a      	mov	r2, r3
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002760:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	3302      	adds	r3, #2
 8002766:	61bb      	str	r3, [r7, #24]
 8002768:	e007      	b.n	800277a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	781a      	ldrb	r2, [r3, #0]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	3301      	adds	r3, #1
 8002778:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800277e:	b29b      	uxth	r3, r3
 8002780:	3b01      	subs	r3, #1
 8002782:	b29a      	uxth	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800278c:	b29b      	uxth	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	d1cb      	bne.n	800272a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	2200      	movs	r2, #0
 800279a:	2140      	movs	r1, #64	@ 0x40
 800279c:	68f8      	ldr	r0, [r7, #12]
 800279e:	f000 f8ab 	bl	80028f8 <UART_WaitOnFlagUntilTimeout>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d005      	beq.n	80027b4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2220      	movs	r2, #32
 80027ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	e006      	b.n	80027c2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2220      	movs	r2, #32
 80027b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80027bc:	2300      	movs	r3, #0
 80027be:	e000      	b.n	80027c2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80027c0:	2302      	movs	r3, #2
  }
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3720      	adds	r7, #32
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}

080027ca <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027ca:	b580      	push	{r7, lr}
 80027cc:	b08a      	sub	sp, #40	@ 0x28
 80027ce:	af02      	add	r7, sp, #8
 80027d0:	60f8      	str	r0, [r7, #12]
 80027d2:	60b9      	str	r1, [r7, #8]
 80027d4:	603b      	str	r3, [r7, #0]
 80027d6:	4613      	mov	r3, r2
 80027d8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80027da:	2300      	movs	r3, #0
 80027dc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	2b20      	cmp	r3, #32
 80027e8:	f040 8081 	bne.w	80028ee <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d002      	beq.n	80027f8 <HAL_UART_Receive+0x2e>
 80027f2:	88fb      	ldrh	r3, [r7, #6]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d101      	bne.n	80027fc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e079      	b.n	80028f0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2200      	movs	r2, #0
 8002800:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2222      	movs	r2, #34	@ 0x22
 8002806:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2200      	movs	r2, #0
 800280e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002810:	f7fe ffaa 	bl	8001768 <HAL_GetTick>
 8002814:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	88fa      	ldrh	r2, [r7, #6]
 800281a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	88fa      	ldrh	r2, [r7, #6]
 8002820:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800282a:	d108      	bne.n	800283e <HAL_UART_Receive+0x74>
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	691b      	ldr	r3, [r3, #16]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d104      	bne.n	800283e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002834:	2300      	movs	r3, #0
 8002836:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	61bb      	str	r3, [r7, #24]
 800283c:	e003      	b.n	8002846 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002842:	2300      	movs	r3, #0
 8002844:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002846:	e047      	b.n	80028d8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	9300      	str	r3, [sp, #0]
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	2200      	movs	r2, #0
 8002850:	2120      	movs	r1, #32
 8002852:	68f8      	ldr	r0, [r7, #12]
 8002854:	f000 f850 	bl	80028f8 <UART_WaitOnFlagUntilTimeout>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d005      	beq.n	800286a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2220      	movs	r2, #32
 8002862:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e042      	b.n	80028f0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d10c      	bne.n	800288a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	b29b      	uxth	r3, r3
 8002878:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800287c:	b29a      	uxth	r2, r3
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	3302      	adds	r3, #2
 8002886:	61bb      	str	r3, [r7, #24]
 8002888:	e01f      	b.n	80028ca <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002892:	d007      	beq.n	80028a4 <HAL_UART_Receive+0xda>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d10a      	bne.n	80028b2 <HAL_UART_Receive+0xe8>
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d106      	bne.n	80028b2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	b2da      	uxtb	r2, r3
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	701a      	strb	r2, [r3, #0]
 80028b0:	e008      	b.n	80028c4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80028be:	b2da      	uxtb	r2, r3
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	3301      	adds	r3, #1
 80028c8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	3b01      	subs	r3, #1
 80028d2:	b29a      	uxth	r2, r3
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80028dc:	b29b      	uxth	r3, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d1b2      	bne.n	8002848 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2220      	movs	r2, #32
 80028e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80028ea:	2300      	movs	r3, #0
 80028ec:	e000      	b.n	80028f0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80028ee:	2302      	movs	r3, #2
  }
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3720      	adds	r7, #32
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b086      	sub	sp, #24
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	60f8      	str	r0, [r7, #12]
 8002900:	60b9      	str	r1, [r7, #8]
 8002902:	603b      	str	r3, [r7, #0]
 8002904:	4613      	mov	r3, r2
 8002906:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002908:	e03b      	b.n	8002982 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800290a:	6a3b      	ldr	r3, [r7, #32]
 800290c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002910:	d037      	beq.n	8002982 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002912:	f7fe ff29 	bl	8001768 <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	6a3a      	ldr	r2, [r7, #32]
 800291e:	429a      	cmp	r2, r3
 8002920:	d302      	bcc.n	8002928 <UART_WaitOnFlagUntilTimeout+0x30>
 8002922:	6a3b      	ldr	r3, [r7, #32]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d101      	bne.n	800292c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002928:	2303      	movs	r3, #3
 800292a:	e03a      	b.n	80029a2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	f003 0304 	and.w	r3, r3, #4
 8002936:	2b00      	cmp	r3, #0
 8002938:	d023      	beq.n	8002982 <UART_WaitOnFlagUntilTimeout+0x8a>
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	2b80      	cmp	r3, #128	@ 0x80
 800293e:	d020      	beq.n	8002982 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	2b40      	cmp	r3, #64	@ 0x40
 8002944:	d01d      	beq.n	8002982 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0308 	and.w	r3, r3, #8
 8002950:	2b08      	cmp	r3, #8
 8002952:	d116      	bne.n	8002982 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002954:	2300      	movs	r3, #0
 8002956:	617b      	str	r3, [r7, #20]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	617b      	str	r3, [r7, #20]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	617b      	str	r3, [r7, #20]
 8002968:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f000 f81d 	bl	80029aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2208      	movs	r2, #8
 8002974:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2200      	movs	r2, #0
 800297a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e00f      	b.n	80029a2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	4013      	ands	r3, r2
 800298c:	68ba      	ldr	r2, [r7, #8]
 800298e:	429a      	cmp	r2, r3
 8002990:	bf0c      	ite	eq
 8002992:	2301      	moveq	r3, #1
 8002994:	2300      	movne	r3, #0
 8002996:	b2db      	uxtb	r3, r3
 8002998:	461a      	mov	r2, r3
 800299a:	79fb      	ldrb	r3, [r7, #7]
 800299c:	429a      	cmp	r2, r3
 800299e:	d0b4      	beq.n	800290a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3718      	adds	r7, #24
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}

080029aa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80029aa:	b480      	push	{r7}
 80029ac:	b095      	sub	sp, #84	@ 0x54
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	330c      	adds	r3, #12
 80029b8:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029bc:	e853 3f00 	ldrex	r3, [r3]
 80029c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80029c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80029c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	330c      	adds	r3, #12
 80029d0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80029d2:	643a      	str	r2, [r7, #64]	@ 0x40
 80029d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80029d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80029da:	e841 2300 	strex	r3, r2, [r1]
 80029de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80029e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1e5      	bne.n	80029b2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	3314      	adds	r3, #20
 80029ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ee:	6a3b      	ldr	r3, [r7, #32]
 80029f0:	e853 3f00 	ldrex	r3, [r3]
 80029f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	f023 0301 	bic.w	r3, r3, #1
 80029fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	3314      	adds	r3, #20
 8002a04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002a06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a08:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a0e:	e841 2300 	strex	r3, r2, [r1]
 8002a12:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d1e5      	bne.n	80029e6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d119      	bne.n	8002a56 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	330c      	adds	r3, #12
 8002a28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	e853 3f00 	ldrex	r3, [r3]
 8002a30:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	f023 0310 	bic.w	r3, r3, #16
 8002a38:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	330c      	adds	r3, #12
 8002a40:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a42:	61ba      	str	r2, [r7, #24]
 8002a44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a46:	6979      	ldr	r1, [r7, #20]
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	e841 2300 	strex	r3, r2, [r1]
 8002a4e:	613b      	str	r3, [r7, #16]
   return(result);
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1e5      	bne.n	8002a22 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2220      	movs	r2, #32
 8002a5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002a64:	bf00      	nop
 8002a66:	3754      	adds	r7, #84	@ 0x54
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr

08002a70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a74:	b0c0      	sub	sp, #256	@ 0x100
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	691b      	ldr	r3, [r3, #16]
 8002a84:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a8c:	68d9      	ldr	r1, [r3, #12]
 8002a8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	ea40 0301 	orr.w	r3, r0, r1
 8002a98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a9e:	689a      	ldr	r2, [r3, #8]
 8002aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aa4:	691b      	ldr	r3, [r3, #16]
 8002aa6:	431a      	orrs	r2, r3
 8002aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	431a      	orrs	r2, r3
 8002ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ab4:	69db      	ldr	r3, [r3, #28]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002ac8:	f021 010c 	bic.w	r1, r1, #12
 8002acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002ad6:	430b      	orrs	r3, r1
 8002ad8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	695b      	ldr	r3, [r3, #20]
 8002ae2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aea:	6999      	ldr	r1, [r3, #24]
 8002aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	ea40 0301 	orr.w	r3, r0, r1
 8002af6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	4b8f      	ldr	r3, [pc, #572]	@ (8002d3c <UART_SetConfig+0x2cc>)
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d005      	beq.n	8002b10 <UART_SetConfig+0xa0>
 8002b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	4b8d      	ldr	r3, [pc, #564]	@ (8002d40 <UART_SetConfig+0x2d0>)
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d104      	bne.n	8002b1a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002b10:	f7ff fd6c 	bl	80025ec <HAL_RCC_GetPCLK2Freq>
 8002b14:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002b18:	e003      	b.n	8002b22 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002b1a:	f7ff fd53 	bl	80025c4 <HAL_RCC_GetPCLK1Freq>
 8002b1e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b26:	69db      	ldr	r3, [r3, #28]
 8002b28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b2c:	f040 810c 	bne.w	8002d48 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002b30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b34:	2200      	movs	r2, #0
 8002b36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002b3a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002b3e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002b42:	4622      	mov	r2, r4
 8002b44:	462b      	mov	r3, r5
 8002b46:	1891      	adds	r1, r2, r2
 8002b48:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002b4a:	415b      	adcs	r3, r3
 8002b4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002b4e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002b52:	4621      	mov	r1, r4
 8002b54:	eb12 0801 	adds.w	r8, r2, r1
 8002b58:	4629      	mov	r1, r5
 8002b5a:	eb43 0901 	adc.w	r9, r3, r1
 8002b5e:	f04f 0200 	mov.w	r2, #0
 8002b62:	f04f 0300 	mov.w	r3, #0
 8002b66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b72:	4690      	mov	r8, r2
 8002b74:	4699      	mov	r9, r3
 8002b76:	4623      	mov	r3, r4
 8002b78:	eb18 0303 	adds.w	r3, r8, r3
 8002b7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002b80:	462b      	mov	r3, r5
 8002b82:	eb49 0303 	adc.w	r3, r9, r3
 8002b86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002b96:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002b9a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002b9e:	460b      	mov	r3, r1
 8002ba0:	18db      	adds	r3, r3, r3
 8002ba2:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	eb42 0303 	adc.w	r3, r2, r3
 8002baa:	657b      	str	r3, [r7, #84]	@ 0x54
 8002bac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002bb0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002bb4:	f7fd fb5c 	bl	8000270 <__aeabi_uldivmod>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	460b      	mov	r3, r1
 8002bbc:	4b61      	ldr	r3, [pc, #388]	@ (8002d44 <UART_SetConfig+0x2d4>)
 8002bbe:	fba3 2302 	umull	r2, r3, r3, r2
 8002bc2:	095b      	lsrs	r3, r3, #5
 8002bc4:	011c      	lsls	r4, r3, #4
 8002bc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002bd0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002bd4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002bd8:	4642      	mov	r2, r8
 8002bda:	464b      	mov	r3, r9
 8002bdc:	1891      	adds	r1, r2, r2
 8002bde:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002be0:	415b      	adcs	r3, r3
 8002be2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002be4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002be8:	4641      	mov	r1, r8
 8002bea:	eb12 0a01 	adds.w	sl, r2, r1
 8002bee:	4649      	mov	r1, r9
 8002bf0:	eb43 0b01 	adc.w	fp, r3, r1
 8002bf4:	f04f 0200 	mov.w	r2, #0
 8002bf8:	f04f 0300 	mov.w	r3, #0
 8002bfc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002c00:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002c04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c08:	4692      	mov	sl, r2
 8002c0a:	469b      	mov	fp, r3
 8002c0c:	4643      	mov	r3, r8
 8002c0e:	eb1a 0303 	adds.w	r3, sl, r3
 8002c12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002c16:	464b      	mov	r3, r9
 8002c18:	eb4b 0303 	adc.w	r3, fp, r3
 8002c1c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	2200      	movs	r2, #0
 8002c28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002c2c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002c30:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002c34:	460b      	mov	r3, r1
 8002c36:	18db      	adds	r3, r3, r3
 8002c38:	643b      	str	r3, [r7, #64]	@ 0x40
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	eb42 0303 	adc.w	r3, r2, r3
 8002c40:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c42:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002c46:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002c4a:	f7fd fb11 	bl	8000270 <__aeabi_uldivmod>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	460b      	mov	r3, r1
 8002c52:	4611      	mov	r1, r2
 8002c54:	4b3b      	ldr	r3, [pc, #236]	@ (8002d44 <UART_SetConfig+0x2d4>)
 8002c56:	fba3 2301 	umull	r2, r3, r3, r1
 8002c5a:	095b      	lsrs	r3, r3, #5
 8002c5c:	2264      	movs	r2, #100	@ 0x64
 8002c5e:	fb02 f303 	mul.w	r3, r2, r3
 8002c62:	1acb      	subs	r3, r1, r3
 8002c64:	00db      	lsls	r3, r3, #3
 8002c66:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002c6a:	4b36      	ldr	r3, [pc, #216]	@ (8002d44 <UART_SetConfig+0x2d4>)
 8002c6c:	fba3 2302 	umull	r2, r3, r3, r2
 8002c70:	095b      	lsrs	r3, r3, #5
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002c78:	441c      	add	r4, r3
 8002c7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002c84:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002c88:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002c8c:	4642      	mov	r2, r8
 8002c8e:	464b      	mov	r3, r9
 8002c90:	1891      	adds	r1, r2, r2
 8002c92:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002c94:	415b      	adcs	r3, r3
 8002c96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002c9c:	4641      	mov	r1, r8
 8002c9e:	1851      	adds	r1, r2, r1
 8002ca0:	6339      	str	r1, [r7, #48]	@ 0x30
 8002ca2:	4649      	mov	r1, r9
 8002ca4:	414b      	adcs	r3, r1
 8002ca6:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ca8:	f04f 0200 	mov.w	r2, #0
 8002cac:	f04f 0300 	mov.w	r3, #0
 8002cb0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002cb4:	4659      	mov	r1, fp
 8002cb6:	00cb      	lsls	r3, r1, #3
 8002cb8:	4651      	mov	r1, sl
 8002cba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cbe:	4651      	mov	r1, sl
 8002cc0:	00ca      	lsls	r2, r1, #3
 8002cc2:	4610      	mov	r0, r2
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	4642      	mov	r2, r8
 8002cca:	189b      	adds	r3, r3, r2
 8002ccc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002cd0:	464b      	mov	r3, r9
 8002cd2:	460a      	mov	r2, r1
 8002cd4:	eb42 0303 	adc.w	r3, r2, r3
 8002cd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002ce8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002cec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002cf0:	460b      	mov	r3, r1
 8002cf2:	18db      	adds	r3, r3, r3
 8002cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	eb42 0303 	adc.w	r3, r2, r3
 8002cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002cfe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002d02:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002d06:	f7fd fab3 	bl	8000270 <__aeabi_uldivmod>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d44 <UART_SetConfig+0x2d4>)
 8002d10:	fba3 1302 	umull	r1, r3, r3, r2
 8002d14:	095b      	lsrs	r3, r3, #5
 8002d16:	2164      	movs	r1, #100	@ 0x64
 8002d18:	fb01 f303 	mul.w	r3, r1, r3
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	00db      	lsls	r3, r3, #3
 8002d20:	3332      	adds	r3, #50	@ 0x32
 8002d22:	4a08      	ldr	r2, [pc, #32]	@ (8002d44 <UART_SetConfig+0x2d4>)
 8002d24:	fba2 2303 	umull	r2, r3, r2, r3
 8002d28:	095b      	lsrs	r3, r3, #5
 8002d2a:	f003 0207 	and.w	r2, r3, #7
 8002d2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4422      	add	r2, r4
 8002d36:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002d38:	e106      	b.n	8002f48 <UART_SetConfig+0x4d8>
 8002d3a:	bf00      	nop
 8002d3c:	40011000 	.word	0x40011000
 8002d40:	40011400 	.word	0x40011400
 8002d44:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002d52:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002d56:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002d5a:	4642      	mov	r2, r8
 8002d5c:	464b      	mov	r3, r9
 8002d5e:	1891      	adds	r1, r2, r2
 8002d60:	6239      	str	r1, [r7, #32]
 8002d62:	415b      	adcs	r3, r3
 8002d64:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002d6a:	4641      	mov	r1, r8
 8002d6c:	1854      	adds	r4, r2, r1
 8002d6e:	4649      	mov	r1, r9
 8002d70:	eb43 0501 	adc.w	r5, r3, r1
 8002d74:	f04f 0200 	mov.w	r2, #0
 8002d78:	f04f 0300 	mov.w	r3, #0
 8002d7c:	00eb      	lsls	r3, r5, #3
 8002d7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d82:	00e2      	lsls	r2, r4, #3
 8002d84:	4614      	mov	r4, r2
 8002d86:	461d      	mov	r5, r3
 8002d88:	4643      	mov	r3, r8
 8002d8a:	18e3      	adds	r3, r4, r3
 8002d8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002d90:	464b      	mov	r3, r9
 8002d92:	eb45 0303 	adc.w	r3, r5, r3
 8002d96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002da6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002daa:	f04f 0200 	mov.w	r2, #0
 8002dae:	f04f 0300 	mov.w	r3, #0
 8002db2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002db6:	4629      	mov	r1, r5
 8002db8:	008b      	lsls	r3, r1, #2
 8002dba:	4621      	mov	r1, r4
 8002dbc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002dc0:	4621      	mov	r1, r4
 8002dc2:	008a      	lsls	r2, r1, #2
 8002dc4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002dc8:	f7fd fa52 	bl	8000270 <__aeabi_uldivmod>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	460b      	mov	r3, r1
 8002dd0:	4b60      	ldr	r3, [pc, #384]	@ (8002f54 <UART_SetConfig+0x4e4>)
 8002dd2:	fba3 2302 	umull	r2, r3, r3, r2
 8002dd6:	095b      	lsrs	r3, r3, #5
 8002dd8:	011c      	lsls	r4, r3, #4
 8002dda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002dde:	2200      	movs	r2, #0
 8002de0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002de4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002de8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002dec:	4642      	mov	r2, r8
 8002dee:	464b      	mov	r3, r9
 8002df0:	1891      	adds	r1, r2, r2
 8002df2:	61b9      	str	r1, [r7, #24]
 8002df4:	415b      	adcs	r3, r3
 8002df6:	61fb      	str	r3, [r7, #28]
 8002df8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dfc:	4641      	mov	r1, r8
 8002dfe:	1851      	adds	r1, r2, r1
 8002e00:	6139      	str	r1, [r7, #16]
 8002e02:	4649      	mov	r1, r9
 8002e04:	414b      	adcs	r3, r1
 8002e06:	617b      	str	r3, [r7, #20]
 8002e08:	f04f 0200 	mov.w	r2, #0
 8002e0c:	f04f 0300 	mov.w	r3, #0
 8002e10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e14:	4659      	mov	r1, fp
 8002e16:	00cb      	lsls	r3, r1, #3
 8002e18:	4651      	mov	r1, sl
 8002e1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e1e:	4651      	mov	r1, sl
 8002e20:	00ca      	lsls	r2, r1, #3
 8002e22:	4610      	mov	r0, r2
 8002e24:	4619      	mov	r1, r3
 8002e26:	4603      	mov	r3, r0
 8002e28:	4642      	mov	r2, r8
 8002e2a:	189b      	adds	r3, r3, r2
 8002e2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002e30:	464b      	mov	r3, r9
 8002e32:	460a      	mov	r2, r1
 8002e34:	eb42 0303 	adc.w	r3, r2, r3
 8002e38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002e46:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002e48:	f04f 0200 	mov.w	r2, #0
 8002e4c:	f04f 0300 	mov.w	r3, #0
 8002e50:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002e54:	4649      	mov	r1, r9
 8002e56:	008b      	lsls	r3, r1, #2
 8002e58:	4641      	mov	r1, r8
 8002e5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e5e:	4641      	mov	r1, r8
 8002e60:	008a      	lsls	r2, r1, #2
 8002e62:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002e66:	f7fd fa03 	bl	8000270 <__aeabi_uldivmod>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	4611      	mov	r1, r2
 8002e70:	4b38      	ldr	r3, [pc, #224]	@ (8002f54 <UART_SetConfig+0x4e4>)
 8002e72:	fba3 2301 	umull	r2, r3, r3, r1
 8002e76:	095b      	lsrs	r3, r3, #5
 8002e78:	2264      	movs	r2, #100	@ 0x64
 8002e7a:	fb02 f303 	mul.w	r3, r2, r3
 8002e7e:	1acb      	subs	r3, r1, r3
 8002e80:	011b      	lsls	r3, r3, #4
 8002e82:	3332      	adds	r3, #50	@ 0x32
 8002e84:	4a33      	ldr	r2, [pc, #204]	@ (8002f54 <UART_SetConfig+0x4e4>)
 8002e86:	fba2 2303 	umull	r2, r3, r2, r3
 8002e8a:	095b      	lsrs	r3, r3, #5
 8002e8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e90:	441c      	add	r4, r3
 8002e92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e96:	2200      	movs	r2, #0
 8002e98:	673b      	str	r3, [r7, #112]	@ 0x70
 8002e9a:	677a      	str	r2, [r7, #116]	@ 0x74
 8002e9c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002ea0:	4642      	mov	r2, r8
 8002ea2:	464b      	mov	r3, r9
 8002ea4:	1891      	adds	r1, r2, r2
 8002ea6:	60b9      	str	r1, [r7, #8]
 8002ea8:	415b      	adcs	r3, r3
 8002eaa:	60fb      	str	r3, [r7, #12]
 8002eac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002eb0:	4641      	mov	r1, r8
 8002eb2:	1851      	adds	r1, r2, r1
 8002eb4:	6039      	str	r1, [r7, #0]
 8002eb6:	4649      	mov	r1, r9
 8002eb8:	414b      	adcs	r3, r1
 8002eba:	607b      	str	r3, [r7, #4]
 8002ebc:	f04f 0200 	mov.w	r2, #0
 8002ec0:	f04f 0300 	mov.w	r3, #0
 8002ec4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002ec8:	4659      	mov	r1, fp
 8002eca:	00cb      	lsls	r3, r1, #3
 8002ecc:	4651      	mov	r1, sl
 8002ece:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ed2:	4651      	mov	r1, sl
 8002ed4:	00ca      	lsls	r2, r1, #3
 8002ed6:	4610      	mov	r0, r2
 8002ed8:	4619      	mov	r1, r3
 8002eda:	4603      	mov	r3, r0
 8002edc:	4642      	mov	r2, r8
 8002ede:	189b      	adds	r3, r3, r2
 8002ee0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002ee2:	464b      	mov	r3, r9
 8002ee4:	460a      	mov	r2, r1
 8002ee6:	eb42 0303 	adc.w	r3, r2, r3
 8002eea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ef6:	667a      	str	r2, [r7, #100]	@ 0x64
 8002ef8:	f04f 0200 	mov.w	r2, #0
 8002efc:	f04f 0300 	mov.w	r3, #0
 8002f00:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002f04:	4649      	mov	r1, r9
 8002f06:	008b      	lsls	r3, r1, #2
 8002f08:	4641      	mov	r1, r8
 8002f0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f0e:	4641      	mov	r1, r8
 8002f10:	008a      	lsls	r2, r1, #2
 8002f12:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002f16:	f7fd f9ab 	bl	8000270 <__aeabi_uldivmod>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8002f54 <UART_SetConfig+0x4e4>)
 8002f20:	fba3 1302 	umull	r1, r3, r3, r2
 8002f24:	095b      	lsrs	r3, r3, #5
 8002f26:	2164      	movs	r1, #100	@ 0x64
 8002f28:	fb01 f303 	mul.w	r3, r1, r3
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	011b      	lsls	r3, r3, #4
 8002f30:	3332      	adds	r3, #50	@ 0x32
 8002f32:	4a08      	ldr	r2, [pc, #32]	@ (8002f54 <UART_SetConfig+0x4e4>)
 8002f34:	fba2 2303 	umull	r2, r3, r2, r3
 8002f38:	095b      	lsrs	r3, r3, #5
 8002f3a:	f003 020f 	and.w	r2, r3, #15
 8002f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4422      	add	r2, r4
 8002f46:	609a      	str	r2, [r3, #8]
}
 8002f48:	bf00      	nop
 8002f4a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f54:	51eb851f 	.word	0x51eb851f

08002f58 <std>:
 8002f58:	2300      	movs	r3, #0
 8002f5a:	b510      	push	{r4, lr}
 8002f5c:	4604      	mov	r4, r0
 8002f5e:	e9c0 3300 	strd	r3, r3, [r0]
 8002f62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002f66:	6083      	str	r3, [r0, #8]
 8002f68:	8181      	strh	r1, [r0, #12]
 8002f6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8002f6c:	81c2      	strh	r2, [r0, #14]
 8002f6e:	6183      	str	r3, [r0, #24]
 8002f70:	4619      	mov	r1, r3
 8002f72:	2208      	movs	r2, #8
 8002f74:	305c      	adds	r0, #92	@ 0x5c
 8002f76:	f000 f9f9 	bl	800336c <memset>
 8002f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002fb0 <std+0x58>)
 8002f7c:	6263      	str	r3, [r4, #36]	@ 0x24
 8002f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002fb4 <std+0x5c>)
 8002f80:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002f82:	4b0d      	ldr	r3, [pc, #52]	@ (8002fb8 <std+0x60>)
 8002f84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002f86:	4b0d      	ldr	r3, [pc, #52]	@ (8002fbc <std+0x64>)
 8002f88:	6323      	str	r3, [r4, #48]	@ 0x30
 8002f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8002fc0 <std+0x68>)
 8002f8c:	6224      	str	r4, [r4, #32]
 8002f8e:	429c      	cmp	r4, r3
 8002f90:	d006      	beq.n	8002fa0 <std+0x48>
 8002f92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002f96:	4294      	cmp	r4, r2
 8002f98:	d002      	beq.n	8002fa0 <std+0x48>
 8002f9a:	33d0      	adds	r3, #208	@ 0xd0
 8002f9c:	429c      	cmp	r4, r3
 8002f9e:	d105      	bne.n	8002fac <std+0x54>
 8002fa0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fa8:	f000 ba58 	b.w	800345c <__retarget_lock_init_recursive>
 8002fac:	bd10      	pop	{r4, pc}
 8002fae:	bf00      	nop
 8002fb0:	080031bd 	.word	0x080031bd
 8002fb4:	080031df 	.word	0x080031df
 8002fb8:	08003217 	.word	0x08003217
 8002fbc:	0800323b 	.word	0x0800323b
 8002fc0:	20000374 	.word	0x20000374

08002fc4 <stdio_exit_handler>:
 8002fc4:	4a02      	ldr	r2, [pc, #8]	@ (8002fd0 <stdio_exit_handler+0xc>)
 8002fc6:	4903      	ldr	r1, [pc, #12]	@ (8002fd4 <stdio_exit_handler+0x10>)
 8002fc8:	4803      	ldr	r0, [pc, #12]	@ (8002fd8 <stdio_exit_handler+0x14>)
 8002fca:	f000 b869 	b.w	80030a0 <_fwalk_sglue>
 8002fce:	bf00      	nop
 8002fd0:	20000010 	.word	0x20000010
 8002fd4:	08003cf9 	.word	0x08003cf9
 8002fd8:	20000020 	.word	0x20000020

08002fdc <cleanup_stdio>:
 8002fdc:	6841      	ldr	r1, [r0, #4]
 8002fde:	4b0c      	ldr	r3, [pc, #48]	@ (8003010 <cleanup_stdio+0x34>)
 8002fe0:	4299      	cmp	r1, r3
 8002fe2:	b510      	push	{r4, lr}
 8002fe4:	4604      	mov	r4, r0
 8002fe6:	d001      	beq.n	8002fec <cleanup_stdio+0x10>
 8002fe8:	f000 fe86 	bl	8003cf8 <_fflush_r>
 8002fec:	68a1      	ldr	r1, [r4, #8]
 8002fee:	4b09      	ldr	r3, [pc, #36]	@ (8003014 <cleanup_stdio+0x38>)
 8002ff0:	4299      	cmp	r1, r3
 8002ff2:	d002      	beq.n	8002ffa <cleanup_stdio+0x1e>
 8002ff4:	4620      	mov	r0, r4
 8002ff6:	f000 fe7f 	bl	8003cf8 <_fflush_r>
 8002ffa:	68e1      	ldr	r1, [r4, #12]
 8002ffc:	4b06      	ldr	r3, [pc, #24]	@ (8003018 <cleanup_stdio+0x3c>)
 8002ffe:	4299      	cmp	r1, r3
 8003000:	d004      	beq.n	800300c <cleanup_stdio+0x30>
 8003002:	4620      	mov	r0, r4
 8003004:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003008:	f000 be76 	b.w	8003cf8 <_fflush_r>
 800300c:	bd10      	pop	{r4, pc}
 800300e:	bf00      	nop
 8003010:	20000374 	.word	0x20000374
 8003014:	200003dc 	.word	0x200003dc
 8003018:	20000444 	.word	0x20000444

0800301c <global_stdio_init.part.0>:
 800301c:	b510      	push	{r4, lr}
 800301e:	4b0b      	ldr	r3, [pc, #44]	@ (800304c <global_stdio_init.part.0+0x30>)
 8003020:	4c0b      	ldr	r4, [pc, #44]	@ (8003050 <global_stdio_init.part.0+0x34>)
 8003022:	4a0c      	ldr	r2, [pc, #48]	@ (8003054 <global_stdio_init.part.0+0x38>)
 8003024:	601a      	str	r2, [r3, #0]
 8003026:	4620      	mov	r0, r4
 8003028:	2200      	movs	r2, #0
 800302a:	2104      	movs	r1, #4
 800302c:	f7ff ff94 	bl	8002f58 <std>
 8003030:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003034:	2201      	movs	r2, #1
 8003036:	2109      	movs	r1, #9
 8003038:	f7ff ff8e 	bl	8002f58 <std>
 800303c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003040:	2202      	movs	r2, #2
 8003042:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003046:	2112      	movs	r1, #18
 8003048:	f7ff bf86 	b.w	8002f58 <std>
 800304c:	200004ac 	.word	0x200004ac
 8003050:	20000374 	.word	0x20000374
 8003054:	08002fc5 	.word	0x08002fc5

08003058 <__sfp_lock_acquire>:
 8003058:	4801      	ldr	r0, [pc, #4]	@ (8003060 <__sfp_lock_acquire+0x8>)
 800305a:	f000 ba00 	b.w	800345e <__retarget_lock_acquire_recursive>
 800305e:	bf00      	nop
 8003060:	200004b5 	.word	0x200004b5

08003064 <__sfp_lock_release>:
 8003064:	4801      	ldr	r0, [pc, #4]	@ (800306c <__sfp_lock_release+0x8>)
 8003066:	f000 b9fb 	b.w	8003460 <__retarget_lock_release_recursive>
 800306a:	bf00      	nop
 800306c:	200004b5 	.word	0x200004b5

08003070 <__sinit>:
 8003070:	b510      	push	{r4, lr}
 8003072:	4604      	mov	r4, r0
 8003074:	f7ff fff0 	bl	8003058 <__sfp_lock_acquire>
 8003078:	6a23      	ldr	r3, [r4, #32]
 800307a:	b11b      	cbz	r3, 8003084 <__sinit+0x14>
 800307c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003080:	f7ff bff0 	b.w	8003064 <__sfp_lock_release>
 8003084:	4b04      	ldr	r3, [pc, #16]	@ (8003098 <__sinit+0x28>)
 8003086:	6223      	str	r3, [r4, #32]
 8003088:	4b04      	ldr	r3, [pc, #16]	@ (800309c <__sinit+0x2c>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d1f5      	bne.n	800307c <__sinit+0xc>
 8003090:	f7ff ffc4 	bl	800301c <global_stdio_init.part.0>
 8003094:	e7f2      	b.n	800307c <__sinit+0xc>
 8003096:	bf00      	nop
 8003098:	08002fdd 	.word	0x08002fdd
 800309c:	200004ac 	.word	0x200004ac

080030a0 <_fwalk_sglue>:
 80030a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030a4:	4607      	mov	r7, r0
 80030a6:	4688      	mov	r8, r1
 80030a8:	4614      	mov	r4, r2
 80030aa:	2600      	movs	r6, #0
 80030ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80030b0:	f1b9 0901 	subs.w	r9, r9, #1
 80030b4:	d505      	bpl.n	80030c2 <_fwalk_sglue+0x22>
 80030b6:	6824      	ldr	r4, [r4, #0]
 80030b8:	2c00      	cmp	r4, #0
 80030ba:	d1f7      	bne.n	80030ac <_fwalk_sglue+0xc>
 80030bc:	4630      	mov	r0, r6
 80030be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80030c2:	89ab      	ldrh	r3, [r5, #12]
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d907      	bls.n	80030d8 <_fwalk_sglue+0x38>
 80030c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80030cc:	3301      	adds	r3, #1
 80030ce:	d003      	beq.n	80030d8 <_fwalk_sglue+0x38>
 80030d0:	4629      	mov	r1, r5
 80030d2:	4638      	mov	r0, r7
 80030d4:	47c0      	blx	r8
 80030d6:	4306      	orrs	r6, r0
 80030d8:	3568      	adds	r5, #104	@ 0x68
 80030da:	e7e9      	b.n	80030b0 <_fwalk_sglue+0x10>

080030dc <iprintf>:
 80030dc:	b40f      	push	{r0, r1, r2, r3}
 80030de:	b507      	push	{r0, r1, r2, lr}
 80030e0:	4906      	ldr	r1, [pc, #24]	@ (80030fc <iprintf+0x20>)
 80030e2:	ab04      	add	r3, sp, #16
 80030e4:	6808      	ldr	r0, [r1, #0]
 80030e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80030ea:	6881      	ldr	r1, [r0, #8]
 80030ec:	9301      	str	r3, [sp, #4]
 80030ee:	f000 fadb 	bl	80036a8 <_vfiprintf_r>
 80030f2:	b003      	add	sp, #12
 80030f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80030f8:	b004      	add	sp, #16
 80030fa:	4770      	bx	lr
 80030fc:	2000001c 	.word	0x2000001c

08003100 <_puts_r>:
 8003100:	6a03      	ldr	r3, [r0, #32]
 8003102:	b570      	push	{r4, r5, r6, lr}
 8003104:	6884      	ldr	r4, [r0, #8]
 8003106:	4605      	mov	r5, r0
 8003108:	460e      	mov	r6, r1
 800310a:	b90b      	cbnz	r3, 8003110 <_puts_r+0x10>
 800310c:	f7ff ffb0 	bl	8003070 <__sinit>
 8003110:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003112:	07db      	lsls	r3, r3, #31
 8003114:	d405      	bmi.n	8003122 <_puts_r+0x22>
 8003116:	89a3      	ldrh	r3, [r4, #12]
 8003118:	0598      	lsls	r0, r3, #22
 800311a:	d402      	bmi.n	8003122 <_puts_r+0x22>
 800311c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800311e:	f000 f99e 	bl	800345e <__retarget_lock_acquire_recursive>
 8003122:	89a3      	ldrh	r3, [r4, #12]
 8003124:	0719      	lsls	r1, r3, #28
 8003126:	d502      	bpl.n	800312e <_puts_r+0x2e>
 8003128:	6923      	ldr	r3, [r4, #16]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d135      	bne.n	800319a <_puts_r+0x9a>
 800312e:	4621      	mov	r1, r4
 8003130:	4628      	mov	r0, r5
 8003132:	f000 f8c5 	bl	80032c0 <__swsetup_r>
 8003136:	b380      	cbz	r0, 800319a <_puts_r+0x9a>
 8003138:	f04f 35ff 	mov.w	r5, #4294967295
 800313c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800313e:	07da      	lsls	r2, r3, #31
 8003140:	d405      	bmi.n	800314e <_puts_r+0x4e>
 8003142:	89a3      	ldrh	r3, [r4, #12]
 8003144:	059b      	lsls	r3, r3, #22
 8003146:	d402      	bmi.n	800314e <_puts_r+0x4e>
 8003148:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800314a:	f000 f989 	bl	8003460 <__retarget_lock_release_recursive>
 800314e:	4628      	mov	r0, r5
 8003150:	bd70      	pop	{r4, r5, r6, pc}
 8003152:	2b00      	cmp	r3, #0
 8003154:	da04      	bge.n	8003160 <_puts_r+0x60>
 8003156:	69a2      	ldr	r2, [r4, #24]
 8003158:	429a      	cmp	r2, r3
 800315a:	dc17      	bgt.n	800318c <_puts_r+0x8c>
 800315c:	290a      	cmp	r1, #10
 800315e:	d015      	beq.n	800318c <_puts_r+0x8c>
 8003160:	6823      	ldr	r3, [r4, #0]
 8003162:	1c5a      	adds	r2, r3, #1
 8003164:	6022      	str	r2, [r4, #0]
 8003166:	7019      	strb	r1, [r3, #0]
 8003168:	68a3      	ldr	r3, [r4, #8]
 800316a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800316e:	3b01      	subs	r3, #1
 8003170:	60a3      	str	r3, [r4, #8]
 8003172:	2900      	cmp	r1, #0
 8003174:	d1ed      	bne.n	8003152 <_puts_r+0x52>
 8003176:	2b00      	cmp	r3, #0
 8003178:	da11      	bge.n	800319e <_puts_r+0x9e>
 800317a:	4622      	mov	r2, r4
 800317c:	210a      	movs	r1, #10
 800317e:	4628      	mov	r0, r5
 8003180:	f000 f85f 	bl	8003242 <__swbuf_r>
 8003184:	3001      	adds	r0, #1
 8003186:	d0d7      	beq.n	8003138 <_puts_r+0x38>
 8003188:	250a      	movs	r5, #10
 800318a:	e7d7      	b.n	800313c <_puts_r+0x3c>
 800318c:	4622      	mov	r2, r4
 800318e:	4628      	mov	r0, r5
 8003190:	f000 f857 	bl	8003242 <__swbuf_r>
 8003194:	3001      	adds	r0, #1
 8003196:	d1e7      	bne.n	8003168 <_puts_r+0x68>
 8003198:	e7ce      	b.n	8003138 <_puts_r+0x38>
 800319a:	3e01      	subs	r6, #1
 800319c:	e7e4      	b.n	8003168 <_puts_r+0x68>
 800319e:	6823      	ldr	r3, [r4, #0]
 80031a0:	1c5a      	adds	r2, r3, #1
 80031a2:	6022      	str	r2, [r4, #0]
 80031a4:	220a      	movs	r2, #10
 80031a6:	701a      	strb	r2, [r3, #0]
 80031a8:	e7ee      	b.n	8003188 <_puts_r+0x88>
	...

080031ac <puts>:
 80031ac:	4b02      	ldr	r3, [pc, #8]	@ (80031b8 <puts+0xc>)
 80031ae:	4601      	mov	r1, r0
 80031b0:	6818      	ldr	r0, [r3, #0]
 80031b2:	f7ff bfa5 	b.w	8003100 <_puts_r>
 80031b6:	bf00      	nop
 80031b8:	2000001c 	.word	0x2000001c

080031bc <__sread>:
 80031bc:	b510      	push	{r4, lr}
 80031be:	460c      	mov	r4, r1
 80031c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031c4:	f000 f8fc 	bl	80033c0 <_read_r>
 80031c8:	2800      	cmp	r0, #0
 80031ca:	bfab      	itete	ge
 80031cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80031ce:	89a3      	ldrhlt	r3, [r4, #12]
 80031d0:	181b      	addge	r3, r3, r0
 80031d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80031d6:	bfac      	ite	ge
 80031d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80031da:	81a3      	strhlt	r3, [r4, #12]
 80031dc:	bd10      	pop	{r4, pc}

080031de <__swrite>:
 80031de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031e2:	461f      	mov	r7, r3
 80031e4:	898b      	ldrh	r3, [r1, #12]
 80031e6:	05db      	lsls	r3, r3, #23
 80031e8:	4605      	mov	r5, r0
 80031ea:	460c      	mov	r4, r1
 80031ec:	4616      	mov	r6, r2
 80031ee:	d505      	bpl.n	80031fc <__swrite+0x1e>
 80031f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031f4:	2302      	movs	r3, #2
 80031f6:	2200      	movs	r2, #0
 80031f8:	f000 f8d0 	bl	800339c <_lseek_r>
 80031fc:	89a3      	ldrh	r3, [r4, #12]
 80031fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003202:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003206:	81a3      	strh	r3, [r4, #12]
 8003208:	4632      	mov	r2, r6
 800320a:	463b      	mov	r3, r7
 800320c:	4628      	mov	r0, r5
 800320e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003212:	f000 b8e7 	b.w	80033e4 <_write_r>

08003216 <__sseek>:
 8003216:	b510      	push	{r4, lr}
 8003218:	460c      	mov	r4, r1
 800321a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800321e:	f000 f8bd 	bl	800339c <_lseek_r>
 8003222:	1c43      	adds	r3, r0, #1
 8003224:	89a3      	ldrh	r3, [r4, #12]
 8003226:	bf15      	itete	ne
 8003228:	6560      	strne	r0, [r4, #84]	@ 0x54
 800322a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800322e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003232:	81a3      	strheq	r3, [r4, #12]
 8003234:	bf18      	it	ne
 8003236:	81a3      	strhne	r3, [r4, #12]
 8003238:	bd10      	pop	{r4, pc}

0800323a <__sclose>:
 800323a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800323e:	f000 b89d 	b.w	800337c <_close_r>

08003242 <__swbuf_r>:
 8003242:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003244:	460e      	mov	r6, r1
 8003246:	4614      	mov	r4, r2
 8003248:	4605      	mov	r5, r0
 800324a:	b118      	cbz	r0, 8003254 <__swbuf_r+0x12>
 800324c:	6a03      	ldr	r3, [r0, #32]
 800324e:	b90b      	cbnz	r3, 8003254 <__swbuf_r+0x12>
 8003250:	f7ff ff0e 	bl	8003070 <__sinit>
 8003254:	69a3      	ldr	r3, [r4, #24]
 8003256:	60a3      	str	r3, [r4, #8]
 8003258:	89a3      	ldrh	r3, [r4, #12]
 800325a:	071a      	lsls	r2, r3, #28
 800325c:	d501      	bpl.n	8003262 <__swbuf_r+0x20>
 800325e:	6923      	ldr	r3, [r4, #16]
 8003260:	b943      	cbnz	r3, 8003274 <__swbuf_r+0x32>
 8003262:	4621      	mov	r1, r4
 8003264:	4628      	mov	r0, r5
 8003266:	f000 f82b 	bl	80032c0 <__swsetup_r>
 800326a:	b118      	cbz	r0, 8003274 <__swbuf_r+0x32>
 800326c:	f04f 37ff 	mov.w	r7, #4294967295
 8003270:	4638      	mov	r0, r7
 8003272:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003274:	6823      	ldr	r3, [r4, #0]
 8003276:	6922      	ldr	r2, [r4, #16]
 8003278:	1a98      	subs	r0, r3, r2
 800327a:	6963      	ldr	r3, [r4, #20]
 800327c:	b2f6      	uxtb	r6, r6
 800327e:	4283      	cmp	r3, r0
 8003280:	4637      	mov	r7, r6
 8003282:	dc05      	bgt.n	8003290 <__swbuf_r+0x4e>
 8003284:	4621      	mov	r1, r4
 8003286:	4628      	mov	r0, r5
 8003288:	f000 fd36 	bl	8003cf8 <_fflush_r>
 800328c:	2800      	cmp	r0, #0
 800328e:	d1ed      	bne.n	800326c <__swbuf_r+0x2a>
 8003290:	68a3      	ldr	r3, [r4, #8]
 8003292:	3b01      	subs	r3, #1
 8003294:	60a3      	str	r3, [r4, #8]
 8003296:	6823      	ldr	r3, [r4, #0]
 8003298:	1c5a      	adds	r2, r3, #1
 800329a:	6022      	str	r2, [r4, #0]
 800329c:	701e      	strb	r6, [r3, #0]
 800329e:	6962      	ldr	r2, [r4, #20]
 80032a0:	1c43      	adds	r3, r0, #1
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d004      	beq.n	80032b0 <__swbuf_r+0x6e>
 80032a6:	89a3      	ldrh	r3, [r4, #12]
 80032a8:	07db      	lsls	r3, r3, #31
 80032aa:	d5e1      	bpl.n	8003270 <__swbuf_r+0x2e>
 80032ac:	2e0a      	cmp	r6, #10
 80032ae:	d1df      	bne.n	8003270 <__swbuf_r+0x2e>
 80032b0:	4621      	mov	r1, r4
 80032b2:	4628      	mov	r0, r5
 80032b4:	f000 fd20 	bl	8003cf8 <_fflush_r>
 80032b8:	2800      	cmp	r0, #0
 80032ba:	d0d9      	beq.n	8003270 <__swbuf_r+0x2e>
 80032bc:	e7d6      	b.n	800326c <__swbuf_r+0x2a>
	...

080032c0 <__swsetup_r>:
 80032c0:	b538      	push	{r3, r4, r5, lr}
 80032c2:	4b29      	ldr	r3, [pc, #164]	@ (8003368 <__swsetup_r+0xa8>)
 80032c4:	4605      	mov	r5, r0
 80032c6:	6818      	ldr	r0, [r3, #0]
 80032c8:	460c      	mov	r4, r1
 80032ca:	b118      	cbz	r0, 80032d4 <__swsetup_r+0x14>
 80032cc:	6a03      	ldr	r3, [r0, #32]
 80032ce:	b90b      	cbnz	r3, 80032d4 <__swsetup_r+0x14>
 80032d0:	f7ff fece 	bl	8003070 <__sinit>
 80032d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032d8:	0719      	lsls	r1, r3, #28
 80032da:	d422      	bmi.n	8003322 <__swsetup_r+0x62>
 80032dc:	06da      	lsls	r2, r3, #27
 80032de:	d407      	bmi.n	80032f0 <__swsetup_r+0x30>
 80032e0:	2209      	movs	r2, #9
 80032e2:	602a      	str	r2, [r5, #0]
 80032e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032e8:	81a3      	strh	r3, [r4, #12]
 80032ea:	f04f 30ff 	mov.w	r0, #4294967295
 80032ee:	e033      	b.n	8003358 <__swsetup_r+0x98>
 80032f0:	0758      	lsls	r0, r3, #29
 80032f2:	d512      	bpl.n	800331a <__swsetup_r+0x5a>
 80032f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80032f6:	b141      	cbz	r1, 800330a <__swsetup_r+0x4a>
 80032f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80032fc:	4299      	cmp	r1, r3
 80032fe:	d002      	beq.n	8003306 <__swsetup_r+0x46>
 8003300:	4628      	mov	r0, r5
 8003302:	f000 f8af 	bl	8003464 <_free_r>
 8003306:	2300      	movs	r3, #0
 8003308:	6363      	str	r3, [r4, #52]	@ 0x34
 800330a:	89a3      	ldrh	r3, [r4, #12]
 800330c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003310:	81a3      	strh	r3, [r4, #12]
 8003312:	2300      	movs	r3, #0
 8003314:	6063      	str	r3, [r4, #4]
 8003316:	6923      	ldr	r3, [r4, #16]
 8003318:	6023      	str	r3, [r4, #0]
 800331a:	89a3      	ldrh	r3, [r4, #12]
 800331c:	f043 0308 	orr.w	r3, r3, #8
 8003320:	81a3      	strh	r3, [r4, #12]
 8003322:	6923      	ldr	r3, [r4, #16]
 8003324:	b94b      	cbnz	r3, 800333a <__swsetup_r+0x7a>
 8003326:	89a3      	ldrh	r3, [r4, #12]
 8003328:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800332c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003330:	d003      	beq.n	800333a <__swsetup_r+0x7a>
 8003332:	4621      	mov	r1, r4
 8003334:	4628      	mov	r0, r5
 8003336:	f000 fd2d 	bl	8003d94 <__smakebuf_r>
 800333a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800333e:	f013 0201 	ands.w	r2, r3, #1
 8003342:	d00a      	beq.n	800335a <__swsetup_r+0x9a>
 8003344:	2200      	movs	r2, #0
 8003346:	60a2      	str	r2, [r4, #8]
 8003348:	6962      	ldr	r2, [r4, #20]
 800334a:	4252      	negs	r2, r2
 800334c:	61a2      	str	r2, [r4, #24]
 800334e:	6922      	ldr	r2, [r4, #16]
 8003350:	b942      	cbnz	r2, 8003364 <__swsetup_r+0xa4>
 8003352:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003356:	d1c5      	bne.n	80032e4 <__swsetup_r+0x24>
 8003358:	bd38      	pop	{r3, r4, r5, pc}
 800335a:	0799      	lsls	r1, r3, #30
 800335c:	bf58      	it	pl
 800335e:	6962      	ldrpl	r2, [r4, #20]
 8003360:	60a2      	str	r2, [r4, #8]
 8003362:	e7f4      	b.n	800334e <__swsetup_r+0x8e>
 8003364:	2000      	movs	r0, #0
 8003366:	e7f7      	b.n	8003358 <__swsetup_r+0x98>
 8003368:	2000001c 	.word	0x2000001c

0800336c <memset>:
 800336c:	4402      	add	r2, r0
 800336e:	4603      	mov	r3, r0
 8003370:	4293      	cmp	r3, r2
 8003372:	d100      	bne.n	8003376 <memset+0xa>
 8003374:	4770      	bx	lr
 8003376:	f803 1b01 	strb.w	r1, [r3], #1
 800337a:	e7f9      	b.n	8003370 <memset+0x4>

0800337c <_close_r>:
 800337c:	b538      	push	{r3, r4, r5, lr}
 800337e:	4d06      	ldr	r5, [pc, #24]	@ (8003398 <_close_r+0x1c>)
 8003380:	2300      	movs	r3, #0
 8003382:	4604      	mov	r4, r0
 8003384:	4608      	mov	r0, r1
 8003386:	602b      	str	r3, [r5, #0]
 8003388:	f7fe f8e2 	bl	8001550 <_close>
 800338c:	1c43      	adds	r3, r0, #1
 800338e:	d102      	bne.n	8003396 <_close_r+0x1a>
 8003390:	682b      	ldr	r3, [r5, #0]
 8003392:	b103      	cbz	r3, 8003396 <_close_r+0x1a>
 8003394:	6023      	str	r3, [r4, #0]
 8003396:	bd38      	pop	{r3, r4, r5, pc}
 8003398:	200004b0 	.word	0x200004b0

0800339c <_lseek_r>:
 800339c:	b538      	push	{r3, r4, r5, lr}
 800339e:	4d07      	ldr	r5, [pc, #28]	@ (80033bc <_lseek_r+0x20>)
 80033a0:	4604      	mov	r4, r0
 80033a2:	4608      	mov	r0, r1
 80033a4:	4611      	mov	r1, r2
 80033a6:	2200      	movs	r2, #0
 80033a8:	602a      	str	r2, [r5, #0]
 80033aa:	461a      	mov	r2, r3
 80033ac:	f7fe f8f7 	bl	800159e <_lseek>
 80033b0:	1c43      	adds	r3, r0, #1
 80033b2:	d102      	bne.n	80033ba <_lseek_r+0x1e>
 80033b4:	682b      	ldr	r3, [r5, #0]
 80033b6:	b103      	cbz	r3, 80033ba <_lseek_r+0x1e>
 80033b8:	6023      	str	r3, [r4, #0]
 80033ba:	bd38      	pop	{r3, r4, r5, pc}
 80033bc:	200004b0 	.word	0x200004b0

080033c0 <_read_r>:
 80033c0:	b538      	push	{r3, r4, r5, lr}
 80033c2:	4d07      	ldr	r5, [pc, #28]	@ (80033e0 <_read_r+0x20>)
 80033c4:	4604      	mov	r4, r0
 80033c6:	4608      	mov	r0, r1
 80033c8:	4611      	mov	r1, r2
 80033ca:	2200      	movs	r2, #0
 80033cc:	602a      	str	r2, [r5, #0]
 80033ce:	461a      	mov	r2, r3
 80033d0:	f7fe f8a1 	bl	8001516 <_read>
 80033d4:	1c43      	adds	r3, r0, #1
 80033d6:	d102      	bne.n	80033de <_read_r+0x1e>
 80033d8:	682b      	ldr	r3, [r5, #0]
 80033da:	b103      	cbz	r3, 80033de <_read_r+0x1e>
 80033dc:	6023      	str	r3, [r4, #0]
 80033de:	bd38      	pop	{r3, r4, r5, pc}
 80033e0:	200004b0 	.word	0x200004b0

080033e4 <_write_r>:
 80033e4:	b538      	push	{r3, r4, r5, lr}
 80033e6:	4d07      	ldr	r5, [pc, #28]	@ (8003404 <_write_r+0x20>)
 80033e8:	4604      	mov	r4, r0
 80033ea:	4608      	mov	r0, r1
 80033ec:	4611      	mov	r1, r2
 80033ee:	2200      	movs	r2, #0
 80033f0:	602a      	str	r2, [r5, #0]
 80033f2:	461a      	mov	r2, r3
 80033f4:	f7fd f8d2 	bl	800059c <_write>
 80033f8:	1c43      	adds	r3, r0, #1
 80033fa:	d102      	bne.n	8003402 <_write_r+0x1e>
 80033fc:	682b      	ldr	r3, [r5, #0]
 80033fe:	b103      	cbz	r3, 8003402 <_write_r+0x1e>
 8003400:	6023      	str	r3, [r4, #0]
 8003402:	bd38      	pop	{r3, r4, r5, pc}
 8003404:	200004b0 	.word	0x200004b0

08003408 <__errno>:
 8003408:	4b01      	ldr	r3, [pc, #4]	@ (8003410 <__errno+0x8>)
 800340a:	6818      	ldr	r0, [r3, #0]
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	2000001c 	.word	0x2000001c

08003414 <__libc_init_array>:
 8003414:	b570      	push	{r4, r5, r6, lr}
 8003416:	4d0d      	ldr	r5, [pc, #52]	@ (800344c <__libc_init_array+0x38>)
 8003418:	4c0d      	ldr	r4, [pc, #52]	@ (8003450 <__libc_init_array+0x3c>)
 800341a:	1b64      	subs	r4, r4, r5
 800341c:	10a4      	asrs	r4, r4, #2
 800341e:	2600      	movs	r6, #0
 8003420:	42a6      	cmp	r6, r4
 8003422:	d109      	bne.n	8003438 <__libc_init_array+0x24>
 8003424:	4d0b      	ldr	r5, [pc, #44]	@ (8003454 <__libc_init_array+0x40>)
 8003426:	4c0c      	ldr	r4, [pc, #48]	@ (8003458 <__libc_init_array+0x44>)
 8003428:	f000 fd22 	bl	8003e70 <_init>
 800342c:	1b64      	subs	r4, r4, r5
 800342e:	10a4      	asrs	r4, r4, #2
 8003430:	2600      	movs	r6, #0
 8003432:	42a6      	cmp	r6, r4
 8003434:	d105      	bne.n	8003442 <__libc_init_array+0x2e>
 8003436:	bd70      	pop	{r4, r5, r6, pc}
 8003438:	f855 3b04 	ldr.w	r3, [r5], #4
 800343c:	4798      	blx	r3
 800343e:	3601      	adds	r6, #1
 8003440:	e7ee      	b.n	8003420 <__libc_init_array+0xc>
 8003442:	f855 3b04 	ldr.w	r3, [r5], #4
 8003446:	4798      	blx	r3
 8003448:	3601      	adds	r6, #1
 800344a:	e7f2      	b.n	8003432 <__libc_init_array+0x1e>
 800344c:	08004b40 	.word	0x08004b40
 8003450:	08004b40 	.word	0x08004b40
 8003454:	08004b40 	.word	0x08004b40
 8003458:	08004b44 	.word	0x08004b44

0800345c <__retarget_lock_init_recursive>:
 800345c:	4770      	bx	lr

0800345e <__retarget_lock_acquire_recursive>:
 800345e:	4770      	bx	lr

08003460 <__retarget_lock_release_recursive>:
 8003460:	4770      	bx	lr
	...

08003464 <_free_r>:
 8003464:	b538      	push	{r3, r4, r5, lr}
 8003466:	4605      	mov	r5, r0
 8003468:	2900      	cmp	r1, #0
 800346a:	d041      	beq.n	80034f0 <_free_r+0x8c>
 800346c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003470:	1f0c      	subs	r4, r1, #4
 8003472:	2b00      	cmp	r3, #0
 8003474:	bfb8      	it	lt
 8003476:	18e4      	addlt	r4, r4, r3
 8003478:	f000 f8e0 	bl	800363c <__malloc_lock>
 800347c:	4a1d      	ldr	r2, [pc, #116]	@ (80034f4 <_free_r+0x90>)
 800347e:	6813      	ldr	r3, [r2, #0]
 8003480:	b933      	cbnz	r3, 8003490 <_free_r+0x2c>
 8003482:	6063      	str	r3, [r4, #4]
 8003484:	6014      	str	r4, [r2, #0]
 8003486:	4628      	mov	r0, r5
 8003488:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800348c:	f000 b8dc 	b.w	8003648 <__malloc_unlock>
 8003490:	42a3      	cmp	r3, r4
 8003492:	d908      	bls.n	80034a6 <_free_r+0x42>
 8003494:	6820      	ldr	r0, [r4, #0]
 8003496:	1821      	adds	r1, r4, r0
 8003498:	428b      	cmp	r3, r1
 800349a:	bf01      	itttt	eq
 800349c:	6819      	ldreq	r1, [r3, #0]
 800349e:	685b      	ldreq	r3, [r3, #4]
 80034a0:	1809      	addeq	r1, r1, r0
 80034a2:	6021      	streq	r1, [r4, #0]
 80034a4:	e7ed      	b.n	8003482 <_free_r+0x1e>
 80034a6:	461a      	mov	r2, r3
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	b10b      	cbz	r3, 80034b0 <_free_r+0x4c>
 80034ac:	42a3      	cmp	r3, r4
 80034ae:	d9fa      	bls.n	80034a6 <_free_r+0x42>
 80034b0:	6811      	ldr	r1, [r2, #0]
 80034b2:	1850      	adds	r0, r2, r1
 80034b4:	42a0      	cmp	r0, r4
 80034b6:	d10b      	bne.n	80034d0 <_free_r+0x6c>
 80034b8:	6820      	ldr	r0, [r4, #0]
 80034ba:	4401      	add	r1, r0
 80034bc:	1850      	adds	r0, r2, r1
 80034be:	4283      	cmp	r3, r0
 80034c0:	6011      	str	r1, [r2, #0]
 80034c2:	d1e0      	bne.n	8003486 <_free_r+0x22>
 80034c4:	6818      	ldr	r0, [r3, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	6053      	str	r3, [r2, #4]
 80034ca:	4408      	add	r0, r1
 80034cc:	6010      	str	r0, [r2, #0]
 80034ce:	e7da      	b.n	8003486 <_free_r+0x22>
 80034d0:	d902      	bls.n	80034d8 <_free_r+0x74>
 80034d2:	230c      	movs	r3, #12
 80034d4:	602b      	str	r3, [r5, #0]
 80034d6:	e7d6      	b.n	8003486 <_free_r+0x22>
 80034d8:	6820      	ldr	r0, [r4, #0]
 80034da:	1821      	adds	r1, r4, r0
 80034dc:	428b      	cmp	r3, r1
 80034de:	bf04      	itt	eq
 80034e0:	6819      	ldreq	r1, [r3, #0]
 80034e2:	685b      	ldreq	r3, [r3, #4]
 80034e4:	6063      	str	r3, [r4, #4]
 80034e6:	bf04      	itt	eq
 80034e8:	1809      	addeq	r1, r1, r0
 80034ea:	6021      	streq	r1, [r4, #0]
 80034ec:	6054      	str	r4, [r2, #4]
 80034ee:	e7ca      	b.n	8003486 <_free_r+0x22>
 80034f0:	bd38      	pop	{r3, r4, r5, pc}
 80034f2:	bf00      	nop
 80034f4:	200004bc 	.word	0x200004bc

080034f8 <sbrk_aligned>:
 80034f8:	b570      	push	{r4, r5, r6, lr}
 80034fa:	4e0f      	ldr	r6, [pc, #60]	@ (8003538 <sbrk_aligned+0x40>)
 80034fc:	460c      	mov	r4, r1
 80034fe:	6831      	ldr	r1, [r6, #0]
 8003500:	4605      	mov	r5, r0
 8003502:	b911      	cbnz	r1, 800350a <sbrk_aligned+0x12>
 8003504:	f000 fca4 	bl	8003e50 <_sbrk_r>
 8003508:	6030      	str	r0, [r6, #0]
 800350a:	4621      	mov	r1, r4
 800350c:	4628      	mov	r0, r5
 800350e:	f000 fc9f 	bl	8003e50 <_sbrk_r>
 8003512:	1c43      	adds	r3, r0, #1
 8003514:	d103      	bne.n	800351e <sbrk_aligned+0x26>
 8003516:	f04f 34ff 	mov.w	r4, #4294967295
 800351a:	4620      	mov	r0, r4
 800351c:	bd70      	pop	{r4, r5, r6, pc}
 800351e:	1cc4      	adds	r4, r0, #3
 8003520:	f024 0403 	bic.w	r4, r4, #3
 8003524:	42a0      	cmp	r0, r4
 8003526:	d0f8      	beq.n	800351a <sbrk_aligned+0x22>
 8003528:	1a21      	subs	r1, r4, r0
 800352a:	4628      	mov	r0, r5
 800352c:	f000 fc90 	bl	8003e50 <_sbrk_r>
 8003530:	3001      	adds	r0, #1
 8003532:	d1f2      	bne.n	800351a <sbrk_aligned+0x22>
 8003534:	e7ef      	b.n	8003516 <sbrk_aligned+0x1e>
 8003536:	bf00      	nop
 8003538:	200004b8 	.word	0x200004b8

0800353c <_malloc_r>:
 800353c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003540:	1ccd      	adds	r5, r1, #3
 8003542:	f025 0503 	bic.w	r5, r5, #3
 8003546:	3508      	adds	r5, #8
 8003548:	2d0c      	cmp	r5, #12
 800354a:	bf38      	it	cc
 800354c:	250c      	movcc	r5, #12
 800354e:	2d00      	cmp	r5, #0
 8003550:	4606      	mov	r6, r0
 8003552:	db01      	blt.n	8003558 <_malloc_r+0x1c>
 8003554:	42a9      	cmp	r1, r5
 8003556:	d904      	bls.n	8003562 <_malloc_r+0x26>
 8003558:	230c      	movs	r3, #12
 800355a:	6033      	str	r3, [r6, #0]
 800355c:	2000      	movs	r0, #0
 800355e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003562:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003638 <_malloc_r+0xfc>
 8003566:	f000 f869 	bl	800363c <__malloc_lock>
 800356a:	f8d8 3000 	ldr.w	r3, [r8]
 800356e:	461c      	mov	r4, r3
 8003570:	bb44      	cbnz	r4, 80035c4 <_malloc_r+0x88>
 8003572:	4629      	mov	r1, r5
 8003574:	4630      	mov	r0, r6
 8003576:	f7ff ffbf 	bl	80034f8 <sbrk_aligned>
 800357a:	1c43      	adds	r3, r0, #1
 800357c:	4604      	mov	r4, r0
 800357e:	d158      	bne.n	8003632 <_malloc_r+0xf6>
 8003580:	f8d8 4000 	ldr.w	r4, [r8]
 8003584:	4627      	mov	r7, r4
 8003586:	2f00      	cmp	r7, #0
 8003588:	d143      	bne.n	8003612 <_malloc_r+0xd6>
 800358a:	2c00      	cmp	r4, #0
 800358c:	d04b      	beq.n	8003626 <_malloc_r+0xea>
 800358e:	6823      	ldr	r3, [r4, #0]
 8003590:	4639      	mov	r1, r7
 8003592:	4630      	mov	r0, r6
 8003594:	eb04 0903 	add.w	r9, r4, r3
 8003598:	f000 fc5a 	bl	8003e50 <_sbrk_r>
 800359c:	4581      	cmp	r9, r0
 800359e:	d142      	bne.n	8003626 <_malloc_r+0xea>
 80035a0:	6821      	ldr	r1, [r4, #0]
 80035a2:	1a6d      	subs	r5, r5, r1
 80035a4:	4629      	mov	r1, r5
 80035a6:	4630      	mov	r0, r6
 80035a8:	f7ff ffa6 	bl	80034f8 <sbrk_aligned>
 80035ac:	3001      	adds	r0, #1
 80035ae:	d03a      	beq.n	8003626 <_malloc_r+0xea>
 80035b0:	6823      	ldr	r3, [r4, #0]
 80035b2:	442b      	add	r3, r5
 80035b4:	6023      	str	r3, [r4, #0]
 80035b6:	f8d8 3000 	ldr.w	r3, [r8]
 80035ba:	685a      	ldr	r2, [r3, #4]
 80035bc:	bb62      	cbnz	r2, 8003618 <_malloc_r+0xdc>
 80035be:	f8c8 7000 	str.w	r7, [r8]
 80035c2:	e00f      	b.n	80035e4 <_malloc_r+0xa8>
 80035c4:	6822      	ldr	r2, [r4, #0]
 80035c6:	1b52      	subs	r2, r2, r5
 80035c8:	d420      	bmi.n	800360c <_malloc_r+0xd0>
 80035ca:	2a0b      	cmp	r2, #11
 80035cc:	d917      	bls.n	80035fe <_malloc_r+0xc2>
 80035ce:	1961      	adds	r1, r4, r5
 80035d0:	42a3      	cmp	r3, r4
 80035d2:	6025      	str	r5, [r4, #0]
 80035d4:	bf18      	it	ne
 80035d6:	6059      	strne	r1, [r3, #4]
 80035d8:	6863      	ldr	r3, [r4, #4]
 80035da:	bf08      	it	eq
 80035dc:	f8c8 1000 	streq.w	r1, [r8]
 80035e0:	5162      	str	r2, [r4, r5]
 80035e2:	604b      	str	r3, [r1, #4]
 80035e4:	4630      	mov	r0, r6
 80035e6:	f000 f82f 	bl	8003648 <__malloc_unlock>
 80035ea:	f104 000b 	add.w	r0, r4, #11
 80035ee:	1d23      	adds	r3, r4, #4
 80035f0:	f020 0007 	bic.w	r0, r0, #7
 80035f4:	1ac2      	subs	r2, r0, r3
 80035f6:	bf1c      	itt	ne
 80035f8:	1a1b      	subne	r3, r3, r0
 80035fa:	50a3      	strne	r3, [r4, r2]
 80035fc:	e7af      	b.n	800355e <_malloc_r+0x22>
 80035fe:	6862      	ldr	r2, [r4, #4]
 8003600:	42a3      	cmp	r3, r4
 8003602:	bf0c      	ite	eq
 8003604:	f8c8 2000 	streq.w	r2, [r8]
 8003608:	605a      	strne	r2, [r3, #4]
 800360a:	e7eb      	b.n	80035e4 <_malloc_r+0xa8>
 800360c:	4623      	mov	r3, r4
 800360e:	6864      	ldr	r4, [r4, #4]
 8003610:	e7ae      	b.n	8003570 <_malloc_r+0x34>
 8003612:	463c      	mov	r4, r7
 8003614:	687f      	ldr	r7, [r7, #4]
 8003616:	e7b6      	b.n	8003586 <_malloc_r+0x4a>
 8003618:	461a      	mov	r2, r3
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	42a3      	cmp	r3, r4
 800361e:	d1fb      	bne.n	8003618 <_malloc_r+0xdc>
 8003620:	2300      	movs	r3, #0
 8003622:	6053      	str	r3, [r2, #4]
 8003624:	e7de      	b.n	80035e4 <_malloc_r+0xa8>
 8003626:	230c      	movs	r3, #12
 8003628:	6033      	str	r3, [r6, #0]
 800362a:	4630      	mov	r0, r6
 800362c:	f000 f80c 	bl	8003648 <__malloc_unlock>
 8003630:	e794      	b.n	800355c <_malloc_r+0x20>
 8003632:	6005      	str	r5, [r0, #0]
 8003634:	e7d6      	b.n	80035e4 <_malloc_r+0xa8>
 8003636:	bf00      	nop
 8003638:	200004bc 	.word	0x200004bc

0800363c <__malloc_lock>:
 800363c:	4801      	ldr	r0, [pc, #4]	@ (8003644 <__malloc_lock+0x8>)
 800363e:	f7ff bf0e 	b.w	800345e <__retarget_lock_acquire_recursive>
 8003642:	bf00      	nop
 8003644:	200004b4 	.word	0x200004b4

08003648 <__malloc_unlock>:
 8003648:	4801      	ldr	r0, [pc, #4]	@ (8003650 <__malloc_unlock+0x8>)
 800364a:	f7ff bf09 	b.w	8003460 <__retarget_lock_release_recursive>
 800364e:	bf00      	nop
 8003650:	200004b4 	.word	0x200004b4

08003654 <__sfputc_r>:
 8003654:	6893      	ldr	r3, [r2, #8]
 8003656:	3b01      	subs	r3, #1
 8003658:	2b00      	cmp	r3, #0
 800365a:	b410      	push	{r4}
 800365c:	6093      	str	r3, [r2, #8]
 800365e:	da08      	bge.n	8003672 <__sfputc_r+0x1e>
 8003660:	6994      	ldr	r4, [r2, #24]
 8003662:	42a3      	cmp	r3, r4
 8003664:	db01      	blt.n	800366a <__sfputc_r+0x16>
 8003666:	290a      	cmp	r1, #10
 8003668:	d103      	bne.n	8003672 <__sfputc_r+0x1e>
 800366a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800366e:	f7ff bde8 	b.w	8003242 <__swbuf_r>
 8003672:	6813      	ldr	r3, [r2, #0]
 8003674:	1c58      	adds	r0, r3, #1
 8003676:	6010      	str	r0, [r2, #0]
 8003678:	7019      	strb	r1, [r3, #0]
 800367a:	4608      	mov	r0, r1
 800367c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003680:	4770      	bx	lr

08003682 <__sfputs_r>:
 8003682:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003684:	4606      	mov	r6, r0
 8003686:	460f      	mov	r7, r1
 8003688:	4614      	mov	r4, r2
 800368a:	18d5      	adds	r5, r2, r3
 800368c:	42ac      	cmp	r4, r5
 800368e:	d101      	bne.n	8003694 <__sfputs_r+0x12>
 8003690:	2000      	movs	r0, #0
 8003692:	e007      	b.n	80036a4 <__sfputs_r+0x22>
 8003694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003698:	463a      	mov	r2, r7
 800369a:	4630      	mov	r0, r6
 800369c:	f7ff ffda 	bl	8003654 <__sfputc_r>
 80036a0:	1c43      	adds	r3, r0, #1
 80036a2:	d1f3      	bne.n	800368c <__sfputs_r+0xa>
 80036a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080036a8 <_vfiprintf_r>:
 80036a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036ac:	460d      	mov	r5, r1
 80036ae:	b09d      	sub	sp, #116	@ 0x74
 80036b0:	4614      	mov	r4, r2
 80036b2:	4698      	mov	r8, r3
 80036b4:	4606      	mov	r6, r0
 80036b6:	b118      	cbz	r0, 80036c0 <_vfiprintf_r+0x18>
 80036b8:	6a03      	ldr	r3, [r0, #32]
 80036ba:	b90b      	cbnz	r3, 80036c0 <_vfiprintf_r+0x18>
 80036bc:	f7ff fcd8 	bl	8003070 <__sinit>
 80036c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80036c2:	07d9      	lsls	r1, r3, #31
 80036c4:	d405      	bmi.n	80036d2 <_vfiprintf_r+0x2a>
 80036c6:	89ab      	ldrh	r3, [r5, #12]
 80036c8:	059a      	lsls	r2, r3, #22
 80036ca:	d402      	bmi.n	80036d2 <_vfiprintf_r+0x2a>
 80036cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80036ce:	f7ff fec6 	bl	800345e <__retarget_lock_acquire_recursive>
 80036d2:	89ab      	ldrh	r3, [r5, #12]
 80036d4:	071b      	lsls	r3, r3, #28
 80036d6:	d501      	bpl.n	80036dc <_vfiprintf_r+0x34>
 80036d8:	692b      	ldr	r3, [r5, #16]
 80036da:	b99b      	cbnz	r3, 8003704 <_vfiprintf_r+0x5c>
 80036dc:	4629      	mov	r1, r5
 80036de:	4630      	mov	r0, r6
 80036e0:	f7ff fdee 	bl	80032c0 <__swsetup_r>
 80036e4:	b170      	cbz	r0, 8003704 <_vfiprintf_r+0x5c>
 80036e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80036e8:	07dc      	lsls	r4, r3, #31
 80036ea:	d504      	bpl.n	80036f6 <_vfiprintf_r+0x4e>
 80036ec:	f04f 30ff 	mov.w	r0, #4294967295
 80036f0:	b01d      	add	sp, #116	@ 0x74
 80036f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036f6:	89ab      	ldrh	r3, [r5, #12]
 80036f8:	0598      	lsls	r0, r3, #22
 80036fa:	d4f7      	bmi.n	80036ec <_vfiprintf_r+0x44>
 80036fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80036fe:	f7ff feaf 	bl	8003460 <__retarget_lock_release_recursive>
 8003702:	e7f3      	b.n	80036ec <_vfiprintf_r+0x44>
 8003704:	2300      	movs	r3, #0
 8003706:	9309      	str	r3, [sp, #36]	@ 0x24
 8003708:	2320      	movs	r3, #32
 800370a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800370e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003712:	2330      	movs	r3, #48	@ 0x30
 8003714:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80038c4 <_vfiprintf_r+0x21c>
 8003718:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800371c:	f04f 0901 	mov.w	r9, #1
 8003720:	4623      	mov	r3, r4
 8003722:	469a      	mov	sl, r3
 8003724:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003728:	b10a      	cbz	r2, 800372e <_vfiprintf_r+0x86>
 800372a:	2a25      	cmp	r2, #37	@ 0x25
 800372c:	d1f9      	bne.n	8003722 <_vfiprintf_r+0x7a>
 800372e:	ebba 0b04 	subs.w	fp, sl, r4
 8003732:	d00b      	beq.n	800374c <_vfiprintf_r+0xa4>
 8003734:	465b      	mov	r3, fp
 8003736:	4622      	mov	r2, r4
 8003738:	4629      	mov	r1, r5
 800373a:	4630      	mov	r0, r6
 800373c:	f7ff ffa1 	bl	8003682 <__sfputs_r>
 8003740:	3001      	adds	r0, #1
 8003742:	f000 80a7 	beq.w	8003894 <_vfiprintf_r+0x1ec>
 8003746:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003748:	445a      	add	r2, fp
 800374a:	9209      	str	r2, [sp, #36]	@ 0x24
 800374c:	f89a 3000 	ldrb.w	r3, [sl]
 8003750:	2b00      	cmp	r3, #0
 8003752:	f000 809f 	beq.w	8003894 <_vfiprintf_r+0x1ec>
 8003756:	2300      	movs	r3, #0
 8003758:	f04f 32ff 	mov.w	r2, #4294967295
 800375c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003760:	f10a 0a01 	add.w	sl, sl, #1
 8003764:	9304      	str	r3, [sp, #16]
 8003766:	9307      	str	r3, [sp, #28]
 8003768:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800376c:	931a      	str	r3, [sp, #104]	@ 0x68
 800376e:	4654      	mov	r4, sl
 8003770:	2205      	movs	r2, #5
 8003772:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003776:	4853      	ldr	r0, [pc, #332]	@ (80038c4 <_vfiprintf_r+0x21c>)
 8003778:	f7fc fd2a 	bl	80001d0 <memchr>
 800377c:	9a04      	ldr	r2, [sp, #16]
 800377e:	b9d8      	cbnz	r0, 80037b8 <_vfiprintf_r+0x110>
 8003780:	06d1      	lsls	r1, r2, #27
 8003782:	bf44      	itt	mi
 8003784:	2320      	movmi	r3, #32
 8003786:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800378a:	0713      	lsls	r3, r2, #28
 800378c:	bf44      	itt	mi
 800378e:	232b      	movmi	r3, #43	@ 0x2b
 8003790:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003794:	f89a 3000 	ldrb.w	r3, [sl]
 8003798:	2b2a      	cmp	r3, #42	@ 0x2a
 800379a:	d015      	beq.n	80037c8 <_vfiprintf_r+0x120>
 800379c:	9a07      	ldr	r2, [sp, #28]
 800379e:	4654      	mov	r4, sl
 80037a0:	2000      	movs	r0, #0
 80037a2:	f04f 0c0a 	mov.w	ip, #10
 80037a6:	4621      	mov	r1, r4
 80037a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80037ac:	3b30      	subs	r3, #48	@ 0x30
 80037ae:	2b09      	cmp	r3, #9
 80037b0:	d94b      	bls.n	800384a <_vfiprintf_r+0x1a2>
 80037b2:	b1b0      	cbz	r0, 80037e2 <_vfiprintf_r+0x13a>
 80037b4:	9207      	str	r2, [sp, #28]
 80037b6:	e014      	b.n	80037e2 <_vfiprintf_r+0x13a>
 80037b8:	eba0 0308 	sub.w	r3, r0, r8
 80037bc:	fa09 f303 	lsl.w	r3, r9, r3
 80037c0:	4313      	orrs	r3, r2
 80037c2:	9304      	str	r3, [sp, #16]
 80037c4:	46a2      	mov	sl, r4
 80037c6:	e7d2      	b.n	800376e <_vfiprintf_r+0xc6>
 80037c8:	9b03      	ldr	r3, [sp, #12]
 80037ca:	1d19      	adds	r1, r3, #4
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	9103      	str	r1, [sp, #12]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	bfbb      	ittet	lt
 80037d4:	425b      	neglt	r3, r3
 80037d6:	f042 0202 	orrlt.w	r2, r2, #2
 80037da:	9307      	strge	r3, [sp, #28]
 80037dc:	9307      	strlt	r3, [sp, #28]
 80037de:	bfb8      	it	lt
 80037e0:	9204      	strlt	r2, [sp, #16]
 80037e2:	7823      	ldrb	r3, [r4, #0]
 80037e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80037e6:	d10a      	bne.n	80037fe <_vfiprintf_r+0x156>
 80037e8:	7863      	ldrb	r3, [r4, #1]
 80037ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80037ec:	d132      	bne.n	8003854 <_vfiprintf_r+0x1ac>
 80037ee:	9b03      	ldr	r3, [sp, #12]
 80037f0:	1d1a      	adds	r2, r3, #4
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	9203      	str	r2, [sp, #12]
 80037f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80037fa:	3402      	adds	r4, #2
 80037fc:	9305      	str	r3, [sp, #20]
 80037fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80038d4 <_vfiprintf_r+0x22c>
 8003802:	7821      	ldrb	r1, [r4, #0]
 8003804:	2203      	movs	r2, #3
 8003806:	4650      	mov	r0, sl
 8003808:	f7fc fce2 	bl	80001d0 <memchr>
 800380c:	b138      	cbz	r0, 800381e <_vfiprintf_r+0x176>
 800380e:	9b04      	ldr	r3, [sp, #16]
 8003810:	eba0 000a 	sub.w	r0, r0, sl
 8003814:	2240      	movs	r2, #64	@ 0x40
 8003816:	4082      	lsls	r2, r0
 8003818:	4313      	orrs	r3, r2
 800381a:	3401      	adds	r4, #1
 800381c:	9304      	str	r3, [sp, #16]
 800381e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003822:	4829      	ldr	r0, [pc, #164]	@ (80038c8 <_vfiprintf_r+0x220>)
 8003824:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003828:	2206      	movs	r2, #6
 800382a:	f7fc fcd1 	bl	80001d0 <memchr>
 800382e:	2800      	cmp	r0, #0
 8003830:	d03f      	beq.n	80038b2 <_vfiprintf_r+0x20a>
 8003832:	4b26      	ldr	r3, [pc, #152]	@ (80038cc <_vfiprintf_r+0x224>)
 8003834:	bb1b      	cbnz	r3, 800387e <_vfiprintf_r+0x1d6>
 8003836:	9b03      	ldr	r3, [sp, #12]
 8003838:	3307      	adds	r3, #7
 800383a:	f023 0307 	bic.w	r3, r3, #7
 800383e:	3308      	adds	r3, #8
 8003840:	9303      	str	r3, [sp, #12]
 8003842:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003844:	443b      	add	r3, r7
 8003846:	9309      	str	r3, [sp, #36]	@ 0x24
 8003848:	e76a      	b.n	8003720 <_vfiprintf_r+0x78>
 800384a:	fb0c 3202 	mla	r2, ip, r2, r3
 800384e:	460c      	mov	r4, r1
 8003850:	2001      	movs	r0, #1
 8003852:	e7a8      	b.n	80037a6 <_vfiprintf_r+0xfe>
 8003854:	2300      	movs	r3, #0
 8003856:	3401      	adds	r4, #1
 8003858:	9305      	str	r3, [sp, #20]
 800385a:	4619      	mov	r1, r3
 800385c:	f04f 0c0a 	mov.w	ip, #10
 8003860:	4620      	mov	r0, r4
 8003862:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003866:	3a30      	subs	r2, #48	@ 0x30
 8003868:	2a09      	cmp	r2, #9
 800386a:	d903      	bls.n	8003874 <_vfiprintf_r+0x1cc>
 800386c:	2b00      	cmp	r3, #0
 800386e:	d0c6      	beq.n	80037fe <_vfiprintf_r+0x156>
 8003870:	9105      	str	r1, [sp, #20]
 8003872:	e7c4      	b.n	80037fe <_vfiprintf_r+0x156>
 8003874:	fb0c 2101 	mla	r1, ip, r1, r2
 8003878:	4604      	mov	r4, r0
 800387a:	2301      	movs	r3, #1
 800387c:	e7f0      	b.n	8003860 <_vfiprintf_r+0x1b8>
 800387e:	ab03      	add	r3, sp, #12
 8003880:	9300      	str	r3, [sp, #0]
 8003882:	462a      	mov	r2, r5
 8003884:	4b12      	ldr	r3, [pc, #72]	@ (80038d0 <_vfiprintf_r+0x228>)
 8003886:	a904      	add	r1, sp, #16
 8003888:	4630      	mov	r0, r6
 800388a:	f3af 8000 	nop.w
 800388e:	4607      	mov	r7, r0
 8003890:	1c78      	adds	r0, r7, #1
 8003892:	d1d6      	bne.n	8003842 <_vfiprintf_r+0x19a>
 8003894:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003896:	07d9      	lsls	r1, r3, #31
 8003898:	d405      	bmi.n	80038a6 <_vfiprintf_r+0x1fe>
 800389a:	89ab      	ldrh	r3, [r5, #12]
 800389c:	059a      	lsls	r2, r3, #22
 800389e:	d402      	bmi.n	80038a6 <_vfiprintf_r+0x1fe>
 80038a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80038a2:	f7ff fddd 	bl	8003460 <__retarget_lock_release_recursive>
 80038a6:	89ab      	ldrh	r3, [r5, #12]
 80038a8:	065b      	lsls	r3, r3, #25
 80038aa:	f53f af1f 	bmi.w	80036ec <_vfiprintf_r+0x44>
 80038ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80038b0:	e71e      	b.n	80036f0 <_vfiprintf_r+0x48>
 80038b2:	ab03      	add	r3, sp, #12
 80038b4:	9300      	str	r3, [sp, #0]
 80038b6:	462a      	mov	r2, r5
 80038b8:	4b05      	ldr	r3, [pc, #20]	@ (80038d0 <_vfiprintf_r+0x228>)
 80038ba:	a904      	add	r1, sp, #16
 80038bc:	4630      	mov	r0, r6
 80038be:	f000 f879 	bl	80039b4 <_printf_i>
 80038c2:	e7e4      	b.n	800388e <_vfiprintf_r+0x1e6>
 80038c4:	08004b04 	.word	0x08004b04
 80038c8:	08004b0e 	.word	0x08004b0e
 80038cc:	00000000 	.word	0x00000000
 80038d0:	08003683 	.word	0x08003683
 80038d4:	08004b0a 	.word	0x08004b0a

080038d8 <_printf_common>:
 80038d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038dc:	4616      	mov	r6, r2
 80038de:	4698      	mov	r8, r3
 80038e0:	688a      	ldr	r2, [r1, #8]
 80038e2:	690b      	ldr	r3, [r1, #16]
 80038e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80038e8:	4293      	cmp	r3, r2
 80038ea:	bfb8      	it	lt
 80038ec:	4613      	movlt	r3, r2
 80038ee:	6033      	str	r3, [r6, #0]
 80038f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80038f4:	4607      	mov	r7, r0
 80038f6:	460c      	mov	r4, r1
 80038f8:	b10a      	cbz	r2, 80038fe <_printf_common+0x26>
 80038fa:	3301      	adds	r3, #1
 80038fc:	6033      	str	r3, [r6, #0]
 80038fe:	6823      	ldr	r3, [r4, #0]
 8003900:	0699      	lsls	r1, r3, #26
 8003902:	bf42      	ittt	mi
 8003904:	6833      	ldrmi	r3, [r6, #0]
 8003906:	3302      	addmi	r3, #2
 8003908:	6033      	strmi	r3, [r6, #0]
 800390a:	6825      	ldr	r5, [r4, #0]
 800390c:	f015 0506 	ands.w	r5, r5, #6
 8003910:	d106      	bne.n	8003920 <_printf_common+0x48>
 8003912:	f104 0a19 	add.w	sl, r4, #25
 8003916:	68e3      	ldr	r3, [r4, #12]
 8003918:	6832      	ldr	r2, [r6, #0]
 800391a:	1a9b      	subs	r3, r3, r2
 800391c:	42ab      	cmp	r3, r5
 800391e:	dc26      	bgt.n	800396e <_printf_common+0x96>
 8003920:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003924:	6822      	ldr	r2, [r4, #0]
 8003926:	3b00      	subs	r3, #0
 8003928:	bf18      	it	ne
 800392a:	2301      	movne	r3, #1
 800392c:	0692      	lsls	r2, r2, #26
 800392e:	d42b      	bmi.n	8003988 <_printf_common+0xb0>
 8003930:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003934:	4641      	mov	r1, r8
 8003936:	4638      	mov	r0, r7
 8003938:	47c8      	blx	r9
 800393a:	3001      	adds	r0, #1
 800393c:	d01e      	beq.n	800397c <_printf_common+0xa4>
 800393e:	6823      	ldr	r3, [r4, #0]
 8003940:	6922      	ldr	r2, [r4, #16]
 8003942:	f003 0306 	and.w	r3, r3, #6
 8003946:	2b04      	cmp	r3, #4
 8003948:	bf02      	ittt	eq
 800394a:	68e5      	ldreq	r5, [r4, #12]
 800394c:	6833      	ldreq	r3, [r6, #0]
 800394e:	1aed      	subeq	r5, r5, r3
 8003950:	68a3      	ldr	r3, [r4, #8]
 8003952:	bf0c      	ite	eq
 8003954:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003958:	2500      	movne	r5, #0
 800395a:	4293      	cmp	r3, r2
 800395c:	bfc4      	itt	gt
 800395e:	1a9b      	subgt	r3, r3, r2
 8003960:	18ed      	addgt	r5, r5, r3
 8003962:	2600      	movs	r6, #0
 8003964:	341a      	adds	r4, #26
 8003966:	42b5      	cmp	r5, r6
 8003968:	d11a      	bne.n	80039a0 <_printf_common+0xc8>
 800396a:	2000      	movs	r0, #0
 800396c:	e008      	b.n	8003980 <_printf_common+0xa8>
 800396e:	2301      	movs	r3, #1
 8003970:	4652      	mov	r2, sl
 8003972:	4641      	mov	r1, r8
 8003974:	4638      	mov	r0, r7
 8003976:	47c8      	blx	r9
 8003978:	3001      	adds	r0, #1
 800397a:	d103      	bne.n	8003984 <_printf_common+0xac>
 800397c:	f04f 30ff 	mov.w	r0, #4294967295
 8003980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003984:	3501      	adds	r5, #1
 8003986:	e7c6      	b.n	8003916 <_printf_common+0x3e>
 8003988:	18e1      	adds	r1, r4, r3
 800398a:	1c5a      	adds	r2, r3, #1
 800398c:	2030      	movs	r0, #48	@ 0x30
 800398e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003992:	4422      	add	r2, r4
 8003994:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003998:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800399c:	3302      	adds	r3, #2
 800399e:	e7c7      	b.n	8003930 <_printf_common+0x58>
 80039a0:	2301      	movs	r3, #1
 80039a2:	4622      	mov	r2, r4
 80039a4:	4641      	mov	r1, r8
 80039a6:	4638      	mov	r0, r7
 80039a8:	47c8      	blx	r9
 80039aa:	3001      	adds	r0, #1
 80039ac:	d0e6      	beq.n	800397c <_printf_common+0xa4>
 80039ae:	3601      	adds	r6, #1
 80039b0:	e7d9      	b.n	8003966 <_printf_common+0x8e>
	...

080039b4 <_printf_i>:
 80039b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80039b8:	7e0f      	ldrb	r7, [r1, #24]
 80039ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80039bc:	2f78      	cmp	r7, #120	@ 0x78
 80039be:	4691      	mov	r9, r2
 80039c0:	4680      	mov	r8, r0
 80039c2:	460c      	mov	r4, r1
 80039c4:	469a      	mov	sl, r3
 80039c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80039ca:	d807      	bhi.n	80039dc <_printf_i+0x28>
 80039cc:	2f62      	cmp	r7, #98	@ 0x62
 80039ce:	d80a      	bhi.n	80039e6 <_printf_i+0x32>
 80039d0:	2f00      	cmp	r7, #0
 80039d2:	f000 80d1 	beq.w	8003b78 <_printf_i+0x1c4>
 80039d6:	2f58      	cmp	r7, #88	@ 0x58
 80039d8:	f000 80b8 	beq.w	8003b4c <_printf_i+0x198>
 80039dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80039e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80039e4:	e03a      	b.n	8003a5c <_printf_i+0xa8>
 80039e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80039ea:	2b15      	cmp	r3, #21
 80039ec:	d8f6      	bhi.n	80039dc <_printf_i+0x28>
 80039ee:	a101      	add	r1, pc, #4	@ (adr r1, 80039f4 <_printf_i+0x40>)
 80039f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80039f4:	08003a4d 	.word	0x08003a4d
 80039f8:	08003a61 	.word	0x08003a61
 80039fc:	080039dd 	.word	0x080039dd
 8003a00:	080039dd 	.word	0x080039dd
 8003a04:	080039dd 	.word	0x080039dd
 8003a08:	080039dd 	.word	0x080039dd
 8003a0c:	08003a61 	.word	0x08003a61
 8003a10:	080039dd 	.word	0x080039dd
 8003a14:	080039dd 	.word	0x080039dd
 8003a18:	080039dd 	.word	0x080039dd
 8003a1c:	080039dd 	.word	0x080039dd
 8003a20:	08003b5f 	.word	0x08003b5f
 8003a24:	08003a8b 	.word	0x08003a8b
 8003a28:	08003b19 	.word	0x08003b19
 8003a2c:	080039dd 	.word	0x080039dd
 8003a30:	080039dd 	.word	0x080039dd
 8003a34:	08003b81 	.word	0x08003b81
 8003a38:	080039dd 	.word	0x080039dd
 8003a3c:	08003a8b 	.word	0x08003a8b
 8003a40:	080039dd 	.word	0x080039dd
 8003a44:	080039dd 	.word	0x080039dd
 8003a48:	08003b21 	.word	0x08003b21
 8003a4c:	6833      	ldr	r3, [r6, #0]
 8003a4e:	1d1a      	adds	r2, r3, #4
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	6032      	str	r2, [r6, #0]
 8003a54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e09c      	b.n	8003b9a <_printf_i+0x1e6>
 8003a60:	6833      	ldr	r3, [r6, #0]
 8003a62:	6820      	ldr	r0, [r4, #0]
 8003a64:	1d19      	adds	r1, r3, #4
 8003a66:	6031      	str	r1, [r6, #0]
 8003a68:	0606      	lsls	r6, r0, #24
 8003a6a:	d501      	bpl.n	8003a70 <_printf_i+0xbc>
 8003a6c:	681d      	ldr	r5, [r3, #0]
 8003a6e:	e003      	b.n	8003a78 <_printf_i+0xc4>
 8003a70:	0645      	lsls	r5, r0, #25
 8003a72:	d5fb      	bpl.n	8003a6c <_printf_i+0xb8>
 8003a74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003a78:	2d00      	cmp	r5, #0
 8003a7a:	da03      	bge.n	8003a84 <_printf_i+0xd0>
 8003a7c:	232d      	movs	r3, #45	@ 0x2d
 8003a7e:	426d      	negs	r5, r5
 8003a80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a84:	4858      	ldr	r0, [pc, #352]	@ (8003be8 <_printf_i+0x234>)
 8003a86:	230a      	movs	r3, #10
 8003a88:	e011      	b.n	8003aae <_printf_i+0xfa>
 8003a8a:	6821      	ldr	r1, [r4, #0]
 8003a8c:	6833      	ldr	r3, [r6, #0]
 8003a8e:	0608      	lsls	r0, r1, #24
 8003a90:	f853 5b04 	ldr.w	r5, [r3], #4
 8003a94:	d402      	bmi.n	8003a9c <_printf_i+0xe8>
 8003a96:	0649      	lsls	r1, r1, #25
 8003a98:	bf48      	it	mi
 8003a9a:	b2ad      	uxthmi	r5, r5
 8003a9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8003a9e:	4852      	ldr	r0, [pc, #328]	@ (8003be8 <_printf_i+0x234>)
 8003aa0:	6033      	str	r3, [r6, #0]
 8003aa2:	bf14      	ite	ne
 8003aa4:	230a      	movne	r3, #10
 8003aa6:	2308      	moveq	r3, #8
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003aae:	6866      	ldr	r6, [r4, #4]
 8003ab0:	60a6      	str	r6, [r4, #8]
 8003ab2:	2e00      	cmp	r6, #0
 8003ab4:	db05      	blt.n	8003ac2 <_printf_i+0x10e>
 8003ab6:	6821      	ldr	r1, [r4, #0]
 8003ab8:	432e      	orrs	r6, r5
 8003aba:	f021 0104 	bic.w	r1, r1, #4
 8003abe:	6021      	str	r1, [r4, #0]
 8003ac0:	d04b      	beq.n	8003b5a <_printf_i+0x1a6>
 8003ac2:	4616      	mov	r6, r2
 8003ac4:	fbb5 f1f3 	udiv	r1, r5, r3
 8003ac8:	fb03 5711 	mls	r7, r3, r1, r5
 8003acc:	5dc7      	ldrb	r7, [r0, r7]
 8003ace:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ad2:	462f      	mov	r7, r5
 8003ad4:	42bb      	cmp	r3, r7
 8003ad6:	460d      	mov	r5, r1
 8003ad8:	d9f4      	bls.n	8003ac4 <_printf_i+0x110>
 8003ada:	2b08      	cmp	r3, #8
 8003adc:	d10b      	bne.n	8003af6 <_printf_i+0x142>
 8003ade:	6823      	ldr	r3, [r4, #0]
 8003ae0:	07df      	lsls	r7, r3, #31
 8003ae2:	d508      	bpl.n	8003af6 <_printf_i+0x142>
 8003ae4:	6923      	ldr	r3, [r4, #16]
 8003ae6:	6861      	ldr	r1, [r4, #4]
 8003ae8:	4299      	cmp	r1, r3
 8003aea:	bfde      	ittt	le
 8003aec:	2330      	movle	r3, #48	@ 0x30
 8003aee:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003af2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003af6:	1b92      	subs	r2, r2, r6
 8003af8:	6122      	str	r2, [r4, #16]
 8003afa:	f8cd a000 	str.w	sl, [sp]
 8003afe:	464b      	mov	r3, r9
 8003b00:	aa03      	add	r2, sp, #12
 8003b02:	4621      	mov	r1, r4
 8003b04:	4640      	mov	r0, r8
 8003b06:	f7ff fee7 	bl	80038d8 <_printf_common>
 8003b0a:	3001      	adds	r0, #1
 8003b0c:	d14a      	bne.n	8003ba4 <_printf_i+0x1f0>
 8003b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b12:	b004      	add	sp, #16
 8003b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b18:	6823      	ldr	r3, [r4, #0]
 8003b1a:	f043 0320 	orr.w	r3, r3, #32
 8003b1e:	6023      	str	r3, [r4, #0]
 8003b20:	4832      	ldr	r0, [pc, #200]	@ (8003bec <_printf_i+0x238>)
 8003b22:	2778      	movs	r7, #120	@ 0x78
 8003b24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003b28:	6823      	ldr	r3, [r4, #0]
 8003b2a:	6831      	ldr	r1, [r6, #0]
 8003b2c:	061f      	lsls	r7, r3, #24
 8003b2e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003b32:	d402      	bmi.n	8003b3a <_printf_i+0x186>
 8003b34:	065f      	lsls	r7, r3, #25
 8003b36:	bf48      	it	mi
 8003b38:	b2ad      	uxthmi	r5, r5
 8003b3a:	6031      	str	r1, [r6, #0]
 8003b3c:	07d9      	lsls	r1, r3, #31
 8003b3e:	bf44      	itt	mi
 8003b40:	f043 0320 	orrmi.w	r3, r3, #32
 8003b44:	6023      	strmi	r3, [r4, #0]
 8003b46:	b11d      	cbz	r5, 8003b50 <_printf_i+0x19c>
 8003b48:	2310      	movs	r3, #16
 8003b4a:	e7ad      	b.n	8003aa8 <_printf_i+0xf4>
 8003b4c:	4826      	ldr	r0, [pc, #152]	@ (8003be8 <_printf_i+0x234>)
 8003b4e:	e7e9      	b.n	8003b24 <_printf_i+0x170>
 8003b50:	6823      	ldr	r3, [r4, #0]
 8003b52:	f023 0320 	bic.w	r3, r3, #32
 8003b56:	6023      	str	r3, [r4, #0]
 8003b58:	e7f6      	b.n	8003b48 <_printf_i+0x194>
 8003b5a:	4616      	mov	r6, r2
 8003b5c:	e7bd      	b.n	8003ada <_printf_i+0x126>
 8003b5e:	6833      	ldr	r3, [r6, #0]
 8003b60:	6825      	ldr	r5, [r4, #0]
 8003b62:	6961      	ldr	r1, [r4, #20]
 8003b64:	1d18      	adds	r0, r3, #4
 8003b66:	6030      	str	r0, [r6, #0]
 8003b68:	062e      	lsls	r6, r5, #24
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	d501      	bpl.n	8003b72 <_printf_i+0x1be>
 8003b6e:	6019      	str	r1, [r3, #0]
 8003b70:	e002      	b.n	8003b78 <_printf_i+0x1c4>
 8003b72:	0668      	lsls	r0, r5, #25
 8003b74:	d5fb      	bpl.n	8003b6e <_printf_i+0x1ba>
 8003b76:	8019      	strh	r1, [r3, #0]
 8003b78:	2300      	movs	r3, #0
 8003b7a:	6123      	str	r3, [r4, #16]
 8003b7c:	4616      	mov	r6, r2
 8003b7e:	e7bc      	b.n	8003afa <_printf_i+0x146>
 8003b80:	6833      	ldr	r3, [r6, #0]
 8003b82:	1d1a      	adds	r2, r3, #4
 8003b84:	6032      	str	r2, [r6, #0]
 8003b86:	681e      	ldr	r6, [r3, #0]
 8003b88:	6862      	ldr	r2, [r4, #4]
 8003b8a:	2100      	movs	r1, #0
 8003b8c:	4630      	mov	r0, r6
 8003b8e:	f7fc fb1f 	bl	80001d0 <memchr>
 8003b92:	b108      	cbz	r0, 8003b98 <_printf_i+0x1e4>
 8003b94:	1b80      	subs	r0, r0, r6
 8003b96:	6060      	str	r0, [r4, #4]
 8003b98:	6863      	ldr	r3, [r4, #4]
 8003b9a:	6123      	str	r3, [r4, #16]
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ba2:	e7aa      	b.n	8003afa <_printf_i+0x146>
 8003ba4:	6923      	ldr	r3, [r4, #16]
 8003ba6:	4632      	mov	r2, r6
 8003ba8:	4649      	mov	r1, r9
 8003baa:	4640      	mov	r0, r8
 8003bac:	47d0      	blx	sl
 8003bae:	3001      	adds	r0, #1
 8003bb0:	d0ad      	beq.n	8003b0e <_printf_i+0x15a>
 8003bb2:	6823      	ldr	r3, [r4, #0]
 8003bb4:	079b      	lsls	r3, r3, #30
 8003bb6:	d413      	bmi.n	8003be0 <_printf_i+0x22c>
 8003bb8:	68e0      	ldr	r0, [r4, #12]
 8003bba:	9b03      	ldr	r3, [sp, #12]
 8003bbc:	4298      	cmp	r0, r3
 8003bbe:	bfb8      	it	lt
 8003bc0:	4618      	movlt	r0, r3
 8003bc2:	e7a6      	b.n	8003b12 <_printf_i+0x15e>
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	4632      	mov	r2, r6
 8003bc8:	4649      	mov	r1, r9
 8003bca:	4640      	mov	r0, r8
 8003bcc:	47d0      	blx	sl
 8003bce:	3001      	adds	r0, #1
 8003bd0:	d09d      	beq.n	8003b0e <_printf_i+0x15a>
 8003bd2:	3501      	adds	r5, #1
 8003bd4:	68e3      	ldr	r3, [r4, #12]
 8003bd6:	9903      	ldr	r1, [sp, #12]
 8003bd8:	1a5b      	subs	r3, r3, r1
 8003bda:	42ab      	cmp	r3, r5
 8003bdc:	dcf2      	bgt.n	8003bc4 <_printf_i+0x210>
 8003bde:	e7eb      	b.n	8003bb8 <_printf_i+0x204>
 8003be0:	2500      	movs	r5, #0
 8003be2:	f104 0619 	add.w	r6, r4, #25
 8003be6:	e7f5      	b.n	8003bd4 <_printf_i+0x220>
 8003be8:	08004b15 	.word	0x08004b15
 8003bec:	08004b26 	.word	0x08004b26

08003bf0 <__sflush_r>:
 8003bf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bf8:	0716      	lsls	r6, r2, #28
 8003bfa:	4605      	mov	r5, r0
 8003bfc:	460c      	mov	r4, r1
 8003bfe:	d454      	bmi.n	8003caa <__sflush_r+0xba>
 8003c00:	684b      	ldr	r3, [r1, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	dc02      	bgt.n	8003c0c <__sflush_r+0x1c>
 8003c06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	dd48      	ble.n	8003c9e <__sflush_r+0xae>
 8003c0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003c0e:	2e00      	cmp	r6, #0
 8003c10:	d045      	beq.n	8003c9e <__sflush_r+0xae>
 8003c12:	2300      	movs	r3, #0
 8003c14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003c18:	682f      	ldr	r7, [r5, #0]
 8003c1a:	6a21      	ldr	r1, [r4, #32]
 8003c1c:	602b      	str	r3, [r5, #0]
 8003c1e:	d030      	beq.n	8003c82 <__sflush_r+0x92>
 8003c20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003c22:	89a3      	ldrh	r3, [r4, #12]
 8003c24:	0759      	lsls	r1, r3, #29
 8003c26:	d505      	bpl.n	8003c34 <__sflush_r+0x44>
 8003c28:	6863      	ldr	r3, [r4, #4]
 8003c2a:	1ad2      	subs	r2, r2, r3
 8003c2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003c2e:	b10b      	cbz	r3, 8003c34 <__sflush_r+0x44>
 8003c30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003c32:	1ad2      	subs	r2, r2, r3
 8003c34:	2300      	movs	r3, #0
 8003c36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003c38:	6a21      	ldr	r1, [r4, #32]
 8003c3a:	4628      	mov	r0, r5
 8003c3c:	47b0      	blx	r6
 8003c3e:	1c43      	adds	r3, r0, #1
 8003c40:	89a3      	ldrh	r3, [r4, #12]
 8003c42:	d106      	bne.n	8003c52 <__sflush_r+0x62>
 8003c44:	6829      	ldr	r1, [r5, #0]
 8003c46:	291d      	cmp	r1, #29
 8003c48:	d82b      	bhi.n	8003ca2 <__sflush_r+0xb2>
 8003c4a:	4a2a      	ldr	r2, [pc, #168]	@ (8003cf4 <__sflush_r+0x104>)
 8003c4c:	40ca      	lsrs	r2, r1
 8003c4e:	07d6      	lsls	r6, r2, #31
 8003c50:	d527      	bpl.n	8003ca2 <__sflush_r+0xb2>
 8003c52:	2200      	movs	r2, #0
 8003c54:	6062      	str	r2, [r4, #4]
 8003c56:	04d9      	lsls	r1, r3, #19
 8003c58:	6922      	ldr	r2, [r4, #16]
 8003c5a:	6022      	str	r2, [r4, #0]
 8003c5c:	d504      	bpl.n	8003c68 <__sflush_r+0x78>
 8003c5e:	1c42      	adds	r2, r0, #1
 8003c60:	d101      	bne.n	8003c66 <__sflush_r+0x76>
 8003c62:	682b      	ldr	r3, [r5, #0]
 8003c64:	b903      	cbnz	r3, 8003c68 <__sflush_r+0x78>
 8003c66:	6560      	str	r0, [r4, #84]	@ 0x54
 8003c68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c6a:	602f      	str	r7, [r5, #0]
 8003c6c:	b1b9      	cbz	r1, 8003c9e <__sflush_r+0xae>
 8003c6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003c72:	4299      	cmp	r1, r3
 8003c74:	d002      	beq.n	8003c7c <__sflush_r+0x8c>
 8003c76:	4628      	mov	r0, r5
 8003c78:	f7ff fbf4 	bl	8003464 <_free_r>
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	6363      	str	r3, [r4, #52]	@ 0x34
 8003c80:	e00d      	b.n	8003c9e <__sflush_r+0xae>
 8003c82:	2301      	movs	r3, #1
 8003c84:	4628      	mov	r0, r5
 8003c86:	47b0      	blx	r6
 8003c88:	4602      	mov	r2, r0
 8003c8a:	1c50      	adds	r0, r2, #1
 8003c8c:	d1c9      	bne.n	8003c22 <__sflush_r+0x32>
 8003c8e:	682b      	ldr	r3, [r5, #0]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d0c6      	beq.n	8003c22 <__sflush_r+0x32>
 8003c94:	2b1d      	cmp	r3, #29
 8003c96:	d001      	beq.n	8003c9c <__sflush_r+0xac>
 8003c98:	2b16      	cmp	r3, #22
 8003c9a:	d11e      	bne.n	8003cda <__sflush_r+0xea>
 8003c9c:	602f      	str	r7, [r5, #0]
 8003c9e:	2000      	movs	r0, #0
 8003ca0:	e022      	b.n	8003ce8 <__sflush_r+0xf8>
 8003ca2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ca6:	b21b      	sxth	r3, r3
 8003ca8:	e01b      	b.n	8003ce2 <__sflush_r+0xf2>
 8003caa:	690f      	ldr	r7, [r1, #16]
 8003cac:	2f00      	cmp	r7, #0
 8003cae:	d0f6      	beq.n	8003c9e <__sflush_r+0xae>
 8003cb0:	0793      	lsls	r3, r2, #30
 8003cb2:	680e      	ldr	r6, [r1, #0]
 8003cb4:	bf08      	it	eq
 8003cb6:	694b      	ldreq	r3, [r1, #20]
 8003cb8:	600f      	str	r7, [r1, #0]
 8003cba:	bf18      	it	ne
 8003cbc:	2300      	movne	r3, #0
 8003cbe:	eba6 0807 	sub.w	r8, r6, r7
 8003cc2:	608b      	str	r3, [r1, #8]
 8003cc4:	f1b8 0f00 	cmp.w	r8, #0
 8003cc8:	dde9      	ble.n	8003c9e <__sflush_r+0xae>
 8003cca:	6a21      	ldr	r1, [r4, #32]
 8003ccc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003cce:	4643      	mov	r3, r8
 8003cd0:	463a      	mov	r2, r7
 8003cd2:	4628      	mov	r0, r5
 8003cd4:	47b0      	blx	r6
 8003cd6:	2800      	cmp	r0, #0
 8003cd8:	dc08      	bgt.n	8003cec <__sflush_r+0xfc>
 8003cda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ce2:	81a3      	strh	r3, [r4, #12]
 8003ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cec:	4407      	add	r7, r0
 8003cee:	eba8 0800 	sub.w	r8, r8, r0
 8003cf2:	e7e7      	b.n	8003cc4 <__sflush_r+0xd4>
 8003cf4:	20400001 	.word	0x20400001

08003cf8 <_fflush_r>:
 8003cf8:	b538      	push	{r3, r4, r5, lr}
 8003cfa:	690b      	ldr	r3, [r1, #16]
 8003cfc:	4605      	mov	r5, r0
 8003cfe:	460c      	mov	r4, r1
 8003d00:	b913      	cbnz	r3, 8003d08 <_fflush_r+0x10>
 8003d02:	2500      	movs	r5, #0
 8003d04:	4628      	mov	r0, r5
 8003d06:	bd38      	pop	{r3, r4, r5, pc}
 8003d08:	b118      	cbz	r0, 8003d12 <_fflush_r+0x1a>
 8003d0a:	6a03      	ldr	r3, [r0, #32]
 8003d0c:	b90b      	cbnz	r3, 8003d12 <_fflush_r+0x1a>
 8003d0e:	f7ff f9af 	bl	8003070 <__sinit>
 8003d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d0f3      	beq.n	8003d02 <_fflush_r+0xa>
 8003d1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003d1c:	07d0      	lsls	r0, r2, #31
 8003d1e:	d404      	bmi.n	8003d2a <_fflush_r+0x32>
 8003d20:	0599      	lsls	r1, r3, #22
 8003d22:	d402      	bmi.n	8003d2a <_fflush_r+0x32>
 8003d24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d26:	f7ff fb9a 	bl	800345e <__retarget_lock_acquire_recursive>
 8003d2a:	4628      	mov	r0, r5
 8003d2c:	4621      	mov	r1, r4
 8003d2e:	f7ff ff5f 	bl	8003bf0 <__sflush_r>
 8003d32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d34:	07da      	lsls	r2, r3, #31
 8003d36:	4605      	mov	r5, r0
 8003d38:	d4e4      	bmi.n	8003d04 <_fflush_r+0xc>
 8003d3a:	89a3      	ldrh	r3, [r4, #12]
 8003d3c:	059b      	lsls	r3, r3, #22
 8003d3e:	d4e1      	bmi.n	8003d04 <_fflush_r+0xc>
 8003d40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d42:	f7ff fb8d 	bl	8003460 <__retarget_lock_release_recursive>
 8003d46:	e7dd      	b.n	8003d04 <_fflush_r+0xc>

08003d48 <__swhatbuf_r>:
 8003d48:	b570      	push	{r4, r5, r6, lr}
 8003d4a:	460c      	mov	r4, r1
 8003d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d50:	2900      	cmp	r1, #0
 8003d52:	b096      	sub	sp, #88	@ 0x58
 8003d54:	4615      	mov	r5, r2
 8003d56:	461e      	mov	r6, r3
 8003d58:	da0d      	bge.n	8003d76 <__swhatbuf_r+0x2e>
 8003d5a:	89a3      	ldrh	r3, [r4, #12]
 8003d5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003d60:	f04f 0100 	mov.w	r1, #0
 8003d64:	bf14      	ite	ne
 8003d66:	2340      	movne	r3, #64	@ 0x40
 8003d68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003d6c:	2000      	movs	r0, #0
 8003d6e:	6031      	str	r1, [r6, #0]
 8003d70:	602b      	str	r3, [r5, #0]
 8003d72:	b016      	add	sp, #88	@ 0x58
 8003d74:	bd70      	pop	{r4, r5, r6, pc}
 8003d76:	466a      	mov	r2, sp
 8003d78:	f000 f848 	bl	8003e0c <_fstat_r>
 8003d7c:	2800      	cmp	r0, #0
 8003d7e:	dbec      	blt.n	8003d5a <__swhatbuf_r+0x12>
 8003d80:	9901      	ldr	r1, [sp, #4]
 8003d82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003d86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003d8a:	4259      	negs	r1, r3
 8003d8c:	4159      	adcs	r1, r3
 8003d8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003d92:	e7eb      	b.n	8003d6c <__swhatbuf_r+0x24>

08003d94 <__smakebuf_r>:
 8003d94:	898b      	ldrh	r3, [r1, #12]
 8003d96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d98:	079d      	lsls	r5, r3, #30
 8003d9a:	4606      	mov	r6, r0
 8003d9c:	460c      	mov	r4, r1
 8003d9e:	d507      	bpl.n	8003db0 <__smakebuf_r+0x1c>
 8003da0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003da4:	6023      	str	r3, [r4, #0]
 8003da6:	6123      	str	r3, [r4, #16]
 8003da8:	2301      	movs	r3, #1
 8003daa:	6163      	str	r3, [r4, #20]
 8003dac:	b003      	add	sp, #12
 8003dae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003db0:	ab01      	add	r3, sp, #4
 8003db2:	466a      	mov	r2, sp
 8003db4:	f7ff ffc8 	bl	8003d48 <__swhatbuf_r>
 8003db8:	9f00      	ldr	r7, [sp, #0]
 8003dba:	4605      	mov	r5, r0
 8003dbc:	4639      	mov	r1, r7
 8003dbe:	4630      	mov	r0, r6
 8003dc0:	f7ff fbbc 	bl	800353c <_malloc_r>
 8003dc4:	b948      	cbnz	r0, 8003dda <__smakebuf_r+0x46>
 8003dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003dca:	059a      	lsls	r2, r3, #22
 8003dcc:	d4ee      	bmi.n	8003dac <__smakebuf_r+0x18>
 8003dce:	f023 0303 	bic.w	r3, r3, #3
 8003dd2:	f043 0302 	orr.w	r3, r3, #2
 8003dd6:	81a3      	strh	r3, [r4, #12]
 8003dd8:	e7e2      	b.n	8003da0 <__smakebuf_r+0xc>
 8003dda:	89a3      	ldrh	r3, [r4, #12]
 8003ddc:	6020      	str	r0, [r4, #0]
 8003dde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003de2:	81a3      	strh	r3, [r4, #12]
 8003de4:	9b01      	ldr	r3, [sp, #4]
 8003de6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003dea:	b15b      	cbz	r3, 8003e04 <__smakebuf_r+0x70>
 8003dec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003df0:	4630      	mov	r0, r6
 8003df2:	f000 f81d 	bl	8003e30 <_isatty_r>
 8003df6:	b128      	cbz	r0, 8003e04 <__smakebuf_r+0x70>
 8003df8:	89a3      	ldrh	r3, [r4, #12]
 8003dfa:	f023 0303 	bic.w	r3, r3, #3
 8003dfe:	f043 0301 	orr.w	r3, r3, #1
 8003e02:	81a3      	strh	r3, [r4, #12]
 8003e04:	89a3      	ldrh	r3, [r4, #12]
 8003e06:	431d      	orrs	r5, r3
 8003e08:	81a5      	strh	r5, [r4, #12]
 8003e0a:	e7cf      	b.n	8003dac <__smakebuf_r+0x18>

08003e0c <_fstat_r>:
 8003e0c:	b538      	push	{r3, r4, r5, lr}
 8003e0e:	4d07      	ldr	r5, [pc, #28]	@ (8003e2c <_fstat_r+0x20>)
 8003e10:	2300      	movs	r3, #0
 8003e12:	4604      	mov	r4, r0
 8003e14:	4608      	mov	r0, r1
 8003e16:	4611      	mov	r1, r2
 8003e18:	602b      	str	r3, [r5, #0]
 8003e1a:	f7fd fba5 	bl	8001568 <_fstat>
 8003e1e:	1c43      	adds	r3, r0, #1
 8003e20:	d102      	bne.n	8003e28 <_fstat_r+0x1c>
 8003e22:	682b      	ldr	r3, [r5, #0]
 8003e24:	b103      	cbz	r3, 8003e28 <_fstat_r+0x1c>
 8003e26:	6023      	str	r3, [r4, #0]
 8003e28:	bd38      	pop	{r3, r4, r5, pc}
 8003e2a:	bf00      	nop
 8003e2c:	200004b0 	.word	0x200004b0

08003e30 <_isatty_r>:
 8003e30:	b538      	push	{r3, r4, r5, lr}
 8003e32:	4d06      	ldr	r5, [pc, #24]	@ (8003e4c <_isatty_r+0x1c>)
 8003e34:	2300      	movs	r3, #0
 8003e36:	4604      	mov	r4, r0
 8003e38:	4608      	mov	r0, r1
 8003e3a:	602b      	str	r3, [r5, #0]
 8003e3c:	f7fd fba4 	bl	8001588 <_isatty>
 8003e40:	1c43      	adds	r3, r0, #1
 8003e42:	d102      	bne.n	8003e4a <_isatty_r+0x1a>
 8003e44:	682b      	ldr	r3, [r5, #0]
 8003e46:	b103      	cbz	r3, 8003e4a <_isatty_r+0x1a>
 8003e48:	6023      	str	r3, [r4, #0]
 8003e4a:	bd38      	pop	{r3, r4, r5, pc}
 8003e4c:	200004b0 	.word	0x200004b0

08003e50 <_sbrk_r>:
 8003e50:	b538      	push	{r3, r4, r5, lr}
 8003e52:	4d06      	ldr	r5, [pc, #24]	@ (8003e6c <_sbrk_r+0x1c>)
 8003e54:	2300      	movs	r3, #0
 8003e56:	4604      	mov	r4, r0
 8003e58:	4608      	mov	r0, r1
 8003e5a:	602b      	str	r3, [r5, #0]
 8003e5c:	f7fd fbac 	bl	80015b8 <_sbrk>
 8003e60:	1c43      	adds	r3, r0, #1
 8003e62:	d102      	bne.n	8003e6a <_sbrk_r+0x1a>
 8003e64:	682b      	ldr	r3, [r5, #0]
 8003e66:	b103      	cbz	r3, 8003e6a <_sbrk_r+0x1a>
 8003e68:	6023      	str	r3, [r4, #0]
 8003e6a:	bd38      	pop	{r3, r4, r5, pc}
 8003e6c:	200004b0 	.word	0x200004b0

08003e70 <_init>:
 8003e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e72:	bf00      	nop
 8003e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e76:	bc08      	pop	{r3}
 8003e78:	469e      	mov	lr, r3
 8003e7a:	4770      	bx	lr

08003e7c <_fini>:
 8003e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e7e:	bf00      	nop
 8003e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e82:	bc08      	pop	{r3}
 8003e84:	469e      	mov	lr, r3
 8003e86:	4770      	bx	lr
