# Abishek-projects
Hi, I'm Abishek.S , an RTL/ASIC design engineer passionate about building efficient and scalable digital hardware. This GitHub showcases my personal and academic projects involving digital logic design and low-power VLSI concepts systems. I specialize in Verilog, SystemVerilog, RTL coding, synthesis, timing analysis, and FPGA/ASIC development.
