# Verilog 16-bit Multi-core RISC SoC with clustering
Extends the [Vmicro16](https://github.com/bendl/vmicro16) project to support core clustering.

![Schematic](docs/img/cluster.png?raw=true "Schematic")


