# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd" \
"../../../../project_1.srcs/sources_1/ip/cordic_1/sim/cordic_1.vhd" \
"../../../../../all verilog files/Polar_to_rect.vhd" \
"../../../../../all verilog files/Rect_to_polar.vhd" \

# Do not sort compile order
nosort
