Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Mar 22 17:59:39 2024
| Host         : ysxAshore running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tlb_top_timing_summary_routed.rpt -pb tlb_top_timing_summary_routed.pb -rpx tlb_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tlb_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-1  Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.043        0.000                      0                  748        0.210        0.000                      0                  748        3.000        0.000                       0                   408  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_pll  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_pll        4.043        0.000                      0                  748        0.210        0.000                      0                  748        9.500        0.000                       0                   404  
  clkfbout_clk_pll                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clk_out1_clk_pll                    
(none)            clkfbout_clk_pll                    
(none)                              clk_out1_clk_pll  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_s_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.705ns  (logic 4.670ns (29.736%)  route 11.035ns (70.264%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.646    -0.815    clk_g
    SLICE_X84Y139        FDRE                                         r  tlb_s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  tlb_s_cnt_reg[1]/Q
                         net (fo=79, routed)          1.303     0.967    u_tlb/tlb_s_test_ok_reg_0[1]
    SLICE_X84Y134        LUT4 (Prop_lut4_I1_O)        0.328     1.295 r  u_tlb/g0_b3__2/O
                         net (fo=48, routed)          1.157     2.451    u_tlb/g0_b3__2_n_0
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.355     2.806 r  u_tlb/tlb_s_cnt[3]_i_566/O
                         net (fo=1, routed)           0.000     2.806    u_tlb/tlb_s_cnt[3]_i_566_n_0
    SLICE_X89Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.376 f  u_tlb/tlb_s_cnt_reg[3]_i_359/CO[2]
                         net (fo=1, routed)           0.816     4.192    u_tlb/match_item1_01
    SLICE_X90Y129        LUT6 (Prop_lut6_I0_O)        0.313     4.505 f  u_tlb/tlb_s_cnt[3]_i_218/O
                         net (fo=27, routed)          1.364     5.869    u_tlb/tlb_s_cnt[3]_i_218_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I2_O)        0.150     6.019 f  u_tlb/tlb_s_cnt[3]_i_785/O
                         net (fo=5, routed)           1.005     7.024    u_tlb/tlb_s_cnt[3]_i_785_n_0
    SLICE_X80Y124        LUT4 (Prop_lut4_I0_O)        0.374     7.398 r  u_tlb/tlb_s_cnt[3]_i_793/O
                         net (fo=1, routed)           0.818     8.216    u_tlb/tlb_s_cnt[3]_i_793_n_0
    SLICE_X79Y123        LUT5 (Prop_lut5_I0_O)        0.328     8.544 r  u_tlb/tlb_s_cnt[3]_i_731/O
                         net (fo=1, routed)           1.126     9.670    u_tlb/tlb_s_cnt[3]_i_731_n_0
    SLICE_X76Y129        LUT6 (Prop_lut6_I2_O)        0.124     9.794 r  u_tlb/tlb_s_cnt[3]_i_533/O
                         net (fo=1, routed)           0.853    10.647    u_tlb/tlb_s_cnt[3]_i_533_n_0
    SLICE_X76Y134        LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  u_tlb/tlb_s_cnt[3]_i_345/O
                         net (fo=2, routed)           0.804    11.575    u_tlb/tlb_s_cnt[3]_i_345_n_0
    SLICE_X76Y136        LUT3 (Prop_lut3_I0_O)        0.124    11.699 r  u_tlb/tlb_s_cnt[3]_i_205/O
                         net (fo=1, routed)           0.000    11.699    u_tlb/tlb_s_cnt[3]_i_205_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.232 r  u_tlb/tlb_s_cnt_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    12.232    u_tlb/tlb_s_cnt_reg[3]_i_109_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.486 f  u_tlb/tlb_s_cnt_reg[3]_i_47/CO[0]
                         net (fo=1, routed)           0.839    13.325    u_tlb/s1_error7
    SLICE_X82Y139        LUT3 (Prop_lut3_I2_O)        0.367    13.692 f  u_tlb/tlb_s_cnt[3]_i_17/O
                         net (fo=1, routed)           0.161    13.853    u_tlb/tlb_s_cnt[3]_i_17_n_0
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.977 f  u_tlb/tlb_s_cnt[3]_i_6/O
                         net (fo=3, routed)           0.458    14.435    u_tlb/s1_error
    SLICE_X84Y140        LUT6 (Prop_lut6_I4_O)        0.124    14.559 r  u_tlb/tlb_s_cnt[3]_i_1/O
                         net (fo=4, routed)           0.331    14.890    tlb_s_cnt
    SLICE_X84Y139        FDRE                                         r  tlb_s_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.525    18.573    clk_g
    SLICE_X84Y139        FDRE                                         r  tlb_s_cnt_reg[0]/C
                         clock pessimism              0.612    19.185    
                         clock uncertainty           -0.084    19.102    
    SLICE_X84Y139        FDRE (Setup_fdre_C_CE)      -0.169    18.933    tlb_s_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -14.890    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_s_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.705ns  (logic 4.670ns (29.736%)  route 11.035ns (70.264%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.646    -0.815    clk_g
    SLICE_X84Y139        FDRE                                         r  tlb_s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  tlb_s_cnt_reg[1]/Q
                         net (fo=79, routed)          1.303     0.967    u_tlb/tlb_s_test_ok_reg_0[1]
    SLICE_X84Y134        LUT4 (Prop_lut4_I1_O)        0.328     1.295 r  u_tlb/g0_b3__2/O
                         net (fo=48, routed)          1.157     2.451    u_tlb/g0_b3__2_n_0
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.355     2.806 r  u_tlb/tlb_s_cnt[3]_i_566/O
                         net (fo=1, routed)           0.000     2.806    u_tlb/tlb_s_cnt[3]_i_566_n_0
    SLICE_X89Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.376 f  u_tlb/tlb_s_cnt_reg[3]_i_359/CO[2]
                         net (fo=1, routed)           0.816     4.192    u_tlb/match_item1_01
    SLICE_X90Y129        LUT6 (Prop_lut6_I0_O)        0.313     4.505 f  u_tlb/tlb_s_cnt[3]_i_218/O
                         net (fo=27, routed)          1.364     5.869    u_tlb/tlb_s_cnt[3]_i_218_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I2_O)        0.150     6.019 f  u_tlb/tlb_s_cnt[3]_i_785/O
                         net (fo=5, routed)           1.005     7.024    u_tlb/tlb_s_cnt[3]_i_785_n_0
    SLICE_X80Y124        LUT4 (Prop_lut4_I0_O)        0.374     7.398 r  u_tlb/tlb_s_cnt[3]_i_793/O
                         net (fo=1, routed)           0.818     8.216    u_tlb/tlb_s_cnt[3]_i_793_n_0
    SLICE_X79Y123        LUT5 (Prop_lut5_I0_O)        0.328     8.544 r  u_tlb/tlb_s_cnt[3]_i_731/O
                         net (fo=1, routed)           1.126     9.670    u_tlb/tlb_s_cnt[3]_i_731_n_0
    SLICE_X76Y129        LUT6 (Prop_lut6_I2_O)        0.124     9.794 r  u_tlb/tlb_s_cnt[3]_i_533/O
                         net (fo=1, routed)           0.853    10.647    u_tlb/tlb_s_cnt[3]_i_533_n_0
    SLICE_X76Y134        LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  u_tlb/tlb_s_cnt[3]_i_345/O
                         net (fo=2, routed)           0.804    11.575    u_tlb/tlb_s_cnt[3]_i_345_n_0
    SLICE_X76Y136        LUT3 (Prop_lut3_I0_O)        0.124    11.699 r  u_tlb/tlb_s_cnt[3]_i_205/O
                         net (fo=1, routed)           0.000    11.699    u_tlb/tlb_s_cnt[3]_i_205_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.232 r  u_tlb/tlb_s_cnt_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    12.232    u_tlb/tlb_s_cnt_reg[3]_i_109_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.486 f  u_tlb/tlb_s_cnt_reg[3]_i_47/CO[0]
                         net (fo=1, routed)           0.839    13.325    u_tlb/s1_error7
    SLICE_X82Y139        LUT3 (Prop_lut3_I2_O)        0.367    13.692 f  u_tlb/tlb_s_cnt[3]_i_17/O
                         net (fo=1, routed)           0.161    13.853    u_tlb/tlb_s_cnt[3]_i_17_n_0
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.977 f  u_tlb/tlb_s_cnt[3]_i_6/O
                         net (fo=3, routed)           0.458    14.435    u_tlb/s1_error
    SLICE_X84Y140        LUT6 (Prop_lut6_I4_O)        0.124    14.559 r  u_tlb/tlb_s_cnt[3]_i_1/O
                         net (fo=4, routed)           0.331    14.890    tlb_s_cnt
    SLICE_X84Y139        FDRE                                         r  tlb_s_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.525    18.573    clk_g
    SLICE_X84Y139        FDRE                                         r  tlb_s_cnt_reg[1]/C
                         clock pessimism              0.612    19.185    
                         clock uncertainty           -0.084    19.102    
    SLICE_X84Y139        FDRE (Setup_fdre_C_CE)      -0.169    18.933    tlb_s_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -14.890    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_s_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.705ns  (logic 4.670ns (29.736%)  route 11.035ns (70.264%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.646    -0.815    clk_g
    SLICE_X84Y139        FDRE                                         r  tlb_s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  tlb_s_cnt_reg[1]/Q
                         net (fo=79, routed)          1.303     0.967    u_tlb/tlb_s_test_ok_reg_0[1]
    SLICE_X84Y134        LUT4 (Prop_lut4_I1_O)        0.328     1.295 r  u_tlb/g0_b3__2/O
                         net (fo=48, routed)          1.157     2.451    u_tlb/g0_b3__2_n_0
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.355     2.806 r  u_tlb/tlb_s_cnt[3]_i_566/O
                         net (fo=1, routed)           0.000     2.806    u_tlb/tlb_s_cnt[3]_i_566_n_0
    SLICE_X89Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.376 f  u_tlb/tlb_s_cnt_reg[3]_i_359/CO[2]
                         net (fo=1, routed)           0.816     4.192    u_tlb/match_item1_01
    SLICE_X90Y129        LUT6 (Prop_lut6_I0_O)        0.313     4.505 f  u_tlb/tlb_s_cnt[3]_i_218/O
                         net (fo=27, routed)          1.364     5.869    u_tlb/tlb_s_cnt[3]_i_218_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I2_O)        0.150     6.019 f  u_tlb/tlb_s_cnt[3]_i_785/O
                         net (fo=5, routed)           1.005     7.024    u_tlb/tlb_s_cnt[3]_i_785_n_0
    SLICE_X80Y124        LUT4 (Prop_lut4_I0_O)        0.374     7.398 r  u_tlb/tlb_s_cnt[3]_i_793/O
                         net (fo=1, routed)           0.818     8.216    u_tlb/tlb_s_cnt[3]_i_793_n_0
    SLICE_X79Y123        LUT5 (Prop_lut5_I0_O)        0.328     8.544 r  u_tlb/tlb_s_cnt[3]_i_731/O
                         net (fo=1, routed)           1.126     9.670    u_tlb/tlb_s_cnt[3]_i_731_n_0
    SLICE_X76Y129        LUT6 (Prop_lut6_I2_O)        0.124     9.794 r  u_tlb/tlb_s_cnt[3]_i_533/O
                         net (fo=1, routed)           0.853    10.647    u_tlb/tlb_s_cnt[3]_i_533_n_0
    SLICE_X76Y134        LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  u_tlb/tlb_s_cnt[3]_i_345/O
                         net (fo=2, routed)           0.804    11.575    u_tlb/tlb_s_cnt[3]_i_345_n_0
    SLICE_X76Y136        LUT3 (Prop_lut3_I0_O)        0.124    11.699 r  u_tlb/tlb_s_cnt[3]_i_205/O
                         net (fo=1, routed)           0.000    11.699    u_tlb/tlb_s_cnt[3]_i_205_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.232 r  u_tlb/tlb_s_cnt_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    12.232    u_tlb/tlb_s_cnt_reg[3]_i_109_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.486 f  u_tlb/tlb_s_cnt_reg[3]_i_47/CO[0]
                         net (fo=1, routed)           0.839    13.325    u_tlb/s1_error7
    SLICE_X82Y139        LUT3 (Prop_lut3_I2_O)        0.367    13.692 f  u_tlb/tlb_s_cnt[3]_i_17/O
                         net (fo=1, routed)           0.161    13.853    u_tlb/tlb_s_cnt[3]_i_17_n_0
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.977 f  u_tlb/tlb_s_cnt[3]_i_6/O
                         net (fo=3, routed)           0.458    14.435    u_tlb/s1_error
    SLICE_X84Y140        LUT6 (Prop_lut6_I4_O)        0.124    14.559 r  u_tlb/tlb_s_cnt[3]_i_1/O
                         net (fo=4, routed)           0.331    14.890    tlb_s_cnt
    SLICE_X84Y139        FDRE                                         r  tlb_s_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.525    18.573    clk_g
    SLICE_X84Y139        FDRE                                         r  tlb_s_cnt_reg[2]/C
                         clock pessimism              0.612    19.185    
                         clock uncertainty           -0.084    19.102    
    SLICE_X84Y139        FDRE (Setup_fdre_C_CE)      -0.169    18.933    tlb_s_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -14.890    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_s_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.705ns  (logic 4.670ns (29.736%)  route 11.035ns (70.264%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.646    -0.815    clk_g
    SLICE_X84Y139        FDRE                                         r  tlb_s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  tlb_s_cnt_reg[1]/Q
                         net (fo=79, routed)          1.303     0.967    u_tlb/tlb_s_test_ok_reg_0[1]
    SLICE_X84Y134        LUT4 (Prop_lut4_I1_O)        0.328     1.295 r  u_tlb/g0_b3__2/O
                         net (fo=48, routed)          1.157     2.451    u_tlb/g0_b3__2_n_0
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.355     2.806 r  u_tlb/tlb_s_cnt[3]_i_566/O
                         net (fo=1, routed)           0.000     2.806    u_tlb/tlb_s_cnt[3]_i_566_n_0
    SLICE_X89Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.376 f  u_tlb/tlb_s_cnt_reg[3]_i_359/CO[2]
                         net (fo=1, routed)           0.816     4.192    u_tlb/match_item1_01
    SLICE_X90Y129        LUT6 (Prop_lut6_I0_O)        0.313     4.505 f  u_tlb/tlb_s_cnt[3]_i_218/O
                         net (fo=27, routed)          1.364     5.869    u_tlb/tlb_s_cnt[3]_i_218_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I2_O)        0.150     6.019 f  u_tlb/tlb_s_cnt[3]_i_785/O
                         net (fo=5, routed)           1.005     7.024    u_tlb/tlb_s_cnt[3]_i_785_n_0
    SLICE_X80Y124        LUT4 (Prop_lut4_I0_O)        0.374     7.398 r  u_tlb/tlb_s_cnt[3]_i_793/O
                         net (fo=1, routed)           0.818     8.216    u_tlb/tlb_s_cnt[3]_i_793_n_0
    SLICE_X79Y123        LUT5 (Prop_lut5_I0_O)        0.328     8.544 r  u_tlb/tlb_s_cnt[3]_i_731/O
                         net (fo=1, routed)           1.126     9.670    u_tlb/tlb_s_cnt[3]_i_731_n_0
    SLICE_X76Y129        LUT6 (Prop_lut6_I2_O)        0.124     9.794 r  u_tlb/tlb_s_cnt[3]_i_533/O
                         net (fo=1, routed)           0.853    10.647    u_tlb/tlb_s_cnt[3]_i_533_n_0
    SLICE_X76Y134        LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  u_tlb/tlb_s_cnt[3]_i_345/O
                         net (fo=2, routed)           0.804    11.575    u_tlb/tlb_s_cnt[3]_i_345_n_0
    SLICE_X76Y136        LUT3 (Prop_lut3_I0_O)        0.124    11.699 r  u_tlb/tlb_s_cnt[3]_i_205/O
                         net (fo=1, routed)           0.000    11.699    u_tlb/tlb_s_cnt[3]_i_205_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.232 r  u_tlb/tlb_s_cnt_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    12.232    u_tlb/tlb_s_cnt_reg[3]_i_109_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.486 f  u_tlb/tlb_s_cnt_reg[3]_i_47/CO[0]
                         net (fo=1, routed)           0.839    13.325    u_tlb/s1_error7
    SLICE_X82Y139        LUT3 (Prop_lut3_I2_O)        0.367    13.692 f  u_tlb/tlb_s_cnt[3]_i_17/O
                         net (fo=1, routed)           0.161    13.853    u_tlb/tlb_s_cnt[3]_i_17_n_0
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.977 f  u_tlb/tlb_s_cnt[3]_i_6/O
                         net (fo=3, routed)           0.458    14.435    u_tlb/s1_error
    SLICE_X84Y140        LUT6 (Prop_lut6_I4_O)        0.124    14.559 r  u_tlb/tlb_s_cnt[3]_i_1/O
                         net (fo=4, routed)           0.331    14.890    tlb_s_cnt
    SLICE_X84Y139        FDRE                                         r  tlb_s_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.525    18.573    clk_g
    SLICE_X84Y139        FDRE                                         r  tlb_s_cnt_reg[3]/C
                         clock pessimism              0.612    19.185    
                         clock uncertainty           -0.084    19.102    
    SLICE_X84Y139        FDRE (Setup_fdre_C_CE)      -0.169    18.933    tlb_s_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -14.890    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.489ns  (logic 4.670ns (30.151%)  route 10.819ns (69.849%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.646    -0.815    clk_g
    SLICE_X84Y139        FDRE                                         r  tlb_s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  tlb_s_cnt_reg[1]/Q
                         net (fo=79, routed)          1.303     0.967    u_tlb/tlb_s_test_ok_reg_0[1]
    SLICE_X84Y134        LUT4 (Prop_lut4_I1_O)        0.328     1.295 r  u_tlb/g0_b3__2/O
                         net (fo=48, routed)          1.157     2.451    u_tlb/g0_b3__2_n_0
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.355     2.806 r  u_tlb/tlb_s_cnt[3]_i_566/O
                         net (fo=1, routed)           0.000     2.806    u_tlb/tlb_s_cnt[3]_i_566_n_0
    SLICE_X89Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.376 f  u_tlb/tlb_s_cnt_reg[3]_i_359/CO[2]
                         net (fo=1, routed)           0.816     4.192    u_tlb/match_item1_01
    SLICE_X90Y129        LUT6 (Prop_lut6_I0_O)        0.313     4.505 f  u_tlb/tlb_s_cnt[3]_i_218/O
                         net (fo=27, routed)          1.364     5.869    u_tlb/tlb_s_cnt[3]_i_218_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I2_O)        0.150     6.019 f  u_tlb/tlb_s_cnt[3]_i_785/O
                         net (fo=5, routed)           1.005     7.024    u_tlb/tlb_s_cnt[3]_i_785_n_0
    SLICE_X80Y124        LUT4 (Prop_lut4_I0_O)        0.374     7.398 r  u_tlb/tlb_s_cnt[3]_i_793/O
                         net (fo=1, routed)           0.818     8.216    u_tlb/tlb_s_cnt[3]_i_793_n_0
    SLICE_X79Y123        LUT5 (Prop_lut5_I0_O)        0.328     8.544 r  u_tlb/tlb_s_cnt[3]_i_731/O
                         net (fo=1, routed)           1.126     9.670    u_tlb/tlb_s_cnt[3]_i_731_n_0
    SLICE_X76Y129        LUT6 (Prop_lut6_I2_O)        0.124     9.794 r  u_tlb/tlb_s_cnt[3]_i_533/O
                         net (fo=1, routed)           0.853    10.647    u_tlb/tlb_s_cnt[3]_i_533_n_0
    SLICE_X76Y134        LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  u_tlb/tlb_s_cnt[3]_i_345/O
                         net (fo=2, routed)           0.804    11.575    u_tlb/tlb_s_cnt[3]_i_345_n_0
    SLICE_X76Y136        LUT3 (Prop_lut3_I0_O)        0.124    11.699 r  u_tlb/tlb_s_cnt[3]_i_205/O
                         net (fo=1, routed)           0.000    11.699    u_tlb/tlb_s_cnt[3]_i_205_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.232 r  u_tlb/tlb_s_cnt_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    12.232    u_tlb/tlb_s_cnt_reg[3]_i_109_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.486 r  u_tlb/tlb_s_cnt_reg[3]_i_47/CO[0]
                         net (fo=1, routed)           0.839    13.325    u_tlb/s1_error7
    SLICE_X82Y139        LUT3 (Prop_lut3_I2_O)        0.367    13.692 r  u_tlb/tlb_s_cnt[3]_i_17/O
                         net (fo=1, routed)           0.161    13.853    u_tlb/tlb_s_cnt[3]_i_17_n_0
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.977 r  u_tlb/tlb_s_cnt[3]_i_6/O
                         net (fo=3, routed)           0.572    14.550    u_tlb/s1_error
    SLICE_X84Y141        LUT6 (Prop_lut6_I0_O)        0.124    14.674 r  u_tlb/test_error_i_1/O
                         net (fo=1, routed)           0.000    14.674    u_tlb_n_3
    SLICE_X84Y141        FDRE                                         r  test_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.526    18.574    clk_g
    SLICE_X84Y141        FDRE                                         r  test_error_reg/C
                         clock pessimism              0.587    19.161    
                         clock uncertainty           -0.084    19.078    
    SLICE_X84Y141        FDRE (Setup_fdre_C_D)        0.077    19.155    test_error_reg
  -------------------------------------------------------------------
                         required time                         19.155    
                         arrival time                         -14.674    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_s_test_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.375ns  (logic 4.670ns (30.374%)  route 10.705ns (69.626%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.646    -0.815    clk_g
    SLICE_X84Y139        FDRE                                         r  tlb_s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.337 f  tlb_s_cnt_reg[1]/Q
                         net (fo=79, routed)          1.303     0.967    u_tlb/tlb_s_test_ok_reg_0[1]
    SLICE_X84Y134        LUT4 (Prop_lut4_I1_O)        0.328     1.295 r  u_tlb/g0_b3__2/O
                         net (fo=48, routed)          1.157     2.451    u_tlb/g0_b3__2_n_0
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.355     2.806 r  u_tlb/tlb_s_cnt[3]_i_566/O
                         net (fo=1, routed)           0.000     2.806    u_tlb/tlb_s_cnt[3]_i_566_n_0
    SLICE_X89Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.376 f  u_tlb/tlb_s_cnt_reg[3]_i_359/CO[2]
                         net (fo=1, routed)           0.816     4.192    u_tlb/match_item1_01
    SLICE_X90Y129        LUT6 (Prop_lut6_I0_O)        0.313     4.505 f  u_tlb/tlb_s_cnt[3]_i_218/O
                         net (fo=27, routed)          1.364     5.869    u_tlb/tlb_s_cnt[3]_i_218_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I2_O)        0.150     6.019 f  u_tlb/tlb_s_cnt[3]_i_785/O
                         net (fo=5, routed)           1.005     7.024    u_tlb/tlb_s_cnt[3]_i_785_n_0
    SLICE_X80Y124        LUT4 (Prop_lut4_I0_O)        0.374     7.398 r  u_tlb/tlb_s_cnt[3]_i_793/O
                         net (fo=1, routed)           0.818     8.216    u_tlb/tlb_s_cnt[3]_i_793_n_0
    SLICE_X79Y123        LUT5 (Prop_lut5_I0_O)        0.328     8.544 r  u_tlb/tlb_s_cnt[3]_i_731/O
                         net (fo=1, routed)           1.126     9.670    u_tlb/tlb_s_cnt[3]_i_731_n_0
    SLICE_X76Y129        LUT6 (Prop_lut6_I2_O)        0.124     9.794 r  u_tlb/tlb_s_cnt[3]_i_533/O
                         net (fo=1, routed)           0.853    10.647    u_tlb/tlb_s_cnt[3]_i_533_n_0
    SLICE_X76Y134        LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  u_tlb/tlb_s_cnt[3]_i_345/O
                         net (fo=2, routed)           0.804    11.575    u_tlb/tlb_s_cnt[3]_i_345_n_0
    SLICE_X76Y136        LUT3 (Prop_lut3_I0_O)        0.124    11.699 r  u_tlb/tlb_s_cnt[3]_i_205/O
                         net (fo=1, routed)           0.000    11.699    u_tlb/tlb_s_cnt[3]_i_205_n_0
    SLICE_X76Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.232 r  u_tlb/tlb_s_cnt_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000    12.232    u_tlb/tlb_s_cnt_reg[3]_i_109_n_0
    SLICE_X76Y137        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.486 f  u_tlb/tlb_s_cnt_reg[3]_i_47/CO[0]
                         net (fo=1, routed)           0.839    13.325    u_tlb/s1_error7
    SLICE_X82Y139        LUT3 (Prop_lut3_I2_O)        0.367    13.692 f  u_tlb/tlb_s_cnt[3]_i_17/O
                         net (fo=1, routed)           0.161    13.853    u_tlb/tlb_s_cnt[3]_i_17_n_0
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.977 f  u_tlb/tlb_s_cnt[3]_i_6/O
                         net (fo=3, routed)           0.459    14.436    u_tlb/s1_error
    SLICE_X84Y140        LUT6 (Prop_lut6_I3_O)        0.124    14.560 r  u_tlb/tlb_s_test_ok_i_1/O
                         net (fo=1, routed)           0.000    14.560    u_tlb_n_4
    SLICE_X84Y140        FDRE                                         r  tlb_s_test_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.525    18.573    clk_g
    SLICE_X84Y140        FDRE                                         r  tlb_s_test_ok_reg/C
                         clock pessimism              0.587    19.160    
                         clock uncertainty           -0.084    19.077    
    SLICE_X84Y140        FDRE (Setup_fdre_C_D)        0.081    19.158    tlb_s_test_ok_reg
  -------------------------------------------------------------------
                         required time                         19.158    
                         arrival time                         -14.560    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             9.503ns  (required time - arrival time)
  Source:                 tlb_r_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_r_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.209ns  (logic 1.732ns (16.966%)  route 8.477ns (83.034%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.647    -0.814    clk_g
    SLICE_X85Y141        FDRE                                         r  tlb_r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  tlb_r_cnt_reg[0]/Q
                         net (fo=112, routed)         3.265     2.907    u_tlb/tlb_r_test_ok_reg[0]
    SLICE_X77Y124        LUT6 (Prop_lut6_I2_O)        0.124     3.031 r  u_tlb/tlb_r_cnt[3]_i_101/O
                         net (fo=1, routed)           1.010     4.041    u_tlb/tlb_r_cnt[3]_i_101_n_0
    SLICE_X74Y128        LUT6 (Prop_lut6_I0_O)        0.124     4.165 r  u_tlb/tlb_r_cnt[3]_i_75/O
                         net (fo=1, routed)           0.161     4.326    u_tlb/r_ppn1[4]
    SLICE_X74Y128        LUT5 (Prop_lut5_I4_O)        0.124     4.450 r  u_tlb/tlb_r_cnt[3]_i_30/O
                         net (fo=2, routed)           1.091     5.541    u_tlb/tlb_r_cnt[3]_i_30_n_0
    SLICE_X78Y129        LUT2 (Prop_lut2_I1_O)        0.124     5.665 r  u_tlb/tlb_r_cnt[3]_i_14/O
                         net (fo=1, routed)           0.000     5.665    u_tlb/tlb_r_cnt[3]_i_14_n_0
    SLICE_X78Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.197 f  u_tlb/tlb_r_cnt_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           1.558     7.756    u_tlb/r_error4
    SLICE_X84Y131        LUT6 (Prop_lut6_I0_O)        0.124     7.880 f  u_tlb/tlb_r_cnt[3]_i_3/O
                         net (fo=3, routed)           0.984     8.863    u_tlb/r_error
    SLICE_X84Y141        LUT6 (Prop_lut6_I4_O)        0.124     8.987 r  u_tlb/tlb_r_cnt[3]_i_1/O
                         net (fo=4, routed)           0.407     9.395    tlb_r_cnt
    SLICE_X85Y141        FDRE                                         r  tlb_r_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.526    18.574    clk_g
    SLICE_X85Y141        FDRE                                         r  tlb_r_cnt_reg[0]/C
                         clock pessimism              0.612    19.186    
                         clock uncertainty           -0.084    19.103    
    SLICE_X85Y141        FDRE (Setup_fdre_C_CE)      -0.205    18.898    tlb_r_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.898    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  9.503    

Slack (MET) :             9.503ns  (required time - arrival time)
  Source:                 tlb_r_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_r_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.209ns  (logic 1.732ns (16.966%)  route 8.477ns (83.034%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.647    -0.814    clk_g
    SLICE_X85Y141        FDRE                                         r  tlb_r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  tlb_r_cnt_reg[0]/Q
                         net (fo=112, routed)         3.265     2.907    u_tlb/tlb_r_test_ok_reg[0]
    SLICE_X77Y124        LUT6 (Prop_lut6_I2_O)        0.124     3.031 r  u_tlb/tlb_r_cnt[3]_i_101/O
                         net (fo=1, routed)           1.010     4.041    u_tlb/tlb_r_cnt[3]_i_101_n_0
    SLICE_X74Y128        LUT6 (Prop_lut6_I0_O)        0.124     4.165 r  u_tlb/tlb_r_cnt[3]_i_75/O
                         net (fo=1, routed)           0.161     4.326    u_tlb/r_ppn1[4]
    SLICE_X74Y128        LUT5 (Prop_lut5_I4_O)        0.124     4.450 r  u_tlb/tlb_r_cnt[3]_i_30/O
                         net (fo=2, routed)           1.091     5.541    u_tlb/tlb_r_cnt[3]_i_30_n_0
    SLICE_X78Y129        LUT2 (Prop_lut2_I1_O)        0.124     5.665 r  u_tlb/tlb_r_cnt[3]_i_14/O
                         net (fo=1, routed)           0.000     5.665    u_tlb/tlb_r_cnt[3]_i_14_n_0
    SLICE_X78Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.197 f  u_tlb/tlb_r_cnt_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           1.558     7.756    u_tlb/r_error4
    SLICE_X84Y131        LUT6 (Prop_lut6_I0_O)        0.124     7.880 f  u_tlb/tlb_r_cnt[3]_i_3/O
                         net (fo=3, routed)           0.984     8.863    u_tlb/r_error
    SLICE_X84Y141        LUT6 (Prop_lut6_I4_O)        0.124     8.987 r  u_tlb/tlb_r_cnt[3]_i_1/O
                         net (fo=4, routed)           0.407     9.395    tlb_r_cnt
    SLICE_X85Y141        FDRE                                         r  tlb_r_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.526    18.574    clk_g
    SLICE_X85Y141        FDRE                                         r  tlb_r_cnt_reg[1]/C
                         clock pessimism              0.612    19.186    
                         clock uncertainty           -0.084    19.103    
    SLICE_X85Y141        FDRE (Setup_fdre_C_CE)      -0.205    18.898    tlb_r_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.898    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  9.503    

Slack (MET) :             9.503ns  (required time - arrival time)
  Source:                 tlb_r_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_r_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.209ns  (logic 1.732ns (16.966%)  route 8.477ns (83.034%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.647    -0.814    clk_g
    SLICE_X85Y141        FDRE                                         r  tlb_r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  tlb_r_cnt_reg[0]/Q
                         net (fo=112, routed)         3.265     2.907    u_tlb/tlb_r_test_ok_reg[0]
    SLICE_X77Y124        LUT6 (Prop_lut6_I2_O)        0.124     3.031 r  u_tlb/tlb_r_cnt[3]_i_101/O
                         net (fo=1, routed)           1.010     4.041    u_tlb/tlb_r_cnt[3]_i_101_n_0
    SLICE_X74Y128        LUT6 (Prop_lut6_I0_O)        0.124     4.165 r  u_tlb/tlb_r_cnt[3]_i_75/O
                         net (fo=1, routed)           0.161     4.326    u_tlb/r_ppn1[4]
    SLICE_X74Y128        LUT5 (Prop_lut5_I4_O)        0.124     4.450 r  u_tlb/tlb_r_cnt[3]_i_30/O
                         net (fo=2, routed)           1.091     5.541    u_tlb/tlb_r_cnt[3]_i_30_n_0
    SLICE_X78Y129        LUT2 (Prop_lut2_I1_O)        0.124     5.665 r  u_tlb/tlb_r_cnt[3]_i_14/O
                         net (fo=1, routed)           0.000     5.665    u_tlb/tlb_r_cnt[3]_i_14_n_0
    SLICE_X78Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.197 f  u_tlb/tlb_r_cnt_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           1.558     7.756    u_tlb/r_error4
    SLICE_X84Y131        LUT6 (Prop_lut6_I0_O)        0.124     7.880 f  u_tlb/tlb_r_cnt[3]_i_3/O
                         net (fo=3, routed)           0.984     8.863    u_tlb/r_error
    SLICE_X84Y141        LUT6 (Prop_lut6_I4_O)        0.124     8.987 r  u_tlb/tlb_r_cnt[3]_i_1/O
                         net (fo=4, routed)           0.407     9.395    tlb_r_cnt
    SLICE_X85Y141        FDRE                                         r  tlb_r_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.526    18.574    clk_g
    SLICE_X85Y141        FDRE                                         r  tlb_r_cnt_reg[2]/C
                         clock pessimism              0.612    19.186    
                         clock uncertainty           -0.084    19.103    
    SLICE_X85Y141        FDRE (Setup_fdre_C_CE)      -0.205    18.898    tlb_r_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.898    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  9.503    

Slack (MET) :             9.503ns  (required time - arrival time)
  Source:                 tlb_r_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_r_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.209ns  (logic 1.732ns (16.966%)  route 8.477ns (83.034%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.647    -0.814    clk_g
    SLICE_X85Y141        FDRE                                         r  tlb_r_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  tlb_r_cnt_reg[0]/Q
                         net (fo=112, routed)         3.265     2.907    u_tlb/tlb_r_test_ok_reg[0]
    SLICE_X77Y124        LUT6 (Prop_lut6_I2_O)        0.124     3.031 r  u_tlb/tlb_r_cnt[3]_i_101/O
                         net (fo=1, routed)           1.010     4.041    u_tlb/tlb_r_cnt[3]_i_101_n_0
    SLICE_X74Y128        LUT6 (Prop_lut6_I0_O)        0.124     4.165 r  u_tlb/tlb_r_cnt[3]_i_75/O
                         net (fo=1, routed)           0.161     4.326    u_tlb/r_ppn1[4]
    SLICE_X74Y128        LUT5 (Prop_lut5_I4_O)        0.124     4.450 r  u_tlb/tlb_r_cnt[3]_i_30/O
                         net (fo=2, routed)           1.091     5.541    u_tlb/tlb_r_cnt[3]_i_30_n_0
    SLICE_X78Y129        LUT2 (Prop_lut2_I1_O)        0.124     5.665 r  u_tlb/tlb_r_cnt[3]_i_14/O
                         net (fo=1, routed)           0.000     5.665    u_tlb/tlb_r_cnt[3]_i_14_n_0
    SLICE_X78Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.197 f  u_tlb/tlb_r_cnt_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           1.558     7.756    u_tlb/r_error4
    SLICE_X84Y131        LUT6 (Prop_lut6_I0_O)        0.124     7.880 f  u_tlb/tlb_r_cnt[3]_i_3/O
                         net (fo=3, routed)           0.984     8.863    u_tlb/r_error
    SLICE_X84Y141        LUT6 (Prop_lut6_I4_O)        0.124     8.987 r  u_tlb/tlb_r_cnt[3]_i_1/O
                         net (fo=4, routed)           0.407     9.395    tlb_r_cnt
    SLICE_X85Y141        FDRE                                         r  tlb_r_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.526    18.574    clk_g
    SLICE_X85Y141        FDRE                                         r  tlb_r_cnt_reg[3]/C
                         clock pessimism              0.612    19.186    
                         clock uncertainty           -0.084    19.103    
    SLICE_X85Y141        FDRE (Setup_fdre_C_CE)      -0.205    18.898    tlb_r_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.898    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  9.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 tlb_r_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_r_test_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.829%)  route 0.160ns (46.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.565    -0.613    clk_g
    SLICE_X85Y141        FDRE                                         r  tlb_r_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  tlb_r_cnt_reg[1]/Q
                         net (fo=112, routed)         0.160    -0.312    u_tlb/tlb_r_test_ok_reg[1]
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.045    -0.267 r  u_tlb/tlb_r_test_ok_i_1/O
                         net (fo=1, routed)           0.000    -0.267    u_tlb_n_5
    SLICE_X84Y142        FDRE                                         r  tlb_r_test_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.835    -0.843    clk_g
    SLICE_X84Y142        FDRE                                         r  tlb_r_test_ok_reg/C
                         clock pessimism              0.246    -0.597    
    SLICE_X84Y142        FDRE (Hold_fdre_C_D)         0.120    -0.477    tlb_r_test_ok_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tlb_w_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.370%)  route 0.183ns (49.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.575    -0.603    clk_g
    SLICE_X91Y142        FDRE                                         r  tlb_w_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  tlb_w_cnt_reg[2]/Q
                         net (fo=66, routed)          0.183    -0.279    tlb_w_cnt_reg[2]
    SLICE_X88Y142        LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  scan_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    scan_data[2]
    SLICE_X88Y142        FDRE                                         r  scan_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.843    -0.835    clk_g
    SLICE_X88Y142        FDRE                                         r  scan_data_reg[2]/C
                         clock pessimism              0.266    -0.569    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.121    -0.448    scan_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_tlb/tlb_g_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tlb/tlb_g_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.560    -0.618    u_tlb/clk_out1
    SLICE_X84Y132        FDRE                                         r  u_tlb/tlb_g_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y132        FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  u_tlb/tlb_g_reg[8]/Q
                         net (fo=4, routed)           0.138    -0.316    u_tlb/tlb_g_reg[8]__0
    SLICE_X84Y132        LUT6 (Prop_lut6_I5_O)        0.045    -0.271 r  u_tlb/tlb_g[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    u_tlb/tlb_g[8]_i_1_n_0
    SLICE_X84Y132        FDRE                                         r  u_tlb/tlb_g_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.828    -0.850    u_tlb/clk_out1
    SLICE_X84Y132        FDRE                                         r  u_tlb/tlb_g_reg[8]/C
                         clock pessimism              0.232    -0.618    
    SLICE_X84Y132        FDRE (Hold_fdre_C_D)         0.121    -0.497    u_tlb/tlb_g_reg[8]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_tlb/tlb_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tlb/tlb_g_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.500%)  route 0.143ns (43.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.556    -0.622    u_tlb/clk_out1
    SLICE_X86Y128        FDRE                                         r  u_tlb/tlb_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  u_tlb/tlb_g_reg[6]/Q
                         net (fo=6, routed)           0.143    -0.338    u_tlb/tlb_g_reg[6]__0
    SLICE_X86Y128        LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  u_tlb/tlb_g[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    u_tlb/tlb_g[6]_i_1_n_0
    SLICE_X86Y128        FDRE                                         r  u_tlb/tlb_g_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.824    -0.854    u_tlb/clk_out1
    SLICE_X86Y128        FDRE                                         r  u_tlb/tlb_g_reg[6]/C
                         clock pessimism              0.232    -0.622    
    SLICE_X86Y128        FDRE (Hold_fdre_C_D)         0.092    -0.530    u_tlb/tlb_g_reg[6]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_tlb/tlb_g_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tlb/tlb_g_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.557    -0.621    u_tlb/clk_out1
    SLICE_X83Y130        FDRE                                         r  u_tlb/tlb_g_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_tlb/tlb_g_reg[9]/Q
                         net (fo=5, routed)           0.156    -0.324    u_tlb/tlb_g_reg[9]__0
    SLICE_X83Y130        LUT6 (Prop_lut6_I5_O)        0.045    -0.279 r  u_tlb/tlb_g[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    u_tlb/tlb_g[9]_i_1_n_0
    SLICE_X83Y130        FDRE                                         r  u_tlb/tlb_g_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.825    -0.853    u_tlb/clk_out1
    SLICE_X83Y130        FDRE                                         r  u_tlb/tlb_g_reg[9]/C
                         clock pessimism              0.232    -0.621    
    SLICE_X83Y130        FDRE (Hold_fdre_C_D)         0.092    -0.529    u_tlb/tlb_g_reg[9]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.574    -0.604    clk_g
    SLICE_X89Y145        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.355    count_reg_n_0_[11]
    SLICE_X89Y145        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.247 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.247    count_reg[8]_i_1_n_4
    SLICE_X89Y145        FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.844    -0.834    clk_g
    SLICE_X89Y145        FDRE                                         r  count_reg[11]/C
                         clock pessimism              0.230    -0.604    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.105    -0.499    count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.574    -0.604    clk_g
    SLICE_X89Y146        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.355    count_reg_n_0_[15]
    SLICE_X89Y146        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.247 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.247    count_reg[12]_i_1_n_4
    SLICE_X89Y146        FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.844    -0.834    clk_g
    SLICE_X89Y146        FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.230    -0.604    
    SLICE_X89Y146        FDRE (Hold_fdre_C_D)         0.105    -0.499    count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.574    -0.604    clk_g
    SLICE_X89Y143        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.355    count_reg_n_0_[3]
    SLICE_X89Y143        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.247 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.247    count_reg[0]_i_1_n_4
    SLICE_X89Y143        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.844    -0.834    clk_g
    SLICE_X89Y143        FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.230    -0.604    
    SLICE_X89Y143        FDRE (Hold_fdre_C_D)         0.105    -0.499    count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.574    -0.604    clk_g
    SLICE_X89Y144        FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.355    count_reg_n_0_[7]
    SLICE_X89Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.247 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.247    count_reg[4]_i_1_n_4
    SLICE_X89Y144        FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.844    -0.834    clk_g
    SLICE_X89Y144        FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.230    -0.604    
    SLICE_X89Y144        FDRE (Hold_fdre_C_D)         0.105    -0.499    count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.575    -0.603    clk_g
    SLICE_X89Y147        FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105    -0.357    count_reg_n_0_[16]
    SLICE_X89Y147        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.242 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.242    count_reg[16]_i_1_n_7
    SLICE_X89Y147        FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.845    -0.833    clk_g
    SLICE_X89Y147        FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.230    -0.603    
    SLICE_X89Y147        FDRE (Hold_fdre_C_D)         0.105    -0.498    count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X89Y143    count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X89Y145    count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X89Y145    count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X89Y146    count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X89Y146    count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X89Y146    count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X89Y146    count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X89Y147    count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y143    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y143    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y145    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y145    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y145    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y145    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y146    count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y146    count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y146    count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y146    count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y143    count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y143    count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y145    count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y145    count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y145    count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y145    count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y146    count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y146    count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y146    count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y146    count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_pll
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tlb_w_test_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.636ns  (logic 4.412ns (37.921%)  route 7.223ns (62.079%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.659    -0.802    clk_g
    SLICE_X88Y139        FDRE                                         r  tlb_w_test_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.518    -0.284 f  tlb_w_test_ok_reg/Q
                         net (fo=36, routed)          1.798     1.514    tlb_w_test_ok
    SLICE_X88Y139        LUT1 (Prop_lut1_I0_O)        0.148     1.662 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.426     7.087    led_OBUF[2]
    H23                  OBUF (Prop_obuf_I_O)         3.746    10.834 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.834    led[2]
    H23                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.362ns  (logic 4.167ns (40.212%)  route 6.196ns (59.789%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.647    -0.814    clk_g
    SLICE_X84Y141        FDRE                                         r  test_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  test_error_reg/Q
                         net (fo=4, routed)           0.838     0.542    test_error
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.124     0.666 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.358     6.024    led_OBUF[15]
    H7                   OBUF (Prop_obuf_I_O)         3.525     9.549 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.549    led[15]
    H7                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlb_r_test_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.313ns  (logic 4.397ns (42.641%)  route 5.915ns (57.359%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.647    -0.814    clk_g
    SLICE_X84Y142        FDRE                                         r  tlb_r_test_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.518    -0.296 f  tlb_r_test_ok_reg/Q
                         net (fo=4, routed)           0.611     0.315    tlb_r_test_ok
    SLICE_X84Y141        LUT1 (Prop_lut1_I0_O)        0.153     0.468 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.304     5.772    led_OBUF[1]
    J21                  OBUF (Prop_obuf_I_O)         3.726     9.499 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.499    led[1]
    J21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tlb_s_test_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.843ns  (logic 4.175ns (42.411%)  route 5.669ns (57.589%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.646    -0.815    clk_g
    SLICE_X84Y140        FDRE                                         r  tlb_s_test_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.518    -0.297 f  tlb_s_test_ok_reg/Q
                         net (fo=4, routed)           0.900     0.603    tlb_s_test_ok
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.124     0.727 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.769     5.496    led_OBUF[0]
    K23                  OBUF (Prop_obuf_I_O)         3.533     9.028 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.028    led[0]
    K23                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.612ns  (logic 4.198ns (43.669%)  route 5.415ns (56.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.662    -0.799    clk_g
    SLICE_X88Y148        FDRE                                         r  num_a_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.478    -0.321 r  num_a_g_reg[1]/Q
                         net (fo=1, routed)           5.415     5.094    num_a_g_OBUF[1]
    E6                   OBUF (Prop_obuf_I_O)         3.720     8.813 r  num_a_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.813    num_a_g[1]
    E6                                                                r  num_a_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_csn_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.904ns  (logic 4.104ns (46.087%)  route 4.801ns (53.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.650    -0.811    clk_g
    SLICE_X88Y150        FDSE                                         r  num_csn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y150        FDSE (Prop_fdse_C_Q)         0.518    -0.293 r  num_csn_reg[4]/Q
                         net (fo=1, routed)           4.801     4.507    num_csn_OBUF[4]
    E25                  OBUF (Prop_obuf_I_O)         3.586     8.093 r  num_csn_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.093    num_csn[4]
    E25                                                               r  num_csn[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.827ns  (logic 4.096ns (46.399%)  route 4.731ns (53.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.662    -0.799    clk_g
    SLICE_X88Y148        FDRE                                         r  num_a_g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.518    -0.281 r  num_a_g_reg[4]/Q
                         net (fo=1, routed)           4.731     4.451    num_a_g_OBUF[4]
    E5                   OBUF (Prop_obuf_I_O)         3.578     8.028 r  num_a_g_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.028    num_a_g[4]
    E5                                                                r  num_a_g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_csn_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.821ns  (logic 4.181ns (47.394%)  route 4.640ns (52.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.637    -0.824    clk_g
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y150        FDSE (Prop_fdse_C_Q)         0.419    -0.405 r  num_csn_reg[3]/Q
                         net (fo=1, routed)           4.640     4.235    num_csn_OBUF[3]
    E26                  OBUF (Prop_obuf_I_O)         3.762     7.997 r  num_csn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.997    num_csn[3]
    E26                                                               r  num_csn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.795ns  (logic 4.229ns (48.080%)  route 4.567ns (51.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.662    -0.799    clk_g
    SLICE_X88Y148        FDRE                                         r  num_a_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.478    -0.321 r  num_a_g_reg[5]/Q
                         net (fo=1, routed)           4.567     4.246    num_a_g_OBUF[5]
    D4                   OBUF (Prop_obuf_I_O)         3.751     7.997 r  num_a_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.997    num_a_g[5]
    D4                                                                r  num_a_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_csn_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.707ns  (logic 4.182ns (48.026%)  route 4.525ns (51.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.637    -0.824    clk_g
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y150        FDSE (Prop_fdse_C_Q)         0.419    -0.405 r  num_csn_reg[6]/Q
                         net (fo=1, routed)           4.525     4.120    num_csn_OBUF[6]
    D25                  OBUF (Prop_obuf_I_O)         3.763     7.883 r  num_csn_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.883    num_csn[6]
    D25                                                               r  num_csn[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_a_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.696ns  (logic 1.470ns (54.533%)  route 1.226ns (45.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.575    -0.603    clk_g
    SLICE_X88Y148        FDRE                                         r  num_a_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  num_a_g_reg[6]/Q
                         net (fo=1, routed)           1.226     0.787    num_a_g_OBUF[6]
    A2                   OBUF (Prop_obuf_I_O)         1.306     2.093 r  num_a_g_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.093    num_a_g[6]
    A2                                                                r  num_a_g[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.499ns (54.595%)  route 1.247ns (45.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.575    -0.603    clk_g
    SLICE_X88Y148        FDRE                                         r  num_a_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.148    -0.455 r  num_a_g_reg[3]/Q
                         net (fo=1, routed)           1.247     0.792    num_a_g_OBUF[3]
    B4                   OBUF (Prop_obuf_I_O)         1.351     2.143 r  num_a_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.143    num_a_g[3]
    B4                                                                r  num_a_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.966ns  (logic 1.453ns (48.985%)  route 1.513ns (51.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.575    -0.603    clk_g
    SLICE_X88Y148        FDRE                                         r  num_a_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  num_a_g_reg[2]/Q
                         net (fo=1, routed)           1.513     1.074    num_a_g_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.289     2.363 r  num_a_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.363    num_a_g[2]
    B2                                                                r  num_a_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.074ns  (logic 1.443ns (46.961%)  route 1.630ns (53.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.575    -0.603    clk_g
    SLICE_X88Y148        FDRE                                         r  num_a_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  num_a_g_reg[0]/Q
                         net (fo=1, routed)           1.630     1.191    num_a_g_OBUF[0]
    C3                   OBUF (Prop_obuf_I_O)         1.279     2.471 r  num_a_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.471    num_a_g[0]
    C3                                                                r  num_a_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_csn_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.087ns  (logic 1.476ns (47.826%)  route 1.611ns (52.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.573    -0.605    clk_g
    SLICE_X88Y150        FDSE                                         r  num_csn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y150        FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  num_csn_reg[7]/Q
                         net (fo=1, routed)           1.611     1.154    num_csn_OBUF[7]
    D3                   OBUF (Prop_obuf_I_O)         1.328     2.482 r  num_csn_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.482    num_csn[7]
    D3                                                                r  num_csn[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_csn_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.135ns  (logic 1.447ns (46.155%)  route 1.688ns (53.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.565    -0.613    clk_g
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y150        FDSE (Prop_fdse_C_Q)         0.128    -0.485 r  num_csn_reg[2]/Q
                         net (fo=1, routed)           1.688     1.203    num_csn_OBUF[2]
    G25                  OBUF (Prop_obuf_I_O)         1.319     2.523 r  num_csn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.523    num_csn[2]
    G25                                                               r  num_csn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_csn_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.154ns  (logic 1.411ns (44.720%)  route 1.744ns (55.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.565    -0.613    clk_g
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y150        FDSE (Prop_fdse_C_Q)         0.141    -0.472 r  num_csn_reg[1]/Q
                         net (fo=1, routed)           1.744     1.272    num_csn_OBUF[1]
    G26                  OBUF (Prop_obuf_I_O)         1.270     2.542 r  num_csn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.542    num_csn[1]
    G26                                                               r  num_csn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_csn_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.166ns  (logic 1.408ns (44.456%)  route 1.759ns (55.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.565    -0.613    clk_g
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y150        FDSE (Prop_fdse_C_Q)         0.141    -0.472 r  num_csn_reg[0]/Q
                         net (fo=1, routed)           1.759     1.287    num_csn_OBUF[0]
    H26                  OBUF (Prop_obuf_I_O)         1.267     2.553 r  num_csn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.553    num_csn[0]
    H26                                                               r  num_csn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.166ns  (logic 1.480ns (46.758%)  route 1.686ns (53.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.575    -0.603    clk_g
    SLICE_X88Y148        FDRE                                         r  num_a_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.148    -0.455 r  num_a_g_reg[5]/Q
                         net (fo=1, routed)           1.686     1.231    num_a_g_OBUF[5]
    D4                   OBUF (Prop_obuf_I_O)         1.332     2.563 r  num_a_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.563    num_a_g[5]
    D4                                                                r  num_a_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_csn_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.179ns  (logic 1.426ns (44.872%)  route 1.752ns (55.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.565    -0.613    clk_g
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y150        FDSE (Prop_fdse_C_Q)         0.141    -0.472 r  num_csn_reg[5]/Q
                         net (fo=1, routed)           1.752     1.280    num_csn_OBUF[5]
    D26                  OBUF (Prop_obuf_I_O)         1.285     2.566 r  num_csn_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.566    num_csn[5]
    D26                                                               r  num_csn[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 0.096ns (2.594%)  route 3.605ns (97.406%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                      5.000     5.000 f  
    AC19                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     6.485 f  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     8.084    clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.485     0.599 f  clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.843     2.443    clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.539 f  clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.761     4.300    clk_pll/inst/clkfbout_buf_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.495ns  (logic 0.091ns (2.604%)  route 3.403ns (97.396%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.643    -1.309    clk_pll/inst/clkfbout_buf_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_pll

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            num_csn_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.024ns  (logic 1.629ns (20.299%)  route 6.395ns (79.701%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           3.877     5.382    resetn_IBUF
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.124     5.506 r  num_csn[7]_i_1/O
                         net (fo=55, routed)          2.519     8.024    clear
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.518    -1.434    clk_g
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            num_csn_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.024ns  (logic 1.629ns (20.299%)  route 6.395ns (79.701%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           3.877     5.382    resetn_IBUF
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.124     5.506 r  num_csn[7]_i_1/O
                         net (fo=55, routed)          2.519     8.024    clear
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.518    -1.434    clk_g
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            num_csn_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.024ns  (logic 1.629ns (20.299%)  route 6.395ns (79.701%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           3.877     5.382    resetn_IBUF
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.124     5.506 r  num_csn[7]_i_1/O
                         net (fo=55, routed)          2.519     8.024    clear
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.518    -1.434    clk_g
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            num_csn_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.024ns  (logic 1.629ns (20.299%)  route 6.395ns (79.701%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           3.877     5.382    resetn_IBUF
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.124     5.506 r  num_csn[7]_i_1/O
                         net (fo=55, routed)          2.519     8.024    clear
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.518    -1.434    clk_g
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            num_csn_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.024ns  (logic 1.629ns (20.299%)  route 6.395ns (79.701%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           3.877     5.382    resetn_IBUF
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.124     5.506 r  num_csn[7]_i_1/O
                         net (fo=55, routed)          2.519     8.024    clear
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.518    -1.434    clk_g
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[5]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            num_csn_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.024ns  (logic 1.629ns (20.299%)  route 6.395ns (79.701%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           3.877     5.382    resetn_IBUF
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.124     5.506 r  num_csn[7]_i_1/O
                         net (fo=55, routed)          2.519     8.024    clear
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.518    -1.434    clk_g
    SLICE_X85Y150        FDSE                                         r  num_csn_reg[6]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            num_csn_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.733ns  (logic 1.629ns (21.065%)  route 6.104ns (78.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           3.877     5.382    resetn_IBUF
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.124     5.506 r  num_csn[7]_i_1/O
                         net (fo=55, routed)          2.227     7.733    clear
    SLICE_X88Y150        FDSE                                         r  num_csn_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.531    -1.421    clk_g
    SLICE_X88Y150        FDSE                                         r  num_csn_reg[4]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            num_csn_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.733ns  (logic 1.629ns (21.065%)  route 6.104ns (78.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           3.877     5.382    resetn_IBUF
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.124     5.506 r  num_csn[7]_i_1/O
                         net (fo=55, routed)          2.227     7.733    clear
    SLICE_X88Y150        FDSE                                         r  num_csn_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.531    -1.421    clk_g
    SLICE_X88Y150        FDSE                                         r  num_csn_reg[7]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            num_a_g_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.578ns  (logic 1.629ns (21.494%)  route 5.949ns (78.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           3.877     5.382    resetn_IBUF
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.124     5.506 r  num_csn[7]_i_1/O
                         net (fo=55, routed)          2.072     7.578    clear
    SLICE_X88Y148        FDRE                                         r  num_a_g_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.541    -1.411    clk_g
    SLICE_X88Y148        FDRE                                         r  num_a_g_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            num_a_g_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.578ns  (logic 1.629ns (21.494%)  route 5.949ns (78.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           3.877     5.382    resetn_IBUF
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.124     5.506 r  num_csn[7]_i_1/O
                         net (fo=55, routed)          2.072     7.578    clear
    SLICE_X88Y148        FDRE                                         r  num_a_g_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         1.541    -1.411    clk_g
    SLICE_X88Y148        FDRE                                         r  num_a_g_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tlb_w_test_ok_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.127ns  (logic 0.317ns (14.923%)  route 1.810ns (85.077%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           1.620     1.892    resetn_IBUF
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.045     1.937 r  num_csn[7]_i_1/O
                         net (fo=55, routed)          0.190     2.127    clear
    SLICE_X88Y139        FDRE                                         r  tlb_w_test_ok_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.842    -0.836    clk_g
    SLICE_X88Y139        FDRE                                         r  tlb_w_test_ok_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.209ns  (logic 0.317ns (14.373%)  route 1.891ns (85.627%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           1.763     2.035    resetn_IBUF
    SLICE_X91Y141        LUT2 (Prop_lut2_I1_O)        0.045     2.080 r  wait_cnt[0]_i_1/O
                         net (fo=27, routed)          0.128     2.209    wait_cnt0
    SLICE_X90Y140        FDRE                                         r  wait_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.846    -0.832    clk_g
    SLICE_X90Y140        FDRE                                         r  wait_cnt_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.209ns  (logic 0.317ns (14.373%)  route 1.891ns (85.627%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           1.763     2.035    resetn_IBUF
    SLICE_X91Y141        LUT2 (Prop_lut2_I1_O)        0.045     2.080 r  wait_cnt[0]_i_1/O
                         net (fo=27, routed)          0.128     2.209    wait_cnt0
    SLICE_X90Y140        FDRE                                         r  wait_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.846    -0.832    clk_g
    SLICE_X90Y140        FDRE                                         r  wait_cnt_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            wait_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.209ns  (logic 0.317ns (14.373%)  route 1.891ns (85.627%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           1.763     2.035    resetn_IBUF
    SLICE_X91Y141        LUT2 (Prop_lut2_I1_O)        0.045     2.080 r  wait_cnt[0]_i_1/O
                         net (fo=27, routed)          0.128     2.209    wait_cnt0
    SLICE_X90Y140        FDRE                                         r  wait_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.846    -0.832    clk_g
    SLICE_X90Y140        FDRE                                         r  wait_cnt_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.209ns  (logic 0.317ns (14.373%)  route 1.891ns (85.627%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           1.763     2.035    resetn_IBUF
    SLICE_X91Y141        LUT2 (Prop_lut2_I1_O)        0.045     2.080 r  wait_cnt[0]_i_1/O
                         net (fo=27, routed)          0.128     2.209    wait_cnt0
    SLICE_X90Y140        FDRE                                         r  wait_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.846    -0.832    clk_g
    SLICE_X90Y140        FDRE                                         r  wait_cnt_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            scan_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.266ns  (logic 0.317ns (14.009%)  route 1.949ns (85.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           1.620     1.892    resetn_IBUF
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.045     1.937 r  num_csn[7]_i_1/O
                         net (fo=55, routed)          0.329     2.266    clear
    SLICE_X88Y142        FDRE                                         r  scan_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.843    -0.835    clk_g
    SLICE_X88Y142        FDRE                                         r  scan_data_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            scan_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.266ns  (logic 0.317ns (14.009%)  route 1.949ns (85.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           1.620     1.892    resetn_IBUF
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.045     1.937 r  num_csn[7]_i_1/O
                         net (fo=55, routed)          0.329     2.266    clear
    SLICE_X88Y142        FDRE                                         r  scan_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.843    -0.835    clk_g
    SLICE_X88Y142        FDRE                                         r  scan_data_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            scan_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.266ns  (logic 0.317ns (14.009%)  route 1.949ns (85.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           1.620     1.892    resetn_IBUF
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.045     1.937 r  num_csn[7]_i_1/O
                         net (fo=55, routed)          0.329     2.266    clear
    SLICE_X88Y142        FDRE                                         r  scan_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.843    -0.835    clk_g
    SLICE_X88Y142        FDRE                                         r  scan_data_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            scan_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.266ns  (logic 0.317ns (14.009%)  route 1.949ns (85.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           1.620     1.892    resetn_IBUF
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.045     1.937 r  num_csn[7]_i_1/O
                         net (fo=55, routed)          0.329     2.266    clear
    SLICE_X88Y142        FDRE                                         r  scan_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.843    -0.835    clk_g
    SLICE_X88Y142        FDRE                                         r  scan_data_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            wait_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.288ns  (logic 0.317ns (13.873%)  route 1.971ns (86.127%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           1.763     2.035    resetn_IBUF
    SLICE_X91Y141        LUT2 (Prop_lut2_I1_O)        0.045     2.080 r  wait_cnt[0]_i_1/O
                         net (fo=27, routed)          0.208     2.288    wait_cnt0
    SLICE_X90Y142        FDRE                                         r  wait_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=402, routed)         0.846    -0.832    clk_g
    SLICE_X90Y142        FDRE                                         r  wait_cnt_reg[10]/C





