{"vcs1":{"timestamp_begin":1682218298.407036759, "rt":0.77, "ut":0.24, "st":0.12}}
{"vcselab":{"timestamp_begin":1682218299.212837436, "rt":1.09, "ut":0.20, "st":0.28}}
{"link":{"timestamp_begin":1682218300.327628885, "rt":2.04, "ut":0.06, "st":1.49}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682218298.116557016}
{"VCS_COMP_START_TIME": 1682218298.116557016}
{"VCS_COMP_END_TIME": 1682218303.131479761}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341160}}
{"stitch_vcselab": {"peak_mem": 238988}}
