#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fb2a5fbef0 .scope module, "brainless_top" "brainless_top" 2 4;
 .timescale -9 -9;
v000001fb2a6691a0_0 .net "accum", 3 0, L_000001fb2a6ca610;  1 drivers
v000001fb2a66ac80_0 .var "addr", 2 0;
v000001fb2a66b680_0 .net "alu_out", 3 0, L_000001fb2a6ca140;  1 drivers
v000001fb2a669560_0 .net "data_bus", 3 0, L_000001fb2a6c9c00;  1 drivers
v000001fb2a66b720_0 .var "exp_accum", 3 0;
v000001fb2a669740_0 .var "exp_alu_out", 3 0;
v000001fb2a66a140_0 .var "exp_data_bus", 3 0;
v000001fb2a66b7c0_0 .var "in_acc_to_db", 0 0;
v000001fb2a66b860_0 .var "in_addr_bus", 3 0;
v000001fb2a66a280_0 .var "in_arith", 0 0;
v000001fb2a669ce0_0 .var "in_clk", 0 0;
v000001fb2a669420_0 .var "in_data_in", 3 0;
v000001fb2a66a1e0_0 .var "in_invert", 0 0;
v000001fb2a66a320_0 .var "in_load_acc", 0 0;
v000001fb2a6697e0_0 .var "in_pass", 0 0;
v000001fb2a669100_0 .var "in_read", 0 0;
v000001fb2a6692e0_0 .var "in_reset", 0 0;
v000001fb2a66a960_0 .var "in_write", 0 0;
v000001fb2a669d80_0 .var/i "index", 31 0;
L_000001fb2a670120 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001fb2a66a460_0 .net "num_tests", 3 0, L_000001fb2a670120;  1 drivers
v000001fb2a669f60_0 .net "values", 27 0, L_000001fb2a5f92f0;  1 drivers
E_000001fb2a5f1e90 .event negedge, v000001fb2a664ec0_0;
S_000001fb2a5fc770 .scope module, "brainless" "brainless" 2 89, 3 458 0, S_000001fb2a5fbef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "invert";
    .port_info 1 /INPUT 1 "arith";
    .port_info 2 /INPUT 1 "pass";
    .port_info 3 /INPUT 1 "load_acc";
    .port_info 4 /INPUT 1 "acc_to_db";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "write";
    .port_info 8 /INPUT 1 "read";
    .port_info 9 /INPUT 4 "data_in";
    .port_info 10 /INPUT 4 "addr_bus";
    .port_info 11 /OUTPUT 4 "alu_out";
    .port_info 12 /OUTPUT 4 "accum";
    .port_info 13 /OUTPUT 4 "data_bus";
L_000001fb2a6ca140 .functor BUFZ 4, L_000001fb2a66c120, C4<0000>, C4<0000>, C4<0000>;
L_000001fb2a6ca610 .functor BUFZ 4, L_000001fb2a6bb1c0, C4<0000>, C4<0000>, C4<0000>;
L_000001fb2a6c9c00 .functor BUFZ 4, L_000001fb2a6c5780, C4<0000>, C4<0000>, C4<0000>;
v000001fb2a668930_0 .net "acc_to_db", 0 0, v000001fb2a66b7c0_0;  1 drivers
v000001fb2a667b70_0 .net "accum", 3 0, L_000001fb2a6ca610;  alias, 1 drivers
v000001fb2a667cb0_0 .net "accum_temp", 3 0, L_000001fb2a6bb1c0;  1 drivers
v000001fb2a667df0_0 .net "addr_bus", 3 0, v000001fb2a66b860_0;  1 drivers
v000001fb2a66a000_0 .net "alu_out", 3 0, L_000001fb2a6ca140;  alias, 1 drivers
v000001fb2a66b360_0 .net "alu_out_temp", 3 0, L_000001fb2a66c120;  1 drivers
v000001fb2a66b400_0 .net "arith", 0 0, v000001fb2a66a280_0;  1 drivers
v000001fb2a66b5e0_0 .net "clk", 0 0, v000001fb2a669ce0_0;  1 drivers
v000001fb2a669ba0_0 .net "data_bus", 3 0, L_000001fb2a6c9c00;  alias, 1 drivers
v000001fb2a66a500_0 .net "data_bus_temp", 3 0, L_000001fb2a6c5780;  1 drivers
v000001fb2a66b0e0_0 .net "data_in", 3 0, v000001fb2a669420_0;  1 drivers
v000001fb2a66abe0_0 .net "invert", 0 0, v000001fb2a66a1e0_0;  1 drivers
v000001fb2a66b040_0 .net "load_acc", 0 0, v000001fb2a66a320_0;  1 drivers
v000001fb2a669c40_0 .net "pass", 0 0, v000001fb2a6697e0_0;  1 drivers
v000001fb2a66ab40_0 .net "read", 0 0, v000001fb2a669100_0;  1 drivers
v000001fb2a66b4a0_0 .net "reset", 0 0, v000001fb2a6692e0_0;  1 drivers
v000001fb2a66b540_0 .net "s0", 3 0, L_000001fb2a6c5dc0;  1 drivers
v000001fb2a6699c0_0 .net "s1", 3 0, L_000001fb2a6caa00;  1 drivers
v000001fb2a66b220_0 .net "write", 0 0, v000001fb2a66a960_0;  1 drivers
S_000001fb2a5fc900 .scope module, "alu_i0" "alu" 3 479, 3 272 0, S_000001fb2a5fc770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "invert";
    .port_info 3 /INPUT 1 "arith";
    .port_info 4 /INPUT 1 "pass";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /OUTPUT 4 "y";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "overfl";
v000001fb2a6582d0_0 .net "a", 3 0, L_000001fb2a6c5780;  alias, 1 drivers
v000001fb2a658370_0 .net "arith", 0 0, v000001fb2a66a280_0;  alias, 1 drivers
v000001fb2a658410_0 .net "b", 3 0, L_000001fb2a6bb1c0;  alias, 1 drivers
L_000001fb2a670168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fb2a657a10_0 .net "cin", 0 0, L_000001fb2a670168;  1 drivers
v000001fb2a659450_0 .net "cout", 0 0, L_000001fb2a6ba920;  1 drivers
v000001fb2a6584b0_0 .net "invert", 0 0, v000001fb2a66a1e0_0;  alias, 1 drivers
v000001fb2a6594f0_0 .net "overfl", 0 0, L_000001fb2a6ba300;  1 drivers
v000001fb2a6570b0_0 .net "pass", 0 0, v000001fb2a6697e0_0;  alias, 1 drivers
v000001fb2a658550_0 .net "s0", 3 0, L_000001fb2a66a780;  1 drivers
v000001fb2a6571f0_0 .net "y", 3 0, L_000001fb2a66c120;  alias, 1 drivers
S_000001fb2a4c8270 .scope module, "and_add_i1" "and_add" 3 290, 3 233 0, S_000001fb2a5fc900;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "add";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /INPUT 1 "pass";
    .port_info 5 /OUTPUT 4 "y";
    .port_info 6 /OUTPUT 1 "cout";
    .port_info 7 /OUTPUT 1 "overfl";
L_000001fb2a5f8e90 .functor AND 1, L_000001fb2a669e20, L_000001fb2a66a820, C4<1>, C4<1>;
L_000001fb2a5f8b10 .functor AND 1, L_000001fb2a66a3c0, L_000001fb2a66a8c0, C4<1>, C4<1>;
L_000001fb2a5f8f00 .functor AND 1, L_000001fb2a66aa00, L_000001fb2a66aaa0, C4<1>, C4<1>;
L_000001fb2a5f8b80 .functor AND 1, L_000001fb2a66adc0, L_000001fb2a66af00, C4<1>, C4<1>;
v000001fb2a65a8f0_0 .net *"_ivl_11", 0 0, L_000001fb2a66a3c0;  1 drivers
v000001fb2a65acb0_0 .net *"_ivl_13", 0 0, L_000001fb2a66a8c0;  1 drivers
v000001fb2a6598b0_0 .net *"_ivl_14", 0 0, L_000001fb2a5f8b10;  1 drivers
v000001fb2a659a90_0 .net *"_ivl_19", 0 0, L_000001fb2a66aa00;  1 drivers
v000001fb2a65a0d0_0 .net *"_ivl_21", 0 0, L_000001fb2a66aaa0;  1 drivers
v000001fb2a65ad50_0 .net *"_ivl_22", 0 0, L_000001fb2a5f8f00;  1 drivers
v000001fb2a65af30_0 .net *"_ivl_28", 0 0, L_000001fb2a66adc0;  1 drivers
v000001fb2a65a3f0_0 .net *"_ivl_3", 0 0, L_000001fb2a669e20;  1 drivers
v000001fb2a65adf0_0 .net *"_ivl_30", 0 0, L_000001fb2a66af00;  1 drivers
v000001fb2a65a530_0 .net *"_ivl_31", 0 0, L_000001fb2a5f8b80;  1 drivers
v000001fb2a659b30_0 .net *"_ivl_5", 0 0, L_000001fb2a66a820;  1 drivers
v000001fb2a65ae90_0 .net *"_ivl_6", 0 0, L_000001fb2a5f8e90;  1 drivers
v000001fb2a65a5d0_0 .net "a", 3 0, L_000001fb2a66a780;  alias, 1 drivers
v000001fb2a659950_0 .net "add", 0 0, v000001fb2a66a280_0;  alias, 1 drivers
v000001fb2a65a670_0 .net "b", 3 0, L_000001fb2a6bb1c0;  alias, 1 drivers
v000001fb2a65a170_0 .net "cin", 0 0, L_000001fb2a670168;  alias, 1 drivers
v000001fb2a659bd0_0 .net "cout", 0 0, L_000001fb2a6ba920;  alias, 1 drivers
v000001fb2a65a990_0 .net "overfl", 0 0, L_000001fb2a6ba300;  alias, 1 drivers
v000001fb2a65a710_0 .net "pass", 0 0, v000001fb2a6697e0_0;  alias, 1 drivers
v000001fb2a6599f0_0 .net "s0", 3 0, L_000001fb2a66ad20;  1 drivers
v000001fb2a65a7b0_0 .net "s1", 3 0, L_000001fb2a66bea0;  1 drivers
v000001fb2a65aad0_0 .net "s2", 3 0, L_000001fb2a66ca80;  1 drivers
v000001fb2a659c70_0 .net "y", 3 0, L_000001fb2a66c120;  alias, 1 drivers
L_000001fb2a669e20 .part L_000001fb2a66a780, 0, 1;
L_000001fb2a66a820 .part L_000001fb2a6bb1c0, 0, 1;
L_000001fb2a66a3c0 .part L_000001fb2a66a780, 1, 1;
L_000001fb2a66a8c0 .part L_000001fb2a6bb1c0, 1, 1;
L_000001fb2a66aa00 .part L_000001fb2a66a780, 2, 1;
L_000001fb2a66aaa0 .part L_000001fb2a6bb1c0, 2, 1;
L_000001fb2a66ad20 .concat8 [ 1 1 1 1], L_000001fb2a5f8e90, L_000001fb2a5f8b10, L_000001fb2a5f8f00, L_000001fb2a5f8b80;
L_000001fb2a66adc0 .part L_000001fb2a66a780, 3, 1;
L_000001fb2a66af00 .part L_000001fb2a6bb1c0, 3, 1;
S_000001fb2a4c8400 .scope module, "four_bit_adder_i0" "four_bit_adder" 3 250, 3 100 0, S_000001fb2a4c8270;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "y";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "overfl";
L_000001fb2a6ba290 .functor BUFZ 1, L_000001fb2a6ba990, C4<0>, C4<0>, C4<0>;
L_000001fb2a6baa00 .functor BUFZ 1, L_000001fb2a6ba610, C4<0>, C4<0>, C4<0>;
L_000001fb2a6ba8b0 .functor BUFZ 1, L_000001fb2a6ba450, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bab50 .functor BUFZ 1, L_000001fb2a5f8fe0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6ba300 .functor XOR 1, L_000001fb2a6ba7d0, L_000001fb2a6baf40, C4<0>, C4<0>;
L_000001fb2a6ba920 .functor BUFZ 1, L_000001fb2a6ba7d0, C4<0>, C4<0>, C4<0>;
v000001fb2a651b40_0 .net *"_ivl_19", 0 0, L_000001fb2a6ba290;  1 drivers
v000001fb2a651f00_0 .net *"_ivl_23", 0 0, L_000001fb2a6baa00;  1 drivers
v000001fb2a650060_0 .net *"_ivl_27", 0 0, L_000001fb2a6ba8b0;  1 drivers
v000001fb2a6507e0_0 .net *"_ivl_32", 0 0, L_000001fb2a6bab50;  1 drivers
v000001fb2a650240_0 .net "a", 3 0, L_000001fb2a66a780;  alias, 1 drivers
v000001fb2a6502e0_0 .net "b", 3 0, L_000001fb2a6bb1c0;  alias, 1 drivers
v000001fb2a650380_0 .net "cin", 0 0, L_000001fb2a670168;  alias, 1 drivers
v000001fb2a650880_0 .net "cout", 0 0, L_000001fb2a6ba920;  alias, 1 drivers
v000001fb2a650420_0 .net "cout_temp", 0 0, L_000001fb2a6ba7d0;  1 drivers
v000001fb2a650920_0 .net "overfl", 0 0, L_000001fb2a6ba300;  alias, 1 drivers
v000001fb2a6509c0_0 .net "s0", 0 0, L_000001fb2a66bcc0;  1 drivers
v000001fb2a650a60_0 .net "s1", 0 0, L_000001fb2a66c6c0;  1 drivers
v000001fb2a653ab0_0 .net "s10", 0 0, L_000001fb2a6ba450;  1 drivers
v000001fb2a653790_0 .net "s11", 0 0, L_000001fb2a5f8fe0;  1 drivers
v000001fb2a653510_0 .net "s12", 0 0, L_000001fb2a6baf40;  1 drivers
v000001fb2a653650_0 .net "s13", 0 0, L_000001fb2a6ba3e0;  1 drivers
v000001fb2a653330_0 .net "s14", 0 0, L_000001fb2a6ba140;  1 drivers
v000001fb2a653830_0 .net "s2", 0 0, L_000001fb2a66bfe0;  1 drivers
v000001fb2a6522f0_0 .net "s3", 0 0, L_000001fb2a66cbc0;  1 drivers
v000001fb2a653a10_0 .net "s4", 0 0, L_000001fb2a66b900;  1 drivers
v000001fb2a652250_0 .net "s5", 0 0, L_000001fb2a66bd60;  1 drivers
v000001fb2a653290_0 .net "s6", 0 0, L_000001fb2a66c080;  1 drivers
v000001fb2a6524d0_0 .net "s7", 0 0, L_000001fb2a66be00;  1 drivers
v000001fb2a6536f0_0 .net "s8", 0 0, L_000001fb2a6ba990;  1 drivers
v000001fb2a652ed0_0 .net "s9", 0 0, L_000001fb2a6ba610;  1 drivers
v000001fb2a653b50_0 .net "y", 3 0, L_000001fb2a66bea0;  alias, 1 drivers
L_000001fb2a66bcc0 .part L_000001fb2a66a780, 3, 1;
L_000001fb2a66c6c0 .part L_000001fb2a66a780, 2, 1;
L_000001fb2a66bfe0 .part L_000001fb2a66a780, 1, 1;
L_000001fb2a66cbc0 .part L_000001fb2a66a780, 0, 1;
L_000001fb2a66b900 .part L_000001fb2a6bb1c0, 3, 1;
L_000001fb2a66bd60 .part L_000001fb2a6bb1c0, 2, 1;
L_000001fb2a66c080 .part L_000001fb2a6bb1c0, 1, 1;
L_000001fb2a66be00 .part L_000001fb2a6bb1c0, 0, 1;
L_000001fb2a66bea0 .concat8 [ 1 1 1 1], L_000001fb2a6bab50, L_000001fb2a6ba8b0, L_000001fb2a6baa00, L_000001fb2a6ba290;
S_000001fb2a4c8590 .scope module, "full_adder_i0" "full_adder" 3 132, 3 89 0, S_000001fb2a4c8400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001fb2a5f8c60 .functor XOR 1, L_000001fb2a66cbc0, L_000001fb2a66be00, C4<0>, C4<0>;
L_000001fb2a5f8fe0 .functor XOR 1, L_000001fb2a5f8c60, L_000001fb2a670168, C4<0>, C4<0>;
L_000001fb2a5f9050 .functor AND 1, L_000001fb2a670168, L_000001fb2a66cbc0, C4<1>, C4<1>;
L_000001fb2a5f91a0 .functor AND 1, L_000001fb2a670168, L_000001fb2a66be00, C4<1>, C4<1>;
L_000001fb2a6babc0 .functor OR 1, L_000001fb2a5f9050, L_000001fb2a5f91a0, C4<0>, C4<0>;
L_000001fb2a6baae0 .functor AND 1, L_000001fb2a66be00, L_000001fb2a66cbc0, C4<1>, C4<1>;
L_000001fb2a6ba140 .functor OR 1, L_000001fb2a6babc0, L_000001fb2a6baae0, C4<0>, C4<0>;
v000001fb2a55dd50_0 .net *"_ivl_0", 0 0, L_000001fb2a5f8c60;  1 drivers
v000001fb2a55d030_0 .net *"_ivl_10", 0 0, L_000001fb2a6baae0;  1 drivers
v000001fb2a650b00_0 .net *"_ivl_4", 0 0, L_000001fb2a5f9050;  1 drivers
v000001fb2a651320_0 .net *"_ivl_6", 0 0, L_000001fb2a5f91a0;  1 drivers
v000001fb2a650ce0_0 .net *"_ivl_8", 0 0, L_000001fb2a6babc0;  1 drivers
v000001fb2a650600_0 .net "a", 0 0, L_000001fb2a66cbc0;  alias, 1 drivers
v000001fb2a651d20_0 .net "b", 0 0, L_000001fb2a66be00;  alias, 1 drivers
v000001fb2a651c80_0 .net "cin", 0 0, L_000001fb2a670168;  alias, 1 drivers
v000001fb2a6513c0_0 .net "cout", 0 0, L_000001fb2a6ba140;  alias, 1 drivers
v000001fb2a651960_0 .net "sum", 0 0, L_000001fb2a5f8fe0;  alias, 1 drivers
S_000001fb2a4ba2f0 .scope module, "full_adder_i1" "full_adder" 3 139, 3 89 0, S_000001fb2a4c8400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001fb2a6ba5a0 .functor XOR 1, L_000001fb2a66bfe0, L_000001fb2a66c080, C4<0>, C4<0>;
L_000001fb2a6ba450 .functor XOR 1, L_000001fb2a6ba5a0, L_000001fb2a6ba140, C4<0>, C4<0>;
L_000001fb2a6bae60 .functor AND 1, L_000001fb2a6ba140, L_000001fb2a66bfe0, C4<1>, C4<1>;
L_000001fb2a6ba530 .functor AND 1, L_000001fb2a6ba140, L_000001fb2a66c080, C4<1>, C4<1>;
L_000001fb2a6bb020 .functor OR 1, L_000001fb2a6bae60, L_000001fb2a6ba530, C4<0>, C4<0>;
L_000001fb2a6bac30 .functor AND 1, L_000001fb2a66c080, L_000001fb2a66bfe0, C4<1>, C4<1>;
L_000001fb2a6ba3e0 .functor OR 1, L_000001fb2a6bb020, L_000001fb2a6bac30, C4<0>, C4<0>;
v000001fb2a651be0_0 .net *"_ivl_0", 0 0, L_000001fb2a6ba5a0;  1 drivers
v000001fb2a650ec0_0 .net *"_ivl_10", 0 0, L_000001fb2a6bac30;  1 drivers
v000001fb2a651500_0 .net *"_ivl_4", 0 0, L_000001fb2a6bae60;  1 drivers
v000001fb2a651460_0 .net *"_ivl_6", 0 0, L_000001fb2a6ba530;  1 drivers
v000001fb2a650e20_0 .net *"_ivl_8", 0 0, L_000001fb2a6bb020;  1 drivers
v000001fb2a6504c0_0 .net "a", 0 0, L_000001fb2a66bfe0;  alias, 1 drivers
v000001fb2a650ba0_0 .net "b", 0 0, L_000001fb2a66c080;  alias, 1 drivers
v000001fb2a651780_0 .net "cin", 0 0, L_000001fb2a6ba140;  alias, 1 drivers
v000001fb2a650c40_0 .net "cout", 0 0, L_000001fb2a6ba3e0;  alias, 1 drivers
v000001fb2a650f60_0 .net "sum", 0 0, L_000001fb2a6ba450;  alias, 1 drivers
S_000001fb2a4ba480 .scope module, "full_adder_i2" "full_adder" 3 146, 3 89 0, S_000001fb2a4c8400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001fb2a6bad80 .functor XOR 1, L_000001fb2a66c6c0, L_000001fb2a66bd60, C4<0>, C4<0>;
L_000001fb2a6ba610 .functor XOR 1, L_000001fb2a6bad80, L_000001fb2a6ba3e0, C4<0>, C4<0>;
L_000001fb2a6ba1b0 .functor AND 1, L_000001fb2a6ba3e0, L_000001fb2a66c6c0, C4<1>, C4<1>;
L_000001fb2a6ba370 .functor AND 1, L_000001fb2a6ba3e0, L_000001fb2a66bd60, C4<1>, C4<1>;
L_000001fb2a6ba760 .functor OR 1, L_000001fb2a6ba1b0, L_000001fb2a6ba370, C4<0>, C4<0>;
L_000001fb2a6ba840 .functor AND 1, L_000001fb2a66bd60, L_000001fb2a66c6c0, C4<1>, C4<1>;
L_000001fb2a6baf40 .functor OR 1, L_000001fb2a6ba760, L_000001fb2a6ba840, C4<0>, C4<0>;
v000001fb2a650100_0 .net *"_ivl_0", 0 0, L_000001fb2a6bad80;  1 drivers
v000001fb2a6516e0_0 .net *"_ivl_10", 0 0, L_000001fb2a6ba840;  1 drivers
v000001fb2a6511e0_0 .net *"_ivl_4", 0 0, L_000001fb2a6ba1b0;  1 drivers
v000001fb2a651280_0 .net *"_ivl_6", 0 0, L_000001fb2a6ba370;  1 drivers
v000001fb2a650d80_0 .net *"_ivl_8", 0 0, L_000001fb2a6ba760;  1 drivers
v000001fb2a651000_0 .net "a", 0 0, L_000001fb2a66c6c0;  alias, 1 drivers
v000001fb2a6510a0_0 .net "b", 0 0, L_000001fb2a66bd60;  alias, 1 drivers
v000001fb2a651140_0 .net "cin", 0 0, L_000001fb2a6ba3e0;  alias, 1 drivers
v000001fb2a6515a0_0 .net "cout", 0 0, L_000001fb2a6baf40;  alias, 1 drivers
v000001fb2a6501a0_0 .net "sum", 0 0, L_000001fb2a6ba610;  alias, 1 drivers
S_000001fb2a4ba610 .scope module, "full_adder_i3" "full_adder" 3 153, 3 89 0, S_000001fb2a4c8400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001fb2a6ba680 .functor XOR 1, L_000001fb2a66bcc0, L_000001fb2a66b900, C4<0>, C4<0>;
L_000001fb2a6ba990 .functor XOR 1, L_000001fb2a6ba680, L_000001fb2a6baf40, C4<0>, C4<0>;
L_000001fb2a6ba220 .functor AND 1, L_000001fb2a6baf40, L_000001fb2a66bcc0, C4<1>, C4<1>;
L_000001fb2a6baca0 .functor AND 1, L_000001fb2a6baf40, L_000001fb2a66b900, C4<1>, C4<1>;
L_000001fb2a6baed0 .functor OR 1, L_000001fb2a6ba220, L_000001fb2a6baca0, C4<0>, C4<0>;
L_000001fb2a6ba6f0 .functor AND 1, L_000001fb2a66b900, L_000001fb2a66bcc0, C4<1>, C4<1>;
L_000001fb2a6ba7d0 .functor OR 1, L_000001fb2a6baed0, L_000001fb2a6ba6f0, C4<0>, C4<0>;
v000001fb2a651640_0 .net *"_ivl_0", 0 0, L_000001fb2a6ba680;  1 drivers
v000001fb2a651820_0 .net *"_ivl_10", 0 0, L_000001fb2a6ba6f0;  1 drivers
v000001fb2a651dc0_0 .net *"_ivl_4", 0 0, L_000001fb2a6ba220;  1 drivers
v000001fb2a6518c0_0 .net *"_ivl_6", 0 0, L_000001fb2a6baca0;  1 drivers
v000001fb2a651e60_0 .net *"_ivl_8", 0 0, L_000001fb2a6baed0;  1 drivers
v000001fb2a651a00_0 .net "a", 0 0, L_000001fb2a66bcc0;  alias, 1 drivers
v000001fb2a651aa0_0 .net "b", 0 0, L_000001fb2a66b900;  alias, 1 drivers
v000001fb2a6506a0_0 .net "cin", 0 0, L_000001fb2a6baf40;  alias, 1 drivers
v000001fb2a650560_0 .net "cout", 0 0, L_000001fb2a6ba7d0;  alias, 1 drivers
v000001fb2a650740_0 .net "sum", 0 0, L_000001fb2a6ba990;  alias, 1 drivers
S_000001fb2a4b5800 .scope module, "four_bit_mux_i1" "four_bit_mux" 3 258, 3 177 0, S_000001fb2a4c8270;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "y";
L_000001fb2a6bc8f0 .functor BUFZ 1, L_000001fb2a6badf0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bb3f0 .functor BUFZ 1, L_000001fb2a6bce30, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bb460 .functor BUFZ 1, L_000001fb2a6bcf10, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bbc40 .functor BUFZ 1, L_000001fb2a6bbf50, C4<0>, C4<0>, C4<0>;
v000001fb2a652890_0 .net *"_ivl_19", 0 0, L_000001fb2a6bc8f0;  1 drivers
v000001fb2a652930_0 .net *"_ivl_23", 0 0, L_000001fb2a6bb3f0;  1 drivers
v000001fb2a6529d0_0 .net *"_ivl_27", 0 0, L_000001fb2a6bb460;  1 drivers
v000001fb2a652a70_0 .net *"_ivl_32", 0 0, L_000001fb2a6bbc40;  1 drivers
v000001fb2a653470_0 .net "a", 3 0, L_000001fb2a66ad20;  alias, 1 drivers
v000001fb2a652b10_0 .net "b", 3 0, L_000001fb2a66bea0;  alias, 1 drivers
v000001fb2a6530b0_0 .net "s0", 0 0, L_000001fb2a6badf0;  1 drivers
v000001fb2a653150_0 .net "s1", 0 0, L_000001fb2a6bce30;  1 drivers
v000001fb2a654c60_0 .net "s10", 0 0, L_000001fb2a66c3a0;  1 drivers
v000001fb2a654bc0_0 .net "s11", 0 0, L_000001fb2a66c9e0;  1 drivers
v000001fb2a6553e0_0 .net "s2", 0 0, L_000001fb2a6bcf10;  1 drivers
v000001fb2a6549e0_0 .net "s3", 0 0, L_000001fb2a6bbf50;  1 drivers
v000001fb2a655020_0 .net "s4", 0 0, L_000001fb2a66cc60;  1 drivers
v000001fb2a654f80_0 .net "s5", 0 0, L_000001fb2a66c940;  1 drivers
v000001fb2a655340_0 .net "s6", 0 0, L_000001fb2a66c8a0;  1 drivers
v000001fb2a655200_0 .net "s7", 0 0, L_000001fb2a66bf40;  1 drivers
v000001fb2a655d40_0 .net "s8", 0 0, L_000001fb2a66cd00;  1 drivers
v000001fb2a654580_0 .net "s9", 0 0, L_000001fb2a66c760;  1 drivers
v000001fb2a654d00_0 .net "sel", 0 0, v000001fb2a66a280_0;  alias, 1 drivers
v000001fb2a6557a0_0 .net "y", 3 0, L_000001fb2a66ca80;  alias, 1 drivers
L_000001fb2a66cc60 .part L_000001fb2a66ad20, 3, 1;
L_000001fb2a66c940 .part L_000001fb2a66ad20, 2, 1;
L_000001fb2a66c8a0 .part L_000001fb2a66ad20, 1, 1;
L_000001fb2a66bf40 .part L_000001fb2a66ad20, 0, 1;
L_000001fb2a66cd00 .part L_000001fb2a66bea0, 3, 1;
L_000001fb2a66c760 .part L_000001fb2a66bea0, 2, 1;
L_000001fb2a66c3a0 .part L_000001fb2a66bea0, 1, 1;
L_000001fb2a66c9e0 .part L_000001fb2a66bea0, 0, 1;
L_000001fb2a66ca80 .concat8 [ 1 1 1 1], L_000001fb2a6bbc40, L_000001fb2a6bb460, L_000001fb2a6bb3f0, L_000001fb2a6bc8f0;
S_000001fb2a4b5990 .scope module, "two_bit_mux_i0" "two_bit_mux" 3 203, 3 168 0, S_000001fb2a4b5800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6ba4c0 .functor NOT 1, v000001fb2a66a280_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6baa70 .functor AND 1, L_000001fb2a66cc60, L_000001fb2a6ba4c0, C4<1>, C4<1>;
L_000001fb2a6bad10 .functor AND 1, L_000001fb2a66cd00, v000001fb2a66a280_0, C4<1>, C4<1>;
L_000001fb2a6badf0 .functor OR 1, L_000001fb2a6baa70, L_000001fb2a6bad10, C4<0>, C4<0>;
v000001fb2a6531f0_0 .net *"_ivl_0", 0 0, L_000001fb2a6ba4c0;  1 drivers
v000001fb2a6533d0_0 .net *"_ivl_2", 0 0, L_000001fb2a6baa70;  1 drivers
v000001fb2a6538d0_0 .net *"_ivl_4", 0 0, L_000001fb2a6bad10;  1 drivers
v000001fb2a653970_0 .net "a", 0 0, L_000001fb2a66cc60;  alias, 1 drivers
v000001fb2a653bf0_0 .net "b", 0 0, L_000001fb2a66cd00;  alias, 1 drivers
v000001fb2a652e30_0 .net "s", 0 0, v000001fb2a66a280_0;  alias, 1 drivers
v000001fb2a6526b0_0 .net "y", 0 0, L_000001fb2a6badf0;  alias, 1 drivers
S_000001fb2a4bca40 .scope module, "two_bit_mux_i1" "two_bit_mux" 3 209, 3 168 0, S_000001fb2a4b5800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6bafb0 .functor NOT 1, v000001fb2a66a280_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bcf80 .functor AND 1, L_000001fb2a66c8a0, L_000001fb2a6bafb0, C4<1>, C4<1>;
L_000001fb2a6bd060 .functor AND 1, L_000001fb2a66c3a0, v000001fb2a66a280_0, C4<1>, C4<1>;
L_000001fb2a6bcf10 .functor OR 1, L_000001fb2a6bcf80, L_000001fb2a6bd060, C4<0>, C4<0>;
v000001fb2a6521b0_0 .net *"_ivl_0", 0 0, L_000001fb2a6bafb0;  1 drivers
v000001fb2a652cf0_0 .net *"_ivl_2", 0 0, L_000001fb2a6bcf80;  1 drivers
v000001fb2a653f10_0 .net *"_ivl_4", 0 0, L_000001fb2a6bd060;  1 drivers
v000001fb2a653c90_0 .net "a", 0 0, L_000001fb2a66c8a0;  alias, 1 drivers
v000001fb2a652070_0 .net "b", 0 0, L_000001fb2a66c3a0;  alias, 1 drivers
v000001fb2a652d90_0 .net "s", 0 0, v000001fb2a66a280_0;  alias, 1 drivers
v000001fb2a652c50_0 .net "y", 0 0, L_000001fb2a6bcf10;  alias, 1 drivers
S_000001fb2a4bcbd0 .scope module, "two_bit_mux_i2" "two_bit_mux" 3 215, 3 168 0, S_000001fb2a4b5800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6bcd50 .functor NOT 1, v000001fb2a66a280_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bcff0 .functor AND 1, L_000001fb2a66c940, L_000001fb2a6bcd50, C4<1>, C4<1>;
L_000001fb2a6bcdc0 .functor AND 1, L_000001fb2a66c760, v000001fb2a66a280_0, C4<1>, C4<1>;
L_000001fb2a6bce30 .functor OR 1, L_000001fb2a6bcff0, L_000001fb2a6bcdc0, C4<0>, C4<0>;
v000001fb2a652f70_0 .net *"_ivl_0", 0 0, L_000001fb2a6bcd50;  1 drivers
v000001fb2a652bb0_0 .net *"_ivl_2", 0 0, L_000001fb2a6bcff0;  1 drivers
v000001fb2a653d30_0 .net *"_ivl_4", 0 0, L_000001fb2a6bcdc0;  1 drivers
v000001fb2a653dd0_0 .net "a", 0 0, L_000001fb2a66c940;  alias, 1 drivers
v000001fb2a653e70_0 .net "b", 0 0, L_000001fb2a66c760;  alias, 1 drivers
v000001fb2a653010_0 .net "s", 0 0, v000001fb2a66a280_0;  alias, 1 drivers
v000001fb2a652430_0 .net "y", 0 0, L_000001fb2a6bce30;  alias, 1 drivers
S_000001fb2a4bcd60 .scope module, "two_bit_mux_i3" "two_bit_mux" 3 221, 3 168 0, S_000001fb2a4b5800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6bcea0 .functor NOT 1, v000001fb2a66a280_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bb5b0 .functor AND 1, L_000001fb2a66bf40, L_000001fb2a6bcea0, C4<1>, C4<1>;
L_000001fb2a6bb690 .functor AND 1, L_000001fb2a66c9e0, v000001fb2a66a280_0, C4<1>, C4<1>;
L_000001fb2a6bbf50 .functor OR 1, L_000001fb2a6bb5b0, L_000001fb2a6bb690, C4<0>, C4<0>;
v000001fb2a652390_0 .net *"_ivl_0", 0 0, L_000001fb2a6bcea0;  1 drivers
v000001fb2a652570_0 .net *"_ivl_2", 0 0, L_000001fb2a6bb5b0;  1 drivers
v000001fb2a652110_0 .net *"_ivl_4", 0 0, L_000001fb2a6bb690;  1 drivers
v000001fb2a652610_0 .net "a", 0 0, L_000001fb2a66bf40;  alias, 1 drivers
v000001fb2a652750_0 .net "b", 0 0, L_000001fb2a66c9e0;  alias, 1 drivers
v000001fb2a6535b0_0 .net "s", 0 0, v000001fb2a66a280_0;  alias, 1 drivers
v000001fb2a6527f0_0 .net "y", 0 0, L_000001fb2a6bbf50;  alias, 1 drivers
S_000001fb2a4daf20 .scope module, "four_bit_mux_i2" "four_bit_mux" 3 264, 3 177 0, S_000001fb2a4c8270;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "y";
L_000001fb2a6bb9a0 .functor BUFZ 1, L_000001fb2a6bc810, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bcb90 .functor BUFZ 1, L_000001fb2a6bb8c0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bb700 .functor BUFZ 1, L_000001fb2a6bc420, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bba10 .functor BUFZ 1, L_000001fb2a6bb620, C4<0>, C4<0>, C4<0>;
v000001fb2a655480_0 .net *"_ivl_19", 0 0, L_000001fb2a6bb9a0;  1 drivers
v000001fb2a654da0_0 .net *"_ivl_23", 0 0, L_000001fb2a6bcb90;  1 drivers
v000001fb2a655520_0 .net *"_ivl_27", 0 0, L_000001fb2a6bb700;  1 drivers
v000001fb2a654e40_0 .net *"_ivl_32", 0 0, L_000001fb2a6bba10;  1 drivers
v000001fb2a654080_0 .net "a", 3 0, L_000001fb2a66ca80;  alias, 1 drivers
v000001fb2a6541c0_0 .net "b", 3 0, L_000001fb2a66a780;  alias, 1 drivers
v000001fb2a654800_0 .net "s0", 0 0, L_000001fb2a6bc810;  1 drivers
v000001fb2a655660_0 .net "s1", 0 0, L_000001fb2a6bb8c0;  1 drivers
v000001fb2a655700_0 .net "s10", 0 0, L_000001fb2a66cb20;  1 drivers
v000001fb2a654940_0 .net "s11", 0 0, L_000001fb2a66cda0;  1 drivers
v000001fb2a65a850_0 .net "s2", 0 0, L_000001fb2a6bc420;  1 drivers
v000001fb2a659db0_0 .net "s3", 0 0, L_000001fb2a6bb620;  1 drivers
v000001fb2a659e50_0 .net "s4", 0 0, L_000001fb2a66c300;  1 drivers
v000001fb2a65a2b0_0 .net "s5", 0 0, L_000001fb2a66c800;  1 drivers
v000001fb2a65ab70_0 .net "s6", 0 0, L_000001fb2a66c580;  1 drivers
v000001fb2a65ac10_0 .net "s7", 0 0, L_000001fb2a66b9a0;  1 drivers
v000001fb2a65a350_0 .net "s8", 0 0, L_000001fb2a66bc20;  1 drivers
v000001fb2a65aa30_0 .net "s9", 0 0, L_000001fb2a66ba40;  1 drivers
v000001fb2a65a210_0 .net "sel", 0 0, v000001fb2a6697e0_0;  alias, 1 drivers
v000001fb2a65a490_0 .net "y", 3 0, L_000001fb2a66c120;  alias, 1 drivers
L_000001fb2a66c300 .part L_000001fb2a66ca80, 3, 1;
L_000001fb2a66c800 .part L_000001fb2a66ca80, 2, 1;
L_000001fb2a66c580 .part L_000001fb2a66ca80, 1, 1;
L_000001fb2a66b9a0 .part L_000001fb2a66ca80, 0, 1;
L_000001fb2a66bc20 .part L_000001fb2a66a780, 3, 1;
L_000001fb2a66ba40 .part L_000001fb2a66a780, 2, 1;
L_000001fb2a66cb20 .part L_000001fb2a66a780, 1, 1;
L_000001fb2a66cda0 .part L_000001fb2a66a780, 0, 1;
L_000001fb2a66c120 .concat8 [ 1 1 1 1], L_000001fb2a6bba10, L_000001fb2a6bb700, L_000001fb2a6bcb90, L_000001fb2a6bb9a0;
S_000001fb2a4db0b0 .scope module, "two_bit_mux_i0" "two_bit_mux" 3 203, 3 168 0, S_000001fb2a4daf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6bb770 .functor NOT 1, v000001fb2a6697e0_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bb930 .functor AND 1, L_000001fb2a66c300, L_000001fb2a6bb770, C4<1>, C4<1>;
L_000001fb2a6bc960 .functor AND 1, L_000001fb2a66bc20, v000001fb2a6697e0_0, C4<1>, C4<1>;
L_000001fb2a6bc810 .functor OR 1, L_000001fb2a6bb930, L_000001fb2a6bc960, C4<0>, C4<0>;
v000001fb2a6543a0_0 .net *"_ivl_0", 0 0, L_000001fb2a6bb770;  1 drivers
v000001fb2a655de0_0 .net *"_ivl_2", 0 0, L_000001fb2a6bb930;  1 drivers
v000001fb2a654ee0_0 .net *"_ivl_4", 0 0, L_000001fb2a6bc960;  1 drivers
v000001fb2a6548a0_0 .net "a", 0 0, L_000001fb2a66c300;  alias, 1 drivers
v000001fb2a654b20_0 .net "b", 0 0, L_000001fb2a66bc20;  alias, 1 drivers
v000001fb2a655c00_0 .net "s", 0 0, v000001fb2a6697e0_0;  alias, 1 drivers
v000001fb2a655e80_0 .net "y", 0 0, L_000001fb2a6bc810;  alias, 1 drivers
S_000001fb2a4c8f50 .scope module, "two_bit_mux_i1" "two_bit_mux" 3 209, 3 168 0, S_000001fb2a4daf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6bb540 .functor NOT 1, v000001fb2a6697e0_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bc3b0 .functor AND 1, L_000001fb2a66c580, L_000001fb2a6bb540, C4<1>, C4<1>;
L_000001fb2a6bbe00 .functor AND 1, L_000001fb2a66cb20, v000001fb2a6697e0_0, C4<1>, C4<1>;
L_000001fb2a6bc420 .functor OR 1, L_000001fb2a6bc3b0, L_000001fb2a6bbe00, C4<0>, C4<0>;
v000001fb2a654a80_0 .net *"_ivl_0", 0 0, L_000001fb2a6bb540;  1 drivers
v000001fb2a655980_0 .net *"_ivl_2", 0 0, L_000001fb2a6bc3b0;  1 drivers
v000001fb2a654440_0 .net *"_ivl_4", 0 0, L_000001fb2a6bbe00;  1 drivers
v000001fb2a655ca0_0 .net "a", 0 0, L_000001fb2a66c580;  alias, 1 drivers
v000001fb2a654620_0 .net "b", 0 0, L_000001fb2a66cb20;  alias, 1 drivers
v000001fb2a655a20_0 .net "s", 0 0, v000001fb2a6697e0_0;  alias, 1 drivers
v000001fb2a654120_0 .net "y", 0 0, L_000001fb2a6bc420;  alias, 1 drivers
S_000001fb2a6569f0 .scope module, "two_bit_mux_i2" "two_bit_mux" 3 215, 3 168 0, S_000001fb2a4daf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6bc570 .functor NOT 1, v000001fb2a6697e0_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bc9d0 .functor AND 1, L_000001fb2a66c800, L_000001fb2a6bc570, C4<1>, C4<1>;
L_000001fb2a6bb4d0 .functor AND 1, L_000001fb2a66ba40, v000001fb2a6697e0_0, C4<1>, C4<1>;
L_000001fb2a6bb8c0 .functor OR 1, L_000001fb2a6bc9d0, L_000001fb2a6bb4d0, C4<0>, C4<0>;
v000001fb2a654300_0 .net *"_ivl_0", 0 0, L_000001fb2a6bc570;  1 drivers
v000001fb2a654260_0 .net *"_ivl_2", 0 0, L_000001fb2a6bc9d0;  1 drivers
v000001fb2a6544e0_0 .net *"_ivl_4", 0 0, L_000001fb2a6bb4d0;  1 drivers
v000001fb2a6550c0_0 .net "a", 0 0, L_000001fb2a66c800;  alias, 1 drivers
v000001fb2a655ac0_0 .net "b", 0 0, L_000001fb2a66ba40;  alias, 1 drivers
v000001fb2a6558e0_0 .net "s", 0 0, v000001fb2a6697e0_0;  alias, 1 drivers
v000001fb2a6546c0_0 .net "y", 0 0, L_000001fb2a6bb8c0;  alias, 1 drivers
S_000001fb2a656ea0 .scope module, "two_bit_mux_i3" "two_bit_mux" 3 221, 3 168 0, S_000001fb2a4daf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6bba80 .functor NOT 1, v000001fb2a6697e0_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bbd90 .functor AND 1, L_000001fb2a66b9a0, L_000001fb2a6bba80, C4<1>, C4<1>;
L_000001fb2a6bcce0 .functor AND 1, L_000001fb2a66cda0, v000001fb2a6697e0_0, C4<1>, C4<1>;
L_000001fb2a6bb620 .functor OR 1, L_000001fb2a6bbd90, L_000001fb2a6bcce0, C4<0>, C4<0>;
v000001fb2a655b60_0 .net *"_ivl_0", 0 0, L_000001fb2a6bba80;  1 drivers
v000001fb2a655160_0 .net *"_ivl_2", 0 0, L_000001fb2a6bbd90;  1 drivers
v000001fb2a655f20_0 .net *"_ivl_4", 0 0, L_000001fb2a6bcce0;  1 drivers
v000001fb2a654760_0 .net "a", 0 0, L_000001fb2a66b9a0;  alias, 1 drivers
v000001fb2a655840_0 .net "b", 0 0, L_000001fb2a66cda0;  alias, 1 drivers
v000001fb2a6552a0_0 .net "s", 0 0, v000001fb2a6697e0_0;  alias, 1 drivers
v000001fb2a6555c0_0 .net "y", 0 0, L_000001fb2a6bb620;  alias, 1 drivers
S_000001fb2a6566d0 .scope module, "not_neg_i0" "not_neg" 3 284, 3 67 0, S_000001fb2a5fc900;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 1 "invert";
    .port_info 2 /INPUT 1 "neg";
    .port_info 3 /OUTPUT 4 "y";
    .port_info 4 /OUTPUT 1 "cry";
L_000001fb2a5f8bf0 .functor AND 1, v000001fb2a66a1e0_0, v000001fb2a66a280_0, C4<1>, C4<1>;
L_000001fb2a5f84f0 .functor XOR 1, v000001fb2a66a1e0_0, L_000001fb2a6694c0, C4<0>, C4<0>;
L_000001fb2a5f8790 .functor XOR 1, v000001fb2a66a1e0_0, L_000001fb2a66a640, C4<0>, C4<0>;
L_000001fb2a5f8db0 .functor XOR 1, v000001fb2a66a1e0_0, L_000001fb2a669380, C4<0>, C4<0>;
L_000001fb2a5f8560 .functor XOR 1, v000001fb2a66a1e0_0, L_000001fb2a66a5a0, C4<0>, C4<0>;
v000001fb2a6591d0_0 .net *"_ivl_11", 0 0, L_000001fb2a66a640;  1 drivers
v000001fb2a658730_0 .net *"_ivl_12", 0 0, L_000001fb2a5f8790;  1 drivers
v000001fb2a658910_0 .net *"_ivl_17", 0 0, L_000001fb2a669380;  1 drivers
v000001fb2a659270_0 .net *"_ivl_18", 0 0, L_000001fb2a5f8db0;  1 drivers
v000001fb2a658050_0 .net *"_ivl_24", 0 0, L_000001fb2a66a5a0;  1 drivers
v000001fb2a6587d0_0 .net *"_ivl_25", 0 0, L_000001fb2a5f8560;  1 drivers
v000001fb2a6575b0_0 .net *"_ivl_5", 0 0, L_000001fb2a6694c0;  1 drivers
v000001fb2a6593b0_0 .net *"_ivl_6", 0 0, L_000001fb2a5f84f0;  1 drivers
v000001fb2a657790_0 .net "a", 3 0, L_000001fb2a6c5780;  alias, 1 drivers
v000001fb2a657830_0 .net "cry", 0 0, L_000001fb2a5f8a30;  1 drivers
v000001fb2a657290_0 .net "invert", 0 0, v000001fb2a66a1e0_0;  alias, 1 drivers
v000001fb2a657970_0 .net "neg", 0 0, v000001fb2a66a280_0;  alias, 1 drivers
v000001fb2a658190_0 .net "s0", 3 0, L_000001fb2a669880;  1 drivers
v000001fb2a6589b0_0 .net "s1", 0 0, L_000001fb2a5f8bf0;  1 drivers
v000001fb2a659810_0 .net "y", 3 0, L_000001fb2a66a780;  alias, 1 drivers
L_000001fb2a6694c0 .part L_000001fb2a6c5780, 0, 1;
L_000001fb2a66a640 .part L_000001fb2a6c5780, 1, 1;
L_000001fb2a669380 .part L_000001fb2a6c5780, 2, 1;
L_000001fb2a669880 .concat8 [ 1 1 1 1], L_000001fb2a5f84f0, L_000001fb2a5f8790, L_000001fb2a5f8db0, L_000001fb2a5f8560;
L_000001fb2a66a5a0 .part L_000001fb2a6c5780, 3, 1;
S_000001fb2a656b80 .scope module, "incrementer_i0" "incrementer" 3 81, 3 16 0, S_000001fb2a6566d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 1 "inc";
    .port_info 2 /OUTPUT 4 "y";
    .port_info 3 /OUTPUT 1 "cry";
L_000001fb2a5f8d40 .functor BUFZ 1, L_000001fb2a5f8950, C4<0>, C4<0>, C4<0>;
L_000001fb2a5f8640 .functor BUFZ 1, L_000001fb2a5f9360, C4<0>, C4<0>, C4<0>;
L_000001fb2a5f9210 .functor BUFZ 1, L_000001fb2a5f8870, C4<0>, C4<0>, C4<0>;
L_000001fb2a5f86b0 .functor BUFZ 1, L_000001fb2a5f8800, C4<0>, C4<0>, C4<0>;
v000001fb2a658b90_0 .net *"_ivl_11", 0 0, L_000001fb2a5f8d40;  1 drivers
v000001fb2a658af0_0 .net *"_ivl_15", 0 0, L_000001fb2a5f8640;  1 drivers
v000001fb2a659770_0 .net *"_ivl_19", 0 0, L_000001fb2a5f9210;  1 drivers
v000001fb2a657150_0 .net *"_ivl_24", 0 0, L_000001fb2a5f86b0;  1 drivers
v000001fb2a657e70_0 .net "a", 3 0, L_000001fb2a669880;  alias, 1 drivers
v000001fb2a658c30_0 .net "cry", 0 0, L_000001fb2a5f8a30;  alias, 1 drivers
v000001fb2a6573d0_0 .net "inc", 0 0, L_000001fb2a5f8bf0;  alias, 1 drivers
v000001fb2a658eb0_0 .net "s0", 0 0, L_000001fb2a669920;  1 drivers
v000001fb2a657470_0 .net "s1", 0 0, L_000001fb2a5f85d0;  1 drivers
v000001fb2a657650_0 .net "s10", 0 0, L_000001fb2a5f8800;  1 drivers
v000001fb2a657f10_0 .net "s2", 0 0, L_000001fb2a5f9360;  1 drivers
v000001fb2a658f50_0 .net "s3", 0 0, L_000001fb2a5f8aa0;  1 drivers
v000001fb2a657fb0_0 .net "s4", 0 0, L_000001fb2a669a60;  1 drivers
v000001fb2a658ff0_0 .net "s5", 0 0, L_000001fb2a5f8e20;  1 drivers
v000001fb2a659090_0 .net "s6", 0 0, L_000001fb2a5f8870;  1 drivers
v000001fb2a658e10_0 .net "s7", 0 0, L_000001fb2a669ec0;  1 drivers
v000001fb2a659130_0 .net "s8", 0 0, L_000001fb2a5f8950;  1 drivers
v000001fb2a657510_0 .net "s9", 0 0, L_000001fb2a669b00;  1 drivers
v000001fb2a658690_0 .net "y", 3 0, L_000001fb2a66a780;  alias, 1 drivers
L_000001fb2a669ec0 .part L_000001fb2a669880, 3, 1;
L_000001fb2a669920 .part L_000001fb2a669880, 2, 1;
L_000001fb2a669a60 .part L_000001fb2a669880, 1, 1;
L_000001fb2a669b00 .part L_000001fb2a669880, 0, 1;
L_000001fb2a66a780 .concat8 [ 1 1 1 1], L_000001fb2a5f86b0, L_000001fb2a5f9210, L_000001fb2a5f8640, L_000001fb2a5f8d40;
S_000001fb2a656220 .scope module, "half_adder_i0" "half_adder" 3 37, 3 6 0, S_000001fb2a656b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cry";
L_000001fb2a5f8800 .functor XOR 1, L_000001fb2a669b00, L_000001fb2a5f8bf0, C4<0>, C4<0>;
L_000001fb2a5f8e20 .functor AND 1, L_000001fb2a5f8bf0, L_000001fb2a669b00, C4<1>, C4<1>;
v000001fb2a659d10_0 .net "a", 0 0, L_000001fb2a669b00;  alias, 1 drivers
v000001fb2a659ef0_0 .net "b", 0 0, L_000001fb2a5f8bf0;  alias, 1 drivers
v000001fb2a659f90_0 .net "cry", 0 0, L_000001fb2a5f8e20;  alias, 1 drivers
v000001fb2a65a030_0 .net "sum", 0 0, L_000001fb2a5f8800;  alias, 1 drivers
S_000001fb2a656860 .scope module, "half_adder_i1" "half_adder" 3 43, 3 6 0, S_000001fb2a656b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cry";
L_000001fb2a5f8870 .functor XOR 1, L_000001fb2a669a60, L_000001fb2a5f8e20, C4<0>, C4<0>;
L_000001fb2a5f85d0 .functor AND 1, L_000001fb2a5f8e20, L_000001fb2a669a60, C4<1>, C4<1>;
v000001fb2a6576f0_0 .net "a", 0 0, L_000001fb2a669a60;  alias, 1 drivers
v000001fb2a658870_0 .net "b", 0 0, L_000001fb2a5f8e20;  alias, 1 drivers
v000001fb2a657c90_0 .net "cry", 0 0, L_000001fb2a5f85d0;  alias, 1 drivers
v000001fb2a659630_0 .net "sum", 0 0, L_000001fb2a5f8870;  alias, 1 drivers
S_000001fb2a656d10 .scope module, "half_adder_i2" "half_adder" 3 49, 3 6 0, S_000001fb2a656b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cry";
L_000001fb2a5f9360 .functor XOR 1, L_000001fb2a669920, L_000001fb2a5f85d0, C4<0>, C4<0>;
L_000001fb2a5f8aa0 .functor AND 1, L_000001fb2a5f85d0, L_000001fb2a669920, C4<1>, C4<1>;
v000001fb2a6578d0_0 .net "a", 0 0, L_000001fb2a669920;  alias, 1 drivers
v000001fb2a659590_0 .net "b", 0 0, L_000001fb2a5f85d0;  alias, 1 drivers
v000001fb2a658230_0 .net "cry", 0 0, L_000001fb2a5f8aa0;  alias, 1 drivers
v000001fb2a659310_0 .net "sum", 0 0, L_000001fb2a5f9360;  alias, 1 drivers
S_000001fb2a656090 .scope module, "half_adder_i3" "half_adder" 3 55, 3 6 0, S_000001fb2a656b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cry";
L_000001fb2a5f8950 .functor XOR 1, L_000001fb2a669ec0, L_000001fb2a5f8aa0, C4<0>, C4<0>;
L_000001fb2a5f8a30 .functor AND 1, L_000001fb2a5f8aa0, L_000001fb2a669ec0, C4<1>, C4<1>;
v000001fb2a6580f0_0 .net "a", 0 0, L_000001fb2a669ec0;  alias, 1 drivers
v000001fb2a657d30_0 .net "b", 0 0, L_000001fb2a5f8aa0;  alias, 1 drivers
v000001fb2a6596d0_0 .net "cry", 0 0, L_000001fb2a5f8a30;  alias, 1 drivers
v000001fb2a657dd0_0 .net "sum", 0 0, L_000001fb2a5f8950;  alias, 1 drivers
S_000001fb2a6563b0 .scope module, "four_bit_mux_i2" "four_bit_mux" 3 497, 3 177 0, S_000001fb2a5fc770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "y";
L_000001fb2a6c9f10 .functor BUFZ 1, L_000001fb2a6bb380, C4<0>, C4<0>, C4<0>;
L_000001fb2a6ca1b0 .functor BUFZ 1, L_000001fb2a6ca840, C4<0>, C4<0>, C4<0>;
L_000001fb2a6c95e0 .functor BUFZ 1, L_000001fb2a6c9570, C4<0>, C4<0>, C4<0>;
L_000001fb2a6c9880 .functor BUFZ 1, L_000001fb2a6ca300, C4<0>, C4<0>, C4<0>;
v000001fb2a662f80_0 .net *"_ivl_19", 0 0, L_000001fb2a6c9f10;  1 drivers
v000001fb2a661f40_0 .net *"_ivl_23", 0 0, L_000001fb2a6ca1b0;  1 drivers
v000001fb2a663020_0 .net *"_ivl_27", 0 0, L_000001fb2a6c95e0;  1 drivers
v000001fb2a661fe0_0 .net *"_ivl_32", 0 0, L_000001fb2a6c9880;  1 drivers
v000001fb2a662620_0 .net "a", 3 0, L_000001fb2a6c5dc0;  alias, 1 drivers
v000001fb2a661d60_0 .net "b", 3 0, L_000001fb2a6bb1c0;  alias, 1 drivers
v000001fb2a662800_0 .net "s0", 0 0, L_000001fb2a6bb380;  1 drivers
v000001fb2a6628a0_0 .net "s1", 0 0, L_000001fb2a6ca840;  1 drivers
v000001fb2a662940_0 .net "s10", 0 0, L_000001fb2a6c49c0;  1 drivers
v000001fb2a663200_0 .net "s11", 0 0, L_000001fb2a6c4100;  1 drivers
v000001fb2a662080_0 .net "s2", 0 0, L_000001fb2a6c9570;  1 drivers
v000001fb2a663480_0 .net "s3", 0 0, L_000001fb2a6ca300;  1 drivers
v000001fb2a6629e0_0 .net "s4", 0 0, L_000001fb2a6c5960;  1 drivers
v000001fb2a663700_0 .net "s5", 0 0, L_000001fb2a6c4b00;  1 drivers
v000001fb2a6615e0_0 .net "s6", 0 0, L_000001fb2a6c60e0;  1 drivers
v000001fb2a663660_0 .net "s7", 0 0, L_000001fb2a6c4060;  1 drivers
v000001fb2a662e40_0 .net "s8", 0 0, L_000001fb2a6c3980;  1 drivers
v000001fb2a6635c0_0 .net "s9", 0 0, L_000001fb2a6c3d40;  1 drivers
v000001fb2a661900_0 .net "sel", 0 0, v000001fb2a66b7c0_0;  alias, 1 drivers
v000001fb2a662260_0 .net "y", 3 0, L_000001fb2a6c5780;  alias, 1 drivers
L_000001fb2a6c5960 .part L_000001fb2a6c5dc0, 3, 1;
L_000001fb2a6c4b00 .part L_000001fb2a6c5dc0, 2, 1;
L_000001fb2a6c60e0 .part L_000001fb2a6c5dc0, 1, 1;
L_000001fb2a6c4060 .part L_000001fb2a6c5dc0, 0, 1;
L_000001fb2a6c3980 .part L_000001fb2a6bb1c0, 3, 1;
L_000001fb2a6c3d40 .part L_000001fb2a6bb1c0, 2, 1;
L_000001fb2a6c49c0 .part L_000001fb2a6bb1c0, 1, 1;
L_000001fb2a6c4100 .part L_000001fb2a6bb1c0, 0, 1;
L_000001fb2a6c5780 .concat8 [ 1 1 1 1], L_000001fb2a6c9880, L_000001fb2a6c95e0, L_000001fb2a6ca1b0, L_000001fb2a6c9f10;
S_000001fb2a656540 .scope module, "two_bit_mux_i0" "two_bit_mux" 3 203, 3 168 0, S_000001fb2a6563b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6bb230 .functor NOT 1, v000001fb2a66b7c0_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bb2a0 .functor AND 1, L_000001fb2a6c5960, L_000001fb2a6bb230, C4<1>, C4<1>;
L_000001fb2a6bb310 .functor AND 1, L_000001fb2a6c3980, v000001fb2a66b7c0_0, C4<1>, C4<1>;
L_000001fb2a6bb380 .functor OR 1, L_000001fb2a6bb2a0, L_000001fb2a6bb310, C4<0>, C4<0>;
v000001fb2a657330_0 .net *"_ivl_0", 0 0, L_000001fb2a6bb230;  1 drivers
v000001fb2a657ab0_0 .net *"_ivl_2", 0 0, L_000001fb2a6bb2a0;  1 drivers
v000001fb2a658a50_0 .net *"_ivl_4", 0 0, L_000001fb2a6bb310;  1 drivers
v000001fb2a658cd0_0 .net "a", 0 0, L_000001fb2a6c5960;  alias, 1 drivers
v000001fb2a657b50_0 .net "b", 0 0, L_000001fb2a6c3980;  alias, 1 drivers
v000001fb2a658d70_0 .net "s", 0 0, v000001fb2a66b7c0_0;  alias, 1 drivers
v000001fb2a6585f0_0 .net "y", 0 0, L_000001fb2a6bb380;  alias, 1 drivers
S_000001fb2a65fd40 .scope module, "two_bit_mux_i1" "two_bit_mux" 3 209, 3 168 0, S_000001fb2a6563b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6ca060 .functor NOT 1, v000001fb2a66b7c0_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6caae0 .functor AND 1, L_000001fb2a6c60e0, L_000001fb2a6ca060, C4<1>, C4<1>;
L_000001fb2a6cad10 .functor AND 1, L_000001fb2a6c49c0, v000001fb2a66b7c0_0, C4<1>, C4<1>;
L_000001fb2a6c9570 .functor OR 1, L_000001fb2a6caae0, L_000001fb2a6cad10, C4<0>, C4<0>;
v000001fb2a657bf0_0 .net *"_ivl_0", 0 0, L_000001fb2a6ca060;  1 drivers
v000001fb2a6626c0_0 .net *"_ivl_2", 0 0, L_000001fb2a6caae0;  1 drivers
v000001fb2a661860_0 .net *"_ivl_4", 0 0, L_000001fb2a6cad10;  1 drivers
v000001fb2a6624e0_0 .net "a", 0 0, L_000001fb2a6c60e0;  alias, 1 drivers
v000001fb2a6621c0_0 .net "b", 0 0, L_000001fb2a6c49c0;  alias, 1 drivers
v000001fb2a6632a0_0 .net "s", 0 0, v000001fb2a66b7c0_0;  alias, 1 drivers
v000001fb2a663840_0 .net "y", 0 0, L_000001fb2a6c9570;  alias, 1 drivers
S_000001fb2a65fa20 .scope module, "two_bit_mux_i2" "two_bit_mux" 3 215, 3 168 0, S_000001fb2a6563b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6c9ab0 .functor NOT 1, v000001fb2a66b7c0_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6ca7d0 .functor AND 1, L_000001fb2a6c4b00, L_000001fb2a6c9ab0, C4<1>, C4<1>;
L_000001fb2a6caca0 .functor AND 1, L_000001fb2a6c3d40, v000001fb2a66b7c0_0, C4<1>, C4<1>;
L_000001fb2a6ca840 .functor OR 1, L_000001fb2a6ca7d0, L_000001fb2a6caca0, C4<0>, C4<0>;
v000001fb2a661680_0 .net *"_ivl_0", 0 0, L_000001fb2a6c9ab0;  1 drivers
v000001fb2a661540_0 .net *"_ivl_2", 0 0, L_000001fb2a6ca7d0;  1 drivers
v000001fb2a661ea0_0 .net *"_ivl_4", 0 0, L_000001fb2a6caca0;  1 drivers
v000001fb2a663520_0 .net "a", 0 0, L_000001fb2a6c4b00;  alias, 1 drivers
v000001fb2a662760_0 .net "b", 0 0, L_000001fb2a6c3d40;  alias, 1 drivers
v000001fb2a662580_0 .net "s", 0 0, v000001fb2a66b7c0_0;  alias, 1 drivers
v000001fb2a662440_0 .net "y", 0 0, L_000001fb2a6ca840;  alias, 1 drivers
S_000001fb2a660e70 .scope module, "two_bit_mux_i3" "two_bit_mux" 3 221, 3 168 0, S_000001fb2a6563b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6c9b20 .functor NOT 1, v000001fb2a66b7c0_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6ca760 .functor AND 1, L_000001fb2a6c4060, L_000001fb2a6c9b20, C4<1>, C4<1>;
L_000001fb2a6c9180 .functor AND 1, L_000001fb2a6c4100, v000001fb2a66b7c0_0, C4<1>, C4<1>;
L_000001fb2a6ca300 .functor OR 1, L_000001fb2a6ca760, L_000001fb2a6c9180, C4<0>, C4<0>;
v000001fb2a6610e0_0 .net *"_ivl_0", 0 0, L_000001fb2a6c9b20;  1 drivers
v000001fb2a661720_0 .net *"_ivl_2", 0 0, L_000001fb2a6ca760;  1 drivers
v000001fb2a663340_0 .net *"_ivl_4", 0 0, L_000001fb2a6c9180;  1 drivers
v000001fb2a6630c0_0 .net "a", 0 0, L_000001fb2a6c4060;  alias, 1 drivers
v000001fb2a663160_0 .net "b", 0 0, L_000001fb2a6c4100;  alias, 1 drivers
v000001fb2a6637a0_0 .net "s", 0 0, v000001fb2a66b7c0_0;  alias, 1 drivers
v000001fb2a6633e0_0 .net "y", 0 0, L_000001fb2a6ca300;  alias, 1 drivers
S_000001fb2a660b50 .scope module, "four_bit_mux_i4" "four_bit_mux" 3 511, 3 177 0, S_000001fb2a5fc770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "y";
L_000001fb2a6c9490 .functor BUFZ 1, L_000001fb2a6ca920, C4<0>, C4<0>, C4<0>;
L_000001fb2a6c9730 .functor BUFZ 1, L_000001fb2a6ca220, C4<0>, C4<0>, C4<0>;
L_000001fb2a6c97a0 .functor BUFZ 1, L_000001fb2a6c9b90, C4<0>, C4<0>, C4<0>;
L_000001fb2a6c9d50 .functor BUFZ 1, L_000001fb2a6c96c0, C4<0>, C4<0>, C4<0>;
v000001fb2a664560_0 .net *"_ivl_19", 0 0, L_000001fb2a6c9490;  1 drivers
v000001fb2a663d40_0 .net *"_ivl_23", 0 0, L_000001fb2a6c9730;  1 drivers
v000001fb2a664420_0 .net *"_ivl_27", 0 0, L_000001fb2a6c97a0;  1 drivers
v000001fb2a663ca0_0 .net *"_ivl_32", 0 0, L_000001fb2a6c9d50;  1 drivers
v000001fb2a664f60_0 .net "a", 3 0, v000001fb2a669420_0;  alias, 1 drivers
v000001fb2a664740_0 .net "b", 3 0, L_000001fb2a6caa00;  alias, 1 drivers
v000001fb2a664060_0 .net "s0", 0 0, L_000001fb2a6ca920;  1 drivers
v000001fb2a664100_0 .net "s1", 0 0, L_000001fb2a6ca220;  1 drivers
v000001fb2a664880_0 .net "s10", 0 0, L_000001fb2a6c44c0;  1 drivers
v000001fb2a664b00_0 .net "s11", 0 0, L_000001fb2a6c5280;  1 drivers
v000001fb2a663b60_0 .net "s2", 0 0, L_000001fb2a6c9b90;  1 drivers
v000001fb2a6641a0_0 .net "s3", 0 0, L_000001fb2a6c96c0;  1 drivers
v000001fb2a664240_0 .net "s4", 0 0, L_000001fb2a6c4c40;  1 drivers
v000001fb2a6642e0_0 .net "s5", 0 0, L_000001fb2a6c4420;  1 drivers
v000001fb2a664e20_0 .net "s6", 0 0, L_000001fb2a6c5500;  1 drivers
v000001fb2a6646a0_0 .net "s7", 0 0, L_000001fb2a6c5140;  1 drivers
v000001fb2a664c40_0 .net "s8", 0 0, L_000001fb2a6c6040;  1 drivers
v000001fb2a664920_0 .net "s9", 0 0, L_000001fb2a6c55a0;  1 drivers
v000001fb2a6638e0_0 .net "sel", 0 0, v000001fb2a669100_0;  alias, 1 drivers
v000001fb2a663a20_0 .net "y", 3 0, L_000001fb2a6c5dc0;  alias, 1 drivers
L_000001fb2a6c4c40 .part v000001fb2a669420_0, 3, 1;
L_000001fb2a6c4420 .part v000001fb2a669420_0, 2, 1;
L_000001fb2a6c5500 .part v000001fb2a669420_0, 1, 1;
L_000001fb2a6c5140 .part v000001fb2a669420_0, 0, 1;
L_000001fb2a6c6040 .part L_000001fb2a6caa00, 3, 1;
L_000001fb2a6c55a0 .part L_000001fb2a6caa00, 2, 1;
L_000001fb2a6c44c0 .part L_000001fb2a6caa00, 1, 1;
L_000001fb2a6c5280 .part L_000001fb2a6caa00, 0, 1;
L_000001fb2a6c5dc0 .concat8 [ 1 1 1 1], L_000001fb2a6c9d50, L_000001fb2a6c97a0, L_000001fb2a6c9730, L_000001fb2a6c9490;
S_000001fb2a660ce0 .scope module, "two_bit_mux_i0" "two_bit_mux" 3 203, 3 168 0, S_000001fb2a660b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6ca8b0 .functor NOT 1, v000001fb2a669100_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6c9500 .functor AND 1, L_000001fb2a6c4c40, L_000001fb2a6ca8b0, C4<1>, C4<1>;
L_000001fb2a6ca990 .functor AND 1, L_000001fb2a6c6040, v000001fb2a669100_0, C4<1>, C4<1>;
L_000001fb2a6ca920 .functor OR 1, L_000001fb2a6c9500, L_000001fb2a6ca990, C4<0>, C4<0>;
v000001fb2a662c60_0 .net *"_ivl_0", 0 0, L_000001fb2a6ca8b0;  1 drivers
v000001fb2a661180_0 .net *"_ivl_2", 0 0, L_000001fb2a6c9500;  1 drivers
v000001fb2a662a80_0 .net *"_ivl_4", 0 0, L_000001fb2a6ca990;  1 drivers
v000001fb2a661220_0 .net "a", 0 0, L_000001fb2a6c4c40;  alias, 1 drivers
v000001fb2a6612c0_0 .net "b", 0 0, L_000001fb2a6c6040;  alias, 1 drivers
v000001fb2a662b20_0 .net "s", 0 0, v000001fb2a669100_0;  alias, 1 drivers
v000001fb2a661360_0 .net "y", 0 0, L_000001fb2a6ca920;  alias, 1 drivers
S_000001fb2a660510 .scope module, "two_bit_mux_i1" "two_bit_mux" 3 209, 3 168 0, S_000001fb2a660b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6c9dc0 .functor NOT 1, v000001fb2a669100_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6c93b0 .functor AND 1, L_000001fb2a6c5500, L_000001fb2a6c9dc0, C4<1>, C4<1>;
L_000001fb2a6ca5a0 .functor AND 1, L_000001fb2a6c44c0, v000001fb2a669100_0, C4<1>, C4<1>;
L_000001fb2a6c9b90 .functor OR 1, L_000001fb2a6c93b0, L_000001fb2a6ca5a0, C4<0>, C4<0>;
v000001fb2a6619a0_0 .net *"_ivl_0", 0 0, L_000001fb2a6c9dc0;  1 drivers
v000001fb2a661400_0 .net *"_ivl_2", 0 0, L_000001fb2a6c93b0;  1 drivers
v000001fb2a662300_0 .net *"_ivl_4", 0 0, L_000001fb2a6ca5a0;  1 drivers
v000001fb2a6614a0_0 .net "a", 0 0, L_000001fb2a6c5500;  alias, 1 drivers
v000001fb2a662ee0_0 .net "b", 0 0, L_000001fb2a6c44c0;  alias, 1 drivers
v000001fb2a6617c0_0 .net "s", 0 0, v000001fb2a669100_0;  alias, 1 drivers
v000001fb2a661a40_0 .net "y", 0 0, L_000001fb2a6c9b90;  alias, 1 drivers
S_000001fb2a65f0c0 .scope module, "two_bit_mux_i2" "two_bit_mux" 3 215, 3 168 0, S_000001fb2a660b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6ca680 .functor NOT 1, v000001fb2a669100_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6c9f80 .functor AND 1, L_000001fb2a6c4420, L_000001fb2a6ca680, C4<1>, C4<1>;
L_000001fb2a6c9ff0 .functor AND 1, L_000001fb2a6c55a0, v000001fb2a669100_0, C4<1>, C4<1>;
L_000001fb2a6ca220 .functor OR 1, L_000001fb2a6c9f80, L_000001fb2a6c9ff0, C4<0>, C4<0>;
v000001fb2a662bc0_0 .net *"_ivl_0", 0 0, L_000001fb2a6ca680;  1 drivers
v000001fb2a662da0_0 .net *"_ivl_2", 0 0, L_000001fb2a6c9f80;  1 drivers
v000001fb2a661ae0_0 .net *"_ivl_4", 0 0, L_000001fb2a6c9ff0;  1 drivers
v000001fb2a662d00_0 .net "a", 0 0, L_000001fb2a6c4420;  alias, 1 drivers
v000001fb2a661b80_0 .net "b", 0 0, L_000001fb2a6c55a0;  alias, 1 drivers
v000001fb2a661c20_0 .net "s", 0 0, v000001fb2a669100_0;  alias, 1 drivers
v000001fb2a661cc0_0 .net "y", 0 0, L_000001fb2a6ca220;  alias, 1 drivers
S_000001fb2a660380 .scope module, "two_bit_mux_i3" "two_bit_mux" 3 221, 3 168 0, S_000001fb2a660b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6c9650 .functor NOT 1, v000001fb2a669100_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6c9420 .functor AND 1, L_000001fb2a6c5140, L_000001fb2a6c9650, C4<1>, C4<1>;
L_000001fb2a6ca0d0 .functor AND 1, L_000001fb2a6c5280, v000001fb2a669100_0, C4<1>, C4<1>;
L_000001fb2a6c96c0 .functor OR 1, L_000001fb2a6c9420, L_000001fb2a6ca0d0, C4<0>, C4<0>;
v000001fb2a661e00_0 .net *"_ivl_0", 0 0, L_000001fb2a6c9650;  1 drivers
v000001fb2a662120_0 .net *"_ivl_2", 0 0, L_000001fb2a6c9420;  1 drivers
v000001fb2a6623a0_0 .net *"_ivl_4", 0 0, L_000001fb2a6ca0d0;  1 drivers
v000001fb2a663e80_0 .net "a", 0 0, L_000001fb2a6c5140;  alias, 1 drivers
v000001fb2a664d80_0 .net "b", 0 0, L_000001fb2a6c5280;  alias, 1 drivers
v000001fb2a664ba0_0 .net "s", 0 0, v000001fb2a669100_0;  alias, 1 drivers
v000001fb2a664600_0 .net "y", 0 0, L_000001fb2a6c96c0;  alias, 1 drivers
S_000001fb2a65f250 .scope module, "four_bit_reg_i1" "four_bit_reg" 3 489, 3 334 0, S_000001fb2a5fc770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 4 "q";
L_000001fb2a6bca40 .functor BUFZ 1, L_000001fb2a6bbbd0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bcc70 .functor BUFZ 1, L_000001fb2a6bb7e0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bcab0 .functor BUFZ 1, L_000001fb2a6bbb60, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bcb20 .functor BUFZ 1, L_000001fb2a6bbee0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bb1c0 .functor BUFZ 4, L_000001fb2a66c620, C4<0000>, C4<0000>, C4<0000>;
v000001fb2a666bd0_0 .net *"_ivl_11", 0 0, L_000001fb2a6bca40;  1 drivers
v000001fb2a667f30_0 .net *"_ivl_15", 0 0, L_000001fb2a6bcc70;  1 drivers
v000001fb2a668610_0 .net *"_ivl_19", 0 0, L_000001fb2a6bcab0;  1 drivers
v000001fb2a668390_0 .net *"_ivl_24", 0 0, L_000001fb2a6bcb20;  1 drivers
v000001fb2a668e30_0 .net "clk", 0 0, v000001fb2a669ce0_0;  alias, 1 drivers
v000001fb2a668cf0_0 .net "d", 3 0, L_000001fb2a66c120;  alias, 1 drivers
v000001fb2a6689d0_0 .net "enable", 0 0, v000001fb2a66a320_0;  alias, 1 drivers
v000001fb2a668ed0_0 .net "q", 3 0, L_000001fb2a6bb1c0;  alias, 1 drivers
v000001fb2a668bb0_0 .net "q_temp", 3 0, L_000001fb2a66c620;  1 drivers
v000001fb2a6678f0_0 .net "reset", 0 0, v000001fb2a6692e0_0;  alias, 1 drivers
v000001fb2a667d50_0 .net "s0", 0 0, L_000001fb2a6c4e20;  1 drivers
v000001fb2a668c50_0 .net "s1", 0 0, L_000001fb2a6bbbd0;  1 drivers
v000001fb2a667fd0_0 .net "s2", 0 0, L_000001fb2a6c4ec0;  1 drivers
v000001fb2a667c10_0 .net "s3", 0 0, L_000001fb2a6bb7e0;  1 drivers
v000001fb2a668a70_0 .net "s4", 0 0, L_000001fb2a6c50a0;  1 drivers
v000001fb2a668f70_0 .net "s5", 0 0, L_000001fb2a6bbb60;  1 drivers
v000001fb2a667e90_0 .net "s6", 0 0, L_000001fb2a6c4600;  1 drivers
v000001fb2a668430_0 .net "s7", 0 0, L_000001fb2a6bbee0;  1 drivers
v000001fb2a668d90_0 .net "s8", 3 0, L_000001fb2a66c4e0;  1 drivers
L_000001fb2a66c620 .concat8 [ 1 1 1 1], L_000001fb2a6bcb20, L_000001fb2a6bcab0, L_000001fb2a6bcc70, L_000001fb2a6bca40;
L_000001fb2a6c4e20 .part L_000001fb2a66c4e0, 3, 1;
L_000001fb2a6c4ec0 .part L_000001fb2a66c4e0, 2, 1;
L_000001fb2a6c50a0 .part L_000001fb2a66c4e0, 1, 1;
L_000001fb2a6c4600 .part L_000001fb2a66c4e0, 0, 1;
S_000001fb2a65f700 .scope module, "DIG_D_FF_AS_1bit_i0" "DIG_D_FF_AS_1bit" 3 354, 3 302 0, S_000001fb2a65f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Set";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "Clr";
    .port_info 4 /OUTPUT 1 "Q";
    .port_info 5 /OUTPUT 1 "~Q";
P_000001fb2a5f1250 .param/l "Default" 0 3 304, +C4<00000000000000000000000000000000>;
L_000001fb2a6bbbd0 .functor BUFZ 1, v000001fb2a663fc0_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bbaf0 .functor NOT 1, v000001fb2a663fc0_0, C4<0>, C4<0>, C4<0>;
v000001fb2a664ec0_0 .net "C", 0 0, v000001fb2a669ce0_0;  alias, 1 drivers
v000001fb2a663980_0 .net "Clr", 0 0, v000001fb2a6692e0_0;  alias, 1 drivers
v000001fb2a663ac0_0 .net "D", 0 0, L_000001fb2a6c4e20;  alias, 1 drivers
v000001fb2a663c00_0 .net "Q", 0 0, L_000001fb2a6bbbd0;  alias, 1 drivers
L_000001fb2a6701b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fb2a6649c0_0 .net "Set", 0 0, L_000001fb2a6701b0;  1 drivers
v000001fb2a663fc0_0 .var "state", 0 0;
v000001fb2a664a60_0 .net "~Q", 0 0, L_000001fb2a6bbaf0;  1 drivers
E_000001fb2a5f1510 .event posedge, v000001fb2a6649c0_0, v000001fb2a663980_0, v000001fb2a664ec0_0;
S_000001fb2a6606a0 .scope module, "DIG_D_FF_AS_1bit_i1" "DIG_D_FF_AS_1bit" 3 364, 3 302 0, S_000001fb2a65f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Set";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "Clr";
    .port_info 4 /OUTPUT 1 "Q";
    .port_info 5 /OUTPUT 1 "~Q";
P_000001fb2a5f16d0 .param/l "Default" 0 3 304, +C4<00000000000000000000000000000000>;
L_000001fb2a6bb7e0 .functor BUFZ 1, v000001fb2a6644c0_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bb850 .functor NOT 1, v000001fb2a6644c0_0, C4<0>, C4<0>, C4<0>;
v000001fb2a663de0_0 .net "C", 0 0, v000001fb2a669ce0_0;  alias, 1 drivers
v000001fb2a664380_0 .net "Clr", 0 0, v000001fb2a6692e0_0;  alias, 1 drivers
v000001fb2a664ce0_0 .net "D", 0 0, L_000001fb2a6c4ec0;  alias, 1 drivers
v000001fb2a6647e0_0 .net "Q", 0 0, L_000001fb2a6bb7e0;  alias, 1 drivers
L_000001fb2a6701f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fb2a663f20_0 .net "Set", 0 0, L_000001fb2a6701f8;  1 drivers
v000001fb2a6644c0_0 .var "state", 0 0;
v000001fb2a665870_0 .net "~Q", 0 0, L_000001fb2a6bb850;  1 drivers
E_000001fb2a5f1210 .event posedge, v000001fb2a663f20_0, v000001fb2a663980_0, v000001fb2a664ec0_0;
S_000001fb2a65f890 .scope module, "DIG_D_FF_AS_1bit_i2" "DIG_D_FF_AS_1bit" 3 374, 3 302 0, S_000001fb2a65f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Set";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "Clr";
    .port_info 4 /OUTPUT 1 "Q";
    .port_info 5 /OUTPUT 1 "~Q";
P_000001fb2a5f1750 .param/l "Default" 0 3 304, +C4<00000000000000000000000000000000>;
L_000001fb2a6bbb60 .functor BUFZ 1, v000001fb2a667530_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bc6c0 .functor NOT 1, v000001fb2a667530_0, C4<0>, C4<0>, C4<0>;
v000001fb2a666c70_0 .net "C", 0 0, v000001fb2a669ce0_0;  alias, 1 drivers
v000001fb2a6668b0_0 .net "Clr", 0 0, v000001fb2a6692e0_0;  alias, 1 drivers
v000001fb2a666130_0 .net "D", 0 0, L_000001fb2a6c50a0;  alias, 1 drivers
v000001fb2a665d70_0 .net "Q", 0 0, L_000001fb2a6bbb60;  alias, 1 drivers
L_000001fb2a670240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fb2a665690_0 .net "Set", 0 0, L_000001fb2a670240;  1 drivers
v000001fb2a667530_0 .var "state", 0 0;
v000001fb2a6669f0_0 .net "~Q", 0 0, L_000001fb2a6bc6c0;  1 drivers
E_000001fb2a5f1790 .event posedge, v000001fb2a665690_0, v000001fb2a663980_0, v000001fb2a664ec0_0;
S_000001fb2a65fbb0 .scope module, "DIG_D_FF_AS_1bit_i3" "DIG_D_FF_AS_1bit" 3 384, 3 302 0, S_000001fb2a65f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Set";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /INPUT 1 "Clr";
    .port_info 4 /OUTPUT 1 "Q";
    .port_info 5 /OUTPUT 1 "~Q";
P_000001fb2a5f1f90 .param/l "Default" 0 3 304, +C4<00000000000000000000000000000000>;
L_000001fb2a6bbee0 .functor BUFZ 1, v000001fb2a665910_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bcc00 .functor NOT 1, v000001fb2a665910_0, C4<0>, C4<0>, C4<0>;
v000001fb2a666770_0 .net "C", 0 0, v000001fb2a669ce0_0;  alias, 1 drivers
v000001fb2a665730_0 .net "Clr", 0 0, v000001fb2a6692e0_0;  alias, 1 drivers
v000001fb2a665a50_0 .net "D", 0 0, L_000001fb2a6c4600;  alias, 1 drivers
v000001fb2a665410_0 .net "Q", 0 0, L_000001fb2a6bbee0;  alias, 1 drivers
L_000001fb2a670288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fb2a667710_0 .net "Set", 0 0, L_000001fb2a670288;  1 drivers
v000001fb2a665910_0 .var "state", 0 0;
v000001fb2a6675d0_0 .net "~Q", 0 0, L_000001fb2a6bcc00;  1 drivers
E_000001fb2a5f1850 .event posedge, v000001fb2a667710_0, v000001fb2a663980_0, v000001fb2a664ec0_0;
S_000001fb2a660830 .scope module, "four_bit_mux_i4" "four_bit_mux" 3 391, 3 177 0, S_000001fb2a65f250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "y";
L_000001fb2a6bc500 .functor BUFZ 1, L_000001fb2a6bc030, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bc5e0 .functor BUFZ 1, L_000001fb2a6bc260, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bc7a0 .functor BUFZ 1, L_000001fb2a6bc650, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bc880 .functor BUFZ 1, L_000001fb2a6bc490, C4<0>, C4<0>, C4<0>;
v000001fb2a666f90_0 .net *"_ivl_19", 0 0, L_000001fb2a6bc500;  1 drivers
v000001fb2a666630_0 .net *"_ivl_23", 0 0, L_000001fb2a6bc5e0;  1 drivers
v000001fb2a665ff0_0 .net *"_ivl_27", 0 0, L_000001fb2a6bc7a0;  1 drivers
v000001fb2a666d10_0 .net *"_ivl_32", 0 0, L_000001fb2a6bc880;  1 drivers
v000001fb2a6673f0_0 .net "a", 3 0, L_000001fb2a66c620;  alias, 1 drivers
v000001fb2a667170_0 .net "b", 3 0, L_000001fb2a66c120;  alias, 1 drivers
v000001fb2a665cd0_0 .net "s0", 0 0, L_000001fb2a6bc030;  1 drivers
v000001fb2a666b30_0 .net "s1", 0 0, L_000001fb2a6bc260;  1 drivers
v000001fb2a6677b0_0 .net "s10", 0 0, L_000001fb2a66c440;  1 drivers
v000001fb2a667210_0 .net "s11", 0 0, L_000001fb2a66cf80;  1 drivers
v000001fb2a6661d0_0 .net "s2", 0 0, L_000001fb2a6bc650;  1 drivers
v000001fb2a666db0_0 .net "s3", 0 0, L_000001fb2a6bc490;  1 drivers
v000001fb2a6650f0_0 .net "s4", 0 0, L_000001fb2a66bae0;  1 drivers
v000001fb2a665190_0 .net "s5", 0 0, L_000001fb2a66c1c0;  1 drivers
v000001fb2a665230_0 .net "s6", 0 0, L_000001fb2a66c260;  1 drivers
v000001fb2a6652d0_0 .net "s7", 0 0, L_000001fb2a66ce40;  1 drivers
v000001fb2a665370_0 .net "s8", 0 0, L_000001fb2a66cee0;  1 drivers
v000001fb2a6663b0_0 .net "s9", 0 0, L_000001fb2a66bb80;  1 drivers
v000001fb2a666450_0 .net "sel", 0 0, v000001fb2a66a320_0;  alias, 1 drivers
v000001fb2a6666d0_0 .net "y", 3 0, L_000001fb2a66c4e0;  alias, 1 drivers
L_000001fb2a66bae0 .part L_000001fb2a66c620, 3, 1;
L_000001fb2a66c1c0 .part L_000001fb2a66c620, 2, 1;
L_000001fb2a66c260 .part L_000001fb2a66c620, 1, 1;
L_000001fb2a66ce40 .part L_000001fb2a66c620, 0, 1;
L_000001fb2a66cee0 .part L_000001fb2a66c120, 3, 1;
L_000001fb2a66bb80 .part L_000001fb2a66c120, 2, 1;
L_000001fb2a66c440 .part L_000001fb2a66c120, 1, 1;
L_000001fb2a66cf80 .part L_000001fb2a66c120, 0, 1;
L_000001fb2a66c4e0 .concat8 [ 1 1 1 1], L_000001fb2a6bc880, L_000001fb2a6bc7a0, L_000001fb2a6bc5e0, L_000001fb2a6bc500;
S_000001fb2a6609c0 .scope module, "two_bit_mux_i0" "two_bit_mux" 3 203, 3 168 0, S_000001fb2a660830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6bbe70 .functor NOT 1, v000001fb2a66a320_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bbfc0 .functor AND 1, L_000001fb2a66bae0, L_000001fb2a6bbe70, C4<1>, C4<1>;
L_000001fb2a6bbcb0 .functor AND 1, L_000001fb2a66cee0, v000001fb2a66a320_0, C4<1>, C4<1>;
L_000001fb2a6bc030 .functor OR 1, L_000001fb2a6bbfc0, L_000001fb2a6bbcb0, C4<0>, C4<0>;
v000001fb2a6659b0_0 .net *"_ivl_0", 0 0, L_000001fb2a6bbe70;  1 drivers
v000001fb2a6672b0_0 .net *"_ivl_2", 0 0, L_000001fb2a6bbfc0;  1 drivers
v000001fb2a666270_0 .net *"_ivl_4", 0 0, L_000001fb2a6bbcb0;  1 drivers
v000001fb2a6654b0_0 .net "a", 0 0, L_000001fb2a66bae0;  alias, 1 drivers
v000001fb2a666ef0_0 .net "b", 0 0, L_000001fb2a66cee0;  alias, 1 drivers
v000001fb2a667670_0 .net "s", 0 0, v000001fb2a66a320_0;  alias, 1 drivers
v000001fb2a6657d0_0 .net "y", 0 0, L_000001fb2a6bc030;  alias, 1 drivers
S_000001fb2a65f3e0 .scope module, "two_bit_mux_i1" "two_bit_mux" 3 209, 3 168 0, S_000001fb2a660830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6bc1f0 .functor NOT 1, v000001fb2a66a320_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bc0a0 .functor AND 1, L_000001fb2a66c260, L_000001fb2a6bc1f0, C4<1>, C4<1>;
L_000001fb2a6bbd20 .functor AND 1, L_000001fb2a66c440, v000001fb2a66a320_0, C4<1>, C4<1>;
L_000001fb2a6bc650 .functor OR 1, L_000001fb2a6bc0a0, L_000001fb2a6bbd20, C4<0>, C4<0>;
v000001fb2a666e50_0 .net *"_ivl_0", 0 0, L_000001fb2a6bc1f0;  1 drivers
v000001fb2a665550_0 .net *"_ivl_2", 0 0, L_000001fb2a6bc0a0;  1 drivers
v000001fb2a6655f0_0 .net *"_ivl_4", 0 0, L_000001fb2a6bbd20;  1 drivers
v000001fb2a665eb0_0 .net "a", 0 0, L_000001fb2a66c260;  alias, 1 drivers
v000001fb2a665e10_0 .net "b", 0 0, L_000001fb2a66c440;  alias, 1 drivers
v000001fb2a666810_0 .net "s", 0 0, v000001fb2a66a320_0;  alias, 1 drivers
v000001fb2a666590_0 .net "y", 0 0, L_000001fb2a6bc650;  alias, 1 drivers
S_000001fb2a65f570 .scope module, "two_bit_mux_i2" "two_bit_mux" 3 215, 3 168 0, S_000001fb2a660830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6bc110 .functor NOT 1, v000001fb2a66a320_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bc180 .functor AND 1, L_000001fb2a66c1c0, L_000001fb2a6bc110, C4<1>, C4<1>;
L_000001fb2a6bc730 .functor AND 1, L_000001fb2a66bb80, v000001fb2a66a320_0, C4<1>, C4<1>;
L_000001fb2a6bc260 .functor OR 1, L_000001fb2a6bc180, L_000001fb2a6bc730, C4<0>, C4<0>;
v000001fb2a667350_0 .net *"_ivl_0", 0 0, L_000001fb2a6bc110;  1 drivers
v000001fb2a667490_0 .net *"_ivl_2", 0 0, L_000001fb2a6bc180;  1 drivers
v000001fb2a666950_0 .net *"_ivl_4", 0 0, L_000001fb2a6bc730;  1 drivers
v000001fb2a665f50_0 .net "a", 0 0, L_000001fb2a66c1c0;  alias, 1 drivers
v000001fb2a665af0_0 .net "b", 0 0, L_000001fb2a66bb80;  alias, 1 drivers
v000001fb2a6670d0_0 .net "s", 0 0, v000001fb2a66a320_0;  alias, 1 drivers
v000001fb2a665b90_0 .net "y", 0 0, L_000001fb2a6bc260;  alias, 1 drivers
S_000001fb2a65fed0 .scope module, "two_bit_mux_i3" "two_bit_mux" 3 221, 3 168 0, S_000001fb2a660830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_000001fb2a6bc2d0 .functor NOT 1, v000001fb2a66a320_0, C4<0>, C4<0>, C4<0>;
L_000001fb2a6bb150 .functor AND 1, L_000001fb2a66ce40, L_000001fb2a6bc2d0, C4<1>, C4<1>;
L_000001fb2a6bc340 .functor AND 1, L_000001fb2a66cf80, v000001fb2a66a320_0, C4<1>, C4<1>;
L_000001fb2a6bc490 .functor OR 1, L_000001fb2a6bb150, L_000001fb2a6bc340, C4<0>, C4<0>;
v000001fb2a667850_0 .net *"_ivl_0", 0 0, L_000001fb2a6bc2d0;  1 drivers
v000001fb2a666a90_0 .net *"_ivl_2", 0 0, L_000001fb2a6bb150;  1 drivers
v000001fb2a6664f0_0 .net *"_ivl_4", 0 0, L_000001fb2a6bc340;  1 drivers
v000001fb2a665c30_0 .net "a", 0 0, L_000001fb2a66ce40;  alias, 1 drivers
v000001fb2a667030_0 .net "b", 0 0, L_000001fb2a66cf80;  alias, 1 drivers
v000001fb2a666310_0 .net "s", 0 0, v000001fb2a66a320_0;  alias, 1 drivers
v000001fb2a666090_0 .net "y", 0 0, L_000001fb2a6bc490;  alias, 1 drivers
S_000001fb2a660060 .scope module, "program_ram_i3" "program_ram" 3 503, 3 436 0, S_000001fb2a5fc770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /INPUT 4 "data_in";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /OUTPUT 4 "data_out";
v000001fb2a667a30_0 .net "addr", 3 0, v000001fb2a66b860_0;  alias, 1 drivers
v000001fb2a667ad0_0 .net "clk", 0 0, v000001fb2a669ce0_0;  alias, 1 drivers
v000001fb2a6684d0_0 .net "data_in", 3 0, L_000001fb2a6c5780;  alias, 1 drivers
v000001fb2a6687f0_0 .net "data_out", 3 0, L_000001fb2a6caa00;  alias, 1 drivers
v000001fb2a668890_0 .net "write", 0 0, v000001fb2a66a960_0;  alias, 1 drivers
S_000001fb2a6601f0 .scope module, "DIG_RAMDualPort_i0" "DIG_RAMDualPort" 3 448, 3 407 0, S_000001fb2a660060;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "Din";
    .port_info 2 /INPUT 1 "str";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /INPUT 1 "ld";
    .port_info 5 /OUTPUT 4 "D";
P_000001fb2a4ab980 .param/l "AddrBits" 0 3 410, +C4<00000000000000000000000000000100>;
P_000001fb2a4ab9b8 .param/l "Bits" 0 3 409, +C4<00000000000000000000000000000100>;
L_000001fb2a6caa00 .functor BUFT 4, L_000001fb2a6c41a0, C4<0000>, C4<0000>, C4<0000>;
v000001fb2a668b10_0 .net "A", 3 0, v000001fb2a66b860_0;  alias, 1 drivers
v000001fb2a668110_0 .net "C", 0 0, v000001fb2a669ce0_0;  alias, 1 drivers
v000001fb2a668070_0 .net "D", 3 0, L_000001fb2a6caa00;  alias, 1 drivers
v000001fb2a6682f0_0 .net "Din", 3 0, L_000001fb2a6c5780;  alias, 1 drivers
v000001fb2a668250_0 .net *"_ivl_0", 3 0, L_000001fb2a6c41a0;  1 drivers
v000001fb2a668570_0 .net *"_ivl_2", 5 0, L_000001fb2a6c58c0;  1 drivers
L_000001fb2a6702d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fb2a6681b0_0 .net *"_ivl_5", 1 0, L_000001fb2a6702d0;  1 drivers
L_000001fb2a670318 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001fb2a6686b0_0 .net "ld", 0 0, L_000001fb2a670318;  1 drivers
v000001fb2a667990 .array "memory", 15 0, 3 0;
v000001fb2a668750_0 .net "str", 0 0, v000001fb2a66a960_0;  alias, 1 drivers
E_000001fb2a5f2ed0 .event posedge, v000001fb2a664ec0_0;
L_000001fb2a6c41a0 .array/port v000001fb2a667990, L_000001fb2a6c58c0;
L_000001fb2a6c58c0 .concat [ 4 2 0 0], v000001fb2a66b860_0, L_000001fb2a6702d0;
S_000001fb2a66e550 .scope module, "brainless_stim" "brainless_stim" 2 33, 4 6 0, S_000001fb2a5fbef0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "num_tests";
    .port_info 1 /OUTPUT 28 "values";
    .port_info 2 /INPUT 3 "addr";
L_000001fb2a5f92f0 .functor BUFZ 28, L_000001fb2a6696a0, C4<0000000000000000000000000000>, C4<0000000000000000000000000000>, C4<0000000000000000000000000000>;
v000001fb2a66a0a0_0 .net *"_ivl_0", 27 0, L_000001fb2a6696a0;  1 drivers
v000001fb2a66afa0_0 .net *"_ivl_2", 4 0, L_000001fb2a669600;  1 drivers
L_000001fb2a6700d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fb2a66b180_0 .net *"_ivl_5", 1 0, L_000001fb2a6700d8;  1 drivers
v000001fb2a66a6e0_0 .net "addr", 2 0, v000001fb2a66ac80_0;  1 drivers
v000001fb2a669240_0 .net "num_tests", 3 0, L_000001fb2a670120;  alias, 1 drivers
v000001fb2a66ae60 .array "test_vals", 7 0, 27 0;
v000001fb2a66b2c0_0 .net "values", 27 0, L_000001fb2a5f92f0;  alias, 1 drivers
L_000001fb2a6696a0 .array/port v000001fb2a66ae60, L_000001fb2a669600;
L_000001fb2a669600 .concat [ 3 2 0 0], v000001fb2a66ac80_0, L_000001fb2a6700d8;
    .scope S_000001fb2a66e550;
T_0 ;
    %delay 1, 0;
    %load/vec4 v000001fb2a669240_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.0, 5;
    %vpi_call 4 17 "$display", "Too many tests - the limit is 8!" {0 0 0};
    %vpi_call 4 18 "$finish" {0 0 0};
T_0.0 ;
    %end;
    .thread T_0;
    .scope S_000001fb2a66e550;
T_1 ;
    %pushi/vec4 35922000, 0, 28;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fb2a66ae60, 4, 0;
    %pushi/vec4 69607504, 0, 28;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fb2a66ae60, 4, 0;
    %pushi/vec4 4, 0, 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fb2a66ae60, 4, 0;
    %pushi/vec4 125726800, 0, 28;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fb2a66ae60, 4, 0;
    %pushi/vec4 70332624, 0, 28;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fb2a66ae60, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001fb2a65f700;
T_2 ;
    %wait E_000001fb2a5f1510;
    %load/vec4 v000001fb2a6649c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb2a663fc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fb2a663980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb2a663fc0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001fb2a663ac0_0;
    %assign/vec4 v000001fb2a663fc0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fb2a65f700;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb2a663fc0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001fb2a6606a0;
T_4 ;
    %wait E_000001fb2a5f1210;
    %load/vec4 v000001fb2a663f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb2a6644c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fb2a664380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb2a6644c0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001fb2a664ce0_0;
    %assign/vec4 v000001fb2a6644c0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fb2a6606a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb2a6644c0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001fb2a65f890;
T_6 ;
    %wait E_000001fb2a5f1790;
    %load/vec4 v000001fb2a665690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb2a667530_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001fb2a6668b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb2a667530_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001fb2a666130_0;
    %assign/vec4 v000001fb2a667530_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001fb2a65f890;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb2a667530_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000001fb2a65fbb0;
T_8 ;
    %wait E_000001fb2a5f1850;
    %load/vec4 v000001fb2a667710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb2a665910_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001fb2a665730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb2a665910_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001fb2a665a50_0;
    %assign/vec4 v000001fb2a665910_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001fb2a65fbb0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb2a665910_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000001fb2a6601f0;
T_10 ;
    %wait E_000001fb2a5f2ed0;
    %load/vec4 v000001fb2a668750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001fb2a6682f0_0;
    %load/vec4 v000001fb2a668b10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb2a667990, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fb2a6601f0;
T_11 ;
    %vpi_call 3 431 "$readmemh", ".\134ram_vals.txt", v000001fb2a667990 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001fb2a5fbef0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb2a669ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb2a669d80_0, 0, 32;
T_12.0 ;
    %load/vec4 v000001fb2a669d80_0;
    %load/vec4 v000001fb2a66a460_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_12.1, 5;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb2a669ce0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb2a669ce0_0, 0;
    %load/vec4 v000001fb2a669d80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fb2a669d80_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_000001fb2a5fbef0;
T_13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001fb2a66ac80_0, 0;
    %end;
    .thread T_13;
    .scope S_000001fb2a5fbef0;
T_14 ;
    %wait E_000001fb2a5f1e90;
    %load/vec4 v000001fb2a669f60_0;
    %parti/s 4, 24, 6;
    %assign/vec4 v000001fb2a66b720_0, 0;
    %load/vec4 v000001fb2a669f60_0;
    %parti/s 4, 20, 6;
    %assign/vec4 v000001fb2a66a140_0, 0;
    %load/vec4 v000001fb2a669f60_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v000001fb2a669740_0, 0;
    %load/vec4 v000001fb2a669f60_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v000001fb2a669420_0, 0;
    %load/vec4 v000001fb2a669f60_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v000001fb2a66b860_0, 0;
    %load/vec4 v000001fb2a669f60_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000001fb2a66a1e0_0, 0;
    %load/vec4 v000001fb2a669f60_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v000001fb2a66a280_0, 0;
    %load/vec4 v000001fb2a669f60_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v000001fb2a6697e0_0, 0;
    %load/vec4 v000001fb2a669f60_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001fb2a66a320_0, 0;
    %load/vec4 v000001fb2a669f60_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000001fb2a66b7c0_0, 0;
    %load/vec4 v000001fb2a669f60_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001fb2a6692e0_0, 0;
    %load/vec4 v000001fb2a669f60_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000001fb2a66a960_0, 0;
    %load/vec4 v000001fb2a669f60_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001fb2a669100_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_000001fb2a5fbef0;
T_15 ;
    %wait E_000001fb2a5f2ed0;
    %load/vec4 v000001fb2a66ac80_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001fb2a66ac80_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_000001fb2a5fbef0;
T_16 ;
    %wait E_000001fb2a5f2ed0;
    %delay 4, 0;
    %load/vec4 v000001fb2a6691a0_0;
    %load/vec4 v000001fb2a66b720_0;
    %cmp/ne;
    %jmp/0xz  T_16.0, 4;
    %vpi_call 2 79 "$display", "Output mismatch for entry ", v000001fb2a669d80_0, " expected accum to be ", v000001fb2a66b720_0, " but got ", v000001fb2a6691a0_0 {0 0 0};
T_16.0 ;
    %load/vec4 v000001fb2a66b680_0;
    %load/vec4 v000001fb2a669740_0;
    %cmp/ne;
    %jmp/0xz  T_16.2, 4;
    %vpi_call 2 82 "$display", "Output mismatch for entry ", v000001fb2a669d80_0, " expected alu_out to be ", v000001fb2a669740_0, " but got ", v000001fb2a66b680_0 {0 0 0};
T_16.2 ;
    %load/vec4 v000001fb2a669560_0;
    %load/vec4 v000001fb2a66a140_0;
    %cmp/ne;
    %jmp/0xz  T_16.4, 4;
    %vpi_call 2 85 "$display", "Output mismatch for entry ", v000001fb2a669d80_0, " expected data_bus to be ", v000001fb2a66a140_0, " but got ", v000001fb2a669560_0 {0 0 0};
T_16.4 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001fb2a5fbef0;
T_17 ;
    %vpi_call 2 99 "$dumpfile", "brainless_waves.vcd" {0 0 0};
    %vpi_call 2 100 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fb2a5fc770 {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "brainless_top.v";
    "brainless.v";
    ".\brainless_alu.v";
