--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xlinx_WebPACK\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1367 paths analyzed, 319 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.913ns.
--------------------------------------------------------------------------------
Slack:                  16.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alu/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.772 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alu/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y26.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y53.SR       net (fanout=21)       2.997   M_reset_cond_out
    SLICE_X8Y53.CLK      Tsrck                 0.470   M_alu_test[4]
                                                       alu/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.897ns (0.900ns logic, 2.997ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  16.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alu/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.865ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.772 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alu/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y26.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y53.SR       net (fanout=21)       2.997   M_reset_cond_out
    SLICE_X9Y53.CLK      Tsrck                 0.438   M_state_q_FSM_FFd2
                                                       alu/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.865ns (0.868ns logic, 2.997ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  16.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          alu/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.840ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.772 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to alu/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y26.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y53.SR       net (fanout=21)       2.997   M_reset_cond_out
    SLICE_X9Y53.CLK      Tsrck                 0.413   M_state_q_FSM_FFd2
                                                       alu/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (0.843ns logic, 2.997ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  16.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/ram_0_6 (FF)
  Destination:          alu/ram2/read_data_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.137ns (Levels of Logic = 0)
  Clock Path Skew:      -0.602ns (0.295 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/ram_0_6 to alu/ram2/read_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y62.Q4     Tickq                 1.778   io_dip_6_IBUF
                                                       alu/ram2/ram_0_6
    SLICE_X19Y60.CX      net (fanout=1)        1.245   alu/ram2/ram_0[6]
    SLICE_X19Y60.CLK     Tdick                 0.114   alu/M_ram2_read_data[7]
                                                       alu/ram2/read_data_6
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (1.892ns logic, 1.245ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack:                  16.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_19 (FF)
  Destination:          alu/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.570ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.317 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_19 to alu/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.DQ       Tcko                  0.476   next_button/M_ctr_q[19]
                                                       next_button/M_ctr_q_19
    SLICE_X3Y56.C3       net (fanout=2)        0.817   next_button/M_ctr_q[19]
    SLICE_X3Y56.C        Tilo                  0.259   out
                                                       next_button/out2
    SLICE_X9Y53.C2       net (fanout=8)        1.645   out1
    SLICE_X9Y53.CLK      Tas                   0.373   M_state_q_FSM_FFd2
                                                       alu/M_state_q_FSM_FFd2-In1
                                                       alu/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.570ns (1.108ns logic, 2.462ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  16.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_16 (FF)
  Destination:          alu/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.508ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.317 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_16 to alu/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.AQ       Tcko                  0.476   next_button/M_ctr_q[19]
                                                       next_button/M_ctr_q_16
    SLICE_X3Y56.C2       net (fanout=2)        0.755   next_button/M_ctr_q[16]
    SLICE_X3Y56.C        Tilo                  0.259   out
                                                       next_button/out2
    SLICE_X9Y53.C2       net (fanout=8)        1.645   out1
    SLICE_X9Y53.CLK      Tas                   0.373   M_state_q_FSM_FFd2
                                                       alu/M_state_q_FSM_FFd2-In1
                                                       alu/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (1.108ns logic, 2.400ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  16.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/ram_0_2 (FF)
  Destination:          alu/ram1/read_data_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.933ns (Levels of Logic = 0)
  Clock Path Skew:      -0.600ns (0.297 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/ram_0_2 to alu/ram1/read_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y62.Q4     Tickq                 1.778   io_dip_2_IBUF
                                                       alu/ram1/ram_0_2
    SLICE_X19Y61.CX      net (fanout=1)        1.041   alu/ram1/ram_0[2]
    SLICE_X19Y61.CLK     Tdick                 0.114   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_2
    -------------------------------------------------  ---------------------------
    Total                                      2.933ns (1.892ns logic, 1.041ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack:                  16.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_7 (FF)
  Destination:          next_button/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.496ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_7 to next_button/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.DQ       Tcko                  0.476   next_button/M_ctr_q[7]
                                                       next_button/M_ctr_q_7
    SLICE_X3Y56.D3       net (fanout=2)        0.900   next_button/M_ctr_q[7]
    SLICE_X3Y56.D        Tilo                  0.259   out
                                                       next_button/out1
    SLICE_X3Y56.B2       net (fanout=8)        0.560   out
    SLICE_X3Y56.B        Tilo                  0.259   out
                                                       M_next_button_out_inv1
    SLICE_X2Y58.CE       net (fanout=5)        0.728   M_next_button_out_inv
    SLICE_X2Y58.CLK      Tceck                 0.314   next_button/M_ctr_q[19]
                                                       next_button/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (1.308ns logic, 2.188ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  16.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_14 (FF)
  Destination:          alu/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.317 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_14 to alu/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y57.CQ       Tcko                  0.476   next_button/M_ctr_q[15]
                                                       next_button/M_ctr_q_14
    SLICE_X3Y56.C1       net (fanout=2)        0.714   next_button/M_ctr_q[14]
    SLICE_X3Y56.C        Tilo                  0.259   out
                                                       next_button/out2
    SLICE_X9Y53.C2       net (fanout=8)        1.645   out1
    SLICE_X9Y53.CLK      Tas                   0.373   M_state_q_FSM_FFd2
                                                       alu/M_state_q_FSM_FFd2-In1
                                                       alu/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (1.108ns logic, 2.359ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  16.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_7 (FF)
  Destination:          alu/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.461ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.317 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_7 to alu/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.DQ       Tcko                  0.476   next_button/M_ctr_q[7]
                                                       next_button/M_ctr_q_7
    SLICE_X3Y56.D3       net (fanout=2)        0.900   next_button/M_ctr_q[7]
    SLICE_X3Y56.D        Tilo                  0.259   out
                                                       next_button/out1
    SLICE_X9Y53.B2       net (fanout=8)        1.453   out
    SLICE_X9Y53.CLK      Tas                   0.373   M_state_q_FSM_FFd2
                                                       alu/M_state_q_FSM_FFd3-In1
                                                       alu/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.461ns (1.108ns logic, 2.353ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  16.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_7 (FF)
  Destination:          next_button/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_7 to next_button/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.DQ       Tcko                  0.476   next_button/M_ctr_q[7]
                                                       next_button/M_ctr_q_7
    SLICE_X3Y56.D3       net (fanout=2)        0.900   next_button/M_ctr_q[7]
    SLICE_X3Y56.D        Tilo                  0.259   out
                                                       next_button/out1
    SLICE_X3Y56.B2       net (fanout=8)        0.560   out
    SLICE_X3Y56.B        Tilo                  0.259   out
                                                       M_next_button_out_inv1
    SLICE_X2Y58.CE       net (fanout=5)        0.728   M_next_button_out_inv
    SLICE_X2Y58.CLK      Tceck                 0.291   next_button/M_ctr_q[19]
                                                       next_button/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (1.285ns logic, 2.188ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  16.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_7 (FF)
  Destination:          next_button/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_7 to next_button/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.DQ       Tcko                  0.476   next_button/M_ctr_q[7]
                                                       next_button/M_ctr_q_7
    SLICE_X3Y56.D3       net (fanout=2)        0.900   next_button/M_ctr_q[7]
    SLICE_X3Y56.D        Tilo                  0.259   out
                                                       next_button/out1
    SLICE_X3Y56.B2       net (fanout=8)        0.560   out
    SLICE_X3Y56.B        Tilo                  0.259   out
                                                       M_next_button_out_inv1
    SLICE_X2Y58.CE       net (fanout=5)        0.728   M_next_button_out_inv
    SLICE_X2Y58.CLK      Tceck                 0.289   next_button/M_ctr_q[19]
                                                       next_button/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (1.283ns logic, 2.188ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  16.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/ram_0_4 (FF)
  Destination:          alu/ram1/read_data_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.893ns (Levels of Logic = 0)
  Clock Path Skew:      -0.589ns (0.195 - 0.784)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/ram_0_4 to alu/ram1/read_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y60.Q4     Tickq                 1.778   io_dip_4_IBUF
                                                       alu/ram1/ram_0_4
    SLICE_X21Y61.AX      net (fanout=1)        1.001   alu/ram1/ram_0[4]
    SLICE_X21Y61.CLK     Tdick                 0.114   alu/M_ram1_read_data[5]
                                                       alu/ram1/read_data_4
    -------------------------------------------------  ---------------------------
    Total                                      2.893ns (1.892ns logic, 1.001ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack:                  16.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_7 (FF)
  Destination:          alu/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.438ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.317 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_7 to alu/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.DQ       Tcko                  0.476   next_button/M_ctr_q[7]
                                                       next_button/M_ctr_q_7
    SLICE_X3Y56.D3       net (fanout=2)        0.900   next_button/M_ctr_q[7]
    SLICE_X3Y56.D        Tilo                  0.259   out
                                                       next_button/out1
    SLICE_X9Y53.C1       net (fanout=8)        1.430   out
    SLICE_X9Y53.CLK      Tas                   0.373   M_state_q_FSM_FFd2
                                                       alu/M_state_q_FSM_FFd2-In1
                                                       alu/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.438ns (1.108ns logic, 2.330ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  16.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_7 (FF)
  Destination:          next_button/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.453ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_7 to next_button/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.DQ       Tcko                  0.476   next_button/M_ctr_q[7]
                                                       next_button/M_ctr_q_7
    SLICE_X3Y56.D3       net (fanout=2)        0.900   next_button/M_ctr_q[7]
    SLICE_X3Y56.D        Tilo                  0.259   out
                                                       next_button/out1
    SLICE_X3Y56.B2       net (fanout=8)        0.560   out
    SLICE_X3Y56.B        Tilo                  0.259   out
                                                       M_next_button_out_inv1
    SLICE_X2Y58.CE       net (fanout=5)        0.728   M_next_button_out_inv
    SLICE_X2Y58.CLK      Tceck                 0.271   next_button/M_ctr_q[19]
                                                       next_button/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (1.265ns logic, 2.188ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/ram_0_13 (FF)
  Destination:          alu/ram2/read_data_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.865ns (Levels of Logic = 0)
  Clock Path Skew:      -0.593ns (0.291 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/ram_0_13 to alu/ram2/read_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       alu/ram2/ram_0_13
    SLICE_X22Y54.BX      net (fanout=1)        0.973   alu/ram2/ram_0[13]
    SLICE_X22Y54.CLK     Tdick                 0.114   alu/M_ram2_read_data[15]
                                                       alu/ram2/read_data_13
    -------------------------------------------------  ---------------------------
    Total                                      2.865ns (1.892ns logic, 0.973ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack:                  16.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/seg/ctr/M_ctr_q_0 (FF)
  Destination:          alu/seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/seg/ctr/M_ctr_q_0 to alu/seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y40.AQ       Tcko                  0.525   alu/seg/ctr/M_ctr_q[2]
                                                       alu/seg/ctr/M_ctr_q_0
    SLICE_X2Y39.A4       net (fanout=2)        0.719   alu/seg/ctr/M_ctr_q[0]
    SLICE_X2Y39.COUT     Topcya                0.472   alu/seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       alu/seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       alu/seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   alu/seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X2Y40.COUT     Tbyp                  0.091   alu/seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       alu/seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   alu/seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X2Y41.COUT     Tbyp                  0.091   alu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       alu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   alu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X2Y42.AMUX     Tcina                 0.210   alu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       alu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X3Y42.B2       net (fanout=1)        0.865   alu/seg/ctr/Result[12]
    SLICE_X3Y42.CLK      Tas                   0.373   alu/seg/ctr/M_ctr_q[14]
                                                       alu/seg/ctr/M_ctr_q_12_rstpot
                                                       alu/seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (1.762ns logic, 1.672ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack:                  16.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/seg/ctr/M_ctr_q_0 (FF)
  Destination:          alu/seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.405ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/seg/ctr/M_ctr_q_0 to alu/seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y40.AQ       Tcko                  0.525   alu/seg/ctr/M_ctr_q[2]
                                                       alu/seg/ctr/M_ctr_q_0
    SLICE_X2Y39.A4       net (fanout=2)        0.719   alu/seg/ctr/M_ctr_q[0]
    SLICE_X2Y39.COUT     Topcya                0.472   alu/seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       alu/seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       alu/seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   alu/seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X2Y40.COUT     Tbyp                  0.091   alu/seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       alu/seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   alu/seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X2Y41.COUT     Tbyp                  0.091   alu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       alu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   alu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X2Y42.CMUX     Tcinc                 0.289   alu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       alu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X3Y42.D2       net (fanout=1)        0.757   alu/seg/ctr/Result[14]
    SLICE_X3Y42.CLK      Tas                   0.373   alu/seg/ctr/M_ctr_q[14]
                                                       alu/seg/ctr/M_ctr_q_14_rstpot
                                                       alu/seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (1.841ns logic, 1.564ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  16.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/seg/ctr/M_ctr_q_0 (FF)
  Destination:          alu/seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.404ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/seg/ctr/M_ctr_q_0 to alu/seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y40.AQ       Tcko                  0.525   alu/seg/ctr/M_ctr_q[2]
                                                       alu/seg/ctr/M_ctr_q_0
    SLICE_X2Y39.A4       net (fanout=2)        0.719   alu/seg/ctr/M_ctr_q[0]
    SLICE_X2Y39.COUT     Topcya                0.472   alu/seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       alu/seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       alu/seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   alu/seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X2Y40.COUT     Tbyp                  0.091   alu/seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       alu/seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   alu/seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X2Y41.COUT     Tbyp                  0.091   alu/seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       alu/seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   alu/seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X2Y42.COUT     Tbyp                  0.091   alu/seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       alu/seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X2Y43.CIN      net (fanout=1)        0.003   alu/seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X2Y43.AMUX     Tcina                 0.210   alu/seg/ctr/Result[17]
                                                       alu/seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X1Y41.A4       net (fanout=1)        0.741   alu/seg/ctr/Result[16]
    SLICE_X1Y41.CLK      Tas                   0.373   alu/seg/ctr/M_ctr_q[15]
                                                       alu/seg/ctr/M_ctr_q_16_rstpot
                                                       alu/seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (1.853ns logic, 1.551ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack:                  16.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_19 (FF)
  Destination:          alu/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.374ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.317 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_19 to alu/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.DQ       Tcko                  0.476   next_button/M_ctr_q[19]
                                                       next_button/M_ctr_q_19
    SLICE_X3Y56.C3       net (fanout=2)        0.817   next_button/M_ctr_q[19]
    SLICE_X3Y56.C        Tilo                  0.259   out
                                                       next_button/out2
    SLICE_X8Y53.D2       net (fanout=8)        1.483   out1
    SLICE_X8Y53.CLK      Tas                   0.339   M_alu_test[4]
                                                       alu/M_state_q_FSM_FFd1-In1
                                                       alu/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (1.074ns logic, 2.300ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  16.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_2 (FF)
  Destination:          next_button/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.377ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.332 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_2 to next_button/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.CQ       Tcko                  0.476   next_button/M_ctr_q[3]
                                                       next_button/M_ctr_q_2
    SLICE_X3Y56.D1       net (fanout=2)        0.781   next_button/M_ctr_q[2]
    SLICE_X3Y56.D        Tilo                  0.259   out
                                                       next_button/out1
    SLICE_X3Y56.B2       net (fanout=8)        0.560   out
    SLICE_X3Y56.B        Tilo                  0.259   out
                                                       M_next_button_out_inv1
    SLICE_X2Y58.CE       net (fanout=5)        0.728   M_next_button_out_inv
    SLICE_X2Y58.CLK      Tceck                 0.314   next_button/M_ctr_q[19]
                                                       next_button/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.377ns (1.308ns logic, 2.069ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  16.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/ram_0_3 (FF)
  Destination:          alu/ram1/read_data_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.776ns (Levels of Logic = 0)
  Clock Path Skew:      -0.600ns (0.297 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/ram_0_3 to alu/ram1/read_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       alu/ram1/ram_0_3
    SLICE_X19Y61.DX      net (fanout=1)        0.884   alu/ram1/ram_0[3]
    SLICE_X19Y61.CLK     Tdick                 0.114   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_3
    -------------------------------------------------  ---------------------------
    Total                                      2.776ns (1.892ns logic, 0.884ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Slack:                  16.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_2 (FF)
  Destination:          alu/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.317 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_2 to alu/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.CQ       Tcko                  0.476   next_button/M_ctr_q[3]
                                                       next_button/M_ctr_q_2
    SLICE_X3Y56.D1       net (fanout=2)        0.781   next_button/M_ctr_q[2]
    SLICE_X3Y56.D        Tilo                  0.259   out
                                                       next_button/out1
    SLICE_X9Y53.B2       net (fanout=8)        1.453   out
    SLICE_X9Y53.CLK      Tas                   0.373   M_state_q_FSM_FFd2
                                                       alu/M_state_q_FSM_FFd3-In1
                                                       alu/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (1.108ns logic, 2.234ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_2 (FF)
  Destination:          next_button/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.332 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_2 to next_button/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.CQ       Tcko                  0.476   next_button/M_ctr_q[3]
                                                       next_button/M_ctr_q_2
    SLICE_X3Y56.D1       net (fanout=2)        0.781   next_button/M_ctr_q[2]
    SLICE_X3Y56.D        Tilo                  0.259   out
                                                       next_button/out1
    SLICE_X3Y56.B2       net (fanout=8)        0.560   out
    SLICE_X3Y56.B        Tilo                  0.259   out
                                                       M_next_button_out_inv1
    SLICE_X2Y58.CE       net (fanout=5)        0.728   M_next_button_out_inv
    SLICE_X2Y58.CLK      Tceck                 0.291   next_button/M_ctr_q[19]
                                                       next_button/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (1.285ns logic, 2.069ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  16.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_2 (FF)
  Destination:          next_button/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.352ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.332 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_2 to next_button/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.CQ       Tcko                  0.476   next_button/M_ctr_q[3]
                                                       next_button/M_ctr_q_2
    SLICE_X3Y56.D1       net (fanout=2)        0.781   next_button/M_ctr_q[2]
    SLICE_X3Y56.D        Tilo                  0.259   out
                                                       next_button/out1
    SLICE_X3Y56.B2       net (fanout=8)        0.560   out
    SLICE_X3Y56.B        Tilo                  0.259   out
                                                       M_next_button_out_inv1
    SLICE_X2Y58.CE       net (fanout=5)        0.728   M_next_button_out_inv
    SLICE_X2Y58.CLK      Tceck                 0.289   next_button/M_ctr_q[19]
                                                       next_button/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.352ns (1.283ns logic, 2.069ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  16.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/ram_0_15 (FF)
  Destination:          alu/ram2/read_data_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.772ns (Levels of Logic = 0)
  Clock Path Skew:      -0.595ns (0.291 - 0.886)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/ram_0_15 to alu/ram2/read_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y48.Q4     Tickq                 1.778   io_dip_15_IBUF
                                                       alu/ram2/ram_0_15
    SLICE_X22Y54.DX      net (fanout=1)        0.880   alu/ram2/ram_0[15]
    SLICE_X22Y54.CLK     Tdick                 0.114   alu/M_ram2_read_data[15]
                                                       alu/ram2/read_data_15
    -------------------------------------------------  ---------------------------
    Total                                      2.772ns (1.892ns logic, 0.880ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack:                  16.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_6 (FF)
  Destination:          next_button/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.352ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_6 to next_button/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.CQ       Tcko                  0.476   next_button/M_ctr_q[7]
                                                       next_button/M_ctr_q_6
    SLICE_X3Y56.D2       net (fanout=2)        0.756   next_button/M_ctr_q[6]
    SLICE_X3Y56.D        Tilo                  0.259   out
                                                       next_button/out1
    SLICE_X3Y56.B2       net (fanout=8)        0.560   out
    SLICE_X3Y56.B        Tilo                  0.259   out
                                                       M_next_button_out_inv1
    SLICE_X2Y58.CE       net (fanout=5)        0.728   M_next_button_out_inv
    SLICE_X2Y58.CLK      Tceck                 0.314   next_button/M_ctr_q[19]
                                                       next_button/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.352ns (1.308ns logic, 2.044ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  16.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/ram_0_11 (FF)
  Destination:          alu/ram2/read_data_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.772ns (Levels of Logic = 0)
  Clock Path Skew:      -0.593ns (0.301 - 0.894)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/ram_0_11 to alu/ram2/read_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       alu/ram2/ram_0_11
    SLICE_X22Y61.DX      net (fanout=1)        0.880   alu/ram2/ram_0[11]
    SLICE_X22Y61.CLK     Tdick                 0.114   alu/M_ram2_read_data[11]
                                                       alu/ram2/read_data_11
    -------------------------------------------------  ---------------------------
    Total                                      2.772ns (1.892ns logic, 0.880ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack:                  16.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_7 (FF)
  Destination:          next_button/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_7 to next_button/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.DQ       Tcko                  0.476   next_button/M_ctr_q[7]
                                                       next_button/M_ctr_q_7
    SLICE_X3Y56.D3       net (fanout=2)        0.900   next_button/M_ctr_q[7]
    SLICE_X3Y56.D        Tilo                  0.259   out
                                                       next_button/out1
    SLICE_X3Y56.B2       net (fanout=8)        0.560   out
    SLICE_X3Y56.B        Tilo                  0.259   out
                                                       M_next_button_out_inv1
    SLICE_X2Y55.CE       net (fanout=5)        0.586   M_next_button_out_inv
    SLICE_X2Y55.CLK      Tceck                 0.314   next_button/M_ctr_q[7]
                                                       next_button/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (1.308ns logic, 2.046ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  16.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               next_button/M_ctr_q_2 (FF)
  Destination:          alu/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.319ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.317 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: next_button/M_ctr_q_2 to alu/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.CQ       Tcko                  0.476   next_button/M_ctr_q[3]
                                                       next_button/M_ctr_q_2
    SLICE_X3Y56.D1       net (fanout=2)        0.781   next_button/M_ctr_q[2]
    SLICE_X3Y56.D        Tilo                  0.259   out
                                                       next_button/out1
    SLICE_X9Y53.C1       net (fanout=8)        1.430   out
    SLICE_X9Y53.CLK      Tas                   0.373   M_state_q_FSM_FFd2
                                                       alu/M_state_q_FSM_FFd2-In1
                                                       alu/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (1.108ns logic, 2.211ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: next_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[2]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[2]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[2]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: next_button/sync/M_pipe_q_1/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_alu_test[4]/CLK
  Logical resource: alu/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/M_ram3_read_data[7]/CLK
  Logical resource: alu/ram3/read_data_4/CK
  Location pin: SLICE_X16Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/M_ram3_read_data[7]/CLK
  Logical resource: alu/ram3/read_data_5/CK
  Location pin: SLICE_X16Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/M_ram3_read_data[7]/CLK
  Logical resource: alu/ram3/read_data_6/CK
  Location pin: SLICE_X16Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/M_ram3_read_data[7]/CLK
  Logical resource: alu/ram3/read_data_7/CK
  Location pin: SLICE_X16Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.913|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1367 paths, 0 nets, and 361 connections

Design statistics:
   Minimum period:   3.913ns{1}   (Maximum frequency: 255.558MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 00:20:35 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



