#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000248db20a850 .scope module, "stimulus" "stimulus" 2 3;
 .timescale 0 0;
v00000248db271830_0 .var "clock", 0 0;
v00000248db271dd0_0 .var "reset", 0 0;
v00000248db273ac0_0 .net "zero", 0 0, v00000248db271e70_0;  1 drivers
S_00000248db20a9e0 .scope module, "test_processor" "PROCESSOR" 2 10, 3 5 0, S_00000248db20a850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "zero";
v00000248db271650_0 .net "Instruction", 31 0, L_00000248db272580;  1 drivers
v00000248db271290_0 .net "alu_control", 3 0, v00000248db2707f0_0;  1 drivers
v00000248db271150_0 .net "clk", 0 0, v00000248db271830_0;  1 drivers
v00000248db270ed0_0 .net "regwrite", 0 0, v00000248db2716f0_0;  1 drivers
v00000248db270f70_0 .net "reset", 0 0, v00000248db271dd0_0;  1 drivers
v00000248db271790_0 .net "zero", 0 0, v00000248db271e70_0;  alias, 1 drivers
L_00000248db2737a0 .part L_00000248db272580, 25, 7;
L_00000248db272a80 .part L_00000248db272580, 12, 3;
L_00000248db272b20 .part L_00000248db272580, 0, 7;
L_00000248db273520 .part L_00000248db272580, 15, 5;
L_00000248db273980 .part L_00000248db272580, 20, 5;
L_00000248db272620 .part L_00000248db272580, 7, 5;
S_00000248db1ec290 .scope module, "IFU_module" "IFU" 3 15, 4 3 0, S_00000248db20a9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "Instruction";
v00000248db271bf0_0 .net "Instruction", 31 0, L_00000248db272580;  alias, 1 drivers
v00000248db271470_0 .var "PC", 31 0;
v00000248db270930_0 .net "clk", 0 0, v00000248db271830_0;  alias, 1 drivers
v00000248db270250_0 .net "reset", 0 0, v00000248db271dd0_0;  alias, 1 drivers
E_00000248db214ba0 .event posedge, v00000248db20cc70_0, v00000248db270930_0;
S_00000248db1ec420 .scope module, "inst_mem" "INST_MEM" 4 9, 5 1 0, S_00000248db1ec290;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "Instruction";
v00000248db20d710_0 .net "Instruction", 31 0, L_00000248db272580;  alias, 1 drivers
v00000248db20d5d0 .array "Memory", 0 31, 7 0;
v00000248db20d030_0 .net "PC", 31 0, v00000248db271470_0;  1 drivers
v00000248db20ce50_0 .net *"_ivl_0", 7 0, L_00000248db2732a0;  1 drivers
v00000248db20cef0_0 .net *"_ivl_10", 31 0, L_00000248db273a20;  1 drivers
v00000248db20d7b0_0 .net *"_ivl_12", 7 0, L_00000248db272760;  1 drivers
L_00000248db2a0118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000248db20d670_0 .net/2u *"_ivl_14", 31 0, L_00000248db2a0118;  1 drivers
v00000248db20cb30_0 .net *"_ivl_16", 31 0, L_00000248db272c60;  1 drivers
v00000248db20c8b0_0 .net *"_ivl_18", 7 0, L_00000248db2738e0;  1 drivers
L_00000248db2a0088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000248db20c950_0 .net/2u *"_ivl_2", 31 0, L_00000248db2a0088;  1 drivers
v00000248db20c9f0_0 .net *"_ivl_4", 31 0, L_00000248db273200;  1 drivers
v00000248db20ca90_0 .net *"_ivl_6", 7 0, L_00000248db273840;  1 drivers
L_00000248db2a00d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000248db20cbd0_0 .net/2u *"_ivl_8", 31 0, L_00000248db2a00d0;  1 drivers
v00000248db20cc70_0 .net "reset", 0 0, v00000248db271dd0_0;  alias, 1 drivers
E_00000248db2152e0 .event anyedge, v00000248db20cc70_0;
L_00000248db2732a0 .array/port v00000248db20d5d0, L_00000248db273200;
L_00000248db273200 .arith/sum 32, v00000248db271470_0, L_00000248db2a0088;
L_00000248db273840 .array/port v00000248db20d5d0, L_00000248db273a20;
L_00000248db273a20 .arith/sum 32, v00000248db271470_0, L_00000248db2a00d0;
L_00000248db272760 .array/port v00000248db20d5d0, L_00000248db272c60;
L_00000248db272c60 .arith/sum 32, v00000248db271470_0, L_00000248db2a0118;
L_00000248db2738e0 .array/port v00000248db20d5d0, v00000248db271470_0;
L_00000248db272580 .concat [ 8 8 8 8], L_00000248db2738e0, L_00000248db272760, L_00000248db273840, L_00000248db2732a0;
S_00000248db1f9a60 .scope module, "control_module" "CONTROL" 3 17, 6 1 0, S_00000248db20a9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "func7";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /OUTPUT 4 "alu_op";
    .port_info 4 /OUTPUT 1 "RegWrite";
v00000248db2716f0_0 .var "RegWrite", 0 0;
v00000248db2707f0_0 .var "alu_op", 3 0;
v00000248db2706b0_0 .net "func3", 2 0, L_00000248db272a80;  1 drivers
v00000248db2713d0_0 .net "func7", 6 0, L_00000248db2737a0;  1 drivers
v00000248db271b50_0 .net "opcode", 6 0, L_00000248db272b20;  1 drivers
E_00000248db214d60 .event anyedge, v00000248db271b50_0, v00000248db2713d0_0, v00000248db2706b0_0;
S_00000248db1f9bf0 .scope module, "datapath_module" "DATAPATH" 3 19, 7 4 0, S_00000248db20a9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read_reg_1";
    .port_info 1 /INPUT 5 "read_reg_2";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 4 "ALUControl";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 1 "Zero";
v00000248db2711f0_0 .net "ALUControl", 3 0, v00000248db2707f0_0;  alias, 1 drivers
v00000248db270b10_0 .net "ALUResult", 31 0, v00000248db270890_0;  1 drivers
v00000248db270610_0 .net "Zero", 0 0, v00000248db271e70_0;  alias, 1 drivers
v00000248db270070_0 .net "clk", 0 0, v00000248db271830_0;  alias, 1 drivers
v00000248db2710b0_0 .net "read_data_1", 31 0, L_00000248db204670;  1 drivers
v00000248db270bb0_0 .net "read_data_2", 31 0, L_00000248db204fa0;  1 drivers
v00000248db2701b0_0 .net "read_reg_1", 4 0, L_00000248db273520;  1 drivers
v00000248db270e30_0 .net "read_reg_2", 4 0, L_00000248db273980;  1 drivers
v00000248db270c50_0 .net "reset", 0 0, v00000248db271dd0_0;  alias, 1 drivers
v00000248db270570_0 .net "write_enable", 0 0, v00000248db2716f0_0;  alias, 1 drivers
v00000248db270cf0_0 .net "write_reg", 4 0, L_00000248db272620;  1 drivers
S_00000248db203c60 .scope module, "ALU1" "ALU" 7 31, 8 15 0, S_00000248db1f9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v00000248db2702f0_0 .net "A", 31 0, L_00000248db204670;  alias, 1 drivers
v00000248db271510_0 .net "ALUControl", 3 0, v00000248db2707f0_0;  alias, 1 drivers
v00000248db270890_0 .var "ALUResult", 31 0;
v00000248db2709d0_0 .net "B", 31 0, L_00000248db204fa0;  alias, 1 drivers
v00000248db271e70_0 .var "Zero", 0 0;
E_00000248db214ea0 .event anyedge, v00000248db2707f0_0, v00000248db2702f0_0, v00000248db2709d0_0, v00000248db270890_0;
S_00000248db203df0 .scope module, "REG_FILE1" "REG_FILE" 7 18, 9 1 0, S_00000248db1f9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read_reg_1";
    .port_info 1 /INPUT 5 "read_reg_2";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
L_00000248db204670 .functor BUFZ 32, L_00000248db273b60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000248db204fa0 .functor BUFZ 32, L_00000248db2730c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000248db2718d0_0 .net *"_ivl_0", 31 0, L_00000248db273b60;  1 drivers
v00000248db270390_0 .net *"_ivl_10", 6 0, L_00000248db272440;  1 drivers
L_00000248db2a01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000248db271c90_0 .net *"_ivl_13", 1 0, L_00000248db2a01a8;  1 drivers
v00000248db271970_0 .net *"_ivl_2", 6 0, L_00000248db272940;  1 drivers
L_00000248db2a0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000248db271a10_0 .net *"_ivl_5", 1 0, L_00000248db2a0160;  1 drivers
v00000248db270110_0 .net *"_ivl_8", 31 0, L_00000248db2730c0;  1 drivers
v00000248db270750_0 .net "clk", 0 0, v00000248db271830_0;  alias, 1 drivers
v00000248db270430_0 .net "read_data_1", 31 0, L_00000248db204670;  alias, 1 drivers
v00000248db2704d0_0 .net "read_data_2", 31 0, L_00000248db204fa0;  alias, 1 drivers
v00000248db271ab0_0 .net "read_reg_1", 4 0, L_00000248db273520;  alias, 1 drivers
v00000248db271330_0 .net "read_reg_2", 4 0, L_00000248db273980;  alias, 1 drivers
v00000248db271d30 .array "reg_memory", 0 31, 31 0;
v00000248db270a70_0 .net "reset", 0 0, v00000248db271dd0_0;  alias, 1 drivers
v00000248db271f10_0 .net "write_data", 31 0, v00000248db270890_0;  alias, 1 drivers
v00000248db271010_0 .net "write_enable", 0 0, v00000248db2716f0_0;  alias, 1 drivers
v00000248db2715b0_0 .net "write_reg", 4 0, L_00000248db272620;  alias, 1 drivers
E_00000248db214ee0 .event posedge, v00000248db270930_0;
L_00000248db273b60 .array/port v00000248db271d30, L_00000248db272940;
L_00000248db272940 .concat [ 5 2 0 0], L_00000248db273520, L_00000248db2a0160;
L_00000248db2730c0 .array/port v00000248db271d30, L_00000248db272440;
L_00000248db272440 .concat [ 5 2 0 0], L_00000248db273980, L_00000248db2a01a8;
    .scope S_00000248db1ec420;
T_0 ;
    %wait E_00000248db2152e0;
    %load/vec4 v00000248db20cc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 148, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 65, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 57, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 90, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 123, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 78, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 156, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 189, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 95, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 214, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 247, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 104, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db20d5d0, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000248db1ec290;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248db271470_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_00000248db1ec290;
T_2 ;
    %wait E_00000248db214ba0;
    %load/vec4 v00000248db270250_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v00000248db271470_0;
    %addi 4, 0, 32;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v00000248db271470_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000248db1f9a60;
T_3 ;
    %wait E_00000248db214d60;
    %load/vec4 v00000248db271b50_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248db2716f0_0, 0, 1;
    %load/vec4 v00000248db2706b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v00000248db2713d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000248db2707f0_0, 0, 4;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v00000248db2713d0_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000248db2707f0_0, 0, 4;
T_3.12 ;
T_3.11 ;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000248db2707f0_0, 0, 4;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000248db2707f0_0, 0, 4;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000248db2707f0_0, 0, 4;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000248db2707f0_0, 0, 4;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000248db2707f0_0, 0, 4;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000248db2707f0_0, 0, 4;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000248db203df0;
T_4 ;
    %wait E_00000248db214ee0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 21, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 24, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 25, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 32, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 33, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 34, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 35, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 36, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 37, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 38, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 39, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 41, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 48, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %pushi/vec4 49, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000248db271d30, 4, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_00000248db203df0;
T_5 ;
    %wait E_00000248db214ee0;
    %load/vec4 v00000248db271010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000248db271f10_0;
    %load/vec4 v00000248db2715b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000248db271d30, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000248db203c60;
T_6 ;
    %wait E_00000248db214ea0;
    %load/vec4 v00000248db271510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v00000248db2702f0_0;
    %load/vec4 v00000248db2709d0_0;
    %and;
    %store/vec4 v00000248db270890_0, 0, 32;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v00000248db2702f0_0;
    %load/vec4 v00000248db2709d0_0;
    %or;
    %store/vec4 v00000248db270890_0, 0, 32;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v00000248db2702f0_0;
    %load/vec4 v00000248db2709d0_0;
    %add;
    %store/vec4 v00000248db270890_0, 0, 32;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v00000248db2702f0_0;
    %load/vec4 v00000248db2709d0_0;
    %sub;
    %store/vec4 v00000248db270890_0, 0, 32;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v00000248db2702f0_0;
    %load/vec4 v00000248db2709d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %store/vec4 v00000248db270890_0, 0, 32;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v00000248db2702f0_0;
    %ix/getv 4, v00000248db2709d0_0;
    %shiftl 4;
    %store/vec4 v00000248db270890_0, 0, 32;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v00000248db2702f0_0;
    %ix/getv 4, v00000248db2709d0_0;
    %shiftr 4;
    %store/vec4 v00000248db270890_0, 0, 32;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v00000248db2702f0_0;
    %load/vec4 v00000248db2709d0_0;
    %mul;
    %store/vec4 v00000248db270890_0, 0, 32;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v00000248db2702f0_0;
    %load/vec4 v00000248db2709d0_0;
    %xor;
    %store/vec4 v00000248db270890_0, 0, 32;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %load/vec4 v00000248db270890_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %pad/s 1;
    %store/vec4 v00000248db271e70_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000248db20a850;
T_7 ;
    %vpi_call 2 13 "$dumpfile", "output_wave.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000248db20a850 {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000248db20a850;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248db271dd0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248db271dd0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_00000248db20a850;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248db271830_0, 0, 1;
T_9.0 ;
    %delay 20, 0;
    %load/vec4 v00000248db271830_0;
    %inv;
    %store/vec4 v00000248db271830_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_00000248db20a850;
T_10 ;
    %delay 300, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "Processor_tb.v";
    "./PROCESSOR.v";
    "./IFU.v";
    "./INST_MEM.v";
    "./CONTROL.v";
    "./DATAPATH.v";
    "./ALU.v";
    "./REG_FILE.v";
