// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2023 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

&clkitg {
	status = "okay";
	bring-up@0 {
		compatible = "mediatek,clk-bring-up";
		reg = <0>;
		clocks =
			<&topckgen_clk CLK_TOP_DSP_SEL>,
			<&topckgen_clk CLK_TOP_DPMAIF_MAIN_SEL>,
			<&topckgen_clk CLK_TOP_PWM_SEL>,
			<&topckgen_clk CLK_TOP_IPSEAST_SEL>,
			<&topckgen_clk CLK_TOP_IPSWEST_SEL>,
			<&topckgen_clk CLK_TOP_EMI_INTERFACE_546_SEL>,
			<&topckgen_clk CLK_TOP_SSR_SEJ_SEL>,
			<&topckgen_clk CLK_TOP_DP_CORE_SEL>,
			<&topckgen_clk CLK_TOP_DP_SEL>,
			<&topckgen_clk CLK_TOP_DISP_SEL>,
			<&topckgen_clk CLK_TOP_MMINFRA_SEL>,
			<&infracfg_ao_clk CLK_IFRAO_RG_SOCSYS_FATB>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_H>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_B>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_FB1>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_FB2>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_FB3>,
			<&pericfg_ao_clk CLK_PERAOP_PWM_FB4>,
			<&vlp_cksys_clk CLK_VLP_CK_IPS_SEL>,
			<&mminfra_config_clk CLK_MMINFRA_SMI>,
			<&dispsys1_config_clk CLK_MM1_DISPSYS1_CONFIG>,
			<&dispsys1_config_clk CLK_MM1_DISP_MUTEX0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC1>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC2>,
			<&dispsys1_config_clk CLK_MM1_MDP_RDMA0>,
			<&dispsys1_config_clk CLK_MM1_DISP_R2Y0>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPLITTER0>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPLITTER1>,
			<&dispsys1_config_clk CLK_MM1_DISP_VDCM0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP1>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP2>,
			<&dispsys1_config_clk CLK_MM1_DISP_DP_INTF0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSI0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSI1>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSI2>,
			<&dispsys1_config_clk CLK_MM1_DISP_MERGE0>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA0>,
			<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA1>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA2>,
			<&dispsys1_config_clk CLK_MM1_DISP_GDMA0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC3>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC4>,
			<&dispsys1_config_clk CLK_MM1_MOD1>,
			<&dispsys1_config_clk CLK_MM1_MOD2>,
			<&dispsys1_config_clk CLK_MM1_MOD3>,
			<&dispsys1_config_clk CLK_MM1_MOD4>,
			<&dispsys1_config_clk CLK_MM1_MOD5>,
			<&dispsys1_config_clk CLK_MM1_MOD6>,
			<&dispsys1_config_clk CLK_MM1_MOD7>,
			<&dispsys1_config_clk CLK_MM1_SUBSYS>,
			<&dispsys1_config_clk CLK_MM1_DSI0>,
			<&dispsys1_config_clk CLK_MM1_DSI1>,
			<&dispsys1_config_clk CLK_MM1_DSI2>,
			<&dispsys1_config_clk CLK_MM1_DP>,
			<&dispsys1_config_clk CLK_MM1_F26M>,
			<&dispsys_config_clk CLK_MM_CONFIG>,
			<&dispsys_config_clk CLK_MM_DISP_MUTEX0>,
			<&dispsys_config_clk CLK_MM_DISP_AAL0>,
			<&dispsys_config_clk CLK_MM_DISP_AAL1>,
			<&dispsys_config_clk CLK_MM_DISP_C3D0>,
			<&dispsys_config_clk CLK_MM_DISP_C3D1>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR0>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR1>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR2>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR3>,
			<&dispsys_config_clk CLK_MM_DISP_CHIST0>,
			<&dispsys_config_clk CLK_MM_DISP_CHIST1>,
			<&dispsys_config_clk CLK_MM_DISP_COLOR0>,
			<&dispsys_config_clk CLK_MM_DISP_COLOR1>,
			<&dispsys_config_clk CLK_MM_DISP_DITHER0>,
			<&dispsys_config_clk CLK_MM_DISP_DITHER1>,
			<&dispsys_config_clk CLK_MM_DISP_DITHER2>,
			<&dispsys_config_clk CLK_MM_DLI_ASYNC0>,
			<&dispsys_config_clk CLK_MM_DLI_ASYNC1>,
			<&dispsys_config_clk CLK_MM_DLI_ASYNC2>,
			<&dispsys_config_clk CLK_MM_DLI_ASYNC3>,
			<&dispsys_config_clk CLK_MM_DLI_ASYNC4>,
			<&dispsys_config_clk CLK_MM_DLI_ASYNC5>,
			<&dispsys_config_clk CLK_MM_DLI_ASYNC6>,
			<&dispsys_config_clk CLK_MM_DLI_ASYNC7>,
			<&dispsys_config_clk CLK_MM_DLO_ASYNC0>,
			<&dispsys_config_clk CLK_MM_DLO_ASYNC1>,
			<&dispsys_config_clk CLK_MM_DLO_ASYNC2>,
			<&dispsys_config_clk CLK_MM_DLO_ASYNC3>,
			<&dispsys_config_clk CLK_MM_DLO_ASYNC4>,
			<&dispsys_config_clk CLK_MM_DISP_GAMMA0>,
			<&dispsys_config_clk CLK_MM_DISP_GAMMA1>,
			<&dispsys_config_clk CLK_MM_MDP_AAL0>,
			<&dispsys_config_clk CLK_MM_MDP_RDMA0>,
			<&dispsys_config_clk CLK_MM_DISP_ODDMR0>,
			<&dispsys_config_clk CLK_MM_DISP_POSTALIGN0>,
			<&dispsys_config_clk CLK_MM_DISP_POSTMASK0>,
			<&dispsys_config_clk CLK_MM_DISP_POSTMASK1>,
			<&dispsys_config_clk CLK_MM_DISP_RSZ0>,
			<&dispsys_config_clk CLK_MM_DISP_RSZ1>,
			<&dispsys_config_clk CLK_MM_DISP_SPR0>,
			<&dispsys_config_clk CLK_MM_DISP_TDSHP0>,
			<&dispsys_config_clk CLK_MM_DISP_TDSHP1>,
			<&dispsys_config_clk CLK_MM_DISP_WDMA1>,
			<&dispsys_config_clk CLK_MM_DISP_Y2R0>,
			<&dispsys_config_clk CLK_MM_MDP_AAL1>,
			<&dispsys_config_clk CLK_MM_SMI_SUB_COMM0>,
			<&ovlsys_config_clk CLK_OVLSYS_CONFIG>,
			<&ovlsys_config_clk CLK_OVL_DISP_FAKE_ENG0>,
			<&ovlsys_config_clk CLK_OVL_DISP_FAKE_ENG1>,
			<&ovlsys_config_clk CLK_OVL_DISP_MUTEX0>,
			<&ovlsys_config_clk CLK_OVL_DISP_OVL0_2L>,
			<&ovlsys_config_clk CLK_OVL_DISP_OVL1_2L>,
			<&ovlsys_config_clk CLK_OVL_DISP_OVL2_2L>,
			<&ovlsys_config_clk CLK_OVL_DISP_OVL3_2L>,
			<&ovlsys_config_clk CLK_OVL_DISP_RSZ1>,
			<&ovlsys_config_clk CLK_OVL_MDP_RSZ0>,
			<&ovlsys_config_clk CLK_OVL_DISP_WDMA0>,
			<&ovlsys_config_clk CLK_OVL_DISP_UFBC_WDMA0>,
			<&ovlsys_config_clk CLK_OVL_DISP_WDMA2>,
			<&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC0>,
			<&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC1>,
			<&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC2>,
			<&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC0>,
			<&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC1>,
			<&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC2>,
			<&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC3>,
			<&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC4>,
			<&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC5>,
			<&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC6>,
			<&ovlsys_config_clk CLK_OVL_INLINEROT0>,
			<&ovlsys_config_clk CLK_OVL_SMI_SUB_COMM0>,
			<&ovlsys_config_clk CLK_OVL_DISP_Y2R0>,
			<&ovlsys_config_clk CLK_OVL_DISP_Y2R1>,
			<&ovlsys_config_clk CLK_OVL_DISP_OVL4_2L>,
			<&ovlsys1_config_clk CLK_OVL1_OVLSYS_CONFIG>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_FAKE_ENG0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_FAKE_ENG1>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_MUTEX0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_OVL0_2L>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_OVL1_2L>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_OVL2_2L>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_OVL3_2L>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_RSZ1>,
			<&ovlsys1_config_clk CLK_OVL1_MDP_RSZ0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_WDMA0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_UFBC_WDMA0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_WDMA2>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DLI_ASYNC0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DLI_ASYNC1>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DLI_ASYNC2>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC1>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC2>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC3>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC4>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC5>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC6>,
			<&ovlsys1_config_clk CLK_OVL1_INLINEROT0>,
			<&ovlsys1_config_clk CLK_OVL1_SMI_SUB_COMM0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_Y2R0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_Y2R1>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_OVL4_2L>;
	};

	bring-up-pd-isp-vcore@c {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0xc>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_VCORE>;
	};

	bring-up-pd-disp-vcore@1c {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x1c>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DISP_VCORE>;
	};

	bring-up-pd-dis0-shutdown@1f {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x1f>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS0_SHUTDOWN>;
	};

	bring-up-pd-dis1-shutdown@20 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x20>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS1_SHUTDOWN>;
	};

	bring-up-pd-ovl0-shutdown@21 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x21>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL0_SHUTDOWN>;
	};

	bring-up-pd-ovl1-shutdown@22 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x22>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_OVL1_SHUTDOWN>;
	};

	bring-up-pd-mm-infra@23 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x23>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_MM_INFRA>;
	};

	bring-up-pd-dp-tx@24 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x24>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_DP_TX>;
	};

	bring-up-pd-ssrsys@26 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x26>;
		power-domains = <&scpsys MT6989_POWER_DOMAIN_SSR>;
	};

};
