// Seed: 1362389025
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri id_4,
    input tri id_5
);
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output wand id_2,
    input supply1 id_3,
    output tri id_4,
    output wor id_5,
    input tri1 id_6,
    input tri id_7,
    output supply1 id_8,
    output supply0 id_9,
    output wor id_10,
    input wire id_11,
    output wand id_12,
    input tri id_13,
    output uwire id_14,
    input uwire id_15,
    output wor id_16,
    input wor id_17
    , id_20,
    input wand id_18
);
  wire id_21;
  wire id_22;
  module_0(
      id_3, id_6, id_17, id_2, id_9, id_11
  );
  wire id_23;
  supply1 id_24, id_25;
  assign id_25 = 1;
endmodule
