

================================================================
== Vivado HLS Report for 'find_iris_high_accur'
================================================================
* Date:           Tue Oct  6 18:21:16 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Iris-recognition
* Solution:       PYNQ_SOLUTION
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.636 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+-----------+-----------+-----------+----------+-----------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |       Interval       | Pipeline|
    |    min   |    max    |    min    |    max    |    min   |    max    |   Type  |
    +----------+-----------+-----------+-----------+----------+-----------+---------+
    |  59860416|  119534016| 0.599 sec | 1.195 sec |  59860416|  119534016|   none  |
    +----------+-----------+-----------+-----------+----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+----------+-----------+-----------------+-----------+-----------+------+----------+
        |                    |   Latency (cycles)   |    Iteration    |  Initiation Interval  | Trip |          |
        |      Loop Name     |    min   |    max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +--------------------+----------+-----------+-----------------+-----------+-----------+------+----------+
        |- Loop 1            |      6901|       6901|              103|          -|          -|    67|    no    |
        | + Loop 1.1         |        96|         96|               12|          -|          -|     8|    no    |
        |- Loop 2            |        37|         37|                1|          -|          -|    37|    no    |
        |- loopPixel         |  59853360|  119526960| 213762 ~ 426882 |          -|          -|   280|    no    |
        | + loopPixel.1      |    213760|     426880|    668 ~ 1334   |          -|          -|   320|    no    |
        |  ++ loopPixel.1.1  |       666|       1332|      3 ~ 6      |          -|          -|   222|    no    |
        |- Loop 4            |       108|        108|                3|          -|          -|    36|    no    |
        +--------------------+----------+-----------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|   2053|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|    1376|   2530|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    421|    -|
|Register         |        -|      -|     703|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     11|    2079|   5004|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      5|       1|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |top_level2_fadd_3g8j_U34  |top_level2_fadd_3g8j  |        0|      2|  205|  390|    0|
    |top_level2_fadd_3g8j_U35  |top_level2_fadd_3g8j  |        0|      2|  205|  390|    0|
    |top_level2_fmul_3hbi_U36  |top_level2_fmul_3hbi  |        0|      3|  143|  321|    0|
    |top_level2_fmul_3hbi_U37  |top_level2_fmul_3hbi  |        0|      3|  143|  321|    0|
    |top_level2_sitofpibs_U38  |top_level2_sitofpibs  |        0|      0|  340|  554|    0|
    |top_level2_sitofpibs_U39  |top_level2_sitofpibs  |        0|      0|  340|  554|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     10| 1376| 2530|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |top_level2_mul_mujbC_U40  |top_level2_mul_mujbC  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |points_U  |find_iris_high_aceOg  |        2|  0|   0|    0|   804|   32|     1|        25728|
    |sums_U    |find_iris_high_acfYi  |        2|  0|   0|    0|    37|   32|     1|         1184|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |        4|  0|   0|    0|   841|   64|     2|        26912|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |add_ln227_fu_697_p2        |     +    |      0|  0|   12|          12|          12|
    |add_ln248_fu_1290_p2       |     +    |      0|  0|   39|          32|          32|
    |add_ln257_fu_1322_p2       |     +    |      0|  0|   15|           6|           2|
    |add_ln339_1_fu_1054_p2     |     +    |      0|  0|   15|           8|           9|
    |add_ln339_fu_925_p2        |     +    |      0|  0|   15|           8|           9|
    |alpha_fu_702_p2            |     +    |      0|  0|   15|           6|           9|
    |ap_return                  |     +    |      0|  0|   39|          32|           7|
    |count1_fu_525_p2           |     +    |      0|  0|   15|           7|           1|
    |count2_fu_567_p2           |     +    |      0|  0|   13|           4|           1|
    |i_fu_1189_p2               |     +    |      0|  0|   15|           6|           1|
    |p_fu_1295_p2               |     +    |      0|  0|   15|           9|           2|
    |r_1_fu_1311_p2             |     +    |      0|  0|   15|           6|           1|
    |r_fu_708_p2                |     +    |      0|  0|   15|           8|           1|
    |x_1_fu_1226_p2             |     +    |      0|  0|   15|           9|           1|
    |y_1_fu_1210_p2             |     +    |      0|  0|   15|           9|           1|
    |i_max_fu_1339_p2           |     -    |      0|  0|   39|          32|          32|
    |result_V_2_fu_1140_p2      |     -    |      0|  0|   39|           1|          32|
    |result_V_4_fu_1152_p2      |     -    |      0|  0|   39|           1|          32|
    |sub_ln1311_1_fu_1068_p2    |     -    |      0|  0|   15|           7|           8|
    |sub_ln1311_fu_939_p2       |     -    |      0|  0|   15|           7|           8|
    |sub_ln227_fu_555_p2        |     -    |      0|  0|   12|          12|          12|
    |and_ln16_fu_639_p2         |    and   |      0|  0|    2|           1|           1|
    |and_ln17_fu_651_p2         |    and   |      0|  0|    2|           1|           1|
    |and_ln18_fu_663_p2         |    and   |      0|  0|    2|           1|           1|
    |and_ln19_fu_780_p2         |    and   |      0|  0|    2|           1|           1|
    |and_ln20_1_fu_729_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln20_fu_724_p2         |    and   |      0|  0|    2|           1|           1|
    |and_ln9_fu_854_p2          |    and   |      0|  0|    2|           1|           1|
    |sel_tmp53_fu_789_p2        |    and   |      0|  0|    2|           1|           1|
    |icmp_ln15_fu_573_p2        |   icmp   |      0|  0|   13|           9|           1|
    |icmp_ln16_fu_579_p2        |   icmp   |      0|  0|   13|           9|           6|
    |icmp_ln17_fu_585_p2        |   icmp   |      0|  0|   13|           9|           7|
    |icmp_ln18_fu_591_p2        |   icmp   |      0|  0|   13|           9|           8|
    |icmp_ln19_fu_597_p2        |   icmp   |      0|  0|   13|           9|           8|
    |icmp_ln20_1_fu_627_p2      |   icmp   |      0|  0|   13|           9|           8|
    |icmp_ln20_2_fu_675_p2      |   icmp   |      0|  0|   13|           9|           9|
    |icmp_ln20_3_fu_681_p2      |   icmp   |      0|  0|   13|           9|           8|
    |icmp_ln20_fu_621_p2        |   icmp   |      0|  0|   13|           9|           9|
    |icmp_ln220_fu_519_p2       |   icmp   |      0|  0|   11|           8|           8|
    |icmp_ln222_fu_561_p2       |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln236_fu_1183_p2      |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln239_fu_1204_p2      |   icmp   |      0|  0|   13|           9|           9|
    |icmp_ln240_fu_1220_p2      |   icmp   |      0|  0|   13|           9|           9|
    |icmp_ln245_fu_1236_p2      |   icmp   |      0|  0|   13|           9|           8|
    |icmp_ln246_1_fu_1263_p2    |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln246_fu_1247_p2      |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln255_fu_1305_p2      |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln259_fu_1345_p2      |   icmp   |      0|  0|   18|          32|          32|
    |r_V_12_fu_1098_p2          |   lshr   |      0|  0|   73|          25|          25|
    |r_V_fu_969_p2              |   lshr   |      0|  0|   73|          25|          25|
    |ap_block_state1            |    or    |      0|  0|    2|           1|           1|
    |ap_block_state28           |    or    |      0|  0|    2|           1|           1|
    |empty_fu_803_p2            |    or    |      0|  0|    2|           1|           1|
    |or_ln16_1_fu_749_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln16_fu_603_p2          |    or    |      0|  0|    2|           1|           1|
    |or_ln17_fu_609_p2          |    or    |      0|  0|    2|           1|           1|
    |or_ln18_1_fu_669_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln18_fu_615_p2          |    or    |      0|  0|    2|           1|           1|
    |or_ln19_fu_714_p2          |    or    |      0|  0|    2|           1|           1|
    |or_ln20_fu_785_p2          |    or    |      0|  0|    2|           1|           1|
    |or_ln228_fu_1172_p2        |    or    |      0|  0|   32|          32|           1|
    |or_ln246_fu_1252_p2        |    or    |      0|  0|    9|           9|           1|
    |or_ln9_fu_867_p2           |    or    |      0|  0|    2|           1|           1|
    |grp_fu_500_p1              |  select  |      0|  0|   32|           1|          32|
    |grp_fu_504_p1              |  select  |      0|  0|   32|           1|          32|
    |p_Val2_60_fu_1003_p3       |  select  |      0|  0|   32|           1|          32|
    |p_Val2_62_fu_1132_p3       |  select  |      0|  0|   32|           1|          32|
    |points_d0                  |  select  |      0|  0|   32|           1|          32|
    |points_d1                  |  select  |      0|  0|   32|           1|          32|
    |sel_tmp40_fu_795_p3        |  select  |      0|  0|   32|           1|          32|
    |select_ln10_fu_818_p3      |  select  |      0|  0|   31|           1|          30|
    |select_ln16_1_fu_753_p3    |  select  |      0|  0|   32|           1|          32|
    |select_ln16_fu_742_p3      |  select  |      0|  0|   30|           1|          30|
    |select_ln18_1_fu_768_p3    |  select  |      0|  0|   32|           1|          32|
    |select_ln18_fu_761_p3      |  select  |      0|  0|   30|           1|          30|
    |select_ln20_fu_734_p3      |  select  |      0|  0|   32|           1|          31|
    |select_ln259_1_fu_1357_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln259_fu_1350_p3    |  select  |      0|  0|   32|           1|          32|
    |select_ln5_1_fu_832_p3     |  select  |      0|  0|   32|           1|          32|
    |select_ln5_fu_825_p3       |  select  |      0|  0|   30|           1|          30|
    |select_ln7_1_fu_847_p3     |  select  |      0|  0|   32|           1|          32|
    |select_ln7_fu_840_p3       |  select  |      0|  0|   32|           1|          32|
    |select_ln9_fu_859_p3       |  select  |      0|  0|   32|           1|          32|
    |ush_1_fu_1078_p3           |  select  |      0|  0|    9|           1|           9|
    |ush_fu_949_p3              |  select  |      0|  0|    9|           1|           9|
    |r_V_11_fu_975_p2           |    shl   |      0|  0|  243|          79|          79|
    |r_V_13_fu_1104_p2          |    shl   |      0|  0|  243|          79|          79|
    |xor_ln15_fu_633_p2         |    xor   |      0|  0|    2|           1|           2|
    |xor_ln16_fu_645_p2         |    xor   |      0|  0|    2|           1|           2|
    |xor_ln17_fu_657_p2         |    xor   |      0|  0|    2|           1|           2|
    |xor_ln18_fu_775_p2         |    xor   |      0|  0|    2|           1|           2|
    |xor_ln19_fu_718_p2         |    xor   |      0|  0|    2|           1|           2|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      0|  0| 2053|         745|        1312|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  169|         38|    1|         38|
    |ap_done                      |    9|          2|    1|          2|
    |count1_0_i_reg_378           |    9|          2|    7|         14|
    |count2_0_i_reg_401           |    9|          2|    4|          8|
    |dst_img_data_stream_V_blk_n  |    9|          2|    1|          2|
    |grp_fu_508_p0                |   15|          3|   32|         96|
    |i_0_i_reg_412                |    9|          2|    6|         12|
    |i_max_0_i_reg_469            |    9|          2|   32|         64|
    |img_data_stream_V_blk_n      |    9|          2|    1|          2|
    |iris_radius_0_i_reg_457      |    9|          2|   32|         64|
    |iris_radius_reg_481          |    9|          2|    6|         12|
    |p_0_i_reg_445                |    9|          2|    9|         18|
    |points_address0              |   15|          3|   10|         30|
    |points_address1              |   15|          3|   10|         30|
    |r_0_i_reg_366                |    9|          2|    8|         16|
    |real_start                   |    9|          2|    1|          2|
    |sums_address0                |   21|          4|    6|         24|
    |sums_d0                      |   15|          3|   32|         96|
    |val_assign_reg_390           |    9|          2|    9|         18|
    |x2_0_i_reg_434               |    9|          2|    9|         18|
    |x_blk_n                      |    9|          2|    1|          2|
    |x_out_blk_n                  |    9|          2|    1|          2|
    |y1_0_i_reg_423               |    9|          2|    9|         18|
    |y_blk_n                      |    9|          2|    1|          2|
    |y_out_blk_n                  |    9|          2|    1|          2|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  421|         92|  230|        592|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln227_reg_1481       |  11|   0|   12|          1|
    |add_ln248_reg_1613       |  32|   0|   32|          0|
    |alpha_reg_1486           |   9|   0|    9|          0|
    |and_ln16_reg_1450        |   1|   0|    1|          0|
    |and_ln18_reg_1457        |   1|   0|    1|          0|
    |ap_CS_fsm                |  37|   0|   37|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |count1_0_i_reg_378       |   7|   0|    7|          0|
    |count1_reg_1399          |   7|   0|    7|          0|
    |count2_0_i_reg_401       |   4|   0|    4|          0|
    |count2_reg_1418          |   4|   0|    4|          0|
    |i_0_i_reg_412            |   6|   0|    6|          0|
    |i_max_0_i_reg_469        |  32|   0|   32|          0|
    |i_max_reg_1646           |  32|   0|   32|          0|
    |icmp_ln15_reg_1423       |   1|   0|    1|          0|
    |icmp_ln19_reg_1428       |   1|   0|    1|          0|
    |icmp_ln20_1_reg_1445     |   1|   0|    1|          0|
    |icmp_ln20_2_reg_1469     |   1|   0|    1|          0|
    |icmp_ln20_3_reg_1475     |   1|   0|    1|          0|
    |icmp_ln20_reg_1440       |   1|   0|    1|          0|
    |icmp_ln246_1_reg_1604    |   1|   0|    1|          0|
    |icmp_ln246_reg_1595      |   1|   0|    1|          0|
    |iris_radius_0_i_reg_457  |  32|   0|   32|          0|
    |iris_radius_reg_481      |   6|   0|    6|          0|
    |or_ln18_1_reg_1463       |   1|   0|    1|          0|
    |or_ln18_reg_1434         |   1|   0|    1|          0|
    |p_0_i_reg_445            |   9|   0|    9|          0|
    |p_Result_53_reg_1537     |   1|   0|    1|          0|
    |p_Result_s_reg_1526      |   1|   0|    1|          0|
    |p_Val2_60_reg_1531       |  32|   0|   32|          0|
    |p_Val2_62_reg_1542       |  32|   0|   32|          0|
    |r_0_i_reg_366            |   8|   0|    8|          0|
    |r_1_reg_1631             |   6|   0|    6|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |sub_ln227_reg_1410       |  10|   0|   12|          2|
    |sums_addr_3_reg_1608     |   6|   0|    6|          0|
    |tmp_17_i_reg_1506        |  32|   0|   32|          0|
    |tmp_19_i_reg_1386        |  32|   0|   32|          0|
    |tmp_20_i_reg_1511        |  32|   0|   32|          0|
    |tmp_i_38_reg_1404        |  32|   0|   32|          0|
    |tmp_i_reg_1381           |  32|   0|   32|          0|
    |val_assign_reg_390       |   9|   0|    9|          0|
    |x2_0_i_reg_434           |   9|   0|    9|          0|
    |x_1_reg_1577             |   9|   0|    9|          0|
    |x_assign_3_reg_1521      |  32|   0|   32|          0|
    |x_assign_reg_1516        |  32|   0|   32|          0|
    |x_read_reg_1371          |  32|   0|   32|          0|
    |y1_0_i_reg_423           |   9|   0|    9|          0|
    |y_1_reg_1564             |   9|   0|    9|          0|
    |y_read_reg_1376          |  32|   0|   32|          0|
    |zext_ln239_reg_1556      |   9|   0|   32|         23|
    |zext_ln240_reg_1569      |   9|   0|   32|         23|
    |zext_ln248_reg_1582      |   8|   0|   32|         24|
    |zext_ln261_reg_1623      |   6|   0|   32|         26|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 703|   0|  802|         99|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |  find_iris_high_accur | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |  find_iris_high_accur | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |  find_iris_high_accur | return value |
|start_full_n                  |  in |    1| ap_ctrl_hs |  find_iris_high_accur | return value |
|ap_done                       | out |    1| ap_ctrl_hs |  find_iris_high_accur | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |  find_iris_high_accur | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |  find_iris_high_accur | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |  find_iris_high_accur | return value |
|start_out                     | out |    1| ap_ctrl_hs |  find_iris_high_accur | return value |
|start_write                   | out |    1| ap_ctrl_hs |  find_iris_high_accur | return value |
|ap_return                     | out |   32| ap_ctrl_hs |  find_iris_high_accur | return value |
|img_data_stream_V_dout        |  in |    8|   ap_fifo  |   img_data_stream_V   |    pointer   |
|img_data_stream_V_empty_n     |  in |    1|   ap_fifo  |   img_data_stream_V   |    pointer   |
|img_data_stream_V_read        | out |    1|   ap_fifo  |   img_data_stream_V   |    pointer   |
|x_dout                        |  in |   32|   ap_fifo  |           x           |    pointer   |
|x_empty_n                     |  in |    1|   ap_fifo  |           x           |    pointer   |
|x_read                        | out |    1|   ap_fifo  |           x           |    pointer   |
|y_dout                        |  in |   32|   ap_fifo  |           y           |    pointer   |
|y_empty_n                     |  in |    1|   ap_fifo  |           y           |    pointer   |
|y_read                        | out |    1|   ap_fifo  |           y           |    pointer   |
|dst_img_data_stream_V_din     | out |    8|   ap_fifo  | dst_img_data_stream_V |    pointer   |
|dst_img_data_stream_V_full_n  |  in |    1|   ap_fifo  | dst_img_data_stream_V |    pointer   |
|dst_img_data_stream_V_write   | out |    1|   ap_fifo  | dst_img_data_stream_V |    pointer   |
|x_out_din                     | out |   32|   ap_fifo  |         x_out         |    pointer   |
|x_out_full_n                  |  in |    1|   ap_fifo  |         x_out         |    pointer   |
|x_out_write                   | out |    1|   ap_fifo  |         x_out         |    pointer   |
|y_out_din                     | out |   32|   ap_fifo  |         y_out         |    pointer   |
|y_out_full_n                  |  in |    1|   ap_fifo  |         y_out         |    pointer   |
|y_out_write                   | out |    1|   ap_fifo  |         y_out         |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 26 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 8 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 14 
26 --> 26 27 
27 --> 28 35 
28 --> 29 27 
29 --> 30 28 
30 --> 31 34 
31 --> 32 34 
32 --> 33 
33 --> 34 
34 --> 29 
35 --> 36 
36 --> 37 
37 --> 35 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%points = alloca [804 x i32], align 16" [Iris-recognition/toplevel.cpp:216]   --->   Operation 38 'alloca' 'points' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%sums = alloca [37 x i32], align 16" [Iris-recognition/toplevel.cpp:235]   --->   Operation 39 'alloca' 'sums' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>
ST_1 : Operation 40 [1/1] (3.63ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %x)" [Iris-recognition/toplevel.cpp:211]   --->   Operation 40 'read' 'x_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (3.63ns)   --->   "%y_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %y)" [Iris-recognition/toplevel.cpp:211]   --->   Operation 41 'read' 'y_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %x_out, i32 %x_read)" [Iris-recognition/toplevel.cpp:211]   --->   Operation 42 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %y_out, i32 %y_read)" [Iris-recognition/toplevel.cpp:211]   --->   Operation 43 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 44 [6/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %x_read to float" [Iris-recognition/toplevel.cpp:225]   --->   Operation 44 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 45 [6/6] (6.41ns)   --->   "%tmp_19_i = sitofp i32 %y_read to float" [Iris-recognition/toplevel.cpp:226]   --->   Operation 45 'sitofp' 'tmp_19_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 46 [5/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %x_read to float" [Iris-recognition/toplevel.cpp:225]   --->   Operation 46 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 47 [5/6] (6.41ns)   --->   "%tmp_19_i = sitofp i32 %y_read to float" [Iris-recognition/toplevel.cpp:226]   --->   Operation 47 'sitofp' 'tmp_19_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 48 [4/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %x_read to float" [Iris-recognition/toplevel.cpp:225]   --->   Operation 48 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 49 [4/6] (6.41ns)   --->   "%tmp_19_i = sitofp i32 %y_read to float" [Iris-recognition/toplevel.cpp:226]   --->   Operation 49 'sitofp' 'tmp_19_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 50 [3/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %x_read to float" [Iris-recognition/toplevel.cpp:225]   --->   Operation 50 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 51 [3/6] (6.41ns)   --->   "%tmp_19_i = sitofp i32 %y_read to float" [Iris-recognition/toplevel.cpp:226]   --->   Operation 51 'sitofp' 'tmp_19_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 52 [2/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %x_read to float" [Iris-recognition/toplevel.cpp:225]   --->   Operation 52 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 53 [2/6] (6.41ns)   --->   "%tmp_19_i = sitofp i32 %y_read to float" [Iris-recognition/toplevel.cpp:226]   --->   Operation 53 'sitofp' 'tmp_19_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str226, i32 0, i32 0, [1 x i8]* @p_str227, [1 x i8]* @p_str228, [1 x i8]* @p_str229, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str230, [1 x i8]* @p_str231)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str219, i32 0, i32 0, [1 x i8]* @p_str220, [1 x i8]* @p_str221, [1 x i8]* @p_str222, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str223, [1 x i8]* @p_str224)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str351, i32 0, i32 0, [1 x i8]* @p_str352, [1 x i8]* @p_str353, [1 x i8]* @p_str354, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str355, [11 x i8]* @ScalarProp_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %x, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str346, i32 0, i32 0, [1 x i8]* @p_str347, [1 x i8]* @p_str348, [1 x i8]* @p_str349, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str350, [11 x i8]* @ScalarProp_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %x_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str356, i32 0, i32 0, [1 x i8]* @p_str357, [1 x i8]* @p_str358, [1 x i8]* @p_str359, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str360, [11 x i8]* @ScalarProp_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str361, i32 0, i32 0, [1 x i8]* @p_str362, [1 x i8]* @p_str363, [1 x i8]* @p_str364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str365, [11 x i8]* @ScalarProp_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %x_read to float" [Iris-recognition/toplevel.cpp:225]   --->   Operation 60 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 61 [1/6] (6.41ns)   --->   "%tmp_19_i = sitofp i32 %y_read to float" [Iris-recognition/toplevel.cpp:226]   --->   Operation 61 'sitofp' 'tmp_19_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (1.76ns)   --->   "br label %0" [Iris-recognition/toplevel.cpp:220]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%r_0_i = phi i8 [ 84, %entry ], [ %r, %1 ]"   --->   Operation 63 'phi' 'r_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%count1_0_i = phi i7 [ 0, %entry ], [ %count1, %1 ]"   --->   Operation 64 'phi' 'count1_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i8 %r_0_i to i32" [Iris-recognition/toplevel.cpp:220]   --->   Operation 65 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (1.55ns)   --->   "%icmp_ln220 = icmp eq i8 %r_0_i, -105" [Iris-recognition/toplevel.cpp:220]   --->   Operation 66 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 67, i64 67, i64 67)"   --->   Operation 67 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (1.87ns)   --->   "%count1 = add i7 %count1_0_i, 1" [Iris-recognition/toplevel.cpp:231]   --->   Operation 68 'add' 'count1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220, label %.preheader38.i.preheader, label %.preheader6.preheader.i" [Iris-recognition/toplevel.cpp:220]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [6/6] (6.41ns)   --->   "%tmp_i_38 = sitofp i32 %zext_ln220 to float" [Iris-recognition/toplevel.cpp:225]   --->   Operation 70 'sitofp' 'tmp_i_38' <Predicate = (!icmp_ln220)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (1.76ns)   --->   "br label %.preheader38.i" [Iris-recognition/toplevel.cpp:236]   --->   Operation 71 'br' <Predicate = (icmp_ln220)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 72 [5/6] (6.41ns)   --->   "%tmp_i_38 = sitofp i32 %zext_ln220 to float" [Iris-recognition/toplevel.cpp:225]   --->   Operation 72 'sitofp' 'tmp_i_38' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 73 [4/6] (6.41ns)   --->   "%tmp_i_38 = sitofp i32 %zext_ln220 to float" [Iris-recognition/toplevel.cpp:225]   --->   Operation 73 'sitofp' 'tmp_i_38' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 74 [3/6] (6.41ns)   --->   "%tmp_i_38 = sitofp i32 %zext_ln220 to float" [Iris-recognition/toplevel.cpp:225]   --->   Operation 74 'sitofp' 'tmp_i_38' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 75 [2/6] (6.41ns)   --->   "%tmp_i_38 = sitofp i32 %zext_ln220 to float" [Iris-recognition/toplevel.cpp:225]   --->   Operation 75 'sitofp' 'tmp_i_38' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 76 [1/6] (6.41ns)   --->   "%tmp_i_38 = sitofp i32 %zext_ln220 to float" [Iris-recognition/toplevel.cpp:225]   --->   Operation 76 'sitofp' 'tmp_i_38' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %count1_0_i, i4 0)" [Iris-recognition/toplevel.cpp:227]   --->   Operation 77 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i11 %shl_ln to i12" [Iris-recognition/toplevel.cpp:227]   --->   Operation 78 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln227_1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %count1_0_i, i2 0)" [Iris-recognition/toplevel.cpp:227]   --->   Operation 79 'bitconcatenate' 'shl_ln227_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln227_1 = zext i9 %shl_ln227_1 to i12" [Iris-recognition/toplevel.cpp:227]   --->   Operation 80 'zext' 'zext_ln227_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (1.63ns)   --->   "%sub_ln227 = sub i12 %zext_ln227, %zext_ln227_1" [Iris-recognition/toplevel.cpp:227]   --->   Operation 81 'sub' 'sub_ln227' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 82 [1/1] (1.76ns)   --->   "br label %.preheader6.i" [Iris-recognition/toplevel.cpp:222]   --->   Operation 82 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 13> <Delay = 5.57>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%val_assign = phi i9 [ %alpha, %_ifconv ], [ 0, %.preheader6.preheader.i ]"   --->   Operation 83 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%count2_0_i = phi i4 [ %count2, %_ifconv ], [ 0, %.preheader6.preheader.i ]"   --->   Operation 84 'phi' 'count2_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (1.30ns)   --->   "%icmp_ln222 = icmp eq i4 %count2_0_i, -8" [Iris-recognition/toplevel.cpp:222]   --->   Operation 85 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 86 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (1.73ns)   --->   "%count2 = add i4 %count2_0_i, 1" [Iris-recognition/toplevel.cpp:229]   --->   Operation 87 'add' 'count2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln222, label %1, label %_ifconv" [Iris-recognition/toplevel.cpp:222]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (1.66ns)   --->   "%icmp_ln15 = icmp eq i9 %val_assign, 0" [Iris-recognition/sine.cpp:15->Iris-recognition/toplevel.cpp:223]   --->   Operation 89 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln222)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (1.66ns)   --->   "%icmp_ln16 = icmp eq i9 %val_assign, 45" [Iris-recognition/sine.cpp:16->Iris-recognition/toplevel.cpp:223]   --->   Operation 90 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln222)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 91 [1/1] (1.66ns)   --->   "%icmp_ln17 = icmp eq i9 %val_assign, 90" [Iris-recognition/sine.cpp:17->Iris-recognition/toplevel.cpp:223]   --->   Operation 91 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln222)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [1/1] (1.66ns)   --->   "%icmp_ln18 = icmp eq i9 %val_assign, 135" [Iris-recognition/sine.cpp:18->Iris-recognition/toplevel.cpp:223]   --->   Operation 92 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln222)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 93 [1/1] (1.66ns)   --->   "%icmp_ln19 = icmp eq i9 %val_assign, 180" [Iris-recognition/sine.cpp:19->Iris-recognition/toplevel.cpp:223]   --->   Operation 93 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln222)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [1/1] (0.97ns)   --->   "%or_ln16 = or i1 %icmp_ln15, %icmp_ln16" [Iris-recognition/sine.cpp:16->Iris-recognition/toplevel.cpp:223]   --->   Operation 94 'or' 'or_ln16' <Predicate = (!icmp_ln222)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [1/1] (0.97ns)   --->   "%or_ln17 = or i1 %or_ln16, %icmp_ln17" [Iris-recognition/sine.cpp:17->Iris-recognition/toplevel.cpp:223]   --->   Operation 95 'or' 'or_ln17' <Predicate = (!icmp_ln222)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (0.97ns)   --->   "%or_ln18 = or i1 %or_ln17, %icmp_ln18" [Iris-recognition/sine.cpp:18->Iris-recognition/toplevel.cpp:223]   --->   Operation 96 'or' 'or_ln18' <Predicate = (!icmp_ln222)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (1.66ns)   --->   "%icmp_ln20 = icmp ne i9 %val_assign, -197" [Iris-recognition/sine.cpp:20->Iris-recognition/toplevel.cpp:223]   --->   Operation 97 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln222)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 98 [1/1] (1.66ns)   --->   "%icmp_ln20_1 = icmp ne i9 %val_assign, 225" [Iris-recognition/sine.cpp:20->Iris-recognition/toplevel.cpp:223]   --->   Operation 98 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln222)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln16)   --->   "%xor_ln15 = xor i1 %icmp_ln15, true" [Iris-recognition/sine.cpp:15->Iris-recognition/toplevel.cpp:223]   --->   Operation 99 'xor' 'xor_ln15' <Predicate = (!icmp_ln222)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln16 = and i1 %icmp_ln16, %xor_ln15" [Iris-recognition/sine.cpp:16->Iris-recognition/toplevel.cpp:223]   --->   Operation 100 'and' 'and_ln16' <Predicate = (!icmp_ln222)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%xor_ln16 = xor i1 %or_ln16, true" [Iris-recognition/sine.cpp:16->Iris-recognition/toplevel.cpp:223]   --->   Operation 101 'xor' 'xor_ln16' <Predicate = (!icmp_ln222)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%and_ln17 = and i1 %icmp_ln17, %xor_ln16" [Iris-recognition/sine.cpp:17->Iris-recognition/toplevel.cpp:223]   --->   Operation 102 'and' 'and_ln17' <Predicate = (!icmp_ln222)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln17 = xor i1 %or_ln17, true" [Iris-recognition/sine.cpp:17->Iris-recognition/toplevel.cpp:223]   --->   Operation 103 'xor' 'xor_ln17' <Predicate = (!icmp_ln222)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln18 = and i1 %icmp_ln18, %xor_ln17" [Iris-recognition/sine.cpp:18->Iris-recognition/toplevel.cpp:223]   --->   Operation 104 'and' 'and_ln18' <Predicate = (!icmp_ln222)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln18_1 = or i1 %and_ln18, %and_ln17" [Iris-recognition/sine.cpp:18->Iris-recognition/toplevel.cpp:223]   --->   Operation 105 'or' 'or_ln18_1' <Predicate = (!icmp_ln222)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [1/1] (1.66ns)   --->   "%icmp_ln20_2 = icmp eq i9 %val_assign, -197" [Iris-recognition/sine.cpp:20->Iris-recognition/toplevel.cpp:223]   --->   Operation 106 'icmp' 'icmp_ln20_2' <Predicate = (!icmp_ln222)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [1/1] (1.66ns)   --->   "%icmp_ln20_3 = icmp eq i9 %val_assign, 225" [Iris-recognition/sine.cpp:20->Iris-recognition/toplevel.cpp:223]   --->   Operation 107 'icmp' 'icmp_ln20_3' <Predicate = (!icmp_ln222)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln227)   --->   "%shl_ln227 = shl i4 %count2_0_i, 1" [Iris-recognition/toplevel.cpp:227]   --->   Operation 108 'shl' 'shl_ln227' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln227)   --->   "%zext_ln227_2 = zext i4 %shl_ln227 to i12" [Iris-recognition/toplevel.cpp:227]   --->   Operation 109 'zext' 'zext_ln227_2' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln227 = add i12 %zext_ln227_2, %sub_ln227" [Iris-recognition/toplevel.cpp:227]   --->   Operation 110 'add' 'add_ln227' <Predicate = (!icmp_ln222)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [1/1] (1.82ns)   --->   "%alpha = add i9 45, %val_assign" [Iris-recognition/toplevel.cpp:222]   --->   Operation 111 'add' 'alpha' <Predicate = (!icmp_ln222)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (1.91ns)   --->   "%r = add i8 %r_0_i, 1" [Iris-recognition/toplevel.cpp:220]   --->   Operation 112 'add' 'r' <Predicate = (icmp_ln222)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "br label %0" [Iris-recognition/toplevel.cpp:220]   --->   Operation 113 'br' <Predicate = (icmp_ln222)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 8.63>
ST_15 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln19)   --->   "%or_ln19 = or i1 %or_ln18, %icmp_ln19" [Iris-recognition/sine.cpp:19->Iris-recognition/toplevel.cpp:223]   --->   Operation 114 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln19 = xor i1 %or_ln19, true" [Iris-recognition/sine.cpp:19->Iris-recognition/toplevel.cpp:223]   --->   Operation 115 'xor' 'xor_ln19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln16_1)   --->   "%and_ln20 = and i1 %icmp_ln20_1, %xor_ln19" [Iris-recognition/sine.cpp:20->Iris-recognition/toplevel.cpp:223]   --->   Operation 116 'and' 'and_ln20' <Predicate = (!or_ln18_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln16_1)   --->   "%and_ln20_1 = and i1 %and_ln20, %icmp_ln20" [Iris-recognition/sine.cpp:20->Iris-recognition/toplevel.cpp:223]   --->   Operation 117 'and' 'and_ln20_1' <Predicate = (!or_ln18_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln16_1)   --->   "%select_ln20 = select i1 %and_ln20_1, float 4.200000e+01, float 0xBFE69FBE80000000" [Iris-recognition/sine.cpp:20->Iris-recognition/toplevel.cpp:223]   --->   Operation 118 'select' 'select_ln20' <Predicate = (!or_ln18_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln16_1)   --->   "%select_ln16 = select i1 %and_ln16, float 0x3FE69FBE80000000, float 0.000000e+00" [Iris-recognition/sine.cpp:16->Iris-recognition/toplevel.cpp:223]   --->   Operation 119 'select' 'select_ln16' <Predicate = (!or_ln18_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 120 [1/1] (0.97ns)   --->   "%or_ln16_1 = or i1 %and_ln16, %icmp_ln15" [Iris-recognition/sine.cpp:16->Iris-recognition/toplevel.cpp:223]   --->   Operation 120 'or' 'or_ln16_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln16_1 = select i1 %or_ln16_1, float %select_ln16, float %select_ln20" [Iris-recognition/sine.cpp:16->Iris-recognition/toplevel.cpp:223]   --->   Operation 121 'select' 'select_ln16_1' <Predicate = (!or_ln18_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node sinus)   --->   "%select_ln18 = select i1 %and_ln18, float 0x3FE69FBE80000000, float 1.000000e+00" [Iris-recognition/sine.cpp:18->Iris-recognition/toplevel.cpp:223]   --->   Operation 122 'select' 'select_ln18' <Predicate = (or_ln18_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node sinus)   --->   "%select_ln18_1 = select i1 %or_ln18_1, float %select_ln18, float %select_ln16_1" [Iris-recognition/sine.cpp:18->Iris-recognition/toplevel.cpp:223]   --->   Operation 123 'select' 'select_ln18_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%xor_ln18 = xor i1 %or_ln18, true" [Iris-recognition/sine.cpp:18->Iris-recognition/toplevel.cpp:223]   --->   Operation 124 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln19 = and i1 %icmp_ln19, %xor_ln18" [Iris-recognition/sine.cpp:19->Iris-recognition/toplevel.cpp:223]   --->   Operation 125 'and' 'and_ln19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp53)   --->   "%or_ln20 = or i1 %icmp_ln20_2, %icmp_ln20_3" [Iris-recognition/sine.cpp:20->Iris-recognition/toplevel.cpp:223]   --->   Operation 126 'or' 'or_ln20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp53 = and i1 %or_ln20, %xor_ln19" [Iris-recognition/sine.cpp:20->Iris-recognition/toplevel.cpp:223]   --->   Operation 127 'and' 'sel_tmp53' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node sinus)   --->   "%sel_tmp40 = select i1 %sel_tmp53, float 0xBFE69FBE80000000, float 0.000000e+00" [Iris-recognition/sine.cpp:20->Iris-recognition/toplevel.cpp:223]   --->   Operation 128 'select' 'sel_tmp40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node sinus)   --->   "%empty = or i1 %sel_tmp53, %and_ln19" [Iris-recognition/sine.cpp:20->Iris-recognition/toplevel.cpp:223]   --->   Operation 129 'or' 'empty' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [1/1] (0.97ns) (out node of the LUT)   --->   "%sinus = select i1 %empty, float %sel_tmp40, float %select_ln18_1" [Iris-recognition/sine.cpp:20->Iris-recognition/toplevel.cpp:223]   --->   Operation 130 'select' 'sinus' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_1)   --->   "%select_ln10 = select i1 %icmp_ln20_2, float 0x3FE69FBE80000000, float 4.200000e+01" [Iris-recognition/sine.cpp:10->Iris-recognition/toplevel.cpp:224]   --->   Operation 131 'select' 'select_ln10' <Predicate = (!or_ln18_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_1)   --->   "%select_ln5 = select i1 %and_ln16, float 0x3FE69FBE80000000, float 1.000000e+00" [Iris-recognition/sine.cpp:5->Iris-recognition/toplevel.cpp:224]   --->   Operation 132 'select' 'select_ln5' <Predicate = (!or_ln18_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_1)   --->   "%select_ln5_1 = select i1 %or_ln16_1, float %select_ln5, float %select_ln10" [Iris-recognition/sine.cpp:5->Iris-recognition/toplevel.cpp:224]   --->   Operation 133 'select' 'select_ln5_1' <Predicate = (!or_ln18_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_1)   --->   "%select_ln7 = select i1 %and_ln18, float 0xBFE69FBE80000000, float 0.000000e+00" [Iris-recognition/sine.cpp:7->Iris-recognition/toplevel.cpp:224]   --->   Operation 134 'select' 'select_ln7' <Predicate = (or_ln18_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln7_1 = select i1 %or_ln18_1, float %select_ln7, float %select_ln5_1" [Iris-recognition/sine.cpp:7->Iris-recognition/toplevel.cpp:224]   --->   Operation 135 'select' 'select_ln7_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (0.97ns)   --->   "%and_ln9 = and i1 %icmp_ln20_3, %xor_ln19" [Iris-recognition/sine.cpp:9->Iris-recognition/toplevel.cpp:224]   --->   Operation 136 'and' 'and_ln9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node cosinus)   --->   "%select_ln9 = select i1 %and_ln9, float 0xBFE69FBE80000000, float -1.000000e+00" [Iris-recognition/sine.cpp:9->Iris-recognition/toplevel.cpp:224]   --->   Operation 137 'select' 'select_ln9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node cosinus)   --->   "%or_ln9 = or i1 %and_ln9, %and_ln19" [Iris-recognition/sine.cpp:9->Iris-recognition/toplevel.cpp:224]   --->   Operation 138 'or' 'or_ln9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.97ns) (out node of the LUT)   --->   "%cosinus = select i1 %or_ln9, float %select_ln9, float %select_ln7_1" [Iris-recognition/sine.cpp:9->Iris-recognition/toplevel.cpp:224]   --->   Operation 139 'select' 'cosinus' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 140 [4/4] (5.70ns)   --->   "%tmp_17_i = fmul float %tmp_i_38, %cosinus" [Iris-recognition/toplevel.cpp:225]   --->   Operation 140 'fmul' 'tmp_17_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [4/4] (5.70ns)   --->   "%tmp_20_i = fmul float %tmp_i_38, %sinus" [Iris-recognition/toplevel.cpp:226]   --->   Operation 141 'fmul' 'tmp_20_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 142 [3/4] (5.70ns)   --->   "%tmp_17_i = fmul float %tmp_i_38, %cosinus" [Iris-recognition/toplevel.cpp:225]   --->   Operation 142 'fmul' 'tmp_17_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [3/4] (5.70ns)   --->   "%tmp_20_i = fmul float %tmp_i_38, %sinus" [Iris-recognition/toplevel.cpp:226]   --->   Operation 143 'fmul' 'tmp_20_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 144 [2/4] (5.70ns)   --->   "%tmp_17_i = fmul float %tmp_i_38, %cosinus" [Iris-recognition/toplevel.cpp:225]   --->   Operation 144 'fmul' 'tmp_17_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [2/4] (5.70ns)   --->   "%tmp_20_i = fmul float %tmp_i_38, %sinus" [Iris-recognition/toplevel.cpp:226]   --->   Operation 145 'fmul' 'tmp_20_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 146 [1/4] (5.70ns)   --->   "%tmp_17_i = fmul float %tmp_i_38, %cosinus" [Iris-recognition/toplevel.cpp:225]   --->   Operation 146 'fmul' 'tmp_17_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/4] (5.70ns)   --->   "%tmp_20_i = fmul float %tmp_i_38, %sinus" [Iris-recognition/toplevel.cpp:226]   --->   Operation 147 'fmul' 'tmp_20_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 148 [5/5] (7.25ns)   --->   "%x_assign = fadd float %tmp_i, %tmp_17_i" [Iris-recognition/toplevel.cpp:225]   --->   Operation 148 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 149 [5/5] (7.25ns)   --->   "%x_assign_3 = fadd float %tmp_19_i, %tmp_20_i" [Iris-recognition/toplevel.cpp:226]   --->   Operation 149 'fadd' 'x_assign_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 150 [4/5] (7.25ns)   --->   "%x_assign = fadd float %tmp_i, %tmp_17_i" [Iris-recognition/toplevel.cpp:225]   --->   Operation 150 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 151 [4/5] (7.25ns)   --->   "%x_assign_3 = fadd float %tmp_19_i, %tmp_20_i" [Iris-recognition/toplevel.cpp:226]   --->   Operation 151 'fadd' 'x_assign_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 152 [3/5] (7.25ns)   --->   "%x_assign = fadd float %tmp_i, %tmp_17_i" [Iris-recognition/toplevel.cpp:225]   --->   Operation 152 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 153 [3/5] (7.25ns)   --->   "%x_assign_3 = fadd float %tmp_19_i, %tmp_20_i" [Iris-recognition/toplevel.cpp:226]   --->   Operation 153 'fadd' 'x_assign_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 154 [2/5] (7.25ns)   --->   "%x_assign = fadd float %tmp_i, %tmp_17_i" [Iris-recognition/toplevel.cpp:225]   --->   Operation 154 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 155 [2/5] (7.25ns)   --->   "%x_assign_3 = fadd float %tmp_19_i, %tmp_20_i" [Iris-recognition/toplevel.cpp:226]   --->   Operation 155 'fadd' 'x_assign_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 156 [1/5] (7.25ns)   --->   "%x_assign = fadd float %tmp_i, %tmp_17_i" [Iris-recognition/toplevel.cpp:225]   --->   Operation 156 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 157 [1/5] (7.25ns)   --->   "%x_assign_3 = fadd float %tmp_19_i, %tmp_20_i" [Iris-recognition/toplevel.cpp:226]   --->   Operation 157 'fadd' 'x_assign_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 158 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 159 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 160 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_V_22 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 161 'trunc' 'tmp_V_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_22, i1 false)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 162 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_60)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 163 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 164 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 165 'add' 'add_ln339' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 166 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 167 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 168 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 169 'select' 'ush' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_60)   --->   "%sext_ln1311_2 = sext i9 %ush to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 170 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_60)   --->   "%sext_ln1311_5 = sext i9 %ush to i25" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 171 'sext' 'sext_ln1311_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_60)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_2 to i79" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 172 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_60)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_5" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 173 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_60)   --->   "%r_V_11 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 174 'shl' 'r_V_11' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_60)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 175 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_60)   --->   "%zext_ln662 = zext i1 %tmp to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 176 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_60)   --->   "%tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_11, i32 24, i32 55)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 177 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_60 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_4" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 178 'select' 'p_Val2_60' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%p_Val2_55 = bitcast float %x_assign_3 to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 179 'bitcast' 'p_Val2_55' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_53 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_55, i32 31)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 180 'bitselect' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_V_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_55, i32 23, i32 30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 181 'partselect' 'tmp_V_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_V_24 = trunc i32 %p_Val2_55 to i23" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 182 'trunc' 'tmp_V_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_24, i1 false)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 183 'bitconcatenate' 'mantissa_V_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_62)   --->   "%zext_ln682_1 = zext i25 %mantissa_V_1 to i79" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 184 'zext' 'zext_ln682_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i8 %tmp_V_23 to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 185 'zext' 'zext_ln339_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (1.91ns)   --->   "%add_ln339_1 = add i9 -127, %zext_ln339_1" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 186 'add' 'add_ln339_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_1, i32 8)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 187 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (1.91ns)   --->   "%sub_ln1311_1 = sub i8 127, %tmp_V_23" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 188 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i8 %sub_ln1311_1 to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 189 'sext' 'sext_ln1311_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_3, i9 %add_ln339_1" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 190 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_62)   --->   "%sext_ln1311_4 = sext i9 %ush_1 to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 191 'sext' 'sext_ln1311_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_62)   --->   "%sext_ln1311_6 = sext i9 %ush_1 to i25" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 192 'sext' 'sext_ln1311_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_62)   --->   "%zext_ln1287_1 = zext i32 %sext_ln1311_4 to i79" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 193 'zext' 'zext_ln1287_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_62)   --->   "%r_V_12 = lshr i25 %mantissa_V_1, %sext_ln1311_6" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 194 'lshr' 'r_V_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_62)   --->   "%r_V_13 = shl i79 %zext_ln682_1, %zext_ln1287_1" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 195 'shl' 'r_V_13' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_62)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_12, i32 24)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 196 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_62)   --->   "%zext_ln662_1 = zext i1 %tmp_31 to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 197 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_62)   --->   "%tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_13, i32 24, i32 55)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 198 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_62 = select i1 %isNeg_1, i32 %zext_ln662_1, i32 %tmp_8" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 199 'select' 'p_Val2_62' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.50>
ST_25 : Operation 200 [1/1] (2.55ns)   --->   "%result_V_2 = sub i32 0, %p_Val2_60" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 200 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 201 [1/1] (0.69ns)   --->   "%p_Val2_61 = select i1 %p_Result_s, i32 %result_V_2, i32 %p_Val2_60" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:225]   --->   Operation 201 'select' 'p_Val2_61' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 202 [1/1] (2.55ns)   --->   "%result_V_4 = sub i32 0, %p_Val2_62" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 202 'sub' 'result_V_4' <Predicate = (p_Result_53)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 203 [1/1] (0.69ns)   --->   "%p_Val2_63 = select i1 %p_Result_53, i32 %result_V_4, i32 %p_Val2_62" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:226]   --->   Operation 203 'select' 'p_Val2_63' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln227 = sext i12 %add_ln227 to i32" [Iris-recognition/toplevel.cpp:227]   --->   Operation 204 'sext' 'sext_ln227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln227_3 = zext i32 %sext_ln227 to i64" [Iris-recognition/toplevel.cpp:227]   --->   Operation 205 'zext' 'zext_ln227_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (0.00ns)   --->   "%points_addr_2 = getelementptr inbounds [804 x i32]* %points, i64 0, i64 %zext_ln227_3" [Iris-recognition/toplevel.cpp:227]   --->   Operation 206 'getelementptr' 'points_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 207 [1/1] (3.25ns)   --->   "store i32 %p_Val2_61, i32* %points_addr_2, align 8" [Iris-recognition/toplevel.cpp:227]   --->   Operation 207 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%or_ln228 = or i32 %sext_ln227, 1" [Iris-recognition/toplevel.cpp:228]   --->   Operation 208 'or' 'or_ln228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i32 %or_ln228 to i64" [Iris-recognition/toplevel.cpp:228]   --->   Operation 209 'zext' 'zext_ln228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%points_addr_3 = getelementptr inbounds [804 x i32]* %points, i64 0, i64 %zext_ln228" [Iris-recognition/toplevel.cpp:228]   --->   Operation 210 'getelementptr' 'points_addr_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (3.25ns)   --->   "store i32 %p_Val2_63, i32* %points_addr_3, align 4" [Iris-recognition/toplevel.cpp:228]   --->   Operation 211 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>
ST_25 : Operation 212 [1/1] (0.00ns)   --->   "br label %.preheader6.i" [Iris-recognition/toplevel.cpp:222]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 8> <Delay = 3.25>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ %i, %2 ], [ 0, %.preheader38.i.preheader ]"   --->   Operation 213 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (1.42ns)   --->   "%icmp_ln236 = icmp eq i6 %i_0_i, -27" [Iris-recognition/toplevel.cpp:236]   --->   Operation 214 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 37, i64 37, i64 37)"   --->   Operation 215 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 216 [1/1] (1.82ns)   --->   "%i = add i6 %i_0_i, 1" [Iris-recognition/toplevel.cpp:236]   --->   Operation 216 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 217 [1/1] (0.00ns)   --->   "br i1 %icmp_ln236, label %.preheader5.i.preheader, label %2" [Iris-recognition/toplevel.cpp:236]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln236 = zext i6 %i_0_i to i64" [Iris-recognition/toplevel.cpp:236]   --->   Operation 218 'zext' 'zext_ln236' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_26 : Operation 219 [1/1] (0.00ns)   --->   "%sums_addr = getelementptr inbounds [37 x i32]* %sums, i64 0, i64 %zext_ln236" [Iris-recognition/toplevel.cpp:236]   --->   Operation 219 'getelementptr' 'sums_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_26 : Operation 220 [1/1] (3.25ns)   --->   "store i32 0, i32* %sums_addr, align 4" [Iris-recognition/toplevel.cpp:236]   --->   Operation 220 'store' <Predicate = (!icmp_ln236)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "br label %.preheader38.i" [Iris-recognition/toplevel.cpp:236]   --->   Operation 221 'br' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_26 : Operation 222 [1/1] (1.76ns)   --->   "br label %.preheader5.i" [Iris-recognition/toplevel.cpp:239]   --->   Operation 222 'br' <Predicate = (icmp_ln236)> <Delay = 1.76>

State 27 <SV = 9> <Delay = 1.82>
ST_27 : Operation 223 [1/1] (0.00ns)   --->   "%y1_0_i = phi i9 [ %y_1, %loopPixel_end ], [ 0, %.preheader5.i.preheader ]"   --->   Operation 223 'phi' 'y1_0_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i9 %y1_0_i to i32" [Iris-recognition/toplevel.cpp:239]   --->   Operation 224 'zext' 'zext_ln239' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (1.66ns)   --->   "%icmp_ln239 = icmp eq i9 %y1_0_i, -232" [Iris-recognition/toplevel.cpp:239]   --->   Operation 225 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 280, i64 280, i64 280)"   --->   Operation 226 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 227 [1/1] (1.82ns)   --->   "%y_1 = add i9 %y1_0_i, 1" [Iris-recognition/toplevel.cpp:239]   --->   Operation 227 'add' 'y_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "br i1 %icmp_ln239, label %.preheader.i.preheader, label %loopPixel_begin" [Iris-recognition/toplevel.cpp:239]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str) nounwind" [Iris-recognition/toplevel.cpp:239]   --->   Operation 229 'specloopname' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_27 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_29_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str)" [Iris-recognition/toplevel.cpp:239]   --->   Operation 230 'specregionbegin' 'tmp_29_i' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_27 : Operation 231 [1/1] (1.76ns)   --->   "br label %.loopexit" [Iris-recognition/toplevel.cpp:240]   --->   Operation 231 'br' <Predicate = (!icmp_ln239)> <Delay = 1.76>
ST_27 : Operation 232 [1/1] (1.76ns)   --->   "br label %.preheader.i" [Iris-recognition/toplevel.cpp:261]   --->   Operation 232 'br' <Predicate = (icmp_ln239)> <Delay = 1.76>

State 28 <SV = 10> <Delay = 7.26>
ST_28 : Operation 233 [1/1] (0.00ns)   --->   "%x2_0_i = phi i9 [ 0, %loopPixel_begin ], [ %x_1, %.loopexit.loopexit ]"   --->   Operation 233 'phi' 'x2_0_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i9 %x2_0_i to i32" [Iris-recognition/toplevel.cpp:240]   --->   Operation 234 'zext' 'zext_ln240' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 235 [1/1] (1.66ns)   --->   "%icmp_ln240 = icmp eq i9 %x2_0_i, -192" [Iris-recognition/toplevel.cpp:240]   --->   Operation 235 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 236 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 237 [1/1] (1.82ns)   --->   "%x_1 = add i9 %x2_0_i, 1" [Iris-recognition/toplevel.cpp:240]   --->   Operation 237 'add' 'x_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %icmp_ln240, label %loopPixel_end, label %hls_label_3" [Iris-recognition/toplevel.cpp:240]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_30_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str57)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->Iris-recognition/toplevel.cpp:243]   --->   Operation 239 'specregionbegin' 'tmp_30_i' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_28 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str5) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->Iris-recognition/toplevel.cpp:243]   --->   Operation 240 'specprotocol' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_28 : Operation 241 [1/1] (3.63ns)   --->   "%tmp_32 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->Iris-recognition/toplevel.cpp:243]   --->   Operation 241 'read' 'tmp_32' <Predicate = (!icmp_ln240)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_28 : Operation 242 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str57, i32 %tmp_30_i)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->Iris-recognition/toplevel.cpp:243]   --->   Operation 242 'specregionend' 'empty_39' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_28 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_31_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str55)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:696->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->Iris-recognition/toplevel.cpp:244]   --->   Operation 243 'specregionbegin' 'tmp_31_i' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_28 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str5) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:700->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->Iris-recognition/toplevel.cpp:244]   --->   Operation 244 'specprotocol' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_28 : Operation 245 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_img_data_stream_V, i8 %tmp_32)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->Iris-recognition/toplevel.cpp:244]   --->   Operation 245 'write' <Predicate = (!icmp_ln240)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_28 : Operation 246 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str55, i32 %tmp_31_i)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:705->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->Iris-recognition/toplevel.cpp:244]   --->   Operation 246 'specregionend' 'empty_40' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_28 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i8 %tmp_32 to i32" [Iris-recognition/toplevel.cpp:248]   --->   Operation 247 'zext' 'zext_ln248' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_28 : Operation 248 [1/1] (1.76ns)   --->   "br label %3" [Iris-recognition/toplevel.cpp:245]   --->   Operation 248 'br' <Predicate = (!icmp_ln240)> <Delay = 1.76>
ST_28 : Operation 249 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_29_i)" [Iris-recognition/toplevel.cpp:252]   --->   Operation 249 'specregionend' 'empty_41' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_28 : Operation 250 [1/1] (0.00ns)   --->   "br label %.preheader5.i" [Iris-recognition/toplevel.cpp:239]   --->   Operation 250 'br' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 29 <SV = 11> <Delay = 3.25>
ST_29 : Operation 251 [1/1] (0.00ns)   --->   "%p_0_i = phi i9 [ 0, %hls_label_3 ], [ %p, %._crit_edge.i ]"   --->   Operation 251 'phi' 'p_0_i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 252 [1/1] (1.66ns)   --->   "%icmp_ln245 = icmp ult i9 %p_0_i, -68" [Iris-recognition/toplevel.cpp:245]   --->   Operation 252 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 222, i64 222, i64 222)"   --->   Operation 253 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %icmp_ln245, label %4, label %.loopexit.loopexit" [Iris-recognition/toplevel.cpp:245]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i9 %p_0_i to i64" [Iris-recognition/toplevel.cpp:246]   --->   Operation 255 'zext' 'zext_ln246' <Predicate = (icmp_ln245)> <Delay = 0.00>
ST_29 : Operation 256 [1/1] (0.00ns)   --->   "%points_addr = getelementptr inbounds [804 x i32]* %points, i64 0, i64 %zext_ln246" [Iris-recognition/toplevel.cpp:246]   --->   Operation 256 'getelementptr' 'points_addr' <Predicate = (icmp_ln245)> <Delay = 0.00>
ST_29 : Operation 257 [2/2] (3.25ns)   --->   "%points_load = load i32* %points_addr, align 8" [Iris-recognition/toplevel.cpp:246]   --->   Operation 257 'load' 'points_load' <Predicate = (icmp_ln245)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>
ST_29 : Operation 258 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 258 'br' <Predicate = (!icmp_ln245)> <Delay = 0.00>

State 30 <SV = 12> <Delay = 5.72>
ST_30 : Operation 259 [1/2] (3.25ns)   --->   "%points_load = load i32* %points_addr, align 8" [Iris-recognition/toplevel.cpp:246]   --->   Operation 259 'load' 'points_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>
ST_30 : Operation 260 [1/1] (2.47ns)   --->   "%icmp_ln246 = icmp eq i32 %points_load, %zext_ln240" [Iris-recognition/toplevel.cpp:246]   --->   Operation 260 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %icmp_ln246, label %5, label %._crit_edge.i" [Iris-recognition/toplevel.cpp:246]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 262 [1/1] (0.00ns)   --->   "%or_ln246 = or i9 %p_0_i, 1" [Iris-recognition/toplevel.cpp:246]   --->   Operation 262 'or' 'or_ln246' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_30 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln246_1 = zext i9 %or_ln246 to i64" [Iris-recognition/toplevel.cpp:246]   --->   Operation 263 'zext' 'zext_ln246_1' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_30 : Operation 264 [1/1] (0.00ns)   --->   "%points_addr_1 = getelementptr inbounds [804 x i32]* %points, i64 0, i64 %zext_ln246_1" [Iris-recognition/toplevel.cpp:246]   --->   Operation 264 'getelementptr' 'points_addr_1' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_30 : Operation 265 [2/2] (3.25ns)   --->   "%points_load_1 = load i32* %points_addr_1, align 4" [Iris-recognition/toplevel.cpp:246]   --->   Operation 265 'load' 'points_load_1' <Predicate = (icmp_ln246)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>

State 31 <SV = 13> <Delay = 6.38>
ST_31 : Operation 266 [1/2] (3.25ns)   --->   "%points_load_1 = load i32* %points_addr_1, align 4" [Iris-recognition/toplevel.cpp:246]   --->   Operation 266 'load' 'points_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>
ST_31 : Operation 267 [1/1] (2.47ns)   --->   "%icmp_ln246_1 = icmp eq i32 %points_load_1, %zext_ln239" [Iris-recognition/toplevel.cpp:246]   --->   Operation 267 'icmp' 'icmp_ln246_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %icmp_ln246_1, label %6, label %._crit_edge.i" [Iris-recognition/toplevel.cpp:246]   --->   Operation 268 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i9 %p_0_i to i20" [Iris-recognition/toplevel.cpp:247]   --->   Operation 269 'zext' 'zext_ln247' <Predicate = (icmp_ln246_1)> <Delay = 0.00>
ST_31 : Operation 270 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln247 = mul i20 %zext_ln247, 683" [Iris-recognition/toplevel.cpp:247]   --->   Operation 270 'mul' 'mul_ln247' <Predicate = (icmp_ln246_1)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_33 = call i7 @_ssdm_op_PartSelect.i7.i20.i32.i32(i20 %mul_ln247, i32 13, i32 19)" [Iris-recognition/toplevel.cpp:247]   --->   Operation 271 'partselect' 'tmp_33' <Predicate = (icmp_ln246_1)> <Delay = 0.00>
ST_31 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln247 = sext i7 %tmp_33 to i9" [Iris-recognition/toplevel.cpp:247]   --->   Operation 272 'sext' 'sext_ln247' <Predicate = (icmp_ln246_1)> <Delay = 0.00>
ST_31 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln248_1 = zext i9 %sext_ln247 to i64" [Iris-recognition/toplevel.cpp:248]   --->   Operation 273 'zext' 'zext_ln248_1' <Predicate = (icmp_ln246_1)> <Delay = 0.00>
ST_31 : Operation 274 [1/1] (0.00ns)   --->   "%sums_addr_3 = getelementptr inbounds [37 x i32]* %sums, i64 0, i64 %zext_ln248_1" [Iris-recognition/toplevel.cpp:248]   --->   Operation 274 'getelementptr' 'sums_addr_3' <Predicate = (icmp_ln246_1)> <Delay = 0.00>

State 32 <SV = 14> <Delay = 3.25>
ST_32 : Operation 275 [2/2] (3.25ns)   --->   "%sums_load = load i32* %sums_addr_3, align 4" [Iris-recognition/toplevel.cpp:248]   --->   Operation 275 'load' 'sums_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>

State 33 <SV = 15> <Delay = 5.80>
ST_33 : Operation 276 [1/2] (3.25ns)   --->   "%sums_load = load i32* %sums_addr_3, align 4" [Iris-recognition/toplevel.cpp:248]   --->   Operation 276 'load' 'sums_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>
ST_33 : Operation 277 [1/1] (2.55ns)   --->   "%add_ln248 = add nsw i32 %sums_load, %zext_ln248" [Iris-recognition/toplevel.cpp:248]   --->   Operation 277 'add' 'add_ln248' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 16> <Delay = 3.25>
ST_34 : Operation 278 [1/1] (3.25ns)   --->   "store i32 %add_ln248, i32* %sums_addr_3, align 4" [Iris-recognition/toplevel.cpp:248]   --->   Operation 278 'store' <Predicate = (icmp_ln246 & icmp_ln246_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>
ST_34 : Operation 279 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [Iris-recognition/toplevel.cpp:249]   --->   Operation 279 'br' <Predicate = (icmp_ln246 & icmp_ln246_1)> <Delay = 0.00>
ST_34 : Operation 280 [1/1] (1.82ns)   --->   "%p = add i9 %p_0_i, 2" [Iris-recognition/toplevel.cpp:245]   --->   Operation 280 'add' 'p' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 281 [1/1] (0.00ns)   --->   "br label %3" [Iris-recognition/toplevel.cpp:245]   --->   Operation 281 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 10> <Delay = 5.07>
ST_35 : Operation 282 [1/1] (0.00ns)   --->   "%iris_radius_0_i = phi i32 [ %select_ln259, %7 ], [ 0, %.preheader.i.preheader ]" [Iris-recognition/toplevel.cpp:259]   --->   Operation 282 'phi' 'iris_radius_0_i' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 283 [1/1] (0.00ns)   --->   "%i_max_0_i = phi i32 [ %select_ln259_1, %7 ], [ 0, %.preheader.i.preheader ]" [Iris-recognition/toplevel.cpp:259]   --->   Operation 283 'phi' 'i_max_0_i' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 284 [1/1] (0.00ns)   --->   "%iris_radius = phi i6 [ %r_1, %7 ], [ 1, %.preheader.i.preheader ]"   --->   Operation 284 'phi' 'iris_radius' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i6 %iris_radius to i32" [Iris-recognition/toplevel.cpp:261]   --->   Operation 285 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 286 [1/1] (1.42ns)   --->   "%icmp_ln255 = icmp eq i6 %iris_radius, -27" [Iris-recognition/toplevel.cpp:255]   --->   Operation 286 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)"   --->   Operation 287 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 288 [1/1] (0.00ns)   --->   "br i1 %icmp_ln255, label %.exit, label %7" [Iris-recognition/toplevel.cpp:255]   --->   Operation 288 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 289 [1/1] (1.82ns)   --->   "%r_1 = add i6 %iris_radius, 1" [Iris-recognition/toplevel.cpp:256]   --->   Operation 289 'add' 'r_1' <Predicate = (!icmp_ln255)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i6 %r_1 to i64" [Iris-recognition/toplevel.cpp:256]   --->   Operation 290 'zext' 'zext_ln256' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_35 : Operation 291 [1/1] (0.00ns)   --->   "%sums_addr_1 = getelementptr inbounds [37 x i32]* %sums, i64 0, i64 %zext_ln256" [Iris-recognition/toplevel.cpp:256]   --->   Operation 291 'getelementptr' 'sums_addr_1' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_35 : Operation 292 [2/2] (3.25ns)   --->   "%sum1 = load i32* %sums_addr_1, align 4" [Iris-recognition/toplevel.cpp:256]   --->   Operation 292 'load' 'sum1' <Predicate = (!icmp_ln255)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>
ST_35 : Operation 293 [1/1] (1.82ns)   --->   "%add_ln257 = add i6 %iris_radius, -1" [Iris-recognition/toplevel.cpp:257]   --->   Operation 293 'add' 'add_ln257' <Predicate = (!icmp_ln255)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i6 %add_ln257 to i64" [Iris-recognition/toplevel.cpp:257]   --->   Operation 294 'zext' 'zext_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_35 : Operation 295 [1/1] (0.00ns)   --->   "%sums_addr_2 = getelementptr inbounds [37 x i32]* %sums, i64 0, i64 %zext_ln257" [Iris-recognition/toplevel.cpp:257]   --->   Operation 295 'getelementptr' 'sums_addr_2' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_35 : Operation 296 [2/2] (3.25ns)   --->   "%sum2 = load i32* %sums_addr_2, align 4" [Iris-recognition/toplevel.cpp:257]   --->   Operation 296 'load' 'sum2' <Predicate = (!icmp_ln255)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>
ST_35 : Operation 297 [1/1] (2.55ns)   --->   "%add_ln265 = add nsw i32 %iris_radius_0_i, 85" [Iris-recognition/toplevel.cpp:265]   --->   Operation 297 'add' 'add_ln265' <Predicate = (icmp_ln255)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 298 [1/1] (0.00ns)   --->   "ret i32 %add_ln265" [Iris-recognition/toplevel.cpp:265]   --->   Operation 298 'ret' <Predicate = (icmp_ln255)> <Delay = 0.00>

State 36 <SV = 11> <Delay = 5.80>
ST_36 : Operation 299 [1/2] (3.25ns)   --->   "%sum1 = load i32* %sums_addr_1, align 4" [Iris-recognition/toplevel.cpp:256]   --->   Operation 299 'load' 'sum1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>
ST_36 : Operation 300 [1/2] (3.25ns)   --->   "%sum2 = load i32* %sums_addr_2, align 4" [Iris-recognition/toplevel.cpp:257]   --->   Operation 300 'load' 'sum2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37> <RAM>
ST_36 : Operation 301 [1/1] (2.55ns)   --->   "%i_max = sub nsw i32 %sum1, %sum2" [Iris-recognition/toplevel.cpp:258]   --->   Operation 301 'sub' 'i_max' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 12> <Delay = 3.17>
ST_37 : Operation 302 [1/1] (2.47ns)   --->   "%icmp_ln259 = icmp sgt i32 %i_max, %i_max_0_i" [Iris-recognition/toplevel.cpp:259]   --->   Operation 302 'icmp' 'icmp_ln259' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 303 [1/1] (0.69ns)   --->   "%select_ln259 = select i1 %icmp_ln259, i32 %zext_ln261, i32 %iris_radius_0_i" [Iris-recognition/toplevel.cpp:259]   --->   Operation 303 'select' 'select_ln259' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 304 [1/1] (0.69ns)   --->   "%select_ln259_1 = select i1 %icmp_ln259, i32 %i_max, i32 %i_max_0_i" [Iris-recognition/toplevel.cpp:259]   --->   Operation 304 'select' 'select_ln259_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 305 [1/1] (0.00ns)   --->   "br label %.preheader.i" [Iris-recognition/toplevel.cpp:255]   --->   Operation 305 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_img_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ x_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
points                (alloca           ) [ 00111111111111111111111111111111111000]
sums                  (alloca           ) [ 00111111111111111111111111111111111111]
x_read                (read             ) [ 00111111000000000000000000000000000000]
y_read                (read             ) [ 00111111000000000000000000000000000000]
write_ln211           (write            ) [ 00000000000000000000000000000000000000]
write_ln211           (write            ) [ 00000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000]
tmp_i                 (sitofp           ) [ 00000000111111111111111111000000000000]
tmp_19_i              (sitofp           ) [ 00000000111111111111111111000000000000]
br_ln220              (br               ) [ 00000001111111111111111111000000000000]
r_0_i                 (phi              ) [ 00000000111111111111111111000000000000]
count1_0_i            (phi              ) [ 00000000111111000000000000000000000000]
zext_ln220            (zext             ) [ 00000000011111000000000000000000000000]
icmp_ln220            (icmp             ) [ 00000000111111111111111111000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000]
count1                (add              ) [ 00000001111111111111111111000000000000]
br_ln220              (br               ) [ 00000000000000000000000000000000000000]
br_ln236              (br               ) [ 00000000111111111111111111100000000000]
tmp_i_38              (sitofp           ) [ 00000000000000111111111111000000000000]
shl_ln                (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln227            (zext             ) [ 00000000000000000000000000000000000000]
shl_ln227_1           (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln227_1          (zext             ) [ 00000000000000000000000000000000000000]
sub_ln227             (sub              ) [ 00000000000000111111111111000000000000]
br_ln222              (br               ) [ 00000000111111111111111111000000000000]
val_assign            (phi              ) [ 00000000000000100000000000000000000000]
count2_0_i            (phi              ) [ 00000000000000100000000000000000000000]
icmp_ln222            (icmp             ) [ 00000000111111111111111111000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000]
count2                (add              ) [ 00000000111111111111111111000000000000]
br_ln222              (br               ) [ 00000000000000000000000000000000000000]
icmp_ln15             (icmp             ) [ 00000000000000010000000000000000000000]
icmp_ln16             (icmp             ) [ 00000000000000000000000000000000000000]
icmp_ln17             (icmp             ) [ 00000000000000000000000000000000000000]
icmp_ln18             (icmp             ) [ 00000000000000000000000000000000000000]
icmp_ln19             (icmp             ) [ 00000000000000010000000000000000000000]
or_ln16               (or               ) [ 00000000000000000000000000000000000000]
or_ln17               (or               ) [ 00000000000000000000000000000000000000]
or_ln18               (or               ) [ 00000000000000010000000000000000000000]
icmp_ln20             (icmp             ) [ 00000000000000010000000000000000000000]
icmp_ln20_1           (icmp             ) [ 00000000000000010000000000000000000000]
xor_ln15              (xor              ) [ 00000000000000000000000000000000000000]
and_ln16              (and              ) [ 00000000000000010000000000000000000000]
xor_ln16              (xor              ) [ 00000000000000000000000000000000000000]
and_ln17              (and              ) [ 00000000000000000000000000000000000000]
xor_ln17              (xor              ) [ 00000000000000000000000000000000000000]
and_ln18              (and              ) [ 00000000000000010000000000000000000000]
or_ln18_1             (or               ) [ 00000000000000010000000000000000000000]
icmp_ln20_2           (icmp             ) [ 00000000000000010000000000000000000000]
icmp_ln20_3           (icmp             ) [ 00000000000000010000000000000000000000]
shl_ln227             (shl              ) [ 00000000000000000000000000000000000000]
zext_ln227_2          (zext             ) [ 00000000000000000000000000000000000000]
add_ln227             (add              ) [ 00000000000000011111111111000000000000]
alpha                 (add              ) [ 00000000111111111111111111000000000000]
r                     (add              ) [ 00000001111111111111111111000000000000]
br_ln220              (br               ) [ 00000001111111111111111111000000000000]
or_ln19               (or               ) [ 00000000000000000000000000000000000000]
xor_ln19              (xor              ) [ 00000000000000000000000000000000000000]
and_ln20              (and              ) [ 00000000000000000000000000000000000000]
and_ln20_1            (and              ) [ 00000000000000000000000000000000000000]
select_ln20           (select           ) [ 00000000000000000000000000000000000000]
select_ln16           (select           ) [ 00000000000000000000000000000000000000]
or_ln16_1             (or               ) [ 00000000000000000000000000000000000000]
select_ln16_1         (select           ) [ 00000000000000000000000000000000000000]
select_ln18           (select           ) [ 00000000000000000000000000000000000000]
select_ln18_1         (select           ) [ 00000000000000000000000000000000000000]
xor_ln18              (xor              ) [ 00000000000000000000000000000000000000]
and_ln19              (and              ) [ 00000000000000000000000000000000000000]
or_ln20               (or               ) [ 00000000000000000000000000000000000000]
sel_tmp53             (and              ) [ 00000000000000000000000000000000000000]
sel_tmp40             (select           ) [ 00000000000000000000000000000000000000]
empty                 (or               ) [ 00000000000000000000000000000000000000]
sinus                 (select           ) [ 00000000000000001110000000000000000000]
select_ln10           (select           ) [ 00000000000000000000000000000000000000]
select_ln5            (select           ) [ 00000000000000000000000000000000000000]
select_ln5_1          (select           ) [ 00000000000000000000000000000000000000]
select_ln7            (select           ) [ 00000000000000000000000000000000000000]
select_ln7_1          (select           ) [ 00000000000000000000000000000000000000]
and_ln9               (and              ) [ 00000000000000000000000000000000000000]
select_ln9            (select           ) [ 00000000000000000000000000000000000000]
or_ln9                (or               ) [ 00000000000000000000000000000000000000]
cosinus               (select           ) [ 00000000000000001110000000000000000000]
tmp_17_i              (fmul             ) [ 00000000000000000001111100000000000000]
tmp_20_i              (fmul             ) [ 00000000000000000001111100000000000000]
x_assign              (fadd             ) [ 00000000000000000000000010000000000000]
x_assign_3            (fadd             ) [ 00000000000000000000000010000000000000]
p_Val2_s              (bitcast          ) [ 00000000000000000000000000000000000000]
p_Result_s            (bitselect        ) [ 00000000000000000000000001000000000000]
tmp_V                 (partselect       ) [ 00000000000000000000000000000000000000]
tmp_V_22              (trunc            ) [ 00000000000000000000000000000000000000]
mantissa_V            (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln682            (zext             ) [ 00000000000000000000000000000000000000]
zext_ln339            (zext             ) [ 00000000000000000000000000000000000000]
add_ln339             (add              ) [ 00000000000000000000000000000000000000]
isNeg                 (bitselect        ) [ 00000000000000000000000000000000000000]
sub_ln1311            (sub              ) [ 00000000000000000000000000000000000000]
sext_ln1311           (sext             ) [ 00000000000000000000000000000000000000]
ush                   (select           ) [ 00000000000000000000000000000000000000]
sext_ln1311_2         (sext             ) [ 00000000000000000000000000000000000000]
sext_ln1311_5         (sext             ) [ 00000000000000000000000000000000000000]
zext_ln1287           (zext             ) [ 00000000000000000000000000000000000000]
r_V                   (lshr             ) [ 00000000000000000000000000000000000000]
r_V_11                (shl              ) [ 00000000000000000000000000000000000000]
tmp                   (bitselect        ) [ 00000000000000000000000000000000000000]
zext_ln662            (zext             ) [ 00000000000000000000000000000000000000]
tmp_4                 (partselect       ) [ 00000000000000000000000000000000000000]
p_Val2_60             (select           ) [ 00000000000000000000000001000000000000]
p_Val2_55             (bitcast          ) [ 00000000000000000000000000000000000000]
p_Result_53           (bitselect        ) [ 00000000000000000000000001000000000000]
tmp_V_23              (partselect       ) [ 00000000000000000000000000000000000000]
tmp_V_24              (trunc            ) [ 00000000000000000000000000000000000000]
mantissa_V_1          (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln682_1          (zext             ) [ 00000000000000000000000000000000000000]
zext_ln339_1          (zext             ) [ 00000000000000000000000000000000000000]
add_ln339_1           (add              ) [ 00000000000000000000000000000000000000]
isNeg_1               (bitselect        ) [ 00000000000000000000000000000000000000]
sub_ln1311_1          (sub              ) [ 00000000000000000000000000000000000000]
sext_ln1311_3         (sext             ) [ 00000000000000000000000000000000000000]
ush_1                 (select           ) [ 00000000000000000000000000000000000000]
sext_ln1311_4         (sext             ) [ 00000000000000000000000000000000000000]
sext_ln1311_6         (sext             ) [ 00000000000000000000000000000000000000]
zext_ln1287_1         (zext             ) [ 00000000000000000000000000000000000000]
r_V_12                (lshr             ) [ 00000000000000000000000000000000000000]
r_V_13                (shl              ) [ 00000000000000000000000000000000000000]
tmp_31                (bitselect        ) [ 00000000000000000000000000000000000000]
zext_ln662_1          (zext             ) [ 00000000000000000000000000000000000000]
tmp_8                 (partselect       ) [ 00000000000000000000000000000000000000]
p_Val2_62             (select           ) [ 00000000000000000000000001000000000000]
result_V_2            (sub              ) [ 00000000000000000000000000000000000000]
p_Val2_61             (select           ) [ 00000000000000000000000000000000000000]
result_V_4            (sub              ) [ 00000000000000000000000000000000000000]
p_Val2_63             (select           ) [ 00000000000000000000000000000000000000]
sext_ln227            (sext             ) [ 00000000000000000000000000000000000000]
zext_ln227_3          (zext             ) [ 00000000000000000000000000000000000000]
points_addr_2         (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln227           (store            ) [ 00000000000000000000000000000000000000]
or_ln228              (or               ) [ 00000000000000000000000000000000000000]
zext_ln228            (zext             ) [ 00000000000000000000000000000000000000]
points_addr_3         (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln228           (store            ) [ 00000000000000000000000000000000000000]
br_ln222              (br               ) [ 00000000111111111111111111000000000000]
i_0_i                 (phi              ) [ 00000000000000000000000000100000000000]
icmp_ln236            (icmp             ) [ 00000000000000000000000000100000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000]
i                     (add              ) [ 00000000100000000000000000100000000000]
br_ln236              (br               ) [ 00000000000000000000000000000000000000]
zext_ln236            (zext             ) [ 00000000000000000000000000000000000000]
sums_addr             (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln236           (store            ) [ 00000000000000000000000000000000000000]
br_ln236              (br               ) [ 00000000100000000000000000100000000000]
br_ln239              (br               ) [ 00000000000000000000000000111111111000]
y1_0_i                (phi              ) [ 00000000000000000000000000010000000000]
zext_ln239            (zext             ) [ 00000000000000000000000000001111111000]
icmp_ln239            (icmp             ) [ 00000000000000000000000000011111111000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000]
y_1                   (add              ) [ 00000000000000000000000000111111111000]
br_ln239              (br               ) [ 00000000000000000000000000000000000000]
specloopname_ln239    (specloopname     ) [ 00000000000000000000000000000000000000]
tmp_29_i              (specregionbegin  ) [ 00000000000000000000000000001111111000]
br_ln240              (br               ) [ 00000000000000000000000000011111111000]
br_ln261              (br               ) [ 00000000000000000000000000011111111111]
x2_0_i                (phi              ) [ 00000000000000000000000000001000000000]
zext_ln240            (zext             ) [ 00000000000000000000000000000111111000]
icmp_ln240            (icmp             ) [ 00000000000000000000000000011111111000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000]
x_1                   (add              ) [ 00000000000000000000000000011111111000]
br_ln240              (br               ) [ 00000000000000000000000000000000000000]
tmp_30_i              (specregionbegin  ) [ 00000000000000000000000000000000000000]
specprotocol_ln676    (specprotocol     ) [ 00000000000000000000000000000000000000]
tmp_32                (read             ) [ 00000000000000000000000000000000000000]
empty_39              (specregionend    ) [ 00000000000000000000000000000000000000]
tmp_31_i              (specregionbegin  ) [ 00000000000000000000000000000000000000]
specprotocol_ln700    (specprotocol     ) [ 00000000000000000000000000000000000000]
write_ln703           (write            ) [ 00000000000000000000000000000000000000]
empty_40              (specregionend    ) [ 00000000000000000000000000000000000000]
zext_ln248            (zext             ) [ 00000000000000000000000000000111111000]
br_ln245              (br               ) [ 00000000000000000000000000011111111000]
empty_41              (specregionend    ) [ 00000000000000000000000000000000000000]
br_ln239              (br               ) [ 00000000000000000000000000111111111000]
p_0_i                 (phi              ) [ 00000000000000000000000000000111111000]
icmp_ln245            (icmp             ) [ 00000000000000000000000000011111111000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000]
br_ln245              (br               ) [ 00000000000000000000000000000000000000]
zext_ln246            (zext             ) [ 00000000000000000000000000000000000000]
points_addr           (getelementptr    ) [ 00000000000000000000000000000010000000]
br_ln0                (br               ) [ 00000000000000000000000000011111111000]
points_load           (load             ) [ 00000000000000000000000000000000000000]
icmp_ln246            (icmp             ) [ 00000000000000000000000000011111111000]
br_ln246              (br               ) [ 00000000000000000000000000000000000000]
or_ln246              (or               ) [ 00000000000000000000000000000000000000]
zext_ln246_1          (zext             ) [ 00000000000000000000000000000000000000]
points_addr_1         (getelementptr    ) [ 00000000000000000000000000000001000000]
points_load_1         (load             ) [ 00000000000000000000000000000000000000]
icmp_ln246_1          (icmp             ) [ 00000000000000000000000000011111111000]
br_ln246              (br               ) [ 00000000000000000000000000000000000000]
zext_ln247            (zext             ) [ 00000000000000000000000000000000000000]
mul_ln247             (mul              ) [ 00000000000000000000000000000000000000]
tmp_33                (partselect       ) [ 00000000000000000000000000000000000000]
sext_ln247            (sext             ) [ 00000000000000000000000000000000000000]
zext_ln248_1          (zext             ) [ 00000000000000000000000000000000000000]
sums_addr_3           (getelementptr    ) [ 00000000000000000000000000011110111000]
sums_load             (load             ) [ 00000000000000000000000000000000000000]
add_ln248             (add              ) [ 00000000000000000000000000011111001000]
store_ln248           (store            ) [ 00000000000000000000000000000000000000]
br_ln249              (br               ) [ 00000000000000000000000000000000000000]
p                     (add              ) [ 00000000000000000000000000011111111000]
br_ln245              (br               ) [ 00000000000000000000000000011111111000]
iris_radius_0_i       (phi              ) [ 00000000000000000000000000000000000111]
i_max_0_i             (phi              ) [ 00000000000000000000000000000000000111]
iris_radius           (phi              ) [ 00000000000000000000000000000000000100]
zext_ln261            (zext             ) [ 00000000000000000000000000000000000011]
icmp_ln255            (icmp             ) [ 00000000000000000000000000000000000111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000]
br_ln255              (br               ) [ 00000000000000000000000000000000000000]
r_1                   (add              ) [ 00000000000000000000000000010000000111]
zext_ln256            (zext             ) [ 00000000000000000000000000000000000000]
sums_addr_1           (getelementptr    ) [ 00000000000000000000000000000000000010]
add_ln257             (add              ) [ 00000000000000000000000000000000000000]
zext_ln257            (zext             ) [ 00000000000000000000000000000000000000]
sums_addr_2           (getelementptr    ) [ 00000000000000000000000000000000000010]
add_ln265             (add              ) [ 00000000000000000000000000000000000000]
ret_ln265             (ret              ) [ 00000000000000000000000000000000000000]
sum1                  (load             ) [ 00000000000000000000000000000000000000]
sum2                  (load             ) [ 00000000000000000000000000000000000000]
i_max                 (sub              ) [ 00000000000000000000000000000000000001]
icmp_ln259            (icmp             ) [ 00000000000000000000000000000000000000]
select_ln259          (select           ) [ 00000000000000000000000000010000000111]
select_ln259_1        (select           ) [ 00000000000000000000000000010000000111]
br_ln255              (br               ) [ 00000000000000000000000000010000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_img_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_img_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str227"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str228"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str230"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str231"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str220"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str222"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str224"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str352"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str353"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str346"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str347"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str348"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str349"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str359"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str360"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str361"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str362"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str363"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str364"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str365"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1004" name="points_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="points/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sums_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sums/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="x_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="y_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="write_ln211_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln211/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="write_ln211_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln211/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_32_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_32/28 "/>
</bind>
</comp>

<comp id="284" class="1004" name="write_ln703_write_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/28 "/>
</bind>
</comp>

<comp id="292" class="1004" name="points_addr_2_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="32" slack="0"/>
<pin id="296" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="points_addr_2/25 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="0" slack="0"/>
<pin id="310" dir="0" index="4" bw="10" slack="0"/>
<pin id="311" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
<pin id="313" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln227/25 store_ln228/25 points_load/29 points_load_1/30 "/>
</bind>
</comp>

<comp id="304" class="1004" name="points_addr_3_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="points_addr_3/25 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sums_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sums_addr/26 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="0" index="2" bw="0" slack="0"/>
<pin id="361" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="362" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="32" slack="0"/>
<pin id="364" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln236/26 sums_load/32 store_ln248/34 sum1/35 sum2/35 "/>
</bind>
</comp>

<comp id="328" class="1004" name="points_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="9" slack="0"/>
<pin id="332" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="points_addr/29 "/>
</bind>
</comp>

<comp id="335" class="1004" name="points_addr_1_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="9" slack="0"/>
<pin id="339" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="points_addr_1/30 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sums_addr_3_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="9" slack="0"/>
<pin id="346" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sums_addr_3/31 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sums_addr_1_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="6" slack="0"/>
<pin id="352" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sums_addr_1/35 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sums_addr_2_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="6" slack="0"/>
<pin id="359" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sums_addr_2/35 "/>
</bind>
</comp>

<comp id="366" class="1005" name="r_0_i_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="r_0_i_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="8" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i/8 "/>
</bind>
</comp>

<comp id="378" class="1005" name="count1_0_i_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="1"/>
<pin id="380" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="count1_0_i (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="count1_0_i_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="7" slack="0"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count1_0_i/8 "/>
</bind>
</comp>

<comp id="390" class="1005" name="val_assign_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="1"/>
<pin id="392" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="val_assign_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="1" slack="1"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/14 "/>
</bind>
</comp>

<comp id="401" class="1005" name="count2_0_i_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="1"/>
<pin id="403" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="count2_0_i (phireg) "/>
</bind>
</comp>

<comp id="405" class="1004" name="count2_0_i_phi_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="1" slack="1"/>
<pin id="409" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count2_0_i/14 "/>
</bind>
</comp>

<comp id="412" class="1005" name="i_0_i_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="1"/>
<pin id="414" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="i_0_i_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="1" slack="1"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/26 "/>
</bind>
</comp>

<comp id="423" class="1005" name="y1_0_i_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="1"/>
<pin id="425" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="y1_0_i (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="y1_0_i_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="0"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="1" slack="1"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y1_0_i/27 "/>
</bind>
</comp>

<comp id="434" class="1005" name="x2_0_i_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="1"/>
<pin id="436" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="x2_0_i (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="x2_0_i_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="9" slack="0"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x2_0_i/28 "/>
</bind>
</comp>

<comp id="445" class="1005" name="p_0_i_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="9" slack="1"/>
<pin id="447" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_0_i_phi_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="9" slack="1"/>
<pin id="453" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/29 "/>
</bind>
</comp>

<comp id="457" class="1005" name="iris_radius_0_i_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iris_radius_0_i (phireg) "/>
</bind>
</comp>

<comp id="461" class="1004" name="iris_radius_0_i_phi_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="464" dir="0" index="2" bw="1" slack="1"/>
<pin id="465" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iris_radius_0_i/35 "/>
</bind>
</comp>

<comp id="469" class="1005" name="i_max_0_i_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_max_0_i (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="i_max_0_i_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="1" slack="1"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_max_0_i/35 "/>
</bind>
</comp>

<comp id="481" class="1005" name="iris_radius_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="1"/>
<pin id="483" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iris_radius (phireg) "/>
</bind>
</comp>

<comp id="485" class="1004" name="iris_radius_phi_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="0"/>
<pin id="487" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="2" bw="1" slack="1"/>
<pin id="489" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iris_radius/35 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="12"/>
<pin id="494" dir="0" index="1" bw="32" slack="1"/>
<pin id="495" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign/19 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="12"/>
<pin id="498" dir="0" index="1" bw="32" slack="1"/>
<pin id="499" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign_3/19 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="2"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_17_i/15 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="2"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_20_i/15 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_i/2 tmp_i_38/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_19_i/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln220_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln220/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln220_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="count1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="7" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count1/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="shl_ln_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="11" slack="0"/>
<pin id="533" dir="0" index="1" bw="7" slack="5"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/13 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln227_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="0"/>
<pin id="541" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227/13 "/>
</bind>
</comp>

<comp id="543" class="1004" name="shl_ln227_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="9" slack="0"/>
<pin id="545" dir="0" index="1" bw="7" slack="5"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln227_1/13 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln227_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="9" slack="0"/>
<pin id="553" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227_1/13 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sub_ln227_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="11" slack="0"/>
<pin id="557" dir="0" index="1" bw="9" slack="0"/>
<pin id="558" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln227/13 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp_ln222_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="0"/>
<pin id="563" dir="0" index="1" bw="4" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/14 "/>
</bind>
</comp>

<comp id="567" class="1004" name="count2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count2/14 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln15_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="9" slack="0"/>
<pin id="575" dir="0" index="1" bw="9" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/14 "/>
</bind>
</comp>

<comp id="579" class="1004" name="icmp_ln16_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="0"/>
<pin id="581" dir="0" index="1" bw="9" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/14 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln17_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="9" slack="0"/>
<pin id="587" dir="0" index="1" bw="9" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/14 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln18_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="9" slack="0"/>
<pin id="593" dir="0" index="1" bw="9" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/14 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln19_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="9" slack="0"/>
<pin id="599" dir="0" index="1" bw="9" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/14 "/>
</bind>
</comp>

<comp id="603" class="1004" name="or_ln16_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16/14 "/>
</bind>
</comp>

<comp id="609" class="1004" name="or_ln17_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17/14 "/>
</bind>
</comp>

<comp id="615" class="1004" name="or_ln18_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/14 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln20_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="9" slack="0"/>
<pin id="623" dir="0" index="1" bw="9" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/14 "/>
</bind>
</comp>

<comp id="627" class="1004" name="icmp_ln20_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="9" slack="0"/>
<pin id="629" dir="0" index="1" bw="9" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/14 "/>
</bind>
</comp>

<comp id="633" class="1004" name="xor_ln15_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/14 "/>
</bind>
</comp>

<comp id="639" class="1004" name="and_ln16_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln16/14 "/>
</bind>
</comp>

<comp id="645" class="1004" name="xor_ln16_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/14 "/>
</bind>
</comp>

<comp id="651" class="1004" name="and_ln17_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17/14 "/>
</bind>
</comp>

<comp id="657" class="1004" name="xor_ln17_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/14 "/>
</bind>
</comp>

<comp id="663" class="1004" name="and_ln18_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/14 "/>
</bind>
</comp>

<comp id="669" class="1004" name="or_ln18_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_1/14 "/>
</bind>
</comp>

<comp id="675" class="1004" name="icmp_ln20_2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="9" slack="0"/>
<pin id="677" dir="0" index="1" bw="9" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_2/14 "/>
</bind>
</comp>

<comp id="681" class="1004" name="icmp_ln20_3_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="9" slack="0"/>
<pin id="683" dir="0" index="1" bw="9" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_3/14 "/>
</bind>
</comp>

<comp id="687" class="1004" name="shl_ln227_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln227/14 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln227_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="4" slack="0"/>
<pin id="695" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227_2/14 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln227_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="0"/>
<pin id="699" dir="0" index="1" bw="12" slack="1"/>
<pin id="700" dir="1" index="2" bw="12" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln227/14 "/>
</bind>
</comp>

<comp id="702" class="1004" name="alpha_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="7" slack="0"/>
<pin id="704" dir="0" index="1" bw="9" slack="0"/>
<pin id="705" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="alpha/14 "/>
</bind>
</comp>

<comp id="708" class="1004" name="r_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="6"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/14 "/>
</bind>
</comp>

<comp id="714" class="1004" name="or_ln19_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="0" index="1" bw="1" slack="1"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/15 "/>
</bind>
</comp>

<comp id="718" class="1004" name="xor_ln19_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19/15 "/>
</bind>
</comp>

<comp id="724" class="1004" name="and_ln20_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="1"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20/15 "/>
</bind>
</comp>

<comp id="729" class="1004" name="and_ln20_1_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="1"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20_1/15 "/>
</bind>
</comp>

<comp id="734" class="1004" name="select_ln20_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="0" index="2" bw="32" slack="0"/>
<pin id="738" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/15 "/>
</bind>
</comp>

<comp id="742" class="1004" name="select_ln16_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="1"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="0" index="2" bw="32" slack="0"/>
<pin id="746" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/15 "/>
</bind>
</comp>

<comp id="749" class="1004" name="or_ln16_1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="0" index="1" bw="1" slack="1"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16_1/15 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln16_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="0" index="2" bw="32" slack="0"/>
<pin id="757" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_1/15 "/>
</bind>
</comp>

<comp id="761" class="1004" name="select_ln18_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="0" index="2" bw="32" slack="0"/>
<pin id="765" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/15 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln18_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="1"/>
<pin id="770" dir="0" index="1" bw="32" slack="0"/>
<pin id="771" dir="0" index="2" bw="32" slack="0"/>
<pin id="772" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/15 "/>
</bind>
</comp>

<comp id="775" class="1004" name="xor_ln18_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/15 "/>
</bind>
</comp>

<comp id="780" class="1004" name="and_ln19_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="1"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/15 "/>
</bind>
</comp>

<comp id="785" class="1004" name="or_ln20_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="0" index="1" bw="1" slack="1"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20/15 "/>
</bind>
</comp>

<comp id="789" class="1004" name="sel_tmp53_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp53/15 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sel_tmp40_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="32" slack="0"/>
<pin id="798" dir="0" index="2" bw="32" slack="0"/>
<pin id="799" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp40/15 "/>
</bind>
</comp>

<comp id="803" class="1004" name="empty_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/15 "/>
</bind>
</comp>

<comp id="809" class="1004" name="sinus_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="0"/>
<pin id="812" dir="0" index="2" bw="32" slack="0"/>
<pin id="813" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sinus/15 "/>
</bind>
</comp>

<comp id="818" class="1004" name="select_ln10_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="0" index="1" bw="32" slack="0"/>
<pin id="821" dir="0" index="2" bw="32" slack="0"/>
<pin id="822" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/15 "/>
</bind>
</comp>

<comp id="825" class="1004" name="select_ln5_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="0" index="2" bw="32" slack="0"/>
<pin id="829" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln5/15 "/>
</bind>
</comp>

<comp id="832" class="1004" name="select_ln5_1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="0"/>
<pin id="835" dir="0" index="2" bw="32" slack="0"/>
<pin id="836" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln5_1/15 "/>
</bind>
</comp>

<comp id="840" class="1004" name="select_ln7_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="0" index="1" bw="32" slack="0"/>
<pin id="843" dir="0" index="2" bw="32" slack="0"/>
<pin id="844" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/15 "/>
</bind>
</comp>

<comp id="847" class="1004" name="select_ln7_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="0" index="1" bw="32" slack="0"/>
<pin id="850" dir="0" index="2" bw="32" slack="0"/>
<pin id="851" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_1/15 "/>
</bind>
</comp>

<comp id="854" class="1004" name="and_ln9_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="1"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln9/15 "/>
</bind>
</comp>

<comp id="859" class="1004" name="select_ln9_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="32" slack="0"/>
<pin id="862" dir="0" index="2" bw="32" slack="0"/>
<pin id="863" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/15 "/>
</bind>
</comp>

<comp id="867" class="1004" name="or_ln9_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9/15 "/>
</bind>
</comp>

<comp id="873" class="1004" name="cosinus_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="32" slack="0"/>
<pin id="876" dir="0" index="2" bw="32" slack="0"/>
<pin id="877" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cosinus/15 "/>
</bind>
</comp>

<comp id="882" class="1004" name="p_Val2_s_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="1"/>
<pin id="884" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/24 "/>
</bind>
</comp>

<comp id="885" class="1004" name="p_Result_s_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="32" slack="0"/>
<pin id="888" dir="0" index="2" bw="6" slack="0"/>
<pin id="889" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/24 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_V_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="0"/>
<pin id="895" dir="0" index="1" bw="32" slack="0"/>
<pin id="896" dir="0" index="2" bw="6" slack="0"/>
<pin id="897" dir="0" index="3" bw="6" slack="0"/>
<pin id="898" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/24 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_V_22_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="0"/>
<pin id="905" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_22/24 "/>
</bind>
</comp>

<comp id="907" class="1004" name="mantissa_V_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="25" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="0" index="2" bw="23" slack="0"/>
<pin id="911" dir="0" index="3" bw="1" slack="0"/>
<pin id="912" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/24 "/>
</bind>
</comp>

<comp id="917" class="1004" name="zext_ln682_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="25" slack="0"/>
<pin id="919" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/24 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln339_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="0"/>
<pin id="923" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/24 "/>
</bind>
</comp>

<comp id="925" class="1004" name="add_ln339_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="0"/>
<pin id="927" dir="0" index="1" bw="8" slack="0"/>
<pin id="928" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/24 "/>
</bind>
</comp>

<comp id="931" class="1004" name="isNeg_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="9" slack="0"/>
<pin id="934" dir="0" index="2" bw="5" slack="0"/>
<pin id="935" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/24 "/>
</bind>
</comp>

<comp id="939" class="1004" name="sub_ln1311_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="8" slack="0"/>
<pin id="941" dir="0" index="1" bw="8" slack="0"/>
<pin id="942" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/24 "/>
</bind>
</comp>

<comp id="945" class="1004" name="sext_ln1311_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="0"/>
<pin id="947" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/24 "/>
</bind>
</comp>

<comp id="949" class="1004" name="ush_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="9" slack="0"/>
<pin id="952" dir="0" index="2" bw="9" slack="0"/>
<pin id="953" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/24 "/>
</bind>
</comp>

<comp id="957" class="1004" name="sext_ln1311_2_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="9" slack="0"/>
<pin id="959" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/24 "/>
</bind>
</comp>

<comp id="961" class="1004" name="sext_ln1311_5_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="9" slack="0"/>
<pin id="963" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_5/24 "/>
</bind>
</comp>

<comp id="965" class="1004" name="zext_ln1287_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="9" slack="0"/>
<pin id="967" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/24 "/>
</bind>
</comp>

<comp id="969" class="1004" name="r_V_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="25" slack="0"/>
<pin id="971" dir="0" index="1" bw="9" slack="0"/>
<pin id="972" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/24 "/>
</bind>
</comp>

<comp id="975" class="1004" name="r_V_11_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="25" slack="0"/>
<pin id="977" dir="0" index="1" bw="32" slack="0"/>
<pin id="978" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_11/24 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="25" slack="0"/>
<pin id="984" dir="0" index="2" bw="6" slack="0"/>
<pin id="985" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/24 "/>
</bind>
</comp>

<comp id="989" class="1004" name="zext_ln662_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/24 "/>
</bind>
</comp>

<comp id="993" class="1004" name="tmp_4_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="0"/>
<pin id="995" dir="0" index="1" bw="79" slack="0"/>
<pin id="996" dir="0" index="2" bw="6" slack="0"/>
<pin id="997" dir="0" index="3" bw="7" slack="0"/>
<pin id="998" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/24 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="p_Val2_60_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="32" slack="0"/>
<pin id="1006" dir="0" index="2" bw="32" slack="0"/>
<pin id="1007" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_60/24 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="p_Val2_55_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="1"/>
<pin id="1013" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_55/24 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="p_Result_53_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="32" slack="0"/>
<pin id="1017" dir="0" index="2" bw="6" slack="0"/>
<pin id="1018" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_53/24 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_V_23_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="0"/>
<pin id="1024" dir="0" index="1" bw="32" slack="0"/>
<pin id="1025" dir="0" index="2" bw="6" slack="0"/>
<pin id="1026" dir="0" index="3" bw="6" slack="0"/>
<pin id="1027" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_23/24 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_V_24_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="0"/>
<pin id="1034" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_24/24 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="mantissa_V_1_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="25" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="0" index="2" bw="23" slack="0"/>
<pin id="1040" dir="0" index="3" bw="1" slack="0"/>
<pin id="1041" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V_1/24 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="zext_ln682_1_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="25" slack="0"/>
<pin id="1048" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682_1/24 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="zext_ln339_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="8" slack="0"/>
<pin id="1052" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339_1/24 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="add_ln339_1_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="0"/>
<pin id="1056" dir="0" index="1" bw="8" slack="0"/>
<pin id="1057" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339_1/24 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="isNeg_1_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="9" slack="0"/>
<pin id="1063" dir="0" index="2" bw="5" slack="0"/>
<pin id="1064" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/24 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="sub_ln1311_1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="0"/>
<pin id="1070" dir="0" index="1" bw="8" slack="0"/>
<pin id="1071" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_1/24 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="sext_ln1311_3_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="0"/>
<pin id="1076" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_3/24 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="ush_1_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="9" slack="0"/>
<pin id="1081" dir="0" index="2" bw="9" slack="0"/>
<pin id="1082" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/24 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="sext_ln1311_4_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="9" slack="0"/>
<pin id="1088" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_4/24 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="sext_ln1311_6_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="9" slack="0"/>
<pin id="1092" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_6/24 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="zext_ln1287_1_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="9" slack="0"/>
<pin id="1096" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287_1/24 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="r_V_12_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="25" slack="0"/>
<pin id="1100" dir="0" index="1" bw="9" slack="0"/>
<pin id="1101" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_12/24 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="r_V_13_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="25" slack="0"/>
<pin id="1106" dir="0" index="1" bw="32" slack="0"/>
<pin id="1107" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_13/24 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp_31_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="25" slack="0"/>
<pin id="1113" dir="0" index="2" bw="6" slack="0"/>
<pin id="1114" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/24 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="zext_ln662_1_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_1/24 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="tmp_8_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="0"/>
<pin id="1124" dir="0" index="1" bw="79" slack="0"/>
<pin id="1125" dir="0" index="2" bw="6" slack="0"/>
<pin id="1126" dir="0" index="3" bw="7" slack="0"/>
<pin id="1127" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/24 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="p_Val2_62_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="32" slack="0"/>
<pin id="1135" dir="0" index="2" bw="32" slack="0"/>
<pin id="1136" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_62/24 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="result_V_2_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="0"/>
<pin id="1142" dir="0" index="1" bw="32" slack="1"/>
<pin id="1143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/25 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="p_Val2_61_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="1"/>
<pin id="1147" dir="0" index="1" bw="32" slack="0"/>
<pin id="1148" dir="0" index="2" bw="32" slack="1"/>
<pin id="1149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_61/25 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="result_V_4_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="32" slack="1"/>
<pin id="1155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_4/25 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="p_Val2_63_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="1"/>
<pin id="1159" dir="0" index="1" bw="32" slack="0"/>
<pin id="1160" dir="0" index="2" bw="32" slack="1"/>
<pin id="1161" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_63/25 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="sext_ln227_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="12" slack="11"/>
<pin id="1166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln227/25 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="zext_ln227_3_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="12" slack="0"/>
<pin id="1169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227_3/25 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="or_ln228_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="0"/>
<pin id="1174" dir="0" index="1" bw="32" slack="0"/>
<pin id="1175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln228/25 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="zext_ln228_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="0"/>
<pin id="1180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228/25 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="icmp_ln236_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="6" slack="0"/>
<pin id="1185" dir="0" index="1" bw="6" slack="0"/>
<pin id="1186" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln236/26 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="i_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="6" slack="0"/>
<pin id="1191" dir="0" index="1" bw="1" slack="0"/>
<pin id="1192" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/26 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="zext_ln236_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="6" slack="0"/>
<pin id="1197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln236/26 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="zext_ln239_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="9" slack="0"/>
<pin id="1202" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln239/27 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="icmp_ln239_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="9" slack="0"/>
<pin id="1206" dir="0" index="1" bw="9" slack="0"/>
<pin id="1207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln239/27 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="y_1_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="9" slack="0"/>
<pin id="1212" dir="0" index="1" bw="1" slack="0"/>
<pin id="1213" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/27 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="zext_ln240_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="9" slack="0"/>
<pin id="1218" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln240/28 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="icmp_ln240_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="9" slack="0"/>
<pin id="1222" dir="0" index="1" bw="9" slack="0"/>
<pin id="1223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/28 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="x_1_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="9" slack="0"/>
<pin id="1228" dir="0" index="1" bw="1" slack="0"/>
<pin id="1229" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/28 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="zext_ln248_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="8" slack="0"/>
<pin id="1234" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/28 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="icmp_ln245_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="9" slack="0"/>
<pin id="1238" dir="0" index="1" bw="9" slack="0"/>
<pin id="1239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln245/29 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="zext_ln246_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="9" slack="0"/>
<pin id="1244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246/29 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="icmp_ln246_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="32" slack="0"/>
<pin id="1249" dir="0" index="1" bw="32" slack="2"/>
<pin id="1250" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln246/30 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="or_ln246_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="9" slack="1"/>
<pin id="1254" dir="0" index="1" bw="9" slack="0"/>
<pin id="1255" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln246/30 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="zext_ln246_1_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="9" slack="0"/>
<pin id="1260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246_1/30 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="icmp_ln246_1_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="32" slack="0"/>
<pin id="1265" dir="0" index="1" bw="32" slack="4"/>
<pin id="1266" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln246_1/31 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="zext_ln247_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="9" slack="2"/>
<pin id="1270" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/31 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="tmp_33_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="7" slack="0"/>
<pin id="1274" dir="0" index="1" bw="20" slack="0"/>
<pin id="1275" dir="0" index="2" bw="5" slack="0"/>
<pin id="1276" dir="0" index="3" bw="6" slack="0"/>
<pin id="1277" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/31 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="sext_ln247_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="7" slack="0"/>
<pin id="1283" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln247/31 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="zext_ln248_1_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="7" slack="0"/>
<pin id="1287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248_1/31 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="add_ln248_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="0"/>
<pin id="1292" dir="0" index="1" bw="8" slack="5"/>
<pin id="1293" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln248/33 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="p_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="9" slack="5"/>
<pin id="1297" dir="0" index="1" bw="3" slack="0"/>
<pin id="1298" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p/34 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="zext_ln261_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="6" slack="0"/>
<pin id="1303" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/35 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="icmp_ln255_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="6" slack="0"/>
<pin id="1307" dir="0" index="1" bw="6" slack="0"/>
<pin id="1308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln255/35 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="r_1_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="6" slack="0"/>
<pin id="1313" dir="0" index="1" bw="1" slack="0"/>
<pin id="1314" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/35 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="zext_ln256_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="6" slack="0"/>
<pin id="1319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln256/35 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="add_ln257_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="6" slack="0"/>
<pin id="1324" dir="0" index="1" bw="1" slack="0"/>
<pin id="1325" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln257/35 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="zext_ln257_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="6" slack="0"/>
<pin id="1330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/35 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="add_ln265_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="0"/>
<pin id="1335" dir="0" index="1" bw="8" slack="0"/>
<pin id="1336" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265/35 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="i_max_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="0"/>
<pin id="1341" dir="0" index="1" bw="32" slack="0"/>
<pin id="1342" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i_max/36 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="icmp_ln259_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="1"/>
<pin id="1347" dir="0" index="1" bw="32" slack="2"/>
<pin id="1348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln259/37 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="select_ln259_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="0"/>
<pin id="1352" dir="0" index="1" bw="32" slack="2"/>
<pin id="1353" dir="0" index="2" bw="32" slack="2"/>
<pin id="1354" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln259/37 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="select_ln259_1_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="0"/>
<pin id="1359" dir="0" index="1" bw="32" slack="1"/>
<pin id="1360" dir="0" index="2" bw="32" slack="2"/>
<pin id="1361" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln259_1/37 "/>
</bind>
</comp>

<comp id="1364" class="1007" name="mul_ln247_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="9" slack="0"/>
<pin id="1366" dir="0" index="1" bw="20" slack="0"/>
<pin id="1367" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln247/31 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="x_read_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="32" slack="1"/>
<pin id="1373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="1376" class="1005" name="y_read_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="32" slack="1"/>
<pin id="1378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="1381" class="1005" name="tmp_i_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="12"/>
<pin id="1383" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1386" class="1005" name="tmp_19_i_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="12"/>
<pin id="1388" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_19_i "/>
</bind>
</comp>

<comp id="1391" class="1005" name="zext_ln220_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="32" slack="1"/>
<pin id="1393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln220 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="count1_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="7" slack="0"/>
<pin id="1401" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="count1 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="tmp_i_38_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="32" slack="2"/>
<pin id="1406" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_38 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="sub_ln227_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="12" slack="1"/>
<pin id="1412" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln227 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="count2_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="4" slack="0"/>
<pin id="1420" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="count2 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="icmp_ln15_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="1"/>
<pin id="1425" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="icmp_ln19_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="1" slack="1"/>
<pin id="1430" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="or_ln18_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="1" slack="1"/>
<pin id="1436" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln18 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="icmp_ln20_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="1" slack="1"/>
<pin id="1442" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="icmp_ln20_1_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="1" slack="1"/>
<pin id="1447" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln20_1 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="and_ln16_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="1" slack="1"/>
<pin id="1452" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln16 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="and_ln18_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="1"/>
<pin id="1459" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln18 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="or_ln18_1_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="1" slack="1"/>
<pin id="1465" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln18_1 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="icmp_ln20_2_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="1" slack="1"/>
<pin id="1471" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln20_2 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="icmp_ln20_3_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="1" slack="1"/>
<pin id="1477" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln20_3 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="add_ln227_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="12" slack="11"/>
<pin id="1483" dir="1" index="1" bw="12" slack="11"/>
</pin_list>
<bind>
<opset="add_ln227 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="alpha_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="9" slack="0"/>
<pin id="1488" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="alpha "/>
</bind>
</comp>

<comp id="1491" class="1005" name="r_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="8" slack="1"/>
<pin id="1493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1496" class="1005" name="sinus_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="32" slack="1"/>
<pin id="1498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sinus "/>
</bind>
</comp>

<comp id="1501" class="1005" name="cosinus_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="1"/>
<pin id="1503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cosinus "/>
</bind>
</comp>

<comp id="1506" class="1005" name="tmp_17_i_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_i "/>
</bind>
</comp>

<comp id="1511" class="1005" name="tmp_20_i_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="32" slack="1"/>
<pin id="1513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_i "/>
</bind>
</comp>

<comp id="1516" class="1005" name="x_assign_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="32" slack="1"/>
<pin id="1518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="1521" class="1005" name="x_assign_3_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="1"/>
<pin id="1523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_3 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="p_Result_s_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="1" slack="1"/>
<pin id="1528" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1531" class="1005" name="p_Val2_60_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="32" slack="1"/>
<pin id="1533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_60 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="p_Result_53_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="1" slack="1"/>
<pin id="1539" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_53 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="p_Val2_62_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="32" slack="1"/>
<pin id="1544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_62 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="i_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="6" slack="0"/>
<pin id="1553" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1556" class="1005" name="zext_ln239_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="4"/>
<pin id="1558" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln239 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="y_1_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="9" slack="0"/>
<pin id="1566" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="zext_ln240_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="32" slack="2"/>
<pin id="1571" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln240 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="x_1_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="9" slack="0"/>
<pin id="1579" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="zext_ln248_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="32" slack="5"/>
<pin id="1584" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln248 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="points_addr_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="10" slack="1"/>
<pin id="1592" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="points_addr "/>
</bind>
</comp>

<comp id="1595" class="1005" name="icmp_ln246_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="1" slack="4"/>
<pin id="1597" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln246 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="points_addr_1_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="10" slack="1"/>
<pin id="1601" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="points_addr_1 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="icmp_ln246_1_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="1" slack="3"/>
<pin id="1606" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln246_1 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="sums_addr_3_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="6" slack="1"/>
<pin id="1610" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sums_addr_3 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="add_ln248_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="32" slack="1"/>
<pin id="1615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln248 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="p_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="9" slack="1"/>
<pin id="1620" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="1623" class="1005" name="zext_ln261_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="32" slack="2"/>
<pin id="1625" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln261 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="r_1_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="6" slack="0"/>
<pin id="1633" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="sums_addr_1_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="6" slack="1"/>
<pin id="1638" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sums_addr_1 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="sums_addr_2_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="6" slack="1"/>
<pin id="1643" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sums_addr_2 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="i_max_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="32" slack="1"/>
<pin id="1648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_max "/>
</bind>
</comp>

<comp id="1652" class="1005" name="select_ln259_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="32" slack="1"/>
<pin id="1654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln259 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="select_ln259_1_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="32" slack="1"/>
<pin id="1659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln259_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="245"><net_src comp="12" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="14" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="4" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="250" pin="2"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="16" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="10" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="256" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="214" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="220" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="6" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="278" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="180" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="180" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="3"/><net_sink comp="298" pin=2"/></net>

<net id="320"><net_src comp="180" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="22" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="315" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="333"><net_src comp="180" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="328" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="340"><net_src comp="180" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="341"><net_src comp="335" pin="3"/><net_sink comp="298" pin=2"/></net>

<net id="347"><net_src comp="180" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="180" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="354"><net_src comp="348" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="360"><net_src comp="180" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="355" pin="3"/><net_sink comp="321" pin=2"/></net>

<net id="369"><net_src comp="94" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="370" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="381"><net_src comp="96" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="382" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="393"><net_src comp="114" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="404"><net_src comp="108" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="415"><net_src comp="184" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="426"><net_src comp="114" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="437"><net_src comp="114" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="114" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="455"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="449" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="460"><net_src comp="22" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="457" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="468"><net_src comp="461" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="472"><net_src comp="22" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="479"><net_src comp="469" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="480"><net_src comp="473" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="484"><net_src comp="190" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="491"><net_src comp="481" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="517"><net_src comp="370" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="523"><net_src comp="370" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="98" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="382" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="104" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="106" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="378" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="108" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="542"><net_src comp="531" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="110" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="378" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="112" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="554"><net_src comp="543" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="539" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="405" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="116" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="405" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="120" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="394" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="114" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="394" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="122" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="394" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="124" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="394" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="126" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="394" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="128" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="573" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="579" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="585" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="591" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="394" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="130" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="394" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="132" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="573" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="134" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="579" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="633" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="603" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="134" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="585" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="609" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="134" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="591" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="657" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="651" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="394" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="130" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="394" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="132" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="405" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="120" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="687" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="693" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="706"><net_src comp="122" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="394" pin="4"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="366" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="136" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="722"><net_src comp="714" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="134" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="718" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="724" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="739"><net_src comp="729" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="138" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="140" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="747"><net_src comp="142" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="748"><net_src comp="144" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="758"><net_src comp="749" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="742" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="734" pin="3"/><net_sink comp="753" pin=2"/></net>

<net id="766"><net_src comp="142" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="767"><net_src comp="146" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="773"><net_src comp="761" pin="3"/><net_sink comp="768" pin=1"/></net>

<net id="774"><net_src comp="753" pin="3"/><net_sink comp="768" pin=2"/></net>

<net id="779"><net_src comp="134" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="784"><net_src comp="775" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="793"><net_src comp="785" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="718" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="800"><net_src comp="789" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="140" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="144" pin="0"/><net_sink comp="795" pin=2"/></net>

<net id="807"><net_src comp="789" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="780" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="814"><net_src comp="803" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="795" pin="3"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="768" pin="3"/><net_sink comp="809" pin=2"/></net>

<net id="817"><net_src comp="809" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="823"><net_src comp="142" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="824"><net_src comp="138" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="830"><net_src comp="142" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="831"><net_src comp="146" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="837"><net_src comp="749" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="825" pin="3"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="818" pin="3"/><net_sink comp="832" pin=2"/></net>

<net id="845"><net_src comp="140" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="846"><net_src comp="144" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="852"><net_src comp="840" pin="3"/><net_sink comp="847" pin=1"/></net>

<net id="853"><net_src comp="832" pin="3"/><net_sink comp="847" pin=2"/></net>

<net id="858"><net_src comp="718" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="854" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="140" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="866"><net_src comp="148" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="871"><net_src comp="854" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="780" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="878"><net_src comp="867" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="859" pin="3"/><net_sink comp="873" pin=1"/></net>

<net id="880"><net_src comp="847" pin="3"/><net_sink comp="873" pin=2"/></net>

<net id="881"><net_src comp="873" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="890"><net_src comp="150" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="882" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="892"><net_src comp="152" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="899"><net_src comp="154" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="882" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="901"><net_src comp="156" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="902"><net_src comp="158" pin="0"/><net_sink comp="893" pin=3"/></net>

<net id="906"><net_src comp="882" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="913"><net_src comp="160" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="134" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="915"><net_src comp="903" pin="1"/><net_sink comp="907" pin=2"/></net>

<net id="916"><net_src comp="162" pin="0"/><net_sink comp="907" pin=3"/></net>

<net id="920"><net_src comp="907" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="893" pin="4"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="164" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="921" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="936"><net_src comp="166" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="937"><net_src comp="925" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="938"><net_src comp="168" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="943"><net_src comp="170" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="893" pin="4"/><net_sink comp="939" pin=1"/></net>

<net id="948"><net_src comp="939" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="954"><net_src comp="931" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="945" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="956"><net_src comp="925" pin="2"/><net_sink comp="949" pin=2"/></net>

<net id="960"><net_src comp="949" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="964"><net_src comp="949" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="957" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="973"><net_src comp="907" pin="4"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="961" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="979"><net_src comp="917" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="965" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="986"><net_src comp="172" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="969" pin="2"/><net_sink comp="981" pin=1"/></net>

<net id="988"><net_src comp="174" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="992"><net_src comp="981" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="999"><net_src comp="176" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="975" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1001"><net_src comp="174" pin="0"/><net_sink comp="993" pin=2"/></net>

<net id="1002"><net_src comp="178" pin="0"/><net_sink comp="993" pin=3"/></net>

<net id="1008"><net_src comp="931" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="989" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="993" pin="4"/><net_sink comp="1003" pin=2"/></net>

<net id="1019"><net_src comp="150" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1020"><net_src comp="1011" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1021"><net_src comp="152" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1028"><net_src comp="154" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="1011" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1030"><net_src comp="156" pin="0"/><net_sink comp="1022" pin=2"/></net>

<net id="1031"><net_src comp="158" pin="0"/><net_sink comp="1022" pin=3"/></net>

<net id="1035"><net_src comp="1011" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1042"><net_src comp="160" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="134" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1044"><net_src comp="1032" pin="1"/><net_sink comp="1036" pin=2"/></net>

<net id="1045"><net_src comp="162" pin="0"/><net_sink comp="1036" pin=3"/></net>

<net id="1049"><net_src comp="1036" pin="4"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="1022" pin="4"/><net_sink comp="1050" pin=0"/></net>

<net id="1058"><net_src comp="164" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="1050" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1065"><net_src comp="166" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1066"><net_src comp="1054" pin="2"/><net_sink comp="1060" pin=1"/></net>

<net id="1067"><net_src comp="168" pin="0"/><net_sink comp="1060" pin=2"/></net>

<net id="1072"><net_src comp="170" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="1022" pin="4"/><net_sink comp="1068" pin=1"/></net>

<net id="1077"><net_src comp="1068" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1083"><net_src comp="1060" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="1074" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1085"><net_src comp="1054" pin="2"/><net_sink comp="1078" pin=2"/></net>

<net id="1089"><net_src comp="1078" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1093"><net_src comp="1078" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1097"><net_src comp="1086" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1102"><net_src comp="1036" pin="4"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="1090" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1108"><net_src comp="1046" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="1094" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1115"><net_src comp="172" pin="0"/><net_sink comp="1110" pin=0"/></net>

<net id="1116"><net_src comp="1098" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1117"><net_src comp="174" pin="0"/><net_sink comp="1110" pin=2"/></net>

<net id="1121"><net_src comp="1110" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1128"><net_src comp="176" pin="0"/><net_sink comp="1122" pin=0"/></net>

<net id="1129"><net_src comp="1104" pin="2"/><net_sink comp="1122" pin=1"/></net>

<net id="1130"><net_src comp="174" pin="0"/><net_sink comp="1122" pin=2"/></net>

<net id="1131"><net_src comp="178" pin="0"/><net_sink comp="1122" pin=3"/></net>

<net id="1137"><net_src comp="1060" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1138"><net_src comp="1118" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1139"><net_src comp="1122" pin="4"/><net_sink comp="1132" pin=2"/></net>

<net id="1144"><net_src comp="22" pin="0"/><net_sink comp="1140" pin=0"/></net>

<net id="1150"><net_src comp="1140" pin="2"/><net_sink comp="1145" pin=1"/></net>

<net id="1151"><net_src comp="1145" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="1156"><net_src comp="22" pin="0"/><net_sink comp="1152" pin=0"/></net>

<net id="1162"><net_src comp="1152" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1163"><net_src comp="1157" pin="3"/><net_sink comp="298" pin=4"/></net>

<net id="1170"><net_src comp="1164" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1176"><net_src comp="1164" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="182" pin="0"/><net_sink comp="1172" pin=1"/></net>

<net id="1181"><net_src comp="1172" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1187"><net_src comp="416" pin="4"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="186" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1193"><net_src comp="416" pin="4"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="190" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1198"><net_src comp="416" pin="4"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1203"><net_src comp="427" pin="4"/><net_sink comp="1200" pin=0"/></net>

<net id="1208"><net_src comp="427" pin="4"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="192" pin="0"/><net_sink comp="1204" pin=1"/></net>

<net id="1214"><net_src comp="427" pin="4"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="196" pin="0"/><net_sink comp="1210" pin=1"/></net>

<net id="1219"><net_src comp="438" pin="4"/><net_sink comp="1216" pin=0"/></net>

<net id="1224"><net_src comp="438" pin="4"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="204" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1230"><net_src comp="438" pin="4"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="196" pin="0"/><net_sink comp="1226" pin=1"/></net>

<net id="1235"><net_src comp="278" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1240"><net_src comp="449" pin="4"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="222" pin="0"/><net_sink comp="1236" pin=1"/></net>

<net id="1245"><net_src comp="449" pin="4"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1251"><net_src comp="298" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1256"><net_src comp="445" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="196" pin="0"/><net_sink comp="1252" pin=1"/></net>

<net id="1261"><net_src comp="1252" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1267"><net_src comp="298" pin="7"/><net_sink comp="1263" pin=0"/></net>

<net id="1271"><net_src comp="445" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1278"><net_src comp="228" pin="0"/><net_sink comp="1272" pin=0"/></net>

<net id="1279"><net_src comp="230" pin="0"/><net_sink comp="1272" pin=2"/></net>

<net id="1280"><net_src comp="232" pin="0"/><net_sink comp="1272" pin=3"/></net>

<net id="1284"><net_src comp="1272" pin="4"/><net_sink comp="1281" pin=0"/></net>

<net id="1288"><net_src comp="1281" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1294"><net_src comp="321" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1299"><net_src comp="445" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1300"><net_src comp="234" pin="0"/><net_sink comp="1295" pin=1"/></net>

<net id="1304"><net_src comp="485" pin="4"/><net_sink comp="1301" pin=0"/></net>

<net id="1309"><net_src comp="485" pin="4"/><net_sink comp="1305" pin=0"/></net>

<net id="1310"><net_src comp="186" pin="0"/><net_sink comp="1305" pin=1"/></net>

<net id="1315"><net_src comp="485" pin="4"/><net_sink comp="1311" pin=0"/></net>

<net id="1316"><net_src comp="190" pin="0"/><net_sink comp="1311" pin=1"/></net>

<net id="1320"><net_src comp="1311" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1326"><net_src comp="485" pin="4"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="238" pin="0"/><net_sink comp="1322" pin=1"/></net>

<net id="1331"><net_src comp="1322" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1337"><net_src comp="461" pin="4"/><net_sink comp="1333" pin=0"/></net>

<net id="1338"><net_src comp="240" pin="0"/><net_sink comp="1333" pin=1"/></net>

<net id="1343"><net_src comp="321" pin="3"/><net_sink comp="1339" pin=0"/></net>

<net id="1344"><net_src comp="321" pin="7"/><net_sink comp="1339" pin=1"/></net>

<net id="1349"><net_src comp="469" pin="1"/><net_sink comp="1345" pin=1"/></net>

<net id="1355"><net_src comp="1345" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1356"><net_src comp="457" pin="1"/><net_sink comp="1350" pin=2"/></net>

<net id="1362"><net_src comp="1345" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1363"><net_src comp="469" pin="1"/><net_sink comp="1357" pin=2"/></net>

<net id="1368"><net_src comp="1268" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1369"><net_src comp="226" pin="0"/><net_sink comp="1364" pin=1"/></net>

<net id="1370"><net_src comp="1364" pin="2"/><net_sink comp="1272" pin=1"/></net>

<net id="1374"><net_src comp="250" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1379"><net_src comp="256" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1384"><net_src comp="508" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1389"><net_src comp="511" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1394"><net_src comp="514" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1402"><net_src comp="525" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="1407"><net_src comp="508" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1413"><net_src comp="555" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1421"><net_src comp="567" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="1426"><net_src comp="573" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="1431"><net_src comp="597" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1433"><net_src comp="1428" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1437"><net_src comp="615" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1439"><net_src comp="1434" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1443"><net_src comp="621" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1448"><net_src comp="627" pin="2"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1453"><net_src comp="639" pin="2"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1455"><net_src comp="1450" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1456"><net_src comp="1450" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1460"><net_src comp="663" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1462"><net_src comp="1457" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1466"><net_src comp="669" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1468"><net_src comp="1463" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1472"><net_src comp="675" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1474"><net_src comp="1469" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1478"><net_src comp="681" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1480"><net_src comp="1475" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1484"><net_src comp="697" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1489"><net_src comp="702" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1494"><net_src comp="708" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1499"><net_src comp="809" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1504"><net_src comp="873" pin="3"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="1509"><net_src comp="500" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="1514"><net_src comp="504" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="1519"><net_src comp="492" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1524"><net_src comp="496" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1529"><net_src comp="885" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1534"><net_src comp="1003" pin="3"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1536"><net_src comp="1531" pin="1"/><net_sink comp="1145" pin=2"/></net>

<net id="1540"><net_src comp="1014" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1545"><net_src comp="1132" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1547"><net_src comp="1542" pin="1"/><net_sink comp="1157" pin=2"/></net>

<net id="1554"><net_src comp="1189" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1559"><net_src comp="1200" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1567"><net_src comp="1210" pin="2"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1572"><net_src comp="1216" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1580"><net_src comp="1226" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1585"><net_src comp="1232" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1593"><net_src comp="328" pin="3"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1598"><net_src comp="1247" pin="2"/><net_sink comp="1595" pin=0"/></net>

<net id="1602"><net_src comp="335" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1607"><net_src comp="1263" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1611"><net_src comp="342" pin="3"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1616"><net_src comp="1290" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1621"><net_src comp="1295" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="1626"><net_src comp="1301" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="1350" pin=1"/></net>

<net id="1634"><net_src comp="1311" pin="2"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1639"><net_src comp="348" pin="3"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1644"><net_src comp="355" pin="3"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1649"><net_src comp="1339" pin="2"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1651"><net_src comp="1646" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="1655"><net_src comp="1350" pin="3"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1660"><net_src comp="1357" pin="3"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="473" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_img_data_stream_V | {28 }
	Port: x_out | {1 }
	Port: y_out | {1 }
 - Input state : 
	Port: find_iris_high_accur : img_data_stream_V | {28 }
	Port: find_iris_high_accur : x | {1 }
	Port: find_iris_high_accur : y | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		zext_ln220 : 1
		icmp_ln220 : 1
		count1 : 1
		br_ln220 : 2
		tmp_i_38 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
		zext_ln227 : 1
		zext_ln227_1 : 1
		sub_ln227 : 2
	State 14
		icmp_ln222 : 1
		count2 : 1
		br_ln222 : 2
		icmp_ln15 : 1
		icmp_ln16 : 1
		icmp_ln17 : 1
		icmp_ln18 : 1
		icmp_ln19 : 1
		or_ln16 : 2
		or_ln17 : 2
		or_ln18 : 2
		icmp_ln20 : 1
		icmp_ln20_1 : 1
		xor_ln15 : 2
		and_ln16 : 2
		xor_ln16 : 2
		and_ln17 : 2
		xor_ln17 : 2
		and_ln18 : 2
		or_ln18_1 : 2
		icmp_ln20_2 : 1
		icmp_ln20_3 : 1
		shl_ln227 : 1
		zext_ln227_2 : 1
		add_ln227 : 2
		alpha : 1
	State 15
		select_ln16_1 : 1
		select_ln18_1 : 2
		sinus : 3
		select_ln5_1 : 1
		select_ln7_1 : 2
		tmp_17_i : 1
		tmp_20_i : 4
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		p_Result_s : 1
		tmp_V : 1
		tmp_V_22 : 1
		mantissa_V : 2
		zext_ln682 : 3
		zext_ln339 : 2
		add_ln339 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sext_ln1311_2 : 6
		sext_ln1311_5 : 6
		zext_ln1287 : 7
		r_V : 7
		r_V_11 : 8
		tmp : 8
		zext_ln662 : 9
		tmp_4 : 9
		p_Val2_60 : 10
		p_Result_53 : 1
		tmp_V_23 : 1
		tmp_V_24 : 1
		mantissa_V_1 : 2
		zext_ln682_1 : 3
		zext_ln339_1 : 2
		add_ln339_1 : 3
		isNeg_1 : 4
		sub_ln1311_1 : 2
		sext_ln1311_3 : 3
		ush_1 : 5
		sext_ln1311_4 : 6
		sext_ln1311_6 : 6
		zext_ln1287_1 : 7
		r_V_12 : 7
		r_V_13 : 8
		tmp_31 : 8
		zext_ln662_1 : 9
		tmp_8 : 9
		p_Val2_62 : 10
	State 25
		p_Val2_61 : 1
		p_Val2_63 : 1
		zext_ln227_3 : 1
		points_addr_2 : 2
		store_ln227 : 3
		or_ln228 : 1
		zext_ln228 : 1
		points_addr_3 : 2
		store_ln228 : 3
	State 26
		icmp_ln236 : 1
		i : 1
		br_ln236 : 2
		zext_ln236 : 1
		sums_addr : 2
		store_ln236 : 3
	State 27
		zext_ln239 : 1
		icmp_ln239 : 1
		y_1 : 1
		br_ln239 : 2
	State 28
		zext_ln240 : 1
		icmp_ln240 : 1
		x_1 : 1
		br_ln240 : 2
		empty_39 : 1
		empty_40 : 1
	State 29
		icmp_ln245 : 1
		br_ln245 : 2
		zext_ln246 : 1
		points_addr : 2
		points_load : 3
	State 30
		icmp_ln246 : 1
		br_ln246 : 2
		points_addr_1 : 1
		points_load_1 : 2
	State 31
		icmp_ln246_1 : 1
		br_ln246 : 2
		mul_ln247 : 1
		tmp_33 : 2
		sext_ln247 : 3
		zext_ln248_1 : 4
		sums_addr_3 : 5
	State 32
	State 33
		add_ln248 : 1
	State 34
	State 35
		zext_ln261 : 1
		icmp_ln255 : 1
		br_ln255 : 2
		r_1 : 1
		zext_ln256 : 2
		sums_addr_1 : 3
		sum1 : 4
		add_ln257 : 1
		zext_ln257 : 2
		sums_addr_2 : 3
		sum2 : 4
		add_ln265 : 1
		ret_ln265 : 2
	State 36
		i_max : 1
	State 37
		select_ln259 : 1
		select_ln259_1 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|  sitofp  |        grp_fu_508        |    0    |   340   |   554   |
|          |        grp_fu_511        |    0    |   340   |   554   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |        grp_fu_492        |    2    |   205   |   390   |
|          |        grp_fu_496        |    2    |   205   |   390   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_500        |    3    |   143   |   321   |
|          |        grp_fu_504        |    3    |   143   |   321   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln20_fu_734    |    0    |    0    |    32   |
|          |    select_ln16_fu_742    |    0    |    0    |    32   |
|          |   select_ln16_1_fu_753   |    0    |    0    |    32   |
|          |    select_ln18_fu_761    |    0    |    0    |    32   |
|          |   select_ln18_1_fu_768   |    0    |    0    |    32   |
|          |     sel_tmp40_fu_795     |    0    |    0    |    32   |
|          |       sinus_fu_809       |    0    |    0    |    32   |
|          |    select_ln10_fu_818    |    0    |    0    |    32   |
|          |     select_ln5_fu_825    |    0    |    0    |    32   |
|          |    select_ln5_1_fu_832   |    0    |    0    |    32   |
|  select  |     select_ln7_fu_840    |    0    |    0    |    32   |
|          |    select_ln7_1_fu_847   |    0    |    0    |    32   |
|          |     select_ln9_fu_859    |    0    |    0    |    32   |
|          |      cosinus_fu_873      |    0    |    0    |    32   |
|          |        ush_fu_949        |    0    |    0    |    9    |
|          |     p_Val2_60_fu_1003    |    0    |    0    |    32   |
|          |       ush_1_fu_1078      |    0    |    0    |    9    |
|          |     p_Val2_62_fu_1132    |    0    |    0    |    32   |
|          |     p_Val2_61_fu_1145    |    0    |    0    |    32   |
|          |     p_Val2_63_fu_1157    |    0    |    0    |    32   |
|          |   select_ln259_fu_1350   |    0    |    0    |    32   |
|          |  select_ln259_1_fu_1357  |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |       count1_fu_525      |    0    |    0    |    15   |
|          |       count2_fu_567      |    0    |    0    |    13   |
|          |     add_ln227_fu_697     |    0    |    0    |    12   |
|          |       alpha_fu_702       |    0    |    0    |    15   |
|          |         r_fu_708         |    0    |    0    |    15   |
|          |     add_ln339_fu_925     |    0    |    0    |    15   |
|          |    add_ln339_1_fu_1054   |    0    |    0    |    15   |
|    add   |         i_fu_1189        |    0    |    0    |    15   |
|          |        y_1_fu_1210       |    0    |    0    |    15   |
|          |        x_1_fu_1226       |    0    |    0    |    15   |
|          |     add_ln248_fu_1290    |    0    |    0    |    39   |
|          |         p_fu_1295        |    0    |    0    |    15   |
|          |        r_1_fu_1311       |    0    |    0    |    15   |
|          |     add_ln257_fu_1322    |    0    |    0    |    15   |
|          |     add_ln265_fu_1333    |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln220_fu_519    |    0    |    0    |    11   |
|          |     icmp_ln222_fu_561    |    0    |    0    |    9    |
|          |     icmp_ln15_fu_573     |    0    |    0    |    13   |
|          |     icmp_ln16_fu_579     |    0    |    0    |    13   |
|          |     icmp_ln17_fu_585     |    0    |    0    |    13   |
|          |     icmp_ln18_fu_591     |    0    |    0    |    13   |
|          |     icmp_ln19_fu_597     |    0    |    0    |    13   |
|          |     icmp_ln20_fu_621     |    0    |    0    |    13   |
|          |    icmp_ln20_1_fu_627    |    0    |    0    |    13   |
|   icmp   |    icmp_ln20_2_fu_675    |    0    |    0    |    13   |
|          |    icmp_ln20_3_fu_681    |    0    |    0    |    13   |
|          |    icmp_ln236_fu_1183    |    0    |    0    |    11   |
|          |    icmp_ln239_fu_1204    |    0    |    0    |    13   |
|          |    icmp_ln240_fu_1220    |    0    |    0    |    13   |
|          |    icmp_ln245_fu_1236    |    0    |    0    |    13   |
|          |    icmp_ln246_fu_1247    |    0    |    0    |    18   |
|          |   icmp_ln246_1_fu_1263   |    0    |    0    |    18   |
|          |    icmp_ln255_fu_1305    |    0    |    0    |    11   |
|          |    icmp_ln259_fu_1345    |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|          |     shl_ln227_fu_687     |    0    |    0    |    0    |
|    shl   |       r_V_11_fu_975      |    0    |    0    |   101   |
|          |      r_V_13_fu_1104      |    0    |    0    |   101   |
|----------|--------------------------|---------|---------|---------|
|          |     sub_ln227_fu_555     |    0    |    0    |    13   |
|          |     sub_ln1311_fu_939    |    0    |    0    |    15   |
|    sub   |   sub_ln1311_1_fu_1068   |    0    |    0    |    15   |
|          |    result_V_2_fu_1140    |    0    |    0    |    39   |
|          |    result_V_4_fu_1152    |    0    |    0    |    39   |
|          |       i_max_fu_1339      |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|   lshr   |        r_V_fu_969        |    0    |    0    |    73   |
|          |      r_V_12_fu_1098      |    0    |    0    |    73   |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln16_fu_603      |    0    |    0    |    2    |
|          |      or_ln17_fu_609      |    0    |    0    |    2    |
|          |      or_ln18_fu_615      |    0    |    0    |    2    |
|          |     or_ln18_1_fu_669     |    0    |    0    |    2    |
|          |      or_ln19_fu_714      |    0    |    0    |    2    |
|    or    |     or_ln16_1_fu_749     |    0    |    0    |    2    |
|          |      or_ln20_fu_785      |    0    |    0    |    2    |
|          |       empty_fu_803       |    0    |    0    |    2    |
|          |       or_ln9_fu_867      |    0    |    0    |    2    |
|          |     or_ln228_fu_1172     |    0    |    0    |    0    |
|          |     or_ln246_fu_1252     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      and_ln16_fu_639     |    0    |    0    |    2    |
|          |      and_ln17_fu_651     |    0    |    0    |    2    |
|          |      and_ln18_fu_663     |    0    |    0    |    2    |
|    and   |      and_ln20_fu_724     |    0    |    0    |    2    |
|          |     and_ln20_1_fu_729    |    0    |    0    |    2    |
|          |      and_ln19_fu_780     |    0    |    0    |    2    |
|          |     sel_tmp53_fu_789     |    0    |    0    |    2    |
|          |      and_ln9_fu_854      |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      xor_ln15_fu_633     |    0    |    0    |    2    |
|          |      xor_ln16_fu_645     |    0    |    0    |    2    |
|    xor   |      xor_ln17_fu_657     |    0    |    0    |    2    |
|          |      xor_ln19_fu_718     |    0    |    0    |    2    |
|          |      xor_ln18_fu_775     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    mul   |     mul_ln247_fu_1364    |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    x_read_read_fu_250    |    0    |    0    |    0    |
|   read   |    y_read_read_fu_256    |    0    |    0    |    0    |
|          |    tmp_32_read_fu_278    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          | write_ln211_write_fu_262 |    0    |    0    |    0    |
|   write  | write_ln211_write_fu_270 |    0    |    0    |    0    |
|          | write_ln703_write_fu_284 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln220_fu_514    |    0    |    0    |    0    |
|          |     zext_ln227_fu_539    |    0    |    0    |    0    |
|          |    zext_ln227_1_fu_551   |    0    |    0    |    0    |
|          |    zext_ln227_2_fu_693   |    0    |    0    |    0    |
|          |     zext_ln682_fu_917    |    0    |    0    |    0    |
|          |     zext_ln339_fu_921    |    0    |    0    |    0    |
|          |    zext_ln1287_fu_965    |    0    |    0    |    0    |
|          |     zext_ln662_fu_989    |    0    |    0    |    0    |
|          |   zext_ln682_1_fu_1046   |    0    |    0    |    0    |
|          |   zext_ln339_1_fu_1050   |    0    |    0    |    0    |
|          |   zext_ln1287_1_fu_1094  |    0    |    0    |    0    |
|          |   zext_ln662_1_fu_1118   |    0    |    0    |    0    |
|   zext   |   zext_ln227_3_fu_1167   |    0    |    0    |    0    |
|          |    zext_ln228_fu_1178    |    0    |    0    |    0    |
|          |    zext_ln236_fu_1195    |    0    |    0    |    0    |
|          |    zext_ln239_fu_1200    |    0    |    0    |    0    |
|          |    zext_ln240_fu_1216    |    0    |    0    |    0    |
|          |    zext_ln248_fu_1232    |    0    |    0    |    0    |
|          |    zext_ln246_fu_1242    |    0    |    0    |    0    |
|          |   zext_ln246_1_fu_1258   |    0    |    0    |    0    |
|          |    zext_ln247_fu_1268    |    0    |    0    |    0    |
|          |   zext_ln248_1_fu_1285   |    0    |    0    |    0    |
|          |    zext_ln261_fu_1301    |    0    |    0    |    0    |
|          |    zext_ln256_fu_1317    |    0    |    0    |    0    |
|          |    zext_ln257_fu_1328    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       shl_ln_fu_531      |    0    |    0    |    0    |
|bitconcatenate|    shl_ln227_1_fu_543    |    0    |    0    |    0    |
|          |     mantissa_V_fu_907    |    0    |    0    |    0    |
|          |   mantissa_V_1_fu_1036   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_s_fu_885    |    0    |    0    |    0    |
|          |       isNeg_fu_931       |    0    |    0    |    0    |
| bitselect|        tmp_fu_981        |    0    |    0    |    0    |
|          |    p_Result_53_fu_1014   |    0    |    0    |    0    |
|          |      isNeg_1_fu_1060     |    0    |    0    |    0    |
|          |      tmp_31_fu_1110      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_V_fu_893       |    0    |    0    |    0    |
|          |       tmp_4_fu_993       |    0    |    0    |    0    |
|partselect|     tmp_V_23_fu_1022     |    0    |    0    |    0    |
|          |       tmp_8_fu_1122      |    0    |    0    |    0    |
|          |      tmp_33_fu_1272      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |      tmp_V_22_fu_903     |    0    |    0    |    0    |
|          |     tmp_V_24_fu_1032     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    sext_ln1311_fu_945    |    0    |    0    |    0    |
|          |   sext_ln1311_2_fu_957   |    0    |    0    |    0    |
|          |   sext_ln1311_5_fu_961   |    0    |    0    |    0    |
|   sext   |   sext_ln1311_3_fu_1074  |    0    |    0    |    0    |
|          |   sext_ln1311_4_fu_1086  |    0    |    0    |    0    |
|          |   sext_ln1311_6_fu_1090  |    0    |    0    |    0    |
|          |    sext_ln227_fu_1164    |    0    |    0    |    0    |
|          |    sext_ln247_fu_1281    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    11   |   1376  |   4260  |
|----------|--------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|points|    2   |    0   |    0   |    0   |
| sums |    2   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    4   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln227_reg_1481  |   12   |
|   add_ln248_reg_1613  |   32   |
|     alpha_reg_1486    |    9   |
|   and_ln16_reg_1450   |    1   |
|   and_ln18_reg_1457   |    1   |
|    cosinus_reg_1501   |   32   |
|   count1_0_i_reg_378  |    7   |
|    count1_reg_1399    |    7   |
|   count2_0_i_reg_401  |    4   |
|    count2_reg_1418    |    4   |
|     i_0_i_reg_412     |    6   |
|   i_max_0_i_reg_469   |   32   |
|     i_max_reg_1646    |   32   |
|       i_reg_1551      |    6   |
|   icmp_ln15_reg_1423  |    1   |
|   icmp_ln19_reg_1428  |    1   |
|  icmp_ln20_1_reg_1445 |    1   |
|  icmp_ln20_2_reg_1469 |    1   |
|  icmp_ln20_3_reg_1475 |    1   |
|   icmp_ln20_reg_1440  |    1   |
| icmp_ln246_1_reg_1604 |    1   |
|  icmp_ln246_reg_1595  |    1   |
|iris_radius_0_i_reg_457|   32   |
|  iris_radius_reg_481  |    6   |
|   or_ln18_1_reg_1463  |    1   |
|    or_ln18_reg_1434   |    1   |
|     p_0_i_reg_445     |    9   |
|  p_Result_53_reg_1537 |    1   |
|  p_Result_s_reg_1526  |    1   |
|   p_Val2_60_reg_1531  |   32   |
|   p_Val2_62_reg_1542  |   32   |
|       p_reg_1618      |    9   |
| points_addr_1_reg_1599|   10   |
|  points_addr_reg_1590 |   10   |
|     r_0_i_reg_366     |    8   |
|      r_1_reg_1631     |    6   |
|       r_reg_1491      |    8   |
|select_ln259_1_reg_1657|   32   |
| select_ln259_reg_1652 |   32   |
|     sinus_reg_1496    |   32   |
|   sub_ln227_reg_1410  |   12   |
|  sums_addr_1_reg_1636 |    6   |
|  sums_addr_2_reg_1641 |    6   |
|  sums_addr_3_reg_1608 |    6   |
|   tmp_17_i_reg_1506   |   32   |
|   tmp_19_i_reg_1386   |   32   |
|   tmp_20_i_reg_1511   |   32   |
|   tmp_i_38_reg_1404   |   32   |
|     tmp_i_reg_1381    |   32   |
|   val_assign_reg_390  |    9   |
|     x2_0_i_reg_434    |    9   |
|      x_1_reg_1577     |    9   |
|  x_assign_3_reg_1521  |   32   |
|   x_assign_reg_1516   |   32   |
|    x_read_reg_1371    |   32   |
|     y1_0_i_reg_423    |    9   |
|      y_1_reg_1564     |    9   |
|    y_read_reg_1376    |   32   |
|  zext_ln220_reg_1391  |   32   |
|  zext_ln239_reg_1556  |   32   |
|  zext_ln240_reg_1569  |   32   |
|  zext_ln248_reg_1582  |   32   |
|  zext_ln261_reg_1623  |   32   |
+-----------------------+--------+
|         Total         |   978  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_298    |  p0  |   3  |  10  |   30   ||    15   |
|    grp_access_fu_298    |  p2  |   3  |   0  |    0   ||    15   |
|    grp_access_fu_321    |  p0  |   4  |   6  |   24   ||    21   |
|    grp_access_fu_321    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_access_fu_321    |  p2  |   2  |   0  |    0   ||    9    |
|      r_0_i_reg_366      |  p0  |   2  |   8  |   16   ||    9    |
|    count1_0_i_reg_378   |  p0  |   2  |   7  |   14   ||    9    |
|      p_0_i_reg_445      |  p0  |   2  |   9  |   18   ||    9    |
| iris_radius_0_i_reg_457 |  p0  |   2  |  32  |   64   ||    9    |
|    i_max_0_i_reg_469    |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_500       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_504       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_508       |  p0  |   3  |  32  |   96   ||    15   |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   518  || 23.2257 ||   147   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   11   |    -   |  1376  |  4260  |    -   |
|   Memory  |    4   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   23   |    -   |   147  |    -   |
|  Register |    -   |    -   |    -   |   978  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |   11   |   23   |  2354  |  4407  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
