

================================================================
== Vivado HLS Report for 'sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s'
================================================================
* Date:           Fri Jan 13 14:29:33 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.022 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:125]   --->   Operation 5 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:125]   --->   Operation 6 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %data_0_V_read_1, i10 0)" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 7 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %data_0_V_read_1, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 8 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln850 = sext i12 %tmp to i13" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 9 'sext' 'sext_ln850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.45ns)   --->   "%icmp_ln850 = icmp slt i26 %shl_ln, -15" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 10 'icmp' 'icmp_ln850' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i16 %data_0_V_read_1 to i4" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 11 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_4 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln851, i6 0)" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 12 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.77ns)   --->   "%icmp_ln851 = icmp eq i10 %p_Result_4, 0" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 13 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.54ns)   --->   "%add_ln700 = add i13 1, %sext_ln850" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 14 'add' 'add_ln700' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i13 %sext_ln850, i13 %add_ln700" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 15 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %icmp_ln850, i13 %select_ln851, i13 %sext_ln850" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 16 'select' 'select_ln850' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i13 %select_ln850 to i12" [firmware/nnet_utils/nnet_activation.h:147]   --->   Operation 17 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %data_1_V_read_1, i10 0)" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 18 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_3 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %data_1_V_read_1, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 19 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln850_1 = sext i12 %tmp_3 to i13" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 20 'sext' 'sext_ln850_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.45ns)   --->   "%icmp_ln850_1 = icmp slt i26 %shl_ln1118_1, -15" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 21 'icmp' 'icmp_ln850_1' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln851_1 = trunc i16 %data_1_V_read_1 to i4" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 22 'trunc' 'trunc_ln851_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_4_1 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln851_1, i6 0)" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 23 'bitconcatenate' 'p_Result_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.77ns)   --->   "%icmp_ln851_1 = icmp eq i10 %p_Result_4_1, 0" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 24 'icmp' 'icmp_ln851_1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.54ns)   --->   "%add_ln700_1 = add i13 1, %sext_ln850_1" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 25 'add' 'add_ln700_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_1)   --->   "%select_ln851_1 = select i1 %icmp_ln851_1, i13 %sext_ln850_1, i13 %add_ln700_1" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 26 'select' 'select_ln851_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln850_1 = select i1 %icmp_ln850_1, i13 %select_ln851_1, i13 %sext_ln850_1" [firmware/nnet_utils/nnet_activation.h:146]   --->   Operation 27 'select' 'select_ln850_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = trunc i13 %select_ln850_1 to i12" [firmware/nnet_utils/nnet_activation.h:147]   --->   Operation 28 'trunc' 'trunc_ln147_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 29 [1/1] (1.67ns)   --->   "%add_ln147 = add i13 512, %select_ln850" [firmware/nnet_utils/nnet_activation.h:147]   --->   Operation 29 'add' 'add_ln147' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.54ns)   --->   "%add_ln147_2 = add i12 512, %trunc_ln147" [firmware/nnet_utils/nnet_activation.h:147]   --->   Operation 30 'add' 'add_ln147_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln147, i32 12)" [firmware/nnet_utils/nnet_activation.h:148]   --->   Operation 31 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.69ns)   --->   "%select_ln148 = select i1 %tmp_4, i12 0, i12 %add_ln147_2" [firmware/nnet_utils/nnet_activation.h:148]   --->   Operation 32 'select' 'select_ln148' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i12 %select_ln148 to i10" [firmware/nnet_utils/nnet_activation.h:148]   --->   Operation 33 'trunc' 'trunc_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %select_ln148, i32 10, i32 11)" [firmware/nnet_utils/nnet_activation.h:149]   --->   Operation 34 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.95ns)   --->   "%icmp_ln149 = icmp ne i2 %tmp_5, 0" [firmware/nnet_utils/nnet_activation.h:149]   --->   Operation 35 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.68ns)   --->   "%select_ln149 = select i1 %icmp_ln149, i10 -1, i10 %trunc_ln148" [firmware/nnet_utils/nnet_activation.h:149]   --->   Operation 36 'select' 'select_ln149' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.67ns)   --->   "%add_ln147_1 = add i13 512, %select_ln850_1" [firmware/nnet_utils/nnet_activation.h:147]   --->   Operation 37 'add' 'add_ln147_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.54ns)   --->   "%add_ln147_3 = add i12 512, %trunc_ln147_1" [firmware/nnet_utils/nnet_activation.h:147]   --->   Operation 38 'add' 'add_ln147_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln147_1, i32 12)" [firmware/nnet_utils/nnet_activation.h:148]   --->   Operation 39 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.69ns)   --->   "%select_ln148_1 = select i1 %tmp_6, i12 0, i12 %add_ln147_3" [firmware/nnet_utils/nnet_activation.h:148]   --->   Operation 40 'select' 'select_ln148_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln148_1 = trunc i12 %select_ln148_1 to i10" [firmware/nnet_utils/nnet_activation.h:148]   --->   Operation 41 'trunc' 'trunc_ln148_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i12.i32.i32(i12 %select_ln148_1, i32 10, i32 11)" [firmware/nnet_utils/nnet_activation.h:149]   --->   Operation 42 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.95ns)   --->   "%icmp_ln149_1 = icmp ne i2 %tmp_7, 0" [firmware/nnet_utils/nnet_activation.h:149]   --->   Operation 43 'icmp' 'icmp_ln149_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.68ns)   --->   "%select_ln149_1 = select i1 %icmp_ln149_1, i10 -1, i10 %trunc_ln148_1" [firmware/nnet_utils/nnet_activation.h:149]   --->   Operation 44 'select' 'select_ln149_1' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i10 %select_ln149 to i64" [firmware/nnet_utils/nnet_activation.h:150]   --->   Operation 45 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sigmoid_table2_addr = getelementptr [1024 x i10]* @sigmoid_table2, i64 0, i64 %zext_ln150" [firmware/nnet_utils/nnet_activation.h:150]   --->   Operation 46 'getelementptr' 'sigmoid_table2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%sigmoid_table2_load = load i10* %sigmoid_table2_addr, align 2" [firmware/nnet_utils/nnet_activation.h:150]   --->   Operation 47 'load' 'sigmoid_table2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i10 %select_ln149_1 to i64" [firmware/nnet_utils/nnet_activation.h:150]   --->   Operation 48 'zext' 'zext_ln150_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sigmoid_table2_addr_1 = getelementptr [1024 x i10]* @sigmoid_table2, i64 0, i64 %zext_ln150_1" [firmware/nnet_utils/nnet_activation.h:150]   --->   Operation 49 'getelementptr' 'sigmoid_table2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (3.25ns)   --->   "%sigmoid_table2_load_1 = load i10* %sigmoid_table2_addr_1, align 2" [firmware/nnet_utils/nnet_activation.h:150]   --->   Operation 50 'load' 'sigmoid_table2_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_activation.h:140]   --->   Operation 51 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (3.25ns)   --->   "%sigmoid_table2_load = load i10* %sigmoid_table2_addr, align 2" [firmware/nnet_utils/nnet_activation.h:150]   --->   Operation 52 'load' 'sigmoid_table2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %sigmoid_table2_load to i16" [firmware/nnet_utils/nnet_activation.h:150]   --->   Operation 53 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (3.25ns)   --->   "%sigmoid_table2_load_1 = load i10* %sigmoid_table2_addr_1, align 2" [firmware/nnet_utils/nnet_activation.h:150]   --->   Operation 54 'load' 'sigmoid_table2_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i10 %sigmoid_table2_load_1 to i16" [firmware/nnet_utils/nnet_activation.h:150]   --->   Operation 55 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16 } undef, i16 %zext_ln703, 0" [firmware/nnet_utils/nnet_activation.h:152]   --->   Operation 56 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16 } %mrv, i16 %zext_ln703_1, 1" [firmware/nnet_utils/nnet_activation.h:152]   --->   Operation 57 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "ret { i16, i16 } %mrv_1" [firmware/nnet_utils/nnet_activation.h:152]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.16ns
The critical path consists of the following:
	wire read on port 'data_1_V_read' (firmware/nnet_utils/nnet_activation.h:125) [5]  (0 ns)
	'icmp' operation ('icmp_ln850_1', firmware/nnet_utils/nnet_activation.h:146) [34]  (2.46 ns)
	'select' operation ('select_ln850_1', firmware/nnet_utils/nnet_activation.h:146) [40]  (0.7 ns)

 <State 2>: 4.02ns
The critical path consists of the following:
	'add' operation ('add_ln147', firmware/nnet_utils/nnet_activation.h:147) [19]  (1.68 ns)
	'select' operation ('select_ln148', firmware/nnet_utils/nnet_activation.h:148) [22]  (0.697 ns)
	'icmp' operation ('icmp_ln149', firmware/nnet_utils/nnet_activation.h:149) [25]  (0.959 ns)
	'select' operation ('select_ln149', firmware/nnet_utils/nnet_activation.h:149) [26]  (0.687 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('sigmoid_table2_addr', firmware/nnet_utils/nnet_activation.h:150) [28]  (0 ns)
	'load' operation ('sigmoid_table2_load', firmware/nnet_utils/nnet_activation.h:150) on array 'sigmoid_table2' [29]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('sigmoid_table2_load', firmware/nnet_utils/nnet_activation.h:150) on array 'sigmoid_table2' [29]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
