"use strict";(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[9657],{97545:(e,t,s)=>{s.r(t),s.d(t,{assets:()=>a,contentTitle:()=>o,default:()=>p,frontMatter:()=>r,metadata:()=>c,toc:()=>u});var n=s(74848),i=s(28453);const r={},o=void 0,c={id:"FPGA-IC/High-Speed-Links-Circuits-and-Systems",title:"High-Speed-Links-Circuits-and-Systems",description:"\u5fb7\u5dde\u519c\u673a\u5927\u5b66",source:"@site/docs/FPGA-IC/High-Speed-Links-Circuits-and-Systems.md",sourceDirName:"FPGA-IC",slug:"/FPGA-IC/High-Speed-Links-Circuits-and-Systems",permalink:"/docs/FPGA-IC/High-Speed-Links-Circuits-and-Systems",draft:!1,unlisted:!1,editUrl:"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/FPGA-IC/High-Speed-Links-Circuits-and-Systems.md",tags:[],version:"current",frontMatter:{},sidebar:"tutorialSidebar",previous:{title:"FPGA\u5185\u90e8\u7ed3\u6784",permalink:"/docs/FPGA-IC/FPGA\u5185\u90e8\u7ed3\u6784"},next:{title:"IC\u8bbe\u8ba1\u5e38\u7528\u6587\u4ef6\u53ca\u683c\u5f0f\u4ecb\u7ecd",permalink:"/docs/FPGA-IC/IC\u8bbe\u8ba1\u5e38\u7528\u6587\u4ef6\u53ca\u683c\u5f0f\u4ecb\u7ecd"}},a={},u=[];function d(e){const t={a:"a",p:"p",...(0,i.R)(),...e.components};return(0,n.jsx)(t.p,{children:(0,n.jsx)(t.a,{href:"https://people.engr.tamu.edu/spalermo/ecen720.html",children:"\u5fb7\u5dde\u519c\u673a\u5927\u5b66"})})}function p(e={}){const{wrapper:t}={...(0,i.R)(),...e.components};return t?(0,n.jsx)(t,{...e,children:(0,n.jsx)(d,{...e})}):d(e)}},28453:(e,t,s)=>{s.d(t,{R:()=>o,x:()=>c});var n=s(96540);const i={},r=n.createContext(i);function o(e){const t=n.useContext(r);return n.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function c(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(i):e.components||i:o(e.components),n.createElement(r.Provider,{value:t},e.children)}}}]);