
# Program: Catapult Ultra Synthesis
# Version: 10.4b/841621
#    File: Nlview netlist

module new "SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-2 -attr oid 1 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/core.wen}
load port {INPUT:rsci.oswt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-3 -attr oid 2 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.oswt}
load port {INPUT:rsci.biwt} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-4 -attr oid 3 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.biwt}
load port {INPUT:rsci.bdwt} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-5 -attr oid 4 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.bdwt}
load port {INPUT:rsci.bcwt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-6 -attr oid 5 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.bcwt}
load port {INPUT:rsci.irdy.core.sct} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-7 -attr oid 6 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.irdy.core.sct}
load port {INPUT:rsci.ivld} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-8 -attr oid 7 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.ivld}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-9 -attr oid 8 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-10 -attr oid 9 -attr vt d
load net {INPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-11 -attr oid 10 -attr vt d
load net {INPUT:rsci.oswt} -port {INPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-12 -attr oid 11 -attr vt d
load net {INPUT:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-13 -attr oid 12 -attr vt d
load net {INPUT:rsci.biwt} -port {INPUT:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-14 -attr oid 13 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.biwt}
load net {INPUT:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-15 -attr oid 14 -attr vt d
load net {INPUT:rsci.bdwt} -port {INPUT:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-16 -attr oid 15 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.bdwt}
load net {INPUT:rsci.bcwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-17 -attr oid 16 -attr vt d
load net {INPUT:rsci.bcwt} -port {INPUT:rsci.bcwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-18 -attr oid 17 -attr vt d
load net {INPUT:rsci.irdy.core.sct} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-19 -attr oid 18 -attr vt d
load net {INPUT:rsci.ogwt} -port {INPUT:rsci.irdy.core.sct} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-20 -attr oid 19 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.irdy.core.sct}
load net {INPUT:rsci.ivld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-21 -attr oid 20 -attr vt d
load net {INPUT:rsci.ivld} -port {INPUT:rsci.ivld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-22 -attr oid 21 -attr vt d
load inst "loop_lmm:and" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-23 -attr oid 22 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/loop_lmm:and} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {INPUT:rsci.oswt} -pin  "loop_lmm:and" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.oswt}
load net {core.wen} -pin  "loop_lmm:and" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/core.wen}
load net {INPUT:rsci.bdwt} -pin  "loop_lmm:and" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.bdwt}
load inst "loop_lmm:and#1" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-24 -attr oid 23 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/loop_lmm:and#1} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {INPUT:rsci.ogwt} -pin  "loop_lmm:and#1" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.ogwt}
load net {INPUT:rsci.ivld} -pin  "loop_lmm:and#1" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.ivld}
load net {INPUT:rsci.biwt} -pin  "loop_lmm:and#1" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.biwt}
load inst "loop_lmm:not#1" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-25 -attr oid 24 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/loop_lmm:not#1} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {INPUT:rsci.bcwt} -pin  "loop_lmm:not#1" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.bcwt}
load net {loop_lmm:not#1.itm} -pin  "loop_lmm:not#1" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/loop_lmm:not#1.itm}
load inst "loop_lmm:and#3" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-26 -attr oid 25 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/loop_lmm:and#3} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {INPUT:rsci.oswt} -pin  "loop_lmm:and#3" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.oswt}
load net {loop_lmm:not#1.itm} -pin  "loop_lmm:and#3" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/loop_lmm:not#1.itm}
load net {INPUT:rsci.ogwt} -pin  "loop_lmm:and#3" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl/INPUT:rsci.ogwt}
### END MODULE 

module new "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-27 -attr oid 26 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-28 -attr oid 27 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/rst}
load port {INPUT:rsci.oswt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-29 -attr oid 28 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.oswt}
load port {INPUT:rsci.wen_comp} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-30 -attr oid 29 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.wen_comp}
load portBus INPUT:rsci.idat.mxwt(7:0) output 8 {INPUT:rsci.idat.mxwt(7)} {INPUT:rsci.idat.mxwt(6)} {INPUT:rsci.idat.mxwt(5)} {INPUT:rsci.idat.mxwt(4)} {INPUT:rsci.idat.mxwt(3)} {INPUT:rsci.idat.mxwt(2)} {INPUT:rsci.idat.mxwt(1)} {INPUT:rsci.idat.mxwt(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-31 -attr oid 30 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load port {INPUT:rsci.biwt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-32 -attr oid 31 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.biwt}
load port {INPUT:rsci.bdwt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-33 -attr oid 32 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.bdwt}
load port {INPUT:rsci.bcwt} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-34 -attr oid 33 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.bcwt}
load portBus INPUT:rsci.idat(7:0) input 8 {INPUT:rsci.idat(7)} {INPUT:rsci.idat(6)} {INPUT:rsci.idat(5)} {INPUT:rsci.idat(4)} {INPUT:rsci.idat(3)} {INPUT:rsci.idat(2)} {INPUT:rsci.idat(1)} {INPUT:rsci.idat(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-35 -attr oid 34 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(8,1,0,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,8)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {INPUT:rsci.idat.bfwt(0)} -attr vt d
load net {INPUT:rsci.idat.bfwt(1)} -attr vt d
load net {INPUT:rsci.idat.bfwt(2)} -attr vt d
load net {INPUT:rsci.idat.bfwt(3)} -attr vt d
load net {INPUT:rsci.idat.bfwt(4)} -attr vt d
load net {INPUT:rsci.idat.bfwt(5)} -attr vt d
load net {INPUT:rsci.idat.bfwt(6)} -attr vt d
load net {INPUT:rsci.idat.bfwt(7)} -attr vt d
load netBundle {INPUT:rsci.idat.bfwt} 8 {INPUT:rsci.idat.bfwt(0)} {INPUT:rsci.idat.bfwt(1)} {INPUT:rsci.idat.bfwt(2)} {INPUT:rsci.idat.bfwt(3)} {INPUT:rsci.idat.bfwt(4)} {INPUT:rsci.idat.bfwt(5)} {INPUT:rsci.idat.bfwt(6)} {INPUT:rsci.idat.bfwt(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-36 -attr oid 35 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load net {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-37 -attr oid 36 -attr vt d
load net {clk} -port {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-38 -attr oid 37 -attr vt d
load net {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-39 -attr oid 38 -attr vt d
load net {rst} -port {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-40 -attr oid 39 -attr vt d
load net {INPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-41 -attr oid 40 -attr vt d
load net {INPUT:rsci.oswt} -port {INPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-42 -attr oid 41 -attr vt d
load net {INPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-43 -attr oid 42 -attr vt d
load net {INPUT:rsci.wen_comp} -port {INPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-44 -attr oid 43 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.wen_comp}
load net {INPUT:rsci.idat.mxwt(0)} -attr vt d
load net {INPUT:rsci.idat.mxwt(1)} -attr vt d
load net {INPUT:rsci.idat.mxwt(2)} -attr vt d
load net {INPUT:rsci.idat.mxwt(3)} -attr vt d
load net {INPUT:rsci.idat.mxwt(4)} -attr vt d
load net {INPUT:rsci.idat.mxwt(5)} -attr vt d
load net {INPUT:rsci.idat.mxwt(6)} -attr vt d
load net {INPUT:rsci.idat.mxwt(7)} -attr vt d
load netBundle {INPUT:rsci.idat.mxwt} 8 {INPUT:rsci.idat.mxwt(0)} {INPUT:rsci.idat.mxwt(1)} {INPUT:rsci.idat.mxwt(2)} {INPUT:rsci.idat.mxwt(3)} {INPUT:rsci.idat.mxwt(4)} {INPUT:rsci.idat.mxwt(5)} {INPUT:rsci.idat.mxwt(6)} {INPUT:rsci.idat.mxwt(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-45 -attr oid 44 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(0)} -port {INPUT:rsci.idat.mxwt(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(1)} -port {INPUT:rsci.idat.mxwt(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(2)} -port {INPUT:rsci.idat.mxwt(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(3)} -port {INPUT:rsci.idat.mxwt(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(4)} -port {INPUT:rsci.idat.mxwt(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(5)} -port {INPUT:rsci.idat.mxwt(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(6)} -port {INPUT:rsci.idat.mxwt(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(7)} -port {INPUT:rsci.idat.mxwt(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-46 -attr oid 45 -attr vt d
load net {INPUT:rsci.biwt} -port {INPUT:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-47 -attr oid 46 -attr vt d
load net {INPUT:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-48 -attr oid 47 -attr vt d
load net {INPUT:rsci.bdwt} -port {INPUT:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-49 -attr oid 48 -attr vt d
load net {INPUT:rsci.bcwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-50 -attr oid 49 -attr vt d
load net {INPUT:rsci.bcwt} -port {INPUT:rsci.bcwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-51 -attr oid 50 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.bcwt}
load net {INPUT:rsci.idat(0)} -attr vt d
load net {INPUT:rsci.idat(1)} -attr vt d
load net {INPUT:rsci.idat(2)} -attr vt d
load net {INPUT:rsci.idat(3)} -attr vt d
load net {INPUT:rsci.idat(4)} -attr vt d
load net {INPUT:rsci.idat(5)} -attr vt d
load net {INPUT:rsci.idat(6)} -attr vt d
load net {INPUT:rsci.idat(7)} -attr vt d
load netBundle {INPUT:rsci.idat} 8 {INPUT:rsci.idat(0)} {INPUT:rsci.idat(1)} {INPUT:rsci.idat(2)} {INPUT:rsci.idat(3)} {INPUT:rsci.idat(4)} {INPUT:rsci.idat(5)} {INPUT:rsci.idat(6)} {INPUT:rsci.idat(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-52 -attr oid 51 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat}
load net {INPUT:rsci.idat(0)} -port {INPUT:rsci.idat(0)} -attr vt d
load net {INPUT:rsci.idat(1)} -port {INPUT:rsci.idat(1)} -attr vt d
load net {INPUT:rsci.idat(2)} -port {INPUT:rsci.idat(2)} -attr vt d
load net {INPUT:rsci.idat(3)} -port {INPUT:rsci.idat(3)} -attr vt d
load net {INPUT:rsci.idat(4)} -port {INPUT:rsci.idat(4)} -attr vt d
load net {INPUT:rsci.idat(5)} -port {INPUT:rsci.idat(5)} -attr vt d
load net {INPUT:rsci.idat(6)} -port {INPUT:rsci.idat(6)} -attr vt d
load net {INPUT:rsci.idat(7)} -port {INPUT:rsci.idat(7)} -attr vt d
load netBundle {INPUT:rsci.idat} 8 {INPUT:rsci.idat(0)} {INPUT:rsci.idat(1)} {INPUT:rsci.idat(2)} {INPUT:rsci.idat(3)} {INPUT:rsci.idat(4)} {INPUT:rsci.idat(5)} {INPUT:rsci.idat(6)} {INPUT:rsci.idat(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-53 -attr oid 52 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat}
load inst "loop_lmm:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-54 -attr oid 53 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/loop_lmm:nor#1} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,2)"
load net {INPUT:rsci.bcwt} -pin  "loop_lmm:nor#1" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.bcwt}
load net {INPUT:rsci.biwt} -pin  "loop_lmm:nor#1" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.biwt}
load net {loop_lmm:nor#1.itm} -pin  "loop_lmm:nor#1" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/loop_lmm:nor#1.itm}
load inst "loop_lmm:nor" "nor(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-55 -attr oid 54 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/loop_lmm:nor} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,2)"
load net {loop_lmm:nor#1.itm} -pin  "loop_lmm:nor" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/loop_lmm:nor#1.itm}
load net {INPUT:rsci.bdwt} -pin  "loop_lmm:nor" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.bdwt}
load net {loop_lmm:nor.itm} -pin  "loop_lmm:nor" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/loop_lmm:nor.itm}
load inst "reg(INPUT:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-56 -attr oid 55 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/reg(INPUT:rsci.bcwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {loop_lmm:nor.itm} -pin  "reg(INPUT:rsci.bcwt)" {D(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/loop_lmm:nor.itm}
load net {GND} -pin  "reg(INPUT:rsci.bcwt)" {DRs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/200#26}
load net {clk} -pin  "reg(INPUT:rsci.bcwt)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-57 -attr oid 56 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/clk}
load net {rst} -pin  "reg(INPUT:rsci.bcwt)" {Rs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/rst}
load net {INPUT:rsci.bcwt} -pin  "reg(INPUT:rsci.bcwt)" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.bcwt}
load inst "loop_lmm:not#2" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-58 -attr oid 57 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/loop_lmm:not#2} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {INPUT:rsci.oswt} -pin  "loop_lmm:not#2" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.oswt}
load net {loop_lmm:not#2.itm} -pin  "loop_lmm:not#2" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/loop_lmm:not#2.itm}
load inst "loop_lmm:or#1" "or(3,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-59 -attr oid 58 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/loop_lmm:or#1} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,3)"
load net {loop_lmm:not#2.itm} -pin  "loop_lmm:or#1" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/loop_lmm:not#2.itm}
load net {INPUT:rsci.biwt} -pin  "loop_lmm:or#1" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.biwt}
load net {INPUT:rsci.bcwt} -pin  "loop_lmm:or#1" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.bcwt}
load net {INPUT:rsci.wen_comp} -pin  "loop_lmm:or#1" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.wen_comp}
load inst "reg(INPUT:rsci.idat.bfwt)" "reg(8,1,0,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-60 -attr oid 59 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/reg(INPUT:rsci.idat.bfwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(8,0,0,0,0,0,0)"
load net {INPUT:rsci.idat.mxwt(0)} -pin  "reg(INPUT:rsci.idat.bfwt)" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(1)} -pin  "reg(INPUT:rsci.idat.bfwt)" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(2)} -pin  "reg(INPUT:rsci.idat.bfwt)" {D(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(3)} -pin  "reg(INPUT:rsci.idat.bfwt)" {D(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(4)} -pin  "reg(INPUT:rsci.idat.bfwt)" {D(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(5)} -pin  "reg(INPUT:rsci.idat.bfwt)" {D(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(6)} -pin  "reg(INPUT:rsci.idat.bfwt)" {D(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(7)} -pin  "reg(INPUT:rsci.idat.bfwt)" {D(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {clk} -pin  "reg(INPUT:rsci.idat.bfwt)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-61 -attr oid 60 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/clk}
load net {INPUT:rsci.idat.bfwt(0)} -pin  "reg(INPUT:rsci.idat.bfwt)" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load net {INPUT:rsci.idat.bfwt(1)} -pin  "reg(INPUT:rsci.idat.bfwt)" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load net {INPUT:rsci.idat.bfwt(2)} -pin  "reg(INPUT:rsci.idat.bfwt)" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load net {INPUT:rsci.idat.bfwt(3)} -pin  "reg(INPUT:rsci.idat.bfwt)" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load net {INPUT:rsci.idat.bfwt(4)} -pin  "reg(INPUT:rsci.idat.bfwt)" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load net {INPUT:rsci.idat.bfwt(5)} -pin  "reg(INPUT:rsci.idat.bfwt)" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load net {INPUT:rsci.idat.bfwt(6)} -pin  "reg(INPUT:rsci.idat.bfwt)" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load net {INPUT:rsci.idat.bfwt(7)} -pin  "reg(INPUT:rsci.idat.bfwt)" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load inst "loop_lmm:mux" "mux(2,8)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-62 -attr oid 61 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/loop_lmm:mux} -attr area 8.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(8,1,2)"
load net {INPUT:rsci.idat(0)} -pin  "loop_lmm:mux" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat}
load net {INPUT:rsci.idat(1)} -pin  "loop_lmm:mux" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat}
load net {INPUT:rsci.idat(2)} -pin  "loop_lmm:mux" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat}
load net {INPUT:rsci.idat(3)} -pin  "loop_lmm:mux" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat}
load net {INPUT:rsci.idat(4)} -pin  "loop_lmm:mux" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat}
load net {INPUT:rsci.idat(5)} -pin  "loop_lmm:mux" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat}
load net {INPUT:rsci.idat(6)} -pin  "loop_lmm:mux" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat}
load net {INPUT:rsci.idat(7)} -pin  "loop_lmm:mux" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat}
load net {INPUT:rsci.idat.bfwt(0)} -pin  "loop_lmm:mux" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load net {INPUT:rsci.idat.bfwt(1)} -pin  "loop_lmm:mux" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load net {INPUT:rsci.idat.bfwt(2)} -pin  "loop_lmm:mux" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load net {INPUT:rsci.idat.bfwt(3)} -pin  "loop_lmm:mux" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load net {INPUT:rsci.idat.bfwt(4)} -pin  "loop_lmm:mux" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load net {INPUT:rsci.idat.bfwt(5)} -pin  "loop_lmm:mux" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load net {INPUT:rsci.idat.bfwt(6)} -pin  "loop_lmm:mux" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load net {INPUT:rsci.idat.bfwt(7)} -pin  "loop_lmm:mux" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.bfwt}
load net {INPUT:rsci.bcwt} -pin  "loop_lmm:mux" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.bcwt}
load net {INPUT:rsci.idat.mxwt(0)} -pin  "loop_lmm:mux" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(1)} -pin  "loop_lmm:mux" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(2)} -pin  "loop_lmm:mux" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(3)} -pin  "loop_lmm:mux" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(4)} -pin  "loop_lmm:mux" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(5)} -pin  "loop_lmm:mux" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(6)} -pin  "loop_lmm:mux" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(7)} -pin  "loop_lmm:mux" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp/INPUT:rsci.idat.mxwt}
### END MODULE 

module new "SAD_MATCH:core:INPUT:rsci" "orig" \
 -symlib {4d7a0506-380c-4f5c-99ec-d4a716e94862-36 SAD_MATCH__FR52ac_channel__tm__34_31ac_int__tm__17_XCiL_1_8XCbL_1_0T1 v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-64 -attr oid 62 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-65 -attr oid 63 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/rst}
load portBus INPUT:rsc.dat(7:0) input 8 {INPUT:rsc.dat(7)} {INPUT:rsc.dat(6)} {INPUT:rsc.dat(5)} {INPUT:rsc.dat(4)} {INPUT:rsc.dat(3)} {INPUT:rsc.dat(2)} {INPUT:rsc.dat(1)} {INPUT:rsc.dat(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-66 -attr oid 64 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsc.dat}
load port {INPUT:rsc.vld} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-67 -attr oid 65 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsc.vld}
load port {INPUT:rsc.rdy} input -symbol left_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-68 -attr oid 66 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsc.rdy}
load port {core.wen} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-69 -attr oid 67 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/core.wen}
load port {INPUT:rsci.oswt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-70 -attr oid 68 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.oswt}
load port {INPUT:rsci.wen_comp} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-71 -attr oid 69 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.wen_comp}
load portBus INPUT:rsci.idat.mxwt(7:0) output 8 {INPUT:rsci.idat.mxwt(7)} {INPUT:rsci.idat.mxwt(6)} {INPUT:rsci.idat.mxwt(5)} {INPUT:rsci.idat.mxwt(4)} {INPUT:rsci.idat.mxwt(3)} {INPUT:rsci.idat.mxwt(2)} {INPUT:rsci.idat.mxwt(1)} {INPUT:rsci.idat.mxwt(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-72 -attr oid 70 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load symbol "ccs_ioport.ccs_in_wait" "ccs_ioport.ccs_in_wait(1,8)" EXT boxcolor 0 \
     port {rdy} output \
     port {vld} input \
     portBus dat input 8 {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \
     port {irdy} input \
     port {ivld} output \
     portBus idat output 8 {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \

load symbol "SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {INPUT:rsci.oswt} input \
     port {INPUT:rsci.biwt} output \
     port {INPUT:rsci.bdwt} output \
     port {INPUT:rsci.bcwt} input \
     port {INPUT:rsci.irdy.core.sct} output \
     port {INPUT:rsci.ivld} input \

load symbol "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {INPUT:rsci.oswt} input \
     port {INPUT:rsci.wen_comp} output \
     portBus INPUT:rsci.idat.mxwt output 8 {INPUT:rsci.idat.mxwt(7)} {INPUT:rsci.idat.mxwt(6)} {INPUT:rsci.idat.mxwt(5)} {INPUT:rsci.idat.mxwt(4)} {INPUT:rsci.idat.mxwt(3)} {INPUT:rsci.idat.mxwt(2)} {INPUT:rsci.idat.mxwt(1)} {INPUT:rsci.idat.mxwt(0)} \
     port {INPUT:rsci.biwt} input \
     port {INPUT:rsci.bdwt} input \
     port {INPUT:rsci.bcwt} output \
     portBus INPUT:rsci.idat input 8 {INPUT:rsci.idat(7)} {INPUT:rsci.idat(6)} {INPUT:rsci.idat(5)} {INPUT:rsci.idat(4)} {INPUT:rsci.idat(3)} {INPUT:rsci.idat(2)} {INPUT:rsci.idat(1)} {INPUT:rsci.idat(0)} \

load net {INPUT:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-73 -attr oid 71 -attr vt d
load net {INPUT:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-74 -attr oid 72 -attr vt d
load net {INPUT:rsci.bcwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-75 -attr oid 73 -attr vt d
load net {INPUT:rsci.irdy.core.sct} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-76 -attr oid 74 -attr vt d
load net {INPUT:rsci.ivld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-77 -attr oid 75 -attr vt d
load net {INPUT:rsci.idat(0)} -attr vt d
load net {INPUT:rsci.idat(1)} -attr vt d
load net {INPUT:rsci.idat(2)} -attr vt d
load net {INPUT:rsci.idat(3)} -attr vt d
load net {INPUT:rsci.idat(4)} -attr vt d
load net {INPUT:rsci.idat(5)} -attr vt d
load net {INPUT:rsci.idat(6)} -attr vt d
load net {INPUT:rsci.idat(7)} -attr vt d
load netBundle {INPUT:rsci.idat} 8 {INPUT:rsci.idat(0)} {INPUT:rsci.idat(1)} {INPUT:rsci.idat(2)} {INPUT:rsci.idat(3)} {INPUT:rsci.idat(4)} {INPUT:rsci.idat(5)} {INPUT:rsci.idat(6)} {INPUT:rsci.idat(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-78 -attr oid 76 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
load net {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-79 -attr oid 77 -attr vt d
load net {clk} -port {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-80 -attr oid 78 -attr vt d
load net {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-81 -attr oid 79 -attr vt d
load net {rst} -port {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-82 -attr oid 80 -attr vt d
load net {INPUT:rsc.dat(0)} -attr vt d
load net {INPUT:rsc.dat(1)} -attr vt d
load net {INPUT:rsc.dat(2)} -attr vt d
load net {INPUT:rsc.dat(3)} -attr vt d
load net {INPUT:rsc.dat(4)} -attr vt d
load net {INPUT:rsc.dat(5)} -attr vt d
load net {INPUT:rsc.dat(6)} -attr vt d
load net {INPUT:rsc.dat(7)} -attr vt d
load netBundle {INPUT:rsc.dat} 8 {INPUT:rsc.dat(0)} {INPUT:rsc.dat(1)} {INPUT:rsc.dat(2)} {INPUT:rsc.dat(3)} {INPUT:rsc.dat(4)} {INPUT:rsc.dat(5)} {INPUT:rsc.dat(6)} {INPUT:rsc.dat(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-83 -attr oid 81 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsc.dat}
load net {INPUT:rsc.dat(0)} -port {INPUT:rsc.dat(0)} -attr vt d
load net {INPUT:rsc.dat(1)} -port {INPUT:rsc.dat(1)} -attr vt d
load net {INPUT:rsc.dat(2)} -port {INPUT:rsc.dat(2)} -attr vt d
load net {INPUT:rsc.dat(3)} -port {INPUT:rsc.dat(3)} -attr vt d
load net {INPUT:rsc.dat(4)} -port {INPUT:rsc.dat(4)} -attr vt d
load net {INPUT:rsc.dat(5)} -port {INPUT:rsc.dat(5)} -attr vt d
load net {INPUT:rsc.dat(6)} -port {INPUT:rsc.dat(6)} -attr vt d
load net {INPUT:rsc.dat(7)} -port {INPUT:rsc.dat(7)} -attr vt d
load netBundle {INPUT:rsc.dat} 8 {INPUT:rsc.dat(0)} {INPUT:rsc.dat(1)} {INPUT:rsc.dat(2)} {INPUT:rsc.dat(3)} {INPUT:rsc.dat(4)} {INPUT:rsc.dat(5)} {INPUT:rsc.dat(6)} {INPUT:rsc.dat(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-84 -attr oid 82 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsc.dat}
load net {INPUT:rsc.vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-85 -attr oid 83 -attr vt d
load net {INPUT:rsc.vld} -port {INPUT:rsc.vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-86 -attr oid 84 -attr vt d
load net {INPUT:rsc.rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-87 -attr oid 85 -attr vt d
load net {INPUT:rsc.rdy} -port {INPUT:rsc.rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-88 -attr oid 86 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsc.rdy}
load net {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-89 -attr oid 87 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-90 -attr oid 88 -attr vt d
load net {INPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-91 -attr oid 89 -attr vt d
load net {INPUT:rsci.oswt} -port {INPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-92 -attr oid 90 -attr vt d
load net {INPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-93 -attr oid 91 -attr vt d
load net {INPUT:rsci.wen_comp} -port {INPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-94 -attr oid 92 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.wen_comp}
load net {INPUT:rsci.idat.mxwt(0)} -attr vt d
load net {INPUT:rsci.idat.mxwt(1)} -attr vt d
load net {INPUT:rsci.idat.mxwt(2)} -attr vt d
load net {INPUT:rsci.idat.mxwt(3)} -attr vt d
load net {INPUT:rsci.idat.mxwt(4)} -attr vt d
load net {INPUT:rsci.idat.mxwt(5)} -attr vt d
load net {INPUT:rsci.idat.mxwt(6)} -attr vt d
load net {INPUT:rsci.idat.mxwt(7)} -attr vt d
load netBundle {INPUT:rsci.idat.mxwt} 8 {INPUT:rsci.idat.mxwt(0)} {INPUT:rsci.idat.mxwt(1)} {INPUT:rsci.idat.mxwt(2)} {INPUT:rsci.idat.mxwt(3)} {INPUT:rsci.idat.mxwt(4)} {INPUT:rsci.idat.mxwt(5)} {INPUT:rsci.idat.mxwt(6)} {INPUT:rsci.idat.mxwt(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-95 -attr oid 93 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(0)} -port {INPUT:rsci.idat.mxwt(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(1)} -port {INPUT:rsci.idat.mxwt(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(2)} -port {INPUT:rsci.idat.mxwt(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(3)} -port {INPUT:rsci.idat.mxwt(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(4)} -port {INPUT:rsci.idat.mxwt(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(5)} -port {INPUT:rsci.idat.mxwt(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(6)} -port {INPUT:rsci.idat.mxwt(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(7)} -port {INPUT:rsci.idat.mxwt(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load inst "SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl:inst" "SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-96 -attr oid 94 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl:inst} -attr area 3.004000 -attr delay 0.352564 -attr hier "/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl"
load net {core.wen} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl:inst" {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-97 -attr oid 95 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/core.wen}
load net {INPUT:rsci.oswt} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl:inst" {INPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-98 -attr oid 96 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.oswt}
load net {INPUT:rsci.biwt} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl:inst" {INPUT:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-99 -attr oid 97 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.biwt}
load net {INPUT:rsci.bdwt} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl:inst" {INPUT:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-100 -attr oid 98 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.bdwt}
load net {INPUT:rsci.bcwt} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl:inst" {INPUT:rsci.bcwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-101 -attr oid 99 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.bcwt}
load net {INPUT:rsci.irdy.core.sct} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl:inst" {INPUT:rsci.irdy.core.sct} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-102 -attr oid 100 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.irdy.core.sct}
load net {INPUT:rsci.ivld} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_ctrl:inst" {INPUT:rsci.ivld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-103 -attr oid 101 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.ivld}
load inst "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-104 -attr oid 102 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst} -attr area 11.007000 -attr delay 0.455128 -attr hier "/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp"
load net {clk} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-105 -attr oid 103 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/clk}
load net {rst} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-106 -attr oid 104 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/rst}
load net {INPUT:rsci.oswt} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-107 -attr oid 105 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.oswt}
load net {INPUT:rsci.wen_comp} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-108 -attr oid 106 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.wen_comp}
load net {INPUT:rsci.idat.mxwt(0)} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.idat.mxwt(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(1)} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.idat.mxwt(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(2)} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.idat.mxwt(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(3)} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.idat.mxwt(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(4)} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.idat.mxwt(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(5)} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.idat.mxwt(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(6)} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.idat.mxwt(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(7)} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.idat.mxwt(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.biwt} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-109 -attr oid 107 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.biwt}
load net {INPUT:rsci.bdwt} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-110 -attr oid 108 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.bdwt}
load net {INPUT:rsci.bcwt} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.bcwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-111 -attr oid 109 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.bcwt}
load net {INPUT:rsci.idat(0)} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.idat(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
load net {INPUT:rsci.idat(1)} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.idat(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
load net {INPUT:rsci.idat(2)} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.idat(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
load net {INPUT:rsci.idat(3)} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.idat(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
load net {INPUT:rsci.idat(4)} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.idat(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
load net {INPUT:rsci.idat(5)} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.idat(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
load net {INPUT:rsci.idat(6)} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.idat(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
load net {INPUT:rsci.idat(7)} -pin  "SAD_MATCH:core:INPUT:rsci:INPUT:wait_dp:inst" {INPUT:rsci.idat(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
load inst "INPUT:rsci" "ccs_ioport.ccs_in_wait" "ccs_ioport.ccs_in_wait(1,8)" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-112 -attr oid 110 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci} -attr qmod "ccs_ioport.ccs_in_wait(1,8)"
load net {INPUT:rsc.rdy} -pin  "INPUT:rsci" {rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-113 -attr oid 111 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsc.rdy}
load net {INPUT:rsc.vld} -pin  "INPUT:rsci" {vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-114 -attr oid 112 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsc.vld}
load net {INPUT:rsc.dat(0)} -pin  "INPUT:rsci" {dat(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsc.dat}
load net {INPUT:rsc.dat(1)} -pin  "INPUT:rsci" {dat(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsc.dat}
load net {INPUT:rsc.dat(2)} -pin  "INPUT:rsci" {dat(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsc.dat}
load net {INPUT:rsc.dat(3)} -pin  "INPUT:rsci" {dat(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsc.dat}
load net {INPUT:rsc.dat(4)} -pin  "INPUT:rsci" {dat(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsc.dat}
load net {INPUT:rsc.dat(5)} -pin  "INPUT:rsci" {dat(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsc.dat}
load net {INPUT:rsc.dat(6)} -pin  "INPUT:rsci" {dat(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsc.dat}
load net {INPUT:rsc.dat(7)} -pin  "INPUT:rsci" {dat(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsc.dat}
load net {INPUT:rsci.irdy.core.sct} -pin  "INPUT:rsci" {irdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-115 -attr oid 113 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.irdy.core.sct}
load net {INPUT:rsci.ivld} -pin  "INPUT:rsci" {ivld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-116 -attr oid 114 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.ivld}
load net {INPUT:rsci.idat(0)} -pin  "INPUT:rsci" {idat(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
load net {INPUT:rsci.idat(1)} -pin  "INPUT:rsci" {idat(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
load net {INPUT:rsci.idat(2)} -pin  "INPUT:rsci" {idat(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
load net {INPUT:rsci.idat(3)} -pin  "INPUT:rsci" {idat(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
load net {INPUT:rsci.idat(4)} -pin  "INPUT:rsci" {idat(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
load net {INPUT:rsci.idat(5)} -pin  "INPUT:rsci" {idat(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
load net {INPUT:rsci.idat(6)} -pin  "INPUT:rsci" {idat(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
load net {INPUT:rsci.idat(7)} -pin  "INPUT:rsci" {idat(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci/INPUT:rsci.idat}
### END MODULE 

module new "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-117 -attr oid 115 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/core.wen}
load port {OUTPUT:rsci.oswt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-118 -attr oid 116 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.oswt}
load port {OUTPUT:rsci.irdy} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-119 -attr oid 117 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.irdy}
load port {OUTPUT:rsci.biwt} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-120 -attr oid 118 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.biwt}
load port {OUTPUT:rsci.bdwt} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-121 -attr oid 119 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.bdwt}
load port {OUTPUT:rsci.bcwt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-122 -attr oid 120 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.bcwt}
load port {OUTPUT:rsci.ivld.core.sct} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-123 -attr oid 121 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.ivld.core.sct}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-124 -attr oid 122 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-125 -attr oid 123 -attr vt d
load net {OUTPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-126 -attr oid 124 -attr vt d
load net {OUTPUT:rsci.oswt} -port {OUTPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-127 -attr oid 125 -attr vt d
load net {OUTPUT:rsci.irdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-128 -attr oid 126 -attr vt d
load net {OUTPUT:rsci.irdy} -port {OUTPUT:rsci.irdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-129 -attr oid 127 -attr vt d
load net {OUTPUT:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-130 -attr oid 128 -attr vt d
load net {OUTPUT:rsci.biwt} -port {OUTPUT:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-131 -attr oid 129 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.biwt}
load net {OUTPUT:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-132 -attr oid 130 -attr vt d
load net {OUTPUT:rsci.bdwt} -port {OUTPUT:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-133 -attr oid 131 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.bdwt}
load net {OUTPUT:rsci.bcwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-134 -attr oid 132 -attr vt d
load net {OUTPUT:rsci.bcwt} -port {OUTPUT:rsci.bcwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-135 -attr oid 133 -attr vt d
load net {OUTPUT:rsci.ivld.core.sct} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-136 -attr oid 134 -attr vt d
load net {OUTPUT:rsci.ogwt} -port {OUTPUT:rsci.ivld.core.sct} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-137 -attr oid 135 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.ivld.core.sct}
load inst "loop_op:and" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-138 -attr oid 136 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/loop_op:and} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {OUTPUT:rsci.oswt} -pin  "loop_op:and" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.oswt}
load net {core.wen} -pin  "loop_op:and" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/core.wen}
load net {OUTPUT:rsci.bdwt} -pin  "loop_op:and" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.bdwt}
load inst "loop_op:and#1" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-139 -attr oid 137 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/loop_op:and#1} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {OUTPUT:rsci.ogwt} -pin  "loop_op:and#1" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.ogwt}
load net {OUTPUT:rsci.irdy} -pin  "loop_op:and#1" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.irdy}
load net {OUTPUT:rsci.biwt} -pin  "loop_op:and#1" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.biwt}
load inst "loop_op:not#1" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-140 -attr oid 138 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/loop_op:not#1} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {OUTPUT:rsci.bcwt} -pin  "loop_op:not#1" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.bcwt}
load net {loop_op:not#1.itm} -pin  "loop_op:not#1" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/loop_op:not#1.itm}
load inst "loop_op:and#3" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-141 -attr oid 139 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/loop_op:and#3} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {OUTPUT:rsci.oswt} -pin  "loop_op:and#3" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.oswt}
load net {loop_op:not#1.itm} -pin  "loop_op:and#3" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/loop_op:not#1.itm}
load net {OUTPUT:rsci.ogwt} -pin  "loop_op:and#3" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl/OUTPUT:rsci.ogwt}
### END MODULE 

module new "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-142 -attr oid 140 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-143 -attr oid 141 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/rst}
load port {OUTPUT:rsci.oswt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-144 -attr oid 142 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/OUTPUT:rsci.oswt}
load port {OUTPUT:rsci.wen_comp} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-145 -attr oid 143 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/OUTPUT:rsci.wen_comp}
load port {OUTPUT:rsci.biwt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-146 -attr oid 144 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/OUTPUT:rsci.biwt}
load port {OUTPUT:rsci.bdwt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-147 -attr oid 145 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/OUTPUT:rsci.bdwt}
load port {OUTPUT:rsci.bcwt} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-148 -attr oid 146 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/OUTPUT:rsci.bcwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-149 -attr oid 147 -attr vt d
load net {clk} -port {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-150 -attr oid 148 -attr vt d
load net {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-151 -attr oid 149 -attr vt d
load net {rst} -port {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-152 -attr oid 150 -attr vt d
load net {OUTPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-153 -attr oid 151 -attr vt d
load net {OUTPUT:rsci.oswt} -port {OUTPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-154 -attr oid 152 -attr vt d
load net {OUTPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-155 -attr oid 153 -attr vt d
load net {OUTPUT:rsci.wen_comp} -port {OUTPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-156 -attr oid 154 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/OUTPUT:rsci.wen_comp}
load net {OUTPUT:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-157 -attr oid 155 -attr vt d
load net {OUTPUT:rsci.biwt} -port {OUTPUT:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-158 -attr oid 156 -attr vt d
load net {OUTPUT:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-159 -attr oid 157 -attr vt d
load net {OUTPUT:rsci.bdwt} -port {OUTPUT:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-160 -attr oid 158 -attr vt d
load net {OUTPUT:rsci.bcwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-161 -attr oid 159 -attr vt d
load net {OUTPUT:rsci.bcwt} -port {OUTPUT:rsci.bcwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-162 -attr oid 160 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/OUTPUT:rsci.bcwt}
load inst "loop_op:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-163 -attr oid 161 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/loop_op:nor#1} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,2)"
load net {OUTPUT:rsci.bcwt} -pin  "loop_op:nor#1" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/OUTPUT:rsci.bcwt}
load net {OUTPUT:rsci.biwt} -pin  "loop_op:nor#1" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/OUTPUT:rsci.biwt}
load net {loop_op:nor#1.itm} -pin  "loop_op:nor#1" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/loop_op:nor#1.itm}
load inst "loop_op:nor" "nor(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-164 -attr oid 162 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/loop_op:nor} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,2)"
load net {loop_op:nor#1.itm} -pin  "loop_op:nor" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/loop_op:nor#1.itm}
load net {OUTPUT:rsci.bdwt} -pin  "loop_op:nor" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/OUTPUT:rsci.bdwt}
load net {loop_op:nor.itm} -pin  "loop_op:nor" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/loop_op:nor.itm}
load inst "reg(OUTPUT:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-165 -attr oid 163 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/reg(OUTPUT:rsci.bcwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {loop_op:nor.itm} -pin  "reg(OUTPUT:rsci.bcwt)" {D(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/loop_op:nor.itm}
load net {GND} -pin  "reg(OUTPUT:rsci.bcwt)" {DRs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/200#26}
load net {clk} -pin  "reg(OUTPUT:rsci.bcwt)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-166 -attr oid 164 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/clk}
load net {rst} -pin  "reg(OUTPUT:rsci.bcwt)" {Rs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/rst}
load net {OUTPUT:rsci.bcwt} -pin  "reg(OUTPUT:rsci.bcwt)" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/OUTPUT:rsci.bcwt}
load inst "loop_op:not#2" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-167 -attr oid 165 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/loop_op:not#2} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {OUTPUT:rsci.oswt} -pin  "loop_op:not#2" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/OUTPUT:rsci.oswt}
load net {loop_op:not#2.itm} -pin  "loop_op:not#2" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/loop_op:not#2.itm}
load inst "loop_op:or#1" "or(3,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-168 -attr oid 166 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/loop_op:or#1} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,3)"
load net {loop_op:not#2.itm} -pin  "loop_op:or#1" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/loop_op:not#2.itm}
load net {OUTPUT:rsci.biwt} -pin  "loop_op:or#1" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/OUTPUT:rsci.biwt}
load net {OUTPUT:rsci.bcwt} -pin  "loop_op:or#1" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/OUTPUT:rsci.bcwt}
load net {OUTPUT:rsci.wen_comp} -pin  "loop_op:or#1" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp/OUTPUT:rsci.wen_comp}
### END MODULE 

module new "SAD_MATCH:core:OUTPUT:rsci" "orig" \
 -symlib {4d7a0506-380c-4f5c-99ec-d4a716e94862-36 SAD_MATCH__FR52ac_channel__tm__34_31ac_int__tm__17_XCiL_1_8XCbL_1_0T1 v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-169 -attr oid 167 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-170 -attr oid 168 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/rst}
load portBus OUTPUT:rsc.dat(7:0) output 8 {OUTPUT:rsc.dat(7)} {OUTPUT:rsc.dat(6)} {OUTPUT:rsc.dat(5)} {OUTPUT:rsc.dat(4)} {OUTPUT:rsc.dat(3)} {OUTPUT:rsc.dat(2)} {OUTPUT:rsc.dat(1)} {OUTPUT:rsc.dat(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-171 -attr oid 169 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load port {OUTPUT:rsc.vld} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-172 -attr oid 170 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.vld}
load port {OUTPUT:rsc.rdy} output -symbol right_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-173 -attr oid 171 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.rdy}
load port {core.wen} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-174 -attr oid 172 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/core.wen}
load port {OUTPUT:rsci.oswt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-175 -attr oid 173 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.oswt}
load port {OUTPUT:rsci.wen_comp} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-176 -attr oid 174 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.wen_comp}
load portBus OUTPUT:rsci.idat(7:0) input 8 {OUTPUT:rsci.idat(7)} {OUTPUT:rsci.idat(6)} {OUTPUT:rsci.idat(5)} {OUTPUT:rsci.idat(4)} {OUTPUT:rsci.idat(3)} {OUTPUT:rsci.idat(2)} {OUTPUT:rsci.idat(1)} {OUTPUT:rsci.idat(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-177 -attr oid 175 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.idat}
load symbol "ccs_ioport.ccs_out_wait" "ccs_ioport.ccs_out_wait(2,8)" EXT boxcolor 0 \
     port {irdy} output \
     port {ivld} input \
     portBus idat input 8 {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \
     port {rdy} input \
     port {vld} output \
     portBus dat output 8 {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \

load symbol "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {OUTPUT:rsci.oswt} input \
     port {OUTPUT:rsci.irdy} input \
     port {OUTPUT:rsci.biwt} output \
     port {OUTPUT:rsci.bdwt} output \
     port {OUTPUT:rsci.bcwt} input \
     port {OUTPUT:rsci.ivld.core.sct} output \

load symbol "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {OUTPUT:rsci.oswt} input \
     port {OUTPUT:rsci.wen_comp} output \
     port {OUTPUT:rsci.biwt} input \
     port {OUTPUT:rsci.bdwt} input \
     port {OUTPUT:rsci.bcwt} output \

load net {OUTPUT:rsci.irdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-178 -attr oid 176 -attr vt d
load net {OUTPUT:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-179 -attr oid 177 -attr vt d
load net {OUTPUT:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-180 -attr oid 178 -attr vt d
load net {OUTPUT:rsci.bcwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-181 -attr oid 179 -attr vt d
load net {OUTPUT:rsci.ivld.core.sct} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-182 -attr oid 180 -attr vt d
load net {OUTPUT:conc#1.itm(0)} -attr vt d
load net {OUTPUT:conc#1.itm(1)} -attr vt d
load net {OUTPUT:conc#1.itm(2)} -attr vt d
load net {OUTPUT:conc#1.itm(3)} -attr vt d
load net {OUTPUT:conc#1.itm(4)} -attr vt d
load net {OUTPUT:conc#1.itm(5)} -attr vt d
load net {OUTPUT:conc#1.itm(6)} -attr vt d
load net {OUTPUT:conc#1.itm(7)} -attr vt d
load netBundle {OUTPUT:conc#1.itm} 8 {OUTPUT:conc#1.itm(0)} {OUTPUT:conc#1.itm(1)} {OUTPUT:conc#1.itm(2)} {OUTPUT:conc#1.itm(3)} {OUTPUT:conc#1.itm(4)} {OUTPUT:conc#1.itm(5)} {OUTPUT:conc#1.itm(6)} {OUTPUT:conc#1.itm(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-183 -attr oid 181 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:conc#1.itm}
load net {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-184 -attr oid 182 -attr vt d
load net {clk} -port {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-185 -attr oid 183 -attr vt d
load net {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-186 -attr oid 184 -attr vt d
load net {rst} -port {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-187 -attr oid 185 -attr vt d
load net {OUTPUT:rsc.dat(0)} -attr vt d
load net {OUTPUT:rsc.dat(1)} -attr vt d
load net {OUTPUT:rsc.dat(2)} -attr vt d
load net {OUTPUT:rsc.dat(3)} -attr vt d
load net {OUTPUT:rsc.dat(4)} -attr vt d
load net {OUTPUT:rsc.dat(5)} -attr vt d
load net {OUTPUT:rsc.dat(6)} -attr vt d
load net {OUTPUT:rsc.dat(7)} -attr vt d
load netBundle {OUTPUT:rsc.dat} 8 {OUTPUT:rsc.dat(0)} {OUTPUT:rsc.dat(1)} {OUTPUT:rsc.dat(2)} {OUTPUT:rsc.dat(3)} {OUTPUT:rsc.dat(4)} {OUTPUT:rsc.dat(5)} {OUTPUT:rsc.dat(6)} {OUTPUT:rsc.dat(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-188 -attr oid 186 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(0)} -port {OUTPUT:rsc.dat(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(1)} -port {OUTPUT:rsc.dat(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(2)} -port {OUTPUT:rsc.dat(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(3)} -port {OUTPUT:rsc.dat(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(4)} -port {OUTPUT:rsc.dat(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(5)} -port {OUTPUT:rsc.dat(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(6)} -port {OUTPUT:rsc.dat(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(7)} -port {OUTPUT:rsc.dat(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-189 -attr oid 187 -attr vt d
load net {OUTPUT:rsc.vld} -port {OUTPUT:rsc.vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-190 -attr oid 188 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.vld}
load net {OUTPUT:rsc.rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-191 -attr oid 189 -attr vt d
load net {OUTPUT:rsc.rdy} -port {OUTPUT:rsc.rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-192 -attr oid 190 -attr vt d
load net {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-193 -attr oid 191 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-194 -attr oid 192 -attr vt d
load net {OUTPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-195 -attr oid 193 -attr vt d
load net {OUTPUT:rsci.oswt} -port {OUTPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-196 -attr oid 194 -attr vt d
load net {OUTPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-197 -attr oid 195 -attr vt d
load net {OUTPUT:rsci.wen_comp} -port {OUTPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-198 -attr oid 196 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.wen_comp}
load net {OUTPUT:rsci.idat(0)} -attr vt d
load net {OUTPUT:rsci.idat(1)} -attr vt d
load net {OUTPUT:rsci.idat(2)} -attr vt d
load net {OUTPUT:rsci.idat(3)} -attr vt d
load net {OUTPUT:rsci.idat(4)} -attr vt d
load net {OUTPUT:rsci.idat(5)} -attr vt d
load net {OUTPUT:rsci.idat(6)} -attr vt d
load net {OUTPUT:rsci.idat(7)} -attr vt d
load netBundle {OUTPUT:rsci.idat} 8 {OUTPUT:rsci.idat(0)} {OUTPUT:rsci.idat(1)} {OUTPUT:rsci.idat(2)} {OUTPUT:rsci.idat(3)} {OUTPUT:rsci.idat(4)} {OUTPUT:rsci.idat(5)} {OUTPUT:rsci.idat(6)} {OUTPUT:rsci.idat(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-199 -attr oid 197 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.idat}
load net {OUTPUT:rsci.idat(0)} -port {OUTPUT:rsci.idat(0)} -attr vt d
load net {OUTPUT:rsci.idat(1)} -port {OUTPUT:rsci.idat(1)} -attr vt d
load net {OUTPUT:rsci.idat(2)} -port {OUTPUT:rsci.idat(2)} -attr vt d
load net {OUTPUT:rsci.idat(3)} -port {OUTPUT:rsci.idat(3)} -attr vt d
load net {OUTPUT:rsci.idat(4)} -port {OUTPUT:rsci.idat(4)} -attr vt d
load net {OUTPUT:rsci.idat(5)} -port {OUTPUT:rsci.idat(5)} -attr vt d
load net {OUTPUT:rsci.idat(6)} -port {OUTPUT:rsci.idat(6)} -attr vt d
load net {OUTPUT:rsci.idat(7)} -port {OUTPUT:rsci.idat(7)} -attr vt d
load netBundle {OUTPUT:rsci.idat} 8 {OUTPUT:rsci.idat(0)} {OUTPUT:rsci.idat(1)} {OUTPUT:rsci.idat(2)} {OUTPUT:rsci.idat(3)} {OUTPUT:rsci.idat(4)} {OUTPUT:rsci.idat(5)} {OUTPUT:rsci.idat(6)} {OUTPUT:rsci.idat(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-200 -attr oid 198 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.idat}
load inst "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl:inst" "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-201 -attr oid 199 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl:inst} -attr area 3.004000 -attr delay 0.352564 -attr hier "/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl"
load net {core.wen} -pin  "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl:inst" {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-202 -attr oid 200 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/core.wen}
load net {OUTPUT:rsci.oswt} -pin  "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl:inst" {OUTPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-203 -attr oid 201 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.oswt}
load net {OUTPUT:rsci.irdy} -pin  "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl:inst" {OUTPUT:rsci.irdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-204 -attr oid 202 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.irdy}
load net {OUTPUT:rsci.biwt} -pin  "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl:inst" {OUTPUT:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-205 -attr oid 203 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.biwt}
load net {OUTPUT:rsci.bdwt} -pin  "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl:inst" {OUTPUT:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-206 -attr oid 204 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.bdwt}
load net {OUTPUT:rsci.bcwt} -pin  "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl:inst" {OUTPUT:rsci.bcwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-207 -attr oid 205 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.bcwt}
load net {OUTPUT:rsci.ivld.core.sct} -pin  "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_ctrl:inst" {OUTPUT:rsci.ivld.core.sct} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-208 -attr oid 206 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.ivld.core.sct}
load inst "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp:inst" "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-209 -attr oid 207 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp:inst} -attr area 3.005000 -attr delay 0.455128 -attr hier "/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp"
load net {clk} -pin  "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp:inst" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-210 -attr oid 208 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/clk}
load net {rst} -pin  "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp:inst" {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-211 -attr oid 209 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/rst}
load net {OUTPUT:rsci.oswt} -pin  "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp:inst" {OUTPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-212 -attr oid 210 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.oswt}
load net {OUTPUT:rsci.wen_comp} -pin  "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp:inst" {OUTPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-213 -attr oid 211 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.wen_comp}
load net {OUTPUT:rsci.biwt} -pin  "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp:inst" {OUTPUT:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-214 -attr oid 212 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.biwt}
load net {OUTPUT:rsci.bdwt} -pin  "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp:inst" {OUTPUT:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-215 -attr oid 213 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.bdwt}
load net {OUTPUT:rsci.bcwt} -pin  "SAD_MATCH:core:OUTPUT:rsci:OUTPUT:wait_dp:inst" {OUTPUT:rsci.bcwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-216 -attr oid 214 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.bcwt}
load inst "OUTPUT:rsci" "ccs_ioport.ccs_out_wait" "ccs_ioport.ccs_out_wait(2,8)" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-217 -attr oid 215 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci} -attr qmod "ccs_ioport.ccs_out_wait(2,8)"
load net {OUTPUT:rsci.irdy} -pin  "OUTPUT:rsci" {irdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-218 -attr oid 216 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.irdy}
load net {OUTPUT:rsci.ivld.core.sct} -pin  "OUTPUT:rsci" {ivld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-219 -attr oid 217 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsci.ivld.core.sct}
load net {OUTPUT:rsci.idat(0)} -pin  "OUTPUT:rsci" {idat(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:conc#1.itm}
load net {GND} -pin  "OUTPUT:rsci" {idat(1)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:conc#1.itm}
load net {GND} -pin  "OUTPUT:rsci" {idat(2)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:conc#1.itm}
load net {GND} -pin  "OUTPUT:rsci" {idat(3)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:conc#1.itm}
load net {GND} -pin  "OUTPUT:rsci" {idat(4)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:conc#1.itm}
load net {GND} -pin  "OUTPUT:rsci" {idat(5)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:conc#1.itm}
load net {GND} -pin  "OUTPUT:rsci" {idat(6)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:conc#1.itm}
load net {GND} -pin  "OUTPUT:rsci" {idat(7)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:conc#1.itm}
load net {OUTPUT:rsc.rdy} -pin  "OUTPUT:rsci" {rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-220 -attr oid 218 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.rdy}
load net {OUTPUT:rsc.vld} -pin  "OUTPUT:rsci" {vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-221 -attr oid 219 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.vld}
load net {OUTPUT:rsc.dat(0)} -pin  "OUTPUT:rsci" {dat(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(1)} -pin  "OUTPUT:rsci" {dat(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(2)} -pin  "OUTPUT:rsci" {dat(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(3)} -pin  "OUTPUT:rsci" {dat(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(4)} -pin  "OUTPUT:rsci" {dat(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(5)} -pin  "OUTPUT:rsci" {dat(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(6)} -pin  "OUTPUT:rsci" {dat(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(7)} -pin  "OUTPUT:rsci" {dat(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci/OUTPUT:rsc.dat}
### END MODULE 

module new "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-222 -attr oid 220 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-223 -attr oid 221 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/core.wten}
load port {row_buf:rsci.oswt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-224 -attr oid 222 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.oswt}
load port {row_buf:rsci.biwt} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-225 -attr oid 223 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.biwt}
load port {row_buf:rsci.bdwt} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-226 -attr oid 224 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.bdwt}
load port {row_buf:rsci.radr_d.core.sct.pff} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-227 -attr oid 225 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.radr_d.core.sct.pff}
load port {row_buf:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-228 -attr oid 226 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.oswt.pff}
load port {row_buf:rsci.wadr_d.core.sct.pff} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-229 -attr oid 227 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.wadr_d.core.sct.pff}
load port {row_buf:rsci.iswt0#1.pff} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-230 -attr oid 228 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.iswt0#1.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-231 -attr oid 229 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-232 -attr oid 230 -attr vt d
load net {core.wten} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-233 -attr oid 231 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-234 -attr oid 232 -attr vt d
load net {row_buf:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-235 -attr oid 233 -attr vt d
load net {row_buf:rsci.oswt} -port {row_buf:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-236 -attr oid 234 -attr vt d
load net {row_buf:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-237 -attr oid 235 -attr vt d
load net {row_buf:rsci.biwt} -port {row_buf:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-238 -attr oid 236 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.biwt}
load net {row_buf:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-239 -attr oid 237 -attr vt d
load net {row_buf:rsci.bdwt} -port {row_buf:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-240 -attr oid 238 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.bdwt}
load net {row_buf:rsci.radr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-241 -attr oid 239 -attr vt d
load net {row_buf:rsci.radr_d.core.sct.pff} -port {row_buf:rsci.radr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-242 -attr oid 240 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.radr_d.core.sct.pff}
load net {row_buf:rsci.oswt.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-243 -attr oid 241 -attr vt d
load net {row_buf:rsci.oswt.pff} -port {row_buf:rsci.oswt.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-244 -attr oid 242 -attr vt d
load net {row_buf:rsci.wadr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-245 -attr oid 243 -attr vt d
load net {row_buf:rsci.wadr_d.core.sct.pff} -port {row_buf:rsci.wadr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-246 -attr oid 244 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.wadr_d.core.sct.pff}
load net {row_buf:rsci.iswt0#1.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-247 -attr oid 245 -attr vt d
load net {row_buf:rsci.iswt0#1.pff} -port {row_buf:rsci.iswt0#1.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-248 -attr oid 246 -attr vt d
load inst "loop_1:and" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-249 -attr oid 247 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/loop_1:and} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {row_buf:rsci.oswt} -pin  "loop_1:and" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.oswt}
load net {core.wen} -pin  "loop_1:and" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/core.wen}
load net {row_buf:rsci.bdwt} -pin  "loop_1:and" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.bdwt}
load inst "loop_1:not" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-250 -attr oid 248 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/loop_1:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {core.wten} -pin  "loop_1:not" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/core.wten}
load net {loop_1:not.itm} -pin  "loop_1:not" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/loop_1:not.itm}
load inst "loop_1:and#2" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-251 -attr oid 249 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/loop_1:and#2} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {loop_1:not.itm} -pin  "loop_1:and#2" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/loop_1:not.itm}
load net {row_buf:rsci.oswt} -pin  "loop_1:and#2" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.oswt}
load net {row_buf:rsci.biwt} -pin  "loop_1:and#2" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.biwt}
load inst "row_buf:and#5" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-252 -attr oid 250 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:and#5} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {row_buf:rsci.oswt.pff} -pin  "row_buf:and#5" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.oswt.pff}
load net {core.wen} -pin  "row_buf:and#5" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/core.wen}
load net {row_buf:rsci.radr_d.core.sct.pff} -pin  "row_buf:and#5" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.radr_d.core.sct.pff}
load inst "row_buf:and#6" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-253 -attr oid 251 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:and#6} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {row_buf:rsci.iswt0#1.pff} -pin  "row_buf:and#6" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.iswt0#1.pff}
load net {core.wen} -pin  "row_buf:and#6" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/core.wen}
load net {row_buf:rsci.wadr_d.core.sct.pff} -pin  "row_buf:and#6" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl/row_buf:rsci.wadr_d.core.sct.pff}
### END MODULE 

module new "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-254 -attr oid 252 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-255 -attr oid 253 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/rst}
load portBus row_buf:rsci.radr_d(6:0) output 7 {row_buf:rsci.radr_d(6)} {row_buf:rsci.radr_d(5)} {row_buf:rsci.radr_d(4)} {row_buf:rsci.radr_d(3)} {row_buf:rsci.radr_d(2)} {row_buf:rsci.radr_d(1)} {row_buf:rsci.radr_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-256 -attr oid 254 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d}
load portBus row_buf:rsci.wadr_d(6:0) output 7 {row_buf:rsci.wadr_d(6)} {row_buf:rsci.wadr_d(5)} {row_buf:rsci.wadr_d(4)} {row_buf:rsci.wadr_d(3)} {row_buf:rsci.wadr_d(2)} {row_buf:rsci.wadr_d(1)} {row_buf:rsci.wadr_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-257 -attr oid 255 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d}
load portBus row_buf:rsci.d_d(7:0) output 8 {row_buf:rsci.d_d(7)} {row_buf:rsci.d_d(6)} {row_buf:rsci.d_d(5)} {row_buf:rsci.d_d(4)} {row_buf:rsci.d_d(3)} {row_buf:rsci.d_d(2)} {row_buf:rsci.d_d(1)} {row_buf:rsci.d_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-258 -attr oid 256 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load portBus row_buf:rsci.q_d(7:0) input 8 {row_buf:rsci.q_d(7)} {row_buf:rsci.q_d(6)} {row_buf:rsci.q_d(5)} {row_buf:rsci.q_d(4)} {row_buf:rsci.q_d(3)} {row_buf:rsci.q_d(2)} {row_buf:rsci.q_d(1)} {row_buf:rsci.q_d(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-259 -attr oid 257 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d}
load portBus row_buf:rsci.radr_d.core(6:0) input 7 {row_buf:rsci.radr_d.core(6)} {row_buf:rsci.radr_d.core(5)} {row_buf:rsci.radr_d.core(4)} {row_buf:rsci.radr_d.core(3)} {row_buf:rsci.radr_d.core(2)} {row_buf:rsci.radr_d.core(1)} {row_buf:rsci.radr_d.core(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-260 -attr oid 258 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d.core}
load portBus row_buf:rsci.wadr_d.core(6:0) input 7 {row_buf:rsci.wadr_d.core(6)} {row_buf:rsci.wadr_d.core(5)} {row_buf:rsci.wadr_d.core(4)} {row_buf:rsci.wadr_d.core(3)} {row_buf:rsci.wadr_d.core(2)} {row_buf:rsci.wadr_d.core(1)} {row_buf:rsci.wadr_d.core(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-261 -attr oid 259 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d.core}
load portBus row_buf:rsci.d_d.core(7:0) input 8 {row_buf:rsci.d_d.core(7)} {row_buf:rsci.d_d.core(6)} {row_buf:rsci.d_d.core(5)} {row_buf:rsci.d_d.core(4)} {row_buf:rsci.d_d.core(3)} {row_buf:rsci.d_d.core(2)} {row_buf:rsci.d_d.core(1)} {row_buf:rsci.d_d.core(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-262 -attr oid 260 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d.core}
load portBus row_buf:rsci.q_d.mxwt(7:0) output 8 {row_buf:rsci.q_d.mxwt(7)} {row_buf:rsci.q_d.mxwt(6)} {row_buf:rsci.q_d.mxwt(5)} {row_buf:rsci.q_d.mxwt(4)} {row_buf:rsci.q_d.mxwt(3)} {row_buf:rsci.q_d.mxwt(2)} {row_buf:rsci.q_d.mxwt(1)} {row_buf:rsci.q_d.mxwt(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-263 -attr oid 261 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load port {row_buf:rsci.biwt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-264 -attr oid 262 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.biwt}
load port {row_buf:rsci.bdwt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-265 -attr oid 263 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.bdwt}
load port {row_buf:rsci.radr_d.core.sct} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-266 -attr oid 264 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d.core.sct}
load port {row_buf:rsci.wadr_d.core.sct.pff} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-267 -attr oid 265 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d.core.sct.pff}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(8,1,0,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,8)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,7)" "INTERFACE" AND boxcolor 0 \
     portBus A0(6:0) input 7 {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(6:0) input 7 {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,8)" "INTERFACE" AND boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {row_buf:rsci.q_d.bfwt(0)} -attr vt d
load net {row_buf:rsci.q_d.bfwt(1)} -attr vt d
load net {row_buf:rsci.q_d.bfwt(2)} -attr vt d
load net {row_buf:rsci.q_d.bfwt(3)} -attr vt d
load net {row_buf:rsci.q_d.bfwt(4)} -attr vt d
load net {row_buf:rsci.q_d.bfwt(5)} -attr vt d
load net {row_buf:rsci.q_d.bfwt(6)} -attr vt d
load net {row_buf:rsci.q_d.bfwt(7)} -attr vt d
load netBundle {row_buf:rsci.q_d.bfwt} 8 {row_buf:rsci.q_d.bfwt(0)} {row_buf:rsci.q_d.bfwt(1)} {row_buf:rsci.q_d.bfwt(2)} {row_buf:rsci.q_d.bfwt(3)} {row_buf:rsci.q_d.bfwt(4)} {row_buf:rsci.q_d.bfwt(5)} {row_buf:rsci.q_d.bfwt(6)} {row_buf:rsci.q_d.bfwt(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-268 -attr oid 266 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load net {row_buf:exs.itm(0)} -attr vt d
load net {row_buf:exs.itm(1)} -attr vt d
load net {row_buf:exs.itm(2)} -attr vt d
load net {row_buf:exs.itm(3)} -attr vt d
load net {row_buf:exs.itm(4)} -attr vt d
load net {row_buf:exs.itm(5)} -attr vt d
load net {row_buf:exs.itm(6)} -attr vt d
load netBundle {row_buf:exs.itm} 7 {row_buf:exs.itm(0)} {row_buf:exs.itm(1)} {row_buf:exs.itm(2)} {row_buf:exs.itm(3)} {row_buf:exs.itm(4)} {row_buf:exs.itm(5)} {row_buf:exs.itm(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-269 -attr oid 267 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs.itm}
load net {row_buf:exs#1.itm(0)} -attr vt d
load net {row_buf:exs#1.itm(1)} -attr vt d
load net {row_buf:exs#1.itm(2)} -attr vt d
load net {row_buf:exs#1.itm(3)} -attr vt d
load net {row_buf:exs#1.itm(4)} -attr vt d
load net {row_buf:exs#1.itm(5)} -attr vt d
load net {row_buf:exs#1.itm(6)} -attr vt d
load netBundle {row_buf:exs#1.itm} 7 {row_buf:exs#1.itm(0)} {row_buf:exs#1.itm(1)} {row_buf:exs#1.itm(2)} {row_buf:exs#1.itm(3)} {row_buf:exs#1.itm(4)} {row_buf:exs#1.itm(5)} {row_buf:exs#1.itm(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-270 -attr oid 268 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#1.itm}
load net {row_buf:exs#2.itm(0)} -attr vt d
load net {row_buf:exs#2.itm(1)} -attr vt d
load net {row_buf:exs#2.itm(2)} -attr vt d
load net {row_buf:exs#2.itm(3)} -attr vt d
load net {row_buf:exs#2.itm(4)} -attr vt d
load net {row_buf:exs#2.itm(5)} -attr vt d
load net {row_buf:exs#2.itm(6)} -attr vt d
load net {row_buf:exs#2.itm(7)} -attr vt d
load netBundle {row_buf:exs#2.itm} 8 {row_buf:exs#2.itm(0)} {row_buf:exs#2.itm(1)} {row_buf:exs#2.itm(2)} {row_buf:exs#2.itm(3)} {row_buf:exs#2.itm(4)} {row_buf:exs#2.itm(5)} {row_buf:exs#2.itm(6)} {row_buf:exs#2.itm(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-271 -attr oid 269 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#2.itm}
load net {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-272 -attr oid 270 -attr vt d
load net {clk} -port {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-273 -attr oid 271 -attr vt d
load net {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-274 -attr oid 272 -attr vt d
load net {rst} -port {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-275 -attr oid 273 -attr vt d
load net {row_buf:rsci.radr_d(0)} -attr vt d
load net {row_buf:rsci.radr_d(1)} -attr vt d
load net {row_buf:rsci.radr_d(2)} -attr vt d
load net {row_buf:rsci.radr_d(3)} -attr vt d
load net {row_buf:rsci.radr_d(4)} -attr vt d
load net {row_buf:rsci.radr_d(5)} -attr vt d
load net {row_buf:rsci.radr_d(6)} -attr vt d
load netBundle {row_buf:rsci.radr_d} 7 {row_buf:rsci.radr_d(0)} {row_buf:rsci.radr_d(1)} {row_buf:rsci.radr_d(2)} {row_buf:rsci.radr_d(3)} {row_buf:rsci.radr_d(4)} {row_buf:rsci.radr_d(5)} {row_buf:rsci.radr_d(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-276 -attr oid 274 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(0)} -port {row_buf:rsci.radr_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(1)} -port {row_buf:rsci.radr_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(2)} -port {row_buf:rsci.radr_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(3)} -port {row_buf:rsci.radr_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(4)} -port {row_buf:rsci.radr_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(5)} -port {row_buf:rsci.radr_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(6)} -port {row_buf:rsci.radr_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d}
load net {row_buf:rsci.wadr_d(0)} -attr vt d
load net {row_buf:rsci.wadr_d(1)} -attr vt d
load net {row_buf:rsci.wadr_d(2)} -attr vt d
load net {row_buf:rsci.wadr_d(3)} -attr vt d
load net {row_buf:rsci.wadr_d(4)} -attr vt d
load net {row_buf:rsci.wadr_d(5)} -attr vt d
load net {row_buf:rsci.wadr_d(6)} -attr vt d
load netBundle {row_buf:rsci.wadr_d} 7 {row_buf:rsci.wadr_d(0)} {row_buf:rsci.wadr_d(1)} {row_buf:rsci.wadr_d(2)} {row_buf:rsci.wadr_d(3)} {row_buf:rsci.wadr_d(4)} {row_buf:rsci.wadr_d(5)} {row_buf:rsci.wadr_d(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-277 -attr oid 275 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(0)} -port {row_buf:rsci.wadr_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(1)} -port {row_buf:rsci.wadr_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(2)} -port {row_buf:rsci.wadr_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(3)} -port {row_buf:rsci.wadr_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(4)} -port {row_buf:rsci.wadr_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(5)} -port {row_buf:rsci.wadr_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(6)} -port {row_buf:rsci.wadr_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d}
load net {row_buf:rsci.d_d(0)} -attr vt d
load net {row_buf:rsci.d_d(1)} -attr vt d
load net {row_buf:rsci.d_d(2)} -attr vt d
load net {row_buf:rsci.d_d(3)} -attr vt d
load net {row_buf:rsci.d_d(4)} -attr vt d
load net {row_buf:rsci.d_d(5)} -attr vt d
load net {row_buf:rsci.d_d(6)} -attr vt d
load net {row_buf:rsci.d_d(7)} -attr vt d
load netBundle {row_buf:rsci.d_d} 8 {row_buf:rsci.d_d(0)} {row_buf:rsci.d_d(1)} {row_buf:rsci.d_d(2)} {row_buf:rsci.d_d(3)} {row_buf:rsci.d_d(4)} {row_buf:rsci.d_d(5)} {row_buf:rsci.d_d(6)} {row_buf:rsci.d_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-278 -attr oid 276 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(0)} -port {row_buf:rsci.d_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(1)} -port {row_buf:rsci.d_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(2)} -port {row_buf:rsci.d_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(3)} -port {row_buf:rsci.d_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(4)} -port {row_buf:rsci.d_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(5)} -port {row_buf:rsci.d_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(6)} -port {row_buf:rsci.d_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(7)} -port {row_buf:rsci.d_d(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load net {row_buf:rsci.q_d(0)} -attr vt d
load net {row_buf:rsci.q_d(1)} -attr vt d
load net {row_buf:rsci.q_d(2)} -attr vt d
load net {row_buf:rsci.q_d(3)} -attr vt d
load net {row_buf:rsci.q_d(4)} -attr vt d
load net {row_buf:rsci.q_d(5)} -attr vt d
load net {row_buf:rsci.q_d(6)} -attr vt d
load net {row_buf:rsci.q_d(7)} -attr vt d
load netBundle {row_buf:rsci.q_d} 8 {row_buf:rsci.q_d(0)} {row_buf:rsci.q_d(1)} {row_buf:rsci.q_d(2)} {row_buf:rsci.q_d(3)} {row_buf:rsci.q_d(4)} {row_buf:rsci.q_d(5)} {row_buf:rsci.q_d(6)} {row_buf:rsci.q_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-279 -attr oid 277 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(0)} -port {row_buf:rsci.q_d(0)} -attr vt d
load net {row_buf:rsci.q_d(1)} -port {row_buf:rsci.q_d(1)} -attr vt d
load net {row_buf:rsci.q_d(2)} -port {row_buf:rsci.q_d(2)} -attr vt d
load net {row_buf:rsci.q_d(3)} -port {row_buf:rsci.q_d(3)} -attr vt d
load net {row_buf:rsci.q_d(4)} -port {row_buf:rsci.q_d(4)} -attr vt d
load net {row_buf:rsci.q_d(5)} -port {row_buf:rsci.q_d(5)} -attr vt d
load net {row_buf:rsci.q_d(6)} -port {row_buf:rsci.q_d(6)} -attr vt d
load net {row_buf:rsci.q_d(7)} -port {row_buf:rsci.q_d(7)} -attr vt d
load netBundle {row_buf:rsci.q_d} 8 {row_buf:rsci.q_d(0)} {row_buf:rsci.q_d(1)} {row_buf:rsci.q_d(2)} {row_buf:rsci.q_d(3)} {row_buf:rsci.q_d(4)} {row_buf:rsci.q_d(5)} {row_buf:rsci.q_d(6)} {row_buf:rsci.q_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-280 -attr oid 278 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d}
load net {row_buf:rsci.radr_d.core(0)} -attr vt d
load net {row_buf:rsci.radr_d.core(1)} -attr vt d
load net {row_buf:rsci.radr_d.core(2)} -attr vt d
load net {row_buf:rsci.radr_d.core(3)} -attr vt d
load net {row_buf:rsci.radr_d.core(4)} -attr vt d
load net {row_buf:rsci.radr_d.core(5)} -attr vt d
load net {row_buf:rsci.radr_d.core(6)} -attr vt d
load netBundle {row_buf:rsci.radr_d.core} 7 {row_buf:rsci.radr_d.core(0)} {row_buf:rsci.radr_d.core(1)} {row_buf:rsci.radr_d.core(2)} {row_buf:rsci.radr_d.core(3)} {row_buf:rsci.radr_d.core(4)} {row_buf:rsci.radr_d.core(5)} {row_buf:rsci.radr_d.core(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-281 -attr oid 279 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.radr_d.core(0)} -port {row_buf:rsci.radr_d.core(0)} -attr vt d
load net {row_buf:rsci.radr_d.core(1)} -port {row_buf:rsci.radr_d.core(1)} -attr vt d
load net {row_buf:rsci.radr_d.core(2)} -port {row_buf:rsci.radr_d.core(2)} -attr vt d
load net {row_buf:rsci.radr_d.core(3)} -port {row_buf:rsci.radr_d.core(3)} -attr vt d
load net {row_buf:rsci.radr_d.core(4)} -port {row_buf:rsci.radr_d.core(4)} -attr vt d
load net {row_buf:rsci.radr_d.core(5)} -port {row_buf:rsci.radr_d.core(5)} -attr vt d
load net {row_buf:rsci.radr_d.core(6)} -port {row_buf:rsci.radr_d.core(6)} -attr vt d
load netBundle {row_buf:rsci.radr_d.core} 7 {row_buf:rsci.radr_d.core(0)} {row_buf:rsci.radr_d.core(1)} {row_buf:rsci.radr_d.core(2)} {row_buf:rsci.radr_d.core(3)} {row_buf:rsci.radr_d.core(4)} {row_buf:rsci.radr_d.core(5)} {row_buf:rsci.radr_d.core(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-282 -attr oid 280 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.wadr_d.core(0)} -attr vt d
load net {row_buf:rsci.wadr_d.core(1)} -attr vt d
load net {row_buf:rsci.wadr_d.core(2)} -attr vt d
load net {row_buf:rsci.wadr_d.core(3)} -attr vt d
load net {row_buf:rsci.wadr_d.core(4)} -attr vt d
load net {row_buf:rsci.wadr_d.core(5)} -attr vt d
load net {row_buf:rsci.wadr_d.core(6)} -attr vt d
load netBundle {row_buf:rsci.wadr_d.core} 7 {row_buf:rsci.wadr_d.core(0)} {row_buf:rsci.wadr_d.core(1)} {row_buf:rsci.wadr_d.core(2)} {row_buf:rsci.wadr_d.core(3)} {row_buf:rsci.wadr_d.core(4)} {row_buf:rsci.wadr_d.core(5)} {row_buf:rsci.wadr_d.core(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-283 -attr oid 281 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.wadr_d.core(0)} -port {row_buf:rsci.wadr_d.core(0)} -attr vt d
load net {row_buf:rsci.wadr_d.core(1)} -port {row_buf:rsci.wadr_d.core(1)} -attr vt d
load net {row_buf:rsci.wadr_d.core(2)} -port {row_buf:rsci.wadr_d.core(2)} -attr vt d
load net {row_buf:rsci.wadr_d.core(3)} -port {row_buf:rsci.wadr_d.core(3)} -attr vt d
load net {row_buf:rsci.wadr_d.core(4)} -port {row_buf:rsci.wadr_d.core(4)} -attr vt d
load net {row_buf:rsci.wadr_d.core(5)} -port {row_buf:rsci.wadr_d.core(5)} -attr vt d
load net {row_buf:rsci.wadr_d.core(6)} -port {row_buf:rsci.wadr_d.core(6)} -attr vt d
load netBundle {row_buf:rsci.wadr_d.core} 7 {row_buf:rsci.wadr_d.core(0)} {row_buf:rsci.wadr_d.core(1)} {row_buf:rsci.wadr_d.core(2)} {row_buf:rsci.wadr_d.core(3)} {row_buf:rsci.wadr_d.core(4)} {row_buf:rsci.wadr_d.core(5)} {row_buf:rsci.wadr_d.core(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-284 -attr oid 282 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.d_d.core(0)} -attr vt d
load net {row_buf:rsci.d_d.core(1)} -attr vt d
load net {row_buf:rsci.d_d.core(2)} -attr vt d
load net {row_buf:rsci.d_d.core(3)} -attr vt d
load net {row_buf:rsci.d_d.core(4)} -attr vt d
load net {row_buf:rsci.d_d.core(5)} -attr vt d
load net {row_buf:rsci.d_d.core(6)} -attr vt d
load net {row_buf:rsci.d_d.core(7)} -attr vt d
load netBundle {row_buf:rsci.d_d.core} 8 {row_buf:rsci.d_d.core(0)} {row_buf:rsci.d_d.core(1)} {row_buf:rsci.d_d.core(2)} {row_buf:rsci.d_d.core(3)} {row_buf:rsci.d_d.core(4)} {row_buf:rsci.d_d.core(5)} {row_buf:rsci.d_d.core(6)} {row_buf:rsci.d_d.core(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-285 -attr oid 283 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d.core}
load net {row_buf:rsci.d_d.core(0)} -port {row_buf:rsci.d_d.core(0)} -attr vt d
load net {row_buf:rsci.d_d.core(1)} -port {row_buf:rsci.d_d.core(1)} -attr vt d
load net {row_buf:rsci.d_d.core(2)} -port {row_buf:rsci.d_d.core(2)} -attr vt d
load net {row_buf:rsci.d_d.core(3)} -port {row_buf:rsci.d_d.core(3)} -attr vt d
load net {row_buf:rsci.d_d.core(4)} -port {row_buf:rsci.d_d.core(4)} -attr vt d
load net {row_buf:rsci.d_d.core(5)} -port {row_buf:rsci.d_d.core(5)} -attr vt d
load net {row_buf:rsci.d_d.core(6)} -port {row_buf:rsci.d_d.core(6)} -attr vt d
load net {row_buf:rsci.d_d.core(7)} -port {row_buf:rsci.d_d.core(7)} -attr vt d
load netBundle {row_buf:rsci.d_d.core} 8 {row_buf:rsci.d_d.core(0)} {row_buf:rsci.d_d.core(1)} {row_buf:rsci.d_d.core(2)} {row_buf:rsci.d_d.core(3)} {row_buf:rsci.d_d.core(4)} {row_buf:rsci.d_d.core(5)} {row_buf:rsci.d_d.core(6)} {row_buf:rsci.d_d.core(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-286 -attr oid 284 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d.core}
load net {row_buf:rsci.q_d.mxwt(0)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(1)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(2)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(3)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(4)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(5)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(6)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(7)} -attr vt d
load netBundle {row_buf:rsci.q_d.mxwt} 8 {row_buf:rsci.q_d.mxwt(0)} {row_buf:rsci.q_d.mxwt(1)} {row_buf:rsci.q_d.mxwt(2)} {row_buf:rsci.q_d.mxwt(3)} {row_buf:rsci.q_d.mxwt(4)} {row_buf:rsci.q_d.mxwt(5)} {row_buf:rsci.q_d.mxwt(6)} {row_buf:rsci.q_d.mxwt(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-287 -attr oid 285 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(0)} -port {row_buf:rsci.q_d.mxwt(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(1)} -port {row_buf:rsci.q_d.mxwt(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(2)} -port {row_buf:rsci.q_d.mxwt(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(3)} -port {row_buf:rsci.q_d.mxwt(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(4)} -port {row_buf:rsci.q_d.mxwt(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(5)} -port {row_buf:rsci.q_d.mxwt(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(6)} -port {row_buf:rsci.q_d.mxwt(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(7)} -port {row_buf:rsci.q_d.mxwt(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-288 -attr oid 286 -attr vt d
load net {row_buf:rsci.biwt} -port {row_buf:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-289 -attr oid 287 -attr vt d
load net {row_buf:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-290 -attr oid 288 -attr vt d
load net {row_buf:rsci.bdwt} -port {row_buf:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-291 -attr oid 289 -attr vt d
load net {row_buf:rsci.radr_d.core.sct} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-292 -attr oid 290 -attr vt d
load net {row_buf:rsci.radr_d.core.sct} -port {row_buf:rsci.radr_d.core.sct} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-293 -attr oid 291 -attr vt d
load net {row_buf:rsci.wadr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-294 -attr oid 292 -attr vt d
load net {row_buf:rsci.wadr_d.core.sct.pff} -port {row_buf:rsci.wadr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-295 -attr oid 293 -attr vt d
load inst "loop_1:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-296 -attr oid 294 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/loop_1:nor#1} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,2)"
load net {row_buf:rsci.bcwt} -pin  "loop_1:nor#1" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.bcwt}
load net {row_buf:rsci.biwt} -pin  "loop_1:nor#1" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.biwt}
load net {loop_1:nor#1.itm} -pin  "loop_1:nor#1" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/loop_1:nor#1.itm}
load inst "loop_1:nor" "nor(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-297 -attr oid 295 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/loop_1:nor} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,2)"
load net {loop_1:nor#1.itm} -pin  "loop_1:nor" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/loop_1:nor#1.itm}
load net {row_buf:rsci.bdwt} -pin  "loop_1:nor" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.bdwt}
load net {loop_1:nor.itm} -pin  "loop_1:nor" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/loop_1:nor.itm}
load inst "reg(row_buf:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-298 -attr oid 296 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/reg(row_buf:rsci.bcwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {loop_1:nor.itm} -pin  "reg(row_buf:rsci.bcwt)" {D(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/loop_1:nor.itm}
load net {GND} -pin  "reg(row_buf:rsci.bcwt)" {DRs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/200#26}
load net {clk} -pin  "reg(row_buf:rsci.bcwt)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-299 -attr oid 297 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(row_buf:rsci.bcwt)" {Rs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/rst}
load net {row_buf:rsci.bcwt} -pin  "reg(row_buf:rsci.bcwt)" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.bcwt}
load inst "reg(row_buf:rsci.q_d.bfwt)" "reg(8,1,0,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-300 -attr oid 298 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/reg(row_buf:rsci.q_d.bfwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(8,0,0,0,0,0,0)"
load net {row_buf:rsci.q_d.mxwt(0)} -pin  "reg(row_buf:rsci.q_d.bfwt)" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(1)} -pin  "reg(row_buf:rsci.q_d.bfwt)" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(2)} -pin  "reg(row_buf:rsci.q_d.bfwt)" {D(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(3)} -pin  "reg(row_buf:rsci.q_d.bfwt)" {D(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(4)} -pin  "reg(row_buf:rsci.q_d.bfwt)" {D(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(5)} -pin  "reg(row_buf:rsci.q_d.bfwt)" {D(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(6)} -pin  "reg(row_buf:rsci.q_d.bfwt)" {D(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(7)} -pin  "reg(row_buf:rsci.q_d.bfwt)" {D(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {clk} -pin  "reg(row_buf:rsci.q_d.bfwt)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-301 -attr oid 299 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/clk}
load net {row_buf:rsci.q_d.bfwt(0)} -pin  "reg(row_buf:rsci.q_d.bfwt)" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load net {row_buf:rsci.q_d.bfwt(1)} -pin  "reg(row_buf:rsci.q_d.bfwt)" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load net {row_buf:rsci.q_d.bfwt(2)} -pin  "reg(row_buf:rsci.q_d.bfwt)" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load net {row_buf:rsci.q_d.bfwt(3)} -pin  "reg(row_buf:rsci.q_d.bfwt)" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load net {row_buf:rsci.q_d.bfwt(4)} -pin  "reg(row_buf:rsci.q_d.bfwt)" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load net {row_buf:rsci.q_d.bfwt(5)} -pin  "reg(row_buf:rsci.q_d.bfwt)" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load net {row_buf:rsci.q_d.bfwt(6)} -pin  "reg(row_buf:rsci.q_d.bfwt)" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load net {row_buf:rsci.q_d.bfwt(7)} -pin  "reg(row_buf:rsci.q_d.bfwt)" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load inst "loop_1:mux" "mux(2,8)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-302 -attr oid 300 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/loop_1:mux} -attr area 8.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(8,1,2)"
load net {row_buf:rsci.q_d(0)} -pin  "loop_1:mux" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(1)} -pin  "loop_1:mux" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(2)} -pin  "loop_1:mux" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(3)} -pin  "loop_1:mux" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(4)} -pin  "loop_1:mux" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(5)} -pin  "loop_1:mux" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(6)} -pin  "loop_1:mux" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(7)} -pin  "loop_1:mux" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d.bfwt(0)} -pin  "loop_1:mux" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load net {row_buf:rsci.q_d.bfwt(1)} -pin  "loop_1:mux" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load net {row_buf:rsci.q_d.bfwt(2)} -pin  "loop_1:mux" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load net {row_buf:rsci.q_d.bfwt(3)} -pin  "loop_1:mux" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load net {row_buf:rsci.q_d.bfwt(4)} -pin  "loop_1:mux" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load net {row_buf:rsci.q_d.bfwt(5)} -pin  "loop_1:mux" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load net {row_buf:rsci.q_d.bfwt(6)} -pin  "loop_1:mux" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load net {row_buf:rsci.q_d.bfwt(7)} -pin  "loop_1:mux" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.bfwt}
load net {row_buf:rsci.bcwt} -pin  "loop_1:mux" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.bcwt}
load net {row_buf:rsci.q_d.mxwt(0)} -pin  "loop_1:mux" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(1)} -pin  "loop_1:mux" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(2)} -pin  "loop_1:mux" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(3)} -pin  "loop_1:mux" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(4)} -pin  "loop_1:mux" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(5)} -pin  "loop_1:mux" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(6)} -pin  "loop_1:mux" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(7)} -pin  "loop_1:mux" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.q_d.mxwt}
load inst "row_buf:row_buf:and" "and(2,7)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-303 -attr oid 301 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:row_buf:and} -attr area 7.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(7,2)"
load net {row_buf:rsci.radr_d.core(0)} -pin  "row_buf:row_buf:and" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.radr_d.core(1)} -pin  "row_buf:row_buf:and" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.radr_d.core(2)} -pin  "row_buf:row_buf:and" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.radr_d.core(3)} -pin  "row_buf:row_buf:and" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.radr_d.core(4)} -pin  "row_buf:row_buf:and" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.radr_d.core(5)} -pin  "row_buf:row_buf:and" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.radr_d.core(6)} -pin  "row_buf:row_buf:and" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.radr_d.core.sct} -pin  "row_buf:row_buf:and" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs.itm}
load net {row_buf:rsci.radr_d.core.sct} -pin  "row_buf:row_buf:and" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs.itm}
load net {row_buf:rsci.radr_d.core.sct} -pin  "row_buf:row_buf:and" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs.itm}
load net {row_buf:rsci.radr_d.core.sct} -pin  "row_buf:row_buf:and" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs.itm}
load net {row_buf:rsci.radr_d.core.sct} -pin  "row_buf:row_buf:and" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs.itm}
load net {row_buf:rsci.radr_d.core.sct} -pin  "row_buf:row_buf:and" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs.itm}
load net {row_buf:rsci.radr_d.core.sct} -pin  "row_buf:row_buf:and" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs.itm}
load net {row_buf:rsci.radr_d(0)} -pin  "row_buf:row_buf:and" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(1)} -pin  "row_buf:row_buf:and" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(2)} -pin  "row_buf:row_buf:and" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(3)} -pin  "row_buf:row_buf:and" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(4)} -pin  "row_buf:row_buf:and" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(5)} -pin  "row_buf:row_buf:and" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(6)} -pin  "row_buf:row_buf:and" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.radr_d}
load inst "row_buf:row_buf:and#1" "and(2,7)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-304 -attr oid 302 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:row_buf:and#1} -attr area 7.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(7,2)"
load net {row_buf:rsci.wadr_d.core(0)} -pin  "row_buf:row_buf:and#1" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.wadr_d.core(1)} -pin  "row_buf:row_buf:and#1" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.wadr_d.core(2)} -pin  "row_buf:row_buf:and#1" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.wadr_d.core(3)} -pin  "row_buf:row_buf:and#1" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.wadr_d.core(4)} -pin  "row_buf:row_buf:and#1" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.wadr_d.core(5)} -pin  "row_buf:row_buf:and#1" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.wadr_d.core(6)} -pin  "row_buf:row_buf:and#1" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.wadr_d.core.sct.pff} -pin  "row_buf:row_buf:and#1" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#1.itm}
load net {row_buf:rsci.wadr_d.core.sct.pff} -pin  "row_buf:row_buf:and#1" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#1.itm}
load net {row_buf:rsci.wadr_d.core.sct.pff} -pin  "row_buf:row_buf:and#1" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#1.itm}
load net {row_buf:rsci.wadr_d.core.sct.pff} -pin  "row_buf:row_buf:and#1" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#1.itm}
load net {row_buf:rsci.wadr_d.core.sct.pff} -pin  "row_buf:row_buf:and#1" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#1.itm}
load net {row_buf:rsci.wadr_d.core.sct.pff} -pin  "row_buf:row_buf:and#1" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#1.itm}
load net {row_buf:rsci.wadr_d.core.sct.pff} -pin  "row_buf:row_buf:and#1" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#1.itm}
load net {row_buf:rsci.wadr_d(0)} -pin  "row_buf:row_buf:and#1" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(1)} -pin  "row_buf:row_buf:and#1" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(2)} -pin  "row_buf:row_buf:and#1" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(3)} -pin  "row_buf:row_buf:and#1" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(4)} -pin  "row_buf:row_buf:and#1" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(5)} -pin  "row_buf:row_buf:and#1" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(6)} -pin  "row_buf:row_buf:and#1" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.wadr_d}
load inst "row_buf:row_buf:and#2" "and(2,8)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-305 -attr oid 303 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:row_buf:and#2} -attr area 8.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(8,2)"
load net {row_buf:rsci.d_d.core(0)} -pin  "row_buf:row_buf:and#2" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d.core}
load net {row_buf:rsci.d_d.core(1)} -pin  "row_buf:row_buf:and#2" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d.core}
load net {row_buf:rsci.d_d.core(2)} -pin  "row_buf:row_buf:and#2" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d.core}
load net {row_buf:rsci.d_d.core(3)} -pin  "row_buf:row_buf:and#2" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d.core}
load net {row_buf:rsci.d_d.core(4)} -pin  "row_buf:row_buf:and#2" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d.core}
load net {row_buf:rsci.d_d.core(5)} -pin  "row_buf:row_buf:and#2" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d.core}
load net {row_buf:rsci.d_d.core(6)} -pin  "row_buf:row_buf:and#2" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d.core}
load net {row_buf:rsci.d_d.core(7)} -pin  "row_buf:row_buf:and#2" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d.core}
load net {row_buf:rsci.wadr_d.core.sct.pff} -pin  "row_buf:row_buf:and#2" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#2.itm}
load net {row_buf:rsci.wadr_d.core.sct.pff} -pin  "row_buf:row_buf:and#2" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#2.itm}
load net {row_buf:rsci.wadr_d.core.sct.pff} -pin  "row_buf:row_buf:and#2" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#2.itm}
load net {row_buf:rsci.wadr_d.core.sct.pff} -pin  "row_buf:row_buf:and#2" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#2.itm}
load net {row_buf:rsci.wadr_d.core.sct.pff} -pin  "row_buf:row_buf:and#2" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#2.itm}
load net {row_buf:rsci.wadr_d.core.sct.pff} -pin  "row_buf:row_buf:and#2" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#2.itm}
load net {row_buf:rsci.wadr_d.core.sct.pff} -pin  "row_buf:row_buf:and#2" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#2.itm}
load net {row_buf:rsci.wadr_d.core.sct.pff} -pin  "row_buf:row_buf:and#2" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:exs#2.itm}
load net {row_buf:rsci.d_d(0)} -pin  "row_buf:row_buf:and#2" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(1)} -pin  "row_buf:row_buf:and#2" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(2)} -pin  "row_buf:row_buf:and#2" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(3)} -pin  "row_buf:row_buf:and#2" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(4)} -pin  "row_buf:row_buf:and#2" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(5)} -pin  "row_buf:row_buf:and#2" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(6)} -pin  "row_buf:row_buf:and#2" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(7)} -pin  "row_buf:row_buf:and#2" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp/row_buf:rsci.d_d}
### END MODULE 

module new "SAD_MATCH:core:row_buf:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-306 -attr oid 304 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-307 -attr oid 305 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/rst}
load portBus row_buf:rsci.radr_d(6:0) output 7 {row_buf:rsci.radr_d(6)} {row_buf:rsci.radr_d(5)} {row_buf:rsci.radr_d(4)} {row_buf:rsci.radr_d(3)} {row_buf:rsci.radr_d(2)} {row_buf:rsci.radr_d(1)} {row_buf:rsci.radr_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-308 -attr oid 306 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d}
load portBus row_buf:rsci.wadr_d(6:0) output 7 {row_buf:rsci.wadr_d(6)} {row_buf:rsci.wadr_d(5)} {row_buf:rsci.wadr_d(4)} {row_buf:rsci.wadr_d(3)} {row_buf:rsci.wadr_d(2)} {row_buf:rsci.wadr_d(1)} {row_buf:rsci.wadr_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-309 -attr oid 307 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d}
load portBus row_buf:rsci.d_d(7:0) output 8 {row_buf:rsci.d_d(7)} {row_buf:rsci.d_d(6)} {row_buf:rsci.d_d(5)} {row_buf:rsci.d_d(4)} {row_buf:rsci.d_d(3)} {row_buf:rsci.d_d(2)} {row_buf:rsci.d_d(1)} {row_buf:rsci.d_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-310 -attr oid 308 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d}
load port {row_buf:rsci.we_d} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-311 -attr oid 309 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.we_d}
load port {row_buf:rsci.re_d} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-312 -attr oid 310 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.re_d}
load portBus row_buf:rsci.q_d(7:0) input 8 {row_buf:rsci.q_d(7)} {row_buf:rsci.q_d(6)} {row_buf:rsci.q_d(5)} {row_buf:rsci.q_d(4)} {row_buf:rsci.q_d(3)} {row_buf:rsci.q_d(2)} {row_buf:rsci.q_d(1)} {row_buf:rsci.q_d(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-313 -attr oid 311 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-314 -attr oid 312 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-315 -attr oid 313 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/core.wten}
load port {row_buf:rsci.oswt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-316 -attr oid 314 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.oswt}
load portBus row_buf:rsci.radr_d.core(6:0) input 7 {row_buf:rsci.radr_d.core(6)} {row_buf:rsci.radr_d.core(5)} {row_buf:rsci.radr_d.core(4)} {row_buf:rsci.radr_d.core(3)} {row_buf:rsci.radr_d.core(2)} {row_buf:rsci.radr_d.core(1)} {row_buf:rsci.radr_d.core(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-317 -attr oid 315 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.core}
load portBus row_buf:rsci.wadr_d.core(6:0) input 7 {row_buf:rsci.wadr_d.core(6)} {row_buf:rsci.wadr_d.core(5)} {row_buf:rsci.wadr_d.core(4)} {row_buf:rsci.wadr_d.core(3)} {row_buf:rsci.wadr_d.core(2)} {row_buf:rsci.wadr_d.core(1)} {row_buf:rsci.wadr_d.core(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-318 -attr oid 316 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.core}
load portBus row_buf:rsci.d_d.core(7:0) input 8 {row_buf:rsci.d_d.core(7)} {row_buf:rsci.d_d.core(6)} {row_buf:rsci.d_d.core(5)} {row_buf:rsci.d_d.core(4)} {row_buf:rsci.d_d.core(3)} {row_buf:rsci.d_d.core(2)} {row_buf:rsci.d_d.core(1)} {row_buf:rsci.d_d.core(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-319 -attr oid 317 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.core}
load portBus row_buf:rsci.q_d.mxwt(7:0) output 8 {row_buf:rsci.q_d.mxwt(7)} {row_buf:rsci.q_d.mxwt(6)} {row_buf:rsci.q_d.mxwt(5)} {row_buf:rsci.q_d.mxwt(4)} {row_buf:rsci.q_d.mxwt(3)} {row_buf:rsci.q_d.mxwt(2)} {row_buf:rsci.q_d.mxwt(1)} {row_buf:rsci.q_d.mxwt(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-320 -attr oid 318 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load port {row_buf:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-321 -attr oid 319 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.oswt.pff}
load port {row_buf:rsci.iswt0#1.pff} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-322 -attr oid 320 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.iswt0#1.pff}
load symbol "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {row_buf:rsci.oswt} input \
     port {row_buf:rsci.biwt} output \
     port {row_buf:rsci.bdwt} output \
     port {row_buf:rsci.radr_d.core.sct.pff} output \
     port {row_buf:rsci.oswt.pff} input \
     port {row_buf:rsci.wadr_d.core.sct.pff} output \
     port {row_buf:rsci.iswt0#1.pff} input \

load symbol "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus row_buf:rsci.radr_d(6:0) output 7 {row_buf:rsci.radr_d(6)} {row_buf:rsci.radr_d(5)} {row_buf:rsci.radr_d(4)} {row_buf:rsci.radr_d(3)} {row_buf:rsci.radr_d(2)} {row_buf:rsci.radr_d(1)} {row_buf:rsci.radr_d(0)} \
     portBus row_buf:rsci.wadr_d(6:0) output 7 {row_buf:rsci.wadr_d(6)} {row_buf:rsci.wadr_d(5)} {row_buf:rsci.wadr_d(4)} {row_buf:rsci.wadr_d(3)} {row_buf:rsci.wadr_d(2)} {row_buf:rsci.wadr_d(1)} {row_buf:rsci.wadr_d(0)} \
     portBus row_buf:rsci.d_d(7:0) output 8 {row_buf:rsci.d_d(7)} {row_buf:rsci.d_d(6)} {row_buf:rsci.d_d(5)} {row_buf:rsci.d_d(4)} {row_buf:rsci.d_d(3)} {row_buf:rsci.d_d(2)} {row_buf:rsci.d_d(1)} {row_buf:rsci.d_d(0)} \
     portBus row_buf:rsci.q_d(7:0) input 8 {row_buf:rsci.q_d(7)} {row_buf:rsci.q_d(6)} {row_buf:rsci.q_d(5)} {row_buf:rsci.q_d(4)} {row_buf:rsci.q_d(3)} {row_buf:rsci.q_d(2)} {row_buf:rsci.q_d(1)} {row_buf:rsci.q_d(0)} \
     portBus row_buf:rsci.radr_d.core(6:0) input 7 {row_buf:rsci.radr_d.core(6)} {row_buf:rsci.radr_d.core(5)} {row_buf:rsci.radr_d.core(4)} {row_buf:rsci.radr_d.core(3)} {row_buf:rsci.radr_d.core(2)} {row_buf:rsci.radr_d.core(1)} {row_buf:rsci.radr_d.core(0)} \
     portBus row_buf:rsci.wadr_d.core(6:0) input 7 {row_buf:rsci.wadr_d.core(6)} {row_buf:rsci.wadr_d.core(5)} {row_buf:rsci.wadr_d.core(4)} {row_buf:rsci.wadr_d.core(3)} {row_buf:rsci.wadr_d.core(2)} {row_buf:rsci.wadr_d.core(1)} {row_buf:rsci.wadr_d.core(0)} \
     portBus row_buf:rsci.d_d.core(7:0) input 8 {row_buf:rsci.d_d.core(7)} {row_buf:rsci.d_d.core(6)} {row_buf:rsci.d_d.core(5)} {row_buf:rsci.d_d.core(4)} {row_buf:rsci.d_d.core(3)} {row_buf:rsci.d_d.core(2)} {row_buf:rsci.d_d.core(1)} {row_buf:rsci.d_d.core(0)} \
     portBus row_buf:rsci.q_d.mxwt(7:0) output 8 {row_buf:rsci.q_d.mxwt(7)} {row_buf:rsci.q_d.mxwt(6)} {row_buf:rsci.q_d.mxwt(5)} {row_buf:rsci.q_d.mxwt(4)} {row_buf:rsci.q_d.mxwt(3)} {row_buf:rsci.q_d.mxwt(2)} {row_buf:rsci.q_d.mxwt(1)} {row_buf:rsci.q_d.mxwt(0)} \
     port {row_buf:rsci.biwt} input \
     port {row_buf:rsci.bdwt} input \
     port {row_buf:rsci.radr_d.core.sct} input \
     port {row_buf:rsci.wadr_d.core.sct.pff} input \

load net {row_buf:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-323 -attr oid 321 -attr vt d
load net {row_buf:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-324 -attr oid 322 -attr vt d
load net {row_buf:rsci.radr_d.reg(0)} -attr vt d
load net {row_buf:rsci.radr_d.reg(1)} -attr vt d
load net {row_buf:rsci.radr_d.reg(2)} -attr vt d
load net {row_buf:rsci.radr_d.reg(3)} -attr vt d
load net {row_buf:rsci.radr_d.reg(4)} -attr vt d
load net {row_buf:rsci.radr_d.reg(5)} -attr vt d
load net {row_buf:rsci.radr_d.reg(6)} -attr vt d
load netBundle {row_buf:rsci.radr_d.reg} 7 {row_buf:rsci.radr_d.reg(0)} {row_buf:rsci.radr_d.reg(1)} {row_buf:rsci.radr_d.reg(2)} {row_buf:rsci.radr_d.reg(3)} {row_buf:rsci.radr_d.reg(4)} {row_buf:rsci.radr_d.reg(5)} {row_buf:rsci.radr_d.reg(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-325 -attr oid 323 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.reg}
load net {row_buf:rsci.radr_d.core.sct.iff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-326 -attr oid 324 -attr vt d
load net {row_buf:rsci.wadr_d.reg(0)} -attr vt d
load net {row_buf:rsci.wadr_d.reg(1)} -attr vt d
load net {row_buf:rsci.wadr_d.reg(2)} -attr vt d
load net {row_buf:rsci.wadr_d.reg(3)} -attr vt d
load net {row_buf:rsci.wadr_d.reg(4)} -attr vt d
load net {row_buf:rsci.wadr_d.reg(5)} -attr vt d
load net {row_buf:rsci.wadr_d.reg(6)} -attr vt d
load netBundle {row_buf:rsci.wadr_d.reg} 7 {row_buf:rsci.wadr_d.reg(0)} {row_buf:rsci.wadr_d.reg(1)} {row_buf:rsci.wadr_d.reg(2)} {row_buf:rsci.wadr_d.reg(3)} {row_buf:rsci.wadr_d.reg(4)} {row_buf:rsci.wadr_d.reg(5)} {row_buf:rsci.wadr_d.reg(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-327 -attr oid 325 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.reg}
load net {row_buf:rsci.wadr_d.core.sct.iff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-328 -attr oid 326 -attr vt d
load net {row_buf:rsci.d_d.reg(0)} -attr vt d
load net {row_buf:rsci.d_d.reg(1)} -attr vt d
load net {row_buf:rsci.d_d.reg(2)} -attr vt d
load net {row_buf:rsci.d_d.reg(3)} -attr vt d
load net {row_buf:rsci.d_d.reg(4)} -attr vt d
load net {row_buf:rsci.d_d.reg(5)} -attr vt d
load net {row_buf:rsci.d_d.reg(6)} -attr vt d
load net {row_buf:rsci.d_d.reg(7)} -attr vt d
load netBundle {row_buf:rsci.d_d.reg} 8 {row_buf:rsci.d_d.reg(0)} {row_buf:rsci.d_d.reg(1)} {row_buf:rsci.d_d.reg(2)} {row_buf:rsci.d_d.reg(3)} {row_buf:rsci.d_d.reg(4)} {row_buf:rsci.d_d.reg(5)} {row_buf:rsci.d_d.reg(6)} {row_buf:rsci.d_d.reg(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-329 -attr oid 327 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.reg}
load net {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-330 -attr oid 328 -attr vt d
load net {clk} -port {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-331 -attr oid 329 -attr vt d
load net {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-332 -attr oid 330 -attr vt d
load net {rst} -port {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-333 -attr oid 331 -attr vt d
load net {row_buf:rsci.radr_d(0)} -attr vt d
load net {row_buf:rsci.radr_d(1)} -attr vt d
load net {row_buf:rsci.radr_d(2)} -attr vt d
load net {row_buf:rsci.radr_d(3)} -attr vt d
load net {row_buf:rsci.radr_d(4)} -attr vt d
load net {row_buf:rsci.radr_d(5)} -attr vt d
load net {row_buf:rsci.radr_d(6)} -attr vt d
load netBundle {row_buf:rsci.radr_d} 7 {row_buf:rsci.radr_d(0)} {row_buf:rsci.radr_d(1)} {row_buf:rsci.radr_d(2)} {row_buf:rsci.radr_d(3)} {row_buf:rsci.radr_d(4)} {row_buf:rsci.radr_d(5)} {row_buf:rsci.radr_d(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-334 -attr oid 332 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d.reg(0)} -port {row_buf:rsci.radr_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d.reg(1)} -port {row_buf:rsci.radr_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d.reg(2)} -port {row_buf:rsci.radr_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d.reg(3)} -port {row_buf:rsci.radr_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d.reg(4)} -port {row_buf:rsci.radr_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d.reg(5)} -port {row_buf:rsci.radr_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d.reg(6)} -port {row_buf:rsci.radr_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d}
load net {row_buf:rsci.wadr_d(0)} -attr vt d
load net {row_buf:rsci.wadr_d(1)} -attr vt d
load net {row_buf:rsci.wadr_d(2)} -attr vt d
load net {row_buf:rsci.wadr_d(3)} -attr vt d
load net {row_buf:rsci.wadr_d(4)} -attr vt d
load net {row_buf:rsci.wadr_d(5)} -attr vt d
load net {row_buf:rsci.wadr_d(6)} -attr vt d
load netBundle {row_buf:rsci.wadr_d} 7 {row_buf:rsci.wadr_d(0)} {row_buf:rsci.wadr_d(1)} {row_buf:rsci.wadr_d(2)} {row_buf:rsci.wadr_d(3)} {row_buf:rsci.wadr_d(4)} {row_buf:rsci.wadr_d(5)} {row_buf:rsci.wadr_d(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-335 -attr oid 333 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d.reg(0)} -port {row_buf:rsci.wadr_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d.reg(1)} -port {row_buf:rsci.wadr_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d.reg(2)} -port {row_buf:rsci.wadr_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d.reg(3)} -port {row_buf:rsci.wadr_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d.reg(4)} -port {row_buf:rsci.wadr_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d.reg(5)} -port {row_buf:rsci.wadr_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d.reg(6)} -port {row_buf:rsci.wadr_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d}
load net {row_buf:rsci.d_d(0)} -attr vt d
load net {row_buf:rsci.d_d(1)} -attr vt d
load net {row_buf:rsci.d_d(2)} -attr vt d
load net {row_buf:rsci.d_d(3)} -attr vt d
load net {row_buf:rsci.d_d(4)} -attr vt d
load net {row_buf:rsci.d_d(5)} -attr vt d
load net {row_buf:rsci.d_d(6)} -attr vt d
load net {row_buf:rsci.d_d(7)} -attr vt d
load netBundle {row_buf:rsci.d_d} 8 {row_buf:rsci.d_d(0)} {row_buf:rsci.d_d(1)} {row_buf:rsci.d_d(2)} {row_buf:rsci.d_d(3)} {row_buf:rsci.d_d(4)} {row_buf:rsci.d_d(5)} {row_buf:rsci.d_d(6)} {row_buf:rsci.d_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-336 -attr oid 334 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d.reg(0)} -port {row_buf:rsci.d_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d.reg(1)} -port {row_buf:rsci.d_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d.reg(2)} -port {row_buf:rsci.d_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d.reg(3)} -port {row_buf:rsci.d_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d.reg(4)} -port {row_buf:rsci.d_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d.reg(5)} -port {row_buf:rsci.d_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d.reg(6)} -port {row_buf:rsci.d_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d.reg(7)} -port {row_buf:rsci.d_d(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d}
load net {row_buf:rsci.we_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-337 -attr oid 335 -attr vt d
load net {row_buf:rsci.wadr_d.core.sct.iff} -port {row_buf:rsci.we_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-338 -attr oid 336 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.we_d}
load net {row_buf:rsci.re_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-339 -attr oid 337 -attr vt d
load net {row_buf:rsci.radr_d.core.sct.iff} -port {row_buf:rsci.re_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-340 -attr oid 338 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.re_d}
load net {row_buf:rsci.q_d(0)} -attr vt d
load net {row_buf:rsci.q_d(1)} -attr vt d
load net {row_buf:rsci.q_d(2)} -attr vt d
load net {row_buf:rsci.q_d(3)} -attr vt d
load net {row_buf:rsci.q_d(4)} -attr vt d
load net {row_buf:rsci.q_d(5)} -attr vt d
load net {row_buf:rsci.q_d(6)} -attr vt d
load net {row_buf:rsci.q_d(7)} -attr vt d
load netBundle {row_buf:rsci.q_d} 8 {row_buf:rsci.q_d(0)} {row_buf:rsci.q_d(1)} {row_buf:rsci.q_d(2)} {row_buf:rsci.q_d(3)} {row_buf:rsci.q_d(4)} {row_buf:rsci.q_d(5)} {row_buf:rsci.q_d(6)} {row_buf:rsci.q_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-341 -attr oid 339 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(0)} -port {row_buf:rsci.q_d(0)} -attr vt d
load net {row_buf:rsci.q_d(1)} -port {row_buf:rsci.q_d(1)} -attr vt d
load net {row_buf:rsci.q_d(2)} -port {row_buf:rsci.q_d(2)} -attr vt d
load net {row_buf:rsci.q_d(3)} -port {row_buf:rsci.q_d(3)} -attr vt d
load net {row_buf:rsci.q_d(4)} -port {row_buf:rsci.q_d(4)} -attr vt d
load net {row_buf:rsci.q_d(5)} -port {row_buf:rsci.q_d(5)} -attr vt d
load net {row_buf:rsci.q_d(6)} -port {row_buf:rsci.q_d(6)} -attr vt d
load net {row_buf:rsci.q_d(7)} -port {row_buf:rsci.q_d(7)} -attr vt d
load netBundle {row_buf:rsci.q_d} 8 {row_buf:rsci.q_d(0)} {row_buf:rsci.q_d(1)} {row_buf:rsci.q_d(2)} {row_buf:rsci.q_d(3)} {row_buf:rsci.q_d(4)} {row_buf:rsci.q_d(5)} {row_buf:rsci.q_d(6)} {row_buf:rsci.q_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-342 -attr oid 340 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d}
load net {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-343 -attr oid 341 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-344 -attr oid 342 -attr vt d
load net {core.wten} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-345 -attr oid 343 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-346 -attr oid 344 -attr vt d
load net {row_buf:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-347 -attr oid 345 -attr vt d
load net {row_buf:rsci.oswt} -port {row_buf:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-348 -attr oid 346 -attr vt d
load net {row_buf:rsci.radr_d.core(0)} -attr vt d
load net {row_buf:rsci.radr_d.core(1)} -attr vt d
load net {row_buf:rsci.radr_d.core(2)} -attr vt d
load net {row_buf:rsci.radr_d.core(3)} -attr vt d
load net {row_buf:rsci.radr_d.core(4)} -attr vt d
load net {row_buf:rsci.radr_d.core(5)} -attr vt d
load net {row_buf:rsci.radr_d.core(6)} -attr vt d
load netBundle {row_buf:rsci.radr_d.core} 7 {row_buf:rsci.radr_d.core(0)} {row_buf:rsci.radr_d.core(1)} {row_buf:rsci.radr_d.core(2)} {row_buf:rsci.radr_d.core(3)} {row_buf:rsci.radr_d.core(4)} {row_buf:rsci.radr_d.core(5)} {row_buf:rsci.radr_d.core(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-349 -attr oid 347 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.radr_d.core(0)} -port {row_buf:rsci.radr_d.core(0)} -attr vt d
load net {row_buf:rsci.radr_d.core(1)} -port {row_buf:rsci.radr_d.core(1)} -attr vt d
load net {row_buf:rsci.radr_d.core(2)} -port {row_buf:rsci.radr_d.core(2)} -attr vt d
load net {row_buf:rsci.radr_d.core(3)} -port {row_buf:rsci.radr_d.core(3)} -attr vt d
load net {row_buf:rsci.radr_d.core(4)} -port {row_buf:rsci.radr_d.core(4)} -attr vt d
load net {row_buf:rsci.radr_d.core(5)} -port {row_buf:rsci.radr_d.core(5)} -attr vt d
load net {row_buf:rsci.radr_d.core(6)} -port {row_buf:rsci.radr_d.core(6)} -attr vt d
load netBundle {row_buf:rsci.radr_d.core} 7 {row_buf:rsci.radr_d.core(0)} {row_buf:rsci.radr_d.core(1)} {row_buf:rsci.radr_d.core(2)} {row_buf:rsci.radr_d.core(3)} {row_buf:rsci.radr_d.core(4)} {row_buf:rsci.radr_d.core(5)} {row_buf:rsci.radr_d.core(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-350 -attr oid 348 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.wadr_d.core(0)} -attr vt d
load net {row_buf:rsci.wadr_d.core(1)} -attr vt d
load net {row_buf:rsci.wadr_d.core(2)} -attr vt d
load net {row_buf:rsci.wadr_d.core(3)} -attr vt d
load net {row_buf:rsci.wadr_d.core(4)} -attr vt d
load net {row_buf:rsci.wadr_d.core(5)} -attr vt d
load net {row_buf:rsci.wadr_d.core(6)} -attr vt d
load netBundle {row_buf:rsci.wadr_d.core} 7 {row_buf:rsci.wadr_d.core(0)} {row_buf:rsci.wadr_d.core(1)} {row_buf:rsci.wadr_d.core(2)} {row_buf:rsci.wadr_d.core(3)} {row_buf:rsci.wadr_d.core(4)} {row_buf:rsci.wadr_d.core(5)} {row_buf:rsci.wadr_d.core(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-351 -attr oid 349 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.wadr_d.core(0)} -port {row_buf:rsci.wadr_d.core(0)} -attr vt d
load net {row_buf:rsci.wadr_d.core(1)} -port {row_buf:rsci.wadr_d.core(1)} -attr vt d
load net {row_buf:rsci.wadr_d.core(2)} -port {row_buf:rsci.wadr_d.core(2)} -attr vt d
load net {row_buf:rsci.wadr_d.core(3)} -port {row_buf:rsci.wadr_d.core(3)} -attr vt d
load net {row_buf:rsci.wadr_d.core(4)} -port {row_buf:rsci.wadr_d.core(4)} -attr vt d
load net {row_buf:rsci.wadr_d.core(5)} -port {row_buf:rsci.wadr_d.core(5)} -attr vt d
load net {row_buf:rsci.wadr_d.core(6)} -port {row_buf:rsci.wadr_d.core(6)} -attr vt d
load netBundle {row_buf:rsci.wadr_d.core} 7 {row_buf:rsci.wadr_d.core(0)} {row_buf:rsci.wadr_d.core(1)} {row_buf:rsci.wadr_d.core(2)} {row_buf:rsci.wadr_d.core(3)} {row_buf:rsci.wadr_d.core(4)} {row_buf:rsci.wadr_d.core(5)} {row_buf:rsci.wadr_d.core(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-352 -attr oid 350 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.d_d.core(0)} -attr vt d
load net {row_buf:rsci.d_d.core(1)} -attr vt d
load net {row_buf:rsci.d_d.core(2)} -attr vt d
load net {row_buf:rsci.d_d.core(3)} -attr vt d
load net {row_buf:rsci.d_d.core(4)} -attr vt d
load net {row_buf:rsci.d_d.core(5)} -attr vt d
load net {row_buf:rsci.d_d.core(6)} -attr vt d
load net {row_buf:rsci.d_d.core(7)} -attr vt d
load netBundle {row_buf:rsci.d_d.core} 8 {row_buf:rsci.d_d.core(0)} {row_buf:rsci.d_d.core(1)} {row_buf:rsci.d_d.core(2)} {row_buf:rsci.d_d.core(3)} {row_buf:rsci.d_d.core(4)} {row_buf:rsci.d_d.core(5)} {row_buf:rsci.d_d.core(6)} {row_buf:rsci.d_d.core(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-353 -attr oid 351 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.core}
load net {row_buf:rsci.d_d.core(0)} -port {row_buf:rsci.d_d.core(0)} -attr vt d
load net {row_buf:rsci.d_d.core(1)} -port {row_buf:rsci.d_d.core(1)} -attr vt d
load net {row_buf:rsci.d_d.core(2)} -port {row_buf:rsci.d_d.core(2)} -attr vt d
load net {row_buf:rsci.d_d.core(3)} -port {row_buf:rsci.d_d.core(3)} -attr vt d
load net {row_buf:rsci.d_d.core(4)} -port {row_buf:rsci.d_d.core(4)} -attr vt d
load net {row_buf:rsci.d_d.core(5)} -port {row_buf:rsci.d_d.core(5)} -attr vt d
load net {row_buf:rsci.d_d.core(6)} -port {row_buf:rsci.d_d.core(6)} -attr vt d
load net {row_buf:rsci.d_d.core(7)} -port {row_buf:rsci.d_d.core(7)} -attr vt d
load netBundle {row_buf:rsci.d_d.core} 8 {row_buf:rsci.d_d.core(0)} {row_buf:rsci.d_d.core(1)} {row_buf:rsci.d_d.core(2)} {row_buf:rsci.d_d.core(3)} {row_buf:rsci.d_d.core(4)} {row_buf:rsci.d_d.core(5)} {row_buf:rsci.d_d.core(6)} {row_buf:rsci.d_d.core(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-354 -attr oid 352 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.core}
load net {row_buf:rsci.q_d.mxwt(0)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(1)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(2)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(3)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(4)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(5)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(6)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(7)} -attr vt d
load netBundle {row_buf:rsci.q_d.mxwt} 8 {row_buf:rsci.q_d.mxwt(0)} {row_buf:rsci.q_d.mxwt(1)} {row_buf:rsci.q_d.mxwt(2)} {row_buf:rsci.q_d.mxwt(3)} {row_buf:rsci.q_d.mxwt(4)} {row_buf:rsci.q_d.mxwt(5)} {row_buf:rsci.q_d.mxwt(6)} {row_buf:rsci.q_d.mxwt(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-355 -attr oid 353 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(0)} -port {row_buf:rsci.q_d.mxwt(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(1)} -port {row_buf:rsci.q_d.mxwt(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(2)} -port {row_buf:rsci.q_d.mxwt(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(3)} -port {row_buf:rsci.q_d.mxwt(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(4)} -port {row_buf:rsci.q_d.mxwt(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(5)} -port {row_buf:rsci.q_d.mxwt(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(6)} -port {row_buf:rsci.q_d.mxwt(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(7)} -port {row_buf:rsci.q_d.mxwt(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.oswt.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-356 -attr oid 354 -attr vt d
load net {row_buf:rsci.oswt.pff} -port {row_buf:rsci.oswt.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-357 -attr oid 355 -attr vt d
load net {row_buf:rsci.iswt0#1.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-358 -attr oid 356 -attr vt d
load net {row_buf:rsci.iswt0#1.pff} -port {row_buf:rsci.iswt0#1.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-359 -attr oid 357 -attr vt d
load inst "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl:inst" "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-360 -attr oid 358 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl:inst} -attr area 4.005000 -attr delay 0.176282 -attr hier "/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl"
load net {core.wen} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-361 -attr oid 359 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/core.wen}
load net {core.wten} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-362 -attr oid 360 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/core.wten}
load net {row_buf:rsci.oswt} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl:inst" {row_buf:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-363 -attr oid 361 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.oswt}
load net {row_buf:rsci.biwt} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl:inst" {row_buf:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-364 -attr oid 362 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.biwt}
load net {row_buf:rsci.bdwt} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl:inst" {row_buf:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-365 -attr oid 363 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.bdwt}
load net {row_buf:rsci.radr_d.core.sct.iff} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl:inst" {row_buf:rsci.radr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-366 -attr oid 364 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.core.sct.iff}
load net {row_buf:rsci.oswt.pff} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl:inst" {row_buf:rsci.oswt.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-367 -attr oid 365 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.oswt.pff}
load net {row_buf:rsci.wadr_d.core.sct.iff} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl:inst" {row_buf:rsci.wadr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-368 -attr oid 366 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.core.sct.iff}
load net {row_buf:rsci.iswt0#1.pff} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_ctrl:inst" {row_buf:rsci.iswt0#1.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-369 -attr oid 367 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.iswt0#1.pff}
load inst "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-370 -attr oid 368 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst} -attr area 32.008000 -attr delay 0.455128 -attr hier "/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp"
load net {clk} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-371 -attr oid 369 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/clk}
load net {rst} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-372 -attr oid 370 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/rst}
load net {row_buf:rsci.radr_d.reg(0)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.radr_d(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.reg}
load net {row_buf:rsci.radr_d.reg(1)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.radr_d(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.reg}
load net {row_buf:rsci.radr_d.reg(2)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.radr_d(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.reg}
load net {row_buf:rsci.radr_d.reg(3)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.radr_d(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.reg}
load net {row_buf:rsci.radr_d.reg(4)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.radr_d(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.reg}
load net {row_buf:rsci.radr_d.reg(5)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.radr_d(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.reg}
load net {row_buf:rsci.radr_d.reg(6)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.radr_d(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.reg}
load net {row_buf:rsci.wadr_d.reg(0)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.wadr_d(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.reg}
load net {row_buf:rsci.wadr_d.reg(1)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.wadr_d(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.reg}
load net {row_buf:rsci.wadr_d.reg(2)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.wadr_d(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.reg}
load net {row_buf:rsci.wadr_d.reg(3)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.wadr_d(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.reg}
load net {row_buf:rsci.wadr_d.reg(4)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.wadr_d(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.reg}
load net {row_buf:rsci.wadr_d.reg(5)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.wadr_d(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.reg}
load net {row_buf:rsci.wadr_d.reg(6)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.wadr_d(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.reg}
load net {row_buf:rsci.d_d.reg(0)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.d_d(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.reg}
load net {row_buf:rsci.d_d.reg(1)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.d_d(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.reg}
load net {row_buf:rsci.d_d.reg(2)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.d_d(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.reg}
load net {row_buf:rsci.d_d.reg(3)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.d_d(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.reg}
load net {row_buf:rsci.d_d.reg(4)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.d_d(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.reg}
load net {row_buf:rsci.d_d.reg(5)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.d_d(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.reg}
load net {row_buf:rsci.d_d.reg(6)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.d_d(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.reg}
load net {row_buf:rsci.d_d.reg(7)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.d_d(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.reg}
load net {row_buf:rsci.q_d(0)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.q_d(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(1)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.q_d(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(2)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.q_d(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(3)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.q_d(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(4)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.q_d(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(5)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.q_d(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(6)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.q_d(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(7)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.q_d(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d}
load net {row_buf:rsci.radr_d.core(0)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.radr_d.core(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.radr_d.core(1)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.radr_d.core(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.radr_d.core(2)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.radr_d.core(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.radr_d.core(3)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.radr_d.core(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.radr_d.core(4)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.radr_d.core(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.radr_d.core(5)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.radr_d.core(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.radr_d.core(6)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.radr_d.core(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.core}
load net {row_buf:rsci.wadr_d.core(0)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.wadr_d.core(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.wadr_d.core(1)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.wadr_d.core(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.wadr_d.core(2)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.wadr_d.core(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.wadr_d.core(3)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.wadr_d.core(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.wadr_d.core(4)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.wadr_d.core(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.wadr_d.core(5)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.wadr_d.core(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.wadr_d.core(6)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.wadr_d.core(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.core}
load net {row_buf:rsci.d_d.core(0)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.d_d.core(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.core}
load net {row_buf:rsci.d_d.core(1)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.d_d.core(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.core}
load net {row_buf:rsci.d_d.core(2)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.d_d.core(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.core}
load net {row_buf:rsci.d_d.core(3)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.d_d.core(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.core}
load net {row_buf:rsci.d_d.core(4)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.d_d.core(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.core}
load net {row_buf:rsci.d_d.core(5)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.d_d.core(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.core}
load net {row_buf:rsci.d_d.core(6)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.d_d.core(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.core}
load net {row_buf:rsci.d_d.core(7)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.d_d.core(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.d_d.core}
load net {row_buf:rsci.q_d.mxwt(0)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.q_d.mxwt(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(1)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.q_d.mxwt(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(2)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.q_d.mxwt(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(3)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.q_d.mxwt(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(4)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.q_d.mxwt(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(5)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.q_d.mxwt(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(6)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.q_d.mxwt(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(7)} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.q_d.mxwt(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.biwt} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-373 -attr oid 371 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.biwt}
load net {row_buf:rsci.bdwt} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-374 -attr oid 372 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.bdwt}
load net {row_buf:rsci.radr_d.core.sct.iff} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.radr_d.core.sct} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-375 -attr oid 373 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.radr_d.core.sct.iff}
load net {row_buf:rsci.wadr_d.core.sct.iff} -pin  "SAD_MATCH:core:row_buf:rsci#1:row_buf:rsc.@:wait_dp:inst" {row_buf:rsci.wadr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-376 -attr oid 374 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1/row_buf:rsci.wadr_d.core.sct.iff}
### END MODULE 

module new "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-377 -attr oid 375 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-378 -attr oid 376 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/core.wten}
load port {win_buf:rsci.oswt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-379 -attr oid 377 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.oswt}
load port {win_buf:rsci.biwt} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-380 -attr oid 378 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.biwt}
load port {win_buf:rsci.bdwt} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-381 -attr oid 379 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.bdwt}
load port {win_buf:rsci.radr_d.core.sct.pff} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-382 -attr oid 380 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.radr_d.core.sct.pff}
load port {win_buf:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-383 -attr oid 381 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.oswt.pff}
load port {win_buf:rsci.wadr_d.core.sct.pff} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-384 -attr oid 382 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.wadr_d.core.sct.pff}
load port {win_buf:rsci.iswt0#1.pff} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-385 -attr oid 383 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.iswt0#1.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-386 -attr oid 384 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-387 -attr oid 385 -attr vt d
load net {core.wten} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-388 -attr oid 386 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-389 -attr oid 387 -attr vt d
load net {win_buf:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-390 -attr oid 388 -attr vt d
load net {win_buf:rsci.oswt} -port {win_buf:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-391 -attr oid 389 -attr vt d
load net {win_buf:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-392 -attr oid 390 -attr vt d
load net {win_buf:rsci.biwt} -port {win_buf:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-393 -attr oid 391 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.biwt}
load net {win_buf:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-394 -attr oid 392 -attr vt d
load net {win_buf:rsci.bdwt} -port {win_buf:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-395 -attr oid 393 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.bdwt}
load net {win_buf:rsci.radr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-396 -attr oid 394 -attr vt d
load net {win_buf:rsci.radr_d.core.sct.pff} -port {win_buf:rsci.radr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-397 -attr oid 395 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.radr_d.core.sct.pff}
load net {win_buf:rsci.oswt.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-398 -attr oid 396 -attr vt d
load net {win_buf:rsci.oswt.pff} -port {win_buf:rsci.oswt.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-399 -attr oid 397 -attr vt d
load net {win_buf:rsci.wadr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-400 -attr oid 398 -attr vt d
load net {win_buf:rsci.wadr_d.core.sct.pff} -port {win_buf:rsci.wadr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-401 -attr oid 399 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.wadr_d.core.sct.pff}
load net {win_buf:rsci.iswt0#1.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-402 -attr oid 400 -attr vt d
load net {win_buf:rsci.iswt0#1.pff} -port {win_buf:rsci.iswt0#1.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-403 -attr oid 401 -attr vt d
load inst "loop_3:and" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-404 -attr oid 402 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/loop_3:and} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {win_buf:rsci.oswt} -pin  "loop_3:and" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.oswt}
load net {core.wen} -pin  "loop_3:and" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/core.wen}
load net {win_buf:rsci.bdwt} -pin  "loop_3:and" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.bdwt}
load inst "loop_3:not" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-405 -attr oid 403 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/loop_3:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {core.wten} -pin  "loop_3:not" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/core.wten}
load net {loop_3:not.itm} -pin  "loop_3:not" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/loop_3:not.itm}
load inst "loop_3:and#2" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-406 -attr oid 404 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/loop_3:and#2} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {loop_3:not.itm} -pin  "loop_3:and#2" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/loop_3:not.itm}
load net {win_buf:rsci.oswt} -pin  "loop_3:and#2" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.oswt}
load net {win_buf:rsci.biwt} -pin  "loop_3:and#2" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.biwt}
load inst "win_buf:and#5" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-407 -attr oid 405 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:and#5} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {win_buf:rsci.oswt.pff} -pin  "win_buf:and#5" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.oswt.pff}
load net {core.wen} -pin  "win_buf:and#5" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/core.wen}
load net {win_buf:rsci.radr_d.core.sct.pff} -pin  "win_buf:and#5" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.radr_d.core.sct.pff}
load inst "win_buf:and#6" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-408 -attr oid 406 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:and#6} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {win_buf:rsci.iswt0#1.pff} -pin  "win_buf:and#6" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.iswt0#1.pff}
load net {core.wen} -pin  "win_buf:and#6" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/core.wen}
load net {win_buf:rsci.wadr_d.core.sct.pff} -pin  "win_buf:and#6" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl/win_buf:rsci.wadr_d.core.sct.pff}
### END MODULE 

module new "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-409 -attr oid 407 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-410 -attr oid 408 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/rst}
load portBus win_buf:rsci.radr_d(6:0) output 7 {win_buf:rsci.radr_d(6)} {win_buf:rsci.radr_d(5)} {win_buf:rsci.radr_d(4)} {win_buf:rsci.radr_d(3)} {win_buf:rsci.radr_d(2)} {win_buf:rsci.radr_d(1)} {win_buf:rsci.radr_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-411 -attr oid 409 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d}
load portBus win_buf:rsci.wadr_d(6:0) output 7 {win_buf:rsci.wadr_d(6)} {win_buf:rsci.wadr_d(5)} {win_buf:rsci.wadr_d(4)} {win_buf:rsci.wadr_d(3)} {win_buf:rsci.wadr_d(2)} {win_buf:rsci.wadr_d(1)} {win_buf:rsci.wadr_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-412 -attr oid 410 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d}
load portBus win_buf:rsci.d_d(7:0) output 8 {win_buf:rsci.d_d(7)} {win_buf:rsci.d_d(6)} {win_buf:rsci.d_d(5)} {win_buf:rsci.d_d(4)} {win_buf:rsci.d_d(3)} {win_buf:rsci.d_d(2)} {win_buf:rsci.d_d(1)} {win_buf:rsci.d_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-413 -attr oid 411 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load portBus win_buf:rsci.q_d(7:0) input 8 {win_buf:rsci.q_d(7)} {win_buf:rsci.q_d(6)} {win_buf:rsci.q_d(5)} {win_buf:rsci.q_d(4)} {win_buf:rsci.q_d(3)} {win_buf:rsci.q_d(2)} {win_buf:rsci.q_d(1)} {win_buf:rsci.q_d(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-414 -attr oid 412 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d}
load portBus win_buf:rsci.radr_d.core(6:0) input 7 {win_buf:rsci.radr_d.core(6)} {win_buf:rsci.radr_d.core(5)} {win_buf:rsci.radr_d.core(4)} {win_buf:rsci.radr_d.core(3)} {win_buf:rsci.radr_d.core(2)} {win_buf:rsci.radr_d.core(1)} {win_buf:rsci.radr_d.core(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-415 -attr oid 413 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d.core}
load portBus win_buf:rsci.wadr_d.core(6:0) input 7 {win_buf:rsci.wadr_d.core(6)} {win_buf:rsci.wadr_d.core(5)} {win_buf:rsci.wadr_d.core(4)} {win_buf:rsci.wadr_d.core(3)} {win_buf:rsci.wadr_d.core(2)} {win_buf:rsci.wadr_d.core(1)} {win_buf:rsci.wadr_d.core(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-416 -attr oid 414 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d.core}
load portBus win_buf:rsci.d_d.core(7:0) input 8 {win_buf:rsci.d_d.core(7)} {win_buf:rsci.d_d.core(6)} {win_buf:rsci.d_d.core(5)} {win_buf:rsci.d_d.core(4)} {win_buf:rsci.d_d.core(3)} {win_buf:rsci.d_d.core(2)} {win_buf:rsci.d_d.core(1)} {win_buf:rsci.d_d.core(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-417 -attr oid 415 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d.core}
load portBus win_buf:rsci.q_d.mxwt(7:0) output 8 {win_buf:rsci.q_d.mxwt(7)} {win_buf:rsci.q_d.mxwt(6)} {win_buf:rsci.q_d.mxwt(5)} {win_buf:rsci.q_d.mxwt(4)} {win_buf:rsci.q_d.mxwt(3)} {win_buf:rsci.q_d.mxwt(2)} {win_buf:rsci.q_d.mxwt(1)} {win_buf:rsci.q_d.mxwt(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-418 -attr oid 416 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load port {win_buf:rsci.biwt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-419 -attr oid 417 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.biwt}
load port {win_buf:rsci.bdwt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-420 -attr oid 418 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.bdwt}
load port {win_buf:rsci.radr_d.core.sct} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-421 -attr oid 419 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d.core.sct}
load port {win_buf:rsci.wadr_d.core.sct.pff} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-422 -attr oid 420 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d.core.sct.pff}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(8,1,0,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,8)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,7)" "INTERFACE" AND boxcolor 0 \
     portBus A0(6:0) input 7 {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(6:0) input 7 {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,8)" "INTERFACE" AND boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {win_buf:rsci.q_d.bfwt(0)} -attr vt d
load net {win_buf:rsci.q_d.bfwt(1)} -attr vt d
load net {win_buf:rsci.q_d.bfwt(2)} -attr vt d
load net {win_buf:rsci.q_d.bfwt(3)} -attr vt d
load net {win_buf:rsci.q_d.bfwt(4)} -attr vt d
load net {win_buf:rsci.q_d.bfwt(5)} -attr vt d
load net {win_buf:rsci.q_d.bfwt(6)} -attr vt d
load net {win_buf:rsci.q_d.bfwt(7)} -attr vt d
load netBundle {win_buf:rsci.q_d.bfwt} 8 {win_buf:rsci.q_d.bfwt(0)} {win_buf:rsci.q_d.bfwt(1)} {win_buf:rsci.q_d.bfwt(2)} {win_buf:rsci.q_d.bfwt(3)} {win_buf:rsci.q_d.bfwt(4)} {win_buf:rsci.q_d.bfwt(5)} {win_buf:rsci.q_d.bfwt(6)} {win_buf:rsci.q_d.bfwt(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-423 -attr oid 421 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load net {win_buf:exs.itm(0)} -attr vt d
load net {win_buf:exs.itm(1)} -attr vt d
load net {win_buf:exs.itm(2)} -attr vt d
load net {win_buf:exs.itm(3)} -attr vt d
load net {win_buf:exs.itm(4)} -attr vt d
load net {win_buf:exs.itm(5)} -attr vt d
load net {win_buf:exs.itm(6)} -attr vt d
load netBundle {win_buf:exs.itm} 7 {win_buf:exs.itm(0)} {win_buf:exs.itm(1)} {win_buf:exs.itm(2)} {win_buf:exs.itm(3)} {win_buf:exs.itm(4)} {win_buf:exs.itm(5)} {win_buf:exs.itm(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-424 -attr oid 422 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs.itm}
load net {win_buf:exs#1.itm(0)} -attr vt d
load net {win_buf:exs#1.itm(1)} -attr vt d
load net {win_buf:exs#1.itm(2)} -attr vt d
load net {win_buf:exs#1.itm(3)} -attr vt d
load net {win_buf:exs#1.itm(4)} -attr vt d
load net {win_buf:exs#1.itm(5)} -attr vt d
load net {win_buf:exs#1.itm(6)} -attr vt d
load netBundle {win_buf:exs#1.itm} 7 {win_buf:exs#1.itm(0)} {win_buf:exs#1.itm(1)} {win_buf:exs#1.itm(2)} {win_buf:exs#1.itm(3)} {win_buf:exs#1.itm(4)} {win_buf:exs#1.itm(5)} {win_buf:exs#1.itm(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-425 -attr oid 423 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#1.itm}
load net {win_buf:exs#2.itm(0)} -attr vt d
load net {win_buf:exs#2.itm(1)} -attr vt d
load net {win_buf:exs#2.itm(2)} -attr vt d
load net {win_buf:exs#2.itm(3)} -attr vt d
load net {win_buf:exs#2.itm(4)} -attr vt d
load net {win_buf:exs#2.itm(5)} -attr vt d
load net {win_buf:exs#2.itm(6)} -attr vt d
load net {win_buf:exs#2.itm(7)} -attr vt d
load netBundle {win_buf:exs#2.itm} 8 {win_buf:exs#2.itm(0)} {win_buf:exs#2.itm(1)} {win_buf:exs#2.itm(2)} {win_buf:exs#2.itm(3)} {win_buf:exs#2.itm(4)} {win_buf:exs#2.itm(5)} {win_buf:exs#2.itm(6)} {win_buf:exs#2.itm(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-426 -attr oid 424 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#2.itm}
load net {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-427 -attr oid 425 -attr vt d
load net {clk} -port {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-428 -attr oid 426 -attr vt d
load net {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-429 -attr oid 427 -attr vt d
load net {rst} -port {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-430 -attr oid 428 -attr vt d
load net {win_buf:rsci.radr_d(0)} -attr vt d
load net {win_buf:rsci.radr_d(1)} -attr vt d
load net {win_buf:rsci.radr_d(2)} -attr vt d
load net {win_buf:rsci.radr_d(3)} -attr vt d
load net {win_buf:rsci.radr_d(4)} -attr vt d
load net {win_buf:rsci.radr_d(5)} -attr vt d
load net {win_buf:rsci.radr_d(6)} -attr vt d
load netBundle {win_buf:rsci.radr_d} 7 {win_buf:rsci.radr_d(0)} {win_buf:rsci.radr_d(1)} {win_buf:rsci.radr_d(2)} {win_buf:rsci.radr_d(3)} {win_buf:rsci.radr_d(4)} {win_buf:rsci.radr_d(5)} {win_buf:rsci.radr_d(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-431 -attr oid 429 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(0)} -port {win_buf:rsci.radr_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(1)} -port {win_buf:rsci.radr_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(2)} -port {win_buf:rsci.radr_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(3)} -port {win_buf:rsci.radr_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(4)} -port {win_buf:rsci.radr_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(5)} -port {win_buf:rsci.radr_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(6)} -port {win_buf:rsci.radr_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d}
load net {win_buf:rsci.wadr_d(0)} -attr vt d
load net {win_buf:rsci.wadr_d(1)} -attr vt d
load net {win_buf:rsci.wadr_d(2)} -attr vt d
load net {win_buf:rsci.wadr_d(3)} -attr vt d
load net {win_buf:rsci.wadr_d(4)} -attr vt d
load net {win_buf:rsci.wadr_d(5)} -attr vt d
load net {win_buf:rsci.wadr_d(6)} -attr vt d
load netBundle {win_buf:rsci.wadr_d} 7 {win_buf:rsci.wadr_d(0)} {win_buf:rsci.wadr_d(1)} {win_buf:rsci.wadr_d(2)} {win_buf:rsci.wadr_d(3)} {win_buf:rsci.wadr_d(4)} {win_buf:rsci.wadr_d(5)} {win_buf:rsci.wadr_d(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-432 -attr oid 430 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(0)} -port {win_buf:rsci.wadr_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(1)} -port {win_buf:rsci.wadr_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(2)} -port {win_buf:rsci.wadr_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(3)} -port {win_buf:rsci.wadr_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(4)} -port {win_buf:rsci.wadr_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(5)} -port {win_buf:rsci.wadr_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(6)} -port {win_buf:rsci.wadr_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d}
load net {win_buf:rsci.d_d(0)} -attr vt d
load net {win_buf:rsci.d_d(1)} -attr vt d
load net {win_buf:rsci.d_d(2)} -attr vt d
load net {win_buf:rsci.d_d(3)} -attr vt d
load net {win_buf:rsci.d_d(4)} -attr vt d
load net {win_buf:rsci.d_d(5)} -attr vt d
load net {win_buf:rsci.d_d(6)} -attr vt d
load net {win_buf:rsci.d_d(7)} -attr vt d
load netBundle {win_buf:rsci.d_d} 8 {win_buf:rsci.d_d(0)} {win_buf:rsci.d_d(1)} {win_buf:rsci.d_d(2)} {win_buf:rsci.d_d(3)} {win_buf:rsci.d_d(4)} {win_buf:rsci.d_d(5)} {win_buf:rsci.d_d(6)} {win_buf:rsci.d_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-433 -attr oid 431 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(0)} -port {win_buf:rsci.d_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(1)} -port {win_buf:rsci.d_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(2)} -port {win_buf:rsci.d_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(3)} -port {win_buf:rsci.d_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(4)} -port {win_buf:rsci.d_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(5)} -port {win_buf:rsci.d_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(6)} -port {win_buf:rsci.d_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(7)} -port {win_buf:rsci.d_d(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load net {win_buf:rsci.q_d(0)} -attr vt d
load net {win_buf:rsci.q_d(1)} -attr vt d
load net {win_buf:rsci.q_d(2)} -attr vt d
load net {win_buf:rsci.q_d(3)} -attr vt d
load net {win_buf:rsci.q_d(4)} -attr vt d
load net {win_buf:rsci.q_d(5)} -attr vt d
load net {win_buf:rsci.q_d(6)} -attr vt d
load net {win_buf:rsci.q_d(7)} -attr vt d
load netBundle {win_buf:rsci.q_d} 8 {win_buf:rsci.q_d(0)} {win_buf:rsci.q_d(1)} {win_buf:rsci.q_d(2)} {win_buf:rsci.q_d(3)} {win_buf:rsci.q_d(4)} {win_buf:rsci.q_d(5)} {win_buf:rsci.q_d(6)} {win_buf:rsci.q_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-434 -attr oid 432 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(0)} -port {win_buf:rsci.q_d(0)} -attr vt d
load net {win_buf:rsci.q_d(1)} -port {win_buf:rsci.q_d(1)} -attr vt d
load net {win_buf:rsci.q_d(2)} -port {win_buf:rsci.q_d(2)} -attr vt d
load net {win_buf:rsci.q_d(3)} -port {win_buf:rsci.q_d(3)} -attr vt d
load net {win_buf:rsci.q_d(4)} -port {win_buf:rsci.q_d(4)} -attr vt d
load net {win_buf:rsci.q_d(5)} -port {win_buf:rsci.q_d(5)} -attr vt d
load net {win_buf:rsci.q_d(6)} -port {win_buf:rsci.q_d(6)} -attr vt d
load net {win_buf:rsci.q_d(7)} -port {win_buf:rsci.q_d(7)} -attr vt d
load netBundle {win_buf:rsci.q_d} 8 {win_buf:rsci.q_d(0)} {win_buf:rsci.q_d(1)} {win_buf:rsci.q_d(2)} {win_buf:rsci.q_d(3)} {win_buf:rsci.q_d(4)} {win_buf:rsci.q_d(5)} {win_buf:rsci.q_d(6)} {win_buf:rsci.q_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-435 -attr oid 433 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d}
load net {win_buf:rsci.radr_d.core(0)} -attr vt d
load net {win_buf:rsci.radr_d.core(1)} -attr vt d
load net {win_buf:rsci.radr_d.core(2)} -attr vt d
load net {win_buf:rsci.radr_d.core(3)} -attr vt d
load net {win_buf:rsci.radr_d.core(4)} -attr vt d
load net {win_buf:rsci.radr_d.core(5)} -attr vt d
load net {win_buf:rsci.radr_d.core(6)} -attr vt d
load netBundle {win_buf:rsci.radr_d.core} 7 {win_buf:rsci.radr_d.core(0)} {win_buf:rsci.radr_d.core(1)} {win_buf:rsci.radr_d.core(2)} {win_buf:rsci.radr_d.core(3)} {win_buf:rsci.radr_d.core(4)} {win_buf:rsci.radr_d.core(5)} {win_buf:rsci.radr_d.core(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-436 -attr oid 434 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.radr_d.core(0)} -port {win_buf:rsci.radr_d.core(0)} -attr vt d
load net {win_buf:rsci.radr_d.core(1)} -port {win_buf:rsci.radr_d.core(1)} -attr vt d
load net {win_buf:rsci.radr_d.core(2)} -port {win_buf:rsci.radr_d.core(2)} -attr vt d
load net {win_buf:rsci.radr_d.core(3)} -port {win_buf:rsci.radr_d.core(3)} -attr vt d
load net {win_buf:rsci.radr_d.core(4)} -port {win_buf:rsci.radr_d.core(4)} -attr vt d
load net {win_buf:rsci.radr_d.core(5)} -port {win_buf:rsci.radr_d.core(5)} -attr vt d
load net {win_buf:rsci.radr_d.core(6)} -port {win_buf:rsci.radr_d.core(6)} -attr vt d
load netBundle {win_buf:rsci.radr_d.core} 7 {win_buf:rsci.radr_d.core(0)} {win_buf:rsci.radr_d.core(1)} {win_buf:rsci.radr_d.core(2)} {win_buf:rsci.radr_d.core(3)} {win_buf:rsci.radr_d.core(4)} {win_buf:rsci.radr_d.core(5)} {win_buf:rsci.radr_d.core(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-437 -attr oid 435 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.wadr_d.core(0)} -attr vt d
load net {win_buf:rsci.wadr_d.core(1)} -attr vt d
load net {win_buf:rsci.wadr_d.core(2)} -attr vt d
load net {win_buf:rsci.wadr_d.core(3)} -attr vt d
load net {win_buf:rsci.wadr_d.core(4)} -attr vt d
load net {win_buf:rsci.wadr_d.core(5)} -attr vt d
load net {win_buf:rsci.wadr_d.core(6)} -attr vt d
load netBundle {win_buf:rsci.wadr_d.core} 7 {win_buf:rsci.wadr_d.core(0)} {win_buf:rsci.wadr_d.core(1)} {win_buf:rsci.wadr_d.core(2)} {win_buf:rsci.wadr_d.core(3)} {win_buf:rsci.wadr_d.core(4)} {win_buf:rsci.wadr_d.core(5)} {win_buf:rsci.wadr_d.core(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-438 -attr oid 436 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.wadr_d.core(0)} -port {win_buf:rsci.wadr_d.core(0)} -attr vt d
load net {win_buf:rsci.wadr_d.core(1)} -port {win_buf:rsci.wadr_d.core(1)} -attr vt d
load net {win_buf:rsci.wadr_d.core(2)} -port {win_buf:rsci.wadr_d.core(2)} -attr vt d
load net {win_buf:rsci.wadr_d.core(3)} -port {win_buf:rsci.wadr_d.core(3)} -attr vt d
load net {win_buf:rsci.wadr_d.core(4)} -port {win_buf:rsci.wadr_d.core(4)} -attr vt d
load net {win_buf:rsci.wadr_d.core(5)} -port {win_buf:rsci.wadr_d.core(5)} -attr vt d
load net {win_buf:rsci.wadr_d.core(6)} -port {win_buf:rsci.wadr_d.core(6)} -attr vt d
load netBundle {win_buf:rsci.wadr_d.core} 7 {win_buf:rsci.wadr_d.core(0)} {win_buf:rsci.wadr_d.core(1)} {win_buf:rsci.wadr_d.core(2)} {win_buf:rsci.wadr_d.core(3)} {win_buf:rsci.wadr_d.core(4)} {win_buf:rsci.wadr_d.core(5)} {win_buf:rsci.wadr_d.core(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-439 -attr oid 437 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.d_d.core(0)} -attr vt d
load net {win_buf:rsci.d_d.core(1)} -attr vt d
load net {win_buf:rsci.d_d.core(2)} -attr vt d
load net {win_buf:rsci.d_d.core(3)} -attr vt d
load net {win_buf:rsci.d_d.core(4)} -attr vt d
load net {win_buf:rsci.d_d.core(5)} -attr vt d
load net {win_buf:rsci.d_d.core(6)} -attr vt d
load net {win_buf:rsci.d_d.core(7)} -attr vt d
load netBundle {win_buf:rsci.d_d.core} 8 {win_buf:rsci.d_d.core(0)} {win_buf:rsci.d_d.core(1)} {win_buf:rsci.d_d.core(2)} {win_buf:rsci.d_d.core(3)} {win_buf:rsci.d_d.core(4)} {win_buf:rsci.d_d.core(5)} {win_buf:rsci.d_d.core(6)} {win_buf:rsci.d_d.core(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-440 -attr oid 438 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d.core}
load net {win_buf:rsci.d_d.core(0)} -port {win_buf:rsci.d_d.core(0)} -attr vt d
load net {win_buf:rsci.d_d.core(1)} -port {win_buf:rsci.d_d.core(1)} -attr vt d
load net {win_buf:rsci.d_d.core(2)} -port {win_buf:rsci.d_d.core(2)} -attr vt d
load net {win_buf:rsci.d_d.core(3)} -port {win_buf:rsci.d_d.core(3)} -attr vt d
load net {win_buf:rsci.d_d.core(4)} -port {win_buf:rsci.d_d.core(4)} -attr vt d
load net {win_buf:rsci.d_d.core(5)} -port {win_buf:rsci.d_d.core(5)} -attr vt d
load net {win_buf:rsci.d_d.core(6)} -port {win_buf:rsci.d_d.core(6)} -attr vt d
load net {win_buf:rsci.d_d.core(7)} -port {win_buf:rsci.d_d.core(7)} -attr vt d
load netBundle {win_buf:rsci.d_d.core} 8 {win_buf:rsci.d_d.core(0)} {win_buf:rsci.d_d.core(1)} {win_buf:rsci.d_d.core(2)} {win_buf:rsci.d_d.core(3)} {win_buf:rsci.d_d.core(4)} {win_buf:rsci.d_d.core(5)} {win_buf:rsci.d_d.core(6)} {win_buf:rsci.d_d.core(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-441 -attr oid 439 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d.core}
load net {win_buf:rsci.q_d.mxwt(0)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(1)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(2)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(3)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(4)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(5)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(6)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(7)} -attr vt d
load netBundle {win_buf:rsci.q_d.mxwt} 8 {win_buf:rsci.q_d.mxwt(0)} {win_buf:rsci.q_d.mxwt(1)} {win_buf:rsci.q_d.mxwt(2)} {win_buf:rsci.q_d.mxwt(3)} {win_buf:rsci.q_d.mxwt(4)} {win_buf:rsci.q_d.mxwt(5)} {win_buf:rsci.q_d.mxwt(6)} {win_buf:rsci.q_d.mxwt(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-442 -attr oid 440 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(0)} -port {win_buf:rsci.q_d.mxwt(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(1)} -port {win_buf:rsci.q_d.mxwt(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(2)} -port {win_buf:rsci.q_d.mxwt(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(3)} -port {win_buf:rsci.q_d.mxwt(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(4)} -port {win_buf:rsci.q_d.mxwt(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(5)} -port {win_buf:rsci.q_d.mxwt(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(6)} -port {win_buf:rsci.q_d.mxwt(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(7)} -port {win_buf:rsci.q_d.mxwt(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-443 -attr oid 441 -attr vt d
load net {win_buf:rsci.biwt} -port {win_buf:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-444 -attr oid 442 -attr vt d
load net {win_buf:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-445 -attr oid 443 -attr vt d
load net {win_buf:rsci.bdwt} -port {win_buf:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-446 -attr oid 444 -attr vt d
load net {win_buf:rsci.radr_d.core.sct} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-447 -attr oid 445 -attr vt d
load net {win_buf:rsci.radr_d.core.sct} -port {win_buf:rsci.radr_d.core.sct} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-448 -attr oid 446 -attr vt d
load net {win_buf:rsci.wadr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-449 -attr oid 447 -attr vt d
load net {win_buf:rsci.wadr_d.core.sct.pff} -port {win_buf:rsci.wadr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-450 -attr oid 448 -attr vt d
load inst "loop_3:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-451 -attr oid 449 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/loop_3:nor#1} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,2)"
load net {win_buf:rsci.bcwt} -pin  "loop_3:nor#1" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.bcwt}
load net {win_buf:rsci.biwt} -pin  "loop_3:nor#1" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.biwt}
load net {loop_3:nor#1.itm} -pin  "loop_3:nor#1" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/loop_3:nor#1.itm}
load inst "loop_3:nor" "nor(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-452 -attr oid 450 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/loop_3:nor} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,2)"
load net {loop_3:nor#1.itm} -pin  "loop_3:nor" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/loop_3:nor#1.itm}
load net {win_buf:rsci.bdwt} -pin  "loop_3:nor" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.bdwt}
load net {loop_3:nor.itm} -pin  "loop_3:nor" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/loop_3:nor.itm}
load inst "reg(win_buf:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-453 -attr oid 451 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/reg(win_buf:rsci.bcwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {loop_3:nor.itm} -pin  "reg(win_buf:rsci.bcwt)" {D(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/loop_3:nor.itm}
load net {GND} -pin  "reg(win_buf:rsci.bcwt)" {DRs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/200#26}
load net {clk} -pin  "reg(win_buf:rsci.bcwt)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-454 -attr oid 452 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(win_buf:rsci.bcwt)" {Rs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/rst}
load net {win_buf:rsci.bcwt} -pin  "reg(win_buf:rsci.bcwt)" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.bcwt}
load inst "reg(win_buf:rsci.q_d.bfwt)" "reg(8,1,0,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-455 -attr oid 453 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/reg(win_buf:rsci.q_d.bfwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(8,0,0,0,0,0,0)"
load net {win_buf:rsci.q_d.mxwt(0)} -pin  "reg(win_buf:rsci.q_d.bfwt)" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(1)} -pin  "reg(win_buf:rsci.q_d.bfwt)" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(2)} -pin  "reg(win_buf:rsci.q_d.bfwt)" {D(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(3)} -pin  "reg(win_buf:rsci.q_d.bfwt)" {D(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(4)} -pin  "reg(win_buf:rsci.q_d.bfwt)" {D(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(5)} -pin  "reg(win_buf:rsci.q_d.bfwt)" {D(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(6)} -pin  "reg(win_buf:rsci.q_d.bfwt)" {D(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(7)} -pin  "reg(win_buf:rsci.q_d.bfwt)" {D(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {clk} -pin  "reg(win_buf:rsci.q_d.bfwt)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-456 -attr oid 454 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/clk}
load net {win_buf:rsci.q_d.bfwt(0)} -pin  "reg(win_buf:rsci.q_d.bfwt)" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load net {win_buf:rsci.q_d.bfwt(1)} -pin  "reg(win_buf:rsci.q_d.bfwt)" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load net {win_buf:rsci.q_d.bfwt(2)} -pin  "reg(win_buf:rsci.q_d.bfwt)" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load net {win_buf:rsci.q_d.bfwt(3)} -pin  "reg(win_buf:rsci.q_d.bfwt)" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load net {win_buf:rsci.q_d.bfwt(4)} -pin  "reg(win_buf:rsci.q_d.bfwt)" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load net {win_buf:rsci.q_d.bfwt(5)} -pin  "reg(win_buf:rsci.q_d.bfwt)" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load net {win_buf:rsci.q_d.bfwt(6)} -pin  "reg(win_buf:rsci.q_d.bfwt)" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load net {win_buf:rsci.q_d.bfwt(7)} -pin  "reg(win_buf:rsci.q_d.bfwt)" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load inst "loop_3:mux" "mux(2,8)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-457 -attr oid 455 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/loop_3:mux} -attr area 8.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(8,1,2)"
load net {win_buf:rsci.q_d(0)} -pin  "loop_3:mux" {A0(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(1)} -pin  "loop_3:mux" {A0(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(2)} -pin  "loop_3:mux" {A0(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(3)} -pin  "loop_3:mux" {A0(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(4)} -pin  "loop_3:mux" {A0(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(5)} -pin  "loop_3:mux" {A0(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(6)} -pin  "loop_3:mux" {A0(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(7)} -pin  "loop_3:mux" {A0(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d.bfwt(0)} -pin  "loop_3:mux" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load net {win_buf:rsci.q_d.bfwt(1)} -pin  "loop_3:mux" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load net {win_buf:rsci.q_d.bfwt(2)} -pin  "loop_3:mux" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load net {win_buf:rsci.q_d.bfwt(3)} -pin  "loop_3:mux" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load net {win_buf:rsci.q_d.bfwt(4)} -pin  "loop_3:mux" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load net {win_buf:rsci.q_d.bfwt(5)} -pin  "loop_3:mux" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load net {win_buf:rsci.q_d.bfwt(6)} -pin  "loop_3:mux" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load net {win_buf:rsci.q_d.bfwt(7)} -pin  "loop_3:mux" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.bfwt}
load net {win_buf:rsci.bcwt} -pin  "loop_3:mux" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.bcwt}
load net {win_buf:rsci.q_d.mxwt(0)} -pin  "loop_3:mux" {Z(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(1)} -pin  "loop_3:mux" {Z(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(2)} -pin  "loop_3:mux" {Z(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(3)} -pin  "loop_3:mux" {Z(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(4)} -pin  "loop_3:mux" {Z(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(5)} -pin  "loop_3:mux" {Z(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(6)} -pin  "loop_3:mux" {Z(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(7)} -pin  "loop_3:mux" {Z(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.q_d.mxwt}
load inst "win_buf:win_buf:and" "and(2,7)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-458 -attr oid 456 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:win_buf:and} -attr area 7.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(7,2)"
load net {win_buf:rsci.radr_d.core(0)} -pin  "win_buf:win_buf:and" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.radr_d.core(1)} -pin  "win_buf:win_buf:and" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.radr_d.core(2)} -pin  "win_buf:win_buf:and" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.radr_d.core(3)} -pin  "win_buf:win_buf:and" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.radr_d.core(4)} -pin  "win_buf:win_buf:and" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.radr_d.core(5)} -pin  "win_buf:win_buf:and" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.radr_d.core(6)} -pin  "win_buf:win_buf:and" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.radr_d.core.sct} -pin  "win_buf:win_buf:and" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs.itm}
load net {win_buf:rsci.radr_d.core.sct} -pin  "win_buf:win_buf:and" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs.itm}
load net {win_buf:rsci.radr_d.core.sct} -pin  "win_buf:win_buf:and" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs.itm}
load net {win_buf:rsci.radr_d.core.sct} -pin  "win_buf:win_buf:and" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs.itm}
load net {win_buf:rsci.radr_d.core.sct} -pin  "win_buf:win_buf:and" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs.itm}
load net {win_buf:rsci.radr_d.core.sct} -pin  "win_buf:win_buf:and" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs.itm}
load net {win_buf:rsci.radr_d.core.sct} -pin  "win_buf:win_buf:and" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs.itm}
load net {win_buf:rsci.radr_d(0)} -pin  "win_buf:win_buf:and" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(1)} -pin  "win_buf:win_buf:and" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(2)} -pin  "win_buf:win_buf:and" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(3)} -pin  "win_buf:win_buf:and" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(4)} -pin  "win_buf:win_buf:and" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(5)} -pin  "win_buf:win_buf:and" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(6)} -pin  "win_buf:win_buf:and" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.radr_d}
load inst "win_buf:win_buf:and#1" "and(2,7)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-459 -attr oid 457 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:win_buf:and#1} -attr area 7.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(7,2)"
load net {win_buf:rsci.wadr_d.core(0)} -pin  "win_buf:win_buf:and#1" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.wadr_d.core(1)} -pin  "win_buf:win_buf:and#1" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.wadr_d.core(2)} -pin  "win_buf:win_buf:and#1" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.wadr_d.core(3)} -pin  "win_buf:win_buf:and#1" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.wadr_d.core(4)} -pin  "win_buf:win_buf:and#1" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.wadr_d.core(5)} -pin  "win_buf:win_buf:and#1" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.wadr_d.core(6)} -pin  "win_buf:win_buf:and#1" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.wadr_d.core.sct.pff} -pin  "win_buf:win_buf:and#1" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#1.itm}
load net {win_buf:rsci.wadr_d.core.sct.pff} -pin  "win_buf:win_buf:and#1" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#1.itm}
load net {win_buf:rsci.wadr_d.core.sct.pff} -pin  "win_buf:win_buf:and#1" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#1.itm}
load net {win_buf:rsci.wadr_d.core.sct.pff} -pin  "win_buf:win_buf:and#1" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#1.itm}
load net {win_buf:rsci.wadr_d.core.sct.pff} -pin  "win_buf:win_buf:and#1" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#1.itm}
load net {win_buf:rsci.wadr_d.core.sct.pff} -pin  "win_buf:win_buf:and#1" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#1.itm}
load net {win_buf:rsci.wadr_d.core.sct.pff} -pin  "win_buf:win_buf:and#1" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#1.itm}
load net {win_buf:rsci.wadr_d(0)} -pin  "win_buf:win_buf:and#1" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(1)} -pin  "win_buf:win_buf:and#1" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(2)} -pin  "win_buf:win_buf:and#1" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(3)} -pin  "win_buf:win_buf:and#1" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(4)} -pin  "win_buf:win_buf:and#1" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(5)} -pin  "win_buf:win_buf:and#1" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(6)} -pin  "win_buf:win_buf:and#1" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.wadr_d}
load inst "win_buf:win_buf:and#2" "and(2,8)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-460 -attr oid 458 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:win_buf:and#2} -attr area 8.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(8,2)"
load net {win_buf:rsci.d_d.core(0)} -pin  "win_buf:win_buf:and#2" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d.core}
load net {win_buf:rsci.d_d.core(1)} -pin  "win_buf:win_buf:and#2" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d.core}
load net {win_buf:rsci.d_d.core(2)} -pin  "win_buf:win_buf:and#2" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d.core}
load net {win_buf:rsci.d_d.core(3)} -pin  "win_buf:win_buf:and#2" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d.core}
load net {win_buf:rsci.d_d.core(4)} -pin  "win_buf:win_buf:and#2" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d.core}
load net {win_buf:rsci.d_d.core(5)} -pin  "win_buf:win_buf:and#2" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d.core}
load net {win_buf:rsci.d_d.core(6)} -pin  "win_buf:win_buf:and#2" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d.core}
load net {win_buf:rsci.d_d.core(7)} -pin  "win_buf:win_buf:and#2" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d.core}
load net {win_buf:rsci.wadr_d.core.sct.pff} -pin  "win_buf:win_buf:and#2" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#2.itm}
load net {win_buf:rsci.wadr_d.core.sct.pff} -pin  "win_buf:win_buf:and#2" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#2.itm}
load net {win_buf:rsci.wadr_d.core.sct.pff} -pin  "win_buf:win_buf:and#2" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#2.itm}
load net {win_buf:rsci.wadr_d.core.sct.pff} -pin  "win_buf:win_buf:and#2" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#2.itm}
load net {win_buf:rsci.wadr_d.core.sct.pff} -pin  "win_buf:win_buf:and#2" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#2.itm}
load net {win_buf:rsci.wadr_d.core.sct.pff} -pin  "win_buf:win_buf:and#2" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#2.itm}
load net {win_buf:rsci.wadr_d.core.sct.pff} -pin  "win_buf:win_buf:and#2" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#2.itm}
load net {win_buf:rsci.wadr_d.core.sct.pff} -pin  "win_buf:win_buf:and#2" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:exs#2.itm}
load net {win_buf:rsci.d_d(0)} -pin  "win_buf:win_buf:and#2" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(1)} -pin  "win_buf:win_buf:and#2" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(2)} -pin  "win_buf:win_buf:and#2" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(3)} -pin  "win_buf:win_buf:and#2" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(4)} -pin  "win_buf:win_buf:and#2" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(5)} -pin  "win_buf:win_buf:and#2" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(6)} -pin  "win_buf:win_buf:and#2" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(7)} -pin  "win_buf:win_buf:and#2" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp/win_buf:rsci.d_d}
### END MODULE 

module new "SAD_MATCH:core:win_buf:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-461 -attr oid 459 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-462 -attr oid 460 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/rst}
load portBus win_buf:rsci.radr_d(6:0) output 7 {win_buf:rsci.radr_d(6)} {win_buf:rsci.radr_d(5)} {win_buf:rsci.radr_d(4)} {win_buf:rsci.radr_d(3)} {win_buf:rsci.radr_d(2)} {win_buf:rsci.radr_d(1)} {win_buf:rsci.radr_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-463 -attr oid 461 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d}
load portBus win_buf:rsci.wadr_d(6:0) output 7 {win_buf:rsci.wadr_d(6)} {win_buf:rsci.wadr_d(5)} {win_buf:rsci.wadr_d(4)} {win_buf:rsci.wadr_d(3)} {win_buf:rsci.wadr_d(2)} {win_buf:rsci.wadr_d(1)} {win_buf:rsci.wadr_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-464 -attr oid 462 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d}
load portBus win_buf:rsci.d_d(7:0) output 8 {win_buf:rsci.d_d(7)} {win_buf:rsci.d_d(6)} {win_buf:rsci.d_d(5)} {win_buf:rsci.d_d(4)} {win_buf:rsci.d_d(3)} {win_buf:rsci.d_d(2)} {win_buf:rsci.d_d(1)} {win_buf:rsci.d_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-465 -attr oid 463 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d}
load port {win_buf:rsci.we_d} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-466 -attr oid 464 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.we_d}
load port {win_buf:rsci.re_d} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-467 -attr oid 465 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.re_d}
load portBus win_buf:rsci.q_d(7:0) input 8 {win_buf:rsci.q_d(7)} {win_buf:rsci.q_d(6)} {win_buf:rsci.q_d(5)} {win_buf:rsci.q_d(4)} {win_buf:rsci.q_d(3)} {win_buf:rsci.q_d(2)} {win_buf:rsci.q_d(1)} {win_buf:rsci.q_d(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-468 -attr oid 466 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-469 -attr oid 467 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-470 -attr oid 468 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/core.wten}
load port {win_buf:rsci.oswt} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-471 -attr oid 469 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.oswt}
load portBus win_buf:rsci.radr_d.core(6:0) input 7 {win_buf:rsci.radr_d.core(6)} {win_buf:rsci.radr_d.core(5)} {win_buf:rsci.radr_d.core(4)} {win_buf:rsci.radr_d.core(3)} {win_buf:rsci.radr_d.core(2)} {win_buf:rsci.radr_d.core(1)} {win_buf:rsci.radr_d.core(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-472 -attr oid 470 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.core}
load portBus win_buf:rsci.wadr_d.core(6:0) input 7 {win_buf:rsci.wadr_d.core(6)} {win_buf:rsci.wadr_d.core(5)} {win_buf:rsci.wadr_d.core(4)} {win_buf:rsci.wadr_d.core(3)} {win_buf:rsci.wadr_d.core(2)} {win_buf:rsci.wadr_d.core(1)} {win_buf:rsci.wadr_d.core(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-473 -attr oid 471 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.core}
load portBus win_buf:rsci.d_d.core(7:0) input 8 {win_buf:rsci.d_d.core(7)} {win_buf:rsci.d_d.core(6)} {win_buf:rsci.d_d.core(5)} {win_buf:rsci.d_d.core(4)} {win_buf:rsci.d_d.core(3)} {win_buf:rsci.d_d.core(2)} {win_buf:rsci.d_d.core(1)} {win_buf:rsci.d_d.core(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-474 -attr oid 472 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.core}
load portBus win_buf:rsci.q_d.mxwt(7:0) output 8 {win_buf:rsci.q_d.mxwt(7)} {win_buf:rsci.q_d.mxwt(6)} {win_buf:rsci.q_d.mxwt(5)} {win_buf:rsci.q_d.mxwt(4)} {win_buf:rsci.q_d.mxwt(3)} {win_buf:rsci.q_d.mxwt(2)} {win_buf:rsci.q_d.mxwt(1)} {win_buf:rsci.q_d.mxwt(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-475 -attr oid 473 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load port {win_buf:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-476 -attr oid 474 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.oswt.pff}
load port {win_buf:rsci.iswt0#1.pff} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-477 -attr oid 475 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.iswt0#1.pff}
load symbol "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {win_buf:rsci.oswt} input \
     port {win_buf:rsci.biwt} output \
     port {win_buf:rsci.bdwt} output \
     port {win_buf:rsci.radr_d.core.sct.pff} output \
     port {win_buf:rsci.oswt.pff} input \
     port {win_buf:rsci.wadr_d.core.sct.pff} output \
     port {win_buf:rsci.iswt0#1.pff} input \

load symbol "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus win_buf:rsci.radr_d(6:0) output 7 {win_buf:rsci.radr_d(6)} {win_buf:rsci.radr_d(5)} {win_buf:rsci.radr_d(4)} {win_buf:rsci.radr_d(3)} {win_buf:rsci.radr_d(2)} {win_buf:rsci.radr_d(1)} {win_buf:rsci.radr_d(0)} \
     portBus win_buf:rsci.wadr_d(6:0) output 7 {win_buf:rsci.wadr_d(6)} {win_buf:rsci.wadr_d(5)} {win_buf:rsci.wadr_d(4)} {win_buf:rsci.wadr_d(3)} {win_buf:rsci.wadr_d(2)} {win_buf:rsci.wadr_d(1)} {win_buf:rsci.wadr_d(0)} \
     portBus win_buf:rsci.d_d(7:0) output 8 {win_buf:rsci.d_d(7)} {win_buf:rsci.d_d(6)} {win_buf:rsci.d_d(5)} {win_buf:rsci.d_d(4)} {win_buf:rsci.d_d(3)} {win_buf:rsci.d_d(2)} {win_buf:rsci.d_d(1)} {win_buf:rsci.d_d(0)} \
     portBus win_buf:rsci.q_d(7:0) input 8 {win_buf:rsci.q_d(7)} {win_buf:rsci.q_d(6)} {win_buf:rsci.q_d(5)} {win_buf:rsci.q_d(4)} {win_buf:rsci.q_d(3)} {win_buf:rsci.q_d(2)} {win_buf:rsci.q_d(1)} {win_buf:rsci.q_d(0)} \
     portBus win_buf:rsci.radr_d.core(6:0) input 7 {win_buf:rsci.radr_d.core(6)} {win_buf:rsci.radr_d.core(5)} {win_buf:rsci.radr_d.core(4)} {win_buf:rsci.radr_d.core(3)} {win_buf:rsci.radr_d.core(2)} {win_buf:rsci.radr_d.core(1)} {win_buf:rsci.radr_d.core(0)} \
     portBus win_buf:rsci.wadr_d.core(6:0) input 7 {win_buf:rsci.wadr_d.core(6)} {win_buf:rsci.wadr_d.core(5)} {win_buf:rsci.wadr_d.core(4)} {win_buf:rsci.wadr_d.core(3)} {win_buf:rsci.wadr_d.core(2)} {win_buf:rsci.wadr_d.core(1)} {win_buf:rsci.wadr_d.core(0)} \
     portBus win_buf:rsci.d_d.core(7:0) input 8 {win_buf:rsci.d_d.core(7)} {win_buf:rsci.d_d.core(6)} {win_buf:rsci.d_d.core(5)} {win_buf:rsci.d_d.core(4)} {win_buf:rsci.d_d.core(3)} {win_buf:rsci.d_d.core(2)} {win_buf:rsci.d_d.core(1)} {win_buf:rsci.d_d.core(0)} \
     portBus win_buf:rsci.q_d.mxwt(7:0) output 8 {win_buf:rsci.q_d.mxwt(7)} {win_buf:rsci.q_d.mxwt(6)} {win_buf:rsci.q_d.mxwt(5)} {win_buf:rsci.q_d.mxwt(4)} {win_buf:rsci.q_d.mxwt(3)} {win_buf:rsci.q_d.mxwt(2)} {win_buf:rsci.q_d.mxwt(1)} {win_buf:rsci.q_d.mxwt(0)} \
     port {win_buf:rsci.biwt} input \
     port {win_buf:rsci.bdwt} input \
     port {win_buf:rsci.radr_d.core.sct} input \
     port {win_buf:rsci.wadr_d.core.sct.pff} input \

load net {win_buf:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-478 -attr oid 476 -attr vt d
load net {win_buf:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-479 -attr oid 477 -attr vt d
load net {win_buf:rsci.radr_d.reg(0)} -attr vt d
load net {win_buf:rsci.radr_d.reg(1)} -attr vt d
load net {win_buf:rsci.radr_d.reg(2)} -attr vt d
load net {win_buf:rsci.radr_d.reg(3)} -attr vt d
load net {win_buf:rsci.radr_d.reg(4)} -attr vt d
load net {win_buf:rsci.radr_d.reg(5)} -attr vt d
load net {win_buf:rsci.radr_d.reg(6)} -attr vt d
load netBundle {win_buf:rsci.radr_d.reg} 7 {win_buf:rsci.radr_d.reg(0)} {win_buf:rsci.radr_d.reg(1)} {win_buf:rsci.radr_d.reg(2)} {win_buf:rsci.radr_d.reg(3)} {win_buf:rsci.radr_d.reg(4)} {win_buf:rsci.radr_d.reg(5)} {win_buf:rsci.radr_d.reg(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-480 -attr oid 478 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.reg}
load net {win_buf:rsci.radr_d.core.sct.iff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-481 -attr oid 479 -attr vt d
load net {win_buf:rsci.wadr_d.reg(0)} -attr vt d
load net {win_buf:rsci.wadr_d.reg(1)} -attr vt d
load net {win_buf:rsci.wadr_d.reg(2)} -attr vt d
load net {win_buf:rsci.wadr_d.reg(3)} -attr vt d
load net {win_buf:rsci.wadr_d.reg(4)} -attr vt d
load net {win_buf:rsci.wadr_d.reg(5)} -attr vt d
load net {win_buf:rsci.wadr_d.reg(6)} -attr vt d
load netBundle {win_buf:rsci.wadr_d.reg} 7 {win_buf:rsci.wadr_d.reg(0)} {win_buf:rsci.wadr_d.reg(1)} {win_buf:rsci.wadr_d.reg(2)} {win_buf:rsci.wadr_d.reg(3)} {win_buf:rsci.wadr_d.reg(4)} {win_buf:rsci.wadr_d.reg(5)} {win_buf:rsci.wadr_d.reg(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-482 -attr oid 480 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.reg}
load net {win_buf:rsci.wadr_d.core.sct.iff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-483 -attr oid 481 -attr vt d
load net {win_buf:rsci.d_d.reg(0)} -attr vt d
load net {win_buf:rsci.d_d.reg(1)} -attr vt d
load net {win_buf:rsci.d_d.reg(2)} -attr vt d
load net {win_buf:rsci.d_d.reg(3)} -attr vt d
load net {win_buf:rsci.d_d.reg(4)} -attr vt d
load net {win_buf:rsci.d_d.reg(5)} -attr vt d
load net {win_buf:rsci.d_d.reg(6)} -attr vt d
load net {win_buf:rsci.d_d.reg(7)} -attr vt d
load netBundle {win_buf:rsci.d_d.reg} 8 {win_buf:rsci.d_d.reg(0)} {win_buf:rsci.d_d.reg(1)} {win_buf:rsci.d_d.reg(2)} {win_buf:rsci.d_d.reg(3)} {win_buf:rsci.d_d.reg(4)} {win_buf:rsci.d_d.reg(5)} {win_buf:rsci.d_d.reg(6)} {win_buf:rsci.d_d.reg(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-484 -attr oid 482 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.reg}
load net {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-485 -attr oid 483 -attr vt d
load net {clk} -port {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-486 -attr oid 484 -attr vt d
load net {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-487 -attr oid 485 -attr vt d
load net {rst} -port {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-488 -attr oid 486 -attr vt d
load net {win_buf:rsci.radr_d(0)} -attr vt d
load net {win_buf:rsci.radr_d(1)} -attr vt d
load net {win_buf:rsci.radr_d(2)} -attr vt d
load net {win_buf:rsci.radr_d(3)} -attr vt d
load net {win_buf:rsci.radr_d(4)} -attr vt d
load net {win_buf:rsci.radr_d(5)} -attr vt d
load net {win_buf:rsci.radr_d(6)} -attr vt d
load netBundle {win_buf:rsci.radr_d} 7 {win_buf:rsci.radr_d(0)} {win_buf:rsci.radr_d(1)} {win_buf:rsci.radr_d(2)} {win_buf:rsci.radr_d(3)} {win_buf:rsci.radr_d(4)} {win_buf:rsci.radr_d(5)} {win_buf:rsci.radr_d(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-489 -attr oid 487 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d.reg(0)} -port {win_buf:rsci.radr_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d.reg(1)} -port {win_buf:rsci.radr_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d.reg(2)} -port {win_buf:rsci.radr_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d.reg(3)} -port {win_buf:rsci.radr_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d.reg(4)} -port {win_buf:rsci.radr_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d.reg(5)} -port {win_buf:rsci.radr_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d.reg(6)} -port {win_buf:rsci.radr_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d}
load net {win_buf:rsci.wadr_d(0)} -attr vt d
load net {win_buf:rsci.wadr_d(1)} -attr vt d
load net {win_buf:rsci.wadr_d(2)} -attr vt d
load net {win_buf:rsci.wadr_d(3)} -attr vt d
load net {win_buf:rsci.wadr_d(4)} -attr vt d
load net {win_buf:rsci.wadr_d(5)} -attr vt d
load net {win_buf:rsci.wadr_d(6)} -attr vt d
load netBundle {win_buf:rsci.wadr_d} 7 {win_buf:rsci.wadr_d(0)} {win_buf:rsci.wadr_d(1)} {win_buf:rsci.wadr_d(2)} {win_buf:rsci.wadr_d(3)} {win_buf:rsci.wadr_d(4)} {win_buf:rsci.wadr_d(5)} {win_buf:rsci.wadr_d(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-490 -attr oid 488 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d.reg(0)} -port {win_buf:rsci.wadr_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d.reg(1)} -port {win_buf:rsci.wadr_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d.reg(2)} -port {win_buf:rsci.wadr_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d.reg(3)} -port {win_buf:rsci.wadr_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d.reg(4)} -port {win_buf:rsci.wadr_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d.reg(5)} -port {win_buf:rsci.wadr_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d.reg(6)} -port {win_buf:rsci.wadr_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d}
load net {win_buf:rsci.d_d(0)} -attr vt d
load net {win_buf:rsci.d_d(1)} -attr vt d
load net {win_buf:rsci.d_d(2)} -attr vt d
load net {win_buf:rsci.d_d(3)} -attr vt d
load net {win_buf:rsci.d_d(4)} -attr vt d
load net {win_buf:rsci.d_d(5)} -attr vt d
load net {win_buf:rsci.d_d(6)} -attr vt d
load net {win_buf:rsci.d_d(7)} -attr vt d
load netBundle {win_buf:rsci.d_d} 8 {win_buf:rsci.d_d(0)} {win_buf:rsci.d_d(1)} {win_buf:rsci.d_d(2)} {win_buf:rsci.d_d(3)} {win_buf:rsci.d_d(4)} {win_buf:rsci.d_d(5)} {win_buf:rsci.d_d(6)} {win_buf:rsci.d_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-491 -attr oid 489 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d.reg(0)} -port {win_buf:rsci.d_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d.reg(1)} -port {win_buf:rsci.d_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d.reg(2)} -port {win_buf:rsci.d_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d.reg(3)} -port {win_buf:rsci.d_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d.reg(4)} -port {win_buf:rsci.d_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d.reg(5)} -port {win_buf:rsci.d_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d.reg(6)} -port {win_buf:rsci.d_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d.reg(7)} -port {win_buf:rsci.d_d(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d}
load net {win_buf:rsci.we_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-492 -attr oid 490 -attr vt d
load net {win_buf:rsci.wadr_d.core.sct.iff} -port {win_buf:rsci.we_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-493 -attr oid 491 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.we_d}
load net {win_buf:rsci.re_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-494 -attr oid 492 -attr vt d
load net {win_buf:rsci.radr_d.core.sct.iff} -port {win_buf:rsci.re_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-495 -attr oid 493 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.re_d}
load net {win_buf:rsci.q_d(0)} -attr vt d
load net {win_buf:rsci.q_d(1)} -attr vt d
load net {win_buf:rsci.q_d(2)} -attr vt d
load net {win_buf:rsci.q_d(3)} -attr vt d
load net {win_buf:rsci.q_d(4)} -attr vt d
load net {win_buf:rsci.q_d(5)} -attr vt d
load net {win_buf:rsci.q_d(6)} -attr vt d
load net {win_buf:rsci.q_d(7)} -attr vt d
load netBundle {win_buf:rsci.q_d} 8 {win_buf:rsci.q_d(0)} {win_buf:rsci.q_d(1)} {win_buf:rsci.q_d(2)} {win_buf:rsci.q_d(3)} {win_buf:rsci.q_d(4)} {win_buf:rsci.q_d(5)} {win_buf:rsci.q_d(6)} {win_buf:rsci.q_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-496 -attr oid 494 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(0)} -port {win_buf:rsci.q_d(0)} -attr vt d
load net {win_buf:rsci.q_d(1)} -port {win_buf:rsci.q_d(1)} -attr vt d
load net {win_buf:rsci.q_d(2)} -port {win_buf:rsci.q_d(2)} -attr vt d
load net {win_buf:rsci.q_d(3)} -port {win_buf:rsci.q_d(3)} -attr vt d
load net {win_buf:rsci.q_d(4)} -port {win_buf:rsci.q_d(4)} -attr vt d
load net {win_buf:rsci.q_d(5)} -port {win_buf:rsci.q_d(5)} -attr vt d
load net {win_buf:rsci.q_d(6)} -port {win_buf:rsci.q_d(6)} -attr vt d
load net {win_buf:rsci.q_d(7)} -port {win_buf:rsci.q_d(7)} -attr vt d
load netBundle {win_buf:rsci.q_d} 8 {win_buf:rsci.q_d(0)} {win_buf:rsci.q_d(1)} {win_buf:rsci.q_d(2)} {win_buf:rsci.q_d(3)} {win_buf:rsci.q_d(4)} {win_buf:rsci.q_d(5)} {win_buf:rsci.q_d(6)} {win_buf:rsci.q_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-497 -attr oid 495 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d}
load net {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-498 -attr oid 496 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-499 -attr oid 497 -attr vt d
load net {core.wten} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-500 -attr oid 498 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-501 -attr oid 499 -attr vt d
load net {win_buf:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-502 -attr oid 500 -attr vt d
load net {win_buf:rsci.oswt} -port {win_buf:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-503 -attr oid 501 -attr vt d
load net {win_buf:rsci.radr_d.core(0)} -attr vt d
load net {win_buf:rsci.radr_d.core(1)} -attr vt d
load net {win_buf:rsci.radr_d.core(2)} -attr vt d
load net {win_buf:rsci.radr_d.core(3)} -attr vt d
load net {win_buf:rsci.radr_d.core(4)} -attr vt d
load net {win_buf:rsci.radr_d.core(5)} -attr vt d
load net {win_buf:rsci.radr_d.core(6)} -attr vt d
load netBundle {win_buf:rsci.radr_d.core} 7 {win_buf:rsci.radr_d.core(0)} {win_buf:rsci.radr_d.core(1)} {win_buf:rsci.radr_d.core(2)} {win_buf:rsci.radr_d.core(3)} {win_buf:rsci.radr_d.core(4)} {win_buf:rsci.radr_d.core(5)} {win_buf:rsci.radr_d.core(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-504 -attr oid 502 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.radr_d.core(0)} -port {win_buf:rsci.radr_d.core(0)} -attr vt d
load net {win_buf:rsci.radr_d.core(1)} -port {win_buf:rsci.radr_d.core(1)} -attr vt d
load net {win_buf:rsci.radr_d.core(2)} -port {win_buf:rsci.radr_d.core(2)} -attr vt d
load net {win_buf:rsci.radr_d.core(3)} -port {win_buf:rsci.radr_d.core(3)} -attr vt d
load net {win_buf:rsci.radr_d.core(4)} -port {win_buf:rsci.radr_d.core(4)} -attr vt d
load net {win_buf:rsci.radr_d.core(5)} -port {win_buf:rsci.radr_d.core(5)} -attr vt d
load net {win_buf:rsci.radr_d.core(6)} -port {win_buf:rsci.radr_d.core(6)} -attr vt d
load netBundle {win_buf:rsci.radr_d.core} 7 {win_buf:rsci.radr_d.core(0)} {win_buf:rsci.radr_d.core(1)} {win_buf:rsci.radr_d.core(2)} {win_buf:rsci.radr_d.core(3)} {win_buf:rsci.radr_d.core(4)} {win_buf:rsci.radr_d.core(5)} {win_buf:rsci.radr_d.core(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-505 -attr oid 503 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.wadr_d.core(0)} -attr vt d
load net {win_buf:rsci.wadr_d.core(1)} -attr vt d
load net {win_buf:rsci.wadr_d.core(2)} -attr vt d
load net {win_buf:rsci.wadr_d.core(3)} -attr vt d
load net {win_buf:rsci.wadr_d.core(4)} -attr vt d
load net {win_buf:rsci.wadr_d.core(5)} -attr vt d
load net {win_buf:rsci.wadr_d.core(6)} -attr vt d
load netBundle {win_buf:rsci.wadr_d.core} 7 {win_buf:rsci.wadr_d.core(0)} {win_buf:rsci.wadr_d.core(1)} {win_buf:rsci.wadr_d.core(2)} {win_buf:rsci.wadr_d.core(3)} {win_buf:rsci.wadr_d.core(4)} {win_buf:rsci.wadr_d.core(5)} {win_buf:rsci.wadr_d.core(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-506 -attr oid 504 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.wadr_d.core(0)} -port {win_buf:rsci.wadr_d.core(0)} -attr vt d
load net {win_buf:rsci.wadr_d.core(1)} -port {win_buf:rsci.wadr_d.core(1)} -attr vt d
load net {win_buf:rsci.wadr_d.core(2)} -port {win_buf:rsci.wadr_d.core(2)} -attr vt d
load net {win_buf:rsci.wadr_d.core(3)} -port {win_buf:rsci.wadr_d.core(3)} -attr vt d
load net {win_buf:rsci.wadr_d.core(4)} -port {win_buf:rsci.wadr_d.core(4)} -attr vt d
load net {win_buf:rsci.wadr_d.core(5)} -port {win_buf:rsci.wadr_d.core(5)} -attr vt d
load net {win_buf:rsci.wadr_d.core(6)} -port {win_buf:rsci.wadr_d.core(6)} -attr vt d
load netBundle {win_buf:rsci.wadr_d.core} 7 {win_buf:rsci.wadr_d.core(0)} {win_buf:rsci.wadr_d.core(1)} {win_buf:rsci.wadr_d.core(2)} {win_buf:rsci.wadr_d.core(3)} {win_buf:rsci.wadr_d.core(4)} {win_buf:rsci.wadr_d.core(5)} {win_buf:rsci.wadr_d.core(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-507 -attr oid 505 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.d_d.core(0)} -attr vt d
load net {win_buf:rsci.d_d.core(1)} -attr vt d
load net {win_buf:rsci.d_d.core(2)} -attr vt d
load net {win_buf:rsci.d_d.core(3)} -attr vt d
load net {win_buf:rsci.d_d.core(4)} -attr vt d
load net {win_buf:rsci.d_d.core(5)} -attr vt d
load net {win_buf:rsci.d_d.core(6)} -attr vt d
load net {win_buf:rsci.d_d.core(7)} -attr vt d
load netBundle {win_buf:rsci.d_d.core} 8 {win_buf:rsci.d_d.core(0)} {win_buf:rsci.d_d.core(1)} {win_buf:rsci.d_d.core(2)} {win_buf:rsci.d_d.core(3)} {win_buf:rsci.d_d.core(4)} {win_buf:rsci.d_d.core(5)} {win_buf:rsci.d_d.core(6)} {win_buf:rsci.d_d.core(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-508 -attr oid 506 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.core}
load net {win_buf:rsci.d_d.core(0)} -port {win_buf:rsci.d_d.core(0)} -attr vt d
load net {win_buf:rsci.d_d.core(1)} -port {win_buf:rsci.d_d.core(1)} -attr vt d
load net {win_buf:rsci.d_d.core(2)} -port {win_buf:rsci.d_d.core(2)} -attr vt d
load net {win_buf:rsci.d_d.core(3)} -port {win_buf:rsci.d_d.core(3)} -attr vt d
load net {win_buf:rsci.d_d.core(4)} -port {win_buf:rsci.d_d.core(4)} -attr vt d
load net {win_buf:rsci.d_d.core(5)} -port {win_buf:rsci.d_d.core(5)} -attr vt d
load net {win_buf:rsci.d_d.core(6)} -port {win_buf:rsci.d_d.core(6)} -attr vt d
load net {win_buf:rsci.d_d.core(7)} -port {win_buf:rsci.d_d.core(7)} -attr vt d
load netBundle {win_buf:rsci.d_d.core} 8 {win_buf:rsci.d_d.core(0)} {win_buf:rsci.d_d.core(1)} {win_buf:rsci.d_d.core(2)} {win_buf:rsci.d_d.core(3)} {win_buf:rsci.d_d.core(4)} {win_buf:rsci.d_d.core(5)} {win_buf:rsci.d_d.core(6)} {win_buf:rsci.d_d.core(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-509 -attr oid 507 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.core}
load net {win_buf:rsci.q_d.mxwt(0)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(1)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(2)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(3)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(4)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(5)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(6)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(7)} -attr vt d
load netBundle {win_buf:rsci.q_d.mxwt} 8 {win_buf:rsci.q_d.mxwt(0)} {win_buf:rsci.q_d.mxwt(1)} {win_buf:rsci.q_d.mxwt(2)} {win_buf:rsci.q_d.mxwt(3)} {win_buf:rsci.q_d.mxwt(4)} {win_buf:rsci.q_d.mxwt(5)} {win_buf:rsci.q_d.mxwt(6)} {win_buf:rsci.q_d.mxwt(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-510 -attr oid 508 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(0)} -port {win_buf:rsci.q_d.mxwt(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(1)} -port {win_buf:rsci.q_d.mxwt(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(2)} -port {win_buf:rsci.q_d.mxwt(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(3)} -port {win_buf:rsci.q_d.mxwt(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(4)} -port {win_buf:rsci.q_d.mxwt(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(5)} -port {win_buf:rsci.q_d.mxwt(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(6)} -port {win_buf:rsci.q_d.mxwt(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(7)} -port {win_buf:rsci.q_d.mxwt(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.oswt.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-511 -attr oid 509 -attr vt d
load net {win_buf:rsci.oswt.pff} -port {win_buf:rsci.oswt.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-512 -attr oid 510 -attr vt d
load net {win_buf:rsci.iswt0#1.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-513 -attr oid 511 -attr vt d
load net {win_buf:rsci.iswt0#1.pff} -port {win_buf:rsci.iswt0#1.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-514 -attr oid 512 -attr vt d
load inst "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl:inst" "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-515 -attr oid 513 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl:inst} -attr area 4.005000 -attr delay 0.176282 -attr hier "/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl"
load net {core.wen} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-516 -attr oid 514 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/core.wen}
load net {core.wten} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-517 -attr oid 515 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/core.wten}
load net {win_buf:rsci.oswt} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl:inst" {win_buf:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-518 -attr oid 516 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.oswt}
load net {win_buf:rsci.biwt} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl:inst" {win_buf:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-519 -attr oid 517 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.biwt}
load net {win_buf:rsci.bdwt} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl:inst" {win_buf:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-520 -attr oid 518 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.bdwt}
load net {win_buf:rsci.radr_d.core.sct.iff} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl:inst" {win_buf:rsci.radr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-521 -attr oid 519 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.core.sct.iff}
load net {win_buf:rsci.oswt.pff} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl:inst" {win_buf:rsci.oswt.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-522 -attr oid 520 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.oswt.pff}
load net {win_buf:rsci.wadr_d.core.sct.iff} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl:inst" {win_buf:rsci.wadr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-523 -attr oid 521 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.core.sct.iff}
load net {win_buf:rsci.iswt0#1.pff} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_ctrl:inst" {win_buf:rsci.iswt0#1.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-524 -attr oid 522 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.iswt0#1.pff}
load inst "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-525 -attr oid 523 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst} -attr area 32.008000 -attr delay 0.455128 -attr hier "/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp"
load net {clk} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-526 -attr oid 524 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/clk}
load net {rst} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-527 -attr oid 525 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/rst}
load net {win_buf:rsci.radr_d.reg(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.radr_d(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.reg}
load net {win_buf:rsci.radr_d.reg(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.radr_d(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.reg}
load net {win_buf:rsci.radr_d.reg(2)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.radr_d(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.reg}
load net {win_buf:rsci.radr_d.reg(3)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.radr_d(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.reg}
load net {win_buf:rsci.radr_d.reg(4)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.radr_d(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.reg}
load net {win_buf:rsci.radr_d.reg(5)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.radr_d(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.reg}
load net {win_buf:rsci.radr_d.reg(6)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.radr_d(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.reg}
load net {win_buf:rsci.wadr_d.reg(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.wadr_d(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.reg}
load net {win_buf:rsci.wadr_d.reg(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.wadr_d(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.reg}
load net {win_buf:rsci.wadr_d.reg(2)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.wadr_d(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.reg}
load net {win_buf:rsci.wadr_d.reg(3)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.wadr_d(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.reg}
load net {win_buf:rsci.wadr_d.reg(4)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.wadr_d(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.reg}
load net {win_buf:rsci.wadr_d.reg(5)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.wadr_d(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.reg}
load net {win_buf:rsci.wadr_d.reg(6)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.wadr_d(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.reg}
load net {win_buf:rsci.d_d.reg(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.d_d(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.reg}
load net {win_buf:rsci.d_d.reg(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.d_d(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.reg}
load net {win_buf:rsci.d_d.reg(2)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.d_d(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.reg}
load net {win_buf:rsci.d_d.reg(3)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.d_d(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.reg}
load net {win_buf:rsci.d_d.reg(4)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.d_d(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.reg}
load net {win_buf:rsci.d_d.reg(5)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.d_d(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.reg}
load net {win_buf:rsci.d_d.reg(6)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.d_d(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.reg}
load net {win_buf:rsci.d_d.reg(7)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.d_d(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.reg}
load net {win_buf:rsci.q_d(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.q_d(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.q_d(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(2)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.q_d(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(3)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.q_d(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(4)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.q_d(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(5)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.q_d(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(6)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.q_d(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(7)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.q_d(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d}
load net {win_buf:rsci.radr_d.core(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.radr_d.core(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.radr_d.core(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.radr_d.core(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.radr_d.core(2)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.radr_d.core(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.radr_d.core(3)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.radr_d.core(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.radr_d.core(4)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.radr_d.core(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.radr_d.core(5)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.radr_d.core(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.radr_d.core(6)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.radr_d.core(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.core}
load net {win_buf:rsci.wadr_d.core(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.wadr_d.core(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.wadr_d.core(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.wadr_d.core(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.wadr_d.core(2)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.wadr_d.core(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.wadr_d.core(3)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.wadr_d.core(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.wadr_d.core(4)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.wadr_d.core(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.wadr_d.core(5)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.wadr_d.core(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.wadr_d.core(6)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.wadr_d.core(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.core}
load net {win_buf:rsci.d_d.core(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.d_d.core(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.core}
load net {win_buf:rsci.d_d.core(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.d_d.core(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.core}
load net {win_buf:rsci.d_d.core(2)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.d_d.core(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.core}
load net {win_buf:rsci.d_d.core(3)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.d_d.core(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.core}
load net {win_buf:rsci.d_d.core(4)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.d_d.core(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.core}
load net {win_buf:rsci.d_d.core(5)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.d_d.core(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.core}
load net {win_buf:rsci.d_d.core(6)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.d_d.core(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.core}
load net {win_buf:rsci.d_d.core(7)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.d_d.core(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.d_d.core}
load net {win_buf:rsci.q_d.mxwt(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.q_d.mxwt(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.q_d.mxwt(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(2)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.q_d.mxwt(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(3)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.q_d.mxwt(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(4)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.q_d.mxwt(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(5)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.q_d.mxwt(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(6)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.q_d.mxwt(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(7)} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.q_d.mxwt(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.biwt} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.biwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-528 -attr oid 526 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.biwt}
load net {win_buf:rsci.bdwt} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.bdwt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-529 -attr oid 527 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.bdwt}
load net {win_buf:rsci.radr_d.core.sct.iff} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.radr_d.core.sct} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-530 -attr oid 528 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.radr_d.core.sct.iff}
load net {win_buf:rsci.wadr_d.core.sct.iff} -pin  "SAD_MATCH:core:win_buf:rsci#1:win_buf:rsc.@:wait_dp:inst" {win_buf:rsci.wadr_d.core.sct.pff} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-531 -attr oid 529 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1/win_buf:rsci.wadr_d.core.sct.iff}
### END MODULE 

module new "SAD_MATCH:core:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-532 -attr oid 530 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-533 -attr oid 531 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/rst}
load port {core.wen} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-534 -attr oid 532 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/core.wen}
load port {core.wten} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-535 -attr oid 533 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/core.wten}
load port {INPUT:rsci.wen_comp} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-536 -attr oid 534 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/INPUT:rsci.wen_comp}
load port {OUTPUT:rsci.wen_comp} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-537 -attr oid 535 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/OUTPUT:rsci.wen_comp}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-538 -attr oid 536 -attr vt d
load net {clk} -port {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-539 -attr oid 537 -attr vt d
load net {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-540 -attr oid 538 -attr vt d
load net {rst} -port {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-541 -attr oid 539 -attr vt d
load net {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-542 -attr oid 540 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-543 -attr oid 541 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/core.wen}
load net {core.wten} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-544 -attr oid 542 -attr vt d
load net {core.wten.reg} -port {core.wten} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-545 -attr oid 543 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/core.wten}
load net {INPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-546 -attr oid 544 -attr vt d
load net {INPUT:rsci.wen_comp} -port {INPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-547 -attr oid 545 -attr vt d
load net {OUTPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-548 -attr oid 546 -attr vt d
load net {OUTPUT:rsci.wen_comp} -port {OUTPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-549 -attr oid 547 -attr vt d
load inst "and" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-550 -attr oid 548 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/and} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {INPUT:rsci.wen_comp} -pin  "and" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/INPUT:rsci.wen_comp}
load net {OUTPUT:rsci.wen_comp} -pin  "and" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/OUTPUT:rsci.wen_comp}
load net {core.wen} -pin  "and" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/core.wen}
load inst "not" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-551 -attr oid 549 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/not} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {core.wen} -pin  "not" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/core.wen}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/not.itm}
load inst "reg(core.wten)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-552 -attr oid 550 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/reg(core.wten)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {not.itm} -pin  "reg(core.wten)" {D(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/not.itm}
load net {GND} -pin  "reg(core.wten)" {DRs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/200#26}
load net {clk} -pin  "reg(core.wten)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-553 -attr oid 551 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/clk}
load net {rst} -pin  "reg(core.wten)" {Rs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/rst}
load net {core.wten.reg} -pin  "reg(core.wten)" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller/core.wten.reg}
### END MODULE 

module new "SAD_MATCH:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-554 -attr oid 552 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-555 -attr oid 553 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/rst}
load port {core.wen} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-556 -attr oid 554 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/core.wen}
load portBus fsm_output(19:0) output 20 {fsm_output(19)} {fsm_output(18)} {fsm_output(17)} {fsm_output(16)} {fsm_output(15)} {fsm_output(14)} {fsm_output(13)} {fsm_output(12)} {fsm_output(11)} {fsm_output(10)} {fsm_output(9)} {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-557 -attr oid 555 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load port {loop_3.C#2_tr0} input -symbol left_portin noname -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/loop_3.C#2_tr0}
load port {loop_2.C#0_tr0} input -symbol left_portin noname -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/loop_2.C#0_tr0}
load port {loop_4.C#2_tr0} input -symbol left_portin noname -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/loop_4.C#2_tr0}
load port {loop_6.C#1_tr0} input -symbol left_portin noname -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/loop_6.C#1_tr0}
load port {loop_5.C#0_tr0} input -symbol left_portin noname -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/loop_5.C#0_tr0}
load port {loop_lmm.C#2_tr0} input -symbol left_portin noname -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/loop_lmm.C#2_tr0}
load port {loop_8.C#2_tr0} input -symbol left_portin noname -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/loop_8.C#2_tr0}
load port {loop_7.C#0_tr0} input -symbol left_portin noname -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/loop_7.C#0_tr0}
load port {loop_lmm.C#4_tr0} input -symbol left_portin noname -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/loop_lmm.C#4_tr0}
load net {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-558 -attr oid 556 -attr vt d
load net {clk} -port {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-559 -attr oid 557
load net {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-560 -attr oid 558 -attr vt d
load net {rst} -port {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-561 -attr oid 559
load net {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-562 -attr oid 560 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-563 -attr oid 561
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load net {fsm_output(7)} -attr vt d
load net {fsm_output(8)} -attr vt d
load net {fsm_output(9)} -attr vt d
load net {fsm_output(10)} -attr vt d
load net {fsm_output(11)} -attr vt d
load net {fsm_output(12)} -attr vt d
load net {fsm_output(13)} -attr vt d
load net {fsm_output(14)} -attr vt d
load net {fsm_output(15)} -attr vt d
load net {fsm_output(16)} -attr vt d
load net {fsm_output(17)} -attr vt d
load net {fsm_output(18)} -attr vt d
load net {fsm_output(19)} -attr vt d
load netBundle {fsm_output} 20 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} {fsm_output(7)} {fsm_output(8)} {fsm_output(9)} {fsm_output(10)} {fsm_output(11)} {fsm_output(12)} {fsm_output(13)} {fsm_output(14)} {fsm_output(15)} {fsm_output(16)} {fsm_output(17)} {fsm_output(18)} {fsm_output(19)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-564 -attr oid 562 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(7)} -port {fsm_output(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(8)} -port {fsm_output(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(9)} -port {fsm_output(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(10)} -port {fsm_output(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(11)} -port {fsm_output(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(12)} -port {fsm_output(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(13)} -port {fsm_output(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(14)} -port {fsm_output(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(15)} -port {fsm_output(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(16)} -port {fsm_output(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(17)} -port {fsm_output(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(18)} -port {fsm_output(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {fsm_output(19)} -port {fsm_output(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm/fsm_output}
load net {loop_3.C#2_tr0} -attr vt d
load net {loop_3.C#2_tr0} -port {loop_3.C#2_tr0}
load net {loop_2.C#0_tr0} -attr vt d
load net {loop_2.C#0_tr0} -port {loop_2.C#0_tr0}
load net {loop_4.C#2_tr0} -attr vt d
load net {loop_4.C#2_tr0} -port {loop_4.C#2_tr0}
load net {loop_6.C#1_tr0} -attr vt d
load net {loop_6.C#1_tr0} -port {loop_6.C#1_tr0}
load net {loop_5.C#0_tr0} -attr vt d
load net {loop_5.C#0_tr0} -port {loop_5.C#0_tr0}
load net {loop_lmm.C#2_tr0} -attr vt d
load net {loop_lmm.C#2_tr0} -port {loop_lmm.C#2_tr0}
load net {loop_8.C#2_tr0} -attr vt d
load net {loop_8.C#2_tr0} -port {loop_8.C#2_tr0}
load net {loop_7.C#0_tr0} -attr vt d
load net {loop_7.C#0_tr0} -port {loop_7.C#0_tr0}
load net {loop_lmm.C#4_tr0} -attr vt d
load net {loop_lmm.C#4_tr0} -port {loop_lmm.C#4_tr0}
### END MODULE 

module new "SAD_MATCH:core" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-565 -attr oid 563 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-566 -attr oid 564 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/rst}
load portBus INPUT:rsc.dat(7:0) input 8 {INPUT:rsc.dat(7)} {INPUT:rsc.dat(6)} {INPUT:rsc.dat(5)} {INPUT:rsc.dat(4)} {INPUT:rsc.dat(3)} {INPUT:rsc.dat(2)} {INPUT:rsc.dat(1)} {INPUT:rsc.dat(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-567 -attr oid 565 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsc.dat}
load port {INPUT:rsc.vld} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-568 -attr oid 566 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsc.vld}
load port {INPUT:rsc.rdy} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-569 -attr oid 567 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsc.rdy}
load portBus OUTPUT:rsc.dat(7:0) output 8 {OUTPUT:rsc.dat(7)} {OUTPUT:rsc.dat(6)} {OUTPUT:rsc.dat(5)} {OUTPUT:rsc.dat(4)} {OUTPUT:rsc.dat(3)} {OUTPUT:rsc.dat(2)} {OUTPUT:rsc.dat(1)} {OUTPUT:rsc.dat(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-570 -attr oid 568 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load port {OUTPUT:rsc.vld} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-571 -attr oid 569 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.vld}
load port {OUTPUT:rsc.rdy} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-572 -attr oid 570 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.rdy}
load portBus row_buf:rsci.radr_d(6:0) output 7 {row_buf:rsci.radr_d(6)} {row_buf:rsci.radr_d(5)} {row_buf:rsci.radr_d(4)} {row_buf:rsci.radr_d(3)} {row_buf:rsci.radr_d(2)} {row_buf:rsci.radr_d(1)} {row_buf:rsci.radr_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-573 -attr oid 571 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d}
load portBus row_buf:rsci.wadr_d(6:0) output 7 {row_buf:rsci.wadr_d(6)} {row_buf:rsci.wadr_d(5)} {row_buf:rsci.wadr_d(4)} {row_buf:rsci.wadr_d(3)} {row_buf:rsci.wadr_d(2)} {row_buf:rsci.wadr_d(1)} {row_buf:rsci.wadr_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-574 -attr oid 572 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d}
load portBus row_buf:rsci.d_d(7:0) output 8 {row_buf:rsci.d_d(7)} {row_buf:rsci.d_d(6)} {row_buf:rsci.d_d(5)} {row_buf:rsci.d_d(4)} {row_buf:rsci.d_d(3)} {row_buf:rsci.d_d(2)} {row_buf:rsci.d_d(1)} {row_buf:rsci.d_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-575 -attr oid 573 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d}
load port {row_buf:rsci.we_d} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-576 -attr oid 574 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.we_d}
load port {row_buf:rsci.re_d} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-577 -attr oid 575 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.re_d}
load portBus row_buf:rsci.q_d(7:0) input 8 {row_buf:rsci.q_d(7)} {row_buf:rsci.q_d(6)} {row_buf:rsci.q_d(5)} {row_buf:rsci.q_d(4)} {row_buf:rsci.q_d(3)} {row_buf:rsci.q_d(2)} {row_buf:rsci.q_d(1)} {row_buf:rsci.q_d(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-578 -attr oid 576 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d}
load portBus win_buf:rsci.radr_d(6:0) output 7 {win_buf:rsci.radr_d(6)} {win_buf:rsci.radr_d(5)} {win_buf:rsci.radr_d(4)} {win_buf:rsci.radr_d(3)} {win_buf:rsci.radr_d(2)} {win_buf:rsci.radr_d(1)} {win_buf:rsci.radr_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-579 -attr oid 577 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d}
load portBus win_buf:rsci.wadr_d(6:0) output 7 {win_buf:rsci.wadr_d(6)} {win_buf:rsci.wadr_d(5)} {win_buf:rsci.wadr_d(4)} {win_buf:rsci.wadr_d(3)} {win_buf:rsci.wadr_d(2)} {win_buf:rsci.wadr_d(1)} {win_buf:rsci.wadr_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-580 -attr oid 578 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d}
load portBus win_buf:rsci.d_d(7:0) output 8 {win_buf:rsci.d_d(7)} {win_buf:rsci.d_d(6)} {win_buf:rsci.d_d(5)} {win_buf:rsci.d_d(4)} {win_buf:rsci.d_d(3)} {win_buf:rsci.d_d(2)} {win_buf:rsci.d_d(1)} {win_buf:rsci.d_d(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-581 -attr oid 579 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d}
load port {win_buf:rsci.we_d} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-582 -attr oid 580 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.we_d}
load port {win_buf:rsci.re_d} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-583 -attr oid 581 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.re_d}
load portBus win_buf:rsci.q_d(7:0) input 8 {win_buf:rsci.q_d(7)} {win_buf:rsci.q_d(6)} {win_buf:rsci.q_d(5)} {win_buf:rsci.q_d(4)} {win_buf:rsci.q_d(3)} {win_buf:rsci.q_d(2)} {win_buf:rsci.q_d(1)} {win_buf:rsci.q_d(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-584 -attr oid 582 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d}
load symbol "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(4,0,2,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(3:0) input 4 {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(1:0) input 2 {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(3:0) output 4 {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(4,0,3,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(3:0) input 4 {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(2:0) input 3 {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(4:0) output 5 {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(8,0,4,0,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(7:0) input 8 {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(3:0) input 4 {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(7:0) output 8 {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(32,1,11,1,33)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(31:0) input 32 {a(31)} {a(30)} {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(10:0) input 11 {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(32:0) output 33 {z(32)} {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(16,0,2,1,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(15:0) input 16 {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(1:0) input 2 {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(15:0) output 16 {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(6,0,6,0,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(5:0) input 6 {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(5:0) input 6 {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(5:0) output 6 {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "SAD_MATCH:core:INPUT:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus INPUT:rsc.dat(7:0) input 8 {INPUT:rsc.dat(7)} {INPUT:rsc.dat(6)} {INPUT:rsc.dat(5)} {INPUT:rsc.dat(4)} {INPUT:rsc.dat(3)} {INPUT:rsc.dat(2)} {INPUT:rsc.dat(1)} {INPUT:rsc.dat(0)} \
     port {INPUT:rsc.vld} input.left \
     port {INPUT:rsc.rdy} input.left \
     port {core.wen} input \
     port {INPUT:rsci.oswt} input \
     port {INPUT:rsci.wen_comp} output \
     portBus INPUT:rsci.idat.mxwt(7:0) output 8 {INPUT:rsci.idat.mxwt(7)} {INPUT:rsci.idat.mxwt(6)} {INPUT:rsci.idat.mxwt(5)} {INPUT:rsci.idat.mxwt(4)} {INPUT:rsci.idat.mxwt(3)} {INPUT:rsci.idat.mxwt(2)} {INPUT:rsci.idat.mxwt(1)} {INPUT:rsci.idat.mxwt(0)} \

load symbol "SAD_MATCH:core:OUTPUT:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus OUTPUT:rsc.dat(7:0) output 8 {OUTPUT:rsc.dat(7)} {OUTPUT:rsc.dat(6)} {OUTPUT:rsc.dat(5)} {OUTPUT:rsc.dat(4)} {OUTPUT:rsc.dat(3)} {OUTPUT:rsc.dat(2)} {OUTPUT:rsc.dat(1)} {OUTPUT:rsc.dat(0)} \
     port {OUTPUT:rsc.vld} output.right \
     port {OUTPUT:rsc.rdy} output.right \
     port {core.wen} input \
     port {OUTPUT:rsci.oswt} input \
     port {OUTPUT:rsci.wen_comp} output \
     portBus OUTPUT:rsci.idat(7:0) input 8 {OUTPUT:rsci.idat(7)} {OUTPUT:rsci.idat(6)} {OUTPUT:rsci.idat(5)} {OUTPUT:rsci.idat(4)} {OUTPUT:rsci.idat(3)} {OUTPUT:rsci.idat(2)} {OUTPUT:rsci.idat(1)} {OUTPUT:rsci.idat(0)} \

load symbol "SAD_MATCH:core:row_buf:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus row_buf:rsci.radr_d(6:0) output 7 {row_buf:rsci.radr_d(6)} {row_buf:rsci.radr_d(5)} {row_buf:rsci.radr_d(4)} {row_buf:rsci.radr_d(3)} {row_buf:rsci.radr_d(2)} {row_buf:rsci.radr_d(1)} {row_buf:rsci.radr_d(0)} \
     portBus row_buf:rsci.wadr_d(6:0) output 7 {row_buf:rsci.wadr_d(6)} {row_buf:rsci.wadr_d(5)} {row_buf:rsci.wadr_d(4)} {row_buf:rsci.wadr_d(3)} {row_buf:rsci.wadr_d(2)} {row_buf:rsci.wadr_d(1)} {row_buf:rsci.wadr_d(0)} \
     portBus row_buf:rsci.d_d(7:0) output 8 {row_buf:rsci.d_d(7)} {row_buf:rsci.d_d(6)} {row_buf:rsci.d_d(5)} {row_buf:rsci.d_d(4)} {row_buf:rsci.d_d(3)} {row_buf:rsci.d_d(2)} {row_buf:rsci.d_d(1)} {row_buf:rsci.d_d(0)} \
     port {row_buf:rsci.we_d} output \
     port {row_buf:rsci.re_d} output \
     portBus row_buf:rsci.q_d(7:0) input 8 {row_buf:rsci.q_d(7)} {row_buf:rsci.q_d(6)} {row_buf:rsci.q_d(5)} {row_buf:rsci.q_d(4)} {row_buf:rsci.q_d(3)} {row_buf:rsci.q_d(2)} {row_buf:rsci.q_d(1)} {row_buf:rsci.q_d(0)} \
     port {core.wen} input \
     port {core.wten} input \
     port {row_buf:rsci.oswt} input \
     portBus row_buf:rsci.radr_d.core(6:0) input 7 {row_buf:rsci.radr_d.core(6)} {row_buf:rsci.radr_d.core(5)} {row_buf:rsci.radr_d.core(4)} {row_buf:rsci.radr_d.core(3)} {row_buf:rsci.radr_d.core(2)} {row_buf:rsci.radr_d.core(1)} {row_buf:rsci.radr_d.core(0)} \
     portBus row_buf:rsci.wadr_d.core(6:0) input 7 {row_buf:rsci.wadr_d.core(6)} {row_buf:rsci.wadr_d.core(5)} {row_buf:rsci.wadr_d.core(4)} {row_buf:rsci.wadr_d.core(3)} {row_buf:rsci.wadr_d.core(2)} {row_buf:rsci.wadr_d.core(1)} {row_buf:rsci.wadr_d.core(0)} \
     portBus row_buf:rsci.d_d.core(7:0) input 8 {row_buf:rsci.d_d.core(7)} {row_buf:rsci.d_d.core(6)} {row_buf:rsci.d_d.core(5)} {row_buf:rsci.d_d.core(4)} {row_buf:rsci.d_d.core(3)} {row_buf:rsci.d_d.core(2)} {row_buf:rsci.d_d.core(1)} {row_buf:rsci.d_d.core(0)} \
     portBus row_buf:rsci.q_d.mxwt(7:0) output 8 {row_buf:rsci.q_d.mxwt(7)} {row_buf:rsci.q_d.mxwt(6)} {row_buf:rsci.q_d.mxwt(5)} {row_buf:rsci.q_d.mxwt(4)} {row_buf:rsci.q_d.mxwt(3)} {row_buf:rsci.q_d.mxwt(2)} {row_buf:rsci.q_d.mxwt(1)} {row_buf:rsci.q_d.mxwt(0)} \
     port {row_buf:rsci.oswt.pff} input \
     port {row_buf:rsci.iswt0#1.pff} input \

load symbol "SAD_MATCH:core:win_buf:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus win_buf:rsci.radr_d(6:0) output 7 {win_buf:rsci.radr_d(6)} {win_buf:rsci.radr_d(5)} {win_buf:rsci.radr_d(4)} {win_buf:rsci.radr_d(3)} {win_buf:rsci.radr_d(2)} {win_buf:rsci.radr_d(1)} {win_buf:rsci.radr_d(0)} \
     portBus win_buf:rsci.wadr_d(6:0) output 7 {win_buf:rsci.wadr_d(6)} {win_buf:rsci.wadr_d(5)} {win_buf:rsci.wadr_d(4)} {win_buf:rsci.wadr_d(3)} {win_buf:rsci.wadr_d(2)} {win_buf:rsci.wadr_d(1)} {win_buf:rsci.wadr_d(0)} \
     portBus win_buf:rsci.d_d(7:0) output 8 {win_buf:rsci.d_d(7)} {win_buf:rsci.d_d(6)} {win_buf:rsci.d_d(5)} {win_buf:rsci.d_d(4)} {win_buf:rsci.d_d(3)} {win_buf:rsci.d_d(2)} {win_buf:rsci.d_d(1)} {win_buf:rsci.d_d(0)} \
     port {win_buf:rsci.we_d} output \
     port {win_buf:rsci.re_d} output \
     portBus win_buf:rsci.q_d(7:0) input 8 {win_buf:rsci.q_d(7)} {win_buf:rsci.q_d(6)} {win_buf:rsci.q_d(5)} {win_buf:rsci.q_d(4)} {win_buf:rsci.q_d(3)} {win_buf:rsci.q_d(2)} {win_buf:rsci.q_d(1)} {win_buf:rsci.q_d(0)} \
     port {core.wen} input \
     port {core.wten} input \
     port {win_buf:rsci.oswt} input \
     portBus win_buf:rsci.radr_d.core(6:0) input 7 {win_buf:rsci.radr_d.core(6)} {win_buf:rsci.radr_d.core(5)} {win_buf:rsci.radr_d.core(4)} {win_buf:rsci.radr_d.core(3)} {win_buf:rsci.radr_d.core(2)} {win_buf:rsci.radr_d.core(1)} {win_buf:rsci.radr_d.core(0)} \
     portBus win_buf:rsci.wadr_d.core(6:0) input 7 {win_buf:rsci.wadr_d.core(6)} {win_buf:rsci.wadr_d.core(5)} {win_buf:rsci.wadr_d.core(4)} {win_buf:rsci.wadr_d.core(3)} {win_buf:rsci.wadr_d.core(2)} {win_buf:rsci.wadr_d.core(1)} {win_buf:rsci.wadr_d.core(0)} \
     portBus win_buf:rsci.d_d.core(7:0) input 8 {win_buf:rsci.d_d.core(7)} {win_buf:rsci.d_d.core(6)} {win_buf:rsci.d_d.core(5)} {win_buf:rsci.d_d.core(4)} {win_buf:rsci.d_d.core(3)} {win_buf:rsci.d_d.core(2)} {win_buf:rsci.d_d.core(1)} {win_buf:rsci.d_d.core(0)} \
     portBus win_buf:rsci.q_d.mxwt(7:0) output 8 {win_buf:rsci.q_d.mxwt(7)} {win_buf:rsci.q_d.mxwt(6)} {win_buf:rsci.q_d.mxwt(5)} {win_buf:rsci.q_d.mxwt(4)} {win_buf:rsci.q_d.mxwt(3)} {win_buf:rsci.q_d.mxwt(2)} {win_buf:rsci.q_d.mxwt(1)} {win_buf:rsci.q_d.mxwt(0)} \
     port {win_buf:rsci.oswt.pff} input \
     port {win_buf:rsci.iswt0#1.pff} input \

load symbol "SAD_MATCH:core:staller" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wen} output \
     port {core.wten} output \
     port {INPUT:rsci.wen_comp} input \
     port {OUTPUT:rsci.wen_comp} input \

load symbol "SAD_MATCH:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wen} input \
     portBus fsm_output(19:0) output 20 {fsm_output(19)} {fsm_output(18)} {fsm_output(17)} {fsm_output(16)} {fsm_output(15)} {fsm_output(14)} {fsm_output(13)} {fsm_output(12)} {fsm_output(11)} {fsm_output(10)} {fsm_output(9)} {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {loop_3.C#2_tr0} input \
     port {loop_2.C#0_tr0} input \
     port {loop_4.C#2_tr0} input \
     port {loop_6.C#1_tr0} input \
     port {loop_5.C#0_tr0} input \
     port {loop_lmm.C#2_tr0} input \
     port {loop_8.C#2_tr0} input \
     port {loop_7.C#0_tr0} input \
     port {loop_lmm.C#4_tr0} input \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,16)" "INTERFACE" AND boxcolor 0 \
     portBus A0(15:0) input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(15:0) input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(15:0) output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(16,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(15:0) input 16 {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(15:0) output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(1,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,8)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,8)" "INTERFACE" AND boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,24)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(23:0) input 24 {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(23:0) input 24 {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(23:0) output 24 {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,24)" "INTERFACE" AND boxcolor 0 \
     portBus A0(23:0) input 24 {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(23:0) input 24 {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(23:0) output 24 {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(6,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(24,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(23:0) input 24 {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(23:0) output 24 {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(4,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,2)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(5,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,2)" "INTERFACE" AND boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "reg(2,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(1:0) input 2 {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(3,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,3)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(2:0) input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(2:0) input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,3)" "INTERFACE" AND boxcolor 0 \
     portBus A0(2:0) input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(2:0) input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(6,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,6)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(5:0) input 6 {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(5:0) input 6 {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(5:0) output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(6,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(5:0) input 6 {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(5:0) output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,4)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,4)" "INTERFACE" AND boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(4,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(4,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(3,4)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(3:0) input 4 {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,32)" "INTERFACE" AND boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(3,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(31:0) input 32 {DRs(31)} {DRs(30)} {DRs(29)} {DRs(28)} {DRs(27)} {DRs(26)} {DRs(25)} {DRs(24)} {DRs(23)} {DRs(22)} {DRs(21)} {DRs(20)} {DRs(19)} {DRs(18)} {DRs(17)} {DRs(16)} {DRs(15)} {DRs(14)} {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(8,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,11,-1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(10:0) input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(16,-1,1,0,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(15:0) input 16 {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(15:0) output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,-1,3,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(2:0) input 3 {B(2)} {B(1)} {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(29,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus A16(0:0) input 1 {A16(0)} \
     portBus A17(0:0) input 1 {A17(0)} \
     portBus A18(0:0) input 1 {A18(0)} \
     portBus A19(0:0) input 1 {A19(0)} \
     portBus A20(0:0) input 1 {A20(0)} \
     portBus A21(0:0) input 1 {A21(0)} \
     portBus A22(0:0) input 1 {A22(0)} \
     portBus A23(0:0) input 1 {A23(0)} \
     portBus A24(0:0) input 1 {A24(0)} \
     portBus A25(0:0) input 1 {A25(0)} \
     portBus A26(0:0) input 1 {A26(0)} \
     portBus A27(0:0) input 1 {A27(0)} \
     portBus A28(0:0) input 1 {A28(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nand(4,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(3,3)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(2:0) input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(2:0) input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(2:0) input 3 {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(4,32)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(31:0) input 32 {A2(31)} {A2(30)} {A2(29)} {A2(28)} {A2(27)} {A2(26)} {A2(25)} {A2(24)} {A2(23)} {A2(22)} {A2(21)} {A2(20)} {A2(19)} {A2(18)} {A2(17)} {A2(16)} {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(31:0) input 32 {A3(31)} {A3(30)} {A3(29)} {A3(28)} {A3(27)} {A3(26)} {A3(25)} {A3(24)} {A3(23)} {A3(22)} {A3(21)} {A3(20)} {A3(19)} {A3(18)} {A3(17)} {A3(16)} {A3(15)} {A3(14)} {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,8)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(7:0) input 8 {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,9)" "INTERFACE" OR boxcolor 0 \
     portBus A0(8:0) input 9 {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(8:0) input 9 {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,6)" "INTERFACE" OR boxcolor 0 \
     portBus A0(5:0) input 6 {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(5:0) input 6 {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(5:0) output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,3)" "INTERFACE" OR boxcolor 0 \
     portBus A0(2:0) input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(2:0) input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,16)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(15:0) input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(15:0) input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(15:0) output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,-1,4,0,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(5:0) input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(3:0) input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(5:0) output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,-1,6,-1,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(5:0) input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(5:0) input 6 {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(5:0) output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,0,4,-1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(1:0) input 2 {A(1)} {A(0)} \
     portBus B(3:0) input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(31,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus A16(0:0) input 1 {A16(0)} \
     portBus A17(0:0) input 1 {A17(0)} \
     portBus A18(0:0) input 1 {A18(0)} \
     portBus A19(0:0) input 1 {A19(0)} \
     portBus A20(0:0) input 1 {A20(0)} \
     portBus A21(0:0) input 1 {A21(0)} \
     portBus A22(0:0) input 1 {A22(0)} \
     portBus A23(0:0) input 1 {A23(0)} \
     portBus A24(0:0) input 1 {A24(0)} \
     portBus A25(0:0) input 1 {A25(0)} \
     portBus A26(0:0) input 1 {A26(0)} \
     portBus A27(0:0) input 1 {A27(0)} \
     portBus A28(0:0) input 1 {A28(0)} \
     portBus A29(0:0) input 1 {A29(0)} \
     portBus A30(0:0) input 1 {A30(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-585 -attr oid 583 -attr vt d
load net {core.wten} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-586 -attr oid 584 -attr vt d
load net {INPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-587 -attr oid 585 -attr vt d
load net {INPUT:rsci.idat.mxwt(0)} -attr vt d
load net {INPUT:rsci.idat.mxwt(1)} -attr vt d
load net {INPUT:rsci.idat.mxwt(2)} -attr vt d
load net {INPUT:rsci.idat.mxwt(3)} -attr vt d
load net {INPUT:rsci.idat.mxwt(4)} -attr vt d
load net {INPUT:rsci.idat.mxwt(5)} -attr vt d
load net {INPUT:rsci.idat.mxwt(6)} -attr vt d
load net {INPUT:rsci.idat.mxwt(7)} -attr vt d
load netBundle {INPUT:rsci.idat.mxwt} 8 {INPUT:rsci.idat.mxwt(0)} {INPUT:rsci.idat.mxwt(1)} {INPUT:rsci.idat.mxwt(2)} {INPUT:rsci.idat.mxwt(3)} {INPUT:rsci.idat.mxwt(4)} {INPUT:rsci.idat.mxwt(5)} {INPUT:rsci.idat.mxwt(6)} {INPUT:rsci.idat.mxwt(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-588 -attr oid 586 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load net {OUTPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-589 -attr oid 587 -attr vt d
load net {row_buf:rsci.q_d.mxwt(0)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(1)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(2)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(3)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(4)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(5)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(6)} -attr vt d
load net {row_buf:rsci.q_d.mxwt(7)} -attr vt d
load netBundle {row_buf:rsci.q_d.mxwt} 8 {row_buf:rsci.q_d.mxwt(0)} {row_buf:rsci.q_d.mxwt(1)} {row_buf:rsci.q_d.mxwt(2)} {row_buf:rsci.q_d.mxwt(3)} {row_buf:rsci.q_d.mxwt(4)} {row_buf:rsci.q_d.mxwt(5)} {row_buf:rsci.q_d.mxwt(6)} {row_buf:rsci.q_d.mxwt(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-590 -attr oid 588 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(0)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(1)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(2)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(3)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(4)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(5)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(6)} -attr vt d
load net {win_buf:rsci.q_d.mxwt(7)} -attr vt d
load netBundle {win_buf:rsci.q_d.mxwt} 8 {win_buf:rsci.q_d.mxwt(0)} {win_buf:rsci.q_d.mxwt(1)} {win_buf:rsci.q_d.mxwt(2)} {win_buf:rsci.q_d.mxwt(3)} {win_buf:rsci.q_d.mxwt(4)} {win_buf:rsci.q_d.mxwt(5)} {win_buf:rsci.q_d.mxwt(6)} {win_buf:rsci.q_d.mxwt(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-591 -attr oid 589 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {k.sva#1:mx1(0)} -attr vt d
load net {k.sva#1:mx1(1)} -attr vt d
load net {k.sva#1:mx1(2)} -attr vt d
load net {k.sva#1:mx1(3)} -attr vt d
load net {k.sva#1:mx1(4)} -attr vt d
load net {k.sva#1:mx1(5)} -attr vt d
load net {k.sva#1:mx1(6)} -attr vt d
load net {k.sva#1:mx1(7)} -attr vt d
load net {k.sva#1:mx1(8)} -attr vt d
load net {k.sva#1:mx1(9)} -attr vt d
load net {k.sva#1:mx1(10)} -attr vt d
load net {k.sva#1:mx1(11)} -attr vt d
load net {k.sva#1:mx1(12)} -attr vt d
load net {k.sva#1:mx1(13)} -attr vt d
load net {k.sva#1:mx1(14)} -attr vt d
load net {k.sva#1:mx1(15)} -attr vt d
load net {k.sva#1:mx1(16)} -attr vt d
load net {k.sva#1:mx1(17)} -attr vt d
load net {k.sva#1:mx1(18)} -attr vt d
load net {k.sva#1:mx1(19)} -attr vt d
load net {k.sva#1:mx1(20)} -attr vt d
load net {k.sva#1:mx1(21)} -attr vt d
load net {k.sva#1:mx1(22)} -attr vt d
load net {k.sva#1:mx1(23)} -attr vt d
load net {k.sva#1:mx1(24)} -attr vt d
load net {k.sva#1:mx1(25)} -attr vt d
load net {k.sva#1:mx1(26)} -attr vt d
load net {k.sva#1:mx1(27)} -attr vt d
load net {k.sva#1:mx1(28)} -attr vt d
load net {k.sva#1:mx1(29)} -attr vt d
load net {k.sva#1:mx1(30)} -attr vt d
load net {k.sva#1:mx1(31)} -attr vt d
load netBundle {k.sva#1:mx1} 32 {k.sva#1:mx1(0)} {k.sva#1:mx1(1)} {k.sva#1:mx1(2)} {k.sva#1:mx1(3)} {k.sva#1:mx1(4)} {k.sva#1:mx1(5)} {k.sva#1:mx1(6)} {k.sva#1:mx1(7)} {k.sva#1:mx1(8)} {k.sva#1:mx1(9)} {k.sva#1:mx1(10)} {k.sva#1:mx1(11)} {k.sva#1:mx1(12)} {k.sva#1:mx1(13)} {k.sva#1:mx1(14)} {k.sva#1:mx1(15)} {k.sva#1:mx1(16)} {k.sva#1:mx1(17)} {k.sva#1:mx1(18)} {k.sva#1:mx1(19)} {k.sva#1:mx1(20)} {k.sva#1:mx1(21)} {k.sva#1:mx1(22)} {k.sva#1:mx1(23)} {k.sva#1:mx1(24)} {k.sva#1:mx1(25)} {k.sva#1:mx1(26)} {k.sva#1:mx1(27)} {k.sva#1:mx1(28)} {k.sva#1:mx1(29)} {k.sva#1:mx1(30)} {k.sva#1:mx1(31)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-592 -attr oid 590 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {row_buf:rsci.radr_d.reg(0)} -attr vt d
load net {row_buf:rsci.radr_d.reg(1)} -attr vt d
load net {row_buf:rsci.radr_d.reg(2)} -attr vt d
load net {row_buf:rsci.radr_d.reg(3)} -attr vt d
load net {row_buf:rsci.radr_d.reg(4)} -attr vt d
load net {row_buf:rsci.radr_d.reg(5)} -attr vt d
load net {row_buf:rsci.radr_d.reg(6)} -attr vt d
load netBundle {row_buf:rsci.radr_d.reg} 7 {row_buf:rsci.radr_d.reg(0)} {row_buf:rsci.radr_d.reg(1)} {row_buf:rsci.radr_d.reg(2)} {row_buf:rsci.radr_d.reg(3)} {row_buf:rsci.radr_d.reg(4)} {row_buf:rsci.radr_d.reg(5)} {row_buf:rsci.radr_d.reg(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-593 -attr oid 591 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d.reg}
load net {row_buf:rsci.wadr_d.reg(0)} -attr vt d
load net {row_buf:rsci.wadr_d.reg(1)} -attr vt d
load net {row_buf:rsci.wadr_d.reg(2)} -attr vt d
load net {row_buf:rsci.wadr_d.reg(3)} -attr vt d
load net {row_buf:rsci.wadr_d.reg(4)} -attr vt d
load net {row_buf:rsci.wadr_d.reg(5)} -attr vt d
load net {row_buf:rsci.wadr_d.reg(6)} -attr vt d
load netBundle {row_buf:rsci.wadr_d.reg} 7 {row_buf:rsci.wadr_d.reg(0)} {row_buf:rsci.wadr_d.reg(1)} {row_buf:rsci.wadr_d.reg(2)} {row_buf:rsci.wadr_d.reg(3)} {row_buf:rsci.wadr_d.reg(4)} {row_buf:rsci.wadr_d.reg(5)} {row_buf:rsci.wadr_d.reg(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-594 -attr oid 592 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d.reg}
load net {row_buf:rsci.d_d.reg(0)} -attr vt d
load net {row_buf:rsci.d_d.reg(1)} -attr vt d
load net {row_buf:rsci.d_d.reg(2)} -attr vt d
load net {row_buf:rsci.d_d.reg(3)} -attr vt d
load net {row_buf:rsci.d_d.reg(4)} -attr vt d
load net {row_buf:rsci.d_d.reg(5)} -attr vt d
load net {row_buf:rsci.d_d.reg(6)} -attr vt d
load net {row_buf:rsci.d_d.reg(7)} -attr vt d
load netBundle {row_buf:rsci.d_d.reg} 8 {row_buf:rsci.d_d.reg(0)} {row_buf:rsci.d_d.reg(1)} {row_buf:rsci.d_d.reg(2)} {row_buf:rsci.d_d.reg(3)} {row_buf:rsci.d_d.reg(4)} {row_buf:rsci.d_d.reg(5)} {row_buf:rsci.d_d.reg(6)} {row_buf:rsci.d_d.reg(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-595 -attr oid 593 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d.reg}
load net {win_buf:rsci.radr_d.reg(0)} -attr vt d
load net {win_buf:rsci.radr_d.reg(1)} -attr vt d
load net {win_buf:rsci.radr_d.reg(2)} -attr vt d
load net {win_buf:rsci.radr_d.reg(3)} -attr vt d
load net {win_buf:rsci.radr_d.reg(4)} -attr vt d
load net {win_buf:rsci.radr_d.reg(5)} -attr vt d
load net {win_buf:rsci.radr_d.reg(6)} -attr vt d
load netBundle {win_buf:rsci.radr_d.reg} 7 {win_buf:rsci.radr_d.reg(0)} {win_buf:rsci.radr_d.reg(1)} {win_buf:rsci.radr_d.reg(2)} {win_buf:rsci.radr_d.reg(3)} {win_buf:rsci.radr_d.reg(4)} {win_buf:rsci.radr_d.reg(5)} {win_buf:rsci.radr_d.reg(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-596 -attr oid 594 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d.reg}
load net {win_buf:rsci.wadr_d.reg(0)} -attr vt d
load net {win_buf:rsci.wadr_d.reg(1)} -attr vt d
load net {win_buf:rsci.wadr_d.reg(2)} -attr vt d
load net {win_buf:rsci.wadr_d.reg(3)} -attr vt d
load net {win_buf:rsci.wadr_d.reg(4)} -attr vt d
load net {win_buf:rsci.wadr_d.reg(5)} -attr vt d
load net {win_buf:rsci.wadr_d.reg(6)} -attr vt d
load netBundle {win_buf:rsci.wadr_d.reg} 7 {win_buf:rsci.wadr_d.reg(0)} {win_buf:rsci.wadr_d.reg(1)} {win_buf:rsci.wadr_d.reg(2)} {win_buf:rsci.wadr_d.reg(3)} {win_buf:rsci.wadr_d.reg(4)} {win_buf:rsci.wadr_d.reg(5)} {win_buf:rsci.wadr_d.reg(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-597 -attr oid 595 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d.reg}
load net {win_buf:rsci.d_d.reg(0)} -attr vt d
load net {win_buf:rsci.d_d.reg(1)} -attr vt d
load net {win_buf:rsci.d_d.reg(2)} -attr vt d
load net {win_buf:rsci.d_d.reg(3)} -attr vt d
load net {win_buf:rsci.d_d.reg(4)} -attr vt d
load net {win_buf:rsci.d_d.reg(5)} -attr vt d
load net {win_buf:rsci.d_d.reg(6)} -attr vt d
load net {win_buf:rsci.d_d.reg(7)} -attr vt d
load netBundle {win_buf:rsci.d_d.reg} 8 {win_buf:rsci.d_d.reg(0)} {win_buf:rsci.d_d.reg(1)} {win_buf:rsci.d_d.reg(2)} {win_buf:rsci.d_d.reg(3)} {win_buf:rsci.d_d.reg(4)} {win_buf:rsci.d_d.reg(5)} {win_buf:rsci.d_d.reg(6)} {win_buf:rsci.d_d.reg(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-598 -attr oid 596 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d.reg}
load net {j(3:0).sva(0)} -attr vt d
load net {j(3:0).sva(1)} -attr vt d
load net {j(3:0).sva(2)} -attr vt d
load net {j(3:0).sva(3)} -attr vt d
load netBundle {j(3:0).sva} 4 {j(3:0).sva(0)} {j(3:0).sva(1)} {j(3:0).sva(2)} {j(3:0).sva(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-599 -attr oid 597 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva}
load net {k.sva(7:6)(0)} -attr vt d
load net {k.sva(7:6)(1)} -attr vt d
load netBundle {k.sva(7:6)} 2 {k.sva(7:6)(0)} {k.sva(7:6)(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-600 -attr oid 598 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(7:6)}
load net {k.sva(5:4)(0)} -attr vt d
load net {k.sva(5:4)(1)} -attr vt d
load netBundle {k.sva(5:4)} 2 {k.sva(5:4)(0)} {k.sva(5:4)(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-601 -attr oid 599 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(5:4)}
load net {loop_8:acc#10.itm(0)} -attr vt d
load net {loop_8:acc#10.itm(1)} -attr vt d
load net {loop_8:acc#10.itm(2)} -attr vt d
load net {loop_8:acc#10.itm(3)} -attr vt d
load net {loop_8:acc#10.itm(4)} -attr vt d
load net {loop_8:acc#10.itm(5)} -attr vt d
load netBundle {loop_8:acc#10.itm} 6 {loop_8:acc#10.itm(0)} {loop_8:acc#10.itm(1)} {loop_8:acc#10.itm(2)} {loop_8:acc#10.itm(3)} {loop_8:acc#10.itm(4)} {loop_8:acc#10.itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-602 -attr oid 600 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#10.itm}
load net {k.sva(31:8)(0)} -attr vt d
load net {k.sva(31:8)(1)} -attr vt d
load net {k.sva(31:8)(2)} -attr vt d
load net {k.sva(31:8)(3)} -attr vt d
load net {k.sva(31:8)(4)} -attr vt d
load net {k.sva(31:8)(5)} -attr vt d
load net {k.sva(31:8)(6)} -attr vt d
load net {k.sva(31:8)(7)} -attr vt d
load net {k.sva(31:8)(8)} -attr vt d
load net {k.sva(31:8)(9)} -attr vt d
load net {k.sva(31:8)(10)} -attr vt d
load net {k.sva(31:8)(11)} -attr vt d
load net {k.sva(31:8)(12)} -attr vt d
load net {k.sva(31:8)(13)} -attr vt d
load net {k.sva(31:8)(14)} -attr vt d
load net {k.sva(31:8)(15)} -attr vt d
load net {k.sva(31:8)(16)} -attr vt d
load net {k.sva(31:8)(17)} -attr vt d
load net {k.sva(31:8)(18)} -attr vt d
load net {k.sva(31:8)(19)} -attr vt d
load net {k.sva(31:8)(20)} -attr vt d
load net {k.sva(31:8)(21)} -attr vt d
load net {k.sva(31:8)(22)} -attr vt d
load net {k.sva(31:8)(23)} -attr vt d
load netBundle {k.sva(31:8)} 24 {k.sva(31:8)(0)} {k.sva(31:8)(1)} {k.sva(31:8)(2)} {k.sva(31:8)(3)} {k.sva(31:8)(4)} {k.sva(31:8)(5)} {k.sva(31:8)(6)} {k.sva(31:8)(7)} {k.sva(31:8)(8)} {k.sva(31:8)(9)} {k.sva(31:8)(10)} {k.sva(31:8)(11)} {k.sva(31:8)(12)} {k.sva(31:8)(13)} {k.sva(31:8)(14)} {k.sva(31:8)(15)} {k.sva(31:8)(16)} {k.sva(31:8)(17)} {k.sva(31:8)(18)} {k.sva(31:8)(19)} {k.sva(31:8)(20)} {k.sva(31:8)(21)} {k.sva(31:8)(22)} {k.sva(31:8)(23)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-603 -attr oid 601 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {loop_1:z(3:0).sva(0)} -attr vt d
load net {loop_1:z(3:0).sva(1)} -attr vt d
load net {loop_1:z(3:0).sva(2)} -attr vt d
load net {loop_1:z(3:0).sva(3)} -attr vt d
load netBundle {loop_1:z(3:0).sva} 4 {loop_1:z(3:0).sva(0)} {loop_1:z(3:0).sva(1)} {loop_1:z(3:0).sva(2)} {loop_1:z(3:0).sva(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-604 -attr oid 602 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_3:acc#14.psp(0)} -attr vt d
load net {loop_3:acc#14.psp(1)} -attr vt d
load net {loop_3:acc#14.psp(2)} -attr vt d
load net {loop_3:acc#14.psp(3)} -attr vt d
load netBundle {loop_3:acc#14.psp} 4 {loop_3:acc#14.psp(0)} {loop_3:acc#14.psp(1)} {loop_3:acc#14.psp(2)} {loop_3:acc#14.psp(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-605 -attr oid 603 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#14.psp}
load net {loop_3:acc#12.sdt(3:0)(0)} -attr vt d
load net {loop_3:acc#12.sdt(3:0)(1)} -attr vt d
load net {loop_3:acc#12.sdt(3:0)(2)} -attr vt d
load net {loop_3:acc#12.sdt(3:0)(3)} -attr vt d
load netBundle {loop_3:acc#12.sdt(3:0)} 4 {loop_3:acc#12.sdt(3:0)(0)} {loop_3:acc#12.sdt(3:0)(1)} {loop_3:acc#12.sdt(3:0)(2)} {loop_3:acc#12.sdt(3:0)(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-606 -attr oid 604 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#12.sdt(3:0)}
load net {loop_3:acc#11.sdt(3:0)#1(0)} -attr vt d
load net {loop_3:acc#11.sdt(3:0)#1(1)} -attr vt d
load net {loop_3:acc#11.sdt(3:0)#1(2)} -attr vt d
load net {loop_3:acc#11.sdt(3:0)#1(3)} -attr vt d
load netBundle {loop_3:acc#11.sdt(3:0)#1} 4 {loop_3:acc#11.sdt(3:0)#1(0)} {loop_3:acc#11.sdt(3:0)#1(1)} {loop_3:acc#11.sdt(3:0)#1(2)} {loop_3:acc#11.sdt(3:0)#1(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-607 -attr oid 605 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#11.sdt(3:0)#1}
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load net {z.out(2)} -attr vt d
load net {z.out(3)} -attr vt d
load netBundle {z.out} 4 {z.out(0)} {z.out(1)} {z.out(2)} {z.out(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-608 -attr oid 606 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out}
load net {z.out#2(0)} -attr vt d
load net {z.out#2(1)} -attr vt d
load net {z.out#2(2)} -attr vt d
load net {z.out#2(3)} -attr vt d
load net {z.out#2(4)} -attr vt d
load netBundle {z.out#2} 5 {z.out#2(0)} {z.out#2(1)} {z.out#2(2)} {z.out#2(3)} {z.out#2(4)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-609 -attr oid 607 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#2}
load net {z.out#3(0)} -attr vt d
load net {z.out#3(1)} -attr vt d
load net {z.out#3(2)} -attr vt d
load net {z.out#3(3)} -attr vt d
load net {z.out#3(4)} -attr vt d
load net {z.out#3(5)} -attr vt d
load net {z.out#3(6)} -attr vt d
load net {z.out#3(7)} -attr vt d
load netBundle {z.out#3} 8 {z.out#3(0)} {z.out#3(1)} {z.out#3(2)} {z.out#3(3)} {z.out#3(4)} {z.out#3(5)} {z.out#3(6)} {z.out#3(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-610 -attr oid 608 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load net {z.out#4(0)} -attr vt d
load net {z.out#4(1)} -attr vt d
load net {z.out#4(2)} -attr vt d
load net {z.out#4(3)} -attr vt d
load net {z.out#4(4)} -attr vt d
load net {z.out#4(5)} -attr vt d
load net {z.out#4(6)} -attr vt d
load net {z.out#4(7)} -attr vt d
load net {z.out#4(8)} -attr vt d
load net {z.out#4(9)} -attr vt d
load net {z.out#4(10)} -attr vt d
load net {z.out#4(11)} -attr vt d
load net {z.out#4(12)} -attr vt d
load net {z.out#4(13)} -attr vt d
load net {z.out#4(14)} -attr vt d
load net {z.out#4(15)} -attr vt d
load net {z.out#4(16)} -attr vt d
load net {z.out#4(17)} -attr vt d
load net {z.out#4(18)} -attr vt d
load net {z.out#4(19)} -attr vt d
load net {z.out#4(20)} -attr vt d
load net {z.out#4(21)} -attr vt d
load net {z.out#4(22)} -attr vt d
load net {z.out#4(23)} -attr vt d
load net {z.out#4(24)} -attr vt d
load net {z.out#4(25)} -attr vt d
load net {z.out#4(26)} -attr vt d
load net {z.out#4(27)} -attr vt d
load net {z.out#4(28)} -attr vt d
load net {z.out#4(29)} -attr vt d
load net {z.out#4(30)} -attr vt d
load net {z.out#4(31)} -attr vt d
load net {z.out#4(32)} -attr vt d
load netBundle {z.out#4} 33 {z.out#4(0)} {z.out#4(1)} {z.out#4(2)} {z.out#4(3)} {z.out#4(4)} {z.out#4(5)} {z.out#4(6)} {z.out#4(7)} {z.out#4(8)} {z.out#4(9)} {z.out#4(10)} {z.out#4(11)} {z.out#4(12)} {z.out#4(13)} {z.out#4(14)} {z.out#4(15)} {z.out#4(16)} {z.out#4(17)} {z.out#4(18)} {z.out#4(19)} {z.out#4(20)} {z.out#4(21)} {z.out#4(22)} {z.out#4(23)} {z.out#4(24)} {z.out#4(25)} {z.out#4(26)} {z.out#4(27)} {z.out#4(28)} {z.out#4(29)} {z.out#4(30)} {z.out#4(31)} {z.out#4(32)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-611 -attr oid 609 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#5(0)} -attr vt d
load net {z.out#5(1)} -attr vt d
load net {z.out#5(2)} -attr vt d
load net {z.out#5(3)} -attr vt d
load net {z.out#5(4)} -attr vt d
load net {z.out#5(5)} -attr vt d
load net {z.out#5(6)} -attr vt d
load net {z.out#5(7)} -attr vt d
load net {z.out#5(8)} -attr vt d
load net {z.out#5(9)} -attr vt d
load net {z.out#5(10)} -attr vt d
load net {z.out#5(11)} -attr vt d
load net {z.out#5(12)} -attr vt d
load net {z.out#5(13)} -attr vt d
load net {z.out#5(14)} -attr vt d
load net {z.out#5(15)} -attr vt d
load net {z.out#5(16)} -attr vt d
load net {z.out#5(17)} -attr vt d
load net {z.out#5(18)} -attr vt d
load net {z.out#5(19)} -attr vt d
load net {z.out#5(20)} -attr vt d
load net {z.out#5(21)} -attr vt d
load net {z.out#5(22)} -attr vt d
load net {z.out#5(23)} -attr vt d
load net {z.out#5(24)} -attr vt d
load net {z.out#5(25)} -attr vt d
load net {z.out#5(26)} -attr vt d
load net {z.out#5(27)} -attr vt d
load net {z.out#5(28)} -attr vt d
load net {z.out#5(29)} -attr vt d
load net {z.out#5(30)} -attr vt d
load net {z.out#5(31)} -attr vt d
load net {z.out#5(32)} -attr vt d
load netBundle {z.out#5} 33 {z.out#5(0)} {z.out#5(1)} {z.out#5(2)} {z.out#5(3)} {z.out#5(4)} {z.out#5(5)} {z.out#5(6)} {z.out#5(7)} {z.out#5(8)} {z.out#5(9)} {z.out#5(10)} {z.out#5(11)} {z.out#5(12)} {z.out#5(13)} {z.out#5(14)} {z.out#5(15)} {z.out#5(16)} {z.out#5(17)} {z.out#5(18)} {z.out#5(19)} {z.out#5(20)} {z.out#5(21)} {z.out#5(22)} {z.out#5(23)} {z.out#5(24)} {z.out#5(25)} {z.out#5(26)} {z.out#5(27)} {z.out#5(28)} {z.out#5(29)} {z.out#5(30)} {z.out#5(31)} {z.out#5(32)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-612 -attr oid 610 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#6(0)} -attr vt d
load net {z.out#6(1)} -attr vt d
load net {z.out#6(2)} -attr vt d
load net {z.out#6(3)} -attr vt d
load net {z.out#6(4)} -attr vt d
load net {z.out#6(5)} -attr vt d
load net {z.out#6(6)} -attr vt d
load net {z.out#6(7)} -attr vt d
load net {z.out#6(8)} -attr vt d
load net {z.out#6(9)} -attr vt d
load net {z.out#6(10)} -attr vt d
load net {z.out#6(11)} -attr vt d
load net {z.out#6(12)} -attr vt d
load net {z.out#6(13)} -attr vt d
load net {z.out#6(14)} -attr vt d
load net {z.out#6(15)} -attr vt d
load netBundle {z.out#6} 16 {z.out#6(0)} {z.out#6(1)} {z.out#6(2)} {z.out#6(3)} {z.out#6(4)} {z.out#6(5)} {z.out#6(6)} {z.out#6(7)} {z.out#6(8)} {z.out#6(9)} {z.out#6(10)} {z.out#6(11)} {z.out#6(12)} {z.out#6(13)} {z.out#6(14)} {z.out#6(15)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-613 -attr oid 611 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#7(0)} -attr vt d
load net {z.out#7(1)} -attr vt d
load net {z.out#7(2)} -attr vt d
load net {z.out#7(3)} -attr vt d
load net {z.out#7(4)} -attr vt d
load net {z.out#7(5)} -attr vt d
load netBundle {z.out#7} 6 {z.out#7(0)} {z.out#7(1)} {z.out#7(2)} {z.out#7(3)} {z.out#7(4)} {z.out#7(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-614 -attr oid 612 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {loop_lmm:i(15:0).sva(0)} -attr vt d
load net {loop_lmm:i(15:0).sva(1)} -attr vt d
load net {loop_lmm:i(15:0).sva(2)} -attr vt d
load net {loop_lmm:i(15:0).sva(3)} -attr vt d
load net {loop_lmm:i(15:0).sva(4)} -attr vt d
load net {loop_lmm:i(15:0).sva(5)} -attr vt d
load net {loop_lmm:i(15:0).sva(6)} -attr vt d
load net {loop_lmm:i(15:0).sva(7)} -attr vt d
load net {loop_lmm:i(15:0).sva(8)} -attr vt d
load net {loop_lmm:i(15:0).sva(9)} -attr vt d
load net {loop_lmm:i(15:0).sva(10)} -attr vt d
load net {loop_lmm:i(15:0).sva(11)} -attr vt d
load net {loop_lmm:i(15:0).sva(12)} -attr vt d
load net {loop_lmm:i(15:0).sva(13)} -attr vt d
load net {loop_lmm:i(15:0).sva(14)} -attr vt d
load net {loop_lmm:i(15:0).sva(15)} -attr vt d
load netBundle {loop_lmm:i(15:0).sva} 16 {loop_lmm:i(15:0).sva(0)} {loop_lmm:i(15:0).sva(1)} {loop_lmm:i(15:0).sva(2)} {loop_lmm:i(15:0).sva(3)} {loop_lmm:i(15:0).sva(4)} {loop_lmm:i(15:0).sva(5)} {loop_lmm:i(15:0).sva(6)} {loop_lmm:i(15:0).sva(7)} {loop_lmm:i(15:0).sva(8)} {loop_lmm:i(15:0).sva(9)} {loop_lmm:i(15:0).sva(10)} {loop_lmm:i(15:0).sva(11)} {loop_lmm:i(15:0).sva(12)} {loop_lmm:i(15:0).sva(13)} {loop_lmm:i(15:0).sva(14)} {loop_lmm:i(15:0).sva(15)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-615 -attr oid 613 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {i(15:0).sva(0)} -attr vt d
load net {i(15:0).sva(1)} -attr vt d
load net {i(15:0).sva(2)} -attr vt d
load net {i(15:0).sva(3)} -attr vt d
load net {i(15:0).sva(4)} -attr vt d
load net {i(15:0).sva(5)} -attr vt d
load net {i(15:0).sva(6)} -attr vt d
load net {i(15:0).sva(7)} -attr vt d
load net {i(15:0).sva(8)} -attr vt d
load net {i(15:0).sva(9)} -attr vt d
load net {i(15:0).sva(10)} -attr vt d
load net {i(15:0).sva(11)} -attr vt d
load net {i(15:0).sva(12)} -attr vt d
load net {i(15:0).sva(13)} -attr vt d
load net {i(15:0).sva(14)} -attr vt d
load net {i(15:0).sva(15)} -attr vt d
load netBundle {i(15:0).sva} 16 {i(15:0).sva(0)} {i(15:0).sva(1)} {i(15:0).sva(2)} {i(15:0).sva(3)} {i(15:0).sva(4)} {i(15:0).sva(5)} {i(15:0).sva(6)} {i(15:0).sva(7)} {i(15:0).sva(8)} {i(15:0).sva(9)} {i(15:0).sva(10)} {i(15:0).sva(11)} {i(15:0).sva(12)} {i(15:0).sva(13)} {i(15:0).sva(14)} {i(15:0).sva(15)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-616 -attr oid 614 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {loop_op:i(15:0).sva(0)} -attr vt d
load net {loop_op:i(15:0).sva(1)} -attr vt d
load net {loop_op:i(15:0).sva(2)} -attr vt d
load net {loop_op:i(15:0).sva(3)} -attr vt d
load net {loop_op:i(15:0).sva(4)} -attr vt d
load net {loop_op:i(15:0).sva(5)} -attr vt d
load net {loop_op:i(15:0).sva(6)} -attr vt d
load net {loop_op:i(15:0).sva(7)} -attr vt d
load net {loop_op:i(15:0).sva(8)} -attr vt d
load net {loop_op:i(15:0).sva(9)} -attr vt d
load net {loop_op:i(15:0).sva(10)} -attr vt d
load net {loop_op:i(15:0).sva(11)} -attr vt d
load net {loop_op:i(15:0).sva(12)} -attr vt d
load net {loop_op:i(15:0).sva(13)} -attr vt d
load net {loop_op:i(15:0).sva(14)} -attr vt d
load net {loop_op:i(15:0).sva(15)} -attr vt d
load netBundle {loop_op:i(15:0).sva} 16 {loop_op:i(15:0).sva(0)} {loop_op:i(15:0).sva(1)} {loop_op:i(15:0).sva(2)} {loop_op:i(15:0).sva(3)} {loop_op:i(15:0).sva(4)} {loop_op:i(15:0).sva(5)} {loop_op:i(15:0).sva(6)} {loop_op:i(15:0).sva(7)} {loop_op:i(15:0).sva(8)} {loop_op:i(15:0).sva(9)} {loop_op:i(15:0).sva(10)} {loop_op:i(15:0).sva(11)} {loop_op:i(15:0).sva(12)} {loop_op:i(15:0).sva(13)} {loop_op:i(15:0).sva(14)} {loop_op:i(15:0).sva(15)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-617 -attr oid 615 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_1:sad.lpi#4(0)} -attr vt d
load net {loop_1:sad.lpi#4(1)} -attr vt d
load net {loop_1:sad.lpi#4(2)} -attr vt d
load net {loop_1:sad.lpi#4(3)} -attr vt d
load net {loop_1:sad.lpi#4(4)} -attr vt d
load net {loop_1:sad.lpi#4(5)} -attr vt d
load net {loop_1:sad.lpi#4(6)} -attr vt d
load net {loop_1:sad.lpi#4(7)} -attr vt d
load net {loop_1:sad.lpi#4(8)} -attr vt d
load net {loop_1:sad.lpi#4(9)} -attr vt d
load net {loop_1:sad.lpi#4(10)} -attr vt d
load net {loop_1:sad.lpi#4(11)} -attr vt d
load net {loop_1:sad.lpi#4(12)} -attr vt d
load net {loop_1:sad.lpi#4(13)} -attr vt d
load net {loop_1:sad.lpi#4(14)} -attr vt d
load net {loop_1:sad.lpi#4(15)} -attr vt d
load net {loop_1:sad.lpi#4(16)} -attr vt d
load net {loop_1:sad.lpi#4(17)} -attr vt d
load net {loop_1:sad.lpi#4(18)} -attr vt d
load net {loop_1:sad.lpi#4(19)} -attr vt d
load net {loop_1:sad.lpi#4(20)} -attr vt d
load net {loop_1:sad.lpi#4(21)} -attr vt d
load net {loop_1:sad.lpi#4(22)} -attr vt d
load net {loop_1:sad.lpi#4(23)} -attr vt d
load net {loop_1:sad.lpi#4(24)} -attr vt d
load net {loop_1:sad.lpi#4(25)} -attr vt d
load net {loop_1:sad.lpi#4(26)} -attr vt d
load net {loop_1:sad.lpi#4(27)} -attr vt d
load net {loop_1:sad.lpi#4(28)} -attr vt d
load net {loop_1:sad.lpi#4(29)} -attr vt d
load net {loop_1:sad.lpi#4(30)} -attr vt d
load net {loop_1:sad.lpi#4(31)} -attr vt d
load netBundle {loop_1:sad.lpi#4} 32 {loop_1:sad.lpi#4(0)} {loop_1:sad.lpi#4(1)} {loop_1:sad.lpi#4(2)} {loop_1:sad.lpi#4(3)} {loop_1:sad.lpi#4(4)} {loop_1:sad.lpi#4(5)} {loop_1:sad.lpi#4(6)} {loop_1:sad.lpi#4(7)} {loop_1:sad.lpi#4(8)} {loop_1:sad.lpi#4(9)} {loop_1:sad.lpi#4(10)} {loop_1:sad.lpi#4(11)} {loop_1:sad.lpi#4(12)} {loop_1:sad.lpi#4(13)} {loop_1:sad.lpi#4(14)} {loop_1:sad.lpi#4(15)} {loop_1:sad.lpi#4(16)} {loop_1:sad.lpi#4(17)} {loop_1:sad.lpi#4(18)} {loop_1:sad.lpi#4(19)} {loop_1:sad.lpi#4(20)} {loop_1:sad.lpi#4(21)} {loop_1:sad.lpi#4(22)} {loop_1:sad.lpi#4(23)} {loop_1:sad.lpi#4(24)} {loop_1:sad.lpi#4(25)} {loop_1:sad.lpi#4(26)} {loop_1:sad.lpi#4(27)} {loop_1:sad.lpi#4(28)} {loop_1:sad.lpi#4(29)} {loop_1:sad.lpi#4(30)} {loop_1:sad.lpi#4(31)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-618 -attr oid 616 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {k.sva#1(0)} -attr vt d
load net {k.sva#1(1)} -attr vt d
load net {k.sva#1(2)} -attr vt d
load net {k.sva#1(3)} -attr vt d
load net {k.sva#1(4)} -attr vt d
load net {k.sva#1(5)} -attr vt d
load net {k.sva#1(6)} -attr vt d
load net {k.sva#1(7)} -attr vt d
load net {k.sva#1(8)} -attr vt d
load net {k.sva#1(9)} -attr vt d
load net {k.sva#1(10)} -attr vt d
load net {k.sva#1(11)} -attr vt d
load net {k.sva#1(12)} -attr vt d
load net {k.sva#1(13)} -attr vt d
load net {k.sva#1(14)} -attr vt d
load net {k.sva#1(15)} -attr vt d
load net {k.sva#1(16)} -attr vt d
load net {k.sva#1(17)} -attr vt d
load net {k.sva#1(18)} -attr vt d
load net {k.sva#1(19)} -attr vt d
load net {k.sva#1(20)} -attr vt d
load net {k.sva#1(21)} -attr vt d
load net {k.sva#1(22)} -attr vt d
load net {k.sva#1(23)} -attr vt d
load net {k.sva#1(24)} -attr vt d
load net {k.sva#1(25)} -attr vt d
load net {k.sva#1(26)} -attr vt d
load net {k.sva#1(27)} -attr vt d
load net {k.sva#1(28)} -attr vt d
load net {k.sva#1(29)} -attr vt d
load net {k.sva#1(30)} -attr vt d
load net {k.sva#1(31)} -attr vt d
load netBundle {k.sva#1} 32 {k.sva#1(0)} {k.sva#1(1)} {k.sva#1(2)} {k.sva#1(3)} {k.sva#1(4)} {k.sva#1(5)} {k.sva#1(6)} {k.sva#1(7)} {k.sva#1(8)} {k.sva#1(9)} {k.sva#1(10)} {k.sva#1(11)} {k.sva#1(12)} {k.sva#1(13)} {k.sva#1(14)} {k.sva#1(15)} {k.sva#1(16)} {k.sva#1(17)} {k.sva#1(18)} {k.sva#1(19)} {k.sva#1(20)} {k.sva#1(21)} {k.sva#1(22)} {k.sva#1(23)} {k.sva#1(24)} {k.sva#1(25)} {k.sva#1(26)} {k.sva#1(27)} {k.sva#1(28)} {k.sva#1(29)} {k.sva#1(30)} {k.sva#1(31)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-619 -attr oid 617 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {o(7:0).sva#1(0)} -attr vt d
load net {o(7:0).sva#1(1)} -attr vt d
load net {o(7:0).sva#1(2)} -attr vt d
load net {o(7:0).sva#1(3)} -attr vt d
load net {o(7:0).sva#1(4)} -attr vt d
load net {o(7:0).sva#1(5)} -attr vt d
load net {o(7:0).sva#1(6)} -attr vt d
load net {o(7:0).sva#1(7)} -attr vt d
load netBundle {o(7:0).sva#1} 8 {o(7:0).sva#1(0)} {o(7:0).sva#1(1)} {o(7:0).sva#1(2)} {o(7:0).sva#1(3)} {o(7:0).sva#1(4)} {o(7:0).sva#1(5)} {o(7:0).sva#1(6)} {o(7:0).sva#1(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-620 -attr oid 618 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load net {i(15:0).sva#2(0)} -attr vt d
load net {i(15:0).sva#2(1)} -attr vt d
load net {i(15:0).sva#2(2)} -attr vt d
load net {i(15:0).sva#2(3)} -attr vt d
load net {i(15:0).sva#2(4)} -attr vt d
load net {i(15:0).sva#2(5)} -attr vt d
load net {i(15:0).sva#2(6)} -attr vt d
load net {i(15:0).sva#2(7)} -attr vt d
load net {i(15:0).sva#2(8)} -attr vt d
load net {i(15:0).sva#2(9)} -attr vt d
load net {i(15:0).sva#2(10)} -attr vt d
load net {i(15:0).sva#2(11)} -attr vt d
load net {i(15:0).sva#2(12)} -attr vt d
load net {i(15:0).sva#2(13)} -attr vt d
load net {i(15:0).sva#2(14)} -attr vt d
load net {i(15:0).sva#2(15)} -attr vt d
load netBundle {i(15:0).sva#2} 16 {i(15:0).sva#2(0)} {i(15:0).sva#2(1)} {i(15:0).sva#2(2)} {i(15:0).sva#2(3)} {i(15:0).sva#2(4)} {i(15:0).sva#2(5)} {i(15:0).sva#2(6)} {i(15:0).sva#2(7)} {i(15:0).sva#2(8)} {i(15:0).sva#2(9)} {i(15:0).sva#2(10)} {i(15:0).sva#2(11)} {i(15:0).sva#2(12)} {i(15:0).sva#2(13)} {i(15:0).sva#2(14)} {i(15:0).sva#2(15)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-621 -attr oid 619 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {loop_1:loop_1:and#2.cse(0)} -attr vt d
load net {loop_1:loop_1:and#2.cse(1)} -attr vt d
load net {loop_1:loop_1:and#2.cse(2)} -attr vt d
load net {loop_1:loop_1:and#2.cse(3)} -attr vt d
load net {loop_1:loop_1:and#2.cse(4)} -attr vt d
load net {loop_1:loop_1:and#2.cse(5)} -attr vt d
load net {loop_1:loop_1:and#2.cse(6)} -attr vt d
load net {loop_1:loop_1:and#2.cse(7)} -attr vt d
load net {loop_1:loop_1:and#2.cse(8)} -attr vt d
load net {loop_1:loop_1:and#2.cse(9)} -attr vt d
load net {loop_1:loop_1:and#2.cse(10)} -attr vt d
load net {loop_1:loop_1:and#2.cse(11)} -attr vt d
load net {loop_1:loop_1:and#2.cse(12)} -attr vt d
load net {loop_1:loop_1:and#2.cse(13)} -attr vt d
load net {loop_1:loop_1:and#2.cse(14)} -attr vt d
load net {loop_1:loop_1:and#2.cse(15)} -attr vt d
load netBundle {loop_1:loop_1:and#2.cse} 16 {loop_1:loop_1:and#2.cse(0)} {loop_1:loop_1:and#2.cse(1)} {loop_1:loop_1:and#2.cse(2)} {loop_1:loop_1:and#2.cse(3)} {loop_1:loop_1:and#2.cse(4)} {loop_1:loop_1:and#2.cse(5)} {loop_1:loop_1:and#2.cse(6)} {loop_1:loop_1:and#2.cse(7)} {loop_1:loop_1:and#2.cse(8)} {loop_1:loop_1:and#2.cse(9)} {loop_1:loop_1:and#2.cse(10)} {loop_1:loop_1:and#2.cse(11)} {loop_1:loop_1:and#2.cse(12)} {loop_1:loop_1:and#2.cse(13)} {loop_1:loop_1:and#2.cse(14)} {loop_1:loop_1:and#2.cse(15)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-622 -attr oid 620 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:exs#1.itm(0)} -attr vt d
load net {loop_1:exs#1.itm(1)} -attr vt d
load net {loop_1:exs#1.itm(2)} -attr vt d
load net {loop_1:exs#1.itm(3)} -attr vt d
load net {loop_1:exs#1.itm(4)} -attr vt d
load net {loop_1:exs#1.itm(5)} -attr vt d
load net {loop_1:exs#1.itm(6)} -attr vt d
load net {loop_1:exs#1.itm(7)} -attr vt d
load net {loop_1:exs#1.itm(8)} -attr vt d
load net {loop_1:exs#1.itm(9)} -attr vt d
load net {loop_1:exs#1.itm(10)} -attr vt d
load net {loop_1:exs#1.itm(11)} -attr vt d
load net {loop_1:exs#1.itm(12)} -attr vt d
load net {loop_1:exs#1.itm(13)} -attr vt d
load net {loop_1:exs#1.itm(14)} -attr vt d
load net {loop_1:exs#1.itm(15)} -attr vt d
load netBundle {loop_1:exs#1.itm} 16 {loop_1:exs#1.itm(0)} {loop_1:exs#1.itm(1)} {loop_1:exs#1.itm(2)} {loop_1:exs#1.itm(3)} {loop_1:exs#1.itm(4)} {loop_1:exs#1.itm(5)} {loop_1:exs#1.itm(6)} {loop_1:exs#1.itm(7)} {loop_1:exs#1.itm(8)} {loop_1:exs#1.itm(9)} {loop_1:exs#1.itm(10)} {loop_1:exs#1.itm(11)} {loop_1:exs#1.itm(12)} {loop_1:exs#1.itm(13)} {loop_1:exs#1.itm(14)} {loop_1:exs#1.itm(15)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-623 -attr oid 621 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_1:loop_1:and#4.itm(0)} -attr vt d
load net {loop_1:loop_1:and#4.itm(1)} -attr vt d
load net {loop_1:loop_1:and#4.itm(2)} -attr vt d
load net {loop_1:loop_1:and#4.itm(3)} -attr vt d
load net {loop_1:loop_1:and#4.itm(4)} -attr vt d
load net {loop_1:loop_1:and#4.itm(5)} -attr vt d
load net {loop_1:loop_1:and#4.itm(6)} -attr vt d
load net {loop_1:loop_1:and#4.itm(7)} -attr vt d
load net {loop_1:loop_1:and#4.itm(8)} -attr vt d
load net {loop_1:loop_1:and#4.itm(9)} -attr vt d
load net {loop_1:loop_1:and#4.itm(10)} -attr vt d
load net {loop_1:loop_1:and#4.itm(11)} -attr vt d
load net {loop_1:loop_1:and#4.itm(12)} -attr vt d
load net {loop_1:loop_1:and#4.itm(13)} -attr vt d
load net {loop_1:loop_1:and#4.itm(14)} -attr vt d
load net {loop_1:loop_1:and#4.itm(15)} -attr vt d
load netBundle {loop_1:loop_1:and#4.itm} 16 {loop_1:loop_1:and#4.itm(0)} {loop_1:loop_1:and#4.itm(1)} {loop_1:loop_1:and#4.itm(2)} {loop_1:loop_1:and#4.itm(3)} {loop_1:loop_1:and#4.itm(4)} {loop_1:loop_1:and#4.itm(5)} {loop_1:loop_1:and#4.itm(6)} {loop_1:loop_1:and#4.itm(7)} {loop_1:loop_1:and#4.itm(8)} {loop_1:loop_1:and#4.itm(9)} {loop_1:loop_1:and#4.itm(10)} {loop_1:loop_1:and#4.itm(11)} {loop_1:loop_1:and#4.itm(12)} {loop_1:loop_1:and#4.itm(13)} {loop_1:loop_1:and#4.itm(14)} {loop_1:loop_1:and#4.itm(15)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-624 -attr oid 622 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:exs#3.itm(0)} -attr vt d
load net {loop_1:exs#3.itm(1)} -attr vt d
load net {loop_1:exs#3.itm(2)} -attr vt d
load net {loop_1:exs#3.itm(3)} -attr vt d
load net {loop_1:exs#3.itm(4)} -attr vt d
load net {loop_1:exs#3.itm(5)} -attr vt d
load net {loop_1:exs#3.itm(6)} -attr vt d
load net {loop_1:exs#3.itm(7)} -attr vt d
load net {loop_1:exs#3.itm(8)} -attr vt d
load net {loop_1:exs#3.itm(9)} -attr vt d
load net {loop_1:exs#3.itm(10)} -attr vt d
load net {loop_1:exs#3.itm(11)} -attr vt d
load net {loop_1:exs#3.itm(12)} -attr vt d
load net {loop_1:exs#3.itm(13)} -attr vt d
load net {loop_1:exs#3.itm(14)} -attr vt d
load net {loop_1:exs#3.itm(15)} -attr vt d
load netBundle {loop_1:exs#3.itm} 16 {loop_1:exs#3.itm(0)} {loop_1:exs#3.itm(1)} {loop_1:exs#3.itm(2)} {loop_1:exs#3.itm(3)} {loop_1:exs#3.itm(4)} {loop_1:exs#3.itm(5)} {loop_1:exs#3.itm(6)} {loop_1:exs#3.itm(7)} {loop_1:exs#3.itm(8)} {loop_1:exs#3.itm(9)} {loop_1:exs#3.itm(10)} {loop_1:exs#3.itm(11)} {loop_1:exs#3.itm(12)} {loop_1:exs#3.itm(13)} {loop_1:exs#3.itm(14)} {loop_1:exs#3.itm(15)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-625 -attr oid 623 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {k:k:and#2.itm(0)} -attr vt d
load net {k:k:and#2.itm(1)} -attr vt d
load net {k:k:and#2.itm(2)} -attr vt d
load net {k:k:and#2.itm(3)} -attr vt d
load net {k:k:and#2.itm(4)} -attr vt d
load net {k:k:and#2.itm(5)} -attr vt d
load net {k:k:and#2.itm(6)} -attr vt d
load net {k:k:and#2.itm(7)} -attr vt d
load net {k:k:and#2.itm(8)} -attr vt d
load net {k:k:and#2.itm(9)} -attr vt d
load net {k:k:and#2.itm(10)} -attr vt d
load net {k:k:and#2.itm(11)} -attr vt d
load net {k:k:and#2.itm(12)} -attr vt d
load net {k:k:and#2.itm(13)} -attr vt d
load net {k:k:and#2.itm(14)} -attr vt d
load net {k:k:and#2.itm(15)} -attr vt d
load net {k:k:and#2.itm(16)} -attr vt d
load net {k:k:and#2.itm(17)} -attr vt d
load net {k:k:and#2.itm(18)} -attr vt d
load net {k:k:and#2.itm(19)} -attr vt d
load net {k:k:and#2.itm(20)} -attr vt d
load net {k:k:and#2.itm(21)} -attr vt d
load net {k:k:and#2.itm(22)} -attr vt d
load net {k:k:and#2.itm(23)} -attr vt d
load netBundle {k:k:and#2.itm} 24 {k:k:and#2.itm(0)} {k:k:and#2.itm(1)} {k:k:and#2.itm(2)} {k:k:and#2.itm(3)} {k:k:and#2.itm(4)} {k:k:and#2.itm(5)} {k:k:and#2.itm(6)} {k:k:and#2.itm(7)} {k:k:and#2.itm(8)} {k:k:and#2.itm(9)} {k:k:and#2.itm(10)} {k:k:and#2.itm(11)} {k:k:and#2.itm(12)} {k:k:and#2.itm(13)} {k:k:and#2.itm(14)} {k:k:and#2.itm(15)} {k:k:and#2.itm(16)} {k:k:and#2.itm(17)} {k:k:and#2.itm(18)} {k:k:and#2.itm(19)} {k:k:and#2.itm(20)} {k:k:and#2.itm(21)} {k:k:and#2.itm(22)} {k:k:and#2.itm(23)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-626 -attr oid 624 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:mux#5.itm(0)} -attr vt d
load net {k:mux#5.itm(1)} -attr vt d
load net {k:mux#5.itm(2)} -attr vt d
load net {k:mux#5.itm(3)} -attr vt d
load net {k:mux#5.itm(4)} -attr vt d
load net {k:mux#5.itm(5)} -attr vt d
load net {k:mux#5.itm(6)} -attr vt d
load net {k:mux#5.itm(7)} -attr vt d
load net {k:mux#5.itm(8)} -attr vt d
load net {k:mux#5.itm(9)} -attr vt d
load net {k:mux#5.itm(10)} -attr vt d
load net {k:mux#5.itm(11)} -attr vt d
load net {k:mux#5.itm(12)} -attr vt d
load net {k:mux#5.itm(13)} -attr vt d
load net {k:mux#5.itm(14)} -attr vt d
load net {k:mux#5.itm(15)} -attr vt d
load net {k:mux#5.itm(16)} -attr vt d
load net {k:mux#5.itm(17)} -attr vt d
load net {k:mux#5.itm(18)} -attr vt d
load net {k:mux#5.itm(19)} -attr vt d
load net {k:mux#5.itm(20)} -attr vt d
load net {k:mux#5.itm(21)} -attr vt d
load net {k:mux#5.itm(22)} -attr vt d
load net {k:mux#5.itm(23)} -attr vt d
load netBundle {k:mux#5.itm} 24 {k:mux#5.itm(0)} {k:mux#5.itm(1)} {k:mux#5.itm(2)} {k:mux#5.itm(3)} {k:mux#5.itm(4)} {k:mux#5.itm(5)} {k:mux#5.itm(6)} {k:mux#5.itm(7)} {k:mux#5.itm(8)} {k:mux#5.itm(9)} {k:mux#5.itm(10)} {k:mux#5.itm(11)} {k:mux#5.itm(12)} {k:mux#5.itm(13)} {k:mux#5.itm(14)} {k:mux#5.itm(15)} {k:mux#5.itm(16)} {k:mux#5.itm(17)} {k:mux#5.itm(18)} {k:mux#5.itm(19)} {k:mux#5.itm(20)} {k:mux#5.itm(21)} {k:mux#5.itm(22)} {k:mux#5.itm(23)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-627 -attr oid 625 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:conc#44.itm(0)} -attr vt d
load net {k:conc#44.itm(1)} -attr vt d
load net {k:conc#44.itm(2)} -attr vt d
load net {k:conc#44.itm(3)} -attr vt d
load net {k:conc#44.itm(4)} -attr vt d
load net {k:conc#44.itm(5)} -attr vt d
load net {k:conc#44.itm(6)} -attr vt d
load net {k:conc#44.itm(7)} -attr vt d
load net {k:conc#44.itm(8)} -attr vt d
load net {k:conc#44.itm(9)} -attr vt d
load net {k:conc#44.itm(10)} -attr vt d
load net {k:conc#44.itm(11)} -attr vt d
load net {k:conc#44.itm(12)} -attr vt d
load net {k:conc#44.itm(13)} -attr vt d
load net {k:conc#44.itm(14)} -attr vt d
load net {k:conc#44.itm(15)} -attr vt d
load net {k:conc#44.itm(16)} -attr vt d
load net {k:conc#44.itm(17)} -attr vt d
load net {k:conc#44.itm(18)} -attr vt d
load net {k:conc#44.itm(19)} -attr vt d
load net {k:conc#44.itm(20)} -attr vt d
load net {k:conc#44.itm(21)} -attr vt d
load net {k:conc#44.itm(22)} -attr vt d
load net {k:conc#44.itm(23)} -attr vt d
load netBundle {k:conc#44.itm} 24 {k:conc#44.itm(0)} {k:conc#44.itm(1)} {k:conc#44.itm(2)} {k:conc#44.itm(3)} {k:conc#44.itm(4)} {k:conc#44.itm(5)} {k:conc#44.itm(6)} {k:conc#44.itm(7)} {k:conc#44.itm(8)} {k:conc#44.itm(9)} {k:conc#44.itm(10)} {k:conc#44.itm(11)} {k:conc#44.itm(12)} {k:conc#44.itm(13)} {k:conc#44.itm(14)} {k:conc#44.itm(15)} {k:conc#44.itm(16)} {k:conc#44.itm(17)} {k:conc#44.itm(18)} {k:conc#44.itm(19)} {k:conc#44.itm(20)} {k:conc#44.itm(21)} {k:conc#44.itm(22)} {k:conc#44.itm(23)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-628 -attr oid 626 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {loop_8:loop_8:and.itm(0)} -attr vt d
load net {loop_8:loop_8:and.itm(1)} -attr vt d
load net {loop_8:loop_8:and.itm(2)} -attr vt d
load net {loop_8:loop_8:and.itm(3)} -attr vt d
load net {loop_8:loop_8:and.itm(4)} -attr vt d
load net {loop_8:loop_8:and.itm(5)} -attr vt d
load net {loop_8:loop_8:and.itm(6)} -attr vt d
load net {loop_8:loop_8:and.itm(7)} -attr vt d
load netBundle {loop_8:loop_8:and.itm} 8 {loop_8:loop_8:and.itm(0)} {loop_8:loop_8:and.itm(1)} {loop_8:loop_8:and.itm(2)} {loop_8:loop_8:and.itm(3)} {loop_8:loop_8:and.itm(4)} {loop_8:loop_8:and.itm(5)} {loop_8:loop_8:and.itm(6)} {loop_8:loop_8:and.itm(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-629 -attr oid 627 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:and.itm}
load net {loop_8:mux#1.itm(0)} -attr vt d
load net {loop_8:mux#1.itm(1)} -attr vt d
load net {loop_8:mux#1.itm(2)} -attr vt d
load net {loop_8:mux#1.itm(3)} -attr vt d
load net {loop_8:mux#1.itm(4)} -attr vt d
load net {loop_8:mux#1.itm(5)} -attr vt d
load net {loop_8:mux#1.itm(6)} -attr vt d
load net {loop_8:mux#1.itm(7)} -attr vt d
load netBundle {loop_8:mux#1.itm} 8 {loop_8:mux#1.itm(0)} {loop_8:mux#1.itm(1)} {loop_8:mux#1.itm(2)} {loop_8:mux#1.itm(3)} {loop_8:mux#1.itm(4)} {loop_8:mux#1.itm(5)} {loop_8:mux#1.itm(6)} {loop_8:mux#1.itm(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-630 -attr oid 628 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load net {o:slc(k.sva(31:8))(7-0)#6.itm(0)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#6.itm(1)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#6.itm(2)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#6.itm(3)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#6.itm(4)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#6.itm(5)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#6.itm(6)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#6.itm(7)} -attr vt d
load netBundle {o:slc(k.sva(31:8))(7-0)#6.itm} 8 {o:slc(k.sva(31:8))(7-0)#6.itm(0)} {o:slc(k.sva(31:8))(7-0)#6.itm(1)} {o:slc(k.sva(31:8))(7-0)#6.itm(2)} {o:slc(k.sva(31:8))(7-0)#6.itm(3)} {o:slc(k.sva(31:8))(7-0)#6.itm(4)} {o:slc(k.sva(31:8))(7-0)#6.itm(5)} {o:slc(k.sva(31:8))(7-0)#6.itm(6)} {o:slc(k.sva(31:8))(7-0)#6.itm(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-631 -attr oid 629 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#6.itm}
load net {loop_8:exs.itm(0)} -attr vt d
load net {loop_8:exs.itm(1)} -attr vt d
load net {loop_8:exs.itm(2)} -attr vt d
load net {loop_8:exs.itm(3)} -attr vt d
load net {loop_8:exs.itm(4)} -attr vt d
load net {loop_8:exs.itm(5)} -attr vt d
load net {loop_8:exs.itm(6)} -attr vt d
load net {loop_8:exs.itm(7)} -attr vt d
load netBundle {loop_8:exs.itm} 8 {loop_8:exs.itm(0)} {loop_8:exs.itm(1)} {loop_8:exs.itm(2)} {loop_8:exs.itm(3)} {loop_8:exs.itm(4)} {loop_8:exs.itm(5)} {loop_8:exs.itm(6)} {loop_8:exs.itm(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-632 -attr oid 630 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs.itm}
load net {k:slc(k.sva#1)(31-8)#1.itm(0)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(1)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(2)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(3)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(4)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(5)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(6)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(7)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(8)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(9)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(10)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(11)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(12)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(13)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(14)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(15)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(16)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(17)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(18)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(19)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(20)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(21)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(22)} -attr vt d
load net {k:slc(k.sva#1)(31-8)#1.itm(23)} -attr vt d
load netBundle {k:slc(k.sva#1)(31-8)#1.itm} 24 {k:slc(k.sva#1)(31-8)#1.itm(0)} {k:slc(k.sva#1)(31-8)#1.itm(1)} {k:slc(k.sva#1)(31-8)#1.itm(2)} {k:slc(k.sva#1)(31-8)#1.itm(3)} {k:slc(k.sva#1)(31-8)#1.itm(4)} {k:slc(k.sva#1)(31-8)#1.itm(5)} {k:slc(k.sva#1)(31-8)#1.itm(6)} {k:slc(k.sva#1)(31-8)#1.itm(7)} {k:slc(k.sva#1)(31-8)#1.itm(8)} {k:slc(k.sva#1)(31-8)#1.itm(9)} {k:slc(k.sva#1)(31-8)#1.itm(10)} {k:slc(k.sva#1)(31-8)#1.itm(11)} {k:slc(k.sva#1)(31-8)#1.itm(12)} {k:slc(k.sva#1)(31-8)#1.itm(13)} {k:slc(k.sva#1)(31-8)#1.itm(14)} {k:slc(k.sva#1)(31-8)#1.itm(15)} {k:slc(k.sva#1)(31-8)#1.itm(16)} {k:slc(k.sva#1)(31-8)#1.itm(17)} {k:slc(k.sva#1)(31-8)#1.itm(18)} {k:slc(k.sva#1)(31-8)#1.itm(19)} {k:slc(k.sva#1)(31-8)#1.itm(20)} {k:slc(k.sva#1)(31-8)#1.itm(21)} {k:slc(k.sva#1)(31-8)#1.itm(22)} {k:slc(k.sva#1)(31-8)#1.itm(23)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-633 -attr oid 631 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k:exs#3.itm(0)} -attr vt d
load net {k:exs#3.itm(1)} -attr vt d
load net {k:exs#3.itm(2)} -attr vt d
load net {k:exs#3.itm(3)} -attr vt d
load net {k:exs#3.itm(4)} -attr vt d
load net {k:exs#3.itm(5)} -attr vt d
load net {k:exs#3.itm(6)} -attr vt d
load net {k:exs#3.itm(7)} -attr vt d
load net {k:exs#3.itm(8)} -attr vt d
load net {k:exs#3.itm(9)} -attr vt d
load net {k:exs#3.itm(10)} -attr vt d
load net {k:exs#3.itm(11)} -attr vt d
load net {k:exs#3.itm(12)} -attr vt d
load net {k:exs#3.itm(13)} -attr vt d
load net {k:exs#3.itm(14)} -attr vt d
load net {k:exs#3.itm(15)} -attr vt d
load net {k:exs#3.itm(16)} -attr vt d
load net {k:exs#3.itm(17)} -attr vt d
load net {k:exs#3.itm(18)} -attr vt d
load net {k:exs#3.itm(19)} -attr vt d
load net {k:exs#3.itm(20)} -attr vt d
load net {k:exs#3.itm(21)} -attr vt d
load net {k:exs#3.itm(22)} -attr vt d
load net {k:exs#3.itm(23)} -attr vt d
load netBundle {k:exs#3.itm} 24 {k:exs#3.itm(0)} {k:exs#3.itm(1)} {k:exs#3.itm(2)} {k:exs#3.itm(3)} {k:exs#3.itm(4)} {k:exs#3.itm(5)} {k:exs#3.itm(6)} {k:exs#3.itm(7)} {k:exs#3.itm(8)} {k:exs#3.itm(9)} {k:exs#3.itm(10)} {k:exs#3.itm(11)} {k:exs#3.itm(12)} {k:exs#3.itm(13)} {k:exs#3.itm(14)} {k:exs#3.itm(15)} {k:exs#3.itm(16)} {k:exs#3.itm(17)} {k:exs#3.itm(18)} {k:exs#3.itm(19)} {k:exs#3.itm(20)} {k:exs#3.itm(21)} {k:exs#3.itm(22)} {k:exs#3.itm(23)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-634 -attr oid 632 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {and#298.itm(0)} -attr vt d
load net {and#298.itm(1)} -attr vt d
load netBundle {and#298.itm} 2 {and#298.itm(0)} {and#298.itm(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/and#298.itm}
load net {k:mux#4.itm(0)} -attr vt d
load net {k:mux#4.itm(1)} -attr vt d
load netBundle {k:mux#4.itm} 2 {k:mux#4.itm(0)} {k:mux#4.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-635 -attr oid 633 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#4.itm}
load net {k:slc(k.sva#1:mx1)(7-6).itm(0)} -attr vt d
load net {k:slc(k.sva#1:mx1)(7-6).itm(1)} -attr vt d
load netBundle {k:slc(k.sva#1:mx1)(7-6).itm} 2 {k:slc(k.sva#1:mx1)(7-6).itm(0)} {k:slc(k.sva#1:mx1)(7-6).itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-636 -attr oid 634 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(7-6).itm}
load net {exs#8.itm(0)} -attr vt d
load net {exs#8.itm(1)} -attr vt d
load netBundle {exs#8.itm} 2 {exs#8.itm(0)} {exs#8.itm(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#8.itm}
load net {k:k:k:and.itm(0)} -attr vt d
load net {k:k:k:and.itm(1)} -attr vt d
load netBundle {k:k:k:and.itm} 2 {k:k:k:and.itm(0)} {k:k:k:and.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-637 -attr oid 635 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:k:and.itm}
load net {k:slc(k.sva#1)(5-4)#1.itm(0)} -attr vt d
load net {k:slc(k.sva#1)(5-4)#1.itm(1)} -attr vt d
load netBundle {k:slc(k.sva#1)(5-4)#1.itm} 2 {k:slc(k.sva#1)(5-4)#1.itm(0)} {k:slc(k.sva#1)(5-4)#1.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-638 -attr oid 636 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(5-4)#1.itm}
load net {k:exs#1.itm(0)} -attr vt d
load net {k:exs#1.itm(1)} -attr vt d
load netBundle {k:exs#1.itm} 2 {k:exs#1.itm(0)} {k:exs#1.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-639 -attr oid 637 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#1.itm}
load net {loop_8:mux.itm(0)} -attr vt d
load net {loop_8:mux.itm(1)} -attr vt d
load net {loop_8:mux.itm(2)} -attr vt d
load net {loop_8:mux.itm(3)} -attr vt d
load net {loop_8:mux.itm(4)} -attr vt d
load net {loop_8:mux.itm(5)} -attr vt d
load netBundle {loop_8:mux.itm} 6 {loop_8:mux.itm(0)} {loop_8:mux.itm(1)} {loop_8:mux.itm(2)} {loop_8:mux.itm(3)} {loop_8:mux.itm(4)} {loop_8:mux.itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-640 -attr oid 638 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux.itm}
load net {loop_8:conc#6.itm(0)} -attr vt d
load net {loop_8:conc#6.itm(1)} -attr vt d
load net {loop_8:conc#6.itm(2)} -attr vt d
load net {loop_8:conc#6.itm(3)} -attr vt d
load net {loop_8:conc#6.itm(4)} -attr vt d
load net {loop_8:conc#6.itm(5)} -attr vt d
load netBundle {loop_8:conc#6.itm} 6 {loop_8:conc#6.itm(0)} {loop_8:conc#6.itm(1)} {loop_8:conc#6.itm(2)} {loop_8:conc#6.itm(3)} {loop_8:conc#6.itm(4)} {loop_8:conc#6.itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-641 -attr oid 639 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#6.itm}
load net {k:k:and.itm(0)} -attr vt d
load net {k:k:and.itm(1)} -attr vt d
load net {k:k:and.itm(2)} -attr vt d
load netBundle {k:k:and.itm} 3 {k:k:and.itm(0)} {k:k:and.itm(1)} {k:k:and.itm(2)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-642 -attr oid 640 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and.itm}
load net {k:mux#3.itm(0)} -attr vt d
load net {k:mux#3.itm(1)} -attr vt d
load net {k:mux#3.itm(2)} -attr vt d
load netBundle {k:mux#3.itm} 3 {k:mux#3.itm(0)} {k:mux#3.itm(1)} {k:mux#3.itm(2)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-643 -attr oid 641 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#3.itm}
load net {k:slc(loop_8:acc#10.itm)(2-0)#1.itm(0)} -attr vt d
load net {k:slc(loop_8:acc#10.itm)(2-0)#1.itm(1)} -attr vt d
load net {k:slc(loop_8:acc#10.itm)(2-0)#1.itm(2)} -attr vt d
load netBundle {k:slc(loop_8:acc#10.itm)(2-0)#1.itm} 3 {k:slc(loop_8:acc#10.itm)(2-0)#1.itm(0)} {k:slc(loop_8:acc#10.itm)(2-0)#1.itm(1)} {k:slc(loop_8:acc#10.itm)(2-0)#1.itm(2)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-644 -attr oid 642 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(loop_8:acc#10.itm)(2-0)#1.itm}
load net {k:slc(k.sva#1)(2-0)#1.itm(0)} -attr vt d
load net {k:slc(k.sva#1)(2-0)#1.itm(1)} -attr vt d
load net {k:slc(k.sva#1)(2-0)#1.itm(2)} -attr vt d
load netBundle {k:slc(k.sva#1)(2-0)#1.itm} 3 {k:slc(k.sva#1)(2-0)#1.itm(0)} {k:slc(k.sva#1)(2-0)#1.itm(1)} {k:slc(k.sva#1)(2-0)#1.itm(2)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-645 -attr oid 643 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(2-0)#1.itm}
load net {k:exs.itm(0)} -attr vt d
load net {k:exs.itm(1)} -attr vt d
load net {k:exs.itm(2)} -attr vt d
load netBundle {k:exs.itm} 3 {k:exs.itm(0)} {k:exs.itm(1)} {k:exs.itm(2)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-646 -attr oid 644 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs.itm}
load net {loop_1:z:loop_1:z:and.itm(0)} -attr vt d
load net {loop_1:z:loop_1:z:and.itm(1)} -attr vt d
load net {loop_1:z:loop_1:z:and.itm(2)} -attr vt d
load net {loop_1:z:loop_1:z:and.itm(3)} -attr vt d
load netBundle {loop_1:z:loop_1:z:and.itm} 4 {loop_1:z:loop_1:z:and.itm(0)} {loop_1:z:loop_1:z:and.itm(1)} {loop_1:z:loop_1:z:and.itm(2)} {loop_1:z:loop_1:z:and.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-647 -attr oid 645 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:loop_1:z:and.itm}
load net {loop_1:z:mux.itm(0)} -attr vt d
load net {loop_1:z:mux.itm(1)} -attr vt d
load net {loop_1:z:mux.itm(2)} -attr vt d
load net {loop_1:z:mux.itm(3)} -attr vt d
load netBundle {loop_1:z:mux.itm} 4 {loop_1:z:mux.itm(0)} {loop_1:z:mux.itm(1)} {loop_1:z:mux.itm(2)} {loop_1:z:mux.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-648 -attr oid 646 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:mux.itm}
load net {loop_1:slc(z.out#4)(3-0)#6.itm(0)} -attr vt d
load net {loop_1:slc(z.out#4)(3-0)#6.itm(1)} -attr vt d
load net {loop_1:slc(z.out#4)(3-0)#6.itm(2)} -attr vt d
load net {loop_1:slc(z.out#4)(3-0)#6.itm(3)} -attr vt d
load netBundle {loop_1:slc(z.out#4)(3-0)#6.itm} 4 {loop_1:slc(z.out#4)(3-0)#6.itm(0)} {loop_1:slc(z.out#4)(3-0)#6.itm(1)} {loop_1:slc(z.out#4)(3-0)#6.itm(2)} {loop_1:slc(z.out#4)(3-0)#6.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-649 -attr oid 647 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#6.itm}
load net {loop_1:z:exs.itm(0)} -attr vt d
load net {loop_1:z:exs.itm(1)} -attr vt d
load net {loop_1:z:exs.itm(2)} -attr vt d
load net {loop_1:z:exs.itm(3)} -attr vt d
load netBundle {loop_1:z:exs.itm} 4 {loop_1:z:exs.itm(0)} {loop_1:z:exs.itm(1)} {loop_1:z:exs.itm(2)} {loop_1:z:exs.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-650 -attr oid 648 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:exs.itm}
load net {n:and.itm(0)} -attr vt d
load net {n:and.itm(1)} -attr vt d
load net {n:and.itm(2)} -attr vt d
load net {n:and.itm(3)} -attr vt d
load netBundle {n:and.itm} 4 {n:and.itm(0)} {n:and.itm(1)} {n:and.itm(2)} {n:and.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-651 -attr oid 649 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:and.itm}
load net {n:mux1h.itm(0)} -attr vt d
load net {n:mux1h.itm(1)} -attr vt d
load net {n:mux1h.itm(2)} -attr vt d
load net {n:mux1h.itm(3)} -attr vt d
load netBundle {n:mux1h.itm} 4 {n:mux1h.itm(0)} {n:mux1h.itm(1)} {n:mux1h.itm(2)} {n:mux1h.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-652 -attr oid 650 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:mux1h.itm}
load net {loop_8:slc(z.out#5)(3-0)#1.itm(0)} -attr vt d
load net {loop_8:slc(z.out#5)(3-0)#1.itm(1)} -attr vt d
load net {loop_8:slc(z.out#5)(3-0)#1.itm(2)} -attr vt d
load net {loop_8:slc(z.out#5)(3-0)#1.itm(3)} -attr vt d
load netBundle {loop_8:slc(z.out#5)(3-0)#1.itm} 4 {loop_8:slc(z.out#5)(3-0)#1.itm(0)} {loop_8:slc(z.out#5)(3-0)#1.itm(1)} {loop_8:slc(z.out#5)(3-0)#1.itm(2)} {loop_8:slc(z.out#5)(3-0)#1.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-653 -attr oid 651 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(3-0)#1.itm}
load net {loop_1:slc(z.out#4)(3-0)#2.itm(0)} -attr vt d
load net {loop_1:slc(z.out#4)(3-0)#2.itm(1)} -attr vt d
load net {loop_1:slc(z.out#4)(3-0)#2.itm(2)} -attr vt d
load net {loop_1:slc(z.out#4)(3-0)#2.itm(3)} -attr vt d
load netBundle {loop_1:slc(z.out#4)(3-0)#2.itm} 4 {loop_1:slc(z.out#4)(3-0)#2.itm(0)} {loop_1:slc(z.out#4)(3-0)#2.itm(1)} {loop_1:slc(z.out#4)(3-0)#2.itm(2)} {loop_1:slc(z.out#4)(3-0)#2.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-654 -attr oid 652 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#2.itm}
load net {n:exs.itm(0)} -attr vt d
load net {n:exs.itm(1)} -attr vt d
load net {n:exs.itm(2)} -attr vt d
load net {n:exs.itm(3)} -attr vt d
load netBundle {n:exs.itm} 4 {n:exs.itm(0)} {n:exs.itm(1)} {n:exs.itm(2)} {n:exs.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-655 -attr oid 653 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:exs.itm}
load net {loop_4:slc(z.out#2)(3-0)#1.itm(0)} -attr vt d
load net {loop_4:slc(z.out#2)(3-0)#1.itm(1)} -attr vt d
load net {loop_4:slc(z.out#2)(3-0)#1.itm(2)} -attr vt d
load net {loop_4:slc(z.out#2)(3-0)#1.itm(3)} -attr vt d
load netBundle {loop_4:slc(z.out#2)(3-0)#1.itm} 4 {loop_4:slc(z.out#2)(3-0)#1.itm(0)} {loop_4:slc(z.out#2)(3-0)#1.itm(1)} {loop_4:slc(z.out#2)(3-0)#1.itm(2)} {loop_4:slc(z.out#2)(3-0)#1.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-656 -attr oid 654 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:slc(z.out#2)(3-0)#1.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(0)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(1)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(2)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(3)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(4)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(5)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(6)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(7)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(8)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(9)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(10)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(11)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(12)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(13)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(14)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(15)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(16)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(17)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(18)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(19)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(20)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(21)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(22)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(23)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(24)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(25)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(26)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(27)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(28)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(29)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(30)} -attr vt d
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(31)} -attr vt d
load netBundle {loop_1:sad:loop_1:sad:loop_1:sad:and.itm} 32 {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(0)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(1)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(2)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(3)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(4)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(5)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(6)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(7)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(8)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(9)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(10)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(11)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(12)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(13)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(14)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(15)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(16)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(17)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(18)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(19)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(20)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(21)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(22)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(23)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(24)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(25)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(26)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(27)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(28)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(29)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(30)} {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(31)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-657 -attr oid 655 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:slc(z.out#4)(31-0).itm(0)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(1)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(2)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(3)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(4)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(5)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(6)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(7)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(8)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(9)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(10)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(11)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(12)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(13)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(14)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(15)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(16)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(17)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(18)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(19)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(20)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(21)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(22)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(23)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(24)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(25)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(26)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(27)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(28)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(29)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(30)} -attr vt d
load net {loop_1:slc(z.out#4)(31-0).itm(31)} -attr vt d
load netBundle {loop_1:slc(z.out#4)(31-0).itm} 32 {loop_1:slc(z.out#4)(31-0).itm(0)} {loop_1:slc(z.out#4)(31-0).itm(1)} {loop_1:slc(z.out#4)(31-0).itm(2)} {loop_1:slc(z.out#4)(31-0).itm(3)} {loop_1:slc(z.out#4)(31-0).itm(4)} {loop_1:slc(z.out#4)(31-0).itm(5)} {loop_1:slc(z.out#4)(31-0).itm(6)} {loop_1:slc(z.out#4)(31-0).itm(7)} {loop_1:slc(z.out#4)(31-0).itm(8)} {loop_1:slc(z.out#4)(31-0).itm(9)} {loop_1:slc(z.out#4)(31-0).itm(10)} {loop_1:slc(z.out#4)(31-0).itm(11)} {loop_1:slc(z.out#4)(31-0).itm(12)} {loop_1:slc(z.out#4)(31-0).itm(13)} {loop_1:slc(z.out#4)(31-0).itm(14)} {loop_1:slc(z.out#4)(31-0).itm(15)} {loop_1:slc(z.out#4)(31-0).itm(16)} {loop_1:slc(z.out#4)(31-0).itm(17)} {loop_1:slc(z.out#4)(31-0).itm(18)} {loop_1:slc(z.out#4)(31-0).itm(19)} {loop_1:slc(z.out#4)(31-0).itm(20)} {loop_1:slc(z.out#4)(31-0).itm(21)} {loop_1:slc(z.out#4)(31-0).itm(22)} {loop_1:slc(z.out#4)(31-0).itm(23)} {loop_1:slc(z.out#4)(31-0).itm(24)} {loop_1:slc(z.out#4)(31-0).itm(25)} {loop_1:slc(z.out#4)(31-0).itm(26)} {loop_1:slc(z.out#4)(31-0).itm(27)} {loop_1:slc(z.out#4)(31-0).itm(28)} {loop_1:slc(z.out#4)(31-0).itm(29)} {loop_1:slc(z.out#4)(31-0).itm(30)} {loop_1:slc(z.out#4)(31-0).itm(31)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-658 -attr oid 656 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {loop_1:sad:exs.itm(0)} -attr vt d
load net {loop_1:sad:exs.itm(1)} -attr vt d
load net {loop_1:sad:exs.itm(2)} -attr vt d
load net {loop_1:sad:exs.itm(3)} -attr vt d
load net {loop_1:sad:exs.itm(4)} -attr vt d
load net {loop_1:sad:exs.itm(5)} -attr vt d
load net {loop_1:sad:exs.itm(6)} -attr vt d
load net {loop_1:sad:exs.itm(7)} -attr vt d
load net {loop_1:sad:exs.itm(8)} -attr vt d
load net {loop_1:sad:exs.itm(9)} -attr vt d
load net {loop_1:sad:exs.itm(10)} -attr vt d
load net {loop_1:sad:exs.itm(11)} -attr vt d
load net {loop_1:sad:exs.itm(12)} -attr vt d
load net {loop_1:sad:exs.itm(13)} -attr vt d
load net {loop_1:sad:exs.itm(14)} -attr vt d
load net {loop_1:sad:exs.itm(15)} -attr vt d
load net {loop_1:sad:exs.itm(16)} -attr vt d
load net {loop_1:sad:exs.itm(17)} -attr vt d
load net {loop_1:sad:exs.itm(18)} -attr vt d
load net {loop_1:sad:exs.itm(19)} -attr vt d
load net {loop_1:sad:exs.itm(20)} -attr vt d
load net {loop_1:sad:exs.itm(21)} -attr vt d
load net {loop_1:sad:exs.itm(22)} -attr vt d
load net {loop_1:sad:exs.itm(23)} -attr vt d
load net {loop_1:sad:exs.itm(24)} -attr vt d
load net {loop_1:sad:exs.itm(25)} -attr vt d
load net {loop_1:sad:exs.itm(26)} -attr vt d
load net {loop_1:sad:exs.itm(27)} -attr vt d
load net {loop_1:sad:exs.itm(28)} -attr vt d
load net {loop_1:sad:exs.itm(29)} -attr vt d
load net {loop_1:sad:exs.itm(30)} -attr vt d
load net {loop_1:sad:exs.itm(31)} -attr vt d
load netBundle {loop_1:sad:exs.itm} 32 {loop_1:sad:exs.itm(0)} {loop_1:sad:exs.itm(1)} {loop_1:sad:exs.itm(2)} {loop_1:sad:exs.itm(3)} {loop_1:sad:exs.itm(4)} {loop_1:sad:exs.itm(5)} {loop_1:sad:exs.itm(6)} {loop_1:sad:exs.itm(7)} {loop_1:sad:exs.itm(8)} {loop_1:sad:exs.itm(9)} {loop_1:sad:exs.itm(10)} {loop_1:sad:exs.itm(11)} {loop_1:sad:exs.itm(12)} {loop_1:sad:exs.itm(13)} {loop_1:sad:exs.itm(14)} {loop_1:sad:exs.itm(15)} {loop_1:sad:exs.itm(16)} {loop_1:sad:exs.itm(17)} {loop_1:sad:exs.itm(18)} {loop_1:sad:exs.itm(19)} {loop_1:sad:exs.itm(20)} {loop_1:sad:exs.itm(21)} {loop_1:sad:exs.itm(22)} {loop_1:sad:exs.itm(23)} {loop_1:sad:exs.itm(24)} {loop_1:sad:exs.itm(25)} {loop_1:sad:exs.itm(26)} {loop_1:sad:exs.itm(27)} {loop_1:sad:exs.itm(28)} {loop_1:sad:exs.itm(29)} {loop_1:sad:exs.itm(30)} {loop_1:sad:exs.itm(31)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-659 -attr oid 657 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {loop_8:slc(z.out#5)(31-0)#34.itm(0)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(1)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(2)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(3)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(4)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(5)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(6)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(7)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(8)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(9)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(10)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(11)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(12)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(13)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(14)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(15)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(16)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(17)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(18)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(19)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(20)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(21)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(22)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(23)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(24)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(25)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(26)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(27)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(28)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(29)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(30)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0)#34.itm(31)} -attr vt d
load netBundle {loop_8:slc(z.out#5)(31-0)#34.itm} 32 {loop_8:slc(z.out#5)(31-0)#34.itm(0)} {loop_8:slc(z.out#5)(31-0)#34.itm(1)} {loop_8:slc(z.out#5)(31-0)#34.itm(2)} {loop_8:slc(z.out#5)(31-0)#34.itm(3)} {loop_8:slc(z.out#5)(31-0)#34.itm(4)} {loop_8:slc(z.out#5)(31-0)#34.itm(5)} {loop_8:slc(z.out#5)(31-0)#34.itm(6)} {loop_8:slc(z.out#5)(31-0)#34.itm(7)} {loop_8:slc(z.out#5)(31-0)#34.itm(8)} {loop_8:slc(z.out#5)(31-0)#34.itm(9)} {loop_8:slc(z.out#5)(31-0)#34.itm(10)} {loop_8:slc(z.out#5)(31-0)#34.itm(11)} {loop_8:slc(z.out#5)(31-0)#34.itm(12)} {loop_8:slc(z.out#5)(31-0)#34.itm(13)} {loop_8:slc(z.out#5)(31-0)#34.itm(14)} {loop_8:slc(z.out#5)(31-0)#34.itm(15)} {loop_8:slc(z.out#5)(31-0)#34.itm(16)} {loop_8:slc(z.out#5)(31-0)#34.itm(17)} {loop_8:slc(z.out#5)(31-0)#34.itm(18)} {loop_8:slc(z.out#5)(31-0)#34.itm(19)} {loop_8:slc(z.out#5)(31-0)#34.itm(20)} {loop_8:slc(z.out#5)(31-0)#34.itm(21)} {loop_8:slc(z.out#5)(31-0)#34.itm(22)} {loop_8:slc(z.out#5)(31-0)#34.itm(23)} {loop_8:slc(z.out#5)(31-0)#34.itm(24)} {loop_8:slc(z.out#5)(31-0)#34.itm(25)} {loop_8:slc(z.out#5)(31-0)#34.itm(26)} {loop_8:slc(z.out#5)(31-0)#34.itm(27)} {loop_8:slc(z.out#5)(31-0)#34.itm(28)} {loop_8:slc(z.out#5)(31-0)#34.itm(29)} {loop_8:slc(z.out#5)(31-0)#34.itm(30)} {loop_8:slc(z.out#5)(31-0)#34.itm(31)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-660 -attr oid 658 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(0)} -attr vt d
load net {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(1)} -attr vt d
load net {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(2)} -attr vt d
load net {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(3)} -attr vt d
load net {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(4)} -attr vt d
load net {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(5)} -attr vt d
load net {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(6)} -attr vt d
load net {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(7)} -attr vt d
load net {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(8)} -attr vt d
load net {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(9)} -attr vt d
load netBundle {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm} 10 {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(0)} {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(1)} {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(2)} {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(3)} {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(4)} {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(5)} {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(6)} {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(7)} {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(8)} {loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm(9)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-661 -attr oid 659 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm}
load net {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(0)} -attr vt d
load net {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(1)} -attr vt d
load net {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(2)} -attr vt d
load net {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(3)} -attr vt d
load net {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(4)} -attr vt d
load net {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(5)} -attr vt d
load net {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(6)} -attr vt d
load net {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(7)} -attr vt d
load net {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(8)} -attr vt d
load net {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(9)} -attr vt d
load netBundle {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm} 10 {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(0)} {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(1)} {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(2)} {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(3)} {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(4)} {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(5)} {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(6)} {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(7)} {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(8)} {loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm(9)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-662 -attr oid 660 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm}
load net {loop_1:slc(z.out#4)(3-0)#1.itm(0)} -attr vt d
load net {loop_1:slc(z.out#4)(3-0)#1.itm(1)} -attr vt d
load net {loop_1:slc(z.out#4)(3-0)#1.itm(2)} -attr vt d
load netBundle {loop_1:slc(z.out#4)(3-0)#1.itm} 3 {loop_1:slc(z.out#4)(3-0)#1.itm(0)} {loop_1:slc(z.out#4)(3-0)#1.itm(1)} {loop_1:slc(z.out#4)(3-0)#1.itm(2)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-663 -attr oid 661 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#1.itm}
load net {loop_8:slc(z.out#5)(31-0).itm(0)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(1)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(2)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(3)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(4)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(5)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(6)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(7)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(8)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(9)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(10)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(11)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(12)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(13)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(14)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(15)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(16)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(17)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(18)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(19)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(20)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(21)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(22)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(23)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(24)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(25)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(26)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(27)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(28)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(29)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(30)} -attr vt d
load net {loop_8:slc(z.out#5)(31-0).itm(31)} -attr vt d
load netBundle {loop_8:slc(z.out#5)(31-0).itm} 32 {loop_8:slc(z.out#5)(31-0).itm(0)} {loop_8:slc(z.out#5)(31-0).itm(1)} {loop_8:slc(z.out#5)(31-0).itm(2)} {loop_8:slc(z.out#5)(31-0).itm(3)} {loop_8:slc(z.out#5)(31-0).itm(4)} {loop_8:slc(z.out#5)(31-0).itm(5)} {loop_8:slc(z.out#5)(31-0).itm(6)} {loop_8:slc(z.out#5)(31-0).itm(7)} {loop_8:slc(z.out#5)(31-0).itm(8)} {loop_8:slc(z.out#5)(31-0).itm(9)} {loop_8:slc(z.out#5)(31-0).itm(10)} {loop_8:slc(z.out#5)(31-0).itm(11)} {loop_8:slc(z.out#5)(31-0).itm(12)} {loop_8:slc(z.out#5)(31-0).itm(13)} {loop_8:slc(z.out#5)(31-0).itm(14)} {loop_8:slc(z.out#5)(31-0).itm(15)} {loop_8:slc(z.out#5)(31-0).itm(16)} {loop_8:slc(z.out#5)(31-0).itm(17)} {loop_8:slc(z.out#5)(31-0).itm(18)} {loop_8:slc(z.out#5)(31-0).itm(19)} {loop_8:slc(z.out#5)(31-0).itm(20)} {loop_8:slc(z.out#5)(31-0).itm(21)} {loop_8:slc(z.out#5)(31-0).itm(22)} {loop_8:slc(z.out#5)(31-0).itm(23)} {loop_8:slc(z.out#5)(31-0).itm(24)} {loop_8:slc(z.out#5)(31-0).itm(25)} {loop_8:slc(z.out#5)(31-0).itm(26)} {loop_8:slc(z.out#5)(31-0).itm(27)} {loop_8:slc(z.out#5)(31-0).itm(28)} {loop_8:slc(z.out#5)(31-0).itm(29)} {loop_8:slc(z.out#5)(31-0).itm(30)} {loop_8:slc(z.out#5)(31-0).itm(31)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-664 -attr oid 662 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {loop_3:mux#4.itm(0)} -attr vt d
load net {loop_3:mux#4.itm(1)} -attr vt d
load net {loop_3:mux#4.itm(2)} -attr vt d
load net {loop_3:mux#4.itm(3)} -attr vt d
load netBundle {loop_3:mux#4.itm} 4 {loop_3:mux#4.itm(0)} {loop_3:mux#4.itm(1)} {loop_3:mux#4.itm(2)} {loop_3:mux#4.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-665 -attr oid 663 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#4.itm}
load net {loop_3:loop_3:mux.itm(0)} -attr vt d
load net {loop_3:loop_3:mux.itm(1)} -attr vt d
load netBundle {loop_3:loop_3:mux.itm} 2 {loop_3:loop_3:mux.itm(0)} {loop_3:loop_3:mux.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-666 -attr oid 664 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:loop_3:mux.itm}
load net {loop_4:slc(z.out#2)(3-0)#3.itm(0)} -attr vt d
load net {loop_4:slc(z.out#2)(3-0)#3.itm(1)} -attr vt d
load netBundle {loop_4:slc(z.out#2)(3-0)#3.itm} 2 {loop_4:slc(z.out#2)(3-0)#3.itm(0)} {loop_4:slc(z.out#2)(3-0)#3.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-667 -attr oid 665 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:slc(z.out#2)(3-0)#3.itm}
load net {j:slc(j(3:0).sva)(3-2).itm(0)} -attr vt d
load net {j:slc(j(3:0).sva)(3-2).itm(1)} -attr vt d
load netBundle {j:slc(j(3:0).sva)(3-2).itm} 2 {j:slc(j(3:0).sva)(3-2).itm(0)} {j:slc(j(3:0).sva)(3-2).itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-668 -attr oid 666 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j:slc(j(3:0).sva)(3-2).itm}
load net {loop_3:mux#3.itm(0)} -attr vt d
load net {loop_3:mux#3.itm(1)} -attr vt d
load net {loop_3:mux#3.itm(2)} -attr vt d
load netBundle {loop_3:mux#3.itm} 3 {loop_3:mux#3.itm(0)} {loop_3:mux#3.itm(1)} {loop_3:mux#3.itm(2)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-669 -attr oid 667 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#3.itm}
load net {loop_8:slc(z.out#5)(3-0).itm(0)} -attr vt d
load net {loop_8:slc(z.out#5)(3-0).itm(1)} -attr vt d
load net {loop_8:slc(z.out#5)(3-0).itm(2)} -attr vt d
load netBundle {loop_8:slc(z.out#5)(3-0).itm} 3 {loop_8:slc(z.out#5)(3-0).itm(0)} {loop_8:slc(z.out#5)(3-0).itm(1)} {loop_8:slc(z.out#5)(3-0).itm(2)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-670 -attr oid 668 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(3-0).itm}
load net {loop_1:slc(z.out#4)(3-0).itm(0)} -attr vt d
load net {loop_1:slc(z.out#4)(3-0).itm(1)} -attr vt d
load net {loop_1:slc(z.out#4)(3-0).itm(2)} -attr vt d
load netBundle {loop_1:slc(z.out#4)(3-0).itm} 3 {loop_1:slc(z.out#4)(3-0).itm(0)} {loop_1:slc(z.out#4)(3-0).itm(1)} {loop_1:slc(z.out#4)(3-0).itm(2)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-671 -attr oid 669 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0).itm}
load net {loop_4:mux.itm(0)} -attr vt d
load net {loop_4:mux.itm(1)} -attr vt d
load net {loop_4:mux.itm(2)} -attr vt d
load net {loop_4:mux.itm(3)} -attr vt d
load netBundle {loop_4:mux.itm} 4 {loop_4:mux.itm(0)} {loop_4:mux.itm(1)} {loop_4:mux.itm(2)} {loop_4:mux.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-672 -attr oid 670 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux.itm}
load net {loop_4:mux1h.itm(0)} -attr vt d
load net {loop_4:mux1h.itm(1)} -attr vt d
load net {loop_4:mux1h.itm(2)} -attr vt d
load netBundle {loop_4:mux1h.itm} 3 {loop_4:mux1h.itm(0)} {loop_4:mux1h.itm(1)} {loop_4:mux1h.itm(2)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-673 -attr oid 671 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux1h.itm}
load net {conc#1.itm(0)} -attr vt d
load net {conc#1.itm(1)} -attr vt d
load net {conc#1.itm(2)} -attr vt d
load netBundle {conc#1.itm} 3 {conc#1.itm(0)} {conc#1.itm(1)} {conc#1.itm(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#1.itm}
load net {j:slc(j(3:0).sva)(3-2)#2.itm(0)} -attr vt d
load net {j:slc(j(3:0).sva)(3-2)#2.itm(1)} -attr vt d
load netBundle {j:slc(j(3:0).sva)(3-2)#2.itm} 2 {j:slc(j(3:0).sva)(3-2)#2.itm(0)} {j:slc(j(3:0).sva)(3-2)#2.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-674 -attr oid 672 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j:slc(j(3:0).sva)(3-2)#2.itm}
load net {j:slc(j(3:0).sva)(3-1).itm(0)} -attr vt d
load net {j:slc(j(3:0).sva)(3-1).itm(1)} -attr vt d
load net {j:slc(j(3:0).sva)(3-1).itm(2)} -attr vt d
load netBundle {j:slc(j(3:0).sva)(3-1).itm} 3 {j:slc(j(3:0).sva)(3-1).itm(0)} {j:slc(j(3:0).sva)(3-1).itm(1)} {j:slc(j(3:0).sva)(3-1).itm(2)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-675 -attr oid 673 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j:slc(j(3:0).sva)(3-1).itm}
load net {loop_1:z:slc(loop_1:z(3:0).sva)(3-1).itm(0)} -attr vt d
load net {loop_1:z:slc(loop_1:z(3:0).sva)(3-1).itm(1)} -attr vt d
load net {loop_1:z:slc(loop_1:z(3:0).sva)(3-1).itm(2)} -attr vt d
load netBundle {loop_1:z:slc(loop_1:z(3:0).sva)(3-1).itm} 3 {loop_1:z:slc(loop_1:z(3:0).sva)(3-1).itm(0)} {loop_1:z:slc(loop_1:z(3:0).sva)(3-1).itm(1)} {loop_1:z:slc(loop_1:z(3:0).sva)(3-1).itm(2)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-676 -attr oid 674 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:slc(loop_1:z(3:0).sva)(3-1).itm}
load net {loop_8:mux#5.itm(0)} -attr vt d
load net {loop_8:mux#5.itm(1)} -attr vt d
load net {loop_8:mux#5.itm(2)} -attr vt d
load net {loop_8:mux#5.itm(3)} -attr vt d
load net {loop_8:mux#5.itm(4)} -attr vt d
load net {loop_8:mux#5.itm(5)} -attr vt d
load net {loop_8:mux#5.itm(6)} -attr vt d
load net {loop_8:mux#5.itm(7)} -attr vt d
load netBundle {loop_8:mux#5.itm} 8 {loop_8:mux#5.itm(0)} {loop_8:mux#5.itm(1)} {loop_8:mux#5.itm(2)} {loop_8:mux#5.itm(3)} {loop_8:mux#5.itm(4)} {loop_8:mux#5.itm(5)} {loop_8:mux#5.itm(6)} {loop_8:mux#5.itm(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-677 -attr oid 675 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load net {o:slc(k.sva(31:8))(7-0)#1.itm(0)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#1.itm(1)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#1.itm(2)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#1.itm(3)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#1.itm(4)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#1.itm(5)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#1.itm(6)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#1.itm(7)} -attr vt d
load netBundle {o:slc(k.sva(31:8))(7-0)#1.itm} 8 {o:slc(k.sva(31:8))(7-0)#1.itm(0)} {o:slc(k.sva(31:8))(7-0)#1.itm(1)} {o:slc(k.sva(31:8))(7-0)#1.itm(2)} {o:slc(k.sva(31:8))(7-0)#1.itm(3)} {o:slc(k.sva(31:8))(7-0)#1.itm(4)} {o:slc(k.sva(31:8))(7-0)#1.itm(5)} {o:slc(k.sva(31:8))(7-0)#1.itm(6)} {o:slc(k.sva(31:8))(7-0)#1.itm(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-678 -attr oid 676 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#1.itm}
load net {loop_8:mux#2.itm(0)} -attr vt d
load net {loop_8:mux#2.itm(1)} -attr vt d
load net {loop_8:mux#2.itm(2)} -attr vt d
load net {loop_8:mux#2.itm(3)} -attr vt d
load netBundle {loop_8:mux#2.itm} 4 {loop_8:mux#2.itm(0)} {loop_8:mux#2.itm(1)} {loop_8:mux#2.itm(2)} {loop_8:mux#2.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-679 -attr oid 677 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#2.itm}
load net {loop_1:slc(z.out#4)(3-0)#7.itm(0)} -attr vt d
load net {loop_1:slc(z.out#4)(3-0)#7.itm(1)} -attr vt d
load net {loop_1:slc(z.out#4)(3-0)#7.itm(2)} -attr vt d
load net {loop_1:slc(z.out#4)(3-0)#7.itm(3)} -attr vt d
load netBundle {loop_1:slc(z.out#4)(3-0)#7.itm} 4 {loop_1:slc(z.out#4)(3-0)#7.itm(0)} {loop_1:slc(z.out#4)(3-0)#7.itm(1)} {loop_1:slc(z.out#4)(3-0)#7.itm(2)} {loop_1:slc(z.out#4)(3-0)#7.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-680 -attr oid 678 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#7.itm}
load net {loop_1:mux1h.itm(0)} -attr vt d
load net {loop_1:mux1h.itm(1)} -attr vt d
load net {loop_1:mux1h.itm(2)} -attr vt d
load net {loop_1:mux1h.itm(3)} -attr vt d
load net {loop_1:mux1h.itm(4)} -attr vt d
load net {loop_1:mux1h.itm(5)} -attr vt d
load net {loop_1:mux1h.itm(6)} -attr vt d
load net {loop_1:mux1h.itm(7)} -attr vt d
load net {loop_1:mux1h.itm(8)} -attr vt d
load net {loop_1:mux1h.itm(9)} -attr vt d
load net {loop_1:mux1h.itm(10)} -attr vt d
load net {loop_1:mux1h.itm(11)} -attr vt d
load net {loop_1:mux1h.itm(12)} -attr vt d
load net {loop_1:mux1h.itm(13)} -attr vt d
load net {loop_1:mux1h.itm(14)} -attr vt d
load net {loop_1:mux1h.itm(15)} -attr vt d
load net {loop_1:mux1h.itm(16)} -attr vt d
load net {loop_1:mux1h.itm(17)} -attr vt d
load net {loop_1:mux1h.itm(18)} -attr vt d
load net {loop_1:mux1h.itm(19)} -attr vt d
load net {loop_1:mux1h.itm(20)} -attr vt d
load net {loop_1:mux1h.itm(21)} -attr vt d
load net {loop_1:mux1h.itm(22)} -attr vt d
load net {loop_1:mux1h.itm(23)} -attr vt d
load net {loop_1:mux1h.itm(24)} -attr vt d
load net {loop_1:mux1h.itm(25)} -attr vt d
load net {loop_1:mux1h.itm(26)} -attr vt d
load net {loop_1:mux1h.itm(27)} -attr vt d
load net {loop_1:mux1h.itm(28)} -attr vt d
load net {loop_1:mux1h.itm(29)} -attr vt d
load net {loop_1:mux1h.itm(30)} -attr vt d
load net {loop_1:mux1h.itm(31)} -attr vt d
load netBundle {loop_1:mux1h.itm} 32 {loop_1:mux1h.itm(0)} {loop_1:mux1h.itm(1)} {loop_1:mux1h.itm(2)} {loop_1:mux1h.itm(3)} {loop_1:mux1h.itm(4)} {loop_1:mux1h.itm(5)} {loop_1:mux1h.itm(6)} {loop_1:mux1h.itm(7)} {loop_1:mux1h.itm(8)} {loop_1:mux1h.itm(9)} {loop_1:mux1h.itm(10)} {loop_1:mux1h.itm(11)} {loop_1:mux1h.itm(12)} {loop_1:mux1h.itm(13)} {loop_1:mux1h.itm(14)} {loop_1:mux1h.itm(15)} {loop_1:mux1h.itm(16)} {loop_1:mux1h.itm(17)} {loop_1:mux1h.itm(18)} {loop_1:mux1h.itm(19)} {loop_1:mux1h.itm(20)} {loop_1:mux1h.itm(21)} {loop_1:mux1h.itm(22)} {loop_1:mux1h.itm(23)} {loop_1:mux1h.itm(24)} {loop_1:mux1h.itm(25)} {loop_1:mux1h.itm(26)} {loop_1:mux1h.itm(27)} {loop_1:mux1h.itm(28)} {loop_1:mux1h.itm(29)} {loop_1:mux1h.itm(30)} {loop_1:mux1h.itm(31)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-681 -attr oid 679 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {exs#2.itm(0)} -attr vt d
load net {exs#2.itm(1)} -attr vt d
load net {exs#2.itm(2)} -attr vt d
load net {exs#2.itm(3)} -attr vt d
load net {exs#2.itm(4)} -attr vt d
load net {exs#2.itm(5)} -attr vt d
load net {exs#2.itm(6)} -attr vt d
load net {exs#2.itm(7)} -attr vt d
load net {exs#2.itm(8)} -attr vt d
load net {exs#2.itm(9)} -attr vt d
load net {exs#2.itm(10)} -attr vt d
load net {exs#2.itm(11)} -attr vt d
load net {exs#2.itm(12)} -attr vt d
load net {exs#2.itm(13)} -attr vt d
load net {exs#2.itm(14)} -attr vt d
load net {exs#2.itm(15)} -attr vt d
load net {exs#2.itm(16)} -attr vt d
load net {exs#2.itm(17)} -attr vt d
load net {exs#2.itm(18)} -attr vt d
load net {exs#2.itm(19)} -attr vt d
load net {exs#2.itm(20)} -attr vt d
load net {exs#2.itm(21)} -attr vt d
load net {exs#2.itm(22)} -attr vt d
load net {exs#2.itm(23)} -attr vt d
load net {exs#2.itm(24)} -attr vt d
load net {exs#2.itm(25)} -attr vt d
load net {exs#2.itm(26)} -attr vt d
load net {exs#2.itm(27)} -attr vt d
load net {exs#2.itm(28)} -attr vt d
load net {exs#2.itm(29)} -attr vt d
load net {exs#2.itm(30)} -attr vt d
load net {exs#2.itm(31)} -attr vt d
load netBundle {exs#2.itm} 32 {exs#2.itm(0)} {exs#2.itm(1)} {exs#2.itm(2)} {exs#2.itm(3)} {exs#2.itm(4)} {exs#2.itm(5)} {exs#2.itm(6)} {exs#2.itm(7)} {exs#2.itm(8)} {exs#2.itm(9)} {exs#2.itm(10)} {exs#2.itm(11)} {exs#2.itm(12)} {exs#2.itm(13)} {exs#2.itm(14)} {exs#2.itm(15)} {exs#2.itm(16)} {exs#2.itm(17)} {exs#2.itm(18)} {exs#2.itm(19)} {exs#2.itm(20)} {exs#2.itm(21)} {exs#2.itm(22)} {exs#2.itm(23)} {exs#2.itm(24)} {exs#2.itm(25)} {exs#2.itm(26)} {exs#2.itm(27)} {exs#2.itm(28)} {exs#2.itm(29)} {exs#2.itm(30)} {exs#2.itm(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {conc#3.itm(0)} -attr vt d
load net {conc#3.itm(1)} -attr vt d
load net {conc#3.itm(2)} -attr vt d
load net {conc#3.itm(3)} -attr vt d
load net {conc#3.itm(4)} -attr vt d
load net {conc#3.itm(5)} -attr vt d
load net {conc#3.itm(6)} -attr vt d
load net {conc#3.itm(7)} -attr vt d
load net {conc#3.itm(8)} -attr vt d
load net {conc#3.itm(9)} -attr vt d
load net {conc#3.itm(10)} -attr vt d
load net {conc#3.itm(11)} -attr vt d
load net {conc#3.itm(12)} -attr vt d
load net {conc#3.itm(13)} -attr vt d
load net {conc#3.itm(14)} -attr vt d
load net {conc#3.itm(15)} -attr vt d
load net {conc#3.itm(16)} -attr vt d
load net {conc#3.itm(17)} -attr vt d
load net {conc#3.itm(18)} -attr vt d
load net {conc#3.itm(19)} -attr vt d
load net {conc#3.itm(20)} -attr vt d
load net {conc#3.itm(21)} -attr vt d
load net {conc#3.itm(22)} -attr vt d
load net {conc#3.itm(23)} -attr vt d
load net {conc#3.itm(24)} -attr vt d
load net {conc#3.itm(25)} -attr vt d
load net {conc#3.itm(26)} -attr vt d
load net {conc#3.itm(27)} -attr vt d
load net {conc#3.itm(28)} -attr vt d
load net {conc#3.itm(29)} -attr vt d
load net {conc#3.itm(30)} -attr vt d
load net {conc#3.itm(31)} -attr vt d
load netBundle {conc#3.itm} 32 {conc#3.itm(0)} {conc#3.itm(1)} {conc#3.itm(2)} {conc#3.itm(3)} {conc#3.itm(4)} {conc#3.itm(5)} {conc#3.itm(6)} {conc#3.itm(7)} {conc#3.itm(8)} {conc#3.itm(9)} {conc#3.itm(10)} {conc#3.itm(11)} {conc#3.itm(12)} {conc#3.itm(13)} {conc#3.itm(14)} {conc#3.itm(15)} {conc#3.itm(16)} {conc#3.itm(17)} {conc#3.itm(18)} {conc#3.itm(19)} {conc#3.itm(20)} {conc#3.itm(21)} {conc#3.itm(22)} {conc#3.itm(23)} {conc#3.itm(24)} {conc#3.itm(25)} {conc#3.itm(26)} {conc#3.itm(27)} {conc#3.itm(28)} {conc#3.itm(29)} {conc#3.itm(30)} {conc#3.itm(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {j:slc(j(3:0).sva)(3-2)#1.itm(0)} -attr vt d
load net {j:slc(j(3:0).sva)(3-2)#1.itm(1)} -attr vt d
load netBundle {j:slc(j(3:0).sva)(3-2)#1.itm} 2 {j:slc(j(3:0).sva)(3-2)#1.itm(0)} {j:slc(j(3:0).sva)(3-2)#1.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-682 -attr oid 680 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j:slc(j(3:0).sva)(3-2)#1.itm}
load net {exs.itm(0)} -attr vt d
load net {exs.itm(1)} -attr vt d
load net {exs.itm(2)} -attr vt d
load net {exs.itm(3)} -attr vt d
load net {exs.itm(4)} -attr vt d
load net {exs.itm(5)} -attr vt d
load net {exs.itm(6)} -attr vt d
load net {exs.itm(7)} -attr vt d
load net {exs.itm(8)} -attr vt d
load net {exs.itm(9)} -attr vt d
load net {exs.itm(10)} -attr vt d
load net {exs.itm(11)} -attr vt d
load net {exs.itm(12)} -attr vt d
load net {exs.itm(13)} -attr vt d
load net {exs.itm(14)} -attr vt d
load net {exs.itm(15)} -attr vt d
load net {exs.itm(16)} -attr vt d
load net {exs.itm(17)} -attr vt d
load net {exs.itm(18)} -attr vt d
load net {exs.itm(19)} -attr vt d
load net {exs.itm(20)} -attr vt d
load net {exs.itm(21)} -attr vt d
load net {exs.itm(22)} -attr vt d
load net {exs.itm(23)} -attr vt d
load net {exs.itm(24)} -attr vt d
load net {exs.itm(25)} -attr vt d
load net {exs.itm(26)} -attr vt d
load net {exs.itm(27)} -attr vt d
load net {exs.itm(28)} -attr vt d
load net {exs.itm(29)} -attr vt d
load net {exs.itm(30)} -attr vt d
load net {exs.itm(31)} -attr vt d
load netBundle {exs.itm} 32 {exs.itm(0)} {exs.itm(1)} {exs.itm(2)} {exs.itm(3)} {exs.itm(4)} {exs.itm(5)} {exs.itm(6)} {exs.itm(7)} {exs.itm(8)} {exs.itm(9)} {exs.itm(10)} {exs.itm(11)} {exs.itm(12)} {exs.itm(13)} {exs.itm(14)} {exs.itm(15)} {exs.itm(16)} {exs.itm(17)} {exs.itm(18)} {exs.itm(19)} {exs.itm(20)} {exs.itm(21)} {exs.itm(22)} {exs.itm(23)} {exs.itm(24)} {exs.itm(25)} {exs.itm(26)} {exs.itm(27)} {exs.itm(28)} {exs.itm(29)} {exs.itm(30)} {exs.itm(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load net {conc.itm(3)} -attr vt d
load net {conc.itm(4)} -attr vt d
load net {conc.itm(5)} -attr vt d
load netBundle {conc.itm} 6 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} {conc.itm(3)} {conc.itm(4)} {conc.itm(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc.itm}
load net {k:slc(loop_8:acc#10.itm)(2-0)#5.itm(0)} -attr vt d
load net {k:slc(loop_8:acc#10.itm)(2-0)#5.itm(1)} -attr vt d
load netBundle {k:slc(loop_8:acc#10.itm)(2-0)#5.itm} 2 {k:slc(loop_8:acc#10.itm)(2-0)#5.itm(0)} {k:slc(loop_8:acc#10.itm)(2-0)#5.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-683 -attr oid 681 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(loop_8:acc#10.itm)(2-0)#5.itm}
load net {loop_1:exs#4.itm(0)} -attr vt d
load net {loop_1:exs#4.itm(1)} -attr vt d
load net {loop_1:exs#4.itm(2)} -attr vt d
load net {loop_1:exs#4.itm(3)} -attr vt d
load net {loop_1:exs#4.itm(4)} -attr vt d
load net {loop_1:exs#4.itm(5)} -attr vt d
load net {loop_1:exs#4.itm(6)} -attr vt d
load net {loop_1:exs#4.itm(7)} -attr vt d
load net {loop_1:exs#4.itm(8)} -attr vt d
load net {loop_1:exs#4.itm(9)} -attr vt d
load net {loop_1:exs#4.itm(10)} -attr vt d
load netBundle {loop_1:exs#4.itm} 11 {loop_1:exs#4.itm(0)} {loop_1:exs#4.itm(1)} {loop_1:exs#4.itm(2)} {loop_1:exs#4.itm(3)} {loop_1:exs#4.itm(4)} {loop_1:exs#4.itm(5)} {loop_1:exs#4.itm(6)} {loop_1:exs#4.itm(7)} {loop_1:exs#4.itm(8)} {loop_1:exs#4.itm(9)} {loop_1:exs#4.itm(10)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-684 -attr oid 682 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#4.itm}
load net {loop_1:or#2.itm(0)} -attr vt d
load net {loop_1:or#2.itm(1)} -attr vt d
load net {loop_1:or#2.itm(2)} -attr vt d
load net {loop_1:or#2.itm(3)} -attr vt d
load net {loop_1:or#2.itm(4)} -attr vt d
load net {loop_1:or#2.itm(5)} -attr vt d
load net {loop_1:or#2.itm(6)} -attr vt d
load net {loop_1:or#2.itm(7)} -attr vt d
load net {loop_1:or#2.itm(8)} -attr vt d
load netBundle {loop_1:or#2.itm} 9 {loop_1:or#2.itm(0)} {loop_1:or#2.itm(1)} {loop_1:or#2.itm(2)} {loop_1:or#2.itm(3)} {loop_1:or#2.itm(4)} {loop_1:or#2.itm(5)} {loop_1:or#2.itm(6)} {loop_1:or#2.itm(7)} {loop_1:or#2.itm(8)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-685 -attr oid 683 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#2.itm}
load net {loop_1:conc.itm(0)} -attr vt d
load net {loop_1:conc.itm(1)} -attr vt d
load net {loop_1:conc.itm(2)} -attr vt d
load net {loop_1:conc.itm(3)} -attr vt d
load net {loop_1:conc.itm(4)} -attr vt d
load net {loop_1:conc.itm(5)} -attr vt d
load net {loop_1:conc.itm(6)} -attr vt d
load net {loop_1:conc.itm(7)} -attr vt d
load net {loop_1:conc.itm(8)} -attr vt d
load netBundle {loop_1:conc.itm} 9 {loop_1:conc.itm(0)} {loop_1:conc.itm(1)} {loop_1:conc.itm(2)} {loop_1:conc.itm(3)} {loop_1:conc.itm(4)} {loop_1:conc.itm(5)} {loop_1:conc.itm(6)} {loop_1:conc.itm(7)} {loop_1:conc.itm(8)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-686 -attr oid 684 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:conc.itm}
load net {loop_1:mux1h#3.itm(0)} -attr vt d
load net {loop_1:mux1h#3.itm(1)} -attr vt d
load net {loop_1:mux1h#3.itm(2)} -attr vt d
load net {loop_1:mux1h#3.itm(3)} -attr vt d
load net {loop_1:mux1h#3.itm(4)} -attr vt d
load net {loop_1:mux1h#3.itm(5)} -attr vt d
load net {loop_1:mux1h#3.itm(6)} -attr vt d
load net {loop_1:mux1h#3.itm(7)} -attr vt d
load netBundle {loop_1:mux1h#3.itm} 8 {loop_1:mux1h#3.itm(0)} {loop_1:mux1h#3.itm(1)} {loop_1:mux1h#3.itm(2)} {loop_1:mux1h#3.itm(3)} {loop_1:mux1h#3.itm(4)} {loop_1:mux1h#3.itm(5)} {loop_1:mux1h#3.itm(6)} {loop_1:mux1h#3.itm(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-687 -attr oid 685 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h#3.itm}
load net {loop_1:exs#5.itm(0)} -attr vt d
load net {loop_1:exs#5.itm(1)} -attr vt d
load net {loop_1:exs#5.itm(2)} -attr vt d
load net {loop_1:exs#5.itm(3)} -attr vt d
load net {loop_1:exs#5.itm(4)} -attr vt d
load net {loop_1:exs#5.itm(5)} -attr vt d
load net {loop_1:exs#5.itm(6)} -attr vt d
load net {loop_1:exs#5.itm(7)} -attr vt d
load net {loop_1:exs#5.itm(8)} -attr vt d
load netBundle {loop_1:exs#5.itm} 9 {loop_1:exs#5.itm(0)} {loop_1:exs#5.itm(1)} {loop_1:exs#5.itm(2)} {loop_1:exs#5.itm(3)} {loop_1:exs#5.itm(4)} {loop_1:exs#5.itm(5)} {loop_1:exs#5.itm(6)} {loop_1:exs#5.itm(7)} {loop_1:exs#5.itm(8)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-688 -attr oid 686 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#5.itm}
load net {loop_8:mux1h#3.itm(0)} -attr vt d
load net {loop_8:mux1h#3.itm(1)} -attr vt d
load net {loop_8:mux1h#3.itm(2)} -attr vt d
load net {loop_8:mux1h#3.itm(3)} -attr vt d
load net {loop_8:mux1h#3.itm(4)} -attr vt d
load net {loop_8:mux1h#3.itm(5)} -attr vt d
load net {loop_8:mux1h#3.itm(6)} -attr vt d
load net {loop_8:mux1h#3.itm(7)} -attr vt d
load net {loop_8:mux1h#3.itm(8)} -attr vt d
load net {loop_8:mux1h#3.itm(9)} -attr vt d
load net {loop_8:mux1h#3.itm(10)} -attr vt d
load net {loop_8:mux1h#3.itm(11)} -attr vt d
load net {loop_8:mux1h#3.itm(12)} -attr vt d
load net {loop_8:mux1h#3.itm(13)} -attr vt d
load net {loop_8:mux1h#3.itm(14)} -attr vt d
load net {loop_8:mux1h#3.itm(15)} -attr vt d
load net {loop_8:mux1h#3.itm(16)} -attr vt d
load net {loop_8:mux1h#3.itm(17)} -attr vt d
load net {loop_8:mux1h#3.itm(18)} -attr vt d
load net {loop_8:mux1h#3.itm(19)} -attr vt d
load net {loop_8:mux1h#3.itm(20)} -attr vt d
load net {loop_8:mux1h#3.itm(21)} -attr vt d
load net {loop_8:mux1h#3.itm(22)} -attr vt d
load net {loop_8:mux1h#3.itm(23)} -attr vt d
load net {loop_8:mux1h#3.itm(24)} -attr vt d
load net {loop_8:mux1h#3.itm(25)} -attr vt d
load net {loop_8:mux1h#3.itm(26)} -attr vt d
load net {loop_8:mux1h#3.itm(27)} -attr vt d
load net {loop_8:mux1h#3.itm(28)} -attr vt d
load net {loop_8:mux1h#3.itm(29)} -attr vt d
load net {loop_8:mux1h#3.itm(30)} -attr vt d
load net {loop_8:mux1h#3.itm(31)} -attr vt d
load netBundle {loop_8:mux1h#3.itm} 32 {loop_8:mux1h#3.itm(0)} {loop_8:mux1h#3.itm(1)} {loop_8:mux1h#3.itm(2)} {loop_8:mux1h#3.itm(3)} {loop_8:mux1h#3.itm(4)} {loop_8:mux1h#3.itm(5)} {loop_8:mux1h#3.itm(6)} {loop_8:mux1h#3.itm(7)} {loop_8:mux1h#3.itm(8)} {loop_8:mux1h#3.itm(9)} {loop_8:mux1h#3.itm(10)} {loop_8:mux1h#3.itm(11)} {loop_8:mux1h#3.itm(12)} {loop_8:mux1h#3.itm(13)} {loop_8:mux1h#3.itm(14)} {loop_8:mux1h#3.itm(15)} {loop_8:mux1h#3.itm(16)} {loop_8:mux1h#3.itm(17)} {loop_8:mux1h#3.itm(18)} {loop_8:mux1h#3.itm(19)} {loop_8:mux1h#3.itm(20)} {loop_8:mux1h#3.itm(21)} {loop_8:mux1h#3.itm(22)} {loop_8:mux1h#3.itm(23)} {loop_8:mux1h#3.itm(24)} {loop_8:mux1h#3.itm(25)} {loop_8:mux1h#3.itm(26)} {loop_8:mux1h#3.itm(27)} {loop_8:mux1h#3.itm(28)} {loop_8:mux1h#3.itm(29)} {loop_8:mux1h#3.itm(30)} {loop_8:mux1h#3.itm(31)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-689 -attr oid 687 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {conc#4.itm(0)} -attr vt d
load net {conc#4.itm(1)} -attr vt d
load net {conc#4.itm(2)} -attr vt d
load net {conc#4.itm(3)} -attr vt d
load net {conc#4.itm(4)} -attr vt d
load net {conc#4.itm(5)} -attr vt d
load net {conc#4.itm(6)} -attr vt d
load net {conc#4.itm(7)} -attr vt d
load net {conc#4.itm(8)} -attr vt d
load net {conc#4.itm(9)} -attr vt d
load net {conc#4.itm(10)} -attr vt d
load net {conc#4.itm(11)} -attr vt d
load net {conc#4.itm(12)} -attr vt d
load net {conc#4.itm(13)} -attr vt d
load net {conc#4.itm(14)} -attr vt d
load net {conc#4.itm(15)} -attr vt d
load net {conc#4.itm(16)} -attr vt d
load net {conc#4.itm(17)} -attr vt d
load net {conc#4.itm(18)} -attr vt d
load net {conc#4.itm(19)} -attr vt d
load net {conc#4.itm(20)} -attr vt d
load net {conc#4.itm(21)} -attr vt d
load net {conc#4.itm(22)} -attr vt d
load net {conc#4.itm(23)} -attr vt d
load net {conc#4.itm(24)} -attr vt d
load net {conc#4.itm(25)} -attr vt d
load net {conc#4.itm(26)} -attr vt d
load net {conc#4.itm(27)} -attr vt d
load net {conc#4.itm(28)} -attr vt d
load net {conc#4.itm(29)} -attr vt d
load net {conc#4.itm(30)} -attr vt d
load net {conc#4.itm(31)} -attr vt d
load netBundle {conc#4.itm} 32 {conc#4.itm(0)} {conc#4.itm(1)} {conc#4.itm(2)} {conc#4.itm(3)} {conc#4.itm(4)} {conc#4.itm(5)} {conc#4.itm(6)} {conc#4.itm(7)} {conc#4.itm(8)} {conc#4.itm(9)} {conc#4.itm(10)} {conc#4.itm(11)} {conc#4.itm(12)} {conc#4.itm(13)} {conc#4.itm(14)} {conc#4.itm(15)} {conc#4.itm(16)} {conc#4.itm(17)} {conc#4.itm(18)} {conc#4.itm(19)} {conc#4.itm(20)} {conc#4.itm(21)} {conc#4.itm(22)} {conc#4.itm(23)} {conc#4.itm(24)} {conc#4.itm(25)} {conc#4.itm(26)} {conc#4.itm(27)} {conc#4.itm(28)} {conc#4.itm(29)} {conc#4.itm(30)} {conc#4.itm(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {o:slc(o(7:0).sva#2)(7-3).itm(0)} -attr vt d
load net {o:slc(o(7:0).sva#2)(7-3).itm(1)} -attr vt d
load net {o:slc(o(7:0).sva#2)(7-3).itm(2)} -attr vt d
load net {o:slc(o(7:0).sva#2)(7-3).itm(3)} -attr vt d
load net {o:slc(o(7:0).sva#2)(7-3).itm(4)} -attr vt d
load netBundle {o:slc(o(7:0).sva#2)(7-3).itm} 5 {o:slc(o(7:0).sva#2)(7-3).itm(0)} {o:slc(o(7:0).sva#2)(7-3).itm(1)} {o:slc(o(7:0).sva#2)(7-3).itm(2)} {o:slc(o(7:0).sva#2)(7-3).itm(3)} {o:slc(o(7:0).sva#2)(7-3).itm(4)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-690 -attr oid 688 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(o(7:0).sva#2)(7-3).itm}
load net {exs#7.itm(0)} -attr vt d
load net {exs#7.itm(1)} -attr vt d
load net {exs#7.itm(2)} -attr vt d
load net {exs#7.itm(3)} -attr vt d
load net {exs#7.itm(4)} -attr vt d
load net {exs#7.itm(5)} -attr vt d
load net {exs#7.itm(6)} -attr vt d
load net {exs#7.itm(7)} -attr vt d
load net {exs#7.itm(8)} -attr vt d
load net {exs#7.itm(9)} -attr vt d
load net {exs#7.itm(10)} -attr vt d
load net {exs#7.itm(11)} -attr vt d
load net {exs#7.itm(12)} -attr vt d
load net {exs#7.itm(13)} -attr vt d
load net {exs#7.itm(14)} -attr vt d
load net {exs#7.itm(15)} -attr vt d
load net {exs#7.itm(16)} -attr vt d
load net {exs#7.itm(17)} -attr vt d
load net {exs#7.itm(18)} -attr vt d
load net {exs#7.itm(19)} -attr vt d
load net {exs#7.itm(20)} -attr vt d
load net {exs#7.itm(21)} -attr vt d
load net {exs#7.itm(22)} -attr vt d
load net {exs#7.itm(23)} -attr vt d
load net {exs#7.itm(24)} -attr vt d
load net {exs#7.itm(25)} -attr vt d
load net {exs#7.itm(26)} -attr vt d
load net {exs#7.itm(27)} -attr vt d
load net {exs#7.itm(28)} -attr vt d
load net {exs#7.itm(29)} -attr vt d
load net {exs#7.itm(30)} -attr vt d
load net {exs#7.itm(31)} -attr vt d
load netBundle {exs#7.itm} 32 {exs#7.itm(0)} {exs#7.itm(1)} {exs#7.itm(2)} {exs#7.itm(3)} {exs#7.itm(4)} {exs#7.itm(5)} {exs#7.itm(6)} {exs#7.itm(7)} {exs#7.itm(8)} {exs#7.itm(9)} {exs#7.itm(10)} {exs#7.itm(11)} {exs#7.itm(12)} {exs#7.itm(13)} {exs#7.itm(14)} {exs#7.itm(15)} {exs#7.itm(16)} {exs#7.itm(17)} {exs#7.itm(18)} {exs#7.itm(19)} {exs#7.itm(20)} {exs#7.itm(21)} {exs#7.itm(22)} {exs#7.itm(23)} {exs#7.itm(24)} {exs#7.itm(25)} {exs#7.itm(26)} {exs#7.itm(27)} {exs#7.itm(28)} {exs#7.itm(29)} {exs#7.itm(30)} {exs#7.itm(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {k:conc.itm(0)} -attr vt d
load net {k:conc.itm(1)} -attr vt d
load net {k:conc.itm(2)} -attr vt d
load net {k:conc.itm(3)} -attr vt d
load net {k:conc.itm(4)} -attr vt d
load net {k:conc.itm(5)} -attr vt d
load net {k:conc.itm(6)} -attr vt d
load net {k:conc.itm(7)} -attr vt d
load net {k:conc.itm(8)} -attr vt d
load net {k:conc.itm(9)} -attr vt d
load net {k:conc.itm(10)} -attr vt d
load net {k:conc.itm(11)} -attr vt d
load net {k:conc.itm(12)} -attr vt d
load net {k:conc.itm(13)} -attr vt d
load net {k:conc.itm(14)} -attr vt d
load net {k:conc.itm(15)} -attr vt d
load net {k:conc.itm(16)} -attr vt d
load net {k:conc.itm(17)} -attr vt d
load net {k:conc.itm(18)} -attr vt d
load net {k:conc.itm(19)} -attr vt d
load net {k:conc.itm(20)} -attr vt d
load net {k:conc.itm(21)} -attr vt d
load net {k:conc.itm(22)} -attr vt d
load net {k:conc.itm(23)} -attr vt d
load net {k:conc.itm(24)} -attr vt d
load net {k:conc.itm(25)} -attr vt d
load net {k:conc.itm(26)} -attr vt d
load net {k:conc.itm(27)} -attr vt d
load net {k:conc.itm(28)} -attr vt d
load net {k:conc.itm(29)} -attr vt d
load net {k:conc.itm(30)} -attr vt d
load net {k:conc.itm(31)} -attr vt d
load netBundle {k:conc.itm} 32 {k:conc.itm(0)} {k:conc.itm(1)} {k:conc.itm(2)} {k:conc.itm(3)} {k:conc.itm(4)} {k:conc.itm(5)} {k:conc.itm(6)} {k:conc.itm(7)} {k:conc.itm(8)} {k:conc.itm(9)} {k:conc.itm(10)} {k:conc.itm(11)} {k:conc.itm(12)} {k:conc.itm(13)} {k:conc.itm(14)} {k:conc.itm(15)} {k:conc.itm(16)} {k:conc.itm(17)} {k:conc.itm(18)} {k:conc.itm(19)} {k:conc.itm(20)} {k:conc.itm(21)} {k:conc.itm(22)} {k:conc.itm(23)} {k:conc.itm(24)} {k:conc.itm(25)} {k:conc.itm(26)} {k:conc.itm(27)} {k:conc.itm(28)} {k:conc.itm(29)} {k:conc.itm(30)} {k:conc.itm(31)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-691 -attr oid 689 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k:slc(loop_8:acc#10.itm)(2-0).itm(0)} -attr vt d
load net {k:slc(loop_8:acc#10.itm)(2-0).itm(1)} -attr vt d
load net {k:slc(loop_8:acc#10.itm)(2-0).itm(2)} -attr vt d
load netBundle {k:slc(loop_8:acc#10.itm)(2-0).itm} 3 {k:slc(loop_8:acc#10.itm)(2-0).itm(0)} {k:slc(loop_8:acc#10.itm)(2-0).itm(1)} {k:slc(loop_8:acc#10.itm)(2-0).itm(2)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-692 -attr oid 690 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(loop_8:acc#10.itm)(2-0).itm}
load net {conc#5.itm(0)} -attr vt d
load net {conc#5.itm(1)} -attr vt d
load net {conc#5.itm(2)} -attr vt d
load net {conc#5.itm(3)} -attr vt d
load net {conc#5.itm(4)} -attr vt d
load net {conc#5.itm(5)} -attr vt d
load net {conc#5.itm(6)} -attr vt d
load net {conc#5.itm(7)} -attr vt d
load net {conc#5.itm(8)} -attr vt d
load net {conc#5.itm(9)} -attr vt d
load net {conc#5.itm(10)} -attr vt d
load net {conc#5.itm(11)} -attr vt d
load net {conc#5.itm(12)} -attr vt d
load net {conc#5.itm(13)} -attr vt d
load net {conc#5.itm(14)} -attr vt d
load net {conc#5.itm(15)} -attr vt d
load net {conc#5.itm(16)} -attr vt d
load net {conc#5.itm(17)} -attr vt d
load net {conc#5.itm(18)} -attr vt d
load net {conc#5.itm(19)} -attr vt d
load net {conc#5.itm(20)} -attr vt d
load net {conc#5.itm(21)} -attr vt d
load net {conc#5.itm(22)} -attr vt d
load net {conc#5.itm(23)} -attr vt d
load net {conc#5.itm(24)} -attr vt d
load net {conc#5.itm(25)} -attr vt d
load net {conc#5.itm(26)} -attr vt d
load net {conc#5.itm(27)} -attr vt d
load net {conc#5.itm(28)} -attr vt d
load net {conc#5.itm(29)} -attr vt d
load net {conc#5.itm(30)} -attr vt d
load net {conc#5.itm(31)} -attr vt d
load netBundle {conc#5.itm} 32 {conc#5.itm(0)} {conc#5.itm(1)} {conc#5.itm(2)} {conc#5.itm(3)} {conc#5.itm(4)} {conc#5.itm(5)} {conc#5.itm(6)} {conc#5.itm(7)} {conc#5.itm(8)} {conc#5.itm(9)} {conc#5.itm(10)} {conc#5.itm(11)} {conc#5.itm(12)} {conc#5.itm(13)} {conc#5.itm(14)} {conc#5.itm(15)} {conc#5.itm(16)} {conc#5.itm(17)} {conc#5.itm(18)} {conc#5.itm(19)} {conc#5.itm(20)} {conc#5.itm(21)} {conc#5.itm(22)} {conc#5.itm(23)} {conc#5.itm(24)} {conc#5.itm(25)} {conc#5.itm(26)} {conc#5.itm(27)} {conc#5.itm(28)} {conc#5.itm(29)} {conc#5.itm(30)} {conc#5.itm(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {i:slc(i(15:0).sva#2)(15-6).itm(0)} -attr vt d
load net {i:slc(i(15:0).sva#2)(15-6).itm(1)} -attr vt d
load net {i:slc(i(15:0).sva#2)(15-6).itm(2)} -attr vt d
load net {i:slc(i(15:0).sva#2)(15-6).itm(3)} -attr vt d
load net {i:slc(i(15:0).sva#2)(15-6).itm(4)} -attr vt d
load net {i:slc(i(15:0).sva#2)(15-6).itm(5)} -attr vt d
load net {i:slc(i(15:0).sva#2)(15-6).itm(6)} -attr vt d
load net {i:slc(i(15:0).sva#2)(15-6).itm(7)} -attr vt d
load net {i:slc(i(15:0).sva#2)(15-6).itm(8)} -attr vt d
load net {i:slc(i(15:0).sva#2)(15-6).itm(9)} -attr vt d
load netBundle {i:slc(i(15:0).sva#2)(15-6).itm} 10 {i:slc(i(15:0).sva#2)(15-6).itm(0)} {i:slc(i(15:0).sva#2)(15-6).itm(1)} {i:slc(i(15:0).sva#2)(15-6).itm(2)} {i:slc(i(15:0).sva#2)(15-6).itm(3)} {i:slc(i(15:0).sva#2)(15-6).itm(4)} {i:slc(i(15:0).sva#2)(15-6).itm(5)} {i:slc(i(15:0).sva#2)(15-6).itm(6)} {i:slc(i(15:0).sva#2)(15-6).itm(7)} {i:slc(i(15:0).sva#2)(15-6).itm(8)} {i:slc(i(15:0).sva#2)(15-6).itm(9)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-693 -attr oid 691 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i:slc(i(15:0).sva#2)(15-6).itm}
load net {loop_8:conc#10.itm(0)} -attr vt d
load net {loop_8:conc#10.itm(1)} -attr vt d
load net {loop_8:conc#10.itm(2)} -attr vt d
load net {loop_8:conc#10.itm(3)} -attr vt d
load net {loop_8:conc#10.itm(4)} -attr vt d
load net {loop_8:conc#10.itm(5)} -attr vt d
load net {loop_8:conc#10.itm(6)} -attr vt d
load net {loop_8:conc#10.itm(7)} -attr vt d
load net {loop_8:conc#10.itm(8)} -attr vt d
load net {loop_8:conc#10.itm(9)} -attr vt d
load net {loop_8:conc#10.itm(10)} -attr vt d
load netBundle {loop_8:conc#10.itm} 11 {loop_8:conc#10.itm(0)} {loop_8:conc#10.itm(1)} {loop_8:conc#10.itm(2)} {loop_8:conc#10.itm(3)} {loop_8:conc#10.itm(4)} {loop_8:conc#10.itm(5)} {loop_8:conc#10.itm(6)} {loop_8:conc#10.itm(7)} {loop_8:conc#10.itm(8)} {loop_8:conc#10.itm(9)} {loop_8:conc#10.itm(10)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-694 -attr oid 692 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#10.itm}
load net {loop_8:loop_8:or.itm(0)} -attr vt d
load net {loop_8:loop_8:or.itm(1)} -attr vt d
load net {loop_8:loop_8:or.itm(2)} -attr vt d
load net {loop_8:loop_8:or.itm(3)} -attr vt d
load net {loop_8:loop_8:or.itm(4)} -attr vt d
load net {loop_8:loop_8:or.itm(5)} -attr vt d
load netBundle {loop_8:loop_8:or.itm} 6 {loop_8:loop_8:or.itm(0)} {loop_8:loop_8:or.itm(1)} {loop_8:loop_8:or.itm(2)} {loop_8:loop_8:or.itm(3)} {loop_8:loop_8:or.itm(4)} {loop_8:loop_8:or.itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-695 -attr oid 693 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:or.itm}
load net {loop_8:conc#11.itm(0)} -attr vt d
load net {loop_8:conc#11.itm(1)} -attr vt d
load net {loop_8:conc#11.itm(2)} -attr vt d
load net {loop_8:conc#11.itm(3)} -attr vt d
load net {loop_8:conc#11.itm(4)} -attr vt d
load net {loop_8:conc#11.itm(5)} -attr vt d
load netBundle {loop_8:conc#11.itm} 6 {loop_8:conc#11.itm(0)} {loop_8:conc#11.itm(1)} {loop_8:conc#11.itm(2)} {loop_8:conc#11.itm(3)} {loop_8:conc#11.itm(4)} {loop_8:conc#11.itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-696 -attr oid 694 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#11.itm}
load net {loop_8:exs#1.itm(0)} -attr vt d
load net {loop_8:exs#1.itm(1)} -attr vt d
load netBundle {loop_8:exs#1.itm} 2 {loop_8:exs#1.itm(0)} {loop_8:exs#1.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-697 -attr oid 695 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs#1.itm}
load net {loop_8:exs#2.itm(0)} -attr vt d
load net {loop_8:exs#2.itm(1)} -attr vt d
load net {loop_8:exs#2.itm(2)} -attr vt d
load net {loop_8:exs#2.itm(3)} -attr vt d
load net {loop_8:exs#2.itm(4)} -attr vt d
load net {loop_8:exs#2.itm(5)} -attr vt d
load netBundle {loop_8:exs#2.itm} 6 {loop_8:exs#2.itm(0)} {loop_8:exs#2.itm(1)} {loop_8:exs#2.itm(2)} {loop_8:exs#2.itm(3)} {loop_8:exs#2.itm(4)} {loop_8:exs#2.itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-698 -attr oid 696 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs#2.itm}
load net {loop_8:loop_8:or#1.itm(0)} -attr vt d
load net {loop_8:loop_8:or#1.itm(1)} -attr vt d
load net {loop_8:loop_8:or#1.itm(2)} -attr vt d
load netBundle {loop_8:loop_8:or#1.itm} 3 {loop_8:loop_8:or#1.itm(0)} {loop_8:loop_8:or#1.itm(1)} {loop_8:loop_8:or#1.itm(2)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-699 -attr oid 697 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:or#1.itm}
load net {loop_8:exu.itm(0)} -attr vt d
load net {loop_8:exu.itm(1)} -attr vt d
load net {loop_8:exu.itm(2)} -attr vt d
load netBundle {loop_8:exu.itm} 3 {loop_8:exu.itm(0)} {loop_8:exu.itm(1)} {loop_8:exu.itm(2)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-700 -attr oid 698 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exu.itm}
load net {loop_8:exs#3.itm(0)} -attr vt d
load net {loop_8:exs#3.itm(1)} -attr vt d
load netBundle {loop_8:exs#3.itm} 2 {loop_8:exs#3.itm(0)} {loop_8:exs#3.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-701 -attr oid 699 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs#3.itm}
load net {loop_8:exs#4.itm(0)} -attr vt d
load net {loop_8:exs#4.itm(1)} -attr vt d
load net {loop_8:exs#4.itm(2)} -attr vt d
load netBundle {loop_8:exs#4.itm} 3 {loop_8:exs#4.itm(0)} {loop_8:exs#4.itm(1)} {loop_8:exs#4.itm(2)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-702 -attr oid 700 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs#4.itm}
load net {loop_lmm:mux#2.itm(0)} -attr vt d
load net {loop_lmm:mux#2.itm(1)} -attr vt d
load net {loop_lmm:mux#2.itm(2)} -attr vt d
load net {loop_lmm:mux#2.itm(3)} -attr vt d
load net {loop_lmm:mux#2.itm(4)} -attr vt d
load net {loop_lmm:mux#2.itm(5)} -attr vt d
load net {loop_lmm:mux#2.itm(6)} -attr vt d
load net {loop_lmm:mux#2.itm(7)} -attr vt d
load net {loop_lmm:mux#2.itm(8)} -attr vt d
load net {loop_lmm:mux#2.itm(9)} -attr vt d
load net {loop_lmm:mux#2.itm(10)} -attr vt d
load net {loop_lmm:mux#2.itm(11)} -attr vt d
load net {loop_lmm:mux#2.itm(12)} -attr vt d
load net {loop_lmm:mux#2.itm(13)} -attr vt d
load net {loop_lmm:mux#2.itm(14)} -attr vt d
load net {loop_lmm:mux#2.itm(15)} -attr vt d
load netBundle {loop_lmm:mux#2.itm} 16 {loop_lmm:mux#2.itm(0)} {loop_lmm:mux#2.itm(1)} {loop_lmm:mux#2.itm(2)} {loop_lmm:mux#2.itm(3)} {loop_lmm:mux#2.itm(4)} {loop_lmm:mux#2.itm(5)} {loop_lmm:mux#2.itm(6)} {loop_lmm:mux#2.itm(7)} {loop_lmm:mux#2.itm(8)} {loop_lmm:mux#2.itm(9)} {loop_lmm:mux#2.itm(10)} {loop_lmm:mux#2.itm(11)} {loop_lmm:mux#2.itm(12)} {loop_lmm:mux#2.itm(13)} {loop_lmm:mux#2.itm(14)} {loop_lmm:mux#2.itm(15)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-703 -attr oid 701 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_8:conc#9.itm(0)} -attr vt d
load net {loop_8:conc#9.itm(1)} -attr vt d
load net {loop_8:conc#9.itm(2)} -attr vt d
load net {loop_8:conc#9.itm(3)} -attr vt d
load net {loop_8:conc#9.itm(4)} -attr vt d
load net {loop_8:conc#9.itm(5)} -attr vt d
load netBundle {loop_8:conc#9.itm} 6 {loop_8:conc#9.itm(0)} {loop_8:conc#9.itm(1)} {loop_8:conc#9.itm(2)} {loop_8:conc#9.itm(3)} {loop_8:conc#9.itm(4)} {loop_8:conc#9.itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-704 -attr oid 702 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#9.itm}
load net {j:slc(j(3:0).sva)(1-0)#3.itm(0)} -attr vt d
load net {j:slc(j(3:0).sva)(1-0)#3.itm(1)} -attr vt d
load netBundle {j:slc(j(3:0).sva)(1-0)#3.itm} 2 {j:slc(j(3:0).sva)(1-0)#3.itm(0)} {j:slc(j(3:0).sva)(1-0)#3.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-705 -attr oid 703 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j:slc(j(3:0).sva)(1-0)#3.itm}
load net {loop_8:mux#4.itm(0)} -attr vt d
load net {loop_8:mux#4.itm(1)} -attr vt d
load net {loop_8:mux#4.itm(2)} -attr vt d
load net {loop_8:mux#4.itm(3)} -attr vt d
load net {loop_8:mux#4.itm(4)} -attr vt d
load net {loop_8:mux#4.itm(5)} -attr vt d
load netBundle {loop_8:mux#4.itm} 6 {loop_8:mux#4.itm(0)} {loop_8:mux#4.itm(1)} {loop_8:mux#4.itm(2)} {loop_8:mux#4.itm(3)} {loop_8:mux#4.itm(4)} {loop_8:mux#4.itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-706 -attr oid 704 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#4.itm}
load net {o:slc(k.sva(31:8))(7-0)#4.itm(0)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#4.itm(1)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#4.itm(2)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#4.itm(3)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#4.itm(4)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#4.itm(5)} -attr vt d
load netBundle {o:slc(k.sva(31:8))(7-0)#4.itm} 6 {o:slc(k.sva(31:8))(7-0)#4.itm(0)} {o:slc(k.sva(31:8))(7-0)#4.itm(1)} {o:slc(k.sva(31:8))(7-0)#4.itm(2)} {o:slc(k.sva(31:8))(7-0)#4.itm(3)} {o:slc(k.sva(31:8))(7-0)#4.itm(4)} {o:slc(k.sva(31:8))(7-0)#4.itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-707 -attr oid 705 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#4.itm}
load net {k:conc#45.itm(0)} -attr vt d
load net {k:conc#45.itm(1)} -attr vt d
load net {k:conc#45.itm(2)} -attr vt d
load net {k:conc#45.itm(3)} -attr vt d
load net {k:conc#45.itm(4)} -attr vt d
load net {k:conc#45.itm(5)} -attr vt d
load netBundle {k:conc#45.itm} 6 {k:conc#45.itm(0)} {k:conc#45.itm(1)} {k:conc#45.itm(2)} {k:conc#45.itm(3)} {k:conc#45.itm(4)} {k:conc#45.itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-708 -attr oid 706 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#45.itm}
load net {k:slc(loop_8:acc#10.itm)(2-0)#2.itm(0)} -attr vt d
load net {k:slc(loop_8:acc#10.itm)(2-0)#2.itm(1)} -attr vt d
load netBundle {k:slc(loop_8:acc#10.itm)(2-0)#2.itm} 2 {k:slc(loop_8:acc#10.itm)(2-0)#2.itm(0)} {k:slc(loop_8:acc#10.itm)(2-0)#2.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-709 -attr oid 707 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(loop_8:acc#10.itm)(2-0)#2.itm}
load net {OUTPUT:exu.itm(0)} -attr vt d
load net {OUTPUT:exu.itm(1)} -attr vt d
load net {OUTPUT:exu.itm(2)} -attr vt d
load net {OUTPUT:exu.itm(3)} -attr vt d
load net {OUTPUT:exu.itm(4)} -attr vt d
load net {OUTPUT:exu.itm(5)} -attr vt d
load net {OUTPUT:exu.itm(6)} -attr vt d
load net {OUTPUT:exu.itm(7)} -attr vt d
load netBundle {OUTPUT:exu.itm} 8 {OUTPUT:exu.itm(0)} {OUTPUT:exu.itm(1)} {OUTPUT:exu.itm(2)} {OUTPUT:exu.itm(3)} {OUTPUT:exu.itm(4)} {OUTPUT:exu.itm(5)} {OUTPUT:exu.itm(6)} {OUTPUT:exu.itm(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-710 -attr oid 708 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:exu.itm}
load net {row_buf:conc#2.itm(0)} -attr vt d
load net {row_buf:conc#2.itm(1)} -attr vt d
load net {row_buf:conc#2.itm(2)} -attr vt d
load net {row_buf:conc#2.itm(3)} -attr vt d
load net {row_buf:conc#2.itm(4)} -attr vt d
load net {row_buf:conc#2.itm(5)} -attr vt d
load net {row_buf:conc#2.itm(6)} -attr vt d
load netBundle {row_buf:conc#2.itm} 7 {row_buf:conc#2.itm(0)} {row_buf:conc#2.itm(1)} {row_buf:conc#2.itm(2)} {row_buf:conc#2.itm(3)} {row_buf:conc#2.itm(4)} {row_buf:conc#2.itm(5)} {row_buf:conc#2.itm(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-711 -attr oid 709 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:conc#2.itm}
load net {row_buf:mux#1.itm(0)} -attr vt d
load net {row_buf:mux#1.itm(1)} -attr vt d
load net {row_buf:mux#1.itm(2)} -attr vt d
load net {row_buf:mux#1.itm(3)} -attr vt d
load net {row_buf:mux#1.itm(4)} -attr vt d
load net {row_buf:mux#1.itm(5)} -attr vt d
load netBundle {row_buf:mux#1.itm} 6 {row_buf:mux#1.itm(0)} {row_buf:mux#1.itm(1)} {row_buf:mux#1.itm(2)} {row_buf:mux#1.itm(3)} {row_buf:mux#1.itm(4)} {row_buf:mux#1.itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-712 -attr oid 710 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#1.itm}
load net {loop_8:acc#9.itm(0)} -attr vt d
load net {loop_8:acc#9.itm(1)} -attr vt d
load net {loop_8:acc#9.itm(2)} -attr vt d
load net {loop_8:acc#9.itm(3)} -attr vt d
load net {loop_8:acc#9.itm(4)} -attr vt d
load net {loop_8:acc#9.itm(5)} -attr vt d
load netBundle {loop_8:acc#9.itm} 6 {loop_8:acc#9.itm(0)} {loop_8:acc#9.itm(1)} {loop_8:acc#9.itm(2)} {loop_8:acc#9.itm(3)} {loop_8:acc#9.itm(4)} {loop_8:acc#9.itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-713 -attr oid 711 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#9.itm}
load net {loop_8:acc#12.itm(0)} -attr vt d
load net {loop_8:acc#12.itm(1)} -attr vt d
load net {loop_8:acc#12.itm(2)} -attr vt d
load net {loop_8:acc#12.itm(3)} -attr vt d
load net {loop_8:acc#12.itm(4)} -attr vt d
load net {loop_8:acc#12.itm(5)} -attr vt d
load netBundle {loop_8:acc#12.itm} 6 {loop_8:acc#12.itm(0)} {loop_8:acc#12.itm(1)} {loop_8:acc#12.itm(2)} {loop_8:acc#12.itm(3)} {loop_8:acc#12.itm(4)} {loop_8:acc#12.itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-714 -attr oid 712 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#12.itm}
load net {loop_8:conc#8.itm(0)} -attr vt d
load net {loop_8:conc#8.itm(1)} -attr vt d
load net {loop_8:conc#8.itm(2)} -attr vt d
load net {loop_8:conc#8.itm(3)} -attr vt d
load net {loop_8:conc#8.itm(4)} -attr vt d
load net {loop_8:conc#8.itm(5)} -attr vt d
load netBundle {loop_8:conc#8.itm} 6 {loop_8:conc#8.itm(0)} {loop_8:conc#8.itm(1)} {loop_8:conc#8.itm(2)} {loop_8:conc#8.itm(3)} {loop_8:conc#8.itm(4)} {loop_8:conc#8.itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-715 -attr oid 713 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#8.itm}
load net {loop_8:conc.itm(0)} -attr vt d
load net {loop_8:conc.itm(1)} -attr vt d
load net {loop_8:conc.itm(2)} -attr vt d
load net {loop_8:conc.itm(3)} -attr vt d
load netBundle {loop_8:conc.itm} 4 {loop_8:conc.itm(0)} {loop_8:conc.itm(1)} {loop_8:conc.itm(2)} {loop_8:conc.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-716 -attr oid 714 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc.itm}
load net {loop_1:slc(z.out#4)(1-0).itm(0)} -attr vt d
load net {loop_1:slc(z.out#4)(1-0).itm(1)} -attr vt d
load netBundle {loop_1:slc(z.out#4)(1-0).itm} 2 {loop_1:slc(z.out#4)(1-0).itm(0)} {loop_1:slc(z.out#4)(1-0).itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-717 -attr oid 715 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(1-0).itm}
load net {j:slc(j(3:0).sva)(1-0)#1.itm(0)} -attr vt d
load net {j:slc(j(3:0).sva)(1-0)#1.itm(1)} -attr vt d
load netBundle {j:slc(j(3:0).sva)(1-0)#1.itm} 2 {j:slc(j(3:0).sva)(1-0)#1.itm(0)} {j:slc(j(3:0).sva)(1-0)#1.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-718 -attr oid 716 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j:slc(j(3:0).sva)(1-0)#1.itm}
load net {o:slc(k.sva(31:8))(7-0)#3.itm(0)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#3.itm(1)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#3.itm(2)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#3.itm(3)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#3.itm(4)} -attr vt d
load net {o:slc(k.sva(31:8))(7-0)#3.itm(5)} -attr vt d
load netBundle {o:slc(k.sva(31:8))(7-0)#3.itm} 6 {o:slc(k.sva(31:8))(7-0)#3.itm(0)} {o:slc(k.sva(31:8))(7-0)#3.itm(1)} {o:slc(k.sva(31:8))(7-0)#3.itm(2)} {o:slc(k.sva(31:8))(7-0)#3.itm(3)} {o:slc(k.sva(31:8))(7-0)#3.itm(4)} {o:slc(k.sva(31:8))(7-0)#3.itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-719 -attr oid 717 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#3.itm}
load net {row_buf:conc.itm(0)} -attr vt d
load net {row_buf:conc.itm(1)} -attr vt d
load net {row_buf:conc.itm(2)} -attr vt d
load net {row_buf:conc.itm(3)} -attr vt d
load net {row_buf:conc.itm(4)} -attr vt d
load net {row_buf:conc.itm(5)} -attr vt d
load net {row_buf:conc.itm(6)} -attr vt d
load netBundle {row_buf:conc.itm} 7 {row_buf:conc.itm(0)} {row_buf:conc.itm(1)} {row_buf:conc.itm(2)} {row_buf:conc.itm(3)} {row_buf:conc.itm(4)} {row_buf:conc.itm(5)} {row_buf:conc.itm(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-720 -attr oid 718 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:conc.itm}
load net {row_buf:mux#3.itm(0)} -attr vt d
load net {row_buf:mux#3.itm(1)} -attr vt d
load net {row_buf:mux#3.itm(2)} -attr vt d
load net {row_buf:mux#3.itm(3)} -attr vt d
load net {row_buf:mux#3.itm(4)} -attr vt d
load net {row_buf:mux#3.itm(5)} -attr vt d
load netBundle {row_buf:mux#3.itm} 6 {row_buf:mux#3.itm(0)} {row_buf:mux#3.itm(1)} {row_buf:mux#3.itm(2)} {row_buf:mux#3.itm(3)} {row_buf:mux#3.itm(4)} {row_buf:mux#3.itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-721 -attr oid 719 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#3.itm}
load net {loop_1:slc(z.out#4)(5-0).itm(0)} -attr vt d
load net {loop_1:slc(z.out#4)(5-0).itm(1)} -attr vt d
load net {loop_1:slc(z.out#4)(5-0).itm(2)} -attr vt d
load net {loop_1:slc(z.out#4)(5-0).itm(3)} -attr vt d
load net {loop_1:slc(z.out#4)(5-0).itm(4)} -attr vt d
load net {loop_1:slc(z.out#4)(5-0).itm(5)} -attr vt d
load netBundle {loop_1:slc(z.out#4)(5-0).itm} 6 {loop_1:slc(z.out#4)(5-0).itm(0)} {loop_1:slc(z.out#4)(5-0).itm(1)} {loop_1:slc(z.out#4)(5-0).itm(2)} {loop_1:slc(z.out#4)(5-0).itm(3)} {loop_1:slc(z.out#4)(5-0).itm(4)} {loop_1:slc(z.out#4)(5-0).itm(5)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-722 -attr oid 720 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(5-0).itm}
load net {loop_lmm:mux.itm(0)} -attr vt d
load net {loop_lmm:mux.itm(1)} -attr vt d
load net {loop_lmm:mux.itm(2)} -attr vt d
load net {loop_lmm:mux.itm(3)} -attr vt d
load net {loop_lmm:mux.itm(4)} -attr vt d
load net {loop_lmm:mux.itm(5)} -attr vt d
load net {loop_lmm:mux.itm(6)} -attr vt d
load net {loop_lmm:mux.itm(7)} -attr vt d
load netBundle {loop_lmm:mux.itm} 8 {loop_lmm:mux.itm(0)} {loop_lmm:mux.itm(1)} {loop_lmm:mux.itm(2)} {loop_lmm:mux.itm(3)} {loop_lmm:mux.itm(4)} {loop_lmm:mux.itm(5)} {loop_lmm:mux.itm(6)} {loop_lmm:mux.itm(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-723 -attr oid 721 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load net {win_buf:conc#2.itm(0)} -attr vt d
load net {win_buf:conc#2.itm(1)} -attr vt d
load net {win_buf:conc#2.itm(2)} -attr vt d
load net {win_buf:conc#2.itm(3)} -attr vt d
load net {win_buf:conc#2.itm(4)} -attr vt d
load net {win_buf:conc#2.itm(5)} -attr vt d
load net {win_buf:conc#2.itm(6)} -attr vt d
load netBundle {win_buf:conc#2.itm} 7 {win_buf:conc#2.itm(0)} {win_buf:conc#2.itm(1)} {win_buf:conc#2.itm(2)} {win_buf:conc#2.itm(3)} {win_buf:conc#2.itm(4)} {win_buf:conc#2.itm(5)} {win_buf:conc#2.itm(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-724 -attr oid 722 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:conc#2.itm}
load net {win_buf:mux#2.itm(0)} -attr vt d
load net {win_buf:mux#2.itm(1)} -attr vt d
load net {win_buf:mux#2.itm(2)} -attr vt d
load net {win_buf:mux#2.itm(3)} -attr vt d
load netBundle {win_buf:mux#2.itm} 4 {win_buf:mux#2.itm(0)} {win_buf:mux#2.itm(1)} {win_buf:mux#2.itm(2)} {win_buf:mux#2.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-725 -attr oid 723 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:mux#2.itm}
load net {loop_3:acc#13.itm(0)} -attr vt d
load net {loop_3:acc#13.itm(1)} -attr vt d
load net {loop_3:acc#13.itm(2)} -attr vt d
load net {loop_3:acc#13.itm(3)} -attr vt d
load netBundle {loop_3:acc#13.itm} 4 {loop_3:acc#13.itm(0)} {loop_3:acc#13.itm(1)} {loop_3:acc#13.itm(2)} {loop_3:acc#13.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-726 -attr oid 724 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#13.itm}
load net {loop_3:slc(loop_3:acc#11.sdt(3:0)#1)(3-2).itm(0)} -attr vt d
load net {loop_3:slc(loop_3:acc#11.sdt(3:0)#1)(3-2).itm(1)} -attr vt d
load netBundle {loop_3:slc(loop_3:acc#11.sdt(3:0)#1)(3-2).itm} 2 {loop_3:slc(loop_3:acc#11.sdt(3:0)#1)(3-2).itm(0)} {loop_3:slc(loop_3:acc#11.sdt(3:0)#1)(3-2).itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-727 -attr oid 725 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(loop_3:acc#11.sdt(3:0)#1)(3-2).itm}
load net {win_buf:mux#1.itm(0)} -attr vt d
load net {win_buf:mux#1.itm(1)} -attr vt d
load netBundle {win_buf:mux#1.itm} 2 {win_buf:mux#1.itm(0)} {win_buf:mux#1.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-728 -attr oid 726 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:mux#1.itm}
load net {loop_3:slc(loop_3:acc#11.sdt(3:0)#1)(1-0).itm(0)} -attr vt d
load net {loop_3:slc(loop_3:acc#11.sdt(3:0)#1)(1-0).itm(1)} -attr vt d
load netBundle {loop_3:slc(loop_3:acc#11.sdt(3:0)#1)(1-0).itm} 2 {loop_3:slc(loop_3:acc#11.sdt(3:0)#1)(1-0).itm(0)} {loop_3:slc(loop_3:acc#11.sdt(3:0)#1)(1-0).itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-729 -attr oid 727 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(loop_3:acc#11.sdt(3:0)#1)(1-0).itm}
load net {loop_4:slc(z.out#2)(3-0)#2.itm(0)} -attr vt d
load net {loop_4:slc(z.out#2)(3-0)#2.itm(1)} -attr vt d
load netBundle {loop_4:slc(z.out#2)(3-0)#2.itm} 2 {loop_4:slc(z.out#2)(3-0)#2.itm(0)} {loop_4:slc(z.out#2)(3-0)#2.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-730 -attr oid 728 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:slc(z.out#2)(3-0)#2.itm}
load net {win_buf:conc.itm(0)} -attr vt d
load net {win_buf:conc.itm(1)} -attr vt d
load net {win_buf:conc.itm(2)} -attr vt d
load net {win_buf:conc.itm(3)} -attr vt d
load net {win_buf:conc.itm(4)} -attr vt d
load net {win_buf:conc.itm(5)} -attr vt d
load net {win_buf:conc.itm(6)} -attr vt d
load netBundle {win_buf:conc.itm} 7 {win_buf:conc.itm(0)} {win_buf:conc.itm(1)} {win_buf:conc.itm(2)} {win_buf:conc.itm(3)} {win_buf:conc.itm(4)} {win_buf:conc.itm(5)} {win_buf:conc.itm(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-731 -attr oid 729 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:conc.itm}
load net {loop_3:mux.itm(0)} -attr vt d
load net {loop_3:mux.itm(1)} -attr vt d
load net {loop_3:mux.itm(2)} -attr vt d
load net {loop_3:mux.itm(3)} -attr vt d
load netBundle {loop_3:mux.itm} 4 {loop_3:mux.itm(0)} {loop_3:mux.itm(1)} {loop_3:mux.itm(2)} {loop_3:mux.itm(3)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-732 -attr oid 730 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux.itm}
load net {win_buf:mux#3.itm(0)} -attr vt d
load net {win_buf:mux#3.itm(1)} -attr vt d
load netBundle {win_buf:mux#3.itm} 2 {win_buf:mux#3.itm(0)} {win_buf:mux#3.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-733 -attr oid 731 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:mux#3.itm}
load net {loop_3:slc(loop_3:acc#12.sdt(3:0))(1-0)#1.itm(0)} -attr vt d
load net {loop_3:slc(loop_3:acc#12.sdt(3:0))(1-0)#1.itm(1)} -attr vt d
load netBundle {loop_3:slc(loop_3:acc#12.sdt(3:0))(1-0)#1.itm} 2 {loop_3:slc(loop_3:acc#12.sdt(3:0))(1-0)#1.itm(0)} {loop_3:slc(loop_3:acc#12.sdt(3:0))(1-0)#1.itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-734 -attr oid 732 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(loop_3:acc#12.sdt(3:0))(1-0)#1.itm}
load net {j:slc(j(3:0).sva)(1-0).itm(0)} -attr vt d
load net {j:slc(j(3:0).sva)(1-0).itm(1)} -attr vt d
load netBundle {j:slc(j(3:0).sva)(1-0).itm} 2 {j:slc(j(3:0).sva)(1-0).itm(0)} {j:slc(j(3:0).sva)(1-0).itm(1)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-735 -attr oid 733 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j:slc(j(3:0).sva)(1-0).itm}
load net {loop_3:mux#1.itm(0)} -attr vt d
load net {loop_3:mux#1.itm(1)} -attr vt d
load net {loop_3:mux#1.itm(2)} -attr vt d
load net {loop_3:mux#1.itm(3)} -attr vt d
load net {loop_3:mux#1.itm(4)} -attr vt d
load net {loop_3:mux#1.itm(5)} -attr vt d
load net {loop_3:mux#1.itm(6)} -attr vt d
load net {loop_3:mux#1.itm(7)} -attr vt d
load netBundle {loop_3:mux#1.itm} 8 {loop_3:mux#1.itm(0)} {loop_3:mux#1.itm(1)} {loop_3:mux#1.itm(2)} {loop_3:mux#1.itm(3)} {loop_3:mux#1.itm(4)} {loop_3:mux#1.itm(5)} {loop_3:mux#1.itm(6)} {loop_3:mux#1.itm(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-736 -attr oid 734 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load net {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-737 -attr oid 735 -attr vt d
load net {clk} -port {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-738 -attr oid 736 -attr vt d
load net {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-739 -attr oid 737 -attr vt d
load net {rst} -port {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-740 -attr oid 738 -attr vt d
load net {INPUT:rsc.dat(0)} -attr vt d
load net {INPUT:rsc.dat(1)} -attr vt d
load net {INPUT:rsc.dat(2)} -attr vt d
load net {INPUT:rsc.dat(3)} -attr vt d
load net {INPUT:rsc.dat(4)} -attr vt d
load net {INPUT:rsc.dat(5)} -attr vt d
load net {INPUT:rsc.dat(6)} -attr vt d
load net {INPUT:rsc.dat(7)} -attr vt d
load netBundle {INPUT:rsc.dat} 8 {INPUT:rsc.dat(0)} {INPUT:rsc.dat(1)} {INPUT:rsc.dat(2)} {INPUT:rsc.dat(3)} {INPUT:rsc.dat(4)} {INPUT:rsc.dat(5)} {INPUT:rsc.dat(6)} {INPUT:rsc.dat(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-741 -attr oid 739 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsc.dat}
load net {INPUT:rsc.dat(0)} -port {INPUT:rsc.dat(0)} -attr vt d
load net {INPUT:rsc.dat(1)} -port {INPUT:rsc.dat(1)} -attr vt d
load net {INPUT:rsc.dat(2)} -port {INPUT:rsc.dat(2)} -attr vt d
load net {INPUT:rsc.dat(3)} -port {INPUT:rsc.dat(3)} -attr vt d
load net {INPUT:rsc.dat(4)} -port {INPUT:rsc.dat(4)} -attr vt d
load net {INPUT:rsc.dat(5)} -port {INPUT:rsc.dat(5)} -attr vt d
load net {INPUT:rsc.dat(6)} -port {INPUT:rsc.dat(6)} -attr vt d
load net {INPUT:rsc.dat(7)} -port {INPUT:rsc.dat(7)} -attr vt d
load netBundle {INPUT:rsc.dat} 8 {INPUT:rsc.dat(0)} {INPUT:rsc.dat(1)} {INPUT:rsc.dat(2)} {INPUT:rsc.dat(3)} {INPUT:rsc.dat(4)} {INPUT:rsc.dat(5)} {INPUT:rsc.dat(6)} {INPUT:rsc.dat(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-742 -attr oid 740 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsc.dat}
load net {INPUT:rsc.vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-743 -attr oid 741 -attr vt d
load net {INPUT:rsc.vld} -port {INPUT:rsc.vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-744 -attr oid 742 -attr vt d
load net {INPUT:rsc.rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-745 -attr oid 743 -attr vt d
load net {INPUT:rsc.rdy} -port {INPUT:rsc.rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-746 -attr oid 744 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsc.rdy}
load net {OUTPUT:rsc.dat(0)} -attr vt d
load net {OUTPUT:rsc.dat(1)} -attr vt d
load net {OUTPUT:rsc.dat(2)} -attr vt d
load net {OUTPUT:rsc.dat(3)} -attr vt d
load net {OUTPUT:rsc.dat(4)} -attr vt d
load net {OUTPUT:rsc.dat(5)} -attr vt d
load net {OUTPUT:rsc.dat(6)} -attr vt d
load net {OUTPUT:rsc.dat(7)} -attr vt d
load netBundle {OUTPUT:rsc.dat} 8 {OUTPUT:rsc.dat(0)} {OUTPUT:rsc.dat(1)} {OUTPUT:rsc.dat(2)} {OUTPUT:rsc.dat(3)} {OUTPUT:rsc.dat(4)} {OUTPUT:rsc.dat(5)} {OUTPUT:rsc.dat(6)} {OUTPUT:rsc.dat(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-747 -attr oid 745 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(0)} -port {OUTPUT:rsc.dat(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(1)} -port {OUTPUT:rsc.dat(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(2)} -port {OUTPUT:rsc.dat(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(3)} -port {OUTPUT:rsc.dat(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(4)} -port {OUTPUT:rsc.dat(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(5)} -port {OUTPUT:rsc.dat(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(6)} -port {OUTPUT:rsc.dat(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(7)} -port {OUTPUT:rsc.dat(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-748 -attr oid 746 -attr vt d
load net {OUTPUT:rsc.vld} -port {OUTPUT:rsc.vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-749 -attr oid 747 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.vld}
load net {OUTPUT:rsc.rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-750 -attr oid 748 -attr vt d
load net {OUTPUT:rsc.rdy} -port {OUTPUT:rsc.rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-751 -attr oid 749 -attr vt d
load net {row_buf:rsci.radr_d(0)} -attr vt d
load net {row_buf:rsci.radr_d(1)} -attr vt d
load net {row_buf:rsci.radr_d(2)} -attr vt d
load net {row_buf:rsci.radr_d(3)} -attr vt d
load net {row_buf:rsci.radr_d(4)} -attr vt d
load net {row_buf:rsci.radr_d(5)} -attr vt d
load net {row_buf:rsci.radr_d(6)} -attr vt d
load netBundle {row_buf:rsci.radr_d} 7 {row_buf:rsci.radr_d(0)} {row_buf:rsci.radr_d(1)} {row_buf:rsci.radr_d(2)} {row_buf:rsci.radr_d(3)} {row_buf:rsci.radr_d(4)} {row_buf:rsci.radr_d(5)} {row_buf:rsci.radr_d(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-752 -attr oid 750 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d.reg(0)} -port {row_buf:rsci.radr_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d.reg(1)} -port {row_buf:rsci.radr_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d.reg(2)} -port {row_buf:rsci.radr_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d.reg(3)} -port {row_buf:rsci.radr_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d.reg(4)} -port {row_buf:rsci.radr_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d.reg(5)} -port {row_buf:rsci.radr_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d.reg(6)} -port {row_buf:rsci.radr_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d}
load net {row_buf:rsci.wadr_d(0)} -attr vt d
load net {row_buf:rsci.wadr_d(1)} -attr vt d
load net {row_buf:rsci.wadr_d(2)} -attr vt d
load net {row_buf:rsci.wadr_d(3)} -attr vt d
load net {row_buf:rsci.wadr_d(4)} -attr vt d
load net {row_buf:rsci.wadr_d(5)} -attr vt d
load net {row_buf:rsci.wadr_d(6)} -attr vt d
load netBundle {row_buf:rsci.wadr_d} 7 {row_buf:rsci.wadr_d(0)} {row_buf:rsci.wadr_d(1)} {row_buf:rsci.wadr_d(2)} {row_buf:rsci.wadr_d(3)} {row_buf:rsci.wadr_d(4)} {row_buf:rsci.wadr_d(5)} {row_buf:rsci.wadr_d(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-753 -attr oid 751 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d.reg(0)} -port {row_buf:rsci.wadr_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d.reg(1)} -port {row_buf:rsci.wadr_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d.reg(2)} -port {row_buf:rsci.wadr_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d.reg(3)} -port {row_buf:rsci.wadr_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d.reg(4)} -port {row_buf:rsci.wadr_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d.reg(5)} -port {row_buf:rsci.wadr_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d.reg(6)} -port {row_buf:rsci.wadr_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d}
load net {row_buf:rsci.d_d(0)} -attr vt d
load net {row_buf:rsci.d_d(1)} -attr vt d
load net {row_buf:rsci.d_d(2)} -attr vt d
load net {row_buf:rsci.d_d(3)} -attr vt d
load net {row_buf:rsci.d_d(4)} -attr vt d
load net {row_buf:rsci.d_d(5)} -attr vt d
load net {row_buf:rsci.d_d(6)} -attr vt d
load net {row_buf:rsci.d_d(7)} -attr vt d
load netBundle {row_buf:rsci.d_d} 8 {row_buf:rsci.d_d(0)} {row_buf:rsci.d_d(1)} {row_buf:rsci.d_d(2)} {row_buf:rsci.d_d(3)} {row_buf:rsci.d_d(4)} {row_buf:rsci.d_d(5)} {row_buf:rsci.d_d(6)} {row_buf:rsci.d_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-754 -attr oid 752 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d.reg(0)} -port {row_buf:rsci.d_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d.reg(1)} -port {row_buf:rsci.d_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d.reg(2)} -port {row_buf:rsci.d_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d.reg(3)} -port {row_buf:rsci.d_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d.reg(4)} -port {row_buf:rsci.d_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d.reg(5)} -port {row_buf:rsci.d_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d.reg(6)} -port {row_buf:rsci.d_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d.reg(7)} -port {row_buf:rsci.d_d(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d}
load net {row_buf:rsci.we_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-755 -attr oid 753 -attr vt d
load net {row_buf:rsci.we_d.reg} -port {row_buf:rsci.we_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-756 -attr oid 754 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.we_d}
load net {row_buf:rsci.re_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-757 -attr oid 755 -attr vt d
load net {row_buf:rsci.re_d.reg} -port {row_buf:rsci.re_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-758 -attr oid 756 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.re_d}
load net {row_buf:rsci.q_d(0)} -attr vt d
load net {row_buf:rsci.q_d(1)} -attr vt d
load net {row_buf:rsci.q_d(2)} -attr vt d
load net {row_buf:rsci.q_d(3)} -attr vt d
load net {row_buf:rsci.q_d(4)} -attr vt d
load net {row_buf:rsci.q_d(5)} -attr vt d
load net {row_buf:rsci.q_d(6)} -attr vt d
load net {row_buf:rsci.q_d(7)} -attr vt d
load netBundle {row_buf:rsci.q_d} 8 {row_buf:rsci.q_d(0)} {row_buf:rsci.q_d(1)} {row_buf:rsci.q_d(2)} {row_buf:rsci.q_d(3)} {row_buf:rsci.q_d(4)} {row_buf:rsci.q_d(5)} {row_buf:rsci.q_d(6)} {row_buf:rsci.q_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-759 -attr oid 757 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(0)} -port {row_buf:rsci.q_d(0)} -attr vt d
load net {row_buf:rsci.q_d(1)} -port {row_buf:rsci.q_d(1)} -attr vt d
load net {row_buf:rsci.q_d(2)} -port {row_buf:rsci.q_d(2)} -attr vt d
load net {row_buf:rsci.q_d(3)} -port {row_buf:rsci.q_d(3)} -attr vt d
load net {row_buf:rsci.q_d(4)} -port {row_buf:rsci.q_d(4)} -attr vt d
load net {row_buf:rsci.q_d(5)} -port {row_buf:rsci.q_d(5)} -attr vt d
load net {row_buf:rsci.q_d(6)} -port {row_buf:rsci.q_d(6)} -attr vt d
load net {row_buf:rsci.q_d(7)} -port {row_buf:rsci.q_d(7)} -attr vt d
load netBundle {row_buf:rsci.q_d} 8 {row_buf:rsci.q_d(0)} {row_buf:rsci.q_d(1)} {row_buf:rsci.q_d(2)} {row_buf:rsci.q_d(3)} {row_buf:rsci.q_d(4)} {row_buf:rsci.q_d(5)} {row_buf:rsci.q_d(6)} {row_buf:rsci.q_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-760 -attr oid 758 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d}
load net {win_buf:rsci.radr_d(0)} -attr vt d
load net {win_buf:rsci.radr_d(1)} -attr vt d
load net {win_buf:rsci.radr_d(2)} -attr vt d
load net {win_buf:rsci.radr_d(3)} -attr vt d
load net {win_buf:rsci.radr_d(4)} -attr vt d
load net {win_buf:rsci.radr_d(5)} -attr vt d
load net {win_buf:rsci.radr_d(6)} -attr vt d
load netBundle {win_buf:rsci.radr_d} 7 {win_buf:rsci.radr_d(0)} {win_buf:rsci.radr_d(1)} {win_buf:rsci.radr_d(2)} {win_buf:rsci.radr_d(3)} {win_buf:rsci.radr_d(4)} {win_buf:rsci.radr_d(5)} {win_buf:rsci.radr_d(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-761 -attr oid 759 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d.reg(0)} -port {win_buf:rsci.radr_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d.reg(1)} -port {win_buf:rsci.radr_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d.reg(2)} -port {win_buf:rsci.radr_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d.reg(3)} -port {win_buf:rsci.radr_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d.reg(4)} -port {win_buf:rsci.radr_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d.reg(5)} -port {win_buf:rsci.radr_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d.reg(6)} -port {win_buf:rsci.radr_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d}
load net {win_buf:rsci.wadr_d(0)} -attr vt d
load net {win_buf:rsci.wadr_d(1)} -attr vt d
load net {win_buf:rsci.wadr_d(2)} -attr vt d
load net {win_buf:rsci.wadr_d(3)} -attr vt d
load net {win_buf:rsci.wadr_d(4)} -attr vt d
load net {win_buf:rsci.wadr_d(5)} -attr vt d
load net {win_buf:rsci.wadr_d(6)} -attr vt d
load netBundle {win_buf:rsci.wadr_d} 7 {win_buf:rsci.wadr_d(0)} {win_buf:rsci.wadr_d(1)} {win_buf:rsci.wadr_d(2)} {win_buf:rsci.wadr_d(3)} {win_buf:rsci.wadr_d(4)} {win_buf:rsci.wadr_d(5)} {win_buf:rsci.wadr_d(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-762 -attr oid 760 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d.reg(0)} -port {win_buf:rsci.wadr_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d.reg(1)} -port {win_buf:rsci.wadr_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d.reg(2)} -port {win_buf:rsci.wadr_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d.reg(3)} -port {win_buf:rsci.wadr_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d.reg(4)} -port {win_buf:rsci.wadr_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d.reg(5)} -port {win_buf:rsci.wadr_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d.reg(6)} -port {win_buf:rsci.wadr_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d}
load net {win_buf:rsci.d_d(0)} -attr vt d
load net {win_buf:rsci.d_d(1)} -attr vt d
load net {win_buf:rsci.d_d(2)} -attr vt d
load net {win_buf:rsci.d_d(3)} -attr vt d
load net {win_buf:rsci.d_d(4)} -attr vt d
load net {win_buf:rsci.d_d(5)} -attr vt d
load net {win_buf:rsci.d_d(6)} -attr vt d
load net {win_buf:rsci.d_d(7)} -attr vt d
load netBundle {win_buf:rsci.d_d} 8 {win_buf:rsci.d_d(0)} {win_buf:rsci.d_d(1)} {win_buf:rsci.d_d(2)} {win_buf:rsci.d_d(3)} {win_buf:rsci.d_d(4)} {win_buf:rsci.d_d(5)} {win_buf:rsci.d_d(6)} {win_buf:rsci.d_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-763 -attr oid 761 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d.reg(0)} -port {win_buf:rsci.d_d(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d.reg(1)} -port {win_buf:rsci.d_d(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d.reg(2)} -port {win_buf:rsci.d_d(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d.reg(3)} -port {win_buf:rsci.d_d(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d.reg(4)} -port {win_buf:rsci.d_d(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d.reg(5)} -port {win_buf:rsci.d_d(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d.reg(6)} -port {win_buf:rsci.d_d(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d.reg(7)} -port {win_buf:rsci.d_d(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d}
load net {win_buf:rsci.we_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-764 -attr oid 762 -attr vt d
load net {win_buf:rsci.we_d.reg} -port {win_buf:rsci.we_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-765 -attr oid 763 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.we_d}
load net {win_buf:rsci.re_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-766 -attr oid 764 -attr vt d
load net {win_buf:rsci.re_d.reg} -port {win_buf:rsci.re_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-767 -attr oid 765 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.re_d}
load net {win_buf:rsci.q_d(0)} -attr vt d
load net {win_buf:rsci.q_d(1)} -attr vt d
load net {win_buf:rsci.q_d(2)} -attr vt d
load net {win_buf:rsci.q_d(3)} -attr vt d
load net {win_buf:rsci.q_d(4)} -attr vt d
load net {win_buf:rsci.q_d(5)} -attr vt d
load net {win_buf:rsci.q_d(6)} -attr vt d
load net {win_buf:rsci.q_d(7)} -attr vt d
load netBundle {win_buf:rsci.q_d} 8 {win_buf:rsci.q_d(0)} {win_buf:rsci.q_d(1)} {win_buf:rsci.q_d(2)} {win_buf:rsci.q_d(3)} {win_buf:rsci.q_d(4)} {win_buf:rsci.q_d(5)} {win_buf:rsci.q_d(6)} {win_buf:rsci.q_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-768 -attr oid 766 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(0)} -port {win_buf:rsci.q_d(0)} -attr vt d
load net {win_buf:rsci.q_d(1)} -port {win_buf:rsci.q_d(1)} -attr vt d
load net {win_buf:rsci.q_d(2)} -port {win_buf:rsci.q_d(2)} -attr vt d
load net {win_buf:rsci.q_d(3)} -port {win_buf:rsci.q_d(3)} -attr vt d
load net {win_buf:rsci.q_d(4)} -port {win_buf:rsci.q_d(4)} -attr vt d
load net {win_buf:rsci.q_d(5)} -port {win_buf:rsci.q_d(5)} -attr vt d
load net {win_buf:rsci.q_d(6)} -port {win_buf:rsci.q_d(6)} -attr vt d
load net {win_buf:rsci.q_d(7)} -port {win_buf:rsci.q_d(7)} -attr vt d
load netBundle {win_buf:rsci.q_d} 8 {win_buf:rsci.q_d(0)} {win_buf:rsci.q_d(1)} {win_buf:rsci.q_d(2)} {win_buf:rsci.q_d(3)} {win_buf:rsci.q_d(4)} {win_buf:rsci.q_d(5)} {win_buf:rsci.q_d(6)} {win_buf:rsci.q_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-769 -attr oid 767 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d}
load inst "SAD_MATCH:core:INPUT:rsci:inst" "SAD_MATCH:core:INPUT:rsci" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-770 -attr oid 768 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci:inst} -attr area 14.011000 -attr delay 0.807692 -attr hier "/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:INPUT:rsci"
load net {clk} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-771 -attr oid 769 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {rst} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-772 -attr oid 770 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/rst}
load net {INPUT:rsc.dat(0)} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsc.dat(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsc.dat}
load net {INPUT:rsc.dat(1)} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsc.dat(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsc.dat}
load net {INPUT:rsc.dat(2)} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsc.dat(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsc.dat}
load net {INPUT:rsc.dat(3)} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsc.dat(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsc.dat}
load net {INPUT:rsc.dat(4)} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsc.dat(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsc.dat}
load net {INPUT:rsc.dat(5)} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsc.dat(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsc.dat}
load net {INPUT:rsc.dat(6)} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsc.dat(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsc.dat}
load net {INPUT:rsc.dat(7)} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsc.dat(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsc.dat}
load net {INPUT:rsc.vld} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsc.vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-773 -attr oid 771 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsc.vld}
load net {INPUT:rsc.rdy} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsc.rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-774 -attr oid 772 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsc.rdy}
load net {core.wen} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-775 -attr oid 773 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {reg(INPUT:rsci.oswt).cse} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-776 -attr oid 774 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(INPUT:rsci.oswt).cse}
load net {INPUT:rsci.wen_comp} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-777 -attr oid 775 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.wen_comp}
load net {INPUT:rsci.idat.mxwt(0)} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsci.idat.mxwt(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(1)} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsci.idat.mxwt(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(2)} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsci.idat.mxwt(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(3)} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsci.idat.mxwt(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(4)} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsci.idat.mxwt(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(5)} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsci.idat.mxwt(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(6)} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsci.idat.mxwt(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(7)} -pin  "SAD_MATCH:core:INPUT:rsci:inst" {INPUT:rsci.idat.mxwt(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load inst "SAD_MATCH:core:OUTPUT:rsci:inst" "SAD_MATCH:core:OUTPUT:rsci" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-778 -attr oid 776 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci:inst} -attr area 6.009000 -attr delay 0.807692 -attr hier "/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:OUTPUT:rsci"
load net {clk} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-779 -attr oid 777 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {rst} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-780 -attr oid 778 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/rst}
load net {OUTPUT:rsc.dat(0)} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsc.dat(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(1)} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsc.dat(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(2)} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsc.dat(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(3)} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsc.dat(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(4)} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsc.dat(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(5)} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsc.dat(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(6)} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsc.dat(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(7)} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsc.dat(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.vld} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsc.vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-781 -attr oid 779 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.vld}
load net {OUTPUT:rsc.rdy} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsc.rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-782 -attr oid 780 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsc.rdy}
load net {core.wen} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-783 -attr oid 781 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {reg(OUTPUT:rsci.oswt).cse} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-784 -attr oid 782 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(OUTPUT:rsci.oswt).cse}
load net {OUTPUT:rsci.wen_comp} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-785 -attr oid 783 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsci.wen_comp}
load net {OUTPUT:rsci.idat(0)} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsci.idat(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:exu.itm}
load net {GND} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsci.idat(1)} -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:exu.itm}
load net {GND} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsci.idat(2)} -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:exu.itm}
load net {GND} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsci.idat(3)} -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:exu.itm}
load net {GND} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsci.idat(4)} -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:exu.itm}
load net {GND} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsci.idat(5)} -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:exu.itm}
load net {GND} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsci.idat(6)} -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:exu.itm}
load net {GND} -pin  "SAD_MATCH:core:OUTPUT:rsci:inst" {OUTPUT:rsci.idat(7)} -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:exu.itm}
load inst "SAD_MATCH:core:row_buf:rsci#1:inst" "SAD_MATCH:core:row_buf:rsci#1" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-786 -attr oid 784 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1:inst} -attr area 36.013000 -attr delay 0.528846 -attr hier "/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:row_buf:rsci#1"
load net {clk} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-787 -attr oid 785 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {rst} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-788 -attr oid 786 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/rst}
load net {row_buf:rsci.radr_d.reg(0)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.radr_d(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d.reg}
load net {row_buf:rsci.radr_d.reg(1)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.radr_d(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d.reg}
load net {row_buf:rsci.radr_d.reg(2)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.radr_d(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d.reg}
load net {row_buf:rsci.radr_d.reg(3)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.radr_d(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d.reg}
load net {row_buf:rsci.radr_d.reg(4)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.radr_d(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d.reg}
load net {row_buf:rsci.radr_d.reg(5)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.radr_d(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d.reg}
load net {row_buf:rsci.radr_d.reg(6)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.radr_d(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.radr_d.reg}
load net {row_buf:rsci.wadr_d.reg(0)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.wadr_d(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d.reg}
load net {row_buf:rsci.wadr_d.reg(1)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.wadr_d(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d.reg}
load net {row_buf:rsci.wadr_d.reg(2)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.wadr_d(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d.reg}
load net {row_buf:rsci.wadr_d.reg(3)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.wadr_d(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d.reg}
load net {row_buf:rsci.wadr_d.reg(4)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.wadr_d(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d.reg}
load net {row_buf:rsci.wadr_d.reg(5)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.wadr_d(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d.reg}
load net {row_buf:rsci.wadr_d.reg(6)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.wadr_d(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.wadr_d.reg}
load net {row_buf:rsci.d_d.reg(0)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.d_d(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d.reg}
load net {row_buf:rsci.d_d.reg(1)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.d_d(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d.reg}
load net {row_buf:rsci.d_d.reg(2)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.d_d(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d.reg}
load net {row_buf:rsci.d_d.reg(3)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.d_d(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d.reg}
load net {row_buf:rsci.d_d.reg(4)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.d_d(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d.reg}
load net {row_buf:rsci.d_d.reg(5)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.d_d(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d.reg}
load net {row_buf:rsci.d_d.reg(6)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.d_d(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d.reg}
load net {row_buf:rsci.d_d.reg(7)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.d_d(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.d_d.reg}
load net {row_buf:rsci.we_d.reg} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.we_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-789 -attr oid 787 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.we_d.reg}
load net {row_buf:rsci.re_d.reg} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.re_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-790 -attr oid 788 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.re_d.reg}
load net {row_buf:rsci.q_d(0)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.q_d(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(1)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.q_d(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(2)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.q_d(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(3)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.q_d(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(4)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.q_d(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(5)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.q_d(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(6)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.q_d(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(7)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.q_d(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d}
load net {core.wen} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-791 -attr oid 789 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {core.wten} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {core.wten} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-792 -attr oid 790 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wten}
load net {reg(row_buf:rsci.oswt).cse} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-793 -attr oid 791 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(row_buf:rsci.oswt).cse}
load net {row_buf:mux.itm} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.radr_d.core(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:conc#2.itm}
load net {row_buf:mux#1.itm(0)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.radr_d.core(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:conc#2.itm}
load net {row_buf:mux#1.itm(1)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.radr_d.core(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:conc#2.itm}
load net {row_buf:mux#1.itm(2)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.radr_d.core(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:conc#2.itm}
load net {row_buf:mux#1.itm(3)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.radr_d.core(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:conc#2.itm}
load net {row_buf:mux#1.itm(4)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.radr_d.core(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:conc#2.itm}
load net {row_buf:mux#1.itm(5)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.radr_d.core(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:conc#2.itm}
load net {row_buf:mux#2.itm} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.wadr_d.core(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:conc.itm}
load net {row_buf:mux#3.itm(0)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.wadr_d.core(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:conc.itm}
load net {row_buf:mux#3.itm(1)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.wadr_d.core(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:conc.itm}
load net {row_buf:mux#3.itm(2)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.wadr_d.core(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:conc.itm}
load net {row_buf:mux#3.itm(3)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.wadr_d.core(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:conc.itm}
load net {row_buf:mux#3.itm(4)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.wadr_d.core(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:conc.itm}
load net {row_buf:mux#3.itm(5)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.wadr_d.core(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:conc.itm}
load net {loop_lmm:mux.itm(0)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.d_d.core(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load net {loop_lmm:mux.itm(1)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.d_d.core(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load net {loop_lmm:mux.itm(2)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.d_d.core(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load net {loop_lmm:mux.itm(3)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.d_d.core(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load net {loop_lmm:mux.itm(4)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.d_d.core(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load net {loop_lmm:mux.itm(5)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.d_d.core(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load net {loop_lmm:mux.itm(6)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.d_d.core(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load net {loop_lmm:mux.itm(7)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.d_d.core(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load net {row_buf:rsci.q_d.mxwt(0)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.q_d.mxwt(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(1)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.q_d.mxwt(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(2)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.q_d.mxwt(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(3)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.q_d.mxwt(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(4)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.q_d.mxwt(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(5)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.q_d.mxwt(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(6)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.q_d.mxwt(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(7)} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.q_d.mxwt(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {or#141.rmff} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.oswt.pff} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/or#141.rmff}
load net {or#144.itm} -pin  "SAD_MATCH:core:row_buf:rsci#1:inst" {row_buf:rsci.iswt0#1.pff} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/or#144.itm}
load inst "SAD_MATCH:core:win_buf:rsci#1:inst" "SAD_MATCH:core:win_buf:rsci#1" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-794 -attr oid 792 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1:inst} -attr area 36.013000 -attr delay 0.528846 -attr hier "/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:win_buf:rsci#1"
load net {clk} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-795 -attr oid 793 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {rst} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-796 -attr oid 794 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/rst}
load net {win_buf:rsci.radr_d.reg(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.radr_d(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d.reg}
load net {win_buf:rsci.radr_d.reg(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.radr_d(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d.reg}
load net {win_buf:rsci.radr_d.reg(2)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.radr_d(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d.reg}
load net {win_buf:rsci.radr_d.reg(3)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.radr_d(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d.reg}
load net {win_buf:rsci.radr_d.reg(4)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.radr_d(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d.reg}
load net {win_buf:rsci.radr_d.reg(5)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.radr_d(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d.reg}
load net {win_buf:rsci.radr_d.reg(6)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.radr_d(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.radr_d.reg}
load net {win_buf:rsci.wadr_d.reg(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.wadr_d(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d.reg}
load net {win_buf:rsci.wadr_d.reg(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.wadr_d(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d.reg}
load net {win_buf:rsci.wadr_d.reg(2)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.wadr_d(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d.reg}
load net {win_buf:rsci.wadr_d.reg(3)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.wadr_d(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d.reg}
load net {win_buf:rsci.wadr_d.reg(4)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.wadr_d(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d.reg}
load net {win_buf:rsci.wadr_d.reg(5)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.wadr_d(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d.reg}
load net {win_buf:rsci.wadr_d.reg(6)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.wadr_d(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.wadr_d.reg}
load net {win_buf:rsci.d_d.reg(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.d_d(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d.reg}
load net {win_buf:rsci.d_d.reg(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.d_d(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d.reg}
load net {win_buf:rsci.d_d.reg(2)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.d_d(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d.reg}
load net {win_buf:rsci.d_d.reg(3)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.d_d(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d.reg}
load net {win_buf:rsci.d_d.reg(4)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.d_d(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d.reg}
load net {win_buf:rsci.d_d.reg(5)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.d_d(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d.reg}
load net {win_buf:rsci.d_d.reg(6)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.d_d(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d.reg}
load net {win_buf:rsci.d_d.reg(7)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.d_d(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.d_d.reg}
load net {win_buf:rsci.we_d.reg} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.we_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-797 -attr oid 795 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.we_d.reg}
load net {win_buf:rsci.re_d.reg} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.re_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-798 -attr oid 796 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.re_d.reg}
load net {win_buf:rsci.q_d(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.q_d(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.q_d(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(2)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.q_d(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(3)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.q_d(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(4)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.q_d(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(5)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.q_d(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(6)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.q_d(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(7)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.q_d(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d}
load net {core.wen} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-799 -attr oid 797 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {core.wten} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {core.wten} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-800 -attr oid 798 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wten}
load net {reg(win_buf:rsci.oswt).cse} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.oswt} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-801 -attr oid 799 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(win_buf:rsci.oswt).cse}
load net {win_buf:mux.itm} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.radr_d.core(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:conc#2.itm}
load net {win_buf:mux#1.itm(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.radr_d.core(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:conc#2.itm}
load net {win_buf:mux#1.itm(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.radr_d.core(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:conc#2.itm}
load net {win_buf:mux#2.itm(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.radr_d.core(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:conc#2.itm}
load net {win_buf:mux#2.itm(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.radr_d.core(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:conc#2.itm}
load net {win_buf:mux#2.itm(2)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.radr_d.core(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:conc#2.itm}
load net {win_buf:mux#2.itm(3)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.radr_d.core(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:conc#2.itm}
load net {win_buf:win_buf:or.itm} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.wadr_d.core(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:conc.itm}
load net {win_buf:mux#3.itm(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.wadr_d.core(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:conc.itm}
load net {win_buf:mux#3.itm(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.wadr_d.core(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:conc.itm}
load net {loop_3:mux.itm(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.wadr_d.core(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:conc.itm}
load net {loop_3:mux.itm(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.wadr_d.core(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:conc.itm}
load net {loop_3:mux.itm(2)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.wadr_d.core(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:conc.itm}
load net {loop_3:mux.itm(3)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.wadr_d.core(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:conc.itm}
load net {loop_3:mux#1.itm(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.d_d.core(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load net {loop_3:mux#1.itm(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.d_d.core(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load net {loop_3:mux#1.itm(2)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.d_d.core(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load net {loop_3:mux#1.itm(3)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.d_d.core(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load net {loop_3:mux#1.itm(4)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.d_d.core(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load net {loop_3:mux#1.itm(5)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.d_d.core(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load net {loop_3:mux#1.itm(6)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.d_d.core(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load net {loop_3:mux#1.itm(7)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.d_d.core(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load net {win_buf:rsci.q_d.mxwt(0)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.q_d.mxwt(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(1)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.q_d.mxwt(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(2)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.q_d.mxwt(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(3)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.q_d.mxwt(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(4)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.q_d.mxwt(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(5)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.q_d.mxwt(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(6)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.q_d.mxwt(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(7)} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.q_d.mxwt(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {or.tmp#46} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.oswt.pff} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/or.tmp#46}
load net {or#152.itm} -pin  "SAD_MATCH:core:win_buf:rsci#1:inst" {win_buf:rsci.iswt0#1.pff} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/or#152.itm}
load inst "SAD_MATCH:core:staller:inst" "SAD_MATCH:core:staller" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-802 -attr oid 800 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller:inst} -attr area 1.003000 -attr delay 0.176282 -attr hier "/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core:staller"
load net {clk} -pin  "SAD_MATCH:core:staller:inst" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-803 -attr oid 801 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {rst} -pin  "SAD_MATCH:core:staller:inst" {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-804 -attr oid 802 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/rst}
load net {core.wen} -pin  "SAD_MATCH:core:staller:inst" {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-805 -attr oid 803 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {core.wten} -pin  "SAD_MATCH:core:staller:inst" {core.wten} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-806 -attr oid 804 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wten}
load net {INPUT:rsci.wen_comp} -pin  "SAD_MATCH:core:staller:inst" {INPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-807 -attr oid 805 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.wen_comp}
load net {OUTPUT:rsci.wen_comp} -pin  "SAD_MATCH:core:staller:inst" {OUTPUT:rsci.wen_comp} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-808 -attr oid 806 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsci.wen_comp}
load inst "SAD_MATCH:core_core:fsm:inst" "SAD_MATCH:core_core:fsm" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-809 -attr oid 807 -attr @path {/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm:inst} -attr area 7.000000 -attr hier "/SAD_MATCH/SAD_MATCH:core/SAD_MATCH:core_core:fsm"
load net {clk} -pin  "SAD_MATCH:core_core:fsm:inst" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-810 -attr oid 808 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {rst} -pin  "SAD_MATCH:core_core:fsm:inst" {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-811 -attr oid 809 -attr @path {/SAD_MATCH/SAD_MATCH:core/rst}
load net {core.wen} -pin  "SAD_MATCH:core_core:fsm:inst" {core.wen} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-812 -attr oid 810 -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {fsm_output(0)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(1)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(1)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(2)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(2)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(3)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(3)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(4)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(4)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(5)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(5)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(6)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(6)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(7)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(7)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(8)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(8)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(9)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(9)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(10)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(10)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(11)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(11)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(12)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(12)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(13)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(13)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(14)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(14)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(15)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(15)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(16)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(16)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(17)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(17)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(18)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(18)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {fsm_output(19)} -pin  "SAD_MATCH:core_core:fsm:inst" {fsm_output(19)} -attr @path {/SAD_MATCH/SAD_MATCH:core/fsm_output}
load net {loop_4:not#3.itm} -pin  "SAD_MATCH:core_core:fsm:inst" {loop_3.C#2_tr0} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-813 -attr oid 811 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:not#3.itm}
load net {loop_7:not#3.itm} -pin  "SAD_MATCH:core_core:fsm:inst" {loop_2.C#0_tr0} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-814 -attr oid 812 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_7:not#3.itm}
load net {loop_4:not#4.itm} -pin  "SAD_MATCH:core_core:fsm:inst" {loop_4.C#2_tr0} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-815 -attr oid 813 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:not#4.itm}
load net {loop_4:not#5.itm} -pin  "SAD_MATCH:core_core:fsm:inst" {loop_6.C#1_tr0} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-816 -attr oid 814 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:not#5.itm}
load net {loop_5:not.itm} -pin  "SAD_MATCH:core_core:fsm:inst" {loop_5.C#0_tr0} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-817 -attr oid 815 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_5:not.itm}
load net {or#84.itm} -pin  "SAD_MATCH:core_core:fsm:inst" {loop_lmm.C#2_tr0} -attr @path {/SAD_MATCH/SAD_MATCH:core/or#84.itm}
load net {loop_8:not.itm} -pin  "SAD_MATCH:core_core:fsm:inst" {loop_8.C#2_tr0} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-818 -attr oid 816 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:not.itm}
load net {loop_7:not.itm} -pin  "SAD_MATCH:core_core:fsm:inst" {loop_7.C#0_tr0} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-819 -attr oid 817 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_7:not.itm}
load net {loop_lmm:loop_lmm:nor.itm} -pin  "SAD_MATCH:core_core:fsm:inst" {loop_lmm.C#4_tr0} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-820 -attr oid 818 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:loop_lmm:nor.itm}
load inst "loop_3:acc#14:rg" "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(4,0,2,0,4)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-821 -attr oid 819 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#14:rg} -attr area 4.000000 -attr delay 0.294071 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(4,0,2,0,4)"
load net {loop_3:mux#4.itm(0)} -pin  "loop_3:acc#14:rg" {a(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#4.itm}
load net {loop_3:mux#4.itm(1)} -pin  "loop_3:acc#14:rg" {a(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#4.itm}
load net {loop_3:mux#4.itm(2)} -pin  "loop_3:acc#14:rg" {a(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#4.itm}
load net {loop_3:mux#4.itm(3)} -pin  "loop_3:acc#14:rg" {a(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#4.itm}
load net {loop_3:loop_3:mux.itm(0)} -pin  "loop_3:acc#14:rg" {b(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:loop_3:mux.itm}
load net {loop_3:loop_3:mux.itm(1)} -pin  "loop_3:acc#14:rg" {b(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:loop_3:mux.itm}
load net {GND} -pin  "loop_3:acc#14:rg" {c(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#34}
load net {z.out(0)} -pin  "loop_3:acc#14:rg" {z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out}
load net {z.out(1)} -pin  "loop_3:acc#14:rg" {z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out}
load net {z.out(2)} -pin  "loop_3:acc#14:rg" {z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out}
load net {z.out(3)} -pin  "loop_3:acc#14:rg" {z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out}
load inst "loop_3:acc#15:rg" "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(4,0,3,0,5)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-822 -attr oid 820 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#15:rg} -attr area 4.000000 -attr delay 0.294071 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(4,0,3,0,5)"
load net {PWR} -pin  "loop_3:acc#15:rg" {a(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-5}
load net {PWR} -pin  "loop_3:acc#15:rg" {a(1)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-5}
load net {GND} -pin  "loop_3:acc#15:rg" {a(2)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-5}
load net {PWR} -pin  "loop_3:acc#15:rg" {a(3)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-5}
load net {loop_3:mux#3.itm(0)} -pin  "loop_3:acc#15:rg" {b(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#3.itm}
load net {loop_3:mux#3.itm(1)} -pin  "loop_3:acc#15:rg" {b(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#3.itm}
load net {loop_3:mux#3.itm(2)} -pin  "loop_3:acc#15:rg" {b(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#3.itm}
load net {GND} -pin  "loop_3:acc#15:rg" {c(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#34}
load net {z.out#1(0)} -pin  "loop_3:acc#15:rg" {z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#1}
load net {z.out#1(1)} -pin  "loop_3:acc#15:rg" {z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#1}
load net {z.out#1(2)} -pin  "loop_3:acc#15:rg" {z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#1}
load net {z.out#1(3)} -pin  "loop_3:acc#15:rg" {z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#1}
load net {z.out#1(4)} -pin  "loop_3:acc#15:rg" {z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#1}
load inst "loop_3:acc#12:rg" "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(4,0,3,0,5)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-823 -attr oid 821 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#12:rg} -attr area 4.000000 -attr delay 0.294071 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(4,0,3,0,5)"
load net {loop_4:mux.itm(0)} -pin  "loop_3:acc#12:rg" {a(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux.itm}
load net {loop_4:mux.itm(1)} -pin  "loop_3:acc#12:rg" {a(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux.itm}
load net {loop_4:mux.itm(2)} -pin  "loop_3:acc#12:rg" {a(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux.itm}
load net {loop_4:mux.itm(3)} -pin  "loop_3:acc#12:rg" {a(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux.itm}
load net {loop_4:mux1h.itm(0)} -pin  "loop_3:acc#12:rg" {b(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux1h.itm}
load net {loop_4:mux1h.itm(1)} -pin  "loop_3:acc#12:rg" {b(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux1h.itm}
load net {loop_4:mux1h.itm(2)} -pin  "loop_3:acc#12:rg" {b(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux1h.itm}
load net {loop_4:or.itm} -pin  "loop_3:acc#12:rg" {c(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:or.itm}
load net {z.out#2(0)} -pin  "loop_3:acc#12:rg" {z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#2}
load net {z.out#2(1)} -pin  "loop_3:acc#12:rg" {z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#2}
load net {z.out#2(2)} -pin  "loop_3:acc#12:rg" {z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#2}
load net {z.out#2(3)} -pin  "loop_3:acc#12:rg" {z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#2}
load net {z.out#2(4)} -pin  "loop_3:acc#12:rg" {z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#2}
load inst "loop_2:acc#2:rg" "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(8,0,4,0,8)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-824 -attr oid 822 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_2:acc#2:rg} -attr area 8.000000 -attr delay 0.310096 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(8,0,4,0,8)"
load net {loop_8:mux#5.itm(0)} -pin  "loop_2:acc#2:rg" {a(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load net {loop_8:mux#5.itm(1)} -pin  "loop_2:acc#2:rg" {a(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load net {loop_8:mux#5.itm(2)} -pin  "loop_2:acc#2:rg" {a(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load net {loop_8:mux#5.itm(3)} -pin  "loop_2:acc#2:rg" {a(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load net {loop_8:mux#5.itm(4)} -pin  "loop_2:acc#2:rg" {a(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load net {loop_8:mux#5.itm(5)} -pin  "loop_2:acc#2:rg" {a(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load net {loop_8:mux#5.itm(6)} -pin  "loop_2:acc#2:rg" {a(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load net {loop_8:mux#5.itm(7)} -pin  "loop_2:acc#2:rg" {a(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load net {loop_8:mux#2.itm(0)} -pin  "loop_2:acc#2:rg" {b(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#2.itm}
load net {loop_8:mux#2.itm(1)} -pin  "loop_2:acc#2:rg" {b(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#2.itm}
load net {loop_8:mux#2.itm(2)} -pin  "loop_2:acc#2:rg" {b(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#2.itm}
load net {loop_8:mux#2.itm(3)} -pin  "loop_2:acc#2:rg" {b(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#2.itm}
load net {GND} -pin  "loop_2:acc#2:rg" {c(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#34}
load net {z.out#3(0)} -pin  "loop_2:acc#2:rg" {z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load net {z.out#3(1)} -pin  "loop_2:acc#2:rg" {z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load net {z.out#3(2)} -pin  "loop_2:acc#2:rg" {z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load net {z.out#3(3)} -pin  "loop_2:acc#2:rg" {z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load net {z.out#3(4)} -pin  "loop_2:acc#2:rg" {z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load net {z.out#3(5)} -pin  "loop_2:acc#2:rg" {z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load net {z.out#3(6)} -pin  "loop_2:acc#2:rg" {z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load net {z.out#3(7)} -pin  "loop_2:acc#2:rg" {z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load inst "loop_1:acc#2:rg" "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(32,1,11,1,33)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-825 -attr oid 823 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:acc#2:rg} -attr area 32.000000 -attr delay 0.406250 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(32,1,11,1,33)"
load net {loop_1:mux1h.itm(0)} -pin  "loop_1:acc#2:rg" {a(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(1)} -pin  "loop_1:acc#2:rg" {a(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(2)} -pin  "loop_1:acc#2:rg" {a(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(3)} -pin  "loop_1:acc#2:rg" {a(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(4)} -pin  "loop_1:acc#2:rg" {a(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(5)} -pin  "loop_1:acc#2:rg" {a(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(6)} -pin  "loop_1:acc#2:rg" {a(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(7)} -pin  "loop_1:acc#2:rg" {a(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(8)} -pin  "loop_1:acc#2:rg" {a(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(9)} -pin  "loop_1:acc#2:rg" {a(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(10)} -pin  "loop_1:acc#2:rg" {a(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(11)} -pin  "loop_1:acc#2:rg" {a(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(12)} -pin  "loop_1:acc#2:rg" {a(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(13)} -pin  "loop_1:acc#2:rg" {a(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(14)} -pin  "loop_1:acc#2:rg" {a(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(15)} -pin  "loop_1:acc#2:rg" {a(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(16)} -pin  "loop_1:acc#2:rg" {a(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(17)} -pin  "loop_1:acc#2:rg" {a(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(18)} -pin  "loop_1:acc#2:rg" {a(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(19)} -pin  "loop_1:acc#2:rg" {a(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(20)} -pin  "loop_1:acc#2:rg" {a(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(21)} -pin  "loop_1:acc#2:rg" {a(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(22)} -pin  "loop_1:acc#2:rg" {a(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(23)} -pin  "loop_1:acc#2:rg" {a(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(24)} -pin  "loop_1:acc#2:rg" {a(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(25)} -pin  "loop_1:acc#2:rg" {a(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(26)} -pin  "loop_1:acc#2:rg" {a(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(27)} -pin  "loop_1:acc#2:rg" {a(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(28)} -pin  "loop_1:acc#2:rg" {a(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(29)} -pin  "loop_1:acc#2:rg" {a(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(30)} -pin  "loop_1:acc#2:rg" {a(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(31)} -pin  "loop_1:acc#2:rg" {a(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:or#2.itm(0)} -pin  "loop_1:acc#2:rg" {b(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#4.itm}
load net {loop_1:or#2.itm(1)} -pin  "loop_1:acc#2:rg" {b(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#4.itm}
load net {loop_1:or#2.itm(2)} -pin  "loop_1:acc#2:rg" {b(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#4.itm}
load net {loop_1:or#2.itm(3)} -pin  "loop_1:acc#2:rg" {b(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#4.itm}
load net {loop_1:or#2.itm(4)} -pin  "loop_1:acc#2:rg" {b(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#4.itm}
load net {loop_1:or#2.itm(5)} -pin  "loop_1:acc#2:rg" {b(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#4.itm}
load net {loop_1:or#2.itm(6)} -pin  "loop_1:acc#2:rg" {b(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#4.itm}
load net {loop_1:or#2.itm(7)} -pin  "loop_1:acc#2:rg" {b(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#4.itm}
load net {loop_1:or#2.itm(8)} -pin  "loop_1:acc#2:rg" {b(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#4.itm}
load net {loop_1:or#2.itm(8)} -pin  "loop_1:acc#2:rg" {b(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#4.itm}
load net {loop_1:or#2.itm(8)} -pin  "loop_1:acc#2:rg" {b(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#4.itm}
load net {GND} -pin  "loop_1:acc#2:rg" {c(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#34}
load net {z.out#4(0)} -pin  "loop_1:acc#2:rg" {z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(1)} -pin  "loop_1:acc#2:rg" {z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(2)} -pin  "loop_1:acc#2:rg" {z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(3)} -pin  "loop_1:acc#2:rg" {z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(4)} -pin  "loop_1:acc#2:rg" {z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(5)} -pin  "loop_1:acc#2:rg" {z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(6)} -pin  "loop_1:acc#2:rg" {z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(7)} -pin  "loop_1:acc#2:rg" {z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(8)} -pin  "loop_1:acc#2:rg" {z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(9)} -pin  "loop_1:acc#2:rg" {z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(10)} -pin  "loop_1:acc#2:rg" {z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(11)} -pin  "loop_1:acc#2:rg" {z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(12)} -pin  "loop_1:acc#2:rg" {z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(13)} -pin  "loop_1:acc#2:rg" {z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(14)} -pin  "loop_1:acc#2:rg" {z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(15)} -pin  "loop_1:acc#2:rg" {z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(16)} -pin  "loop_1:acc#2:rg" {z(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(17)} -pin  "loop_1:acc#2:rg" {z(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(18)} -pin  "loop_1:acc#2:rg" {z(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(19)} -pin  "loop_1:acc#2:rg" {z(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(20)} -pin  "loop_1:acc#2:rg" {z(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(21)} -pin  "loop_1:acc#2:rg" {z(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(22)} -pin  "loop_1:acc#2:rg" {z(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(23)} -pin  "loop_1:acc#2:rg" {z(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(24)} -pin  "loop_1:acc#2:rg" {z(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(25)} -pin  "loop_1:acc#2:rg" {z(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(26)} -pin  "loop_1:acc#2:rg" {z(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(27)} -pin  "loop_1:acc#2:rg" {z(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(28)} -pin  "loop_1:acc#2:rg" {z(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(29)} -pin  "loop_1:acc#2:rg" {z(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(30)} -pin  "loop_1:acc#2:rg" {z(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(31)} -pin  "loop_1:acc#2:rg" {z(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load net {z.out#4(32)} -pin  "loop_1:acc#2:rg" {z(32)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#4}
load inst "loop_1:acc:rg" "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(32,1,11,1,33)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-826 -attr oid 824 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:acc:rg} -attr area 32.000000 -attr delay 0.406250 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(32,1,11,1,33)"
load net {loop_8:mux1h#3.itm(0)} -pin  "loop_1:acc:rg" {a(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(1)} -pin  "loop_1:acc:rg" {a(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(2)} -pin  "loop_1:acc:rg" {a(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(3)} -pin  "loop_1:acc:rg" {a(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(4)} -pin  "loop_1:acc:rg" {a(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(5)} -pin  "loop_1:acc:rg" {a(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(6)} -pin  "loop_1:acc:rg" {a(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(7)} -pin  "loop_1:acc:rg" {a(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(8)} -pin  "loop_1:acc:rg" {a(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(9)} -pin  "loop_1:acc:rg" {a(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(10)} -pin  "loop_1:acc:rg" {a(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(11)} -pin  "loop_1:acc:rg" {a(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(12)} -pin  "loop_1:acc:rg" {a(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(13)} -pin  "loop_1:acc:rg" {a(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(14)} -pin  "loop_1:acc:rg" {a(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(15)} -pin  "loop_1:acc:rg" {a(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(16)} -pin  "loop_1:acc:rg" {a(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(17)} -pin  "loop_1:acc:rg" {a(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(18)} -pin  "loop_1:acc:rg" {a(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(19)} -pin  "loop_1:acc:rg" {a(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(20)} -pin  "loop_1:acc:rg" {a(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(21)} -pin  "loop_1:acc:rg" {a(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(22)} -pin  "loop_1:acc:rg" {a(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(23)} -pin  "loop_1:acc:rg" {a(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(24)} -pin  "loop_1:acc:rg" {a(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(25)} -pin  "loop_1:acc:rg" {a(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(26)} -pin  "loop_1:acc:rg" {a(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(27)} -pin  "loop_1:acc:rg" {a(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(28)} -pin  "loop_1:acc:rg" {a(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(29)} -pin  "loop_1:acc:rg" {a(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(30)} -pin  "loop_1:acc:rg" {a(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(31)} -pin  "loop_1:acc:rg" {a(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {PWR} -pin  "loop_1:acc:rg" {b(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#10.itm}
load net {loop_8:loop_8:or#1.itm(0)} -pin  "loop_1:acc:rg" {b(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#10.itm}
load net {loop_8:loop_8:or#1.itm(1)} -pin  "loop_1:acc:rg" {b(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#10.itm}
load net {loop_8:loop_8:or#1.itm(2)} -pin  "loop_1:acc:rg" {b(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#10.itm}
load net {GND} -pin  "loop_1:acc:rg" {b(4)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#10.itm}
load net {loop_8:loop_8:or.itm(0)} -pin  "loop_1:acc:rg" {b(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#10.itm}
load net {loop_8:loop_8:or.itm(1)} -pin  "loop_1:acc:rg" {b(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#10.itm}
load net {loop_8:loop_8:or.itm(2)} -pin  "loop_1:acc:rg" {b(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#10.itm}
load net {loop_8:loop_8:or.itm(3)} -pin  "loop_1:acc:rg" {b(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#10.itm}
load net {loop_8:loop_8:or.itm(4)} -pin  "loop_1:acc:rg" {b(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#10.itm}
load net {loop_8:loop_8:or.itm(5)} -pin  "loop_1:acc:rg" {b(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#10.itm}
load net {GND} -pin  "loop_1:acc:rg" {c(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#34}
load net {z.out#5(0)} -pin  "loop_1:acc:rg" {z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(1)} -pin  "loop_1:acc:rg" {z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(2)} -pin  "loop_1:acc:rg" {z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(3)} -pin  "loop_1:acc:rg" {z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(4)} -pin  "loop_1:acc:rg" {z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(5)} -pin  "loop_1:acc:rg" {z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(6)} -pin  "loop_1:acc:rg" {z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(7)} -pin  "loop_1:acc:rg" {z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(8)} -pin  "loop_1:acc:rg" {z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(9)} -pin  "loop_1:acc:rg" {z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(10)} -pin  "loop_1:acc:rg" {z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(11)} -pin  "loop_1:acc:rg" {z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(12)} -pin  "loop_1:acc:rg" {z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(13)} -pin  "loop_1:acc:rg" {z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(14)} -pin  "loop_1:acc:rg" {z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(15)} -pin  "loop_1:acc:rg" {z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(16)} -pin  "loop_1:acc:rg" {z(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(17)} -pin  "loop_1:acc:rg" {z(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(18)} -pin  "loop_1:acc:rg" {z(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(19)} -pin  "loop_1:acc:rg" {z(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(20)} -pin  "loop_1:acc:rg" {z(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(21)} -pin  "loop_1:acc:rg" {z(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(22)} -pin  "loop_1:acc:rg" {z(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(23)} -pin  "loop_1:acc:rg" {z(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(24)} -pin  "loop_1:acc:rg" {z(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(25)} -pin  "loop_1:acc:rg" {z(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(26)} -pin  "loop_1:acc:rg" {z(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(27)} -pin  "loop_1:acc:rg" {z(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(28)} -pin  "loop_1:acc:rg" {z(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(29)} -pin  "loop_1:acc:rg" {z(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(30)} -pin  "loop_1:acc:rg" {z(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(31)} -pin  "loop_1:acc:rg" {z(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load net {z.out#5(32)} -pin  "loop_1:acc:rg" {z(32)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#5}
load inst "loop_lmm:acc#1:rg" "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(16,0,2,1,16)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-827 -attr oid 825 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:acc#1:rg} -attr area 16.000000 -attr delay 0.342147 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(16,0,2,1,16)"
load net {loop_lmm:mux#2.itm(0)} -pin  "loop_lmm:acc#1:rg" {a(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(1)} -pin  "loop_lmm:acc#1:rg" {a(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(2)} -pin  "loop_lmm:acc#1:rg" {a(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(3)} -pin  "loop_lmm:acc#1:rg" {a(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(4)} -pin  "loop_lmm:acc#1:rg" {a(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(5)} -pin  "loop_lmm:acc#1:rg" {a(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(6)} -pin  "loop_lmm:acc#1:rg" {a(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(7)} -pin  "loop_lmm:acc#1:rg" {a(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(8)} -pin  "loop_lmm:acc#1:rg" {a(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(9)} -pin  "loop_lmm:acc#1:rg" {a(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(10)} -pin  "loop_lmm:acc#1:rg" {a(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(11)} -pin  "loop_lmm:acc#1:rg" {a(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(12)} -pin  "loop_lmm:acc#1:rg" {a(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(13)} -pin  "loop_lmm:acc#1:rg" {a(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(14)} -pin  "loop_lmm:acc#1:rg" {a(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(15)} -pin  "loop_lmm:acc#1:rg" {a(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {PWR} -pin  "loop_lmm:acc#1:rg" {b(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/1#13}
load net {GND} -pin  "loop_lmm:acc#1:rg" {b(1)} -attr @path {/SAD_MATCH/SAD_MATCH:core/1#13}
load net {GND} -pin  "loop_lmm:acc#1:rg" {c(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#34}
load net {z.out#6(0)} -pin  "loop_lmm:acc#1:rg" {z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(1)} -pin  "loop_lmm:acc#1:rg" {z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(2)} -pin  "loop_lmm:acc#1:rg" {z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(3)} -pin  "loop_lmm:acc#1:rg" {z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(4)} -pin  "loop_lmm:acc#1:rg" {z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(5)} -pin  "loop_lmm:acc#1:rg" {z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(6)} -pin  "loop_lmm:acc#1:rg" {z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(7)} -pin  "loop_lmm:acc#1:rg" {z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(8)} -pin  "loop_lmm:acc#1:rg" {z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(9)} -pin  "loop_lmm:acc#1:rg" {z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(10)} -pin  "loop_lmm:acc#1:rg" {z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(11)} -pin  "loop_lmm:acc#1:rg" {z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(12)} -pin  "loop_lmm:acc#1:rg" {z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(13)} -pin  "loop_lmm:acc#1:rg" {z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(14)} -pin  "loop_lmm:acc#1:rg" {z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(15)} -pin  "loop_lmm:acc#1:rg" {z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load inst "loop_4:acc#8:rg" "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(6,0,6,0,6)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-828 -attr oid 826 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:acc#8:rg} -attr area 6.000000 -attr delay 0.302083 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(6,0,6,0,6)"
load net {j(3:0).sva(0)} -pin  "loop_4:acc#8:rg" {a(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#9.itm}
load net {j(3:0).sva(1)} -pin  "loop_4:acc#8:rg" {a(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#9.itm}
load net {z.out(0)} -pin  "loop_4:acc#8:rg" {a(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#9.itm}
load net {z.out(1)} -pin  "loop_4:acc#8:rg" {a(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#9.itm}
load net {z.out(2)} -pin  "loop_4:acc#8:rg" {a(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#9.itm}
load net {z.out(3)} -pin  "loop_4:acc#8:rg" {a(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#9.itm}
load net {loop_8:mux#4.itm(0)} -pin  "loop_4:acc#8:rg" {b(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#4.itm}
load net {loop_8:mux#4.itm(1)} -pin  "loop_4:acc#8:rg" {b(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#4.itm}
load net {loop_8:mux#4.itm(2)} -pin  "loop_4:acc#8:rg" {b(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#4.itm}
load net {loop_8:mux#4.itm(3)} -pin  "loop_4:acc#8:rg" {b(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#4.itm}
load net {loop_8:mux#4.itm(4)} -pin  "loop_4:acc#8:rg" {b(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#4.itm}
load net {loop_8:mux#4.itm(5)} -pin  "loop_4:acc#8:rg" {b(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#4.itm}
load net {GND} -pin  "loop_4:acc#8:rg" {c(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#34}
load net {z.out#7(0)} -pin  "loop_4:acc#8:rg" {z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {z.out#7(1)} -pin  "loop_4:acc#8:rg" {z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {z.out#7(2)} -pin  "loop_4:acc#8:rg" {z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {z.out#7(3)} -pin  "loop_4:acc#8:rg" {z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {z.out#7(4)} -pin  "loop_4:acc#8:rg" {z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {z.out#7(5)} -pin  "loop_4:acc#8:rg" {z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load inst "or" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-829 -attr oid 827 -attr @path {/SAD_MATCH/SAD_MATCH:core/or} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {fsm_output(18)} -pin  "or" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(18).itm}
load net {fsm_output(0)} -pin  "or" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(0).itm}
load net {or.itm} -pin  "or" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.itm}
load inst "and" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-830 -attr oid 828 -attr @path {/SAD_MATCH/SAD_MATCH:core/and} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {or.itm} -pin  "and" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.itm}
load net {core.wen} -pin  "and" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {and.cse} -pin  "and" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and.cse}
load inst "loop_op:i:not" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-831 -attr oid 829 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "loop_op:i:not" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(0)#16.itm}
load net {loop_op:i:not.itm} -pin  "loop_op:i:not" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i:not.itm}
load inst "loop_1:loop_1:and#2" "and(2,16)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-832 -attr oid 830 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2} -attr area 16.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(16,2)"
load net {z.out#6(0)} -pin  "loop_1:loop_1:and#2" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(1)} -pin  "loop_1:loop_1:and#2" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(2)} -pin  "loop_1:loop_1:and#2" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(3)} -pin  "loop_1:loop_1:and#2" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(4)} -pin  "loop_1:loop_1:and#2" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(5)} -pin  "loop_1:loop_1:and#2" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(6)} -pin  "loop_1:loop_1:and#2" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(7)} -pin  "loop_1:loop_1:and#2" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(8)} -pin  "loop_1:loop_1:and#2" {A0(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(9)} -pin  "loop_1:loop_1:and#2" {A0(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(10)} -pin  "loop_1:loop_1:and#2" {A0(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(11)} -pin  "loop_1:loop_1:and#2" {A0(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(12)} -pin  "loop_1:loop_1:and#2" {A0(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(13)} -pin  "loop_1:loop_1:and#2" {A0(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(14)} -pin  "loop_1:loop_1:and#2" {A0(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {z.out#6(15)} -pin  "loop_1:loop_1:and#2" {A0(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#6}
load net {loop_op:i:not.itm} -pin  "loop_1:loop_1:and#2" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_op:i:not.itm} -pin  "loop_1:loop_1:and#2" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_op:i:not.itm} -pin  "loop_1:loop_1:and#2" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_op:i:not.itm} -pin  "loop_1:loop_1:and#2" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_op:i:not.itm} -pin  "loop_1:loop_1:and#2" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_op:i:not.itm} -pin  "loop_1:loop_1:and#2" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_op:i:not.itm} -pin  "loop_1:loop_1:and#2" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_op:i:not.itm} -pin  "loop_1:loop_1:and#2" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_op:i:not.itm} -pin  "loop_1:loop_1:and#2" {A1(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_op:i:not.itm} -pin  "loop_1:loop_1:and#2" {A1(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_op:i:not.itm} -pin  "loop_1:loop_1:and#2" {A1(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_op:i:not.itm} -pin  "loop_1:loop_1:and#2" {A1(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_op:i:not.itm} -pin  "loop_1:loop_1:and#2" {A1(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_op:i:not.itm} -pin  "loop_1:loop_1:and#2" {A1(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_op:i:not.itm} -pin  "loop_1:loop_1:and#2" {A1(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_op:i:not.itm} -pin  "loop_1:loop_1:and#2" {A1(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#1.itm}
load net {loop_1:loop_1:and#2.cse(0)} -pin  "loop_1:loop_1:and#2" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(1)} -pin  "loop_1:loop_1:and#2" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(2)} -pin  "loop_1:loop_1:and#2" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(3)} -pin  "loop_1:loop_1:and#2" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(4)} -pin  "loop_1:loop_1:and#2" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(5)} -pin  "loop_1:loop_1:and#2" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(6)} -pin  "loop_1:loop_1:and#2" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(7)} -pin  "loop_1:loop_1:and#2" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(8)} -pin  "loop_1:loop_1:and#2" {Z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(9)} -pin  "loop_1:loop_1:and#2" {Z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(10)} -pin  "loop_1:loop_1:and#2" {Z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(11)} -pin  "loop_1:loop_1:and#2" {Z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(12)} -pin  "loop_1:loop_1:and#2" {Z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(13)} -pin  "loop_1:loop_1:and#2" {Z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(14)} -pin  "loop_1:loop_1:and#2" {Z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(15)} -pin  "loop_1:loop_1:and#2" {Z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load inst "reg(loop_op:i(15:0))" "reg(16,1,1,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-833 -attr oid 831 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(loop_op:i(15:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(16,0,0,0,0,1,1)"
load net {loop_1:loop_1:and#2.cse(0)} -pin  "reg(loop_op:i(15:0))" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(1)} -pin  "reg(loop_op:i(15:0))" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(2)} -pin  "reg(loop_op:i(15:0))" {D(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(3)} -pin  "reg(loop_op:i(15:0))" {D(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(4)} -pin  "reg(loop_op:i(15:0))" {D(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(5)} -pin  "reg(loop_op:i(15:0))" {D(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(6)} -pin  "reg(loop_op:i(15:0))" {D(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(7)} -pin  "reg(loop_op:i(15:0))" {D(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(8)} -pin  "reg(loop_op:i(15:0))" {D(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(9)} -pin  "reg(loop_op:i(15:0))" {D(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(10)} -pin  "reg(loop_op:i(15:0))" {D(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(11)} -pin  "reg(loop_op:i(15:0))" {D(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(12)} -pin  "reg(loop_op:i(15:0))" {D(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(13)} -pin  "reg(loop_op:i(15:0))" {D(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(14)} -pin  "reg(loop_op:i(15:0))" {D(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(15)} -pin  "reg(loop_op:i(15:0))" {D(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {clk} -pin  "reg(loop_op:i(15:0))" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-834 -attr oid 832 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {and.cse} -pin  "reg(loop_op:i(15:0))" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and.cse}
load net {loop_op:i(15:0).sva(0)} -pin  "reg(loop_op:i(15:0))" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(1)} -pin  "reg(loop_op:i(15:0))" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(2)} -pin  "reg(loop_op:i(15:0))" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(3)} -pin  "reg(loop_op:i(15:0))" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(4)} -pin  "reg(loop_op:i(15:0))" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(5)} -pin  "reg(loop_op:i(15:0))" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(6)} -pin  "reg(loop_op:i(15:0))" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(7)} -pin  "reg(loop_op:i(15:0))" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(8)} -pin  "reg(loop_op:i(15:0))" {Z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(9)} -pin  "reg(loop_op:i(15:0))" {Z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(10)} -pin  "reg(loop_op:i(15:0))" {Z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(11)} -pin  "reg(loop_op:i(15:0))" {Z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(12)} -pin  "reg(loop_op:i(15:0))" {Z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(13)} -pin  "reg(loop_op:i(15:0))" {Z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(14)} -pin  "reg(loop_op:i(15:0))" {Z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(15)} -pin  "reg(loop_op:i(15:0))" {Z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load inst "not#111" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-835 -attr oid 833 -attr @path {/SAD_MATCH/SAD_MATCH:core/not#111} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#111" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(0)#15.itm}
load net {not#111.itm} -pin  "not#111" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/not#111.itm}
load inst "loop_1:loop_1:and#4" "and(2,16)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-836 -attr oid 834 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4} -attr area 16.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(16,2)"
load net {i(15:0).sva#2(0)} -pin  "loop_1:loop_1:and#4" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(1)} -pin  "loop_1:loop_1:and#4" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(2)} -pin  "loop_1:loop_1:and#4" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(3)} -pin  "loop_1:loop_1:and#4" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(4)} -pin  "loop_1:loop_1:and#4" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(5)} -pin  "loop_1:loop_1:and#4" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(6)} -pin  "loop_1:loop_1:and#4" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(7)} -pin  "loop_1:loop_1:and#4" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(8)} -pin  "loop_1:loop_1:and#4" {A0(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(9)} -pin  "loop_1:loop_1:and#4" {A0(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(10)} -pin  "loop_1:loop_1:and#4" {A0(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(11)} -pin  "loop_1:loop_1:and#4" {A0(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(12)} -pin  "loop_1:loop_1:and#4" {A0(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(13)} -pin  "loop_1:loop_1:and#4" {A0(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(14)} -pin  "loop_1:loop_1:and#4" {A0(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(15)} -pin  "loop_1:loop_1:and#4" {A0(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {not#111.itm} -pin  "loop_1:loop_1:and#4" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {not#111.itm} -pin  "loop_1:loop_1:and#4" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {not#111.itm} -pin  "loop_1:loop_1:and#4" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {not#111.itm} -pin  "loop_1:loop_1:and#4" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {not#111.itm} -pin  "loop_1:loop_1:and#4" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {not#111.itm} -pin  "loop_1:loop_1:and#4" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {not#111.itm} -pin  "loop_1:loop_1:and#4" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {not#111.itm} -pin  "loop_1:loop_1:and#4" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {not#111.itm} -pin  "loop_1:loop_1:and#4" {A1(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {not#111.itm} -pin  "loop_1:loop_1:and#4" {A1(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {not#111.itm} -pin  "loop_1:loop_1:and#4" {A1(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {not#111.itm} -pin  "loop_1:loop_1:and#4" {A1(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {not#111.itm} -pin  "loop_1:loop_1:and#4" {A1(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {not#111.itm} -pin  "loop_1:loop_1:and#4" {A1(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {not#111.itm} -pin  "loop_1:loop_1:and#4" {A1(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {not#111.itm} -pin  "loop_1:loop_1:and#4" {A1(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#3.itm}
load net {loop_1:loop_1:and#4.itm(0)} -pin  "loop_1:loop_1:and#4" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(1)} -pin  "loop_1:loop_1:and#4" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(2)} -pin  "loop_1:loop_1:and#4" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(3)} -pin  "loop_1:loop_1:and#4" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(4)} -pin  "loop_1:loop_1:and#4" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(5)} -pin  "loop_1:loop_1:and#4" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(6)} -pin  "loop_1:loop_1:and#4" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(7)} -pin  "loop_1:loop_1:and#4" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(8)} -pin  "loop_1:loop_1:and#4" {Z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(9)} -pin  "loop_1:loop_1:and#4" {Z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(10)} -pin  "loop_1:loop_1:and#4" {Z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(11)} -pin  "loop_1:loop_1:and#4" {Z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(12)} -pin  "loop_1:loop_1:and#4" {Z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(13)} -pin  "loop_1:loop_1:and#4" {Z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(14)} -pin  "loop_1:loop_1:and#4" {Z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(15)} -pin  "loop_1:loop_1:and#4" {Z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load inst "reg(i(15:0))" "reg(16,1,1,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-837 -attr oid 835 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(i(15:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(16,0,0,0,0,1,1)"
load net {loop_1:loop_1:and#4.itm(0)} -pin  "reg(i(15:0))" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(1)} -pin  "reg(i(15:0))" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(2)} -pin  "reg(i(15:0))" {D(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(3)} -pin  "reg(i(15:0))" {D(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(4)} -pin  "reg(i(15:0))" {D(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(5)} -pin  "reg(i(15:0))" {D(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(6)} -pin  "reg(i(15:0))" {D(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(7)} -pin  "reg(i(15:0))" {D(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(8)} -pin  "reg(i(15:0))" {D(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(9)} -pin  "reg(i(15:0))" {D(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(10)} -pin  "reg(i(15:0))" {D(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(11)} -pin  "reg(i(15:0))" {D(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(12)} -pin  "reg(i(15:0))" {D(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(13)} -pin  "reg(i(15:0))" {D(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(14)} -pin  "reg(i(15:0))" {D(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {loop_1:loop_1:and#4.itm(15)} -pin  "reg(i(15:0))" {D(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#4.itm}
load net {clk} -pin  "reg(i(15:0))" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-838 -attr oid 836 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {and.cse} -pin  "reg(i(15:0))" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and.cse}
load net {i(15:0).sva(0)} -pin  "reg(i(15:0))" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(1)} -pin  "reg(i(15:0))" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(2)} -pin  "reg(i(15:0))" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(3)} -pin  "reg(i(15:0))" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(4)} -pin  "reg(i(15:0))" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(5)} -pin  "reg(i(15:0))" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(6)} -pin  "reg(i(15:0))" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(7)} -pin  "reg(i(15:0))" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(8)} -pin  "reg(i(15:0))" {Z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(9)} -pin  "reg(i(15:0))" {Z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(10)} -pin  "reg(i(15:0))" {Z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(11)} -pin  "reg(i(15:0))" {Z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(12)} -pin  "reg(i(15:0))" {Z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(13)} -pin  "reg(i(15:0))" {Z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(14)} -pin  "reg(i(15:0))" {Z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(15)} -pin  "reg(i(15:0))" {Z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load inst "OUTPUT:and" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-839 -attr oid 837 -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:and} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "OUTPUT:and" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {fsm_output(18)} -pin  "OUTPUT:and" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(18)#9.itm}
load net {OUTPUT:and.itm} -pin  "OUTPUT:and" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:and.itm}
load inst "reg(OUTPUT:rsci.idat(0))" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-840 -attr oid 838 -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(OUTPUT:rsci.idat(0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {z.out#4(32)} -pin  "reg(OUTPUT:rsci.idat(0))" {D(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(32).itm}
load net {clk} -pin  "reg(OUTPUT:rsci.idat(0))" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-841 -attr oid 839 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {OUTPUT:and.itm} -pin  "reg(OUTPUT:rsci.idat(0))" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:and.itm}
load net {OUTPUT:rsci.idat(0)} -pin  "reg(OUTPUT:rsci.idat(0))" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/OUTPUT:rsci.idat(0)}
load inst "loop_8:mux#1" "mux(2,8)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-842 -attr oid 840 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1} -attr area 8.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(8,1,2)"
load net {k.sva(31:8)(0)} -pin  "loop_8:mux#1" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#6.itm}
load net {k.sva(31:8)(1)} -pin  "loop_8:mux#1" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#6.itm}
load net {k.sva(31:8)(2)} -pin  "loop_8:mux#1" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#6.itm}
load net {k.sva(31:8)(3)} -pin  "loop_8:mux#1" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#6.itm}
load net {k.sva(31:8)(4)} -pin  "loop_8:mux#1" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#6.itm}
load net {k.sva(31:8)(5)} -pin  "loop_8:mux#1" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#6.itm}
load net {k.sva(31:8)(6)} -pin  "loop_8:mux#1" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#6.itm}
load net {k.sva(31:8)(7)} -pin  "loop_8:mux#1" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#6.itm}
load net {o(7:0).sva#1(0)} -pin  "loop_8:mux#1" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load net {o(7:0).sva#1(1)} -pin  "loop_8:mux#1" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load net {o(7:0).sva#1(2)} -pin  "loop_8:mux#1" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load net {o(7:0).sva#1(3)} -pin  "loop_8:mux#1" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load net {o(7:0).sva#1(4)} -pin  "loop_8:mux#1" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load net {o(7:0).sva#1(5)} -pin  "loop_8:mux#1" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load net {o(7:0).sva#1(6)} -pin  "loop_8:mux#1" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load net {o(7:0).sva#1(7)} -pin  "loop_8:mux#1" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load net {fsm_output(16)} -pin  "loop_8:mux#1" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(16)#4.itm}
load net {loop_8:mux#1.itm(0)} -pin  "loop_8:mux#1" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load net {loop_8:mux#1.itm(1)} -pin  "loop_8:mux#1" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load net {loop_8:mux#1.itm(2)} -pin  "loop_8:mux#1" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load net {loop_8:mux#1.itm(3)} -pin  "loop_8:mux#1" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load net {loop_8:mux#1.itm(4)} -pin  "loop_8:mux#1" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load net {loop_8:mux#1.itm(5)} -pin  "loop_8:mux#1" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load net {loop_8:mux#1.itm(6)} -pin  "loop_8:mux#1" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load net {loop_8:mux#1.itm(7)} -pin  "loop_8:mux#1" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load inst "or#211" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-843 -attr oid 841 -attr @path {/SAD_MATCH/SAD_MATCH:core/or#211} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {fsm_output(16)} -pin  "or#211" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(16)#9.itm}
load net {fsm_output(14)} -pin  "or#211" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(14)#11.itm}
load net {or#211.itm} -pin  "or#211" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or#211.itm}
load inst "loop_8:loop_8:and" "and(2,8)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-844 -attr oid 842 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:and} -attr area 8.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(8,2)"
load net {loop_8:mux#1.itm(0)} -pin  "loop_8:loop_8:and" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load net {loop_8:mux#1.itm(1)} -pin  "loop_8:loop_8:and" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load net {loop_8:mux#1.itm(2)} -pin  "loop_8:loop_8:and" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load net {loop_8:mux#1.itm(3)} -pin  "loop_8:loop_8:and" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load net {loop_8:mux#1.itm(4)} -pin  "loop_8:loop_8:and" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load net {loop_8:mux#1.itm(5)} -pin  "loop_8:loop_8:and" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load net {loop_8:mux#1.itm(6)} -pin  "loop_8:loop_8:and" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load net {loop_8:mux#1.itm(7)} -pin  "loop_8:loop_8:and" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#1.itm}
load net {or#211.itm} -pin  "loop_8:loop_8:and" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs.itm}
load net {or#211.itm} -pin  "loop_8:loop_8:and" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs.itm}
load net {or#211.itm} -pin  "loop_8:loop_8:and" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs.itm}
load net {or#211.itm} -pin  "loop_8:loop_8:and" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs.itm}
load net {or#211.itm} -pin  "loop_8:loop_8:and" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs.itm}
load net {or#211.itm} -pin  "loop_8:loop_8:and" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs.itm}
load net {or#211.itm} -pin  "loop_8:loop_8:and" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs.itm}
load net {or#211.itm} -pin  "loop_8:loop_8:and" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs.itm}
load net {loop_8:loop_8:and.itm(0)} -pin  "loop_8:loop_8:and" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:and.itm}
load net {loop_8:loop_8:and.itm(1)} -pin  "loop_8:loop_8:and" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:and.itm}
load net {loop_8:loop_8:and.itm(2)} -pin  "loop_8:loop_8:and" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:and.itm}
load net {loop_8:loop_8:and.itm(3)} -pin  "loop_8:loop_8:and" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:and.itm}
load net {loop_8:loop_8:and.itm(4)} -pin  "loop_8:loop_8:and" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:and.itm}
load net {loop_8:loop_8:and.itm(5)} -pin  "loop_8:loop_8:and" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:and.itm}
load net {loop_8:loop_8:and.itm(6)} -pin  "loop_8:loop_8:and" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:and.itm}
load net {loop_8:loop_8:and.itm(7)} -pin  "loop_8:loop_8:and" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:and.itm}
load inst "k:mux#5" "mux(2,24)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-845 -attr oid 843 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5} -attr area 24.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(24,1,2)"
load net {loop_8:loop_8:and.itm(0)} -pin  "k:mux#5" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {loop_8:loop_8:and.itm(1)} -pin  "k:mux#5" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {loop_8:loop_8:and.itm(2)} -pin  "k:mux#5" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {loop_8:loop_8:and.itm(3)} -pin  "k:mux#5" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {loop_8:loop_8:and.itm(4)} -pin  "k:mux#5" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {loop_8:loop_8:and.itm(5)} -pin  "k:mux#5" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {loop_8:loop_8:and.itm(6)} -pin  "k:mux#5" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {loop_8:loop_8:and.itm(7)} -pin  "k:mux#5" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {DC} -pin  "k:mux#5" {A0(8)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {DC} -pin  "k:mux#5" {A0(9)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {DC} -pin  "k:mux#5" {A0(10)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {DC} -pin  "k:mux#5" {A0(11)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {DC} -pin  "k:mux#5" {A0(12)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {DC} -pin  "k:mux#5" {A0(13)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {DC} -pin  "k:mux#5" {A0(14)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {DC} -pin  "k:mux#5" {A0(15)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {DC} -pin  "k:mux#5" {A0(16)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {DC} -pin  "k:mux#5" {A0(17)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {DC} -pin  "k:mux#5" {A0(18)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {DC} -pin  "k:mux#5" {A0(19)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {DC} -pin  "k:mux#5" {A0(20)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {DC} -pin  "k:mux#5" {A0(21)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {DC} -pin  "k:mux#5" {A0(22)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {DC} -pin  "k:mux#5" {A0(23)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#44.itm}
load net {k.sva#1(8)} -pin  "k:mux#5" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(9)} -pin  "k:mux#5" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(10)} -pin  "k:mux#5" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(11)} -pin  "k:mux#5" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(12)} -pin  "k:mux#5" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(13)} -pin  "k:mux#5" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(14)} -pin  "k:mux#5" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(15)} -pin  "k:mux#5" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(16)} -pin  "k:mux#5" {A1(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(17)} -pin  "k:mux#5" {A1(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(18)} -pin  "k:mux#5" {A1(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(19)} -pin  "k:mux#5" {A1(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(20)} -pin  "k:mux#5" {A1(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(21)} -pin  "k:mux#5" {A1(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(22)} -pin  "k:mux#5" {A1(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(23)} -pin  "k:mux#5" {A1(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(24)} -pin  "k:mux#5" {A1(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(25)} -pin  "k:mux#5" {A1(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(26)} -pin  "k:mux#5" {A1(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(27)} -pin  "k:mux#5" {A1(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(28)} -pin  "k:mux#5" {A1(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(29)} -pin  "k:mux#5" {A1(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(30)} -pin  "k:mux#5" {A1(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {k.sva#1(31)} -pin  "k:mux#5" {A1(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(31-8)#1.itm}
load net {fsm_output(19)} -pin  "k:mux#5" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(19)#10.itm}
load net {k:mux#5.itm(0)} -pin  "k:mux#5" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(1)} -pin  "k:mux#5" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(2)} -pin  "k:mux#5" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(3)} -pin  "k:mux#5" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(4)} -pin  "k:mux#5" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(5)} -pin  "k:mux#5" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(6)} -pin  "k:mux#5" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(7)} -pin  "k:mux#5" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(8)} -pin  "k:mux#5" {Z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(9)} -pin  "k:mux#5" {Z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(10)} -pin  "k:mux#5" {Z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(11)} -pin  "k:mux#5" {Z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(12)} -pin  "k:mux#5" {Z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(13)} -pin  "k:mux#5" {Z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(14)} -pin  "k:mux#5" {Z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(15)} -pin  "k:mux#5" {Z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(16)} -pin  "k:mux#5" {Z(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(17)} -pin  "k:mux#5" {Z(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(18)} -pin  "k:mux#5" {Z(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(19)} -pin  "k:mux#5" {Z(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(20)} -pin  "k:mux#5" {Z(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(21)} -pin  "k:mux#5" {Z(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(22)} -pin  "k:mux#5" {Z(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(23)} -pin  "k:mux#5" {Z(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load inst "k:not" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-846 -attr oid 844 -attr @path {/SAD_MATCH/SAD_MATCH:core/k:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "k:not" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(0)#17.itm}
load net {k:not.itm} -pin  "k:not" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:not.itm}
load inst "k:k:and#2" "and(2,24)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-847 -attr oid 845 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2} -attr area 24.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(24,2)"
load net {k:mux#5.itm(0)} -pin  "k:k:and#2" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(1)} -pin  "k:k:and#2" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(2)} -pin  "k:k:and#2" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(3)} -pin  "k:k:and#2" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(4)} -pin  "k:k:and#2" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(5)} -pin  "k:k:and#2" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(6)} -pin  "k:k:and#2" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(7)} -pin  "k:k:and#2" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(8)} -pin  "k:k:and#2" {A0(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(9)} -pin  "k:k:and#2" {A0(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(10)} -pin  "k:k:and#2" {A0(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(11)} -pin  "k:k:and#2" {A0(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(12)} -pin  "k:k:and#2" {A0(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(13)} -pin  "k:k:and#2" {A0(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(14)} -pin  "k:k:and#2" {A0(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(15)} -pin  "k:k:and#2" {A0(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(16)} -pin  "k:k:and#2" {A0(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(17)} -pin  "k:k:and#2" {A0(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(18)} -pin  "k:k:and#2" {A0(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(19)} -pin  "k:k:and#2" {A0(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(20)} -pin  "k:k:and#2" {A0(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(21)} -pin  "k:k:and#2" {A0(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(22)} -pin  "k:k:and#2" {A0(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:mux#5.itm(23)} -pin  "k:k:and#2" {A0(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#5.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:not.itm} -pin  "k:k:and#2" {A1(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#3.itm}
load net {k:k:and#2.itm(0)} -pin  "k:k:and#2" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(1)} -pin  "k:k:and#2" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(2)} -pin  "k:k:and#2" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(3)} -pin  "k:k:and#2" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(4)} -pin  "k:k:and#2" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(5)} -pin  "k:k:and#2" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(6)} -pin  "k:k:and#2" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(7)} -pin  "k:k:and#2" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(8)} -pin  "k:k:and#2" {Z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(9)} -pin  "k:k:and#2" {Z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(10)} -pin  "k:k:and#2" {Z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(11)} -pin  "k:k:and#2" {Z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(12)} -pin  "k:k:and#2" {Z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(13)} -pin  "k:k:and#2" {Z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(14)} -pin  "k:k:and#2" {Z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(15)} -pin  "k:k:and#2" {Z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(16)} -pin  "k:k:and#2" {Z(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(17)} -pin  "k:k:and#2" {Z(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(18)} -pin  "k:k:and#2" {Z(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(19)} -pin  "k:k:and#2" {Z(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(20)} -pin  "k:k:and#2" {Z(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(21)} -pin  "k:k:and#2" {Z(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(22)} -pin  "k:k:and#2" {Z(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(23)} -pin  "k:k:and#2" {Z(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load inst "k:or" "or(6,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-848 -attr oid 846 -attr @path {/SAD_MATCH/SAD_MATCH:core/k:or} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,6)"
load net {fsm_output(0)} -pin  "k:or" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(0)#1.itm}
load net {fsm_output(16)} -pin  "k:or" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(16)#1.itm}
load net {fsm_output(17)} -pin  "k:or" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(17)#3.itm}
load net {fsm_output(13)} -pin  "k:or" {A3(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(13)#1.itm}
load net {fsm_output(14)} -pin  "k:or" {A4(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(14)#4.itm}
load net {fsm_output(19)} -pin  "k:or" {A5(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(19)#4.itm}
load net {k:or.itm} -pin  "k:or" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:or.itm}
load inst "k:and" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-849 -attr oid 847 -attr @path {/SAD_MATCH/SAD_MATCH:core/k:and} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "k:and" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {k:or.itm} -pin  "k:and" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:or.itm}
load net {k:and.itm} -pin  "k:and" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:and.itm}
load inst "reg(k.sva(31:8))" "reg(24,1,1,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-850 -attr oid 848 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(k.sva(31:8))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(24,0,0,0,0,1,1)"
load net {k:k:and#2.itm(0)} -pin  "reg(k.sva(31:8))" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(1)} -pin  "reg(k.sva(31:8))" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(2)} -pin  "reg(k.sva(31:8))" {D(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(3)} -pin  "reg(k.sva(31:8))" {D(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(4)} -pin  "reg(k.sva(31:8))" {D(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(5)} -pin  "reg(k.sva(31:8))" {D(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(6)} -pin  "reg(k.sva(31:8))" {D(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(7)} -pin  "reg(k.sva(31:8))" {D(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(8)} -pin  "reg(k.sva(31:8))" {D(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(9)} -pin  "reg(k.sva(31:8))" {D(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(10)} -pin  "reg(k.sva(31:8))" {D(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(11)} -pin  "reg(k.sva(31:8))" {D(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(12)} -pin  "reg(k.sva(31:8))" {D(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(13)} -pin  "reg(k.sva(31:8))" {D(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(14)} -pin  "reg(k.sva(31:8))" {D(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(15)} -pin  "reg(k.sva(31:8))" {D(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(16)} -pin  "reg(k.sva(31:8))" {D(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(17)} -pin  "reg(k.sva(31:8))" {D(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(18)} -pin  "reg(k.sva(31:8))" {D(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(19)} -pin  "reg(k.sva(31:8))" {D(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(20)} -pin  "reg(k.sva(31:8))" {D(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(21)} -pin  "reg(k.sva(31:8))" {D(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(22)} -pin  "reg(k.sva(31:8))" {D(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {k:k:and#2.itm(23)} -pin  "reg(k.sva(31:8))" {D(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and#2.itm}
load net {clk} -pin  "reg(k.sva(31:8))" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-851 -attr oid 849 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {k:and.itm} -pin  "reg(k.sva(31:8))" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:and.itm}
load net {k.sva(31:8)(0)} -pin  "reg(k.sva(31:8))" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(1)} -pin  "reg(k.sva(31:8))" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(2)} -pin  "reg(k.sva(31:8))" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(3)} -pin  "reg(k.sva(31:8))" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(4)} -pin  "reg(k.sva(31:8))" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(5)} -pin  "reg(k.sva(31:8))" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(6)} -pin  "reg(k.sva(31:8))" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(7)} -pin  "reg(k.sva(31:8))" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(8)} -pin  "reg(k.sva(31:8))" {Z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(9)} -pin  "reg(k.sva(31:8))" {Z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(10)} -pin  "reg(k.sva(31:8))" {Z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(11)} -pin  "reg(k.sva(31:8))" {Z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(12)} -pin  "reg(k.sva(31:8))" {Z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(13)} -pin  "reg(k.sva(31:8))" {Z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(14)} -pin  "reg(k.sva(31:8))" {Z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(15)} -pin  "reg(k.sva(31:8))" {Z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(16)} -pin  "reg(k.sva(31:8))" {Z(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(17)} -pin  "reg(k.sva(31:8))" {Z(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(18)} -pin  "reg(k.sva(31:8))" {Z(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(19)} -pin  "reg(k.sva(31:8))" {Z(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(20)} -pin  "reg(k.sva(31:8))" {Z(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(21)} -pin  "reg(k.sva(31:8))" {Z(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(22)} -pin  "reg(k.sva(31:8))" {Z(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load net {k.sva(31:8)(23)} -pin  "reg(k.sva(31:8))" {Z(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(31:8)}
load inst "not#108" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-852 -attr oid 850 -attr @path {/SAD_MATCH/SAD_MATCH:core/not#108} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {and.dcpl#49} -pin  "not#108" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and.dcpl#49}
load net {not#108.itm} -pin  "not#108" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/not#108.itm}
load inst "nor#29" "nor(4,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-853 -attr oid 851 -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#29} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,4)"
load net {not#108.itm} -pin  "nor#29" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/not#108.itm}
load net {fsm_output(14)} -pin  "nor#29" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(14)#13.itm}
load net {fsm_output(15)} -pin  "nor#29" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(15)#7.itm}
load net {fsm_output(0)} -pin  "nor#29" {A3(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(0)#8.itm}
load net {nor#29.itm} -pin  "nor#29" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#29.itm}
load inst "k:mux#4" "mux(2,2)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-854 -attr oid 852 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#4} -attr area 2.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(2,1,2)"
load net {k.sva#1:mx1(6)} -pin  "k:mux#4" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(7-6).itm}
load net {k.sva#1:mx1(7)} -pin  "k:mux#4" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(7-6).itm}
load net {k.sva(7:6)(0)} -pin  "k:mux#4" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(7:6)}
load net {k.sva(7:6)(1)} -pin  "k:mux#4" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(7:6)}
load net {nor#29.itm} -pin  "k:mux#4" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#29.itm}
load net {k:mux#4.itm(0)} -pin  "k:mux#4" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#4.itm}
load net {k:mux#4.itm(1)} -pin  "k:mux#4" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#4.itm}
load inst "nor#38" "nor(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-855 -attr oid 853 -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#38} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,2)"
load net {and.dcpl#49} -pin  "nor#38" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and.dcpl#49}
load net {loop_1:loop_1:nand.seb#1} -pin  "nor#38" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:nand.seb#1}
load net {nor#38.itm} -pin  "nor#38" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#38.itm}
load inst "nor#37" "nor(5,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-856 -attr oid 854 -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#37} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,5)"
load net {fsm_output(0)} -pin  "nor#37" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(0)#20.itm}
load net {fsm_output(14)} -pin  "nor#37" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(14).itm}
load net {fsm_output(15)} -pin  "nor#37" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(15).itm}
load net {fsm_output(16)} -pin  "nor#37" {A3(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(16).itm}
load net {nor#38.itm} -pin  "nor#37" {A4(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#38.itm}
load net {nor#37.itm} -pin  "nor#37" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#37.itm}
load inst "and#298" "and(2,2)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-857 -attr oid 855 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/and#298} -attr area 2.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(2,2)"
load net {k:mux#4.itm(0)} -pin  "and#298" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#4.itm}
load net {k:mux#4.itm(1)} -pin  "and#298" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#4.itm}
load net {nor#37.itm} -pin  "and#298" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#8.itm}
load net {nor#37.itm} -pin  "and#298" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#8.itm}
load net {and#298.itm(0)} -pin  "and#298" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/and#298.itm}
load net {and#298.itm(1)} -pin  "and#298" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/and#298.itm}
load inst "reg(k.sva(7:6))" "reg(2,1,1,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-858 -attr oid 856 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(k.sva(7:6))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(2,0,0,0,0,1,1)"
load net {and#298.itm(0)} -pin  "reg(k.sva(7:6))" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/and#298.itm}
load net {and#298.itm(1)} -pin  "reg(k.sva(7:6))" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/and#298.itm}
load net {clk} -pin  "reg(k.sva(7:6))" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-859 -attr oid 857 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {core.wen} -pin  "reg(k.sva(7:6))" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {k.sva(7:6)(0)} -pin  "reg(k.sva(7:6))" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(7:6)}
load net {k.sva(7:6)(1)} -pin  "reg(k.sva(7:6))" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(7:6)}
load inst "k:k:k:and" "and(2,2)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-860 -attr oid 858 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:k:and} -attr area 2.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(2,2)"
load net {k.sva#1(4)} -pin  "k:k:k:and" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(5-4)#1.itm}
load net {k.sva#1(5)} -pin  "k:k:k:and" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(5-4)#1.itm}
load net {fsm_output(19)} -pin  "k:k:k:and" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#1.itm}
load net {fsm_output(19)} -pin  "k:k:k:and" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs#1.itm}
load net {k:k:k:and.itm(0)} -pin  "k:k:k:and" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:k:and.itm}
load net {k:k:k:and.itm(1)} -pin  "k:k:k:and" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:k:and.itm}
load inst "k:or#1" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-861 -attr oid 859 -attr @path {/SAD_MATCH/SAD_MATCH:core/k:or#1} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "k:or#1" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(0)#14.itm}
load net {fsm_output(19)} -pin  "k:or#1" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(19)#11.itm}
load net {k:or#1.itm} -pin  "k:or#1" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:or#1.itm}
load inst "k:and#1" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-862 -attr oid 860 -attr @path {/SAD_MATCH/SAD_MATCH:core/k:and#1} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "k:and#1" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {k:or#1.itm} -pin  "k:and#1" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:or#1.itm}
load net {k:and#1.itm} -pin  "k:and#1" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:and#1.itm}
load inst "reg(k.sva(5:4))" "reg(2,1,1,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-863 -attr oid 861 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(k.sva(5:4))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(2,0,0,0,0,1,1)"
load net {k:k:k:and.itm(0)} -pin  "reg(k.sva(5:4))" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:k:and.itm}
load net {k:k:k:and.itm(1)} -pin  "reg(k.sva(5:4))" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:k:and.itm}
load net {clk} -pin  "reg(k.sva(5:4))" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-864 -attr oid 862 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {k:and#1.itm} -pin  "reg(k.sva(5:4))" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:and#1.itm}
load net {k.sva(5:4)(0)} -pin  "reg(k.sva(5:4))" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(5:4)}
load net {k.sva(5:4)(1)} -pin  "reg(k.sva(5:4))" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(5:4)}
load inst "loop_1:loop_1:and" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-865 -attr oid 863 -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {k.sva#1:mx2(3)} -pin  "loop_1:loop_1:and" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx2(3)}
load net {loop_1:loop_1:nand.seb#1} -pin  "loop_1:loop_1:and" {A1(0)} -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:nand.seb#1}
load net {loop_1:loop_1:and.itm} -pin  "loop_1:loop_1:and" {Z(0)} -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and.itm}
load inst "not#52" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-866 -attr oid 864 -attr @path {/SAD_MATCH/SAD_MATCH:core/not#52} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {fsm_output(14)} -pin  "not#52" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(14)#5.itm}
load net {not#52.itm} -pin  "not#52" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/not#52.itm}
load inst "not#85" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-867 -attr oid 865 -attr @path {/SAD_MATCH/SAD_MATCH:core/not#85} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#85" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(0)#10.itm}
load net {not#85.itm} -pin  "not#85" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/not#85.itm}
load inst "and#146" "and(3,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-868 -attr oid 866 -attr @path {/SAD_MATCH/SAD_MATCH:core/and#146} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,3)"
load net {and.dcpl#49} -pin  "and#146" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and.dcpl#49}
load net {not#52.itm} -pin  "and#146" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/not#52.itm}
load net {not#85.itm} -pin  "and#146" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/not#85.itm}
load net {and#146.itm} -pin  "and#146" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and#146.itm}
load inst "k:mux1h#10" "mux1h(3,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-869 -attr oid 867 -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux1h#10} -attr area 1.447326 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux1hot(1,3)"
load net {loop_1:loop_1:and.itm} -pin  "k:mux1h#10" {A0(0)} -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and.itm}
load net {z.out#5(5)} -pin  "k:mux1h#10" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(5-0).itm}
load net {k.sva(3)} -pin  "k:mux1h#10" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(3)}
load net {or.dcpl#81} -pin  "k:mux1h#10" {S0} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.dcpl#81}
load net {fsm_output(14)} -pin  "k:mux1h#10" {S1} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-870 -attr oid 868 -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(14)#1.itm}
load net {and#146.itm} -pin  "k:mux1h#10" {S2} -attr @path {/SAD_MATCH/SAD_MATCH:core/and#146.itm}
load net {k:mux1h#10.itm} -pin  "k:mux1h#10" {Z(0)} -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux1h#10.itm}
load inst "nor#33" "nor(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-871 -attr oid 869 -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#33} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,2)"
load net {fsm_output(16)} -pin  "nor#33" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(16)#6.itm}
load net {fsm_output(0)} -pin  "nor#33" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(0)#4.itm}
load net {nor#33.itm} -pin  "nor#33" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#33.itm}
load inst "k:asn(k.sva(3):k:and" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-872 -attr oid 870 -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/k:asn(k.sva(3):k:and} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {k:mux1h#10.itm} -pin  "k:asn(k.sva(3):k:and" {A0(0)} -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux1h#10.itm}
load net {nor#33.itm} -pin  "k:asn(k.sva(3):k:and" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#33.itm}
load net {k:asn(k.sva(3):k:and.itm} -pin  "k:asn(k.sva(3):k:and" {Z(0)} -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/k:asn(k.sva(3):k:and.itm}
load inst "reg(k.sva(3))" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-873 -attr oid 871 -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(k.sva(3))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {k:asn(k.sva(3):k:and.itm} -pin  "reg(k.sva(3))" {D(0)} -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/k:asn(k.sva(3):k:and.itm}
load net {clk} -pin  "reg(k.sva(3))" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-874 -attr oid 872 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {core.wen} -pin  "reg(k.sva(3))" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {k.sva(3)} -pin  "reg(k.sva(3))" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(3)}
load inst "or#213" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-875 -attr oid 873 -attr @path {/SAD_MATCH/SAD_MATCH:core/or#213} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {fsm_output(1)} -pin  "or#213" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(1).itm}
load net {fsm_output(0)} -pin  "or#213" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(0)#19.itm}
load net {or#213.itm} -pin  "or#213" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or#213.itm}
load inst "and#294" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-876 -attr oid 874 -attr @path {/SAD_MATCH/SAD_MATCH:core/and#294} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {or#213.itm} -pin  "and#294" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or#213.itm}
load net {core.wen} -pin  "and#294" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {and#294.itm} -pin  "and#294" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and#294.itm}
load inst "reg(loop_lmm:i(15:0))" "reg(16,1,1,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-877 -attr oid 875 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(loop_lmm:i(15:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(16,0,0,0,0,1,1)"
load net {loop_1:loop_1:and#2.cse(0)} -pin  "reg(loop_lmm:i(15:0))" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(1)} -pin  "reg(loop_lmm:i(15:0))" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(2)} -pin  "reg(loop_lmm:i(15:0))" {D(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(3)} -pin  "reg(loop_lmm:i(15:0))" {D(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(4)} -pin  "reg(loop_lmm:i(15:0))" {D(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(5)} -pin  "reg(loop_lmm:i(15:0))" {D(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(6)} -pin  "reg(loop_lmm:i(15:0))" {D(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(7)} -pin  "reg(loop_lmm:i(15:0))" {D(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(8)} -pin  "reg(loop_lmm:i(15:0))" {D(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(9)} -pin  "reg(loop_lmm:i(15:0))" {D(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(10)} -pin  "reg(loop_lmm:i(15:0))" {D(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(11)} -pin  "reg(loop_lmm:i(15:0))" {D(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(12)} -pin  "reg(loop_lmm:i(15:0))" {D(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(13)} -pin  "reg(loop_lmm:i(15:0))" {D(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(14)} -pin  "reg(loop_lmm:i(15:0))" {D(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {loop_1:loop_1:and#2.cse(15)} -pin  "reg(loop_lmm:i(15:0))" {D(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:and#2.cse}
load net {clk} -pin  "reg(loop_lmm:i(15:0))" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-878 -attr oid 876 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {and#294.itm} -pin  "reg(loop_lmm:i(15:0))" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and#294.itm}
load net {loop_lmm:i(15:0).sva(0)} -pin  "reg(loop_lmm:i(15:0))" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(1)} -pin  "reg(loop_lmm:i(15:0))" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(2)} -pin  "reg(loop_lmm:i(15:0))" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(3)} -pin  "reg(loop_lmm:i(15:0))" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(4)} -pin  "reg(loop_lmm:i(15:0))" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(5)} -pin  "reg(loop_lmm:i(15:0))" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(6)} -pin  "reg(loop_lmm:i(15:0))" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(7)} -pin  "reg(loop_lmm:i(15:0))" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(8)} -pin  "reg(loop_lmm:i(15:0))" {Z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(9)} -pin  "reg(loop_lmm:i(15:0))" {Z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(10)} -pin  "reg(loop_lmm:i(15:0))" {Z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(11)} -pin  "reg(loop_lmm:i(15:0))" {Z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(12)} -pin  "reg(loop_lmm:i(15:0))" {Z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(13)} -pin  "reg(loop_lmm:i(15:0))" {Z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(14)} -pin  "reg(loop_lmm:i(15:0))" {Z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(15)} -pin  "reg(loop_lmm:i(15:0))" {Z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load inst "nor#24" "nor(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-879 -attr oid 877 -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#24} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,2)"
load net {fsm_output(19)} -pin  "nor#24" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(19)#3.itm}
load net {fsm_output(0)} -pin  "nor#24" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(0)#9.itm}
load net {nor#24.itm} -pin  "nor#24" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#24.itm}
load inst "and#161" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-880 -attr oid 878 -attr @path {/SAD_MATCH/SAD_MATCH:core/and#161} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {loop_lmm:loop_lmm:nor.itm} -pin  "and#161" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:loop_lmm:nor.itm}
load net {fsm_output(19)} -pin  "and#161" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(19)#1.itm}
load net {and#161.itm} -pin  "and#161" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and#161.itm}
load inst "loop_lmm:nor" "nor(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-881 -attr oid 879 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:nor} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,2)"
load net {nor#24.itm} -pin  "loop_lmm:nor" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#24.itm}
load net {and#161.itm} -pin  "loop_lmm:nor" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and#161.itm}
load net {loop_lmm:nor.itm} -pin  "loop_lmm:nor" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:nor.itm}
load inst "reg(INPUT:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-882 -attr oid 880 -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(INPUT:rsci.oswt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {loop_lmm:nor.itm} -pin  "reg(INPUT:rsci.oswt)" {D(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:nor.itm}
load net {GND} -pin  "reg(INPUT:rsci.oswt)" {DRs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#34}
load net {clk} -pin  "reg(INPUT:rsci.oswt)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-883 -attr oid 881 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {core.wen} -pin  "reg(INPUT:rsci.oswt)" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {rst} -pin  "reg(INPUT:rsci.oswt)" {Rs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/rst}
load net {reg(INPUT:rsci.oswt).cse} -pin  "reg(INPUT:rsci.oswt)" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(INPUT:rsci.oswt).cse}
load inst "reg(OUTPUT:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-884 -attr oid 882 -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(OUTPUT:rsci.oswt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {fsm_output(18)} -pin  "reg(OUTPUT:rsci.oswt)" {D(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(18)#1.itm}
load net {GND} -pin  "reg(OUTPUT:rsci.oswt)" {DRs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#34}
load net {clk} -pin  "reg(OUTPUT:rsci.oswt)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-885 -attr oid 883 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {core.wen} -pin  "reg(OUTPUT:rsci.oswt)" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {rst} -pin  "reg(OUTPUT:rsci.oswt)" {Rs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/rst}
load net {reg(OUTPUT:rsci.oswt).cse} -pin  "reg(OUTPUT:rsci.oswt)" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(OUTPUT:rsci.oswt).cse}
load inst "or#141" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-886 -attr oid 884 -attr @path {/SAD_MATCH/SAD_MATCH:core/or#141} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {fsm_output(7)} -pin  "or#141" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(7).itm}
load net {fsm_output(14)} -pin  "or#141" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(14)#8.itm}
load net {or#141.rmff} -pin  "or#141" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or#141.rmff}
load inst "reg(row_buf:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-887 -attr oid 885 -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(row_buf:rsci.oswt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or#141.rmff} -pin  "reg(row_buf:rsci.oswt)" {D(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or#141.rmff}
load net {GND} -pin  "reg(row_buf:rsci.oswt)" {DRs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#34}
load net {clk} -pin  "reg(row_buf:rsci.oswt)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-888 -attr oid 886 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {core.wen} -pin  "reg(row_buf:rsci.oswt)" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {rst} -pin  "reg(row_buf:rsci.oswt)" {Rs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/rst}
load net {reg(row_buf:rsci.oswt).cse} -pin  "reg(row_buf:rsci.oswt)" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(row_buf:rsci.oswt).cse}
load inst "reg(win_buf:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-889 -attr oid 887 -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(win_buf:rsci.oswt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or.tmp#46} -pin  "reg(win_buf:rsci.oswt)" {D(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.tmp#46}
load net {GND} -pin  "reg(win_buf:rsci.oswt)" {DRs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#34}
load net {clk} -pin  "reg(win_buf:rsci.oswt)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-890 -attr oid 888 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {core.wen} -pin  "reg(win_buf:rsci.oswt)" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {rst} -pin  "reg(win_buf:rsci.oswt)" {Rs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/rst}
load net {reg(win_buf:rsci.oswt).cse} -pin  "reg(win_buf:rsci.oswt)" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(win_buf:rsci.oswt).cse}
load inst "k:mux#3" "mux(2,3)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-891 -attr oid 889 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#3} -attr area 3.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(3,1,2)"
load net {loop_8:acc#10.itm(0)} -pin  "k:mux#3" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(loop_8:acc#10.itm)(2-0)#1.itm}
load net {loop_8:acc#10.itm(1)} -pin  "k:mux#3" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(loop_8:acc#10.itm)(2-0)#1.itm}
load net {loop_8:acc#10.itm(2)} -pin  "k:mux#3" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(loop_8:acc#10.itm)(2-0)#1.itm}
load net {k.sva#1(0)} -pin  "k:mux#3" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(2-0)#1.itm}
load net {k.sva#1(1)} -pin  "k:mux#3" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(2-0)#1.itm}
load net {k.sva#1(2)} -pin  "k:mux#3" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(2-0)#1.itm}
load net {fsm_output(19)} -pin  "k:mux#3" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(19)#8.itm}
load net {k:mux#3.itm(0)} -pin  "k:mux#3" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#3.itm}
load net {k:mux#3.itm(1)} -pin  "k:mux#3" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#3.itm}
load net {k:mux#3.itm(2)} -pin  "k:mux#3" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#3.itm}
load inst "nor#32" "nor(4,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-892 -attr oid 890 -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#32} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,4)"
load net {or.dcpl#85} -pin  "nor#32" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.dcpl#85}
load net {or.dcpl#81} -pin  "nor#32" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.dcpl#81}
load net {or.dcpl#83} -pin  "nor#32" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.dcpl#83}
load net {fsm_output(0)} -pin  "nor#32" {A3(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(0)#5.itm}
load net {nor#32.itm} -pin  "nor#32" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#32.itm}
load inst "k:k:and" "and(2,3)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-893 -attr oid 891 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and} -attr area 3.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(3,2)"
load net {k:mux#3.itm(0)} -pin  "k:k:and" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#3.itm}
load net {k:mux#3.itm(1)} -pin  "k:k:and" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#3.itm}
load net {k:mux#3.itm(2)} -pin  "k:k:and" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#3.itm}
load net {nor#32.itm} -pin  "k:k:and" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs.itm}
load net {nor#32.itm} -pin  "k:k:and" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs.itm}
load net {nor#32.itm} -pin  "k:k:and" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:exs.itm}
load net {k:k:and.itm(0)} -pin  "k:k:and" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and.itm}
load net {k:k:and.itm(1)} -pin  "k:k:and" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and.itm}
load net {k:k:and.itm(2)} -pin  "k:k:and" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:k:and.itm}
load inst "nor#31" "nor(6,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-894 -attr oid 892 -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#31} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,6)"
load net {fsm_output(18)} -pin  "nor#31" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(18)#8.itm}
load net {fsm_output(16)} -pin  "nor#31" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(16)#8.itm}
load net {fsm_output(17)} -pin  "nor#31" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(17)#4.itm}
load net {fsm_output(13)} -pin  "nor#31" {A3(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(13)#4.itm}
load net {fsm_output(14)} -pin  "nor#31" {A4(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(14)#10.itm}
load net {fsm_output(15)} -pin  "nor#31" {A5(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(15)#3.itm}
load net {nor#31.itm} -pin  "nor#31" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#31.itm}
load inst "loop_8:mux" "mux(2,6)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-895 -attr oid 893 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux} -attr area 6.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(6,1,2)"
load net {z.out#7(0)} -pin  "loop_8:mux" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {z.out#7(1)} -pin  "loop_8:mux" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {z.out#7(2)} -pin  "loop_8:mux" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {z.out#7(3)} -pin  "loop_8:mux" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {z.out#7(4)} -pin  "loop_8:mux" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {z.out#7(5)} -pin  "loop_8:mux" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {k:k:and.itm(0)} -pin  "loop_8:mux" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#6.itm}
load net {k:k:and.itm(1)} -pin  "loop_8:mux" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#6.itm}
load net {k:k:and.itm(2)} -pin  "loop_8:mux" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#6.itm}
load net {DC} -pin  "loop_8:mux" {A1(3)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#6.itm}
load net {DC} -pin  "loop_8:mux" {A1(4)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#6.itm}
load net {DC} -pin  "loop_8:mux" {A1(5)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#6.itm}
load net {nor#31.itm} -pin  "loop_8:mux" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#31.itm}
load net {loop_8:mux.itm(0)} -pin  "loop_8:mux" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux.itm}
load net {loop_8:mux.itm(1)} -pin  "loop_8:mux" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux.itm}
load net {loop_8:mux.itm(2)} -pin  "loop_8:mux" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux.itm}
load net {loop_8:mux.itm(3)} -pin  "loop_8:mux" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux.itm}
load net {loop_8:mux.itm(4)} -pin  "loop_8:mux" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux.itm}
load net {loop_8:mux.itm(5)} -pin  "loop_8:mux" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux.itm}
load inst "reg(loop_8:acc#10)" "reg(6,1,1,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-896 -attr oid 894 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(loop_8:acc#10)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(6,0,0,0,0,1,1)"
load net {loop_8:mux.itm(0)} -pin  "reg(loop_8:acc#10)" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux.itm}
load net {loop_8:mux.itm(1)} -pin  "reg(loop_8:acc#10)" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux.itm}
load net {loop_8:mux.itm(2)} -pin  "reg(loop_8:acc#10)" {D(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux.itm}
load net {loop_8:mux.itm(3)} -pin  "reg(loop_8:acc#10)" {D(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux.itm}
load net {loop_8:mux.itm(4)} -pin  "reg(loop_8:acc#10)" {D(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux.itm}
load net {loop_8:mux.itm(5)} -pin  "reg(loop_8:acc#10)" {D(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux.itm}
load net {clk} -pin  "reg(loop_8:acc#10)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-897 -attr oid 895 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {core.wen} -pin  "reg(loop_8:acc#10)" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {loop_8:acc#10.itm(0)} -pin  "reg(loop_8:acc#10)" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#10.itm}
load net {loop_8:acc#10.itm(1)} -pin  "reg(loop_8:acc#10)" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#10.itm}
load net {loop_8:acc#10.itm(2)} -pin  "reg(loop_8:acc#10)" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#10.itm}
load net {loop_8:acc#10.itm(3)} -pin  "reg(loop_8:acc#10)" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#10.itm}
load net {loop_8:acc#10.itm(4)} -pin  "reg(loop_8:acc#10)" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#10.itm}
load net {loop_8:acc#10.itm(5)} -pin  "reg(loop_8:acc#10)" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#10.itm}
load inst "loop_1:z:mux" "mux(2,4)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-898 -attr oid 896 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:mux} -attr area 4.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(4,1,2)"
load net {loop_1:z(3:0).sva(0)} -pin  "loop_1:z:mux" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(1)} -pin  "loop_1:z:mux" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(2)} -pin  "loop_1:z:mux" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_1:z:mux" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {z.out#4(0)} -pin  "loop_1:z:mux" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#6.itm}
load net {z.out#4(1)} -pin  "loop_1:z:mux" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#6.itm}
load net {z.out#4(2)} -pin  "loop_1:z:mux" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#6.itm}
load net {z.out#4(3)} -pin  "loop_1:z:mux" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#6.itm}
load net {j(3:0).sva:mx0c1} -pin  "loop_1:z:mux" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva:mx0c1}
load net {loop_1:z:mux.itm(0)} -pin  "loop_1:z:mux" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:mux.itm}
load net {loop_1:z:mux.itm(1)} -pin  "loop_1:z:mux" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:mux.itm}
load net {loop_1:z:mux.itm(2)} -pin  "loop_1:z:mux" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:mux.itm}
load net {loop_1:z:mux.itm(3)} -pin  "loop_1:z:mux" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:mux.itm}
load inst "j:not" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-899 -attr oid 897 -attr @path {/SAD_MATCH/SAD_MATCH:core/j:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {j(3:0).sva:mx0c2} -pin  "j:not" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva:mx0c2}
load net {j:not.itm} -pin  "j:not" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/j:not.itm}
load inst "loop_1:z:loop_1:z:and" "and(2,4)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-900 -attr oid 898 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:loop_1:z:and} -attr area 4.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(4,2)"
load net {loop_1:z:mux.itm(0)} -pin  "loop_1:z:loop_1:z:and" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:mux.itm}
load net {loop_1:z:mux.itm(1)} -pin  "loop_1:z:loop_1:z:and" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:mux.itm}
load net {loop_1:z:mux.itm(2)} -pin  "loop_1:z:loop_1:z:and" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:mux.itm}
load net {loop_1:z:mux.itm(3)} -pin  "loop_1:z:loop_1:z:and" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:mux.itm}
load net {j:not.itm} -pin  "loop_1:z:loop_1:z:and" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:exs.itm}
load net {j:not.itm} -pin  "loop_1:z:loop_1:z:and" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:exs.itm}
load net {j:not.itm} -pin  "loop_1:z:loop_1:z:and" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:exs.itm}
load net {j:not.itm} -pin  "loop_1:z:loop_1:z:and" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:exs.itm}
load net {loop_1:z:loop_1:z:and.itm(0)} -pin  "loop_1:z:loop_1:z:and" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:loop_1:z:and.itm}
load net {loop_1:z:loop_1:z:and.itm(1)} -pin  "loop_1:z:loop_1:z:and" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:loop_1:z:and.itm}
load net {loop_1:z:loop_1:z:and.itm(2)} -pin  "loop_1:z:loop_1:z:and" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:loop_1:z:and.itm}
load net {loop_1:z:loop_1:z:and.itm(3)} -pin  "loop_1:z:loop_1:z:and" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:loop_1:z:and.itm}
load inst "and#200" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-901 -attr oid 899 -attr @path {/SAD_MATCH/SAD_MATCH:core/and#200} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {loop_3:slc(loop_3:acc)(3).itm} -pin  "and#200" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(loop_3:acc)(3).itm}
load net {fsm_output(9)} -pin  "and#200" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(9)#5.itm}
load net {and#200.itm} -pin  "and#200" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and#200.itm}
load inst "j:or" "or(3,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-902 -attr oid 900 -attr @path {/SAD_MATCH/SAD_MATCH:core/j:or} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,3)"
load net {and#200.itm} -pin  "j:or" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and#200.itm}
load net {j(3:0).sva:mx0c1} -pin  "j:or" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva:mx0c1}
load net {j(3:0).sva:mx0c2} -pin  "j:or" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva:mx0c2}
load net {j:or.itm} -pin  "j:or" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/j:or.itm}
load inst "j:and" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-903 -attr oid 901 -attr @path {/SAD_MATCH/SAD_MATCH:core/j:and} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "j:and" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {j:or.itm} -pin  "j:and" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/j:or.itm}
load net {j:and.itm} -pin  "j:and" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/j:and.itm}
load inst "reg(j(3:0))" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-904 -attr oid 902 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(j(3:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {loop_1:z:loop_1:z:and.itm(0)} -pin  "reg(j(3:0))" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:loop_1:z:and.itm}
load net {loop_1:z:loop_1:z:and.itm(1)} -pin  "reg(j(3:0))" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:loop_1:z:and.itm}
load net {loop_1:z:loop_1:z:and.itm(2)} -pin  "reg(j(3:0))" {D(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:loop_1:z:and.itm}
load net {loop_1:z:loop_1:z:and.itm(3)} -pin  "reg(j(3:0))" {D(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:loop_1:z:and.itm}
load net {clk} -pin  "reg(j(3:0))" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-905 -attr oid 903 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {j:and.itm} -pin  "reg(j(3:0))" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/j:and.itm}
load net {j(3:0).sva(0)} -pin  "reg(j(3:0))" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva}
load net {j(3:0).sva(1)} -pin  "reg(j(3:0))" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva}
load net {j(3:0).sva(2)} -pin  "reg(j(3:0))" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva}
load net {j(3:0).sva(3)} -pin  "reg(j(3:0))" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva}
load inst "or#163" "or(4,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-906 -attr oid 904 -attr @path {/SAD_MATCH/SAD_MATCH:core/or#163} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,4)"
load net {fsm_output(8)} -pin  "or#163" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(8)#2.itm}
load net {fsm_output(5)} -pin  "or#163" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(5).itm}
load net {fsm_output(11)} -pin  "or#163" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(11).itm}
load net {fsm_output(4)} -pin  "or#163" {A3(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(4)#1.itm}
load net {or#163.itm} -pin  "or#163" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or#163.itm}
load inst "n:mux1h" "mux1h(3,4)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-907 -attr oid 905 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:mux1h} -attr area 5.786304 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux1hot(4,3)"
load net {z.out#5(0)} -pin  "n:mux1h" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(3-0)#1.itm}
load net {z.out#5(1)} -pin  "n:mux1h" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(3-0)#1.itm}
load net {z.out#5(2)} -pin  "n:mux1h" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(3-0)#1.itm}
load net {z.out#5(3)} -pin  "n:mux1h" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(3-0)#1.itm}
load net {loop_1:z(3:0).sva(0)} -pin  "n:mux1h" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(1)} -pin  "n:mux1h" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(2)} -pin  "n:mux1h" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(3)} -pin  "n:mux1h" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {z.out#4(0)} -pin  "n:mux1h" {A2(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#2.itm}
load net {z.out#4(1)} -pin  "n:mux1h" {A2(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#2.itm}
load net {z.out#4(2)} -pin  "n:mux1h" {A2(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#2.itm}
load net {z.out#4(3)} -pin  "n:mux1h" {A2(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#2.itm}
load net {or.tmp#46} -pin  "n:mux1h" {S0} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.tmp#46}
load net {or#163.itm} -pin  "n:mux1h" {S1} -attr @path {/SAD_MATCH/SAD_MATCH:core/or#163.itm}
load net {fsm_output(7)} -pin  "n:mux1h" {S2} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-908 -attr oid 906 -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(7)#4.itm}
load net {n:mux1h.itm(0)} -pin  "n:mux1h" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:mux1h.itm}
load net {n:mux1h.itm(1)} -pin  "n:mux1h" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:mux1h.itm}
load net {n:mux1h.itm(2)} -pin  "n:mux1h" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:mux1h.itm}
load net {n:mux1h.itm(3)} -pin  "n:mux1h" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:mux1h.itm}
load inst "nor" "nor(4,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-909 -attr oid 907 -attr @path {/SAD_MATCH/SAD_MATCH:core/nor} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,4)"
load net {fsm_output(2)} -pin  "nor" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(2)#3.itm}
load net {fsm_output(6)} -pin  "nor" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(6)#3.itm}
load net {fsm_output(12)} -pin  "nor" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(12)#2.itm}
load net {fsm_output(9)} -pin  "nor" {A3(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(9)#3.itm}
load net {nor.itm} -pin  "nor" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nor.itm}
load inst "n:and" "and(2,4)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-910 -attr oid 908 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:and} -attr area 4.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(4,2)"
load net {n:mux1h.itm(0)} -pin  "n:and" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:mux1h.itm}
load net {n:mux1h.itm(1)} -pin  "n:and" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:mux1h.itm}
load net {n:mux1h.itm(2)} -pin  "n:and" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:mux1h.itm}
load net {n:mux1h.itm(3)} -pin  "n:and" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:mux1h.itm}
load net {nor.itm} -pin  "n:and" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:exs.itm}
load net {nor.itm} -pin  "n:and" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:exs.itm}
load net {nor.itm} -pin  "n:and" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:exs.itm}
load net {nor.itm} -pin  "n:and" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:exs.itm}
load net {n:and.itm(0)} -pin  "n:and" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:and.itm}
load net {n:and.itm(1)} -pin  "n:and" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:and.itm}
load net {n:and.itm(2)} -pin  "n:and" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:and.itm}
load net {n:and.itm(3)} -pin  "n:and" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:and.itm}
load inst "reg(loop_1:z(3:0))" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-911 -attr oid 909 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(loop_1:z(3:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {n:and.itm(0)} -pin  "reg(loop_1:z(3:0))" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:and.itm}
load net {n:and.itm(1)} -pin  "reg(loop_1:z(3:0))" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:and.itm}
load net {n:and.itm(2)} -pin  "reg(loop_1:z(3:0))" {D(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:and.itm}
load net {n:and.itm(3)} -pin  "reg(loop_1:z(3:0))" {D(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/n:and.itm}
load net {clk} -pin  "reg(loop_1:z(3:0))" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-912 -attr oid 910 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {core.wen} -pin  "reg(loop_1:z(3:0))" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {loop_1:z(3:0).sva(0)} -pin  "reg(loop_1:z(3:0))" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(1)} -pin  "reg(loop_1:z(3:0))" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(2)} -pin  "reg(loop_1:z(3:0))" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(3)} -pin  "reg(loop_1:z(3:0))" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load inst "loop_3:or" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-913 -attr oid 911 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:or} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {fsm_output(7)} -pin  "loop_3:or" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(7)#1.itm}
load net {or.tmp#46} -pin  "loop_3:or" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.tmp#46}
load net {loop_3:or.itm} -pin  "loop_3:or" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:or.itm}
load inst "loop_3:and" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-914 -attr oid 912 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:and} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "loop_3:and" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {loop_3:or.itm} -pin  "loop_3:and" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:or.itm}
load net {loop_3:and.itm} -pin  "loop_3:and" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:and.itm}
load inst "reg(loop_3:slc(loop_3:acc)(3))" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-915 -attr oid 913 -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(loop_3:slc(loop_3:acc)(3))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {z.out#1(3)} -pin  "reg(loop_3:slc(loop_3:acc)(3))" {D(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(z.out#1)(3-0).itm}
load net {clk} -pin  "reg(loop_3:slc(loop_3:acc)(3))" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-916 -attr oid 914 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {loop_3:and.itm} -pin  "reg(loop_3:slc(loop_3:acc)(3))" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:and.itm}
load net {loop_3:slc(loop_3:acc)(3).itm} -pin  "reg(loop_3:slc(loop_3:acc)(3))" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(loop_3:acc)(3).itm}
load inst "reg(loop_3:acc#14.psp)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-917 -attr oid 915 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(loop_3:acc#14.psp)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {z.out(0)} -pin  "reg(loop_3:acc#14.psp)" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out}
load net {z.out(1)} -pin  "reg(loop_3:acc#14.psp)" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out}
load net {z.out(2)} -pin  "reg(loop_3:acc#14.psp)" {D(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out}
load net {z.out(3)} -pin  "reg(loop_3:acc#14.psp)" {D(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out}
load net {clk} -pin  "reg(loop_3:acc#14.psp)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-918 -attr oid 916 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {core.wen} -pin  "reg(loop_3:acc#14.psp)" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {loop_3:acc#14.psp(0)} -pin  "reg(loop_3:acc#14.psp)" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#14.psp}
load net {loop_3:acc#14.psp(1)} -pin  "reg(loop_3:acc#14.psp)" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#14.psp}
load net {loop_3:acc#14.psp(2)} -pin  "reg(loop_3:acc#14.psp)" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#14.psp}
load net {loop_3:acc#14.psp(3)} -pin  "reg(loop_3:acc#14.psp)" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#14.psp}
load inst "reg(loop_3:acc#12.sdt(3:0))" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-919 -attr oid 917 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(loop_3:acc#12.sdt(3:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {z.out#2(0)} -pin  "reg(loop_3:acc#12.sdt(3:0))" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:slc(z.out#2)(3-0)#1.itm}
load net {z.out#2(1)} -pin  "reg(loop_3:acc#12.sdt(3:0))" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:slc(z.out#2)(3-0)#1.itm}
load net {z.out#2(2)} -pin  "reg(loop_3:acc#12.sdt(3:0))" {D(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:slc(z.out#2)(3-0)#1.itm}
load net {z.out#2(3)} -pin  "reg(loop_3:acc#12.sdt(3:0))" {D(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:slc(z.out#2)(3-0)#1.itm}
load net {clk} -pin  "reg(loop_3:acc#12.sdt(3:0))" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-920 -attr oid 918 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {core.wen} -pin  "reg(loop_3:acc#12.sdt(3:0))" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {loop_3:acc#12.sdt(3:0)(0)} -pin  "reg(loop_3:acc#12.sdt(3:0))" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#12.sdt(3:0)}
load net {loop_3:acc#12.sdt(3:0)(1)} -pin  "reg(loop_3:acc#12.sdt(3:0))" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#12.sdt(3:0)}
load net {loop_3:acc#12.sdt(3:0)(2)} -pin  "reg(loop_3:acc#12.sdt(3:0))" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#12.sdt(3:0)}
load net {loop_3:acc#12.sdt(3:0)(3)} -pin  "reg(loop_3:acc#12.sdt(3:0))" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#12.sdt(3:0)}
load inst "loop_1:sad:loop_1:sad:loop_1:sad:and" "and(2,32)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-921 -attr oid 919 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and} -attr area 32.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(32,2)"
load net {z.out#4(0)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(1)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(2)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(3)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(4)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(5)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(6)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(7)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(8)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(9)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(10)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(12)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(13)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(14)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(15)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(16)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(17)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(18)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(19)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(20)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(21)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(22)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(23)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(24)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(25)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(26)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(27)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(28)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(29)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(30)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {z.out#4(31)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A0(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(31-0).itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {fsm_output(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {A1(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:exs.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(0)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(1)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(2)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(3)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(4)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(5)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(6)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(7)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(8)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(9)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(10)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(11)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(12)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(13)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(14)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(15)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(16)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(17)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(18)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(19)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(20)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(21)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(22)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(23)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(24)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(25)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(26)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(27)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(28)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(29)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(30)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(31)} -pin  "loop_1:sad:loop_1:sad:loop_1:sad:and" {Z(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load inst "loop_1:sad:or" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-922 -attr oid 920 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:or} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {fsm_output(11)} -pin  "loop_1:sad:or" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(11)#1.itm}
load net {fsm_output(9)} -pin  "loop_1:sad:or" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(9)#4.itm}
load net {loop_1:sad:or.itm} -pin  "loop_1:sad:or" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:or.itm}
load inst "loop_1:sad:and" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-923 -attr oid 921 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:and} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "loop_1:sad:and" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {loop_1:sad:or.itm} -pin  "loop_1:sad:and" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:or.itm}
load net {loop_1:sad:and.itm} -pin  "loop_1:sad:and" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:and.itm}
load inst "reg(loop_1:sad)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-924 -attr oid 922 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(loop_1:sad)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(0)} -pin  "reg(loop_1:sad)" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(1)} -pin  "reg(loop_1:sad)" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(2)} -pin  "reg(loop_1:sad)" {D(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(3)} -pin  "reg(loop_1:sad)" {D(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(4)} -pin  "reg(loop_1:sad)" {D(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(5)} -pin  "reg(loop_1:sad)" {D(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(6)} -pin  "reg(loop_1:sad)" {D(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(7)} -pin  "reg(loop_1:sad)" {D(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(8)} -pin  "reg(loop_1:sad)" {D(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(9)} -pin  "reg(loop_1:sad)" {D(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(10)} -pin  "reg(loop_1:sad)" {D(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(11)} -pin  "reg(loop_1:sad)" {D(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(12)} -pin  "reg(loop_1:sad)" {D(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(13)} -pin  "reg(loop_1:sad)" {D(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(14)} -pin  "reg(loop_1:sad)" {D(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(15)} -pin  "reg(loop_1:sad)" {D(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(16)} -pin  "reg(loop_1:sad)" {D(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(17)} -pin  "reg(loop_1:sad)" {D(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(18)} -pin  "reg(loop_1:sad)" {D(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(19)} -pin  "reg(loop_1:sad)" {D(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(20)} -pin  "reg(loop_1:sad)" {D(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(21)} -pin  "reg(loop_1:sad)" {D(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(22)} -pin  "reg(loop_1:sad)" {D(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(23)} -pin  "reg(loop_1:sad)" {D(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(24)} -pin  "reg(loop_1:sad)" {D(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(25)} -pin  "reg(loop_1:sad)" {D(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(26)} -pin  "reg(loop_1:sad)" {D(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(27)} -pin  "reg(loop_1:sad)" {D(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(28)} -pin  "reg(loop_1:sad)" {D(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(29)} -pin  "reg(loop_1:sad)" {D(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(30)} -pin  "reg(loop_1:sad)" {D(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {loop_1:sad:loop_1:sad:loop_1:sad:and.itm(31)} -pin  "reg(loop_1:sad)" {D(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:loop_1:sad:loop_1:sad:and.itm}
load net {clk} -pin  "reg(loop_1:sad)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-925 -attr oid 923 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {loop_1:sad:and.itm} -pin  "reg(loop_1:sad)" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad:and.itm}
load net {loop_1:sad.lpi#4(0)} -pin  "reg(loop_1:sad)" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(1)} -pin  "reg(loop_1:sad)" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(2)} -pin  "reg(loop_1:sad)" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(3)} -pin  "reg(loop_1:sad)" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(4)} -pin  "reg(loop_1:sad)" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(5)} -pin  "reg(loop_1:sad)" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(6)} -pin  "reg(loop_1:sad)" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(7)} -pin  "reg(loop_1:sad)" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(8)} -pin  "reg(loop_1:sad)" {Z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(9)} -pin  "reg(loop_1:sad)" {Z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(10)} -pin  "reg(loop_1:sad)" {Z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(11)} -pin  "reg(loop_1:sad)" {Z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(12)} -pin  "reg(loop_1:sad)" {Z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(13)} -pin  "reg(loop_1:sad)" {Z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(14)} -pin  "reg(loop_1:sad)" {Z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(15)} -pin  "reg(loop_1:sad)" {Z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(16)} -pin  "reg(loop_1:sad)" {Z(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(17)} -pin  "reg(loop_1:sad)" {Z(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(18)} -pin  "reg(loop_1:sad)" {Z(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(19)} -pin  "reg(loop_1:sad)" {Z(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(20)} -pin  "reg(loop_1:sad)" {Z(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(21)} -pin  "reg(loop_1:sad)" {Z(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(22)} -pin  "reg(loop_1:sad)" {Z(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(23)} -pin  "reg(loop_1:sad)" {Z(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(24)} -pin  "reg(loop_1:sad)" {Z(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(25)} -pin  "reg(loop_1:sad)" {Z(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(26)} -pin  "reg(loop_1:sad)" {Z(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(27)} -pin  "reg(loop_1:sad)" {Z(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(28)} -pin  "reg(loop_1:sad)" {Z(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(29)} -pin  "reg(loop_1:sad)" {Z(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(30)} -pin  "reg(loop_1:sad)" {Z(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(31)} -pin  "reg(loop_1:sad)" {Z(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load inst "nor#36" "nor(3,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-926 -attr oid 924 -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#36} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,3)"
load net {or.dcpl#85} -pin  "nor#36" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.dcpl#85}
load net {fsm_output(17)} -pin  "nor#36" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(17)#6.itm}
load net {or.dcpl#83} -pin  "nor#36" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.dcpl#83}
load net {nor#36.itm} -pin  "nor#36" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#36.itm}
load inst "k:and#2" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-927 -attr oid 925 -attr @path {/SAD_MATCH/SAD_MATCH:core/k:and#2} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "k:and#2" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {nor#36.itm} -pin  "k:and#2" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#36.itm}
load net {k:and#2.itm} -pin  "k:and#2" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:and#2.itm}
load inst "reg(k)" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-928 -attr oid 926 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(k)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(32,0,0,1,1,1,1)"
load net {z.out#5(0)} -pin  "reg(k)" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(1)} -pin  "reg(k)" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(2)} -pin  "reg(k)" {D(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(3)} -pin  "reg(k)" {D(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(4)} -pin  "reg(k)" {D(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(5)} -pin  "reg(k)" {D(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(6)} -pin  "reg(k)" {D(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(7)} -pin  "reg(k)" {D(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(8)} -pin  "reg(k)" {D(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(9)} -pin  "reg(k)" {D(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(10)} -pin  "reg(k)" {D(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(11)} -pin  "reg(k)" {D(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(12)} -pin  "reg(k)" {D(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(13)} -pin  "reg(k)" {D(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(14)} -pin  "reg(k)" {D(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(15)} -pin  "reg(k)" {D(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(16)} -pin  "reg(k)" {D(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(17)} -pin  "reg(k)" {D(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(18)} -pin  "reg(k)" {D(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(19)} -pin  "reg(k)" {D(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(20)} -pin  "reg(k)" {D(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(21)} -pin  "reg(k)" {D(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(22)} -pin  "reg(k)" {D(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(23)} -pin  "reg(k)" {D(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(24)} -pin  "reg(k)" {D(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(25)} -pin  "reg(k)" {D(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(26)} -pin  "reg(k)" {D(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(27)} -pin  "reg(k)" {D(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(28)} -pin  "reg(k)" {D(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(29)} -pin  "reg(k)" {D(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(30)} -pin  "reg(k)" {D(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {z.out#5(31)} -pin  "reg(k)" {D(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#34.itm}
load net {GND} -pin  "reg(k)" {DRs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(1)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(2)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(3)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(4)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(5)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(6)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(7)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(8)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(9)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(10)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(11)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(12)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(13)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(14)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(15)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(16)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(17)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(18)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(19)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(20)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(21)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(22)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(23)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(24)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(25)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(26)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(27)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(28)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(29)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(30)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {GND} -pin  "reg(k)" {DRs(31)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0#62}
load net {clk} -pin  "reg(k)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-929 -attr oid 927 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {k:and#2.itm} -pin  "reg(k)" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:and#2.itm}
load net {rst} -pin  "reg(k)" {Rs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/rst}
load net {k.sva#1(0)} -pin  "reg(k)" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(1)} -pin  "reg(k)" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(2)} -pin  "reg(k)" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(3)} -pin  "reg(k)" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(4)} -pin  "reg(k)" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(5)} -pin  "reg(k)" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(6)} -pin  "reg(k)" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(7)} -pin  "reg(k)" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(8)} -pin  "reg(k)" {Z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(9)} -pin  "reg(k)" {Z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(10)} -pin  "reg(k)" {Z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(11)} -pin  "reg(k)" {Z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(12)} -pin  "reg(k)" {Z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(13)} -pin  "reg(k)" {Z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(14)} -pin  "reg(k)" {Z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(15)} -pin  "reg(k)" {Z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(16)} -pin  "reg(k)" {Z(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(17)} -pin  "reg(k)" {Z(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(18)} -pin  "reg(k)" {Z(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(19)} -pin  "reg(k)" {Z(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(20)} -pin  "reg(k)" {Z(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(21)} -pin  "reg(k)" {Z(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(22)} -pin  "reg(k)" {Z(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(23)} -pin  "reg(k)" {Z(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(24)} -pin  "reg(k)" {Z(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(25)} -pin  "reg(k)" {Z(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(26)} -pin  "reg(k)" {Z(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(27)} -pin  "reg(k)" {Z(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(28)} -pin  "reg(k)" {Z(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(29)} -pin  "reg(k)" {Z(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(30)} -pin  "reg(k)" {Z(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(31)} -pin  "reg(k)" {Z(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load inst "o:and" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-930 -attr oid 928 -attr @path {/SAD_MATCH/SAD_MATCH:core/o:and} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "o:and" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {fsm_output(14)} -pin  "o:and" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(14)#12.itm}
load net {o:and.itm} -pin  "o:and" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/o:and.itm}
load inst "reg(o(7:0))" "reg(8,1,1,0,0)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-931 -attr oid 929 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(o(7:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(8,0,0,0,0,1,1)"
load net {z.out#3(0)} -pin  "reg(o(7:0))" {D(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load net {z.out#3(1)} -pin  "reg(o(7:0))" {D(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load net {z.out#3(2)} -pin  "reg(o(7:0))" {D(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load net {z.out#3(3)} -pin  "reg(o(7:0))" {D(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load net {z.out#3(4)} -pin  "reg(o(7:0))" {D(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load net {z.out#3(5)} -pin  "reg(o(7:0))" {D(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load net {z.out#3(6)} -pin  "reg(o(7:0))" {D(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load net {z.out#3(7)} -pin  "reg(o(7:0))" {D(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#3}
load net {clk} -pin  "reg(o(7:0))" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-932 -attr oid 930 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {o:and.itm} -pin  "reg(o(7:0))" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/o:and.itm}
load net {o(7:0).sva#1(0)} -pin  "reg(o(7:0))" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load net {o(7:0).sva#1(1)} -pin  "reg(o(7:0))" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load net {o(7:0).sva#1(2)} -pin  "reg(o(7:0))" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load net {o(7:0).sva#1(3)} -pin  "reg(o(7:0))" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load net {o(7:0).sva#1(4)} -pin  "reg(o(7:0))" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load net {o(7:0).sva#1(5)} -pin  "reg(o(7:0))" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load net {o(7:0).sva#1(6)} -pin  "reg(o(7:0))" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load net {o(7:0).sva#1(7)} -pin  "reg(o(7:0))" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o(7:0).sva#1}
load inst "loop_lmm:acc" "add(10,0,11,-1,11)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-933 -attr oid 931 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:acc} -attr area 11.000000 -attr delay 0.322115 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(11,0,10,0,11)"
load net {loop_lmm:i(15:0).sva(6)} -pin  "loop_lmm:acc" {A(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm}
load net {loop_lmm:i(15:0).sva(7)} -pin  "loop_lmm:acc" {A(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm}
load net {loop_lmm:i(15:0).sva(8)} -pin  "loop_lmm:acc" {A(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm}
load net {loop_lmm:i(15:0).sva(9)} -pin  "loop_lmm:acc" {A(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm}
load net {loop_lmm:i(15:0).sva(10)} -pin  "loop_lmm:acc" {A(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm}
load net {loop_lmm:i(15:0).sva(11)} -pin  "loop_lmm:acc" {A(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm}
load net {loop_lmm:i(15:0).sva(12)} -pin  "loop_lmm:acc" {A(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm}
load net {loop_lmm:i(15:0).sva(13)} -pin  "loop_lmm:acc" {A(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm}
load net {loop_lmm:i(15:0).sva(14)} -pin  "loop_lmm:acc" {A(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm}
load net {loop_lmm:i(15:0).sva(15)} -pin  "loop_lmm:acc" {A(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i:slc(loop_lmm:i(15:0).sva)(15-6).itm}
load net {PWR} -pin  "loop_lmm:acc" {B(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {PWR} -pin  "loop_lmm:acc" {B(1)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {PWR} -pin  "loop_lmm:acc" {B(2)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {PWR} -pin  "loop_lmm:acc" {B(3)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {GND} -pin  "loop_lmm:acc" {B(4)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {GND} -pin  "loop_lmm:acc" {B(5)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {GND} -pin  "loop_lmm:acc" {B(6)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {PWR} -pin  "loop_lmm:acc" {B(7)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {PWR} -pin  "loop_lmm:acc" {B(8)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {GND} -pin  "loop_lmm:acc" {B(9)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {PWR} -pin  "loop_lmm:acc" {B(10)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {loop_lmm:acc.itm(0)} -pin  "loop_lmm:acc" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:acc.itm}
load net {loop_lmm:acc.itm(1)} -pin  "loop_lmm:acc" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:acc.itm}
load net {loop_lmm:acc.itm(2)} -pin  "loop_lmm:acc" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:acc.itm}
load net {loop_lmm:acc.itm(3)} -pin  "loop_lmm:acc" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:acc.itm}
load net {loop_lmm:acc.itm(4)} -pin  "loop_lmm:acc" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:acc.itm}
load net {loop_lmm:acc.itm(5)} -pin  "loop_lmm:acc" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:acc.itm}
load net {loop_lmm:acc.itm(6)} -pin  "loop_lmm:acc" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:acc.itm}
load net {loop_lmm:acc.itm(7)} -pin  "loop_lmm:acc" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:acc.itm}
load net {loop_lmm:acc.itm(8)} -pin  "loop_lmm:acc" {Z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:acc.itm}
load net {loop_lmm:acc.itm(9)} -pin  "loop_lmm:acc" {Z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:acc.itm}
load net {loop_lmm:acc.itm(10)} -pin  "loop_lmm:acc" {Z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:acc.itm}
load inst "loop_op:acc" "add(10,0,11,-1,11)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-934 -attr oid 932 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:acc} -attr area 11.000000 -attr delay 0.322115 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(11,0,10,0,11)"
load net {z.out#6(6)} -pin  "loop_op:acc" {A(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm}
load net {z.out#6(7)} -pin  "loop_op:acc" {A(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm}
load net {z.out#6(8)} -pin  "loop_op:acc" {A(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm}
load net {z.out#6(9)} -pin  "loop_op:acc" {A(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm}
load net {z.out#6(10)} -pin  "loop_op:acc" {A(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm}
load net {z.out#6(11)} -pin  "loop_op:acc" {A(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm}
load net {z.out#6(12)} -pin  "loop_op:acc" {A(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm}
load net {z.out#6(13)} -pin  "loop_op:acc" {A(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm}
load net {z.out#6(14)} -pin  "loop_op:acc" {A(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm}
load net {z.out#6(15)} -pin  "loop_op:acc" {A(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i:slc(loop_op:i(15:0).sva#2)(15-6).itm}
load net {PWR} -pin  "loop_op:acc" {B(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {PWR} -pin  "loop_op:acc" {B(1)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {PWR} -pin  "loop_op:acc" {B(2)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {PWR} -pin  "loop_op:acc" {B(3)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {GND} -pin  "loop_op:acc" {B(4)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {GND} -pin  "loop_op:acc" {B(5)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {GND} -pin  "loop_op:acc" {B(6)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {PWR} -pin  "loop_op:acc" {B(7)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {PWR} -pin  "loop_op:acc" {B(8)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {GND} -pin  "loop_op:acc" {B(9)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {PWR} -pin  "loop_op:acc" {B(10)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-625}
load net {loop_op:acc.itm(0)} -pin  "loop_op:acc" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:acc.itm}
load net {loop_op:acc.itm(1)} -pin  "loop_op:acc" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:acc.itm}
load net {loop_op:acc.itm(2)} -pin  "loop_op:acc" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:acc.itm}
load net {loop_op:acc.itm(3)} -pin  "loop_op:acc" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:acc.itm}
load net {loop_op:acc.itm(4)} -pin  "loop_op:acc" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:acc.itm}
load net {loop_op:acc.itm(5)} -pin  "loop_op:acc" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:acc.itm}
load net {loop_op:acc.itm(6)} -pin  "loop_op:acc" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:acc.itm}
load net {loop_op:acc.itm(7)} -pin  "loop_op:acc" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:acc.itm}
load net {loop_op:acc.itm(8)} -pin  "loop_op:acc" {Z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:acc.itm}
load net {loop_op:acc.itm(9)} -pin  "loop_op:acc" {Z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:acc.itm}
load net {loop_op:acc.itm(10)} -pin  "loop_op:acc" {Z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:acc.itm}
load inst "loop_lmm:loop_lmm:nor" "nor(3,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-935 -attr oid 933 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:loop_lmm:nor} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,3)"
load net {loop_lmm:acc.itm(10)} -pin  "loop_lmm:loop_lmm:nor" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:slc(loop_lmm:acc)(10).itm}
load net {z.out#5(10)} -pin  "loop_lmm:loop_lmm:nor" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(10-0).itm}
load net {loop_op:acc.itm(10)} -pin  "loop_lmm:loop_lmm:nor" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:slc(loop_op:acc)(10).itm}
load net {loop_lmm:loop_lmm:nor.itm#2} -pin  "loop_lmm:loop_lmm:nor" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:loop_lmm:nor.itm#2}
load inst "reg(loop_lmm:loop_lmm:nor)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-936 -attr oid 934 -attr @path {/SAD_MATCH/SAD_MATCH:core/reg(loop_lmm:loop_lmm:nor)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {loop_lmm:loop_lmm:nor.itm#2} -pin  "reg(loop_lmm:loop_lmm:nor)" {D(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:loop_lmm:nor.itm#2}
load net {GND} -pin  "reg(loop_lmm:loop_lmm:nor)" {DRs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/0}
load net {clk} -pin  "reg(loop_lmm:loop_lmm:nor)" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-937 -attr oid 935 -attr @path {/SAD_MATCH/SAD_MATCH:core/clk}
load net {core.wen} -pin  "reg(loop_lmm:loop_lmm:nor)" {en(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/core.wen}
load net {rst} -pin  "reg(loop_lmm:loop_lmm:nor)" {Rs(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/rst}
load net {loop_lmm:loop_lmm:nor.itm} -pin  "reg(loop_lmm:loop_lmm:nor)" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:loop_lmm:nor.itm}
load inst "loop_1:acc#4" "add(16,-1,1,0,16)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-938 -attr oid 936 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:acc#4} -attr area 16.000000 -attr delay 0.342147 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(16,0,2,1,16)"
load net {i(15:0).sva(0)} -pin  "loop_1:acc#4" {A(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(1)} -pin  "loop_1:acc#4" {A(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(2)} -pin  "loop_1:acc#4" {A(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(3)} -pin  "loop_1:acc#4" {A(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(4)} -pin  "loop_1:acc#4" {A(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(5)} -pin  "loop_1:acc#4" {A(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(6)} -pin  "loop_1:acc#4" {A(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(7)} -pin  "loop_1:acc#4" {A(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(8)} -pin  "loop_1:acc#4" {A(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(9)} -pin  "loop_1:acc#4" {A(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(10)} -pin  "loop_1:acc#4" {A(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(11)} -pin  "loop_1:acc#4" {A(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(12)} -pin  "loop_1:acc#4" {A(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(13)} -pin  "loop_1:acc#4" {A(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(14)} -pin  "loop_1:acc#4" {A(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {i(15:0).sva(15)} -pin  "loop_1:acc#4" {A(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva}
load net {PWR} -pin  "loop_1:acc#4" {B(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/1}
load net {i(15:0).sva#2(0)} -pin  "loop_1:acc#4" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(1)} -pin  "loop_1:acc#4" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(2)} -pin  "loop_1:acc#4" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(3)} -pin  "loop_1:acc#4" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(4)} -pin  "loop_1:acc#4" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(5)} -pin  "loop_1:acc#4" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(6)} -pin  "loop_1:acc#4" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(7)} -pin  "loop_1:acc#4" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(8)} -pin  "loop_1:acc#4" {Z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(9)} -pin  "loop_1:acc#4" {Z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(10)} -pin  "loop_1:acc#4" {Z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(11)} -pin  "loop_1:acc#4" {Z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(12)} -pin  "loop_1:acc#4" {Z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(13)} -pin  "loop_1:acc#4" {Z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(14)} -pin  "loop_1:acc#4" {Z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load net {i(15:0).sva#2(15)} -pin  "loop_1:acc#4" {Z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/i(15:0).sva#2}
load inst "loop_3:acc#11" "add(4,-1,3,0,4)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-939 -attr oid 937 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#11} -attr area 4.000000 -attr delay 0.294071 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(4,0,3,0,5)"
load net {loop_1:z(3:0).sva(0)} -pin  "loop_3:acc#11" {A(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(1)} -pin  "loop_3:acc#11" {A(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(2)} -pin  "loop_3:acc#11" {A(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_3:acc#11" {A(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {z.out#4(1)} -pin  "loop_3:acc#11" {B(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#1.itm}
load net {z.out#4(2)} -pin  "loop_3:acc#11" {B(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#1.itm}
load net {z.out#4(3)} -pin  "loop_3:acc#11" {B(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#1.itm}
load net {loop_3:acc#11.sdt(3:0)#1(0)} -pin  "loop_3:acc#11" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#11.sdt(3:0)#1}
load net {loop_3:acc#11.sdt(3:0)#1(1)} -pin  "loop_3:acc#11" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#11.sdt(3:0)#1}
load net {loop_3:acc#11.sdt(3:0)#1(2)} -pin  "loop_3:acc#11" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#11.sdt(3:0)#1}
load net {loop_3:acc#11.sdt(3:0)#1(3)} -pin  "loop_3:acc#11" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#11.sdt(3:0)#1}
load inst "k:mux#1" "mux(2,32)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-940 -attr oid 938 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#1} -attr area 32.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(32,1,2)"
load net {k.sva#1(0)} -pin  "k:mux#1" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(1)} -pin  "k:mux#1" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(2)} -pin  "k:mux#1" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(3)} -pin  "k:mux#1" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(4)} -pin  "k:mux#1" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(5)} -pin  "k:mux#1" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(6)} -pin  "k:mux#1" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(7)} -pin  "k:mux#1" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(8)} -pin  "k:mux#1" {A0(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(9)} -pin  "k:mux#1" {A0(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(10)} -pin  "k:mux#1" {A0(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(11)} -pin  "k:mux#1" {A0(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(12)} -pin  "k:mux#1" {A0(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(13)} -pin  "k:mux#1" {A0(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(14)} -pin  "k:mux#1" {A0(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(15)} -pin  "k:mux#1" {A0(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(16)} -pin  "k:mux#1" {A0(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(17)} -pin  "k:mux#1" {A0(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(18)} -pin  "k:mux#1" {A0(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(19)} -pin  "k:mux#1" {A0(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(20)} -pin  "k:mux#1" {A0(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(21)} -pin  "k:mux#1" {A0(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(22)} -pin  "k:mux#1" {A0(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(23)} -pin  "k:mux#1" {A0(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(24)} -pin  "k:mux#1" {A0(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(25)} -pin  "k:mux#1" {A0(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(26)} -pin  "k:mux#1" {A0(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(27)} -pin  "k:mux#1" {A0(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(28)} -pin  "k:mux#1" {A0(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(29)} -pin  "k:mux#1" {A0(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(30)} -pin  "k:mux#1" {A0(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {k.sva#1(31)} -pin  "k:mux#1" {A0(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1}
load net {z.out#5(0)} -pin  "k:mux#1" {A1(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(1)} -pin  "k:mux#1" {A1(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(2)} -pin  "k:mux#1" {A1(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(3)} -pin  "k:mux#1" {A1(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(4)} -pin  "k:mux#1" {A1(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(5)} -pin  "k:mux#1" {A1(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(6)} -pin  "k:mux#1" {A1(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(7)} -pin  "k:mux#1" {A1(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(8)} -pin  "k:mux#1" {A1(8)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(9)} -pin  "k:mux#1" {A1(9)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(10)} -pin  "k:mux#1" {A1(10)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(11)} -pin  "k:mux#1" {A1(11)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(12)} -pin  "k:mux#1" {A1(12)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(13)} -pin  "k:mux#1" {A1(13)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(14)} -pin  "k:mux#1" {A1(14)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(15)} -pin  "k:mux#1" {A1(15)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(16)} -pin  "k:mux#1" {A1(16)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(17)} -pin  "k:mux#1" {A1(17)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(18)} -pin  "k:mux#1" {A1(18)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(19)} -pin  "k:mux#1" {A1(19)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(20)} -pin  "k:mux#1" {A1(20)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(21)} -pin  "k:mux#1" {A1(21)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(22)} -pin  "k:mux#1" {A1(22)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(23)} -pin  "k:mux#1" {A1(23)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(24)} -pin  "k:mux#1" {A1(24)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(25)} -pin  "k:mux#1" {A1(25)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(26)} -pin  "k:mux#1" {A1(26)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(27)} -pin  "k:mux#1" {A1(27)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(28)} -pin  "k:mux#1" {A1(28)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(29)} -pin  "k:mux#1" {A1(29)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(30)} -pin  "k:mux#1" {A1(30)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {z.out#5(31)} -pin  "k:mux#1" {A1(31)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0).itm}
load net {fsm_output(13)} -pin  "k:mux#1" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(13)#9.itm}
load net {k.sva#1:mx1(0)} -pin  "k:mux#1" {Z(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(1)} -pin  "k:mux#1" {Z(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(2)} -pin  "k:mux#1" {Z(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(3)} -pin  "k:mux#1" {Z(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(4)} -pin  "k:mux#1" {Z(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(5)} -pin  "k:mux#1" {Z(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(6)} -pin  "k:mux#1" {Z(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(7)} -pin  "k:mux#1" {Z(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(8)} -pin  "k:mux#1" {Z(8)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(9)} -pin  "k:mux#1" {Z(9)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(10)} -pin  "k:mux#1" {Z(10)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(11)} -pin  "k:mux#1" {Z(11)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(12)} -pin  "k:mux#1" {Z(12)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(13)} -pin  "k:mux#1" {Z(13)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(14)} -pin  "k:mux#1" {Z(14)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(15)} -pin  "k:mux#1" {Z(15)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(16)} -pin  "k:mux#1" {Z(16)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(17)} -pin  "k:mux#1" {Z(17)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(18)} -pin  "k:mux#1" {Z(18)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(19)} -pin  "k:mux#1" {Z(19)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(20)} -pin  "k:mux#1" {Z(20)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(21)} -pin  "k:mux#1" {Z(21)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(22)} -pin  "k:mux#1" {Z(22)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(23)} -pin  "k:mux#1" {Z(23)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(24)} -pin  "k:mux#1" {Z(24)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(25)} -pin  "k:mux#1" {Z(25)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(26)} -pin  "k:mux#1" {Z(26)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(27)} -pin  "k:mux#1" {Z(27)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(28)} -pin  "k:mux#1" {Z(28)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(29)} -pin  "k:mux#1" {Z(29)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(30)} -pin  "k:mux#1" {Z(30)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load net {k.sva#1:mx1(31)} -pin  "k:mux#1" {Z(31)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx1}
load inst "k:mux#2" "mux(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-941 -attr oid 939 -attr @path {/SAD_MATCH/SAD_MATCH:core/k:mux#2} -attr area 1.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(1,1,2)"
load net {k.sva#1(3)} -pin  "k:mux#2" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1)(3).itm}
load net {z.out#5(3)} -pin  "k:mux#2" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#33.itm}
load net {fsm_output(13)} -pin  "k:mux#2" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(13)#11.itm}
load net {k.sva#1:mx2(3)} -pin  "k:mux#2" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx2(3)}
load inst "loop_1:nor#1" "nor(29,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-942 -attr oid 940 -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:nor#1} -attr area 6.001000 -attr delay 0.480769 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,29)"
load net {k.sva#1:mx1(31)} -pin  "loop_1:nor#1" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(31).itm}
load net {k.sva#1:mx1(30)} -pin  "loop_1:nor#1" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(30).itm}
load net {k.sva#1:mx1(29)} -pin  "loop_1:nor#1" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(29).itm}
load net {k.sva#1:mx1(28)} -pin  "loop_1:nor#1" {A3(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(28).itm}
load net {k.sva#1:mx1(27)} -pin  "loop_1:nor#1" {A4(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(27).itm}
load net {k.sva#1:mx1(26)} -pin  "loop_1:nor#1" {A5(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(26).itm}
load net {k.sva#1:mx1(25)} -pin  "loop_1:nor#1" {A6(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(25).itm}
load net {k.sva#1:mx1(24)} -pin  "loop_1:nor#1" {A7(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(24).itm}
load net {k.sva#1:mx1(23)} -pin  "loop_1:nor#1" {A8(0)} -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(23).itm}
load net {k.sva#1:mx1(22)} -pin  "loop_1:nor#1" {A9(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(22).itm}
load net {k.sva#1:mx1(21)} -pin  "loop_1:nor#1" {A10(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(21).itm}
load net {k.sva#1:mx1(20)} -pin  "loop_1:nor#1" {A11(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(20).itm}
load net {k.sva#1:mx1(19)} -pin  "loop_1:nor#1" {A12(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(19).itm}
load net {k.sva#1:mx1(18)} -pin  "loop_1:nor#1" {A13(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(18).itm}
load net {k.sva#1:mx1(17)} -pin  "loop_1:nor#1" {A14(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(17).itm}
load net {k.sva#1:mx1(16)} -pin  "loop_1:nor#1" {A15(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(16).itm}
load net {k.sva#1:mx1(15)} -pin  "loop_1:nor#1" {A16(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(15).itm}
load net {k.sva#1:mx1(14)} -pin  "loop_1:nor#1" {A17(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(14).itm}
load net {k.sva#1:mx1(13)} -pin  "loop_1:nor#1" {A18(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(13).itm}
load net {k.sva#1:mx1(12)} -pin  "loop_1:nor#1" {A19(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(12).itm}
load net {k.sva#1:mx1(11)} -pin  "loop_1:nor#1" {A20(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(11).itm}
load net {k.sva#1:mx1(10)} -pin  "loop_1:nor#1" {A21(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(10).itm}
load net {k.sva#1:mx1(9)} -pin  "loop_1:nor#1" {A22(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(9).itm}
load net {k.sva#1:mx1(8)} -pin  "loop_1:nor#1" {A23(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(8).itm}
load net {k.sva#1:mx1(5)} -pin  "loop_1:nor#1" {A24(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(5).itm}
load net {k.sva#1:mx1(4)} -pin  "loop_1:nor#1" {A25(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(4).itm}
load net {k.sva#1:mx1(2)} -pin  "loop_1:nor#1" {A26(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(2).itm}
load net {k.sva#1:mx1(1)} -pin  "loop_1:nor#1" {A27(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(1).itm}
load net {k.sva#1:mx1(0)} -pin  "loop_1:nor#1" {A28(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(0).itm}
load net {loop_1:nor#1.itm} -pin  "loop_1:nor#1" {Z(0)} -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:nor#1.itm}
load inst "loop_1:loop_1:nand" "nand(4,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-943 -attr oid 941 -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:nand} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nand(1,4)"
load net {k.sva#1:mx1(7)} -pin  "loop_1:loop_1:nand" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(7).itm}
load net {k.sva#1:mx1(6)} -pin  "loop_1:loop_1:nand" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(k.sva#1:mx1)(6).itm}
load net {k.sva#1:mx2(3)} -pin  "loop_1:loop_1:nand" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva#1:mx2(3)}
load net {loop_1:nor#1.itm} -pin  "loop_1:loop_1:nand" {A3(0)} -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:nor#1.itm}
load net {loop_1:loop_1:nand.seb#1} -pin  "loop_1:loop_1:nand" {Z(0)} -attr vt c -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:nand.seb#1}
load inst "nor#30" "nor(3,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-944 -attr oid 942 -attr @path {/SAD_MATCH/SAD_MATCH:core/nor#30} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,3)"
load net {fsm_output(16)} -pin  "nor#30" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(16)#3.itm}
load net {fsm_output(17)} -pin  "nor#30" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(17)#7.itm}
load net {fsm_output(13)} -pin  "nor#30" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(13)#7.itm}
load net {and.dcpl#49} -pin  "nor#30" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and.dcpl#49}
load inst "or#91" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-945 -attr oid 943 -attr @path {/SAD_MATCH/SAD_MATCH:core/or#91} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {fsm_output(17)} -pin  "or#91" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(17)#1.itm}
load net {fsm_output(13)} -pin  "or#91" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(13)#5.itm}
load net {or.dcpl#81} -pin  "or#91" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.dcpl#81}
load inst "or#93" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-946 -attr oid 944 -attr @path {/SAD_MATCH/SAD_MATCH:core/or#93} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {fsm_output(14)} -pin  "or#93" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(14)#7.itm}
load net {fsm_output(15)} -pin  "or#93" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(15)#6.itm}
load net {or.dcpl#83} -pin  "or#93" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.dcpl#83}
load inst "or#95" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-947 -attr oid 945 -attr @path {/SAD_MATCH/SAD_MATCH:core/or#95} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {fsm_output(18)} -pin  "or#95" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(18)#5.itm}
load net {fsm_output(16)} -pin  "or#95" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(16)#7.itm}
load net {or.dcpl#85} -pin  "or#95" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.dcpl#85}
load inst "or#148" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-948 -attr oid 946 -attr @path {/SAD_MATCH/SAD_MATCH:core/or#148} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {fsm_output(10)} -pin  "or#148" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(10).itm}
load net {fsm_output(3)} -pin  "or#148" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(3)#1.itm}
load net {or.tmp#46} -pin  "or#148" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.tmp#46}
load inst "and#203" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-949 -attr oid 947 -attr @path {/SAD_MATCH/SAD_MATCH:core/and#203} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {z.out#3(4)} -pin  "and#203" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#3)(4-0)#1.itm}
load net {fsm_output(6)} -pin  "and#203" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(6)#1.itm}
load net {and#203.itm} -pin  "and#203" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and#203.itm}
load inst "or#159" "or(3,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-950 -attr oid 948 -attr @path {/SAD_MATCH/SAD_MATCH:core/or#159} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,3)"
load net {fsm_output(12)} -pin  "or#159" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(12).itm}
load net {fsm_output(17)} -pin  "or#159" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(17)#5.itm}
load net {and#203.itm} -pin  "or#159" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and#203.itm}
load net {j(3:0).sva:mx0c1} -pin  "or#159" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva:mx0c1}
load inst "loop_4:not" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-951 -attr oid 949 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {loop_3:slc(loop_3:acc)(3).itm} -pin  "loop_4:not" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(loop_3:acc)(3).itm}
load net {loop_4:not.itm} -pin  "loop_4:not" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:not.itm}
load inst "and#206" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-952 -attr oid 950 -attr @path {/SAD_MATCH/SAD_MATCH:core/and#206} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {loop_4:not.itm} -pin  "and#206" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:not.itm}
load net {fsm_output(9)} -pin  "and#206" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(9)#1.itm}
load net {and#206.itm} -pin  "and#206" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and#206.itm}
load inst "loop_7:not#2" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-953 -attr oid 951 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_7:not#2} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {z.out#3(4)} -pin  "loop_7:not#2" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#3)(4-0)#3.itm}
load net {loop_7:not#2.itm} -pin  "loop_7:not#2" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_7:not#2.itm}
load inst "and#207" "and(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-954 -attr oid 952 -attr @path {/SAD_MATCH/SAD_MATCH:core/and#207} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_and(1,2)"
load net {loop_7:not#2.itm} -pin  "and#207" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_7:not#2.itm}
load net {fsm_output(6)} -pin  "and#207" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(6)#4.itm}
load net {and#207.itm} -pin  "and#207" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and#207.itm}
load inst "or#160" "or(4,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-955 -attr oid 953 -attr @path {/SAD_MATCH/SAD_MATCH:core/or#160} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,4)"
load net {fsm_output(2)} -pin  "or#160" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(2)#1.itm}
load net {fsm_output(13)} -pin  "or#160" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(13)#6.itm}
load net {and#206.itm} -pin  "or#160" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and#206.itm}
load net {and#207.itm} -pin  "or#160" {A3(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/and#207.itm}
load net {j(3:0).sva:mx0c2} -pin  "or#160" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva:mx0c2}
load inst "or#190" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-956 -attr oid 954 -attr @path {/SAD_MATCH/SAD_MATCH:core/or#190} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {fsm_output(17)} -pin  "or#190" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(17)#11.itm}
load net {fsm_output(6)} -pin  "or#190" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(6)#6.itm}
load net {or.tmp#86} -pin  "or#190" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.tmp#86}
load inst "or#195" "or(4,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-957 -attr oid 955 -attr @path {/SAD_MATCH/SAD_MATCH:core/or#195} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,4)"
load net {fsm_output(17)} -pin  "or#195" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(17)#10.itm}
load net {fsm_output(6)} -pin  "or#195" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(6)#5.itm}
load net {fsm_output(12)} -pin  "or#195" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(12)#3.itm}
load net {fsm_output(7)} -pin  "or#195" {A3(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(7)#8.itm}
load net {or.tmp#89} -pin  "or#195" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.tmp#89}
load inst "loop_1:or#3" "or(3,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-958 -attr oid 956 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#3} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,3)"
load net {or.tmp#89} -pin  "loop_1:or#3" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.tmp#89}
load net {fsm_output(3)} -pin  "loop_1:or#3" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(3)#4.itm}
load net {fsm_output(14)} -pin  "loop_1:or#3" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(14)#17.itm}
load net {loop_1:or#3.ssc} -pin  "loop_1:or#3" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#3.ssc}
load inst "loop_8:or" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-959 -attr oid 957 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:or} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {or.tmp#46} -pin  "loop_8:or" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.tmp#46}
load net {fsm_output(13)} -pin  "loop_8:or" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(13).itm}
load net {loop_8:or.ssc} -pin  "loop_8:or" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:or.ssc}
load inst "loop_3:or#2" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-960 -attr oid 958 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:or#2} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {or#141.rmff} -pin  "loop_3:or#2" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or#141.rmff}
load net {fsm_output(10)} -pin  "loop_3:or#2" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(10)#9.itm}
load net {loop_3:or#2.itm} -pin  "loop_3:or#2" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:or#2.itm}
load inst "loop_3:mux#4" "mux(2,4)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-961 -attr oid 959 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#4} -attr area 4.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(4,1,2)"
load net {loop_1:z(3:0).sva(0)} -pin  "loop_3:mux#4" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(1)} -pin  "loop_3:mux#4" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(2)} -pin  "loop_3:mux#4" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_3:mux#4" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {j(3:0).sva(0)} -pin  "loop_3:mux#4" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva}
load net {j(3:0).sva(1)} -pin  "loop_3:mux#4" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva}
load net {j(3:0).sva(2)} -pin  "loop_3:mux#4" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva}
load net {j(3:0).sva(3)} -pin  "loop_3:mux#4" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva}
load net {loop_3:or#2.itm} -pin  "loop_3:mux#4" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:or#2.itm}
load net {loop_3:mux#4.itm(0)} -pin  "loop_3:mux#4" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#4.itm}
load net {loop_3:mux#4.itm(1)} -pin  "loop_3:mux#4" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#4.itm}
load net {loop_3:mux#4.itm(2)} -pin  "loop_3:mux#4" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#4.itm}
load net {loop_3:mux#4.itm(3)} -pin  "loop_3:mux#4" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#4.itm}
load inst "loop_3:loop_3:mux" "mux(2,2)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-962 -attr oid 960 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:loop_3:mux} -attr area 2.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(2,1,2)"
load net {z.out#2(2)} -pin  "loop_3:loop_3:mux" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:slc(z.out#2)(3-0)#3.itm}
load net {z.out#2(3)} -pin  "loop_3:loop_3:mux" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:slc(z.out#2)(3-0)#3.itm}
load net {j(3:0).sva(2)} -pin  "loop_3:loop_3:mux" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j:slc(j(3:0).sva)(3-2).itm}
load net {j(3:0).sva(3)} -pin  "loop_3:loop_3:mux" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j:slc(j(3:0).sva)(3-2).itm}
load net {or#141.rmff} -pin  "loop_3:loop_3:mux" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or#141.rmff}
load net {loop_3:loop_3:mux.itm(0)} -pin  "loop_3:loop_3:mux" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:loop_3:mux.itm}
load net {loop_3:loop_3:mux.itm(1)} -pin  "loop_3:loop_3:mux" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:loop_3:mux.itm}
load inst "or#184" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-963 -attr oid 961 -attr @path {/SAD_MATCH/SAD_MATCH:core/or#184} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {fsm_output(12)} -pin  "or#184" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(12)#4.itm}
load net {fsm_output(7)} -pin  "or#184" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(7)#6.itm}
load net {or#184.itm} -pin  "or#184" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or#184.itm}
load inst "loop_3:mux#3" "mux(2,3)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-964 -attr oid 962 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#3} -attr area 3.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(3,1,2)"
load net {z.out#5(1)} -pin  "loop_3:mux#3" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(3-0).itm}
load net {z.out#5(2)} -pin  "loop_3:mux#3" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(3-0).itm}
load net {z.out#5(3)} -pin  "loop_3:mux#3" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(3-0).itm}
load net {z.out#4(1)} -pin  "loop_3:mux#3" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0).itm}
load net {z.out#4(2)} -pin  "loop_3:mux#3" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0).itm}
load net {z.out#4(3)} -pin  "loop_3:mux#3" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0).itm}
load net {or#184.itm} -pin  "loop_3:mux#3" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or#184.itm}
load net {loop_3:mux#3.itm(0)} -pin  "loop_3:mux#3" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#3.itm}
load net {loop_3:mux#3.itm(1)} -pin  "loop_3:mux#3" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#3.itm}
load net {loop_3:mux#3.itm(2)} -pin  "loop_3:mux#3" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#3.itm}
load inst "loop_4:mux" "mux(2,4)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-965 -attr oid 963 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux} -attr area 4.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(4,1,2)"
load net {j(3:0).sva(0)} -pin  "loop_4:mux" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva}
load net {j(3:0).sva(1)} -pin  "loop_4:mux" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva}
load net {j(3:0).sva(2)} -pin  "loop_4:mux" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva}
load net {j(3:0).sva(3)} -pin  "loop_4:mux" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j(3:0).sva}
load net {loop_1:z(3:0).sva(0)} -pin  "loop_4:mux" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(1)} -pin  "loop_4:mux" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(2)} -pin  "loop_4:mux" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_4:mux" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {fsm_output(3)} -pin  "loop_4:mux" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(3)#6.itm}
load net {loop_4:mux.itm(0)} -pin  "loop_4:mux" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux.itm}
load net {loop_4:mux.itm(1)} -pin  "loop_4:mux" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux.itm}
load net {loop_4:mux.itm(2)} -pin  "loop_4:mux" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux.itm}
load net {loop_4:mux.itm(3)} -pin  "loop_4:mux" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux.itm}
load inst "loop_4:mux1h" "mux1h(3,3)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-966 -attr oid 964 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux1h} -attr area 4.339978 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux1hot(3,3)"
load net {j(3:0).sva(2)} -pin  "loop_4:mux1h" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#1.itm}
load net {j(3:0).sva(3)} -pin  "loop_4:mux1h" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#1.itm}
load net {GND} -pin  "loop_4:mux1h" {A0(2)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#1.itm}
load net {j(3:0).sva(1)} -pin  "loop_4:mux1h" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j:slc(j(3:0).sva)(3-1).itm}
load net {j(3:0).sva(2)} -pin  "loop_4:mux1h" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j:slc(j(3:0).sva)(3-1).itm}
load net {j(3:0).sva(3)} -pin  "loop_4:mux1h" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j:slc(j(3:0).sva)(3-1).itm}
load net {loop_1:z(3:0).sva(1)} -pin  "loop_4:mux1h" {A2(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:slc(loop_1:z(3:0).sva)(3-1).itm}
load net {loop_1:z(3:0).sva(2)} -pin  "loop_4:mux1h" {A2(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:slc(loop_1:z(3:0).sva)(3-1).itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_4:mux1h" {A2(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:slc(loop_1:z(3:0).sva)(3-1).itm}
load net {fsm_output(7)} -pin  "loop_4:mux1h" {S0} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-967 -attr oid 965 -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(7)#11.itm}
load net {fsm_output(3)} -pin  "loop_4:mux1h" {S1} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-968 -attr oid 966 -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(3)#7.itm}
load net {fsm_output(10)} -pin  "loop_4:mux1h" {S2} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-969 -attr oid 967 -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(10)#10.itm}
load net {loop_4:mux1h.itm(0)} -pin  "loop_4:mux1h" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux1h.itm}
load net {loop_4:mux1h.itm(1)} -pin  "loop_4:mux1h" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux1h.itm}
load net {loop_4:mux1h.itm(2)} -pin  "loop_4:mux1h" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:mux1h.itm}
load inst "loop_4:nor" "nor(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-970 -attr oid 968 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:nor} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,2)"
load net {fsm_output(3)} -pin  "loop_4:nor" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(3)#3.itm}
load net {fsm_output(10)} -pin  "loop_4:nor" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(10)#6.itm}
load net {loop_4:nor.itm} -pin  "loop_4:nor" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:nor.itm}
load inst "loop_4:or" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-971 -attr oid 969 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:or} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {loop_4:nor.itm} -pin  "loop_4:or" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:nor.itm}
load net {fsm_output(7)} -pin  "loop_4:or" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(7)#7.itm}
load net {loop_4:or.itm} -pin  "loop_4:or" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:or.itm}
load inst "loop_8:mux#5" "mux(2,8)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-972 -attr oid 970 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5} -attr area 8.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(8,1,2)"
load net {k.sva(31:8)(0)} -pin  "loop_8:mux#5" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#1.itm}
load net {k.sva(31:8)(1)} -pin  "loop_8:mux#5" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#1.itm}
load net {k.sva(31:8)(2)} -pin  "loop_8:mux#5" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#1.itm}
load net {k.sva(31:8)(3)} -pin  "loop_8:mux#5" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#1.itm}
load net {k.sva(31:8)(4)} -pin  "loop_8:mux#5" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#1.itm}
load net {k.sva(31:8)(5)} -pin  "loop_8:mux#5" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#1.itm}
load net {k.sva(31:8)(6)} -pin  "loop_8:mux#5" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#1.itm}
load net {k.sva(31:8)(7)} -pin  "loop_8:mux#5" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#1.itm}
load net {PWR} -pin  "loop_8:mux#5" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-9#1}
load net {PWR} -pin  "loop_8:mux#5" {A1(1)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-9#1}
load net {PWR} -pin  "loop_8:mux#5" {A1(2)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-9#1}
load net {GND} -pin  "loop_8:mux#5" {A1(3)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-9#1}
load net {PWR} -pin  "loop_8:mux#5" {A1(4)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-9#1}
load net {PWR} -pin  "loop_8:mux#5" {A1(5)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-9#1}
load net {PWR} -pin  "loop_8:mux#5" {A1(6)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-9#1}
load net {PWR} -pin  "loop_8:mux#5" {A1(7)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-9#1}
load net {or.tmp#86} -pin  "loop_8:mux#5" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.tmp#86}
load net {loop_8:mux#5.itm(0)} -pin  "loop_8:mux#5" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load net {loop_8:mux#5.itm(1)} -pin  "loop_8:mux#5" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load net {loop_8:mux#5.itm(2)} -pin  "loop_8:mux#5" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load net {loop_8:mux#5.itm(3)} -pin  "loop_8:mux#5" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load net {loop_8:mux#5.itm(4)} -pin  "loop_8:mux#5" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load net {loop_8:mux#5.itm(5)} -pin  "loop_8:mux#5" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load net {loop_8:mux#5.itm(6)} -pin  "loop_8:mux#5" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load net {loop_8:mux#5.itm(7)} -pin  "loop_8:mux#5" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#5.itm}
load inst "loop_8:mux#2" "mux(2,4)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-973 -attr oid 971 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#2} -attr area 4.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(4,1,2)"
load net {PWR} -pin  "loop_8:mux#2" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/1#11}
load net {GND} -pin  "loop_8:mux#2" {A0(1)} -attr @path {/SAD_MATCH/SAD_MATCH:core/1#11}
load net {GND} -pin  "loop_8:mux#2" {A0(2)} -attr @path {/SAD_MATCH/SAD_MATCH:core/1#11}
load net {GND} -pin  "loop_8:mux#2" {A0(3)} -attr @path {/SAD_MATCH/SAD_MATCH:core/1#11}
load net {z.out#4(0)} -pin  "loop_8:mux#2" {A1(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#7.itm}
load net {z.out#4(1)} -pin  "loop_8:mux#2" {A1(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#7.itm}
load net {z.out#4(2)} -pin  "loop_8:mux#2" {A1(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#7.itm}
load net {z.out#4(3)} -pin  "loop_8:mux#2" {A1(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#7.itm}
load net {or.tmp#86} -pin  "loop_8:mux#2" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.tmp#86}
load net {loop_8:mux#2.itm(0)} -pin  "loop_8:mux#2" {Z(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#2.itm}
load net {loop_8:mux#2.itm(1)} -pin  "loop_8:mux#2" {Z(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#2.itm}
load net {loop_8:mux#2.itm(2)} -pin  "loop_8:mux#2" {Z(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#2.itm}
load net {loop_8:mux#2.itm(3)} -pin  "loop_8:mux#2" {Z(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#2.itm}
load inst "loop_1:or" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-974 -attr oid 972 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {fsm_output(18)} -pin  "loop_1:or" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(18)#13.itm}
load net {fsm_output(11)} -pin  "loop_1:or" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(11)#5.itm}
load net {loop_1:or.itm} -pin  "loop_1:or" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or.itm}
load inst "loop_1:or#1" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-975 -attr oid 973 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#1} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {or.tmp#89} -pin  "loop_1:or#1" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.tmp#89}
load net {fsm_output(3)} -pin  "loop_1:or#1" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(3)#8.itm}
load net {loop_1:or#1.itm} -pin  "loop_1:or#1" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#1.itm}
load inst "loop_1:mux1h" "mux1h(4,32)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-976 -attr oid 974 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h} -attr area 58.572168 -attr delay 0.480769 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux1hot(32,4)"
load net {loop_1:sad.lpi#4(0)} -pin  "loop_1:mux1h" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(1)} -pin  "loop_1:mux1h" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(2)} -pin  "loop_1:mux1h" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(3)} -pin  "loop_1:mux1h" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(4)} -pin  "loop_1:mux1h" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(5)} -pin  "loop_1:mux1h" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(6)} -pin  "loop_1:mux1h" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(7)} -pin  "loop_1:mux1h" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(8)} -pin  "loop_1:mux1h" {A0(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(9)} -pin  "loop_1:mux1h" {A0(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(10)} -pin  "loop_1:mux1h" {A0(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(11)} -pin  "loop_1:mux1h" {A0(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(12)} -pin  "loop_1:mux1h" {A0(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(13)} -pin  "loop_1:mux1h" {A0(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(14)} -pin  "loop_1:mux1h" {A0(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(15)} -pin  "loop_1:mux1h" {A0(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(16)} -pin  "loop_1:mux1h" {A0(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(17)} -pin  "loop_1:mux1h" {A0(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(18)} -pin  "loop_1:mux1h" {A0(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(19)} -pin  "loop_1:mux1h" {A0(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(20)} -pin  "loop_1:mux1h" {A0(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(21)} -pin  "loop_1:mux1h" {A0(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(22)} -pin  "loop_1:mux1h" {A0(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(23)} -pin  "loop_1:mux1h" {A0(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(24)} -pin  "loop_1:mux1h" {A0(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(25)} -pin  "loop_1:mux1h" {A0(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(26)} -pin  "loop_1:mux1h" {A0(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(27)} -pin  "loop_1:mux1h" {A0(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(28)} -pin  "loop_1:mux1h" {A0(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(29)} -pin  "loop_1:mux1h" {A0(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(30)} -pin  "loop_1:mux1h" {A0(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {loop_1:sad.lpi#4(31)} -pin  "loop_1:mux1h" {A0(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:sad.lpi#4}
load net {j(3:0).sva(0)} -pin  "loop_1:mux1h" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(1)} -pin  "loop_1:mux1h" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(2)} -pin  "loop_1:mux1h" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A1(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#2.itm}
load net {j(3:0).sva(2)} -pin  "loop_1:mux1h" {A2(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {j(3:0).sva(3)} -pin  "loop_1:mux1h" {A2(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(2)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(3)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(4)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(5)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(6)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(7)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(8)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(9)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(10)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(11)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(12)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(13)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(14)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(15)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(16)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(17)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(18)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(19)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(20)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(21)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(22)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(23)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(24)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(25)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(26)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(27)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(28)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(29)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(30)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {GND} -pin  "loop_1:mux1h" {A2(31)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#3.itm}
load net {loop_8:acc#10.itm(1)} -pin  "loop_1:mux1h" {A3(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {loop_8:acc#10.itm(2)} -pin  "loop_1:mux1h" {A3(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(3)} -pin  "loop_1:mux1h" {A3(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(5:4)(0)} -pin  "loop_1:mux1h" {A3(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(5:4)(1)} -pin  "loop_1:mux1h" {A3(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {k.sva(7:6)(0)} -pin  "loop_1:mux1h" {A3(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs.itm}
load net {loop_1:or.itm} -pin  "loop_1:mux1h" {S0} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-977 -attr oid 975 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or.itm}
load net {loop_1:or#1.itm} -pin  "loop_1:mux1h" {S1} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-978 -attr oid 976 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#1.itm}
load net {fsm_output(14)} -pin  "loop_1:mux1h" {S2} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-979 -attr oid 977 -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(14)#21.itm}
load net {fsm_output(1)} -pin  "loop_1:mux1h" {S3} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-980 -attr oid 978 -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(1)#6.itm}
load net {loop_1:mux1h.itm(0)} -pin  "loop_1:mux1h" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(1)} -pin  "loop_1:mux1h" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(2)} -pin  "loop_1:mux1h" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(3)} -pin  "loop_1:mux1h" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(4)} -pin  "loop_1:mux1h" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(5)} -pin  "loop_1:mux1h" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(6)} -pin  "loop_1:mux1h" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(7)} -pin  "loop_1:mux1h" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(8)} -pin  "loop_1:mux1h" {Z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(9)} -pin  "loop_1:mux1h" {Z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(10)} -pin  "loop_1:mux1h" {Z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(11)} -pin  "loop_1:mux1h" {Z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(12)} -pin  "loop_1:mux1h" {Z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(13)} -pin  "loop_1:mux1h" {Z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(14)} -pin  "loop_1:mux1h" {Z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(15)} -pin  "loop_1:mux1h" {Z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(16)} -pin  "loop_1:mux1h" {Z(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(17)} -pin  "loop_1:mux1h" {Z(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(18)} -pin  "loop_1:mux1h" {Z(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(19)} -pin  "loop_1:mux1h" {Z(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(20)} -pin  "loop_1:mux1h" {Z(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(21)} -pin  "loop_1:mux1h" {Z(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(22)} -pin  "loop_1:mux1h" {Z(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(23)} -pin  "loop_1:mux1h" {Z(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(24)} -pin  "loop_1:mux1h" {Z(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(25)} -pin  "loop_1:mux1h" {Z(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(26)} -pin  "loop_1:mux1h" {Z(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(27)} -pin  "loop_1:mux1h" {Z(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(28)} -pin  "loop_1:mux1h" {Z(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(29)} -pin  "loop_1:mux1h" {Z(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(30)} -pin  "loop_1:mux1h" {Z(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load net {loop_1:mux1h.itm(31)} -pin  "loop_1:mux1h" {Z(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h.itm}
load inst "loop_1:nor" "nor(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-981 -attr oid 979 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:nor} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nor(1,2)"
load net {fsm_output(11)} -pin  "loop_1:nor" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(11)#4.itm}
load net {loop_1:or#3.ssc} -pin  "loop_1:nor" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#3.ssc}
load net {loop_1:nor.itm} -pin  "loop_1:nor" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:nor.itm}
load inst "loop_1:loop_1:or" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-982 -attr oid 980 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:or} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {loop_1:nor.itm} -pin  "loop_1:loop_1:or" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:nor.itm}
load net {fsm_output(1)} -pin  "loop_1:loop_1:or" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(1)#5.itm}
load net {loop_1:loop_1:or.itm} -pin  "loop_1:loop_1:or" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:loop_1:or.itm}
load inst "loop_1:mux1h#3" "mux1h(3,8)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-983 -attr oid 981 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h#3} -attr area 11.571608 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux1hot(8,3)"
load net {win_buf:rsci.q_d.mxwt(0)} -pin  "loop_1:mux1h#3" {A0(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(1)} -pin  "loop_1:mux1h#3" {A0(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(2)} -pin  "loop_1:mux1h#3" {A0(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(3)} -pin  "loop_1:mux1h#3" {A0(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(4)} -pin  "loop_1:mux1h#3" {A0(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(5)} -pin  "loop_1:mux1h#3" {A0(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(6)} -pin  "loop_1:mux1h#3" {A0(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(7)} -pin  "loop_1:mux1h#3" {A0(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {PWR} -pin  "loop_1:mux1h#3" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/1#21}
load net {GND} -pin  "loop_1:mux1h#3" {A1(1)} -attr @path {/SAD_MATCH/SAD_MATCH:core/1#21}
load net {GND} -pin  "loop_1:mux1h#3" {A1(2)} -attr @path {/SAD_MATCH/SAD_MATCH:core/1#21}
load net {GND} -pin  "loop_1:mux1h#3" {A1(3)} -attr @path {/SAD_MATCH/SAD_MATCH:core/1#21}
load net {GND} -pin  "loop_1:mux1h#3" {A1(4)} -attr @path {/SAD_MATCH/SAD_MATCH:core/1#21}
load net {GND} -pin  "loop_1:mux1h#3" {A1(5)} -attr @path {/SAD_MATCH/SAD_MATCH:core/1#21}
load net {GND} -pin  "loop_1:mux1h#3" {A1(6)} -attr @path {/SAD_MATCH/SAD_MATCH:core/1#21}
load net {GND} -pin  "loop_1:mux1h#3" {A1(7)} -attr @path {/SAD_MATCH/SAD_MATCH:core/1#21}
load net {PWR} -pin  "loop_1:mux1h#3" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-19#4}
load net {GND} -pin  "loop_1:mux1h#3" {A2(1)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-19#4}
load net {PWR} -pin  "loop_1:mux1h#3" {A2(2)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-19#4}
load net {PWR} -pin  "loop_1:mux1h#3" {A2(3)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-19#4}
load net {GND} -pin  "loop_1:mux1h#3" {A2(4)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-19#4}
load net {PWR} -pin  "loop_1:mux1h#3" {A2(5)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-19#4}
load net {PWR} -pin  "loop_1:mux1h#3" {A2(6)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-19#4}
load net {PWR} -pin  "loop_1:mux1h#3" {A2(7)} -attr @path {/SAD_MATCH/SAD_MATCH:core/-19#4}
load net {fsm_output(11)} -pin  "loop_1:mux1h#3" {S0} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-984 -attr oid 982 -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(11)#6.itm}
load net {loop_1:or#3.ssc} -pin  "loop_1:mux1h#3" {S1} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-985 -attr oid 983 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#3.ssc}
load net {fsm_output(1)} -pin  "loop_1:mux1h#3" {S2} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-986 -attr oid 984 -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(1)#7.itm}
load net {loop_1:mux1h#3.itm(0)} -pin  "loop_1:mux1h#3" {Z(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h#3.itm}
load net {loop_1:mux1h#3.itm(1)} -pin  "loop_1:mux1h#3" {Z(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h#3.itm}
load net {loop_1:mux1h#3.itm(2)} -pin  "loop_1:mux1h#3" {Z(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h#3.itm}
load net {loop_1:mux1h#3.itm(3)} -pin  "loop_1:mux1h#3" {Z(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h#3.itm}
load net {loop_1:mux1h#3.itm(4)} -pin  "loop_1:mux1h#3" {Z(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h#3.itm}
load net {loop_1:mux1h#3.itm(5)} -pin  "loop_1:mux1h#3" {Z(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h#3.itm}
load net {loop_1:mux1h#3.itm(6)} -pin  "loop_1:mux1h#3" {Z(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h#3.itm}
load net {loop_1:mux1h#3.itm(7)} -pin  "loop_1:mux1h#3" {Z(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:mux1h#3.itm}
load inst "loop_1:or#2" "or(2,9)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-987 -attr oid 985 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#2} -attr area 9.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(9,2)"
load net {loop_1:mux1h#3.itm(0)} -pin  "loop_1:or#2" {A0(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:conc.itm}
load net {loop_1:mux1h#3.itm(1)} -pin  "loop_1:or#2" {A0(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:conc.itm}
load net {loop_1:mux1h#3.itm(2)} -pin  "loop_1:or#2" {A0(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:conc.itm}
load net {loop_1:mux1h#3.itm(3)} -pin  "loop_1:or#2" {A0(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:conc.itm}
load net {loop_1:mux1h#3.itm(4)} -pin  "loop_1:or#2" {A0(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:conc.itm}
load net {loop_1:mux1h#3.itm(5)} -pin  "loop_1:or#2" {A0(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:conc.itm}
load net {loop_1:mux1h#3.itm(6)} -pin  "loop_1:or#2" {A0(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:conc.itm}
load net {loop_1:mux1h#3.itm(7)} -pin  "loop_1:or#2" {A0(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:conc.itm}
load net {loop_1:loop_1:or.itm} -pin  "loop_1:or#2" {A0(8)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:conc.itm}
load net {fsm_output(18)} -pin  "loop_1:or#2" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#5.itm}
load net {fsm_output(18)} -pin  "loop_1:or#2" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#5.itm}
load net {fsm_output(18)} -pin  "loop_1:or#2" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#5.itm}
load net {fsm_output(18)} -pin  "loop_1:or#2" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#5.itm}
load net {fsm_output(18)} -pin  "loop_1:or#2" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#5.itm}
load net {fsm_output(18)} -pin  "loop_1:or#2" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#5.itm}
load net {fsm_output(18)} -pin  "loop_1:or#2" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#5.itm}
load net {fsm_output(18)} -pin  "loop_1:or#2" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#5.itm}
load net {fsm_output(18)} -pin  "loop_1:or#2" {A1(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:exs#5.itm}
load net {loop_1:or#2.itm(0)} -pin  "loop_1:or#2" {Z(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#2.itm}
load net {loop_1:or#2.itm(1)} -pin  "loop_1:or#2" {Z(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#2.itm}
load net {loop_1:or#2.itm(2)} -pin  "loop_1:or#2" {Z(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#2.itm}
load net {loop_1:or#2.itm(3)} -pin  "loop_1:or#2" {Z(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#2.itm}
load net {loop_1:or#2.itm(4)} -pin  "loop_1:or#2" {Z(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#2.itm}
load net {loop_1:or#2.itm(5)} -pin  "loop_1:or#2" {Z(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#2.itm}
load net {loop_1:or#2.itm(6)} -pin  "loop_1:or#2" {Z(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#2.itm}
load net {loop_1:or#2.itm(7)} -pin  "loop_1:or#2" {Z(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#2.itm}
load net {loop_1:or#2.itm(8)} -pin  "loop_1:or#2" {Z(8)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:or#2.itm}
load inst "loop_8:mux1h#3" "mux1h(4,32)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-988 -attr oid 986 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3} -attr area 58.572168 -attr delay 0.480769 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux1hot(32,4)"
load net {z.out#3(3)} -pin  "loop_8:mux1h#3" {A0(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {z.out#3(4)} -pin  "loop_8:mux1h#3" {A0(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {z.out#3(5)} -pin  "loop_8:mux1h#3" {A0(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {z.out#3(6)} -pin  "loop_8:mux1h#3" {A0(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {z.out#3(7)} -pin  "loop_8:mux1h#3" {A0(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(5)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(6)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(7)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(8)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(9)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(10)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(11)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(12)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(13)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(14)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(15)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(16)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(17)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(18)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(19)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(20)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(21)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(22)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(23)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(24)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(25)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(26)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(27)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(28)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(29)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(30)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A0(31)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#4.itm}
load net {loop_1:z(3:0).sva(0)} -pin  "loop_8:mux1h#3" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(1)} -pin  "loop_8:mux1h#3" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(2)} -pin  "loop_8:mux1h#3" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_8:mux1h#3" {A1(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/exs#7.itm}
load net {loop_8:acc#10.itm(0)} -pin  "loop_8:mux1h#3" {A2(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {loop_8:acc#10.itm(1)} -pin  "loop_8:mux1h#3" {A2(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {loop_8:acc#10.itm(2)} -pin  "loop_8:mux1h#3" {A2(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(3)} -pin  "loop_8:mux1h#3" {A2(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(5:4)(0)} -pin  "loop_8:mux1h#3" {A2(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(5:4)(1)} -pin  "loop_8:mux1h#3" {A2(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(7:6)(0)} -pin  "loop_8:mux1h#3" {A2(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(7:6)(1)} -pin  "loop_8:mux1h#3" {A2(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(0)} -pin  "loop_8:mux1h#3" {A2(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(1)} -pin  "loop_8:mux1h#3" {A2(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(2)} -pin  "loop_8:mux1h#3" {A2(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(3)} -pin  "loop_8:mux1h#3" {A2(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(4)} -pin  "loop_8:mux1h#3" {A2(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(5)} -pin  "loop_8:mux1h#3" {A2(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(6)} -pin  "loop_8:mux1h#3" {A2(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(7)} -pin  "loop_8:mux1h#3" {A2(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(8)} -pin  "loop_8:mux1h#3" {A2(16)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(9)} -pin  "loop_8:mux1h#3" {A2(17)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(10)} -pin  "loop_8:mux1h#3" {A2(18)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(11)} -pin  "loop_8:mux1h#3" {A2(19)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(12)} -pin  "loop_8:mux1h#3" {A2(20)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(13)} -pin  "loop_8:mux1h#3" {A2(21)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(14)} -pin  "loop_8:mux1h#3" {A2(22)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(15)} -pin  "loop_8:mux1h#3" {A2(23)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(16)} -pin  "loop_8:mux1h#3" {A2(24)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(17)} -pin  "loop_8:mux1h#3" {A2(25)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(18)} -pin  "loop_8:mux1h#3" {A2(26)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(19)} -pin  "loop_8:mux1h#3" {A2(27)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(20)} -pin  "loop_8:mux1h#3" {A2(28)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(21)} -pin  "loop_8:mux1h#3" {A2(29)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(22)} -pin  "loop_8:mux1h#3" {A2(30)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {k.sva(31:8)(23)} -pin  "loop_8:mux1h#3" {A2(31)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc.itm}
load net {i(15:0).sva#2(6)} -pin  "loop_8:mux1h#3" {A3(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {i(15:0).sva#2(7)} -pin  "loop_8:mux1h#3" {A3(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {i(15:0).sva#2(8)} -pin  "loop_8:mux1h#3" {A3(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {i(15:0).sva#2(9)} -pin  "loop_8:mux1h#3" {A3(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {i(15:0).sva#2(10)} -pin  "loop_8:mux1h#3" {A3(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {i(15:0).sva#2(11)} -pin  "loop_8:mux1h#3" {A3(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {i(15:0).sva#2(12)} -pin  "loop_8:mux1h#3" {A3(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {i(15:0).sva#2(13)} -pin  "loop_8:mux1h#3" {A3(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {i(15:0).sva#2(14)} -pin  "loop_8:mux1h#3" {A3(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {i(15:0).sva#2(15)} -pin  "loop_8:mux1h#3" {A3(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(10)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(11)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(12)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(13)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(14)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(15)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(16)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(17)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(18)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(19)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(20)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(21)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(22)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(23)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(24)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(25)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(26)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(27)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(28)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(29)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(30)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {GND} -pin  "loop_8:mux1h#3" {A3(31)} -attr @path {/SAD_MATCH/SAD_MATCH:core/conc#5.itm}
load net {fsm_output(14)} -pin  "loop_8:mux1h#3" {S0} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-989 -attr oid 987 -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(14)#22.itm}
load net {or.tmp#46} -pin  "loop_8:mux1h#3" {S1} -attr @path {/SAD_MATCH/SAD_MATCH:core/or.tmp#46}
load net {fsm_output(13)} -pin  "loop_8:mux1h#3" {S2} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-990 -attr oid 988 -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(13)#12.itm}
load net {fsm_output(18)} -pin  "loop_8:mux1h#3" {S3} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-991 -attr oid 989 -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(18)#14.itm}
load net {loop_8:mux1h#3.itm(0)} -pin  "loop_8:mux1h#3" {Z(0)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(1)} -pin  "loop_8:mux1h#3" {Z(1)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(2)} -pin  "loop_8:mux1h#3" {Z(2)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(3)} -pin  "loop_8:mux1h#3" {Z(3)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(4)} -pin  "loop_8:mux1h#3" {Z(4)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(5)} -pin  "loop_8:mux1h#3" {Z(5)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(6)} -pin  "loop_8:mux1h#3" {Z(6)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(7)} -pin  "loop_8:mux1h#3" {Z(7)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(8)} -pin  "loop_8:mux1h#3" {Z(8)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(9)} -pin  "loop_8:mux1h#3" {Z(9)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(10)} -pin  "loop_8:mux1h#3" {Z(10)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(11)} -pin  "loop_8:mux1h#3" {Z(11)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(12)} -pin  "loop_8:mux1h#3" {Z(12)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(13)} -pin  "loop_8:mux1h#3" {Z(13)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(14)} -pin  "loop_8:mux1h#3" {Z(14)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(15)} -pin  "loop_8:mux1h#3" {Z(15)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(16)} -pin  "loop_8:mux1h#3" {Z(16)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(17)} -pin  "loop_8:mux1h#3" {Z(17)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(18)} -pin  "loop_8:mux1h#3" {Z(18)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(19)} -pin  "loop_8:mux1h#3" {Z(19)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(20)} -pin  "loop_8:mux1h#3" {Z(20)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(21)} -pin  "loop_8:mux1h#3" {Z(21)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(22)} -pin  "loop_8:mux1h#3" {Z(22)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(23)} -pin  "loop_8:mux1h#3" {Z(23)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(24)} -pin  "loop_8:mux1h#3" {Z(24)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(25)} -pin  "loop_8:mux1h#3" {Z(25)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(26)} -pin  "loop_8:mux1h#3" {Z(26)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(27)} -pin  "loop_8:mux1h#3" {Z(27)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(28)} -pin  "loop_8:mux1h#3" {Z(28)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(29)} -pin  "loop_8:mux1h#3" {Z(29)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(30)} -pin  "loop_8:mux1h#3" {Z(30)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load net {loop_8:mux1h#3.itm(31)} -pin  "loop_8:mux1h#3" {Z(31)} -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux1h#3.itm}
load inst "loop_8:loop_8:loop_8:not" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-992 -attr oid 990 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:loop_8:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {loop_8:or.ssc} -pin  "loop_8:loop_8:loop_8:not" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:or.ssc}
load net {loop_8:loop_8:loop_8:not.itm} -pin  "loop_8:loop_8:loop_8:not" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:loop_8:not.itm}
load inst "loop_8:not#3" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-993 -attr oid 991 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:not#3} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {loop_8:or.ssc} -pin  "loop_8:not#3" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:or.ssc}
load net {loop_8:not#3.itm} -pin  "loop_8:not#3" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:not#3.itm}
load inst "loop_8:loop_8:or" "or(2,6)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-994 -attr oid 992 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:or} -attr area 6.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(6,2)"
load net {GND} -pin  "loop_8:loop_8:or" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#11.itm}
load net {GND} -pin  "loop_8:loop_8:or" {A0(1)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#11.itm}
load net {loop_8:not#3.itm} -pin  "loop_8:loop_8:or" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#11.itm}
load net {loop_8:not#3.itm} -pin  "loop_8:loop_8:or" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#11.itm}
load net {GND} -pin  "loop_8:loop_8:or" {A0(4)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#11.itm}
load net {loop_8:loop_8:loop_8:not.itm} -pin  "loop_8:loop_8:or" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#11.itm}
load net {fsm_output(14)} -pin  "loop_8:loop_8:or" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs#2.itm}
load net {fsm_output(14)} -pin  "loop_8:loop_8:or" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs#2.itm}
load net {fsm_output(14)} -pin  "loop_8:loop_8:or" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs#2.itm}
load net {fsm_output(14)} -pin  "loop_8:loop_8:or" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs#2.itm}
load net {fsm_output(14)} -pin  "loop_8:loop_8:or" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs#2.itm}
load net {fsm_output(14)} -pin  "loop_8:loop_8:or" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs#2.itm}
load net {loop_8:loop_8:or.itm(0)} -pin  "loop_8:loop_8:or" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:or.itm}
load net {loop_8:loop_8:or.itm(1)} -pin  "loop_8:loop_8:or" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:or.itm}
load net {loop_8:loop_8:or.itm(2)} -pin  "loop_8:loop_8:or" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:or.itm}
load net {loop_8:loop_8:or.itm(3)} -pin  "loop_8:loop_8:or" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:or.itm}
load net {loop_8:loop_8:or.itm(4)} -pin  "loop_8:loop_8:or" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:or.itm}
load net {loop_8:loop_8:or.itm(5)} -pin  "loop_8:loop_8:or" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:or.itm}
load inst "loop_8:not#2" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-995 -attr oid 993 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:not#2} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {loop_8:or.ssc} -pin  "loop_8:not#2" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:or.ssc}
load net {loop_8:not#2.itm} -pin  "loop_8:not#2" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:not#2.itm}
load inst "loop_8:loop_8:or#1" "or(2,3)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-996 -attr oid 994 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:or#1} -attr area 3.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(3,2)"
load net {loop_8:not#2.itm} -pin  "loop_8:loop_8:or#1" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exu.itm}
load net {loop_8:not#2.itm} -pin  "loop_8:loop_8:or#1" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exu.itm}
load net {GND} -pin  "loop_8:loop_8:or#1" {A0(2)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exu.itm}
load net {fsm_output(18)} -pin  "loop_8:loop_8:or#1" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs#4.itm}
load net {fsm_output(18)} -pin  "loop_8:loop_8:or#1" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs#4.itm}
load net {fsm_output(18)} -pin  "loop_8:loop_8:or#1" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:exs#4.itm}
load net {loop_8:loop_8:or#1.itm(0)} -pin  "loop_8:loop_8:or#1" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:or#1.itm}
load net {loop_8:loop_8:or#1.itm(1)} -pin  "loop_8:loop_8:or#1" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:or#1.itm}
load net {loop_8:loop_8:or#1.itm(2)} -pin  "loop_8:loop_8:or#1" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:loop_8:or#1.itm}
load inst "loop_lmm:mux#2" "mux(2,16)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-997 -attr oid 995 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2} -attr area 16.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(16,1,2)"
load net {loop_lmm:i(15:0).sva(0)} -pin  "loop_lmm:mux#2" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(1)} -pin  "loop_lmm:mux#2" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(2)} -pin  "loop_lmm:mux#2" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(3)} -pin  "loop_lmm:mux#2" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(4)} -pin  "loop_lmm:mux#2" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(5)} -pin  "loop_lmm:mux#2" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(6)} -pin  "loop_lmm:mux#2" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(7)} -pin  "loop_lmm:mux#2" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(8)} -pin  "loop_lmm:mux#2" {A0(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(9)} -pin  "loop_lmm:mux#2" {A0(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(10)} -pin  "loop_lmm:mux#2" {A0(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(11)} -pin  "loop_lmm:mux#2" {A0(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(12)} -pin  "loop_lmm:mux#2" {A0(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(13)} -pin  "loop_lmm:mux#2" {A0(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(14)} -pin  "loop_lmm:mux#2" {A0(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_lmm:i(15:0).sva(15)} -pin  "loop_lmm:mux#2" {A0(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:i(15:0).sva}
load net {loop_op:i(15:0).sva(0)} -pin  "loop_lmm:mux#2" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(1)} -pin  "loop_lmm:mux#2" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(2)} -pin  "loop_lmm:mux#2" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(3)} -pin  "loop_lmm:mux#2" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(4)} -pin  "loop_lmm:mux#2" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(5)} -pin  "loop_lmm:mux#2" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(6)} -pin  "loop_lmm:mux#2" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(7)} -pin  "loop_lmm:mux#2" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(8)} -pin  "loop_lmm:mux#2" {A1(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(9)} -pin  "loop_lmm:mux#2" {A1(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(10)} -pin  "loop_lmm:mux#2" {A1(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(11)} -pin  "loop_lmm:mux#2" {A1(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(12)} -pin  "loop_lmm:mux#2" {A1(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(13)} -pin  "loop_lmm:mux#2" {A1(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(14)} -pin  "loop_lmm:mux#2" {A1(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {loop_op:i(15:0).sva(15)} -pin  "loop_lmm:mux#2" {A1(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_op:i(15:0).sva}
load net {fsm_output(18)} -pin  "loop_lmm:mux#2" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(18)#15.itm}
load net {loop_lmm:mux#2.itm(0)} -pin  "loop_lmm:mux#2" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(1)} -pin  "loop_lmm:mux#2" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(2)} -pin  "loop_lmm:mux#2" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(3)} -pin  "loop_lmm:mux#2" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(4)} -pin  "loop_lmm:mux#2" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(5)} -pin  "loop_lmm:mux#2" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(6)} -pin  "loop_lmm:mux#2" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(7)} -pin  "loop_lmm:mux#2" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(8)} -pin  "loop_lmm:mux#2" {Z(8)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(9)} -pin  "loop_lmm:mux#2" {Z(9)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(10)} -pin  "loop_lmm:mux#2" {Z(10)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(11)} -pin  "loop_lmm:mux#2" {Z(11)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(12)} -pin  "loop_lmm:mux#2" {Z(12)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(13)} -pin  "loop_lmm:mux#2" {Z(13)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(14)} -pin  "loop_lmm:mux#2" {Z(14)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load net {loop_lmm:mux#2.itm(15)} -pin  "loop_lmm:mux#2" {Z(15)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux#2.itm}
load inst "loop_8:mux#4" "mux(2,6)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-998 -attr oid 996 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#4} -attr area 6.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(6,1,2)"
load net {k.sva(31:8)(1)} -pin  "loop_8:mux#4" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#4.itm}
load net {k.sva(31:8)(2)} -pin  "loop_8:mux#4" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#4.itm}
load net {k.sva(31:8)(3)} -pin  "loop_8:mux#4" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#4.itm}
load net {k.sva(31:8)(4)} -pin  "loop_8:mux#4" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#4.itm}
load net {k.sva(31:8)(5)} -pin  "loop_8:mux#4" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#4.itm}
load net {k.sva(31:8)(6)} -pin  "loop_8:mux#4" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#4.itm}
load net {loop_8:acc#10.itm(1)} -pin  "loop_8:mux#4" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#45.itm}
load net {loop_8:acc#10.itm(2)} -pin  "loop_8:mux#4" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#45.itm}
load net {k.sva(3)} -pin  "loop_8:mux#4" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#45.itm}
load net {k.sva(5:4)(0)} -pin  "loop_8:mux#4" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#45.itm}
load net {k.sva(5:4)(1)} -pin  "loop_8:mux#4" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#45.itm}
load net {k.sva(7:6)(0)} -pin  "loop_8:mux#4" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/k:conc#45.itm}
load net {fsm_output(7)} -pin  "loop_8:mux#4" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(7)#13.itm}
load net {loop_8:mux#4.itm(0)} -pin  "loop_8:mux#4" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#4.itm}
load net {loop_8:mux#4.itm(1)} -pin  "loop_8:mux#4" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#4.itm}
load net {loop_8:mux#4.itm(2)} -pin  "loop_8:mux#4" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#4.itm}
load net {loop_8:mux#4.itm(3)} -pin  "loop_8:mux#4" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#4.itm}
load net {loop_8:mux#4.itm(4)} -pin  "loop_8:mux#4" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#4.itm}
load net {loop_8:mux#4.itm(5)} -pin  "loop_8:mux#4" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:mux#4.itm}
load inst "loop_8:acc#12" "add(6,-1,4,0,6)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-999 -attr oid 997 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#12} -attr area 6.000000 -attr delay 0.302083 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(6,0,6,0,6)"
load net {PWR} -pin  "loop_8:acc#12" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#8.itm}
load net {GND} -pin  "loop_8:acc#12" {A(1)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#8.itm}
load net {j(3:0).sva(0)} -pin  "loop_8:acc#12" {A(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#8.itm}
load net {j(3:0).sva(1)} -pin  "loop_8:acc#12" {A(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#8.itm}
load net {j(3:0).sva(2)} -pin  "loop_8:acc#12" {A(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#8.itm}
load net {j(3:0).sva(3)} -pin  "loop_8:acc#12" {A(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc#8.itm}
load net {j(3:0).sva(0)} -pin  "loop_8:acc#12" {B(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc.itm}
load net {j(3:0).sva(1)} -pin  "loop_8:acc#12" {B(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc.itm}
load net {z.out#4(0)} -pin  "loop_8:acc#12" {B(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc.itm}
load net {z.out#4(1)} -pin  "loop_8:acc#12" {B(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:conc.itm}
load net {loop_8:acc#12.itm(0)} -pin  "loop_8:acc#12" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#12.itm}
load net {loop_8:acc#12.itm(1)} -pin  "loop_8:acc#12" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#12.itm}
load net {loop_8:acc#12.itm(2)} -pin  "loop_8:acc#12" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#12.itm}
load net {loop_8:acc#12.itm(3)} -pin  "loop_8:acc#12" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#12.itm}
load net {loop_8:acc#12.itm(4)} -pin  "loop_8:acc#12" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#12.itm}
load net {loop_8:acc#12.itm(5)} -pin  "loop_8:acc#12" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#12.itm}
load inst "loop_8:acc#9" "add(6,-1,6,-1,6)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1000 -attr oid 998 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#9} -attr area 6.000000 -attr delay 0.302083 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(6,0,6,0,6)"
load net {loop_8:acc#12.itm(0)} -pin  "loop_8:acc#9" {A(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#12.itm}
load net {loop_8:acc#12.itm(1)} -pin  "loop_8:acc#9" {A(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#12.itm}
load net {loop_8:acc#12.itm(2)} -pin  "loop_8:acc#9" {A(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#12.itm}
load net {loop_8:acc#12.itm(3)} -pin  "loop_8:acc#9" {A(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#12.itm}
load net {loop_8:acc#12.itm(4)} -pin  "loop_8:acc#9" {A(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#12.itm}
load net {loop_8:acc#12.itm(5)} -pin  "loop_8:acc#9" {A(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#12.itm}
load net {k.sva(31:8)(1)} -pin  "loop_8:acc#9" {B(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#3.itm}
load net {k.sva(31:8)(2)} -pin  "loop_8:acc#9" {B(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#3.itm}
load net {k.sva(31:8)(3)} -pin  "loop_8:acc#9" {B(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#3.itm}
load net {k.sva(31:8)(4)} -pin  "loop_8:acc#9" {B(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#3.itm}
load net {k.sva(31:8)(5)} -pin  "loop_8:acc#9" {B(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#3.itm}
load net {k.sva(31:8)(6)} -pin  "loop_8:acc#9" {B(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#3.itm}
load net {loop_8:acc#9.itm(0)} -pin  "loop_8:acc#9" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#9.itm}
load net {loop_8:acc#9.itm(1)} -pin  "loop_8:acc#9" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#9.itm}
load net {loop_8:acc#9.itm(2)} -pin  "loop_8:acc#9" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#9.itm}
load net {loop_8:acc#9.itm(3)} -pin  "loop_8:acc#9" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#9.itm}
load net {loop_8:acc#9.itm(4)} -pin  "loop_8:acc#9" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#9.itm}
load net {loop_8:acc#9.itm(5)} -pin  "loop_8:acc#9" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#9.itm}
load inst "row_buf:mux#1" "mux(2,6)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1001 -attr oid 999 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#1} -attr area 6.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(6,1,2)"
load net {z.out#7(0)} -pin  "row_buf:mux#1" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {z.out#7(1)} -pin  "row_buf:mux#1" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {z.out#7(2)} -pin  "row_buf:mux#1" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {z.out#7(3)} -pin  "row_buf:mux#1" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {z.out#7(4)} -pin  "row_buf:mux#1" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {z.out#7(5)} -pin  "row_buf:mux#1" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out#7}
load net {loop_8:acc#9.itm(0)} -pin  "row_buf:mux#1" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#9.itm}
load net {loop_8:acc#9.itm(1)} -pin  "row_buf:mux#1" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#9.itm}
load net {loop_8:acc#9.itm(2)} -pin  "row_buf:mux#1" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#9.itm}
load net {loop_8:acc#9.itm(3)} -pin  "row_buf:mux#1" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#9.itm}
load net {loop_8:acc#9.itm(4)} -pin  "row_buf:mux#1" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#9.itm}
load net {loop_8:acc#9.itm(5)} -pin  "row_buf:mux#1" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#9.itm}
load net {fsm_output(14)} -pin  "row_buf:mux#1" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(14)#14.itm}
load net {row_buf:mux#1.itm(0)} -pin  "row_buf:mux#1" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#1.itm}
load net {row_buf:mux#1.itm(1)} -pin  "row_buf:mux#1" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#1.itm}
load net {row_buf:mux#1.itm(2)} -pin  "row_buf:mux#1" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#1.itm}
load net {row_buf:mux#1.itm(3)} -pin  "row_buf:mux#1" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#1.itm}
load net {row_buf:mux#1.itm(4)} -pin  "row_buf:mux#1" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#1.itm}
load net {row_buf:mux#1.itm(5)} -pin  "row_buf:mux#1" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#1.itm}
load inst "row_buf:mux" "mux(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1002 -attr oid 1000 -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux} -attr area 1.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(1,1,2)"
load net {loop_8:acc#10.itm(0)} -pin  "row_buf:mux" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(loop_8:acc#10.itm)(2-0)#3.itm}
load net {k.sva(31:8)(0)} -pin  "row_buf:mux" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0).itm}
load net {fsm_output(14)} -pin  "row_buf:mux" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(14)#15.itm}
load net {row_buf:mux.itm} -pin  "row_buf:mux" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux.itm}
load inst "row_buf:mux#3" "mux(2,6)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1003 -attr oid 1001 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#3} -attr area 6.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(6,1,2)"
load net {z.out#4(0)} -pin  "row_buf:mux#3" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(5-0).itm}
load net {z.out#4(1)} -pin  "row_buf:mux#3" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(5-0).itm}
load net {z.out#4(2)} -pin  "row_buf:mux#3" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(5-0).itm}
load net {z.out#4(3)} -pin  "row_buf:mux#3" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(5-0).itm}
load net {z.out#4(4)} -pin  "row_buf:mux#3" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(5-0).itm}
load net {z.out#4(5)} -pin  "row_buf:mux#3" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(5-0).itm}
load net {loop_8:acc#10.itm(0)} -pin  "row_buf:mux#3" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#10.itm}
load net {loop_8:acc#10.itm(1)} -pin  "row_buf:mux#3" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#10.itm}
load net {loop_8:acc#10.itm(2)} -pin  "row_buf:mux#3" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#10.itm}
load net {loop_8:acc#10.itm(3)} -pin  "row_buf:mux#3" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#10.itm}
load net {loop_8:acc#10.itm(4)} -pin  "row_buf:mux#3" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#10.itm}
load net {loop_8:acc#10.itm(5)} -pin  "row_buf:mux#3" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:acc#10.itm}
load net {fsm_output(15)} -pin  "row_buf:mux#3" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(15)#10.itm}
load net {row_buf:mux#3.itm(0)} -pin  "row_buf:mux#3" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#3.itm}
load net {row_buf:mux#3.itm(1)} -pin  "row_buf:mux#3" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#3.itm}
load net {row_buf:mux#3.itm(2)} -pin  "row_buf:mux#3" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#3.itm}
load net {row_buf:mux#3.itm(3)} -pin  "row_buf:mux#3" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#3.itm}
load net {row_buf:mux#3.itm(4)} -pin  "row_buf:mux#3" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#3.itm}
load net {row_buf:mux#3.itm(5)} -pin  "row_buf:mux#3" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#3.itm}
load inst "row_buf:mux#2" "mux(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1004 -attr oid 1002 -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#2} -attr area 1.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(1,1,2)"
load net {loop_8:acc#10.itm(0)} -pin  "row_buf:mux#2" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k:slc(loop_8:acc#10.itm)(2-0)#4.itm}
load net {k.sva(31:8)(0)} -pin  "row_buf:mux#2" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/o:slc(k.sva(31:8))(7-0)#5.itm}
load net {fsm_output(15)} -pin  "row_buf:mux#2" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(15)#5.itm}
load net {row_buf:mux#2.itm} -pin  "row_buf:mux#2" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:mux#2.itm}
load inst "loop_lmm:mux" "mux(2,8)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1005 -attr oid 1003 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux} -attr area 8.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(8,1,2)"
load net {INPUT:rsci.idat.mxwt(0)} -pin  "loop_lmm:mux" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(1)} -pin  "loop_lmm:mux" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(2)} -pin  "loop_lmm:mux" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(3)} -pin  "loop_lmm:mux" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(4)} -pin  "loop_lmm:mux" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(5)} -pin  "loop_lmm:mux" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(6)} -pin  "loop_lmm:mux" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load net {INPUT:rsci.idat.mxwt(7)} -pin  "loop_lmm:mux" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/INPUT:rsci.idat.mxwt}
load net {row_buf:rsci.q_d.mxwt(0)} -pin  "loop_lmm:mux" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(1)} -pin  "loop_lmm:mux" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(2)} -pin  "loop_lmm:mux" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(3)} -pin  "loop_lmm:mux" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(4)} -pin  "loop_lmm:mux" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(5)} -pin  "loop_lmm:mux" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(6)} -pin  "loop_lmm:mux" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(7)} -pin  "loop_lmm:mux" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {fsm_output(15)} -pin  "loop_lmm:mux" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(15)#9.itm}
load net {loop_lmm:mux.itm(0)} -pin  "loop_lmm:mux" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load net {loop_lmm:mux.itm(1)} -pin  "loop_lmm:mux" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load net {loop_lmm:mux.itm(2)} -pin  "loop_lmm:mux" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load net {loop_lmm:mux.itm(3)} -pin  "loop_lmm:mux" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load net {loop_lmm:mux.itm(4)} -pin  "loop_lmm:mux" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load net {loop_lmm:mux.itm(5)} -pin  "loop_lmm:mux" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load net {loop_lmm:mux.itm(6)} -pin  "loop_lmm:mux" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load net {loop_lmm:mux.itm(7)} -pin  "loop_lmm:mux" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_lmm:mux.itm}
load inst "or#144" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1006 -attr oid 1004 -attr @path {/SAD_MATCH/SAD_MATCH:core/or#144} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {fsm_output(1)} -pin  "or#144" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(1)#1.itm}
load net {fsm_output(15)} -pin  "or#144" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(15)#4.itm}
load net {or#144.itm} -pin  "or#144" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or#144.itm}
load inst "loop_3:acc#13" "add(2,0,4,-1,4)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1007 -attr oid 1005 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#13} -attr area 4.001000 -attr delay 0.294071 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_add(4,0,2,0,4)"
load net {loop_3:acc#11.sdt(3:0)#1(2)} -pin  "loop_3:acc#13" {A(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(loop_3:acc#11.sdt(3:0)#1)(3-2).itm}
load net {loop_3:acc#11.sdt(3:0)#1(3)} -pin  "loop_3:acc#13" {A(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(loop_3:acc#11.sdt(3:0)#1)(3-2).itm}
load net {loop_1:z(3:0).sva(0)} -pin  "loop_3:acc#13" {B(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(1)} -pin  "loop_3:acc#13" {B(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(2)} -pin  "loop_3:acc#13" {B(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_1:z(3:0).sva(3)} -pin  "loop_3:acc#13" {B(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z(3:0).sva}
load net {loop_3:acc#13.itm(0)} -pin  "loop_3:acc#13" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#13.itm}
load net {loop_3:acc#13.itm(1)} -pin  "loop_3:acc#13" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#13.itm}
load net {loop_3:acc#13.itm(2)} -pin  "loop_3:acc#13" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#13.itm}
load net {loop_3:acc#13.itm(3)} -pin  "loop_3:acc#13" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#13.itm}
load inst "win_buf:mux#2" "mux(2,4)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1008 -attr oid 1006 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:mux#2} -attr area 4.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(4,1,2)"
load net {loop_3:acc#13.itm(0)} -pin  "win_buf:mux#2" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#13.itm}
load net {loop_3:acc#13.itm(1)} -pin  "win_buf:mux#2" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#13.itm}
load net {loop_3:acc#13.itm(2)} -pin  "win_buf:mux#2" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#13.itm}
load net {loop_3:acc#13.itm(3)} -pin  "win_buf:mux#2" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#13.itm}
load net {z.out(0)} -pin  "win_buf:mux#2" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out}
load net {z.out(1)} -pin  "win_buf:mux#2" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out}
load net {z.out(2)} -pin  "win_buf:mux#2" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out}
load net {z.out(3)} -pin  "win_buf:mux#2" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/z.out}
load net {fsm_output(10)} -pin  "win_buf:mux#2" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(10)#3.itm}
load net {win_buf:mux#2.itm(0)} -pin  "win_buf:mux#2" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:mux#2.itm}
load net {win_buf:mux#2.itm(1)} -pin  "win_buf:mux#2" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:mux#2.itm}
load net {win_buf:mux#2.itm(2)} -pin  "win_buf:mux#2" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:mux#2.itm}
load net {win_buf:mux#2.itm(3)} -pin  "win_buf:mux#2" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:mux#2.itm}
load inst "win_buf:mux#1" "mux(2,2)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1009 -attr oid 1007 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:mux#1} -attr area 2.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(2,1,2)"
load net {loop_3:acc#11.sdt(3:0)#1(0)} -pin  "win_buf:mux#1" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(loop_3:acc#11.sdt(3:0)#1)(1-0).itm}
load net {loop_3:acc#11.sdt(3:0)#1(1)} -pin  "win_buf:mux#1" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(loop_3:acc#11.sdt(3:0)#1)(1-0).itm}
load net {z.out#2(0)} -pin  "win_buf:mux#1" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:slc(z.out#2)(3-0)#2.itm}
load net {z.out#2(1)} -pin  "win_buf:mux#1" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:slc(z.out#2)(3-0)#2.itm}
load net {fsm_output(10)} -pin  "win_buf:mux#1" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(10)#4.itm}
load net {win_buf:mux#1.itm(0)} -pin  "win_buf:mux#1" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:mux#1.itm}
load net {win_buf:mux#1.itm(1)} -pin  "win_buf:mux#1" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:mux#1.itm}
load inst "win_buf:mux" "mux(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1010 -attr oid 1008 -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:mux} -attr area 1.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(1,1,2)"
load net {z.out#4(0)} -pin  "win_buf:mux" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:slc(z.out#4)(3-0)#5.itm}
load net {loop_1:z(3:0).sva(0)} -pin  "win_buf:mux" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_1:z:slc(loop_1:z(3:0).sva)(0).itm}
load net {fsm_output(10)} -pin  "win_buf:mux" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(10)#2.itm}
load net {win_buf:mux.itm} -pin  "win_buf:mux" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:mux.itm}
load inst "loop_3:mux" "mux(2,4)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1011 -attr oid 1009 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux} -attr area 4.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(4,1,2)"
load net {loop_3:acc#14.psp(0)} -pin  "loop_3:mux" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#14.psp}
load net {loop_3:acc#14.psp(1)} -pin  "loop_3:mux" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#14.psp}
load net {loop_3:acc#14.psp(2)} -pin  "loop_3:mux" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#14.psp}
load net {loop_3:acc#14.psp(3)} -pin  "loop_3:mux" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#14.psp}
load net {loop_3:acc#12.sdt(3:0)(0)} -pin  "loop_3:mux" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#12.sdt(3:0)}
load net {loop_3:acc#12.sdt(3:0)(1)} -pin  "loop_3:mux" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#12.sdt(3:0)}
load net {loop_3:acc#12.sdt(3:0)(2)} -pin  "loop_3:mux" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#12.sdt(3:0)}
load net {loop_3:acc#12.sdt(3:0)(3)} -pin  "loop_3:mux" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:acc#12.sdt(3:0)}
load net {fsm_output(8)} -pin  "loop_3:mux" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(8)#5.itm}
load net {loop_3:mux.itm(0)} -pin  "loop_3:mux" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux.itm}
load net {loop_3:mux.itm(1)} -pin  "loop_3:mux" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux.itm}
load net {loop_3:mux.itm(2)} -pin  "loop_3:mux" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux.itm}
load net {loop_3:mux.itm(3)} -pin  "loop_3:mux" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux.itm}
load inst "win_buf:mux#3" "mux(2,2)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1012 -attr oid 1010 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:mux#3} -attr area 2.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(2,1,2)"
load net {loop_3:acc#12.sdt(3:0)(0)} -pin  "win_buf:mux#3" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(loop_3:acc#12.sdt(3:0))(1-0)#1.itm}
load net {loop_3:acc#12.sdt(3:0)(1)} -pin  "win_buf:mux#3" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(loop_3:acc#12.sdt(3:0))(1-0)#1.itm}
load net {j(3:0).sva(0)} -pin  "win_buf:mux#3" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j:slc(j(3:0).sva)(1-0).itm}
load net {j(3:0).sva(1)} -pin  "win_buf:mux#3" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/j:slc(j(3:0).sva)(1-0).itm}
load net {fsm_output(8)} -pin  "win_buf:mux#3" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(8)#3.itm}
load net {win_buf:mux#3.itm(0)} -pin  "win_buf:mux#3" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:mux#3.itm}
load net {win_buf:mux#3.itm(1)} -pin  "win_buf:mux#3" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:mux#3.itm}
load inst "not" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1013 -attr oid 1011 -attr @path {/SAD_MATCH/SAD_MATCH:core/not} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(4)#3.itm}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/not.itm}
load inst "win_buf:win_buf:or" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1014 -attr oid 1012 -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:win_buf:or} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {j(3:0).sva(0)} -pin  "win_buf:win_buf:or" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/j:slc(j(3:0).sva)(0).itm}
load net {not.itm} -pin  "win_buf:win_buf:or" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/not.itm}
load net {win_buf:win_buf:or.itm} -pin  "win_buf:win_buf:or" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:win_buf:or.itm}
load inst "loop_3:mux#1" "mux(2,8)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1015 -attr oid 1013 -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1} -attr area 8.001000 -attr delay 0.025641 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_mux(8,1,2)"
load net {win_buf:rsci.q_d.mxwt(0)} -pin  "loop_3:mux#1" {A0(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(1)} -pin  "loop_3:mux#1" {A0(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(2)} -pin  "loop_3:mux#1" {A0(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(3)} -pin  "loop_3:mux#1" {A0(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(4)} -pin  "loop_3:mux#1" {A0(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(5)} -pin  "loop_3:mux#1" {A0(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(6)} -pin  "loop_3:mux#1" {A0(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {win_buf:rsci.q_d.mxwt(7)} -pin  "loop_3:mux#1" {A0(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/win_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(0)} -pin  "loop_3:mux#1" {A1(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(1)} -pin  "loop_3:mux#1" {A1(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(2)} -pin  "loop_3:mux#1" {A1(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(3)} -pin  "loop_3:mux#1" {A1(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(4)} -pin  "loop_3:mux#1" {A1(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(5)} -pin  "loop_3:mux#1" {A1(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(6)} -pin  "loop_3:mux#1" {A1(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {row_buf:rsci.q_d.mxwt(7)} -pin  "loop_3:mux#1" {A1(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/row_buf:rsci.q_d.mxwt}
load net {fsm_output(8)} -pin  "loop_3:mux#1" {S(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(8)#4.itm}
load net {loop_3:mux#1.itm(0)} -pin  "loop_3:mux#1" {Z(0)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load net {loop_3:mux#1.itm(1)} -pin  "loop_3:mux#1" {Z(1)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load net {loop_3:mux#1.itm(2)} -pin  "loop_3:mux#1" {Z(2)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load net {loop_3:mux#1.itm(3)} -pin  "loop_3:mux#1" {Z(3)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load net {loop_3:mux#1.itm(4)} -pin  "loop_3:mux#1" {Z(4)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load net {loop_3:mux#1.itm(5)} -pin  "loop_3:mux#1" {Z(5)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load net {loop_3:mux#1.itm(6)} -pin  "loop_3:mux#1" {Z(6)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load net {loop_3:mux#1.itm(7)} -pin  "loop_3:mux#1" {Z(7)} -attr vt d -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:mux#1.itm}
load inst "or#152" "or(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1016 -attr oid 1014 -attr @path {/SAD_MATCH/SAD_MATCH:core/or#152} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,2)"
load net {fsm_output(8)} -pin  "or#152" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(8)#1.itm}
load net {fsm_output(4)} -pin  "or#152" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/slc(fsm_output)(4)#2.itm}
load net {or#152.itm} -pin  "or#152" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or#152.itm}
load inst "loop_4:not#3" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1017 -attr oid 1015 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:not#3} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {loop_3:slc(loop_3:acc)(3).itm} -pin  "loop_4:not#3" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(loop_3:acc)(3).itm}
load net {loop_4:not#3.itm} -pin  "loop_4:not#3" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:not#3.itm}
load inst "loop_7:not#3" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1018 -attr oid 1016 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_7:not#3} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {z.out#3(4)} -pin  "loop_7:not#3" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#3)(4-0).itm}
load net {loop_7:not#3.itm} -pin  "loop_7:not#3" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_7:not#3.itm}
load inst "loop_4:not#4" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1019 -attr oid 1017 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:not#4} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {loop_3:slc(loop_3:acc)(3).itm} -pin  "loop_4:not#4" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(loop_3:acc)(3).itm}
load net {loop_4:not#4.itm} -pin  "loop_4:not#4" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:not#4.itm}
load inst "loop_4:not#5" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1020 -attr oid 1018 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:not#5} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {loop_3:slc(loop_3:acc)(3).itm} -pin  "loop_4:not#5" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(loop_3:acc)(3).itm}
load net {loop_4:not#5.itm} -pin  "loop_4:not#5" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_4:not#5.itm}
load inst "loop_5:not" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1021 -attr oid 1019 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_5:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {z.out#1(3)} -pin  "loop_5:not" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_3:slc(z.out#1)(3-0)#3.itm}
load net {loop_5:not.itm} -pin  "loop_5:not" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_5:not.itm}
load inst "not#49" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1022 -attr oid 1020 -attr @path {/SAD_MATCH/SAD_MATCH:core/not#49} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {z.out#5(3)} -pin  "not#49" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#5.itm}
load net {not#49.itm} -pin  "not#49" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/not#49.itm}
load inst "nand#1" "nand(2,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1023 -attr oid 1021 -attr @path {/SAD_MATCH/SAD_MATCH:core/nand#1} -attr area 1.001000 -attr delay 0.176282 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_nand(1,2)"
load net {z.out#5(6)} -pin  "nand#1" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#8.itm}
load net {z.out#5(7)} -pin  "nand#1" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#9.itm}
load net {nand#1.itm} -pin  "nand#1" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nand#1.itm}
load inst "or#84" "or(31,1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1024 -attr oid 1022 -attr @path {/SAD_MATCH/SAD_MATCH:core/or#84} -attr area 6.001000 -attr delay 0.480769 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_or(1,31)"
load net {z.out#5(0)} -pin  "or#84" {A0(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#2.itm}
load net {z.out#5(1)} -pin  "or#84" {A1(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#3.itm}
load net {z.out#5(2)} -pin  "or#84" {A2(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#4.itm}
load net {not#49.itm} -pin  "or#84" {A3(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/not#49.itm}
load net {z.out#5(4)} -pin  "or#84" {A4(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#6.itm}
load net {z.out#5(5)} -pin  "or#84" {A5(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#7.itm}
load net {nand#1.itm} -pin  "or#84" {A6(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/nand#1.itm}
load net {z.out#5(8)} -pin  "or#84" {A7(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#10.itm}
load net {z.out#5(9)} -pin  "or#84" {A8(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#11.itm}
load net {z.out#5(10)} -pin  "or#84" {A9(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#12.itm}
load net {z.out#5(11)} -pin  "or#84" {A10(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#13.itm}
load net {z.out#5(12)} -pin  "or#84" {A11(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#14.itm}
load net {z.out#5(13)} -pin  "or#84" {A12(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#15.itm}
load net {z.out#5(14)} -pin  "or#84" {A13(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#16.itm}
load net {z.out#5(15)} -pin  "or#84" {A14(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#17.itm}
load net {z.out#5(16)} -pin  "or#84" {A15(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#18.itm}
load net {z.out#5(17)} -pin  "or#84" {A16(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#19.itm}
load net {z.out#5(18)} -pin  "or#84" {A17(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#20.itm}
load net {z.out#5(19)} -pin  "or#84" {A18(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#21.itm}
load net {z.out#5(20)} -pin  "or#84" {A19(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#22.itm}
load net {z.out#5(21)} -pin  "or#84" {A20(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#23.itm}
load net {z.out#5(22)} -pin  "or#84" {A21(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#24.itm}
load net {z.out#5(23)} -pin  "or#84" {A22(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#25.itm}
load net {z.out#5(24)} -pin  "or#84" {A23(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#26.itm}
load net {z.out#5(25)} -pin  "or#84" {A24(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#27.itm}
load net {z.out#5(26)} -pin  "or#84" {A25(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#28.itm}
load net {z.out#5(27)} -pin  "or#84" {A26(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#29.itm}
load net {z.out#5(28)} -pin  "or#84" {A27(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#30.itm}
load net {z.out#5(29)} -pin  "or#84" {A28(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#31.itm}
load net {z.out#5(30)} -pin  "or#84" {A29(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#32.itm}
load net {z.out#5(31)} -pin  "or#84" {A30(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#5)(31-0)#1.itm}
load net {or#84.itm} -pin  "or#84" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/or#84.itm}
load inst "loop_8:not" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1025 -attr oid 1023 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {k.sva(3)} -pin  "loop_8:not" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/k.sva(3)}
load net {loop_8:not.itm} -pin  "loop_8:not" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:not.itm}
load inst "loop_7:not" "not(1)" "INTERFACE" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1026 -attr oid 1024 -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_7:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-VIRTEX-uplus-2_beh.mgc_not(1)"
load net {z.out#3(4)} -pin  "loop_7:not" {A(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_8:slc(z.out#3)(4-0)#2.itm}
load net {loop_7:not.itm} -pin  "loop_7:not" {Z(0)} -attr @path {/SAD_MATCH/SAD_MATCH:core/loop_7:not.itm}
### END MODULE 

module new "SAD_MATCH" "orig" \
 -symlib {4d7a0506-380c-4f5c-99ec-d4a716e94862-37 SAD_MATCH__FR52ac_channel__tm__34_31ac_int__tm__17_XCiL_1_8XCbL_1_0T1 v3} \
 -symlib {4d7a0506-380c-4f5c-99ec-d4a716e94862-37 SAD_MATCH__FR52ac_channel__tm__34_31ac_int__tm__17_XCiL_1_8XCbL_1_0T1 v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1028 -attr oid 1025 -attr vt d -attr @path {/SAD_MATCH/clk}
load port {rst} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1029 -attr oid 1026 -attr vt d -attr @path {/SAD_MATCH/rst}
load portBus INPUT:rsc.dat(7:0) input 8 {INPUT:rsc.dat(7)} {INPUT:rsc.dat(6)} {INPUT:rsc.dat(5)} {INPUT:rsc.dat(4)} {INPUT:rsc.dat(3)} {INPUT:rsc.dat(2)} {INPUT:rsc.dat(1)} {INPUT:rsc.dat(0)} -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1030 -attr oid 1027 -attr vt d -attr @path {/SAD_MATCH/INPUT:rsc.dat}
load port {INPUT:rsc.vld} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1031 -attr oid 1028 -attr vt d -attr @path {/SAD_MATCH/INPUT:rsc.vld}
load port {INPUT:rsc.rdy} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1032 -attr oid 1029 -attr vt d -attr @path {/SAD_MATCH/INPUT:rsc.rdy}
load portBus OUTPUT:rsc.dat(7:0) output 8 {OUTPUT:rsc.dat(7)} {OUTPUT:rsc.dat(6)} {OUTPUT:rsc.dat(5)} {OUTPUT:rsc.dat(4)} {OUTPUT:rsc.dat(3)} {OUTPUT:rsc.dat(2)} {OUTPUT:rsc.dat(1)} {OUTPUT:rsc.dat(0)} -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1033 -attr oid 1030 -attr vt d -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load port {OUTPUT:rsc.vld} output -symbol right_portout noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1034 -attr oid 1031 -attr vt d -attr @path {/SAD_MATCH/OUTPUT:rsc.vld}
load port {OUTPUT:rsc.rdy} input -symbol left_portin noname -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1035 -attr oid 1032 -attr vt d -attr @path {/SAD_MATCH/OUTPUT:rsc.rdy}
load symbol "Xilinx_RAMS.BLOCK_1R1W_RBW" "Xilinx_RAMS.BLOCK_1R1W_RBW(8,7,100,5)" EXT boxcolor 0 \
     portBus radr input 7 {radr(6)} {radr(5)} {radr(4)} {radr(3)} {radr(2)} {radr(1)} {radr(0)} \
     portBus wadr input 7 {wadr(6)} {wadr(5)} {wadr(4)} {wadr(3)} {wadr(2)} {wadr(1)} {wadr(0)} \
     portBus d input 8 {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     port {we} input \
     port {re} input \
     port {clk} input \
     portBus q output 8 {q(7)} {q(6)} {q(5)} {q(4)} {q(3)} {q(2)} {q(1)} {q(0)} \

load symbol "Xilinx_RAMS.BLOCK_1R1W_RBW" "Xilinx_RAMS.BLOCK_1R1W_RBW(8,7,100,6)" EXT boxcolor 0 \
     portBus radr input 7 {radr(6)} {radr(5)} {radr(4)} {radr(3)} {radr(2)} {radr(1)} {radr(0)} \
     portBus wadr input 7 {wadr(6)} {wadr(5)} {wadr(4)} {wadr(3)} {wadr(2)} {wadr(1)} {wadr(0)} \
     portBus d input 8 {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     port {we} input \
     port {re} input \
     port {clk} input \
     portBus q output 8 {q(7)} {q(6)} {q(5)} {q(4)} {q(3)} {q(2)} {q(1)} {q(0)} \

load symbol "SAD_MATCH:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(8,7,100,5)gen" "orig" GEN \
 fillcolor 1 \
     port {we} output \
     portBus d output 8 {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus wadr output 7 {wadr(6)} {wadr(5)} {wadr(4)} {wadr(3)} {wadr(2)} {wadr(1)} {wadr(0)} \
     port {re} output \
     portBus q input 8 {q(7)} {q(6)} {q(5)} {q(4)} {q(3)} {q(2)} {q(1)} {q(0)} \
     portBus radr output 7 {radr(6)} {radr(5)} {radr(4)} {radr(3)} {radr(2)} {radr(1)} {radr(0)} \
     portBus radr_d input 7 {radr_d(6)} {radr_d(5)} {radr_d(4)} {radr_d(3)} {radr_d(2)} {radr_d(1)} {radr_d(0)} \
     portBus wadr_d input 7 {wadr_d(6)} {wadr_d(5)} {wadr_d(4)} {wadr_d(3)} {wadr_d(2)} {wadr_d(1)} {wadr_d(0)} \
     portBus d_d input 8 {d_d(7)} {d_d(6)} {d_d(5)} {d_d(4)} {d_d(3)} {d_d(2)} {d_d(1)} {d_d(0)} \
     port {we_d} input \
     port {re_d} input \
     port {clk} input \
     portBus q_d output 8 {q_d(7)} {q_d(6)} {q_d(5)} {q_d(4)} {q_d(3)} {q_d(2)} {q_d(1)} {q_d(0)} \

load symbol "SAD_MATCH:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(8,7,100,6)gen" "orig" GEN \
 fillcolor 1 \
     port {we} output \
     portBus d output 8 {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus wadr output 7 {wadr(6)} {wadr(5)} {wadr(4)} {wadr(3)} {wadr(2)} {wadr(1)} {wadr(0)} \
     port {re} output \
     portBus q input 8 {q(7)} {q(6)} {q(5)} {q(4)} {q(3)} {q(2)} {q(1)} {q(0)} \
     portBus radr output 7 {radr(6)} {radr(5)} {radr(4)} {radr(3)} {radr(2)} {radr(1)} {radr(0)} \
     portBus radr_d input 7 {radr_d(6)} {radr_d(5)} {radr_d(4)} {radr_d(3)} {radr_d(2)} {radr_d(1)} {radr_d(0)} \
     portBus wadr_d input 7 {wadr_d(6)} {wadr_d(5)} {wadr_d(4)} {wadr_d(3)} {wadr_d(2)} {wadr_d(1)} {wadr_d(0)} \
     portBus d_d input 8 {d_d(7)} {d_d(6)} {d_d(5)} {d_d(4)} {d_d(3)} {d_d(2)} {d_d(1)} {d_d(0)} \
     port {we_d} input \
     port {re_d} input \
     port {clk} input \
     portBus q_d output 8 {q_d(7)} {q_d(6)} {q_d(5)} {q_d(4)} {q_d(3)} {q_d(2)} {q_d(1)} {q_d(0)} \

load symbol "SAD_MATCH:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus INPUT:rsc.dat input 8 {INPUT:rsc.dat(7)} {INPUT:rsc.dat(6)} {INPUT:rsc.dat(5)} {INPUT:rsc.dat(4)} {INPUT:rsc.dat(3)} {INPUT:rsc.dat(2)} {INPUT:rsc.dat(1)} {INPUT:rsc.dat(0)} \
     port {INPUT:rsc.vld} input \
     port {INPUT:rsc.rdy} output \
     portBus OUTPUT:rsc.dat output 8 {OUTPUT:rsc.dat(7)} {OUTPUT:rsc.dat(6)} {OUTPUT:rsc.dat(5)} {OUTPUT:rsc.dat(4)} {OUTPUT:rsc.dat(3)} {OUTPUT:rsc.dat(2)} {OUTPUT:rsc.dat(1)} {OUTPUT:rsc.dat(0)} \
     port {OUTPUT:rsc.vld} output \
     port {OUTPUT:rsc.rdy} input \
     portBus row_buf:rsci.radr_d output 7 {row_buf:rsci.radr_d(6)} {row_buf:rsci.radr_d(5)} {row_buf:rsci.radr_d(4)} {row_buf:rsci.radr_d(3)} {row_buf:rsci.radr_d(2)} {row_buf:rsci.radr_d(1)} {row_buf:rsci.radr_d(0)} \
     portBus row_buf:rsci.wadr_d output 7 {row_buf:rsci.wadr_d(6)} {row_buf:rsci.wadr_d(5)} {row_buf:rsci.wadr_d(4)} {row_buf:rsci.wadr_d(3)} {row_buf:rsci.wadr_d(2)} {row_buf:rsci.wadr_d(1)} {row_buf:rsci.wadr_d(0)} \
     portBus row_buf:rsci.d_d output 8 {row_buf:rsci.d_d(7)} {row_buf:rsci.d_d(6)} {row_buf:rsci.d_d(5)} {row_buf:rsci.d_d(4)} {row_buf:rsci.d_d(3)} {row_buf:rsci.d_d(2)} {row_buf:rsci.d_d(1)} {row_buf:rsci.d_d(0)} \
     port {row_buf:rsci.we_d} output \
     port {row_buf:rsci.re_d} output \
     portBus row_buf:rsci.q_d input 8 {row_buf:rsci.q_d(7)} {row_buf:rsci.q_d(6)} {row_buf:rsci.q_d(5)} {row_buf:rsci.q_d(4)} {row_buf:rsci.q_d(3)} {row_buf:rsci.q_d(2)} {row_buf:rsci.q_d(1)} {row_buf:rsci.q_d(0)} \
     portBus win_buf:rsci.radr_d output 7 {win_buf:rsci.radr_d(6)} {win_buf:rsci.radr_d(5)} {win_buf:rsci.radr_d(4)} {win_buf:rsci.radr_d(3)} {win_buf:rsci.radr_d(2)} {win_buf:rsci.radr_d(1)} {win_buf:rsci.radr_d(0)} \
     portBus win_buf:rsci.wadr_d output 7 {win_buf:rsci.wadr_d(6)} {win_buf:rsci.wadr_d(5)} {win_buf:rsci.wadr_d(4)} {win_buf:rsci.wadr_d(3)} {win_buf:rsci.wadr_d(2)} {win_buf:rsci.wadr_d(1)} {win_buf:rsci.wadr_d(0)} \
     portBus win_buf:rsci.d_d output 8 {win_buf:rsci.d_d(7)} {win_buf:rsci.d_d(6)} {win_buf:rsci.d_d(5)} {win_buf:rsci.d_d(4)} {win_buf:rsci.d_d(3)} {win_buf:rsci.d_d(2)} {win_buf:rsci.d_d(1)} {win_buf:rsci.d_d(0)} \
     port {win_buf:rsci.we_d} output \
     port {win_buf:rsci.re_d} output \
     portBus win_buf:rsci.q_d input 8 {win_buf:rsci.q_d(7)} {win_buf:rsci.q_d(6)} {win_buf:rsci.q_d(5)} {win_buf:rsci.q_d(4)} {win_buf:rsci.q_d(3)} {win_buf:rsci.q_d(2)} {win_buf:rsci.q_d(1)} {win_buf:rsci.q_d(0)} \

load net {row_buf:rsci.radr_d(0)} -attr vt d
load net {row_buf:rsci.radr_d(1)} -attr vt d
load net {row_buf:rsci.radr_d(2)} -attr vt d
load net {row_buf:rsci.radr_d(3)} -attr vt d
load net {row_buf:rsci.radr_d(4)} -attr vt d
load net {row_buf:rsci.radr_d(5)} -attr vt d
load net {row_buf:rsci.radr_d(6)} -attr vt d
load netBundle {row_buf:rsci.radr_d} 7 {row_buf:rsci.radr_d(0)} {row_buf:rsci.radr_d(1)} {row_buf:rsci.radr_d(2)} {row_buf:rsci.radr_d(3)} {row_buf:rsci.radr_d(4)} {row_buf:rsci.radr_d(5)} {row_buf:rsci.radr_d(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1036 -attr oid 1033 -attr vt d -attr @path {/SAD_MATCH/row_buf:rsci.radr_d}
load net {row_buf:rsci.wadr_d(0)} -attr vt d
load net {row_buf:rsci.wadr_d(1)} -attr vt d
load net {row_buf:rsci.wadr_d(2)} -attr vt d
load net {row_buf:rsci.wadr_d(3)} -attr vt d
load net {row_buf:rsci.wadr_d(4)} -attr vt d
load net {row_buf:rsci.wadr_d(5)} -attr vt d
load net {row_buf:rsci.wadr_d(6)} -attr vt d
load netBundle {row_buf:rsci.wadr_d} 7 {row_buf:rsci.wadr_d(0)} {row_buf:rsci.wadr_d(1)} {row_buf:rsci.wadr_d(2)} {row_buf:rsci.wadr_d(3)} {row_buf:rsci.wadr_d(4)} {row_buf:rsci.wadr_d(5)} {row_buf:rsci.wadr_d(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1037 -attr oid 1034 -attr vt d -attr @path {/SAD_MATCH/row_buf:rsci.wadr_d}
load net {row_buf:rsci.d_d(0)} -attr vt d
load net {row_buf:rsci.d_d(1)} -attr vt d
load net {row_buf:rsci.d_d(2)} -attr vt d
load net {row_buf:rsci.d_d(3)} -attr vt d
load net {row_buf:rsci.d_d(4)} -attr vt d
load net {row_buf:rsci.d_d(5)} -attr vt d
load net {row_buf:rsci.d_d(6)} -attr vt d
load net {row_buf:rsci.d_d(7)} -attr vt d
load netBundle {row_buf:rsci.d_d} 8 {row_buf:rsci.d_d(0)} {row_buf:rsci.d_d(1)} {row_buf:rsci.d_d(2)} {row_buf:rsci.d_d(3)} {row_buf:rsci.d_d(4)} {row_buf:rsci.d_d(5)} {row_buf:rsci.d_d(6)} {row_buf:rsci.d_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1038 -attr oid 1035 -attr vt d -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.we_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1039 -attr oid 1036 -attr vt d
load net {row_buf:rsci.re_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1040 -attr oid 1037 -attr vt d
load net {row_buf:rsci.q_d(0)} -attr vt d
load net {row_buf:rsci.q_d(1)} -attr vt d
load net {row_buf:rsci.q_d(2)} -attr vt d
load net {row_buf:rsci.q_d(3)} -attr vt d
load net {row_buf:rsci.q_d(4)} -attr vt d
load net {row_buf:rsci.q_d(5)} -attr vt d
load net {row_buf:rsci.q_d(6)} -attr vt d
load net {row_buf:rsci.q_d(7)} -attr vt d
load netBundle {row_buf:rsci.q_d} 8 {row_buf:rsci.q_d(0)} {row_buf:rsci.q_d(1)} {row_buf:rsci.q_d(2)} {row_buf:rsci.q_d(3)} {row_buf:rsci.q_d(4)} {row_buf:rsci.q_d(5)} {row_buf:rsci.q_d(6)} {row_buf:rsci.q_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1041 -attr oid 1038 -attr vt d -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load net {win_buf:rsci.radr_d(0)} -attr vt d
load net {win_buf:rsci.radr_d(1)} -attr vt d
load net {win_buf:rsci.radr_d(2)} -attr vt d
load net {win_buf:rsci.radr_d(3)} -attr vt d
load net {win_buf:rsci.radr_d(4)} -attr vt d
load net {win_buf:rsci.radr_d(5)} -attr vt d
load net {win_buf:rsci.radr_d(6)} -attr vt d
load netBundle {win_buf:rsci.radr_d} 7 {win_buf:rsci.radr_d(0)} {win_buf:rsci.radr_d(1)} {win_buf:rsci.radr_d(2)} {win_buf:rsci.radr_d(3)} {win_buf:rsci.radr_d(4)} {win_buf:rsci.radr_d(5)} {win_buf:rsci.radr_d(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1042 -attr oid 1039 -attr vt d -attr @path {/SAD_MATCH/win_buf:rsci.radr_d}
load net {win_buf:rsci.wadr_d(0)} -attr vt d
load net {win_buf:rsci.wadr_d(1)} -attr vt d
load net {win_buf:rsci.wadr_d(2)} -attr vt d
load net {win_buf:rsci.wadr_d(3)} -attr vt d
load net {win_buf:rsci.wadr_d(4)} -attr vt d
load net {win_buf:rsci.wadr_d(5)} -attr vt d
load net {win_buf:rsci.wadr_d(6)} -attr vt d
load netBundle {win_buf:rsci.wadr_d} 7 {win_buf:rsci.wadr_d(0)} {win_buf:rsci.wadr_d(1)} {win_buf:rsci.wadr_d(2)} {win_buf:rsci.wadr_d(3)} {win_buf:rsci.wadr_d(4)} {win_buf:rsci.wadr_d(5)} {win_buf:rsci.wadr_d(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1043 -attr oid 1040 -attr vt d -attr @path {/SAD_MATCH/win_buf:rsci.wadr_d}
load net {win_buf:rsci.d_d(0)} -attr vt d
load net {win_buf:rsci.d_d(1)} -attr vt d
load net {win_buf:rsci.d_d(2)} -attr vt d
load net {win_buf:rsci.d_d(3)} -attr vt d
load net {win_buf:rsci.d_d(4)} -attr vt d
load net {win_buf:rsci.d_d(5)} -attr vt d
load net {win_buf:rsci.d_d(6)} -attr vt d
load net {win_buf:rsci.d_d(7)} -attr vt d
load netBundle {win_buf:rsci.d_d} 8 {win_buf:rsci.d_d(0)} {win_buf:rsci.d_d(1)} {win_buf:rsci.d_d(2)} {win_buf:rsci.d_d(3)} {win_buf:rsci.d_d(4)} {win_buf:rsci.d_d(5)} {win_buf:rsci.d_d(6)} {win_buf:rsci.d_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1044 -attr oid 1041 -attr vt d -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.we_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1045 -attr oid 1042 -attr vt d
load net {win_buf:rsci.re_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1046 -attr oid 1043 -attr vt d
load net {win_buf:rsci.q_d(0)} -attr vt d
load net {win_buf:rsci.q_d(1)} -attr vt d
load net {win_buf:rsci.q_d(2)} -attr vt d
load net {win_buf:rsci.q_d(3)} -attr vt d
load net {win_buf:rsci.q_d(4)} -attr vt d
load net {win_buf:rsci.q_d(5)} -attr vt d
load net {win_buf:rsci.q_d(6)} -attr vt d
load net {win_buf:rsci.q_d(7)} -attr vt d
load netBundle {win_buf:rsci.q_d} 8 {win_buf:rsci.q_d(0)} {win_buf:rsci.q_d(1)} {win_buf:rsci.q_d(2)} {win_buf:rsci.q_d(3)} {win_buf:rsci.q_d(4)} {win_buf:rsci.q_d(5)} {win_buf:rsci.q_d(6)} {win_buf:rsci.q_d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1047 -attr oid 1044 -attr vt d -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load net {row_buf:rsc.we} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1048 -attr oid 1045 -attr vt d
load net {row_buf:rsc.d(0)} -attr vt d
load net {row_buf:rsc.d(1)} -attr vt d
load net {row_buf:rsc.d(2)} -attr vt d
load net {row_buf:rsc.d(3)} -attr vt d
load net {row_buf:rsc.d(4)} -attr vt d
load net {row_buf:rsc.d(5)} -attr vt d
load net {row_buf:rsc.d(6)} -attr vt d
load net {row_buf:rsc.d(7)} -attr vt d
load netBundle {row_buf:rsc.d} 8 {row_buf:rsc.d(0)} {row_buf:rsc.d(1)} {row_buf:rsc.d(2)} {row_buf:rsc.d(3)} {row_buf:rsc.d(4)} {row_buf:rsc.d(5)} {row_buf:rsc.d(6)} {row_buf:rsc.d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1049 -attr oid 1046 -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.wadr(0)} -attr vt d
load net {row_buf:rsc.wadr(1)} -attr vt d
load net {row_buf:rsc.wadr(2)} -attr vt d
load net {row_buf:rsc.wadr(3)} -attr vt d
load net {row_buf:rsc.wadr(4)} -attr vt d
load net {row_buf:rsc.wadr(5)} -attr vt d
load net {row_buf:rsc.wadr(6)} -attr vt d
load netBundle {row_buf:rsc.wadr} 7 {row_buf:rsc.wadr(0)} {row_buf:rsc.wadr(1)} {row_buf:rsc.wadr(2)} {row_buf:rsc.wadr(3)} {row_buf:rsc.wadr(4)} {row_buf:rsc.wadr(5)} {row_buf:rsc.wadr(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1050 -attr oid 1047 -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.wadr}
load net {row_buf:rsc.re} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1051 -attr oid 1048 -attr vt d
load net {row_buf:rsc.q(0)} -attr vt d
load net {row_buf:rsc.q(1)} -attr vt d
load net {row_buf:rsc.q(2)} -attr vt d
load net {row_buf:rsc.q(3)} -attr vt d
load net {row_buf:rsc.q(4)} -attr vt d
load net {row_buf:rsc.q(5)} -attr vt d
load net {row_buf:rsc.q(6)} -attr vt d
load net {row_buf:rsc.q(7)} -attr vt d
load netBundle {row_buf:rsc.q} 8 {row_buf:rsc.q(0)} {row_buf:rsc.q(1)} {row_buf:rsc.q(2)} {row_buf:rsc.q(3)} {row_buf:rsc.q(4)} {row_buf:rsc.q(5)} {row_buf:rsc.q(6)} {row_buf:rsc.q(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1052 -attr oid 1049 -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.q}
load net {row_buf:rsc.radr(0)} -attr vt d
load net {row_buf:rsc.radr(1)} -attr vt d
load net {row_buf:rsc.radr(2)} -attr vt d
load net {row_buf:rsc.radr(3)} -attr vt d
load net {row_buf:rsc.radr(4)} -attr vt d
load net {row_buf:rsc.radr(5)} -attr vt d
load net {row_buf:rsc.radr(6)} -attr vt d
load netBundle {row_buf:rsc.radr} 7 {row_buf:rsc.radr(0)} {row_buf:rsc.radr(1)} {row_buf:rsc.radr(2)} {row_buf:rsc.radr(3)} {row_buf:rsc.radr(4)} {row_buf:rsc.radr(5)} {row_buf:rsc.radr(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1053 -attr oid 1050 -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.radr}
load net {win_buf:rsc.we} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1054 -attr oid 1051 -attr vt d
load net {win_buf:rsc.d(0)} -attr vt d
load net {win_buf:rsc.d(1)} -attr vt d
load net {win_buf:rsc.d(2)} -attr vt d
load net {win_buf:rsc.d(3)} -attr vt d
load net {win_buf:rsc.d(4)} -attr vt d
load net {win_buf:rsc.d(5)} -attr vt d
load net {win_buf:rsc.d(6)} -attr vt d
load net {win_buf:rsc.d(7)} -attr vt d
load netBundle {win_buf:rsc.d} 8 {win_buf:rsc.d(0)} {win_buf:rsc.d(1)} {win_buf:rsc.d(2)} {win_buf:rsc.d(3)} {win_buf:rsc.d(4)} {win_buf:rsc.d(5)} {win_buf:rsc.d(6)} {win_buf:rsc.d(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1055 -attr oid 1052 -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.wadr(0)} -attr vt d
load net {win_buf:rsc.wadr(1)} -attr vt d
load net {win_buf:rsc.wadr(2)} -attr vt d
load net {win_buf:rsc.wadr(3)} -attr vt d
load net {win_buf:rsc.wadr(4)} -attr vt d
load net {win_buf:rsc.wadr(5)} -attr vt d
load net {win_buf:rsc.wadr(6)} -attr vt d
load netBundle {win_buf:rsc.wadr} 7 {win_buf:rsc.wadr(0)} {win_buf:rsc.wadr(1)} {win_buf:rsc.wadr(2)} {win_buf:rsc.wadr(3)} {win_buf:rsc.wadr(4)} {win_buf:rsc.wadr(5)} {win_buf:rsc.wadr(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1056 -attr oid 1053 -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.wadr}
load net {win_buf:rsc.re} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1057 -attr oid 1054 -attr vt d
load net {win_buf:rsc.q(0)} -attr vt d
load net {win_buf:rsc.q(1)} -attr vt d
load net {win_buf:rsc.q(2)} -attr vt d
load net {win_buf:rsc.q(3)} -attr vt d
load net {win_buf:rsc.q(4)} -attr vt d
load net {win_buf:rsc.q(5)} -attr vt d
load net {win_buf:rsc.q(6)} -attr vt d
load net {win_buf:rsc.q(7)} -attr vt d
load netBundle {win_buf:rsc.q} 8 {win_buf:rsc.q(0)} {win_buf:rsc.q(1)} {win_buf:rsc.q(2)} {win_buf:rsc.q(3)} {win_buf:rsc.q(4)} {win_buf:rsc.q(5)} {win_buf:rsc.q(6)} {win_buf:rsc.q(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1058 -attr oid 1055 -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.q}
load net {win_buf:rsc.radr(0)} -attr vt d
load net {win_buf:rsc.radr(1)} -attr vt d
load net {win_buf:rsc.radr(2)} -attr vt d
load net {win_buf:rsc.radr(3)} -attr vt d
load net {win_buf:rsc.radr(4)} -attr vt d
load net {win_buf:rsc.radr(5)} -attr vt d
load net {win_buf:rsc.radr(6)} -attr vt d
load netBundle {win_buf:rsc.radr} 7 {win_buf:rsc.radr(0)} {win_buf:rsc.radr(1)} {win_buf:rsc.radr(2)} {win_buf:rsc.radr(3)} {win_buf:rsc.radr(4)} {win_buf:rsc.radr(5)} {win_buf:rsc.radr(6)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1059 -attr oid 1056 -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.radr}
load net {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1060 -attr oid 1057 -attr vt d
load net {clk} -port {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1061 -attr oid 1058 -attr vt d
load net {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1062 -attr oid 1059 -attr vt d
load net {rst} -port {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1063 -attr oid 1060 -attr vt d
load net {INPUT:rsc.dat(0)} -attr vt d
load net {INPUT:rsc.dat(1)} -attr vt d
load net {INPUT:rsc.dat(2)} -attr vt d
load net {INPUT:rsc.dat(3)} -attr vt d
load net {INPUT:rsc.dat(4)} -attr vt d
load net {INPUT:rsc.dat(5)} -attr vt d
load net {INPUT:rsc.dat(6)} -attr vt d
load net {INPUT:rsc.dat(7)} -attr vt d
load netBundle {INPUT:rsc.dat} 8 {INPUT:rsc.dat(0)} {INPUT:rsc.dat(1)} {INPUT:rsc.dat(2)} {INPUT:rsc.dat(3)} {INPUT:rsc.dat(4)} {INPUT:rsc.dat(5)} {INPUT:rsc.dat(6)} {INPUT:rsc.dat(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1064 -attr oid 1061 -attr vt d -attr @path {/SAD_MATCH/INPUT:rsc.dat}
load net {INPUT:rsc.dat(0)} -port {INPUT:rsc.dat(0)} -attr vt d
load net {INPUT:rsc.dat(1)} -port {INPUT:rsc.dat(1)} -attr vt d
load net {INPUT:rsc.dat(2)} -port {INPUT:rsc.dat(2)} -attr vt d
load net {INPUT:rsc.dat(3)} -port {INPUT:rsc.dat(3)} -attr vt d
load net {INPUT:rsc.dat(4)} -port {INPUT:rsc.dat(4)} -attr vt d
load net {INPUT:rsc.dat(5)} -port {INPUT:rsc.dat(5)} -attr vt d
load net {INPUT:rsc.dat(6)} -port {INPUT:rsc.dat(6)} -attr vt d
load net {INPUT:rsc.dat(7)} -port {INPUT:rsc.dat(7)} -attr vt d
load netBundle {INPUT:rsc.dat} 8 {INPUT:rsc.dat(0)} {INPUT:rsc.dat(1)} {INPUT:rsc.dat(2)} {INPUT:rsc.dat(3)} {INPUT:rsc.dat(4)} {INPUT:rsc.dat(5)} {INPUT:rsc.dat(6)} {INPUT:rsc.dat(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1065 -attr oid 1062 -attr vt d -attr @path {/SAD_MATCH/INPUT:rsc.dat}
load net {INPUT:rsc.vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1066 -attr oid 1063 -attr vt d
load net {INPUT:rsc.vld} -port {INPUT:rsc.vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1067 -attr oid 1064 -attr vt d
load net {INPUT:rsc.rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1068 -attr oid 1065 -attr vt d
load net {INPUT:rsc.rdy} -port {INPUT:rsc.rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1069 -attr oid 1066 -attr vt d -attr @path {/SAD_MATCH/INPUT:rsc.rdy}
load net {OUTPUT:rsc.dat(0)} -attr vt d
load net {OUTPUT:rsc.dat(1)} -attr vt d
load net {OUTPUT:rsc.dat(2)} -attr vt d
load net {OUTPUT:rsc.dat(3)} -attr vt d
load net {OUTPUT:rsc.dat(4)} -attr vt d
load net {OUTPUT:rsc.dat(5)} -attr vt d
load net {OUTPUT:rsc.dat(6)} -attr vt d
load net {OUTPUT:rsc.dat(7)} -attr vt d
load netBundle {OUTPUT:rsc.dat} 8 {OUTPUT:rsc.dat(0)} {OUTPUT:rsc.dat(1)} {OUTPUT:rsc.dat(2)} {OUTPUT:rsc.dat(3)} {OUTPUT:rsc.dat(4)} {OUTPUT:rsc.dat(5)} {OUTPUT:rsc.dat(6)} {OUTPUT:rsc.dat(7)} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1070 -attr oid 1067 -attr vt d -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(0)} -port {OUTPUT:rsc.dat(0)} -attr vt d -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(1)} -port {OUTPUT:rsc.dat(1)} -attr vt d -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(2)} -port {OUTPUT:rsc.dat(2)} -attr vt d -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(3)} -port {OUTPUT:rsc.dat(3)} -attr vt d -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(4)} -port {OUTPUT:rsc.dat(4)} -attr vt d -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(5)} -port {OUTPUT:rsc.dat(5)} -attr vt d -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(6)} -port {OUTPUT:rsc.dat(6)} -attr vt d -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(7)} -port {OUTPUT:rsc.dat(7)} -attr vt d -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1071 -attr oid 1068 -attr vt d
load net {OUTPUT:rsc.vld} -port {OUTPUT:rsc.vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1072 -attr oid 1069 -attr vt d -attr @path {/SAD_MATCH/OUTPUT:rsc.vld}
load net {OUTPUT:rsc.rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1073 -attr oid 1070 -attr vt d
load net {OUTPUT:rsc.rdy} -port {OUTPUT:rsc.rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1074 -attr oid 1071 -attr vt d
load inst "row_buf:rsci" "SAD_MATCH:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(8,7,100,5)gen" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1075 -attr oid 1072 -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci} -attr hier "/SAD_MATCH/SAD_MATCH:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(8,7,100,5)gen"
load net {row_buf:rsc.we} -pin  "row_buf:rsci" {we} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1076 -attr oid 1073 -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.we}
load net {row_buf:rsc.d(0)} -pin  "row_buf:rsci" {d(0)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.d(1)} -pin  "row_buf:rsci" {d(1)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.d(2)} -pin  "row_buf:rsci" {d(2)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.d(3)} -pin  "row_buf:rsci" {d(3)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.d(4)} -pin  "row_buf:rsci" {d(4)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.d(5)} -pin  "row_buf:rsci" {d(5)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.d(6)} -pin  "row_buf:rsci" {d(6)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.d(7)} -pin  "row_buf:rsci" {d(7)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.wadr(0)} -pin  "row_buf:rsci" {wadr(0)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.wadr}
load net {row_buf:rsc.wadr(1)} -pin  "row_buf:rsci" {wadr(1)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.wadr}
load net {row_buf:rsc.wadr(2)} -pin  "row_buf:rsci" {wadr(2)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.wadr}
load net {row_buf:rsc.wadr(3)} -pin  "row_buf:rsci" {wadr(3)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.wadr}
load net {row_buf:rsc.wadr(4)} -pin  "row_buf:rsci" {wadr(4)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.wadr}
load net {row_buf:rsc.wadr(5)} -pin  "row_buf:rsci" {wadr(5)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.wadr}
load net {row_buf:rsc.wadr(6)} -pin  "row_buf:rsci" {wadr(6)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.wadr}
load net {row_buf:rsc.re} -pin  "row_buf:rsci" {re} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1077 -attr oid 1074 -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.re}
load net {row_buf:rsc.q(0)} -pin  "row_buf:rsci" {q(0)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.q}
load net {row_buf:rsc.q(1)} -pin  "row_buf:rsci" {q(1)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.q}
load net {row_buf:rsc.q(2)} -pin  "row_buf:rsci" {q(2)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.q}
load net {row_buf:rsc.q(3)} -pin  "row_buf:rsci" {q(3)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.q}
load net {row_buf:rsc.q(4)} -pin  "row_buf:rsci" {q(4)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.q}
load net {row_buf:rsc.q(5)} -pin  "row_buf:rsci" {q(5)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.q}
load net {row_buf:rsc.q(6)} -pin  "row_buf:rsci" {q(6)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.q}
load net {row_buf:rsc.q(7)} -pin  "row_buf:rsci" {q(7)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.q}
load net {row_buf:rsc.radr(0)} -pin  "row_buf:rsci" {radr(0)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.radr}
load net {row_buf:rsc.radr(1)} -pin  "row_buf:rsci" {radr(1)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.radr}
load net {row_buf:rsc.radr(2)} -pin  "row_buf:rsci" {radr(2)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.radr}
load net {row_buf:rsc.radr(3)} -pin  "row_buf:rsci" {radr(3)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.radr}
load net {row_buf:rsc.radr(4)} -pin  "row_buf:rsci" {radr(4)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.radr}
load net {row_buf:rsc.radr(5)} -pin  "row_buf:rsci" {radr(5)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.radr}
load net {row_buf:rsc.radr(6)} -pin  "row_buf:rsci" {radr(6)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsc.radr}
load net {row_buf:rsci.radr_d(0)} -pin  "row_buf:rsci" {radr_d(0)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(1)} -pin  "row_buf:rsci" {radr_d(1)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(2)} -pin  "row_buf:rsci" {radr_d(2)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(3)} -pin  "row_buf:rsci" {radr_d(3)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(4)} -pin  "row_buf:rsci" {radr_d(4)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(5)} -pin  "row_buf:rsci" {radr_d(5)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(6)} -pin  "row_buf:rsci" {radr_d(6)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.radr_d}
load net {row_buf:rsci.wadr_d(0)} -pin  "row_buf:rsci" {wadr_d(0)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(1)} -pin  "row_buf:rsci" {wadr_d(1)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(2)} -pin  "row_buf:rsci" {wadr_d(2)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(3)} -pin  "row_buf:rsci" {wadr_d(3)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(4)} -pin  "row_buf:rsci" {wadr_d(4)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(5)} -pin  "row_buf:rsci" {wadr_d(5)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(6)} -pin  "row_buf:rsci" {wadr_d(6)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.wadr_d}
load net {row_buf:rsci.d_d(0)} -pin  "row_buf:rsci" {d_d(0)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(1)} -pin  "row_buf:rsci" {d_d(1)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(2)} -pin  "row_buf:rsci" {d_d(2)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(3)} -pin  "row_buf:rsci" {d_d(3)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(4)} -pin  "row_buf:rsci" {d_d(4)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(5)} -pin  "row_buf:rsci" {d_d(5)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(6)} -pin  "row_buf:rsci" {d_d(6)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(7)} -pin  "row_buf:rsci" {d_d(7)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.we_d} -pin  "row_buf:rsci" {we_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1078 -attr oid 1075 -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.we_d}
load net {row_buf:rsci.re_d} -pin  "row_buf:rsci" {re_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1079 -attr oid 1076 -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.re_d}
load net {clk} -pin  "row_buf:rsci" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1080 -attr oid 1077 -attr vt dc -attr @path {/SAD_MATCH/clk}
load net {row_buf:rsci.q_d(0)} -pin  "row_buf:rsci" {q_d(0)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(1)} -pin  "row_buf:rsci" {q_d(1)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(2)} -pin  "row_buf:rsci" {q_d(2)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(3)} -pin  "row_buf:rsci" {q_d(3)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(4)} -pin  "row_buf:rsci" {q_d(4)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(5)} -pin  "row_buf:rsci" {q_d(5)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(6)} -pin  "row_buf:rsci" {q_d(6)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(7)} -pin  "row_buf:rsci" {q_d(7)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load inst "win_buf:rsci" "SAD_MATCH:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(8,7,100,6)gen" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1081 -attr oid 1078 -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci} -attr hier "/SAD_MATCH/SAD_MATCH:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(8,7,100,6)gen"
load net {win_buf:rsc.we} -pin  "win_buf:rsci" {we} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1082 -attr oid 1079 -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.we}
load net {win_buf:rsc.d(0)} -pin  "win_buf:rsci" {d(0)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.d(1)} -pin  "win_buf:rsci" {d(1)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.d(2)} -pin  "win_buf:rsci" {d(2)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.d(3)} -pin  "win_buf:rsci" {d(3)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.d(4)} -pin  "win_buf:rsci" {d(4)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.d(5)} -pin  "win_buf:rsci" {d(5)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.d(6)} -pin  "win_buf:rsci" {d(6)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.d(7)} -pin  "win_buf:rsci" {d(7)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.wadr(0)} -pin  "win_buf:rsci" {wadr(0)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.wadr}
load net {win_buf:rsc.wadr(1)} -pin  "win_buf:rsci" {wadr(1)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.wadr}
load net {win_buf:rsc.wadr(2)} -pin  "win_buf:rsci" {wadr(2)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.wadr}
load net {win_buf:rsc.wadr(3)} -pin  "win_buf:rsci" {wadr(3)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.wadr}
load net {win_buf:rsc.wadr(4)} -pin  "win_buf:rsci" {wadr(4)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.wadr}
load net {win_buf:rsc.wadr(5)} -pin  "win_buf:rsci" {wadr(5)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.wadr}
load net {win_buf:rsc.wadr(6)} -pin  "win_buf:rsci" {wadr(6)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.wadr}
load net {win_buf:rsc.re} -pin  "win_buf:rsci" {re} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1083 -attr oid 1080 -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.re}
load net {win_buf:rsc.q(0)} -pin  "win_buf:rsci" {q(0)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.q}
load net {win_buf:rsc.q(1)} -pin  "win_buf:rsci" {q(1)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.q}
load net {win_buf:rsc.q(2)} -pin  "win_buf:rsci" {q(2)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.q}
load net {win_buf:rsc.q(3)} -pin  "win_buf:rsci" {q(3)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.q}
load net {win_buf:rsc.q(4)} -pin  "win_buf:rsci" {q(4)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.q}
load net {win_buf:rsc.q(5)} -pin  "win_buf:rsci" {q(5)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.q}
load net {win_buf:rsc.q(6)} -pin  "win_buf:rsci" {q(6)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.q}
load net {win_buf:rsc.q(7)} -pin  "win_buf:rsci" {q(7)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.q}
load net {win_buf:rsc.radr(0)} -pin  "win_buf:rsci" {radr(0)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.radr}
load net {win_buf:rsc.radr(1)} -pin  "win_buf:rsci" {radr(1)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.radr}
load net {win_buf:rsc.radr(2)} -pin  "win_buf:rsci" {radr(2)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.radr}
load net {win_buf:rsc.radr(3)} -pin  "win_buf:rsci" {radr(3)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.radr}
load net {win_buf:rsc.radr(4)} -pin  "win_buf:rsci" {radr(4)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.radr}
load net {win_buf:rsc.radr(5)} -pin  "win_buf:rsci" {radr(5)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.radr}
load net {win_buf:rsc.radr(6)} -pin  "win_buf:rsci" {radr(6)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsc.radr}
load net {win_buf:rsci.radr_d(0)} -pin  "win_buf:rsci" {radr_d(0)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(1)} -pin  "win_buf:rsci" {radr_d(1)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(2)} -pin  "win_buf:rsci" {radr_d(2)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(3)} -pin  "win_buf:rsci" {radr_d(3)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(4)} -pin  "win_buf:rsci" {radr_d(4)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(5)} -pin  "win_buf:rsci" {radr_d(5)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(6)} -pin  "win_buf:rsci" {radr_d(6)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.radr_d}
load net {win_buf:rsci.wadr_d(0)} -pin  "win_buf:rsci" {wadr_d(0)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(1)} -pin  "win_buf:rsci" {wadr_d(1)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(2)} -pin  "win_buf:rsci" {wadr_d(2)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(3)} -pin  "win_buf:rsci" {wadr_d(3)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(4)} -pin  "win_buf:rsci" {wadr_d(4)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(5)} -pin  "win_buf:rsci" {wadr_d(5)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(6)} -pin  "win_buf:rsci" {wadr_d(6)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.wadr_d}
load net {win_buf:rsci.d_d(0)} -pin  "win_buf:rsci" {d_d(0)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(1)} -pin  "win_buf:rsci" {d_d(1)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(2)} -pin  "win_buf:rsci" {d_d(2)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(3)} -pin  "win_buf:rsci" {d_d(3)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(4)} -pin  "win_buf:rsci" {d_d(4)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(5)} -pin  "win_buf:rsci" {d_d(5)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(6)} -pin  "win_buf:rsci" {d_d(6)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(7)} -pin  "win_buf:rsci" {d_d(7)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.we_d} -pin  "win_buf:rsci" {we_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1084 -attr oid 1081 -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.we_d}
load net {win_buf:rsci.re_d} -pin  "win_buf:rsci" {re_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1085 -attr oid 1082 -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.re_d}
load net {clk} -pin  "win_buf:rsci" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1086 -attr oid 1083 -attr vt dc -attr @path {/SAD_MATCH/clk}
load net {win_buf:rsci.q_d(0)} -pin  "win_buf:rsci" {q_d(0)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(1)} -pin  "win_buf:rsci" {q_d(1)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(2)} -pin  "win_buf:rsci" {q_d(2)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(3)} -pin  "win_buf:rsci" {q_d(3)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(4)} -pin  "win_buf:rsci" {q_d(4)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(5)} -pin  "win_buf:rsci" {q_d(5)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(6)} -pin  "win_buf:rsci" {q_d(6)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(7)} -pin  "win_buf:rsci" {q_d(7)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load inst "SAD_MATCH:core:inst" "SAD_MATCH:core" "orig" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1087 -attr oid 1084 -attr vt dc -attr @path {/SAD_MATCH/SAD_MATCH:core:inst} -attr area 778.487552 -attr delay 3.721955 -attr hier "/SAD_MATCH/SAD_MATCH:core"
load net {clk} -pin  "SAD_MATCH:core:inst" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1088 -attr oid 1085 -attr vt dc -attr @path {/SAD_MATCH/clk}
load net {rst} -pin  "SAD_MATCH:core:inst" {rst} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1089 -attr oid 1086 -attr vt dc -attr @path {/SAD_MATCH/rst}
load net {INPUT:rsc.dat(0)} -pin  "SAD_MATCH:core:inst" {INPUT:rsc.dat(0)} -attr vt dc -attr @path {/SAD_MATCH/INPUT:rsc.dat}
load net {INPUT:rsc.dat(1)} -pin  "SAD_MATCH:core:inst" {INPUT:rsc.dat(1)} -attr vt dc -attr @path {/SAD_MATCH/INPUT:rsc.dat}
load net {INPUT:rsc.dat(2)} -pin  "SAD_MATCH:core:inst" {INPUT:rsc.dat(2)} -attr vt dc -attr @path {/SAD_MATCH/INPUT:rsc.dat}
load net {INPUT:rsc.dat(3)} -pin  "SAD_MATCH:core:inst" {INPUT:rsc.dat(3)} -attr vt dc -attr @path {/SAD_MATCH/INPUT:rsc.dat}
load net {INPUT:rsc.dat(4)} -pin  "SAD_MATCH:core:inst" {INPUT:rsc.dat(4)} -attr vt dc -attr @path {/SAD_MATCH/INPUT:rsc.dat}
load net {INPUT:rsc.dat(5)} -pin  "SAD_MATCH:core:inst" {INPUT:rsc.dat(5)} -attr vt dc -attr @path {/SAD_MATCH/INPUT:rsc.dat}
load net {INPUT:rsc.dat(6)} -pin  "SAD_MATCH:core:inst" {INPUT:rsc.dat(6)} -attr vt dc -attr @path {/SAD_MATCH/INPUT:rsc.dat}
load net {INPUT:rsc.dat(7)} -pin  "SAD_MATCH:core:inst" {INPUT:rsc.dat(7)} -attr vt dc -attr @path {/SAD_MATCH/INPUT:rsc.dat}
load net {INPUT:rsc.vld} -pin  "SAD_MATCH:core:inst" {INPUT:rsc.vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1090 -attr oid 1087 -attr vt dc -attr @path {/SAD_MATCH/INPUT:rsc.vld}
load net {INPUT:rsc.rdy} -pin  "SAD_MATCH:core:inst" {INPUT:rsc.rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1091 -attr oid 1088 -attr vt dc -attr @path {/SAD_MATCH/INPUT:rsc.rdy}
load net {OUTPUT:rsc.dat(0)} -pin  "SAD_MATCH:core:inst" {OUTPUT:rsc.dat(0)} -attr vt dc -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(1)} -pin  "SAD_MATCH:core:inst" {OUTPUT:rsc.dat(1)} -attr vt dc -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(2)} -pin  "SAD_MATCH:core:inst" {OUTPUT:rsc.dat(2)} -attr vt dc -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(3)} -pin  "SAD_MATCH:core:inst" {OUTPUT:rsc.dat(3)} -attr vt dc -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(4)} -pin  "SAD_MATCH:core:inst" {OUTPUT:rsc.dat(4)} -attr vt dc -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(5)} -pin  "SAD_MATCH:core:inst" {OUTPUT:rsc.dat(5)} -attr vt dc -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(6)} -pin  "SAD_MATCH:core:inst" {OUTPUT:rsc.dat(6)} -attr vt dc -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.dat(7)} -pin  "SAD_MATCH:core:inst" {OUTPUT:rsc.dat(7)} -attr vt dc -attr @path {/SAD_MATCH/OUTPUT:rsc.dat}
load net {OUTPUT:rsc.vld} -pin  "SAD_MATCH:core:inst" {OUTPUT:rsc.vld} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1092 -attr oid 1089 -attr vt dc -attr @path {/SAD_MATCH/OUTPUT:rsc.vld}
load net {OUTPUT:rsc.rdy} -pin  "SAD_MATCH:core:inst" {OUTPUT:rsc.rdy} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1093 -attr oid 1090 -attr vt dc -attr @path {/SAD_MATCH/OUTPUT:rsc.rdy}
load net {row_buf:rsci.radr_d(0)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.radr_d(0)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(1)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.radr_d(1)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(2)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.radr_d(2)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(3)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.radr_d(3)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(4)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.radr_d(4)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(5)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.radr_d(5)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.radr_d}
load net {row_buf:rsci.radr_d(6)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.radr_d(6)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.radr_d}
load net {row_buf:rsci.wadr_d(0)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.wadr_d(0)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(1)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.wadr_d(1)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(2)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.wadr_d(2)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(3)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.wadr_d(3)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(4)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.wadr_d(4)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(5)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.wadr_d(5)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.wadr_d}
load net {row_buf:rsci.wadr_d(6)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.wadr_d(6)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.wadr_d}
load net {row_buf:rsci.d_d(0)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.d_d(0)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(1)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.d_d(1)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(2)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.d_d(2)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(3)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.d_d(3)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(4)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.d_d(4)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(5)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.d_d(5)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(6)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.d_d(6)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.d_d(7)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.d_d(7)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.d_d}
load net {row_buf:rsci.we_d} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.we_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1094 -attr oid 1091 -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.we_d}
load net {row_buf:rsci.re_d} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.re_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1095 -attr oid 1092 -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.re_d}
load net {row_buf:rsci.q_d(0)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.q_d(0)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(1)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.q_d(1)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(2)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.q_d(2)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(3)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.q_d(3)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(4)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.q_d(4)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(5)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.q_d(5)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(6)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.q_d(6)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load net {row_buf:rsci.q_d(7)} -pin  "SAD_MATCH:core:inst" {row_buf:rsci.q_d(7)} -attr vt dc -attr @path {/SAD_MATCH/row_buf:rsci.q_d}
load net {win_buf:rsci.radr_d(0)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.radr_d(0)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(1)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.radr_d(1)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(2)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.radr_d(2)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(3)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.radr_d(3)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(4)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.radr_d(4)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(5)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.radr_d(5)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.radr_d}
load net {win_buf:rsci.radr_d(6)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.radr_d(6)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.radr_d}
load net {win_buf:rsci.wadr_d(0)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.wadr_d(0)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(1)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.wadr_d(1)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(2)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.wadr_d(2)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(3)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.wadr_d(3)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(4)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.wadr_d(4)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(5)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.wadr_d(5)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.wadr_d}
load net {win_buf:rsci.wadr_d(6)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.wadr_d(6)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.wadr_d}
load net {win_buf:rsci.d_d(0)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.d_d(0)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(1)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.d_d(1)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(2)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.d_d(2)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(3)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.d_d(3)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(4)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.d_d(4)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(5)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.d_d(5)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(6)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.d_d(6)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.d_d(7)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.d_d(7)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.d_d}
load net {win_buf:rsci.we_d} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.we_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1096 -attr oid 1093 -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.we_d}
load net {win_buf:rsci.re_d} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.re_d} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1097 -attr oid 1094 -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.re_d}
load net {win_buf:rsci.q_d(0)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.q_d(0)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(1)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.q_d(1)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(2)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.q_d(2)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(3)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.q_d(3)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(4)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.q_d(4)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(5)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.q_d(5)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(6)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.q_d(6)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load net {win_buf:rsci.q_d(7)} -pin  "SAD_MATCH:core:inst" {win_buf:rsci.q_d(7)} -attr vt dc -attr @path {/SAD_MATCH/win_buf:rsci.q_d}
load inst "row_buf:rsc.comp" "Xilinx_RAMS.BLOCK_1R1W_RBW" "Xilinx_RAMS.BLOCK_1R1W_RBW(8,7,100,5)" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1098 -attr oid 1095 -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.comp} -attr area 1.000000 -attr delay 0.910000 -attr qmod "Xilinx_RAMS.BLOCK_1R1W_RBW(8,7,100,5)"
load net {row_buf:rsc.radr(0)} -pin  "row_buf:rsc.comp" {radr(0)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.radr}
load net {row_buf:rsc.radr(1)} -pin  "row_buf:rsc.comp" {radr(1)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.radr}
load net {row_buf:rsc.radr(2)} -pin  "row_buf:rsc.comp" {radr(2)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.radr}
load net {row_buf:rsc.radr(3)} -pin  "row_buf:rsc.comp" {radr(3)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.radr}
load net {row_buf:rsc.radr(4)} -pin  "row_buf:rsc.comp" {radr(4)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.radr}
load net {row_buf:rsc.radr(5)} -pin  "row_buf:rsc.comp" {radr(5)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.radr}
load net {row_buf:rsc.radr(6)} -pin  "row_buf:rsc.comp" {radr(6)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.radr}
load net {row_buf:rsc.wadr(0)} -pin  "row_buf:rsc.comp" {wadr(0)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.wadr}
load net {row_buf:rsc.wadr(1)} -pin  "row_buf:rsc.comp" {wadr(1)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.wadr}
load net {row_buf:rsc.wadr(2)} -pin  "row_buf:rsc.comp" {wadr(2)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.wadr}
load net {row_buf:rsc.wadr(3)} -pin  "row_buf:rsc.comp" {wadr(3)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.wadr}
load net {row_buf:rsc.wadr(4)} -pin  "row_buf:rsc.comp" {wadr(4)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.wadr}
load net {row_buf:rsc.wadr(5)} -pin  "row_buf:rsc.comp" {wadr(5)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.wadr}
load net {row_buf:rsc.wadr(6)} -pin  "row_buf:rsc.comp" {wadr(6)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.wadr}
load net {row_buf:rsc.d(0)} -pin  "row_buf:rsc.comp" {d(0)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.d(1)} -pin  "row_buf:rsc.comp" {d(1)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.d(2)} -pin  "row_buf:rsc.comp" {d(2)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.d(3)} -pin  "row_buf:rsc.comp" {d(3)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.d(4)} -pin  "row_buf:rsc.comp" {d(4)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.d(5)} -pin  "row_buf:rsc.comp" {d(5)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.d(6)} -pin  "row_buf:rsc.comp" {d(6)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.d(7)} -pin  "row_buf:rsc.comp" {d(7)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.d}
load net {row_buf:rsc.we} -pin  "row_buf:rsc.comp" {we} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1099 -attr oid 1096 -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.we}
load net {row_buf:rsc.re} -pin  "row_buf:rsc.comp" {re} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1100 -attr oid 1097 -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.re}
load net {clk} -pin  "row_buf:rsc.comp" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1101 -attr oid 1098 -attr vt d -attr @path {/SAD_MATCH/clk}
load net {row_buf:rsc.q(0)} -pin  "row_buf:rsc.comp" {q(0)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.q}
load net {row_buf:rsc.q(1)} -pin  "row_buf:rsc.comp" {q(1)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.q}
load net {row_buf:rsc.q(2)} -pin  "row_buf:rsc.comp" {q(2)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.q}
load net {row_buf:rsc.q(3)} -pin  "row_buf:rsc.comp" {q(3)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.q}
load net {row_buf:rsc.q(4)} -pin  "row_buf:rsc.comp" {q(4)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.q}
load net {row_buf:rsc.q(5)} -pin  "row_buf:rsc.comp" {q(5)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.q}
load net {row_buf:rsc.q(6)} -pin  "row_buf:rsc.comp" {q(6)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.q}
load net {row_buf:rsc.q(7)} -pin  "row_buf:rsc.comp" {q(7)} -attr vt d -attr @path {/SAD_MATCH/row_buf:rsc.q}
load inst "win_buf:rsc.comp" "Xilinx_RAMS.BLOCK_1R1W_RBW" "Xilinx_RAMS.BLOCK_1R1W_RBW(8,7,100,6)" -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1102 -attr oid 1099 -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.comp} -attr area 1.000000 -attr delay 0.910000 -attr qmod "Xilinx_RAMS.BLOCK_1R1W_RBW(8,7,100,6)"
load net {win_buf:rsc.radr(0)} -pin  "win_buf:rsc.comp" {radr(0)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.radr}
load net {win_buf:rsc.radr(1)} -pin  "win_buf:rsc.comp" {radr(1)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.radr}
load net {win_buf:rsc.radr(2)} -pin  "win_buf:rsc.comp" {radr(2)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.radr}
load net {win_buf:rsc.radr(3)} -pin  "win_buf:rsc.comp" {radr(3)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.radr}
load net {win_buf:rsc.radr(4)} -pin  "win_buf:rsc.comp" {radr(4)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.radr}
load net {win_buf:rsc.radr(5)} -pin  "win_buf:rsc.comp" {radr(5)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.radr}
load net {win_buf:rsc.radr(6)} -pin  "win_buf:rsc.comp" {radr(6)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.radr}
load net {win_buf:rsc.wadr(0)} -pin  "win_buf:rsc.comp" {wadr(0)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.wadr}
load net {win_buf:rsc.wadr(1)} -pin  "win_buf:rsc.comp" {wadr(1)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.wadr}
load net {win_buf:rsc.wadr(2)} -pin  "win_buf:rsc.comp" {wadr(2)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.wadr}
load net {win_buf:rsc.wadr(3)} -pin  "win_buf:rsc.comp" {wadr(3)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.wadr}
load net {win_buf:rsc.wadr(4)} -pin  "win_buf:rsc.comp" {wadr(4)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.wadr}
load net {win_buf:rsc.wadr(5)} -pin  "win_buf:rsc.comp" {wadr(5)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.wadr}
load net {win_buf:rsc.wadr(6)} -pin  "win_buf:rsc.comp" {wadr(6)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.wadr}
load net {win_buf:rsc.d(0)} -pin  "win_buf:rsc.comp" {d(0)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.d(1)} -pin  "win_buf:rsc.comp" {d(1)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.d(2)} -pin  "win_buf:rsc.comp" {d(2)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.d(3)} -pin  "win_buf:rsc.comp" {d(3)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.d(4)} -pin  "win_buf:rsc.comp" {d(4)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.d(5)} -pin  "win_buf:rsc.comp" {d(5)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.d(6)} -pin  "win_buf:rsc.comp" {d(6)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.d(7)} -pin  "win_buf:rsc.comp" {d(7)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.d}
load net {win_buf:rsc.we} -pin  "win_buf:rsc.comp" {we} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1103 -attr oid 1100 -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.we}
load net {win_buf:rsc.re} -pin  "win_buf:rsc.comp" {re} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1104 -attr oid 1101 -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.re}
load net {clk} -pin  "win_buf:rsc.comp" {clk} -attr xrf 4d7a0506-380c-4f5c-99ec-d4a716e94862-1105 -attr oid 1102 -attr vt d -attr @path {/SAD_MATCH/clk}
load net {win_buf:rsc.q(0)} -pin  "win_buf:rsc.comp" {q(0)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.q}
load net {win_buf:rsc.q(1)} -pin  "win_buf:rsc.comp" {q(1)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.q}
load net {win_buf:rsc.q(2)} -pin  "win_buf:rsc.comp" {q(2)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.q}
load net {win_buf:rsc.q(3)} -pin  "win_buf:rsc.comp" {q(3)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.q}
load net {win_buf:rsc.q(4)} -pin  "win_buf:rsc.comp" {q(4)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.q}
load net {win_buf:rsc.q(5)} -pin  "win_buf:rsc.comp" {q(5)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.q}
load net {win_buf:rsc.q(6)} -pin  "win_buf:rsc.comp" {q(6)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.q}
load net {win_buf:rsc.q(7)} -pin  "win_buf:rsc.comp" {q(7)} -attr vt d -attr @path {/SAD_MATCH/win_buf:rsc.q}
### END MODULE 

