{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544075074534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544075074541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 23:44:34 2018 " "Processing started: Wed Dec 05 23:44:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544075074541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075074541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IRL_Test -c IRL_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off IRL_Test -c IRL_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075074541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544075075420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544075075420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irl_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file irl_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IRL_Test " "Found entity 1: IRL_Test" {  } { { "IRL_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/IRL_Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075082818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075082818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_logic_irl.v 1 1 " "Found 1 design units, including 1 entities, in source file input_logic_irl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_IRL " "Found entity 1: Input_Logic_IRL" {  } { { "Input_Logic_IRL.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/Input_Logic_IRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075082880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075082880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_logic_irl.v 1 1 " "Found 1 design units, including 1 entities, in source file output_logic_irl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_IRL " "Found entity 1: Output_Logic_IRL" {  } { { "Output_Logic_IRL.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/Output_Logic_IRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075082943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075082943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_lr.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_lr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_LR " "Found entity 1: Logic_LR" {  } { { "Logic_LR.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/Logic_LR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075083005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075083005 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bus_split_3bit.v " "Can't analyze file -- file bus_split_3bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544075083021 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/bus_combiner_IRL.v " "Can't analyze file -- file output_files/bus_combiner_IRL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544075083021 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bus_combiner_IRL.v " "Can't analyze file -- file bus_combiner_IRL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544075083037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "w_irl.v 1 1 " "Found 1 design units, including 1 entities, in source file w_irl.v" { { "Info" "ISGN_ENTITY_NAME" "1 w_IRL " "Found entity 1: w_IRL" {  } { { "w_IRL.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/w_IRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075083084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075083084 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bus_split_IRL.v " "Can't analyze file -- file bus_split_IRL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544075083099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IRL_Test " "Elaborating entity \"IRL_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544075083334 ""}
{ "Warning" "WSGN_SEARCH_FILE" "irl_machine.bdf 1 1 " "Using design file irl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IRL_Machine " "Found entity 1: IRL_Machine" {  } { { "irl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/irl_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075083443 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075083443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRL_Machine IRL_Machine:inst " "Elaborating entity \"IRL_Machine\" for hierarchy \"IRL_Machine:inst\"" {  } { { "IRL_Test.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/IRL_Test.bdf" { { 312 464 728 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075083443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_IRL IRL_Machine:inst\|Output_Logic_IRL:sadfsdaf " "Elaborating entity \"Output_Logic_IRL\" for hierarchy \"IRL_Machine:inst\|Output_Logic_IRL:sadfsdaf\"" {  } { { "irl_machine.bdf" "sadfsdaf" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/irl_machine.bdf" { { 312 656 824 392 "sadfsdaf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075083490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_IRL IRL_Machine:inst\|Input_Logic_IRL:inst " "Elaborating entity \"Input_Logic_IRL\" for hierarchy \"IRL_Machine:inst\|Input_Logic_IRL:inst\"" {  } { { "irl_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/irl_machine.bdf" { { 272 368 528 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075083630 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lr_machine.bdf 1 1 " "Using design file lr_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LR_Machine " "Found entity 1: LR_Machine" {  } { { "lr_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/lr_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075083709 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075083709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LR_Machine IRL_Machine:inst\|LR_Machine:klasdjf " "Elaborating entity \"LR_Machine\" for hierarchy \"IRL_Machine:inst\|LR_Machine:klasdjf\"" {  } { { "irl_machine.bdf" "klasdjf" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/irl_machine.bdf" { { 288 136 328 384 "klasdjf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075083724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_LR IRL_Machine:inst\|LR_Machine:klasdjf\|Logic_LR:inst " "Elaborating entity \"Logic_LR\" for hierarchy \"IRL_Machine:inst\|LR_Machine:klasdjf\|Logic_LR:inst\"" {  } { { "lr_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/lr_machine.bdf" { { 216 472 624 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075083740 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch_debouncer.bdf 1 1 " "Using design file switch_debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 switch_debouncer " "Found entity 1: switch_debouncer" {  } { { "switch_debouncer.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/switch_debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075083818 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075083818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_debouncer switch_debouncer:inst3 " "Elaborating entity \"switch_debouncer\" for hierarchy \"switch_debouncer:inst3\"" {  } { { "IRL_Test.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/IRL_Test.bdf" { { 256 216 376 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075083818 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075083912 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075083912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 switch_debouncer:inst3\|clock_divider_1024:inst1 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"switch_debouncer:inst3\|clock_divider_1024:inst1\"" {  } { { "switch_debouncer.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/switch_debouncer.bdf" { { 232 152 304 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075083912 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075084021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075084021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst8 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst8\"" {  } { { "IRL_Test.bdf" "inst8" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Initial_Register_Load_Test/IRL_Test.bdf" { { 352 752 904 432 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075084037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544075085717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544075087264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075087264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544075087936 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544075087936 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544075087936 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544075087936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544075088170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 23:44:48 2018 " "Processing ended: Wed Dec 05 23:44:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544075088170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544075088170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544075088170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075088170 ""}
