#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1130880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1130a10 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x113aec0 .functor NOT 1, L_0x1165150, C4<0>, C4<0>, C4<0>;
L_0x1164eb0 .functor XOR 1, L_0x1164d50, L_0x1164e10, C4<0>, C4<0>;
L_0x1165040 .functor XOR 1, L_0x1164eb0, L_0x1164f70, C4<0>, C4<0>;
v0x1161590_0 .net *"_ivl_10", 0 0, L_0x1164f70;  1 drivers
v0x1161690_0 .net *"_ivl_12", 0 0, L_0x1165040;  1 drivers
v0x1161770_0 .net *"_ivl_2", 0 0, L_0x1163400;  1 drivers
v0x1161830_0 .net *"_ivl_4", 0 0, L_0x1164d50;  1 drivers
v0x1161910_0 .net *"_ivl_6", 0 0, L_0x1164e10;  1 drivers
v0x1161a40_0 .net *"_ivl_8", 0 0, L_0x1164eb0;  1 drivers
v0x1161b20_0 .net "a", 0 0, v0x115e530_0;  1 drivers
v0x1161bc0_0 .net "b", 0 0, v0x115e5d0_0;  1 drivers
v0x1161c60_0 .net "c", 0 0, v0x115e670_0;  1 drivers
v0x1161d00_0 .var "clk", 0 0;
v0x1161da0_0 .net "d", 0 0, v0x115e7b0_0;  1 drivers
v0x1161e40_0 .net "q_dut", 0 0, L_0x1164ac0;  1 drivers
v0x1161ee0_0 .net "q_ref", 0 0, L_0x111cea0;  1 drivers
v0x1161f80_0 .var/2u "stats1", 159 0;
v0x1162020_0 .var/2u "strobe", 0 0;
v0x11620c0_0 .net "tb_match", 0 0, L_0x1165150;  1 drivers
v0x1162180_0 .net "tb_mismatch", 0 0, L_0x113aec0;  1 drivers
v0x1162240_0 .net "wavedrom_enable", 0 0, v0x115e8a0_0;  1 drivers
v0x11622e0_0 .net "wavedrom_title", 511 0, v0x115e940_0;  1 drivers
L_0x1163400 .concat [ 1 0 0 0], L_0x111cea0;
L_0x1164d50 .concat [ 1 0 0 0], L_0x111cea0;
L_0x1164e10 .concat [ 1 0 0 0], L_0x1164ac0;
L_0x1164f70 .concat [ 1 0 0 0], L_0x111cea0;
L_0x1165150 .cmp/eeq 1, L_0x1163400, L_0x1165040;
S_0x1130ba0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1130a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x111cea0 .functor OR 1, v0x115e670_0, v0x115e5d0_0, C4<0>, C4<0>;
v0x113b130_0 .net "a", 0 0, v0x115e530_0;  alias, 1 drivers
v0x113b1d0_0 .net "b", 0 0, v0x115e5d0_0;  alias, 1 drivers
v0x111cff0_0 .net "c", 0 0, v0x115e670_0;  alias, 1 drivers
v0x111d090_0 .net "d", 0 0, v0x115e7b0_0;  alias, 1 drivers
v0x115db30_0 .net "q", 0 0, L_0x111cea0;  alias, 1 drivers
S_0x115dce0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1130a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x115e530_0 .var "a", 0 0;
v0x115e5d0_0 .var "b", 0 0;
v0x115e670_0 .var "c", 0 0;
v0x115e710_0 .net "clk", 0 0, v0x1161d00_0;  1 drivers
v0x115e7b0_0 .var "d", 0 0;
v0x115e8a0_0 .var "wavedrom_enable", 0 0;
v0x115e940_0 .var "wavedrom_title", 511 0;
E_0x112b9e0/0 .event negedge, v0x115e710_0;
E_0x112b9e0/1 .event posedge, v0x115e710_0;
E_0x112b9e0 .event/or E_0x112b9e0/0, E_0x112b9e0/1;
E_0x112bc30 .event posedge, v0x115e710_0;
E_0x11159f0 .event negedge, v0x115e710_0;
S_0x115e030 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x115dce0;
 .timescale -12 -12;
v0x115e230_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x115e330 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x115dce0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x115eaa0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1130a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1131300 .functor NOT 1, v0x115e530_0, C4<0>, C4<0>, C4<0>;
L_0x113af30 .functor NOT 1, v0x115e5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1162590 .functor AND 1, L_0x1131300, L_0x113af30, C4<1>, C4<1>;
L_0x1162630 .functor NOT 1, v0x115e670_0, C4<0>, C4<0>, C4<0>;
L_0x11626d0 .functor AND 1, L_0x1162590, L_0x1162630, C4<1>, C4<1>;
L_0x1162790 .functor AND 1, L_0x11626d0, v0x115e7b0_0, C4<1>, C4<1>;
L_0x1162920 .functor NOT 1, v0x115e530_0, C4<0>, C4<0>, C4<0>;
L_0x1162990 .functor NOT 1, v0x115e5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1162a50 .functor AND 1, L_0x1162920, L_0x1162990, C4<1>, C4<1>;
L_0x1162b10 .functor AND 1, L_0x1162a50, v0x115e670_0, C4<1>, C4<1>;
L_0x1162c30 .functor OR 1, L_0x1162790, L_0x1162b10, C4<0>, C4<0>;
L_0x1162cf0 .functor NOT 1, v0x115e530_0, C4<0>, C4<0>, C4<0>;
L_0x1162dd0 .functor AND 1, L_0x1162cf0, v0x115e5d0_0, C4<1>, C4<1>;
L_0x1162e90 .functor NOT 1, v0x115e670_0, C4<0>, C4<0>, C4<0>;
L_0x1162d60 .functor AND 1, L_0x1162dd0, L_0x1162e90, C4<1>, C4<1>;
L_0x1163020 .functor OR 1, L_0x1162c30, L_0x1162d60, C4<0>, C4<0>;
L_0x11631c0 .functor NOT 1, v0x115e530_0, C4<0>, C4<0>, C4<0>;
L_0x1163230 .functor AND 1, L_0x11631c0, v0x115e5d0_0, C4<1>, C4<1>;
L_0x11634a0 .functor AND 1, L_0x1163230, v0x115e670_0, C4<1>, C4<1>;
L_0x1163670 .functor OR 1, L_0x1163020, L_0x11634a0, C4<0>, C4<0>;
L_0x1163830 .functor NOT 1, v0x115e5d0_0, C4<0>, C4<0>, C4<0>;
L_0x11638a0 .functor AND 1, v0x115e530_0, L_0x1163830, C4<1>, C4<1>;
L_0x1163b30 .functor NOT 1, v0x115e670_0, C4<0>, C4<0>, C4<0>;
L_0x1163ba0 .functor AND 1, L_0x11638a0, L_0x1163b30, C4<1>, C4<1>;
L_0x1163d80 .functor OR 1, L_0x1163670, L_0x1163ba0, C4<0>, C4<0>;
L_0x1163e90 .functor NOT 1, v0x115e5d0_0, C4<0>, C4<0>, C4<0>;
L_0x1163fe0 .functor AND 1, v0x115e530_0, L_0x1163e90, C4<1>, C4<1>;
L_0x11640a0 .functor AND 1, L_0x1163fe0, v0x115e670_0, C4<1>, C4<1>;
L_0x1164250 .functor OR 1, L_0x1163d80, L_0x11640a0, C4<0>, C4<0>;
L_0x1164360 .functor AND 1, v0x115e530_0, v0x115e5d0_0, C4<1>, C4<1>;
L_0x11644d0 .functor NOT 1, v0x115e670_0, C4<0>, C4<0>, C4<0>;
L_0x1164540 .functor AND 1, L_0x1164360, L_0x11644d0, C4<1>, C4<1>;
L_0x1164760 .functor OR 1, L_0x1164250, L_0x1164540, C4<0>, C4<0>;
L_0x1164870 .functor AND 1, v0x115e530_0, v0x115e5d0_0, C4<1>, C4<1>;
L_0x1164a00 .functor AND 1, L_0x1164870, v0x115e670_0, C4<1>, C4<1>;
L_0x1164ac0 .functor OR 1, L_0x1164760, L_0x1164a00, C4<0>, C4<0>;
v0x115ed90_0 .net *"_ivl_0", 0 0, L_0x1131300;  1 drivers
v0x115ee70_0 .net *"_ivl_10", 0 0, L_0x1162790;  1 drivers
v0x115ef50_0 .net *"_ivl_12", 0 0, L_0x1162920;  1 drivers
v0x115f040_0 .net *"_ivl_14", 0 0, L_0x1162990;  1 drivers
v0x115f120_0 .net *"_ivl_16", 0 0, L_0x1162a50;  1 drivers
v0x115f250_0 .net *"_ivl_18", 0 0, L_0x1162b10;  1 drivers
v0x115f330_0 .net *"_ivl_2", 0 0, L_0x113af30;  1 drivers
v0x115f410_0 .net *"_ivl_20", 0 0, L_0x1162c30;  1 drivers
v0x115f4f0_0 .net *"_ivl_22", 0 0, L_0x1162cf0;  1 drivers
v0x115f5d0_0 .net *"_ivl_24", 0 0, L_0x1162dd0;  1 drivers
v0x115f6b0_0 .net *"_ivl_26", 0 0, L_0x1162e90;  1 drivers
v0x115f790_0 .net *"_ivl_28", 0 0, L_0x1162d60;  1 drivers
v0x115f870_0 .net *"_ivl_30", 0 0, L_0x1163020;  1 drivers
v0x115f950_0 .net *"_ivl_32", 0 0, L_0x11631c0;  1 drivers
v0x115fa30_0 .net *"_ivl_34", 0 0, L_0x1163230;  1 drivers
v0x115fb10_0 .net *"_ivl_36", 0 0, L_0x11634a0;  1 drivers
v0x115fbf0_0 .net *"_ivl_38", 0 0, L_0x1163670;  1 drivers
v0x115fcd0_0 .net *"_ivl_4", 0 0, L_0x1162590;  1 drivers
v0x115fdb0_0 .net *"_ivl_40", 0 0, L_0x1163830;  1 drivers
v0x115fe90_0 .net *"_ivl_42", 0 0, L_0x11638a0;  1 drivers
v0x115ff70_0 .net *"_ivl_44", 0 0, L_0x1163b30;  1 drivers
v0x1160050_0 .net *"_ivl_46", 0 0, L_0x1163ba0;  1 drivers
v0x1160130_0 .net *"_ivl_48", 0 0, L_0x1163d80;  1 drivers
v0x1160210_0 .net *"_ivl_50", 0 0, L_0x1163e90;  1 drivers
v0x11602f0_0 .net *"_ivl_52", 0 0, L_0x1163fe0;  1 drivers
v0x11603d0_0 .net *"_ivl_54", 0 0, L_0x11640a0;  1 drivers
v0x11604b0_0 .net *"_ivl_56", 0 0, L_0x1164250;  1 drivers
v0x1160590_0 .net *"_ivl_58", 0 0, L_0x1164360;  1 drivers
v0x1160670_0 .net *"_ivl_6", 0 0, L_0x1162630;  1 drivers
v0x1160750_0 .net *"_ivl_60", 0 0, L_0x11644d0;  1 drivers
v0x1160830_0 .net *"_ivl_62", 0 0, L_0x1164540;  1 drivers
v0x1160910_0 .net *"_ivl_64", 0 0, L_0x1164760;  1 drivers
v0x11609f0_0 .net *"_ivl_66", 0 0, L_0x1164870;  1 drivers
v0x1160ce0_0 .net *"_ivl_68", 0 0, L_0x1164a00;  1 drivers
v0x1160dc0_0 .net *"_ivl_8", 0 0, L_0x11626d0;  1 drivers
v0x1160ea0_0 .net "a", 0 0, v0x115e530_0;  alias, 1 drivers
v0x1160f40_0 .net "b", 0 0, v0x115e5d0_0;  alias, 1 drivers
v0x1161030_0 .net "c", 0 0, v0x115e670_0;  alias, 1 drivers
v0x1161120_0 .net "d", 0 0, v0x115e7b0_0;  alias, 1 drivers
v0x1161210_0 .net "q", 0 0, L_0x1164ac0;  alias, 1 drivers
S_0x1161370 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1130a10;
 .timescale -12 -12;
E_0x112b780 .event anyedge, v0x1162020_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1162020_0;
    %nor/r;
    %assign/vec4 v0x1162020_0, 0;
    %wait E_0x112b780;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x115dce0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x115e7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115e5d0_0, 0;
    %assign/vec4 v0x115e530_0, 0;
    %wait E_0x11159f0;
    %wait E_0x112bc30;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x115e7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115e5d0_0, 0;
    %assign/vec4 v0x115e530_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x112b9e0;
    %load/vec4 v0x115e530_0;
    %load/vec4 v0x115e5d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x115e670_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x115e7b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x115e7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115e5d0_0, 0;
    %assign/vec4 v0x115e530_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x115e330;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x112b9e0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x115e7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115e670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x115e5d0_0, 0;
    %assign/vec4 v0x115e530_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1130a10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1161d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1162020_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1130a10;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1161d00_0;
    %inv;
    %store/vec4 v0x1161d00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1130a10;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x115e710_0, v0x1162180_0, v0x1161b20_0, v0x1161bc0_0, v0x1161c60_0, v0x1161da0_0, v0x1161ee0_0, v0x1161e40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1130a10;
T_7 ;
    %load/vec4 v0x1161f80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1161f80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1161f80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1161f80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1161f80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1161f80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1161f80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1130a10;
T_8 ;
    %wait E_0x112b9e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1161f80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1161f80_0, 4, 32;
    %load/vec4 v0x11620c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1161f80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1161f80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1161f80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1161f80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1161ee0_0;
    %load/vec4 v0x1161ee0_0;
    %load/vec4 v0x1161e40_0;
    %xor;
    %load/vec4 v0x1161ee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1161f80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1161f80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1161f80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1161f80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/circuit4/iter0/response14/top_module.sv";
