#Build: Synplify Pro (R) P-2019.03M-SP1-1, Build 266R, Dec  6 2019
#install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
#OS: Windows 8 6.2
#Hostname: PHOENIX136DESKY

# Tue Jun  9 01:41:38 2020

#Implementation: synthesis


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys HDL Compiler, Version comp2019q2p1, Build 265R, Built Dec  6 2019 09:07:42

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys VHDL Compiler, Version comp2019q2p1, Build 273R, Built Dec 16 2019 13:19:32

@N|Running in 64-bit mode
@N:"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":26:7:26:29|Top entity is set to GMII_MAC_Filter_Sniffer.
VHDL syntax check successful!
@N: CD231 :"C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd2008\std1164.vhd":888:16:888:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":26:7:26:29|Synthesizing work.gmii_mac_filter_sniffer.architecture_gmii_mac_filter_sniffer.
@N: CD233 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":97:22:97:23|Using sequential encoding for type pclk_cmd_states.
@N: CD231 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":126:19:126:20|Using onehot encoding for type rxclk_states. For example, enumeration idle is mapped to "100000".
@N: CD233 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":129:27:129:28|Using sequential encoding for type header_decode_states.
@N: CD604 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":224:20:224:33|OTHERS clause is not synthesized.
@N: CD604 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":702:6:702:19|OTHERS clause is not synthesized.
@N: CD604 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":729:4:729:17|OTHERS clause is not synthesized.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":84:8:84:15|Signal psel_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":85:11:85:21|Signal penable_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":86:11:86:20|Signal pwrite_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":88:11:88:20|Signal pready_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":90:11:90:21|Signal pslverr_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":91:8:91:14|Signal int_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":108:8:108:16|Signal eth_stuff.eth_type is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":108:8:108:16|Signal eth_stuff.src_mac_adr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":108:8:108:16|Signal eth_stuff.dest_mac_adr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Signal ipv4_stuff.dst_ip is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Signal ipv4_stuff.src_ip is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Signal ipv4_stuff.protocol is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Signal ipv4_stuff.ttl is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Signal ipv4_stuff.frgmt_oset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Signal ipv4_stuff.flags is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Signal ipv4_stuff.ident is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Signal ipv4_stuff.ecn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Signal ipv4_stuff.dscp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Signal ipv4_stuff.ihl is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Signal ipv4_stuff.version is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Signal udp_stuff.checksum is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Signal udp_stuff.dst_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Signal udp_stuff.src_port is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":128:8:128:23|Signal rxclk_state_next is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0.vhd":19:7:19:17|Synthesizing work.corefifo_c0.rtl.
@N: CD630 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":34:7:34:40|Synthesizing corefifo_lib.corefifo_c0_corefifo_c0_0_corefifo.translated.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":430:10:430:18|Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":431:10:431:15|Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":434:10:434:22|Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":435:10:435:16|Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":436:10:436:20|Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":440:10:440:13|Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":443:10:443:15|Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":460:10:460:17|Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":464:10:464:15|Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":465:10:465:16|Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":474:10:474:26|Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":475:10:475:25|Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":477:10:477:18|Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":486:10:486:23|Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":487:10:487:23|Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":500:10:500:23|Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":530:10:530:18|Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":534:10:534:19|Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":535:10:535:23|Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":554:10:554:26|Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":555:10:555:26|Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":556:10:556:25|Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":557:10:557:25|Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":560:10:560:25|Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":561:10:561:25|Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":562:10:562:24|Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":563:10:563:24|Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":564:10:564:18|Signal reset_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":565:10:565:19|Signal reset_reg1 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd":8:7:8:43|Synthesizing corefifo_lib.corefifo_c0_corefifo_c0_0_ram_wrapper.generated.
@N: CD630 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_USRAM_top.vhd":8:7:8:41|Synthesizing corefifo_lib.corefifo_c0_corefifo_c0_0_usram_top.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd":629:10:629:17|Synthesizing smartfusion2.ram64x18.syn_black_box.
Post processing for smartfusion2.ram64x18.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
Post processing for corefifo_lib.corefifo_c0_corefifo_c0_0_usram_top.def_arch
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_USRAM_top .......
Post processing for corefifo_lib.corefifo_c0_corefifo_c0_0_ram_wrapper.generated
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper .......
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd":29:0:29:10|Signal B_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd":28:0:28:10|Signal A_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd":27:0:27:11|Signal B_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd":26:0:26:11|Signal A_SB_CORRECT is floating; a simulation mismatch is possible.
@N: CD630 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":33:7:33:46|Synthesizing corefifo_lib.corefifo_c0_corefifo_c0_0_corefifo_async.translated.
@W: CD434 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":727:33:727:46|Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD364 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":895:14:895:20|Removing redundant assignment.
@N: CD364 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":934:12:934:18|Removing redundant assignment.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":182:10:182:26|Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":185:10:185:20|Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":190:10:190:20|Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":193:10:193:24|Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":194:10:194:17|Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":212:10:212:18|Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":227:10:227:16|Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":32:7:32:54|Synthesizing corefifo_lib.corefifo_c0_corefifo_c0_0_corefifo_graytobinconv.translated.
@W: CD434 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":73:36:73:36|Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":59:10:59:10|Signal i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corefifo_lib.corefifo_c0_corefifo_c0_0_corefifo_graytobinconv.translated
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv .......
@N: CD630 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_NstagesSync.vhd":31:7:31:52|Synthesizing corefifo_lib.corefifo_c0_corefifo_c0_0_corefifo_nstagessync.translated.
Post processing for corefifo_lib.corefifo_c0_corefifo_c0_0_corefifo_nstagessync.translated
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync .......
@N: CD630 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":32:7:32:54|Synthesizing corefifo_lib.corefifo_c0_corefifo_c0_0_corefifo_graytobinconv.translated.
@W: CD434 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":73:36:73:36|Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":59:10:59:10|Signal i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corefifo_lib.corefifo_c0_corefifo_c0_0_corefifo_graytobinconv.translated
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv .......
@N: CD630 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_NstagesSync.vhd":31:7:31:52|Synthesizing corefifo_lib.corefifo_c0_corefifo_c0_0_corefifo_nstagessync.translated.
Post processing for corefifo_lib.corefifo_c0_corefifo_c0_0_corefifo_nstagessync.translated
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync .......
Post processing for corefifo_lib.corefifo_c0_corefifo_c0_0_corefifo_async.translated
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async .......
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":194:10:194:17|Signal re_top_p is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":182:10:182:26|Signal almostemptyi_fwft is floating; a simulation mismatch is possible.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":857:6:857:7|Pruning unused register aempty_r_fwft_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":857:6:857:7|Pruning unused register empty_r_fwft_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":836:6:836:7|Pruning unused register rptr_gray_fwft_2(6 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":836:6:836:7|Pruning unused register rptr_fwft_2(6 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":767:6:767:7|Pruning unused register we_p_r_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":767:6:767:7|Pruning unused register full_reg_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":754:6:754:7|Pruning unused register empty_reg_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":754:6:754:7|Pruning unused register dvld_r2_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":743:6:743:7|Pruning unused register re_p_d1_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":695:6:695:7|Pruning unused register rptr_bin_sync2_fwft_2(6 downto 0). Make sure that there are no unused intermediate registers.
@W: CL168 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":682:3:682:23|Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":667:3:667:21|Removing instance Rd_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL111 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":918:6:918:7|All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":918:6:918:7|All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":918:6:918:7|All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":918:6:918:7|All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":918:6:918:7|All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":918:6:918:7|All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":918:6:918:7|All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":918:6:918:7|All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":918:6:918:7|All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":857:6:857:7|All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":857:6:857:7|All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":857:6:857:7|All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":857:6:857:7|All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":857:6:857:7|All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":857:6:857:7|All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":857:6:857:7|All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL260 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":640:6:640:7|Pruning register bit 0 of wptr_bin_sync2(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_resetSync.vhd":32:7:32:50|Synthesizing corefifo_lib.corefifo_c0_corefifo_c0_0_corefifo_resetsync.translated.
Post processing for corefifo_lib.corefifo_c0_corefifo_c0_0_corefifo_resetsync.translated
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_resetSync .......
Post processing for corefifo_lib.corefifo_c0_corefifo_c0_0_corefifo.translated
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO .......
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":562:10:562:24|Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":560:10:560:25|Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":557:10:557:25|Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":556:10:556:25|Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":555:10:555:26|Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":554:10:554:26|Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":475:10:475:25|Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":474:10:474:26|Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":1312:6:1312:7|Pruning unused register RDATA_ext_r1_2(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":1298:6:1298:7|Pruning unused register RDATA_ext_r_2(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":1224:6:1224:7|Pruning unused register re_pulse_d3_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":1224:6:1224:7|Pruning unused register re_pulse_d2_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":1224:6:1224:7|Pruning unused register RE_d3_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":1224:6:1224:7|Pruning unused register RE_d2_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":1224:6:1224:7|Pruning unused register REN_d3_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":1224:6:1224:7|Pruning unused register REN_d2_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":1211:6:1211:7|Pruning unused register fwft_Q_r_1(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":1196:6:1196:7|Pruning unused register RDATA_r2_2(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":1182:6:1182:7|Pruning unused register RDATA_r1_3(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":1169:6:1169:7|Pruning unused register RDATA_r_pre_3(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":1127:6:1127:7|Pruning unused register AEMPTY1_r1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":1127:6:1127:7|Pruning unused register AEMPTY1_r_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":725:6:725:7|Pruning unused register DVLD_scntr_ecc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":725:6:725:7|Pruning unused register DVLD_sync_ecc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":725:6:725:7|Pruning unused register DVLD_async_ecc_3. Make sure that there are no unused intermediate registers.
Post processing for work.corefifo_c0.rtl
Running optimization stage 1 on COREFIFO_C0 .......
Post processing for work.gmii_mac_filter_sniffer.architecture_gmii_mac_filter_sniffer
Running optimization stage 1 on GMII_MAC_Filter_Sniffer .......
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 0 of signal udp_stuff.checksum is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 1 of signal udp_stuff.checksum is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 2 of signal udp_stuff.checksum is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 3 of signal udp_stuff.checksum is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 4 of signal udp_stuff.checksum is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 5 of signal udp_stuff.checksum is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 6 of signal udp_stuff.checksum is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 7 of signal udp_stuff.checksum is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 8 of signal udp_stuff.checksum is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 9 of signal udp_stuff.checksum is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 10 of signal udp_stuff.checksum is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 11 of signal udp_stuff.checksum is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 12 of signal udp_stuff.checksum is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 13 of signal udp_stuff.checksum is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 14 of signal udp_stuff.checksum is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 15 of signal udp_stuff.checksum is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 0 of signal udp_stuff.dst_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 1 of signal udp_stuff.dst_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 2 of signal udp_stuff.dst_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 3 of signal udp_stuff.dst_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 4 of signal udp_stuff.dst_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 5 of signal udp_stuff.dst_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 6 of signal udp_stuff.dst_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 7 of signal udp_stuff.dst_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 8 of signal udp_stuff.dst_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 9 of signal udp_stuff.dst_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 10 of signal udp_stuff.dst_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 11 of signal udp_stuff.dst_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 12 of signal udp_stuff.dst_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 13 of signal udp_stuff.dst_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 14 of signal udp_stuff.dst_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 15 of signal udp_stuff.dst_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 0 of signal udp_stuff.src_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 1 of signal udp_stuff.src_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 2 of signal udp_stuff.src_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 3 of signal udp_stuff.src_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 4 of signal udp_stuff.src_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 5 of signal udp_stuff.src_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 6 of signal udp_stuff.src_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 7 of signal udp_stuff.src_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 8 of signal udp_stuff.src_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 9 of signal udp_stuff.src_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 10 of signal udp_stuff.src_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 11 of signal udp_stuff.src_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 12 of signal udp_stuff.src_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 13 of signal udp_stuff.src_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 14 of signal udp_stuff.src_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":110:8:110:16|Bit 15 of signal udp_stuff.src_port is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 0 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 1 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 2 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 3 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 4 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 5 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 6 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 7 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 8 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 9 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 10 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 11 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 12 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 13 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 14 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 15 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 16 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 17 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 18 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 19 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 20 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 21 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 22 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 23 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 24 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 25 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 26 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 27 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 28 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 29 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 30 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 31 of signal ipv4_stuff.dst_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 0 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 1 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 2 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 3 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 4 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 5 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 6 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 7 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 8 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 9 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 10 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 11 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 12 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 13 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 14 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 15 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 16 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 17 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 18 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.
@W: CL252 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":109:8:109:17|Bit 19 of signal ipv4_stuff.src_ip is floating -- simulation mismatch possible.

Only the first 100 messages of id 'CL252' are reported. To see all messages use 'report_messages -log E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\synthesis\synlog\GMII_MAC_Filter_Sniffer_compiler.srr -id CL252' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL252} -count unlimited' in the Tcl shell.
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":41:1:41:7|Signal PSLVERR is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":40:1:40:6|Signal PRDATA is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":39:1:39:6|Signal PREADY is floating; a simulation mismatch is possible.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":564:2:564:3|Pruning unused register ipv4_stuff.checksum_4(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":564:2:564:3|Pruning unused register ipv4_stuff.length_5(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":564:2:564:3|Pruning unused register frame_flag_status_2(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":501:2:501:3|Pruning unused register gmii_reg_ctrl_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":356:2:356:3|Pruning unused register p_APB_reg_ctrl_write.APB_regs_7_1(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":343:2:343:3|Pruning unused register p_APB_reg_ctrl_write.APB_regs_6_1(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":260:2:260:3|Pruning unused register p_APB_reg_ctrl_write.APB_regs_1_4(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":203:8:203:9|Pruning unused register PRDATA_sig_12(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":564:2:564:3|Pruning unused bits 2 to 1 of header_flags_var(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":487:2:487:3|Removing unused bit 0 of rxclk_set_off_rx_var(1 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":419:2:419:3|Removing unused bit 0 of rxclk_is_off_rx_var(1 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL271 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":328:2:328:3|Pruning unused bits 31 to 16 of p_APB_reg_ctrl_write.APB_regs_5_3(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":298:2:298:3|Pruning unused bits 31 to 16 of p_APB_reg_ctrl_write.APB_regs_3_4(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":237:2:237:3|Pruning unused bits 31 to 3 of p_APB_reg_ctrl_write.APB_regs_0_6(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":237:2:237:3|Removing unused bit 1 of p_APB_reg_ctrl_write.APB_regs_0_6(31 downto 0). Either assign all bits or reduce the width of the signal.
@A: CL282 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":564:2:564:3|Feedback mux created for signal udp_stuff.length[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_resetSync .......
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2_7 .......
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_7 .......
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2_6 .......
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_6 .......
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async .......
@N: CL159 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd":83:6:83:11|Input re_top is unused.
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_USRAM_top .......
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper .......
@N: CL159 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd":24:4:24:8|Input CLOCK is unused.
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO .......
@N: CL159 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd":110:6:110:10|Input MEMRD is unused.
Running optimization stage 2 on COREFIFO_C0 .......
Running optimization stage 2 on GMII_MAC_Filter_Sniffer .......
@N: CL201 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":564:2:564:3|Trying to extract state machine for register header_decode_state.
Extracted state machine for register header_decode_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":564:2:564:3|Trying to extract state machine for register RXCLK_state.
Extracted state machine for register RXCLK_state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL201 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":371:2:371:3|Trying to extract state machine for register PCLK_cmd_state.
Extracted state machine for register PCLK_cmd_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":34:4:34:8|Input port bits 7 to 5 of paddr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\hdl\GMII_MAC_Filter_Sniffer.vhd":34:4:34:8|Input port bits 1 to 0 of paddr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\synthesis\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 104MB peak: 105MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Tue Jun  9 01:41:43 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2019q2p1, Build 265R, Built Dec  6 2019 09:07:42

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun  9 01:41:43 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\synthesis\synwork\GMII_MAC_Filter_Sniffer_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 25MB peak: 26MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Tue Jun  9 01:41:43 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2019q2p1, Build 265R, Built Dec  6 2019 09:07:42

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun  9 01:41:44 2020

###########################################################]
Premap Report

# Tue Jun  9 01:41:45 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact, Build 2737R, Built Jan 20 2020 09:12:46


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

Reading constraint file: E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\designer\GMII_MAC_Filter_Sniffer\synthesis.fdc
@L: E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\synthesis\GMII_MAC_Filter_Sniffer_scck.rpt 
Printing clock  summary report in "E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\synthesis\GMII_MAC_Filter_Sniffer_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 128MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 130MB)

@N: BN362 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_async.vhd":918:6:918:7|Removing sequential instance afull_r (in view: corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_async.vhd":857:6:857:7|Removing sequential instance underflow_r (in view: corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_async.vhd":918:6:918:7|Removing sequential instance overflow_r (in view: corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: FX1184 |Applying syn_allowed_resources blockrams=21 on top level netlist GMII_MAC_Filter_Sniffer 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 162MB peak: 162MB)



Clock Summary
******************

          Start                             Requested     Requested     Clock        Clock                   Clock
Level     Clock                             Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------
0 -       GMII_MAC_Filter_Sniffer|RXCLK     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     259  
                                                                                                                  
0 -       GMII_MAC_Filter_Sniffer|PCLK      100.0 MHz     10.000        inferred     Inferred_clkgroup_0     192  
==================================================================================================================



Clock Load Summary
***********************

                                  Clock     Source          Clock Pin                     Non-clock Pin     Non-clock Pin
Clock                             Load      Pin             Seq Example                   Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------------
GMII_MAC_Filter_Sniffer|RXCLK     259       RXCLK(port)     rxclk_set_off_rx_var[1].C     -                 -            
                                                                                                                         
GMII_MAC_Filter_Sniffer|PCLK      192       PCLK(port)      rxclk_is_off_rx_var[1].C      -                 -            
=========================================================================================================================

@W: MT530 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_resetsync.vhd":69:4:69:5|Found inferred clock GMII_MAC_Filter_Sniffer|PCLK which controls 192 sequential elements including COREFIFO_C0_0.COREFIFO_C0_0.R1\.r_corefifo_resetSync.shift_reg[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_resetsync.vhd":69:4:69:5|Found inferred clock GMII_MAC_Filter_Sniffer|RXCLK which controls 259 sequential elements including COREFIFO_C0_0.COREFIFO_C0_0.R1\.w_corefifo_resetSync.shift_reg[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\synthesis\GMII_MAC_Filter_Sniffer.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 163MB)

Encoding state machine RXCLK_state[0:5] (in view: work.GMII_MAC_Filter_Sniffer(architecture_gmii_mac_filter_sniffer))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine header_decode_state[0:2] (in view: work.GMII_MAC_Filter_Sniffer(architecture_gmii_mac_filter_sniffer))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine PCLK_cmd_state[0:3] (in view: work.GMII_MAC_Filter_Sniffer(architecture_gmii_mac_filter_sniffer))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\hdl\gmii_mac_filter_sniffer.vhd":371:2:371:3|There are no possible illegal states for state machine PCLK_cmd_state[0:3] (in view: work.GMII_MAC_Filter_Sniffer(architecture_gmii_mac_filter_sniffer)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 164MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 164MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 80MB peak: 166MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun  9 01:41:47 2020

###########################################################]
Map & Optimize Report

# Tue Jun  9 01:41:47 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2737R, Built Jan 20 2020 09:12:46


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 127MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 127MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 127MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 127MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 158MB peak: 158MB)

@N: BN362 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_async.vhd":857:6:857:7|Removing sequential instance aempty_r (in view: corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated)) of type view:PrimLib.dffse(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 162MB peak: 162MB)

Encoding state machine RXCLK_state[0:5] (in view: work.GMII_MAC_Filter_Sniffer(architecture_gmii_mac_filter_sniffer))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine header_decode_state[0:2] (in view: work.GMII_MAC_Filter_Sniffer(architecture_gmii_mac_filter_sniffer))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine PCLK_cmd_state[0:3] (in view: work.GMII_MAC_Filter_Sniffer(architecture_gmii_mac_filter_sniffer))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\hdl\gmii_mac_filter_sniffer.vhd":371:2:371:3|There are no possible illegal states for state machine PCLK_cmd_state[0:3] (in view: work.GMII_MAC_Filter_Sniffer(architecture_gmii_mac_filter_sniffer)); safe FSM implementation is not required.
@N: MO231 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\hdl\gmii_mac_filter_sniffer.vhd":564:2:564:3|Found counter in view:work.GMII_MAC_Filter_Sniffer(architecture_gmii_mac_filter_sniffer) instance byte_counter[10:0] 
@N: BN362 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\hdl\gmii_mac_filter_sniffer.vhd":371:2:371:3|Removing sequential instance PCLK_cmd_state[0] (in view: work.GMII_MAC_Filter_Sniffer(architecture_gmii_mac_filter_sniffer)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF179 :|Found 17 by 17 bit equality operator ('==') p_GMII_processing_seq\.un1_byte_counter (in view: work.GMII_MAC_Filter_Sniffer(architecture_gmii_mac_filter_sniffer))
@N: MF179 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\hdl\gmii_mac_filter_sniffer.vhd":608:11:608:52|Found 48 by 48 bit equality operator ('==') p_GMII_processing_seq\.un16_byte_counter (in view: work.GMII_MAC_Filter_Sniffer(architecture_gmii_mac_filter_sniffer))
@N: MF179 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\hdl\gmii_mac_filter_sniffer.vhd":653:11:653:52|Found 32 by 32 bit equality operator ('==') p_GMII_processing_seq\.un79_byte_counter (in view: work.GMII_MAC_Filter_Sniffer(architecture_gmii_mac_filter_sniffer))
@N: MF179 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\hdl\gmii_mac_filter_sniffer.vhd":678:11:678:52|Found 16 by 16 bit equality operator ('==') p_GMII_processing_seq\.un103_byte_counter (in view: work.GMII_MAC_Filter_Sniffer(architecture_gmii_mac_filter_sniffer))
@N: MO231 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_async.vhd":797:6:797:7|Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated) instance wptr[7:0] 
@N: MO231 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_async.vhd":976:6:976:7|Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated) instance memraddr_r[5:0] 
@N: MO231 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_async.vhd":956:6:956:7|Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated) instance memwaddr_r[6:0] 
@N: MO231 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_async.vhd":818:6:818:7|Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated) instance rptr[6:0] 
@N: BN362 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_nstagessync.vhd":65:4:65:5|Removing sequential instance Wr_corefifo_NstagesSync.shift_array_1[0] (in view: corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_nstagessync.vhd":65:4:65:5|Removing sequential instance Wr_corefifo_NstagesSync.shift_array_0[0] (in view: corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_nstagessync.vhd":65:4:65:5|Boundary register Wr_corefifo_NstagesSync.shift_array_0[0] (in view: corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_async.vhd":797:6:797:7|Removing sequential instance wptr_gray[0] (in view: corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_async.vhd":797:6:797:7|Boundary register wptr_gray[0] (in view: corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 165MB peak: 165MB)

@W: BN132 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_async.vhd":857:6:857:7|Removing instance COREFIFO_C0_0.COREFIFO_C0_0.L31.U_corefifo_async.dvld_r because it is equivalent to instance COREFIFO_C0_0.COREFIFO_C0_0.REN_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\github_repos\gmii_mac_filter_sniffer\gmii_mac_filter_sniffer_libero\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo.vhd":1224:6:1224:7|Removing instance COREFIFO_C0_0.COREFIFO_C0_0.REN_d1 because it is equivalent to instance COREFIFO_C0_0.COREFIFO_C0_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 168MB peak: 168MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 168MB peak: 169MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 168MB peak: 169MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 169MB peak: 169MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 169MB peak: 169MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 169MB peak: 169MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 169MB peak: 169MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 169MB peak: 169MB)


Finished technology mapping (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 178MB peak: 178MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		     0.83ns		 387 /       438
   2		0h:00m:07s		     0.83ns		 383 /       438
@N: FP130 |Promoting Net RSTn_arst on CLKINT  I_577 
@N: FP130 |Promoting Net RXCLK on CLKINT  I_578 
@N: FP130 |Promoting Net PCLK on CLKINT  I_579 
@N: FP130 |Promoting Net COREFIFO_C0_0.COREFIFO_C0_0.R1\.r_corefifo_resetSync.shift_reg[1] on CLKINT  I_580 
@N: FP130 |Promoting Net COREFIFO_C0_0.COREFIFO_C0_0.R1\.w_corefifo_resetSync.shift_reg[1] on CLKINT  I_581 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 180MB peak: 180MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 180MB peak: 180MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 441 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
@K:CKID0001       RXCLK               port                   257        p_GMII_injest\.GMII_in_buf_6[0]
@K:CKID0002       PCLK                port                   184        Data_o[10]                     
=======================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 151MB peak: 181MB)

Writing Analyst data base E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\synthesis\synwork\GMII_MAC_Filter_Sniffer_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 178MB peak: 181MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 179MB peak: 181MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 178MB peak: 181MB)

@W: MT420 |Found inferred clock GMII_MAC_Filter_Sniffer|PCLK with period 10.00ns. Please declare a user-defined clock on port PCLK.
@W: MT420 |Found inferred clock GMII_MAC_Filter_Sniffer|RXCLK with period 10.00ns. Please declare a user-defined clock on port RXCLK.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Jun  9 01:41:58 2020
#


Top view:               GMII_MAC_Filter_Sniffer
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\Github_Repos\GMII_MAC_Filter_Sniffer\GMII_MAC_Filter_Sniffer_libero\designer\GMII_MAC_Filter_Sniffer\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.465

                                  Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                    Frequency     Frequency     Period        Period        Slack     Type         Group              
------------------------------------------------------------------------------------------------------------------------------------
GMII_MAC_Filter_Sniffer|PCLK      100.0 MHz     351.3 MHz     10.000        2.847         7.153     inferred     Inferred_clkgroup_0
GMII_MAC_Filter_Sniffer|RXCLK     100.0 MHz     180.7 MHz     10.000        5.535         4.465     inferred     Inferred_clkgroup_1
====================================================================================================================================





Clock Relationships
*******************

Clocks                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                       Ending                         |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
GMII_MAC_Filter_Sniffer|PCLK   GMII_MAC_Filter_Sniffer|PCLK   |  10.000      7.153  |  No paths    -      |  No paths    -      |  No paths    -    
GMII_MAC_Filter_Sniffer|PCLK   GMII_MAC_Filter_Sniffer|RXCLK  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
GMII_MAC_Filter_Sniffer|RXCLK  GMII_MAC_Filter_Sniffer|PCLK   |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
GMII_MAC_Filter_Sniffer|RXCLK  GMII_MAC_Filter_Sniffer|RXCLK  |  10.000      4.465  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: GMII_MAC_Filter_Sniffer|PCLK
====================================



Starting Points with Worst Slack
********************************

                                                                                                               Starting                                                                     Arrival          
Instance                                                                                                       Reference                        Type         Pin           Net              Time        Slack
                                                                                                               Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREFIFO_C0_0.COREFIFO_C0_0.RE_d1                                                                              GMII_MAC_Filter_Sniffer|PCLK     SLE          Q             FIFO_C0_DVLD     0.108       7.153
COREFIFO_C0_0.COREFIFO_C0_0.RW1\.UI_ram_wrapper_1.U2_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0     GMII_MAC_Filter_Sniffer|PCLK     RAM64x18     A_DOUT[0]     RDATA_int[0]     1.747       7.169
COREFIFO_C0_0.COREFIFO_C0_0.RW1\.UI_ram_wrapper_1.U2_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0     GMII_MAC_Filter_Sniffer|PCLK     RAM64x18     A_DOUT[1]     RDATA_int[1]     1.747       7.169
COREFIFO_C0_0.COREFIFO_C0_0.RW1\.UI_ram_wrapper_1.U2_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0     GMII_MAC_Filter_Sniffer|PCLK     RAM64x18     A_DOUT[2]     RDATA_int[2]     1.747       7.169
COREFIFO_C0_0.COREFIFO_C0_0.RW1\.UI_ram_wrapper_1.U2_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0     GMII_MAC_Filter_Sniffer|PCLK     RAM64x18     A_DOUT[3]     RDATA_int[3]     1.747       7.169
COREFIFO_C0_0.COREFIFO_C0_0.RW1\.UI_ram_wrapper_1.U2_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0     GMII_MAC_Filter_Sniffer|PCLK     RAM64x18     A_DOUT[4]     RDATA_int[4]     1.747       7.169
COREFIFO_C0_0.COREFIFO_C0_0.RW1\.UI_ram_wrapper_1.U2_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0     GMII_MAC_Filter_Sniffer|PCLK     RAM64x18     A_DOUT[5]     RDATA_int[5]     1.747       7.169
COREFIFO_C0_0.COREFIFO_C0_0.RW1\.UI_ram_wrapper_1.U2_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0     GMII_MAC_Filter_Sniffer|PCLK     RAM64x18     A_DOUT[6]     RDATA_int[6]     1.747       7.169
COREFIFO_C0_0.COREFIFO_C0_0.RW1\.UI_ram_wrapper_1.U2_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0     GMII_MAC_Filter_Sniffer|PCLK     RAM64x18     A_DOUT[7]     RDATA_int[7]     1.747       7.169
COREFIFO_C0_0.COREFIFO_C0_0.RW1\.UI_ram_wrapper_1.U2_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_USRAM_top_R0C0     GMII_MAC_Filter_Sniffer|PCLK     RAM64x18     A_DOUT[9]     RDATA_int[8]     1.747       7.169
=============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                                  Required          
Instance                                   Reference                        Type     Pin     Net                     Time         Slack
                                           Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------
COREFIFO_C0_0.COREFIFO_C0_0.RDATA_r[0]     GMII_MAC_Filter_Sniffer|PCLK     SLE      EN      un3_fifo_memre_0_a2     9.662        7.153
COREFIFO_C0_0.COREFIFO_C0_0.RDATA_r[1]     GMII_MAC_Filter_Sniffer|PCLK     SLE      EN      un3_fifo_memre_0_a2     9.662        7.153
COREFIFO_C0_0.COREFIFO_C0_0.RDATA_r[2]     GMII_MAC_Filter_Sniffer|PCLK     SLE      EN      un3_fifo_memre_0_a2     9.662        7.153
COREFIFO_C0_0.COREFIFO_C0_0.RDATA_r[3]     GMII_MAC_Filter_Sniffer|PCLK     SLE      EN      un3_fifo_memre_0_a2     9.662        7.153
COREFIFO_C0_0.COREFIFO_C0_0.RDATA_r[4]     GMII_MAC_Filter_Sniffer|PCLK     SLE      EN      un3_fifo_memre_0_a2     9.662        7.153
COREFIFO_C0_0.COREFIFO_C0_0.RDATA_r[5]     GMII_MAC_Filter_Sniffer|PCLK     SLE      EN      un3_fifo_memre_0_a2     9.662        7.153
COREFIFO_C0_0.COREFIFO_C0_0.RDATA_r[6]     GMII_MAC_Filter_Sniffer|PCLK     SLE      EN      un3_fifo_memre_0_a2     9.662        7.153
COREFIFO_C0_0.COREFIFO_C0_0.RDATA_r[7]     GMII_MAC_Filter_Sniffer|PCLK     SLE      EN      un3_fifo_memre_0_a2     9.662        7.153
COREFIFO_C0_0.COREFIFO_C0_0.RDATA_r[8]     GMII_MAC_Filter_Sniffer|PCLK     SLE      EN      un3_fifo_memre_0_a2     9.662        7.153
COREFIFO_C0_0.COREFIFO_C0_0.RDATA_r[9]     GMII_MAC_Filter_Sniffer|PCLK     SLE      EN      un3_fifo_memre_0_a2     9.662        7.153
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      2.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.153

    Number of logic level(s):                1
    Starting point:                          COREFIFO_C0_0.COREFIFO_C0_0.RE_d1 / Q
    Ending point:                            COREFIFO_C0_0.COREFIFO_C0_0.RDATA_r[0] / EN
    The start point is clocked by            GMII_MAC_Filter_Sniffer|PCLK [rising] on pin CLK
    The end   point is clocked by            GMII_MAC_Filter_Sniffer|PCLK [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                                Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
COREFIFO_C0_0.COREFIFO_C0_0.RE_d1                   SLE      Q        Out     0.108     0.108       -         
FIFO_C0_DVLD                                        Net      -        -       1.188     -           21        
COREFIFO_C0_0.COREFIFO_C0_0.un3_fifo_memre_0_a2     CFG2     A        In      -         1.296       -         
COREFIFO_C0_0.COREFIFO_C0_0.un3_fifo_memre_0_a2     CFG2     Y        Out     0.087     1.383       -         
un3_fifo_memre_0_a2                                 Net      -        -       1.126     -           16        
COREFIFO_C0_0.COREFIFO_C0_0.RDATA_r[0]              SLE      EN       In      -         2.509       -         
==============================================================================================================
Total path delay (propagation time + setup) of 2.847 is 0.533(18.7%) logic and 2.314(81.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: GMII_MAC_Filter_Sniffer|RXCLK
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                                               Arrival          
Instance                            Reference                         Type     Pin     Net                                 Time        Slack
                                    Clock                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------
p_GMII_injest\.GMII_in_buf_1[0]     GMII_MAC_Filter_Sniffer|RXCLK     SLE      Q       p_GMII_injest\.GMII_in_buf_1[0]     0.108       4.465
p_GMII_injest\.GMII_in_buf_0[2]     GMII_MAC_Filter_Sniffer|RXCLK     SLE      Q       p_GMII_injest\.GMII_in_buf_0[2]     0.108       4.526
p_GMII_injest\.GMII_in_buf_1[2]     GMII_MAC_Filter_Sniffer|RXCLK     SLE      Q       p_GMII_injest\.GMII_in_buf_1[2]     0.108       4.560
udp_stuff\.length[0]                GMII_MAC_Filter_Sniffer|RXCLK     SLE      Q       udp_stuff\.length[0]                0.108       4.599
p_GMII_injest\.GMII_in_buf_0[6]     GMII_MAC_Filter_Sniffer|RXCLK     SLE      Q       p_GMII_injest\.GMII_in_buf_0[6]     0.108       4.620
p_GMII_injest\.GMII_in_buf_1[4]     GMII_MAC_Filter_Sniffer|RXCLK     SLE      Q       p_GMII_injest\.GMII_in_buf_1[4]     0.108       4.634
p_GMII_injest\.GMII_in_buf_0[3]     GMII_MAC_Filter_Sniffer|RXCLK     SLE      Q       p_GMII_injest\.GMII_in_buf_0[3]     0.087       4.659
p_GMII_injest\.GMII_in_buf_1[6]     GMII_MAC_Filter_Sniffer|RXCLK     SLE      Q       p_GMII_injest\.GMII_in_buf_1[6]     0.108       4.683
p_GMII_injest\.GMII_in_buf_1[1]     GMII_MAC_Filter_Sniffer|RXCLK     SLE      Q       p_GMII_injest\.GMII_in_buf_1[1]     0.087       4.701
p_GMII_injest\.GMII_in_buf_0[0]     GMII_MAC_Filter_Sniffer|RXCLK     SLE      Q       p_GMII_injest\.GMII_in_buf_0[0]     0.087       4.746
============================================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                   Required          
Instance             Reference                         Type     Pin     Net                     Time         Slack
                     Clock                                                                                        
------------------------------------------------------------------------------------------------------------------
RXCLK_state[3]       GMII_MAC_Filter_Sniffer|RXCLK     SLE      D       N_601_i                 9.745        4.465
byte_counter[0]      GMII_MAC_Filter_Sniffer|RXCLK     SLE      D       byte_counter_lm[0]      9.745        4.599
byte_counter[4]      GMII_MAC_Filter_Sniffer|RXCLK     SLE      D       byte_counter_lm[4]      9.745        4.599
byte_counter[5]      GMII_MAC_Filter_Sniffer|RXCLK     SLE      D       byte_counter_lm[5]      9.745        4.599
byte_counter[6]      GMII_MAC_Filter_Sniffer|RXCLK     SLE      D       byte_counter_lm[6]      9.745        4.599
byte_counter[7]      GMII_MAC_Filter_Sniffer|RXCLK     SLE      D       byte_counter_lm[7]      9.745        4.599
byte_counter[8]      GMII_MAC_Filter_Sniffer|RXCLK     SLE      D       byte_counter_lm[8]      9.745        4.599
byte_counter[10]     GMII_MAC_Filter_Sniffer|RXCLK     SLE      D       byte_counter_lm[10]     9.745        4.599
byte_counter[1]      GMII_MAC_Filter_Sniffer|RXCLK     SLE      D       byte_counter_lm[1]      9.745        4.796
byte_counter[2]      GMII_MAC_Filter_Sniffer|RXCLK     SLE      D       byte_counter_lm[2]      9.745        4.796
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      5.279
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.465

    Number of logic level(s):                7
    Starting point:                          p_GMII_injest\.GMII_in_buf_1[0] / Q
    Ending point:                            RXCLK_state[3] / D
    The start point is clocked by            GMII_MAC_Filter_Sniffer|RXCLK [rising] on pin CLK
    The end   point is clocked by            GMII_MAC_Filter_Sniffer|RXCLK [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
p_GMII_injest\.GMII_in_buf_1[0]                   SLE      Q        Out     0.108     0.108       -         
p_GMII_injest\.GMII_in_buf_1[0]                   Net      -        -       0.896     -           6         
p_GMII_processing_seq\.un26_byte_counter_6        CFG4     D        In      -         1.004       -         
p_GMII_processing_seq\.un26_byte_counter_6        CFG4     Y        Out     0.317     1.321       -         
p_GMII_processing_seq\.un26_byte_counter_6        Net      -        -       0.497     -           2         
p_GMII_processing_seq\.un29_gmii_in_buf_1d_59     CFG4     B        In      -         1.818       -         
p_GMII_processing_seq\.un29_gmii_in_buf_1d_59     CFG4     Y        Out     0.165     1.983       -         
p_GMII_processing_seq\.un29_gmii_in_buf_1d_59     Net      -        -       0.248     -           1         
p_GMII_processing_seq\.un29_gmii_in_buf_1d        CFG4     D        In      -         2.231       -         
p_GMII_processing_seq\.un29_gmii_in_buf_1d        CFG4     Y        Out     0.271     2.502       -         
p_GMII_processing_seq\.un29_gmii_in_buf_1d        Net      -        -       0.745     -           3         
RXCLK_state_ns_i_o2_0[2]                          CFG3     B        In      -         3.248       -         
RXCLK_state_ns_i_o2_0[2]                          CFG3     Y        Out     0.143     3.391       -         
N_607                                             Net      -        -       0.497     -           2         
RXCLK_state_ns_i_o2_1_1[2]                        CFG4     C        In      -         3.888       -         
RXCLK_state_ns_i_o2_1_1[2]                        CFG4     Y        Out     0.210     4.098       -         
RXCLK_state_ns_i_o2_1_1[2]                        Net      -        -       0.248     -           1         
RXCLK_state_ns_i_o2_1[2]                          CFG4     D        In      -         4.346       -         
RXCLK_state_ns_i_o2_1[2]                          CFG4     Y        Out     0.288     4.634       -         
N_613                                             Net      -        -       0.248     -           1         
RXCLK_state_RNO[3]                                CFG4     B        In      -         4.882       -         
RXCLK_state_RNO[3]                                CFG4     Y        Out     0.148     5.031       -         
N_601_i                                           Net      -        -       0.248     -           1         
RXCLK_state[3]                                    SLE      D        In      -         5.279       -         
============================================================================================================
Total path delay (propagation time + setup) of 5.535 is 1.906(34.4%) logic and 3.629(65.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 179MB peak: 181MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 179MB peak: 181MB)

---------------------------------------
Resource Usage Report for GMII_MAC_Filter_Sniffer 

Mapping to part: m2s010vf400std
Cell usage:
CLKINT          5 uses
CFG1           6 uses
CFG2           43 uses
CFG3           28 uses
CFG4           123 uses

Carry cells:
ARI1            127 uses - used for arithmetic functions


Sequential Cells: 
SLE            438 uses

DSP Blocks:    0 of 22 (0%)

Global Clock Buffers: 5

RAM/ROM usage summary
Total Block RAMs (RAM64x18) : 1 of 22 (4%)

Total LUTs:    327

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 36; LUTs = 36;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  438 + 36 + 0 + 0 = 474;
Total number of LUTs after P&R:  327 + 36 + 0 + 0 = 363;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 61MB peak: 181MB)

Process took 0h:00m:11s realtime, 0h:00m:10s cputime
# Tue Jun  9 01:41:58 2020

###########################################################]
