{"vcs1":{"timestamp_begin":1698771534.360027393, "rt":0.31, "ut":0.13, "st":0.12}}
{"vcselab":{"timestamp_begin":1698771534.726046962, "rt":0.27, "ut":0.17, "st":0.05}}
{"link":{"timestamp_begin":1698771535.028910465, "rt":0.34, "ut":0.11, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698771534.029454082}
{"VCS_COMP_START_TIME": 1698771534.029454082}
{"VCS_COMP_END_TIME": 1698771535.425370785}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 337528}}
{"stitch_vcselab": {"peak_mem": 222560}}
