// Seed: 3112715486
module module_0 #(
    parameter id_4 = 32'd28
) (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire [-1 : 1] id_3, _id_4[-1 : -1], id_5, id_6;
  wire ["" : -1] id_7;
  logic id_8[id_4 : 1];
  wire id_9, id_10;
  assign id_9 = id_4;
  logic id_11;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd90
) (
    input tri0 id_0,
    input tri  id_1,
    input wor  id_2
);
  logic _id_4;
  wire  id_5 = id_2;
  logic [7:0] id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_8[id_4&-1] = id_6;
  assign id_11 = id_6;
endmodule
