{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724616364124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724616364125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 03:06:03 2024 " "Processing started: Mon Aug 26 03:06:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724616364125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616364125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616364125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724616364460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724616364460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 2 2 " "Found 2 design units, including 2 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMem " "Found entity 1: IMem" {  } { { "IMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372699 ""} { "Info" "ISGN_ENTITY_NAME" "2 Memory_instruction_tb " "Found entity 2: Memory_instruction_tb" {  } { { "IMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMem " "Found entity 1: DMem" {  } { { "DMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372702 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stage_IF.v " "Can't analyze file -- file stage_IF.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1724616372705 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stage_ID.v " "Can't analyze file -- file stage_ID.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1724616372707 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stage_EX.v " "Can't analyze file -- file stage_EX.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1724616372710 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stage_MEM.v " "Can't analyze file -- file stage_MEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1724616372714 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stage_WB.v " "Can't analyze file -- file stage_WB.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1724616372718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_IF_ID " "Found entity 1: reg_IF_ID" {  } { { "reg_IF_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ID_EX " "Found entity 1: reg_ID_EX" {  } { { "reg_ID_EX.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_EX_MEM " "Found entity 1: reg_EX_MEM" {  } { { "reg_EX_MEM.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_MEM_WB " "Found entity 1: reg_MEM_WB" {  } { { "reg_MEM_WB.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_ext.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_ext " "Found entity 1: imm_ext" {  } { { "imm_ext.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/imm_ext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_5stagepipelined_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_5stagepipelined_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_5StagePipelined_Processor " "Found entity 1: RISCV_5StagePipelined_Processor" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_5stagepipelined_processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_5stagepipelined_processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_5StagePipelined_Processor_tb " "Found entity 1: RISCV_5StagePipelined_Processor_tb" {  } { { "RISCV_5StagePipelined_Processor_tb.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372747 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "load_store_unit.sv " "Can't analyze file -- file load_store_unit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1724616372750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 2 2 " "Found 2 design units, including 2 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372752 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_fast_multi_cycle_multiplier " "Found entity 2: tb_fast_multi_cycle_multiplier" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 2 2 " "Found 2 design units, including 2 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372754 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_divider " "Found entity 2: tb_divider" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt.v 0 0 " "Found 0 design units, including 0 entities, in source file interrupt.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressed_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file compressed_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 compressed_decoder " "Found entity 1: compressed_decoder" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616372758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372758 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(34) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(34): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372762 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(36) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(36): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(37) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(37): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(40) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(40): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(41) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(41): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(42) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(42): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(43) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(43): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(44) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(44): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(45) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(45): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(46) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(46): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(47) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(47): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(48) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(48): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(51) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(51): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(52) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(52): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(53) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(53): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(54) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(54): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(55) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(55): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 55 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(56) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(56): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(57) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(57): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 57 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(58) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(58): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 58 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(59) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(59): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 59 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(60) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(60): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 60 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(63) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(63): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 63 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(64) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(64): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(65) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(65): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 65 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372763 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(66) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(66): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 66 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(67) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(67): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(68) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(68): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 68 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(69) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(69): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(70) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(70): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 70 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(71) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(71): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(72) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(72): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(73) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(73): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 73 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(74) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(74): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 74 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(75) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(75): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 75 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(76) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(76): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(77) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(77): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 77 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(78) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(78): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(79) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(79): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(80) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(80): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(81) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(81): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(82) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(82): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(86) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(86): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(87) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(87): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(89) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(89): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(90) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(90): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(91) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(91): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(92) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(92): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "RISCV_5StagePipelined_Processor RISCV_5StagePipelined_Processor.v(93) " "Verilog HDL Parameter Declaration warning at RISCV_5StagePipelined_Processor.v(93): Parameter Declaration in module \"RISCV_5StagePipelined_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1724616372764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_5StagePipelined_Processor " "Elaborating entity \"RISCV_5StagePipelined_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724616372817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mult_or_div_done_E RISCV_5StagePipelined_Processor.v(220) " "Verilog HDL or VHDL warning at RISCV_5StagePipelined_Processor.v(220): object \"mult_or_div_done_E\" assigned a value but never read" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724616372833 "|RISCV_5StagePipelined_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RISCV_5StagePipelined_Processor.v(587) " "Verilog HDL assignment warning at RISCV_5StagePipelined_Processor.v(587): truncated value with size 32 to match size of target (1)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724616372847 "|RISCV_5StagePipelined_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RISCV_5StagePipelined_Processor.v(661) " "Verilog HDL assignment warning at RISCV_5StagePipelined_Processor.v(661): truncated value with size 32 to match size of target (1)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724616372853 "|RISCV_5StagePipelined_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 RISCV_5StagePipelined_Processor.v(662) " "Verilog HDL assignment warning at RISCV_5StagePipelined_Processor.v(662): truncated value with size 32 to match size of target (2)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724616372853 "|RISCV_5StagePipelined_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 RISCV_5StagePipelined_Processor.v(663) " "Verilog HDL assignment warning at RISCV_5StagePipelined_Processor.v(663): truncated value with size 32 to match size of target (2)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724616372853 "|RISCV_5StagePipelined_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux_pctarget_or_pc_jalr " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux_pctarget_or_pc_jalr\"" {  } { { "RISCV_5StagePipelined_Processor.v" "mux_pctarget_or_pc_jalr" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616372948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMem IMem:instruction_memory " "Elaborating entity \"IMem\" for hierarchy \"IMem:instruction_memory\"" {  } { { "RISCV_5StagePipelined_Processor.v" "instruction_memory" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616372955 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory_ins.data_a 0 IMem.v(9) " "Net \"memory_ins.data_a\" at IMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "IMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724616372957 "|RISCV_5StagePipelined_Processor|IMem:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory_ins.waddr_a 0 IMem.v(9) " "Net \"memory_ins.waddr_a\" at IMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "IMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724616372957 "|RISCV_5StagePipelined_Processor|IMem:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory_ins.we_a 0 IMem.v(9) " "Net \"memory_ins.we_a\" at IMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "IMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1724616372957 "|RISCV_5StagePipelined_Processor|IMem:instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressed_decoder compressed_decoder:compressed_decoder_uut " "Elaborating entity \"compressed_decoder\" for hierarchy \"compressed_decoder:compressed_decoder_uut\"" {  } { { "RISCV_5StagePipelined_Processor.v" "compressed_decoder_uut" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616372958 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instr_o compressed_decoder.v(8) " "Verilog HDL Always Construct warning at compressed_decoder.v(8): inferring latch(es) for variable \"instr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616372962 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[0\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[0\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372962 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[1\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[1\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372962 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[2\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[2\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372962 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[3\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[3\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372962 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[4\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[4\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372962 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[5\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[5\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372962 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[6\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[6\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372962 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[7\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[7\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372962 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[8\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[8\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372962 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[9\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[9\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372962 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[10\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[10\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372962 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[11\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[11\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[12\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[12\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[13\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[13\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[14\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[14\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[15\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[15\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[16\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[16\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[17\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[17\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[18\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[18\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[19\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[19\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[20\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[20\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[21\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[21\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[22\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[22\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[23\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[23\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[24\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[24\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[25\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[25\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[26\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[26\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[27\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[27\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[28\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[28\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[29\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[29\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[30\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[30\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_o\[31\] compressed_decoder.v(8) " "Inferred latch for \"instr_o\[31\]\" at compressed_decoder.v(8)" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 "|RISCV_5StagePipelined_Processor|compressed_decoder:compressed_decoder_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_IF_ID reg_IF_ID:reg_IF_ID " "Elaborating entity \"reg_IF_ID\" for hierarchy \"reg_IF_ID:reg_IF_ID\"" {  } { { "RISCV_5StagePipelined_Processor.v" "reg_IF_ID" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616372963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder " "Elaborating entity \"adder\" for hierarchy \"adder:adder\"" {  } { { "RISCV_5StagePipelined_Processor.v" "adder" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616372966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit\"" {  } { { "RISCV_5StagePipelined_Processor.v" "control_unit" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616372967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder control_unit:control_unit\|main_decoder:main_decoder " "Elaborating entity \"main_decoder\" for hierarchy \"control_unit:control_unit\|main_decoder:main_decoder\"" {  } { { "control_unit.v" "main_decoder" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616372968 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc main_decoder.v(31) " "Verilog HDL Always Construct warning at main_decoder.v(31): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616372970 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ResultSrc main_decoder.v(31) " "Verilog HDL Always Construct warning at main_decoder.v(31): inferring latch(es) for variable \"ResultSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616372970 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp main_decoder.v(31) " "Verilog HDL Always Construct warning at main_decoder.v(31): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616372970 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_type_D main_decoder.v(31) " "Verilog HDL Always Construct warning at main_decoder.v(31): inferring latch(es) for variable \"write_type_D\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616372970 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_type_D\[0\] main_decoder.v(31) " "Inferred latch for \"write_type_D\[0\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372970 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_type_D\[1\] main_decoder.v(31) " "Inferred latch for \"write_type_D\[1\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372970 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] main_decoder.v(31) " "Inferred latch for \"ALUOp\[0\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372970 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] main_decoder.v(31) " "Inferred latch for \"ALUOp\[1\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372970 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc\[0\] main_decoder.v(31) " "Inferred latch for \"ResultSrc\[0\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372970 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc\[1\] main_decoder.v(31) " "Inferred latch for \"ResultSrc\[1\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372970 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] main_decoder.v(31) " "Inferred latch for \"ImmSrc\[0\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372970 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] main_decoder.v(31) " "Inferred latch for \"ImmSrc\[1\]\" at main_decoder.v(31)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372970 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder control_unit:control_unit\|ALU_decoder:alu_decoder " "Elaborating entity \"ALU_decoder\" for hierarchy \"control_unit:control_unit\|ALU_decoder:alu_decoder\"" {  } { { "control_unit.v" "alu_decoder" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616372970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file\"" {  } { { "RISCV_5StagePipelined_Processor.v" "reg_file" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616372972 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i reg_file.v(32) " "Verilog HDL Always Construct warning at reg_file.v(32): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "reg_file.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616372982 "|RISCV_5StagePipelined_Processor|reg_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_ext imm_ext:imm_ext " "Elaborating entity \"imm_ext\" for hierarchy \"imm_ext:imm_ext\"" {  } { { "RISCV_5StagePipelined_Processor.v" "imm_ext" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616372983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_ID_EX reg_ID_EX:reg_ID_EX " "Elaborating entity \"reg_ID_EX\" for hierarchy \"reg_ID_EX:reg_ID_EX\"" {  } { { "RISCV_5StagePipelined_Processor.v" "reg_ID_EX" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616372985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "RISCV_5StagePipelined_Processor.v" "alu" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616372988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:multiplier_uut " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:multiplier_uut\"" {  } { { "RISCV_5StagePipelined_Processor.v" "multiplier_uut" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616372991 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_reg multiplier.v(102) " "Verilog HDL Always Construct warning at multiplier.v(102): inferring latch(es) for variable \"a_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_reg multiplier.v(102) " "Verilog HDL Always Construct warning at multiplier.v(102): inferring latch(es) for variable \"b_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign_a multiplier.v(102) " "Verilog HDL Always Construct warning at multiplier.v(102): inferring latch(es) for variable \"sign_a\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign_b multiplier.v(102) " "Verilog HDL Always Construct warning at multiplier.v(102): inferring latch(es) for variable \"sign_b\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_b multiplier.v(102) " "Inferred latch for \"sign_b\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_a multiplier.v(102) " "Inferred latch for \"sign_a\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[0\] multiplier.v(102) " "Inferred latch for \"b_reg\[0\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[1\] multiplier.v(102) " "Inferred latch for \"b_reg\[1\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[2\] multiplier.v(102) " "Inferred latch for \"b_reg\[2\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[3\] multiplier.v(102) " "Inferred latch for \"b_reg\[3\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[4\] multiplier.v(102) " "Inferred latch for \"b_reg\[4\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[5\] multiplier.v(102) " "Inferred latch for \"b_reg\[5\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[6\] multiplier.v(102) " "Inferred latch for \"b_reg\[6\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[7\] multiplier.v(102) " "Inferred latch for \"b_reg\[7\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[8\] multiplier.v(102) " "Inferred latch for \"b_reg\[8\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[9\] multiplier.v(102) " "Inferred latch for \"b_reg\[9\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[10\] multiplier.v(102) " "Inferred latch for \"b_reg\[10\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[11\] multiplier.v(102) " "Inferred latch for \"b_reg\[11\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[12\] multiplier.v(102) " "Inferred latch for \"b_reg\[12\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[13\] multiplier.v(102) " "Inferred latch for \"b_reg\[13\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[14\] multiplier.v(102) " "Inferred latch for \"b_reg\[14\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[15\] multiplier.v(102) " "Inferred latch for \"b_reg\[15\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[16\] multiplier.v(102) " "Inferred latch for \"b_reg\[16\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[17\] multiplier.v(102) " "Inferred latch for \"b_reg\[17\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[18\] multiplier.v(102) " "Inferred latch for \"b_reg\[18\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[19\] multiplier.v(102) " "Inferred latch for \"b_reg\[19\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[20\] multiplier.v(102) " "Inferred latch for \"b_reg\[20\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[21\] multiplier.v(102) " "Inferred latch for \"b_reg\[21\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[22\] multiplier.v(102) " "Inferred latch for \"b_reg\[22\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372994 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[23\] multiplier.v(102) " "Inferred latch for \"b_reg\[23\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[24\] multiplier.v(102) " "Inferred latch for \"b_reg\[24\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[25\] multiplier.v(102) " "Inferred latch for \"b_reg\[25\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[26\] multiplier.v(102) " "Inferred latch for \"b_reg\[26\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[27\] multiplier.v(102) " "Inferred latch for \"b_reg\[27\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[28\] multiplier.v(102) " "Inferred latch for \"b_reg\[28\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[29\] multiplier.v(102) " "Inferred latch for \"b_reg\[29\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[30\] multiplier.v(102) " "Inferred latch for \"b_reg\[30\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_reg\[31\] multiplier.v(102) " "Inferred latch for \"b_reg\[31\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[0\] multiplier.v(102) " "Inferred latch for \"a_reg\[0\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[1\] multiplier.v(102) " "Inferred latch for \"a_reg\[1\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[2\] multiplier.v(102) " "Inferred latch for \"a_reg\[2\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[3\] multiplier.v(102) " "Inferred latch for \"a_reg\[3\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[4\] multiplier.v(102) " "Inferred latch for \"a_reg\[4\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[5\] multiplier.v(102) " "Inferred latch for \"a_reg\[5\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[6\] multiplier.v(102) " "Inferred latch for \"a_reg\[6\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[7\] multiplier.v(102) " "Inferred latch for \"a_reg\[7\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[8\] multiplier.v(102) " "Inferred latch for \"a_reg\[8\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[9\] multiplier.v(102) " "Inferred latch for \"a_reg\[9\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[10\] multiplier.v(102) " "Inferred latch for \"a_reg\[10\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[11\] multiplier.v(102) " "Inferred latch for \"a_reg\[11\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[12\] multiplier.v(102) " "Inferred latch for \"a_reg\[12\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[13\] multiplier.v(102) " "Inferred latch for \"a_reg\[13\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[14\] multiplier.v(102) " "Inferred latch for \"a_reg\[14\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[15\] multiplier.v(102) " "Inferred latch for \"a_reg\[15\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[16\] multiplier.v(102) " "Inferred latch for \"a_reg\[16\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[17\] multiplier.v(102) " "Inferred latch for \"a_reg\[17\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[18\] multiplier.v(102) " "Inferred latch for \"a_reg\[18\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[19\] multiplier.v(102) " "Inferred latch for \"a_reg\[19\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[20\] multiplier.v(102) " "Inferred latch for \"a_reg\[20\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[21\] multiplier.v(102) " "Inferred latch for \"a_reg\[21\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[22\] multiplier.v(102) " "Inferred latch for \"a_reg\[22\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[23\] multiplier.v(102) " "Inferred latch for \"a_reg\[23\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[24\] multiplier.v(102) " "Inferred latch for \"a_reg\[24\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[25\] multiplier.v(102) " "Inferred latch for \"a_reg\[25\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[26\] multiplier.v(102) " "Inferred latch for \"a_reg\[26\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372995 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[27\] multiplier.v(102) " "Inferred latch for \"a_reg\[27\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372996 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[28\] multiplier.v(102) " "Inferred latch for \"a_reg\[28\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372996 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[29\] multiplier.v(102) " "Inferred latch for \"a_reg\[29\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372996 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[30\] multiplier.v(102) " "Inferred latch for \"a_reg\[30\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372996 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_reg\[31\] multiplier.v(102) " "Inferred latch for \"a_reg\[31\]\" at multiplier.v(102)" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/multiplier.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372996 "|RISCV_5StagePipelined_Processor|multiplier:multiplier_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:divider_uut " "Elaborating entity \"divider\" for hierarchy \"divider:divider_uut\"" {  } { { "RISCV_5StagePipelined_Processor.v" "divider_uut" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616372996 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign_a divider.v(222) " "Verilog HDL Always Construct warning at divider.v(222): inferring latch(es) for variable \"sign_a\", which holds its previous value in one or more paths through the always construct" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign_b divider.v(222) " "Verilog HDL Always Construct warning at divider.v(222): inferring latch(es) for variable \"sign_b\", which holds its previous value in one or more paths through the always construct" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_a divider.v(222) " "Verilog HDL Always Construct warning at divider.v(222): inferring latch(es) for variable \"abs_a\", which holds its previous value in one or more paths through the always construct" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_b divider.v(222) " "Verilog HDL Always Construct warning at divider.v(222): inferring latch(es) for variable \"abs_b\", which holds its previous value in one or more paths through the always construct" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "quotient divider.v(222) " "Verilog HDL Always Construct warning at divider.v(222): inferring latch(es) for variable \"quotient\", which holds its previous value in one or more paths through the always construct" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "remainder divider.v(222) " "Verilog HDL Always Construct warning at divider.v(222): inferring latch(es) for variable \"remainder\", which holds its previous value in one or more paths through the always construct" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[0\] divider.v(222) " "Inferred latch for \"remainder\[0\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[1\] divider.v(222) " "Inferred latch for \"remainder\[1\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[2\] divider.v(222) " "Inferred latch for \"remainder\[2\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[3\] divider.v(222) " "Inferred latch for \"remainder\[3\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[4\] divider.v(222) " "Inferred latch for \"remainder\[4\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[5\] divider.v(222) " "Inferred latch for \"remainder\[5\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[6\] divider.v(222) " "Inferred latch for \"remainder\[6\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[7\] divider.v(222) " "Inferred latch for \"remainder\[7\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[8\] divider.v(222) " "Inferred latch for \"remainder\[8\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[9\] divider.v(222) " "Inferred latch for \"remainder\[9\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[10\] divider.v(222) " "Inferred latch for \"remainder\[10\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[11\] divider.v(222) " "Inferred latch for \"remainder\[11\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[12\] divider.v(222) " "Inferred latch for \"remainder\[12\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616372999 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[13\] divider.v(222) " "Inferred latch for \"remainder\[13\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[14\] divider.v(222) " "Inferred latch for \"remainder\[14\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[15\] divider.v(222) " "Inferred latch for \"remainder\[15\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[16\] divider.v(222) " "Inferred latch for \"remainder\[16\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[17\] divider.v(222) " "Inferred latch for \"remainder\[17\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[18\] divider.v(222) " "Inferred latch for \"remainder\[18\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[19\] divider.v(222) " "Inferred latch for \"remainder\[19\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[20\] divider.v(222) " "Inferred latch for \"remainder\[20\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[21\] divider.v(222) " "Inferred latch for \"remainder\[21\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[22\] divider.v(222) " "Inferred latch for \"remainder\[22\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[23\] divider.v(222) " "Inferred latch for \"remainder\[23\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[24\] divider.v(222) " "Inferred latch for \"remainder\[24\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[25\] divider.v(222) " "Inferred latch for \"remainder\[25\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[26\] divider.v(222) " "Inferred latch for \"remainder\[26\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[27\] divider.v(222) " "Inferred latch for \"remainder\[27\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[28\] divider.v(222) " "Inferred latch for \"remainder\[28\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[29\] divider.v(222) " "Inferred latch for \"remainder\[29\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[30\] divider.v(222) " "Inferred latch for \"remainder\[30\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[31\] divider.v(222) " "Inferred latch for \"remainder\[31\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[0\] divider.v(222) " "Inferred latch for \"quotient\[0\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[1\] divider.v(222) " "Inferred latch for \"quotient\[1\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[2\] divider.v(222) " "Inferred latch for \"quotient\[2\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[3\] divider.v(222) " "Inferred latch for \"quotient\[3\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[4\] divider.v(222) " "Inferred latch for \"quotient\[4\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[5\] divider.v(222) " "Inferred latch for \"quotient\[5\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[6\] divider.v(222) " "Inferred latch for \"quotient\[6\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[7\] divider.v(222) " "Inferred latch for \"quotient\[7\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[8\] divider.v(222) " "Inferred latch for \"quotient\[8\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373000 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[9\] divider.v(222) " "Inferred latch for \"quotient\[9\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[10\] divider.v(222) " "Inferred latch for \"quotient\[10\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[11\] divider.v(222) " "Inferred latch for \"quotient\[11\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[12\] divider.v(222) " "Inferred latch for \"quotient\[12\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[13\] divider.v(222) " "Inferred latch for \"quotient\[13\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[14\] divider.v(222) " "Inferred latch for \"quotient\[14\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[15\] divider.v(222) " "Inferred latch for \"quotient\[15\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[16\] divider.v(222) " "Inferred latch for \"quotient\[16\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[17\] divider.v(222) " "Inferred latch for \"quotient\[17\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[18\] divider.v(222) " "Inferred latch for \"quotient\[18\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[19\] divider.v(222) " "Inferred latch for \"quotient\[19\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[20\] divider.v(222) " "Inferred latch for \"quotient\[20\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[21\] divider.v(222) " "Inferred latch for \"quotient\[21\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[22\] divider.v(222) " "Inferred latch for \"quotient\[22\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[23\] divider.v(222) " "Inferred latch for \"quotient\[23\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[24\] divider.v(222) " "Inferred latch for \"quotient\[24\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[25\] divider.v(222) " "Inferred latch for \"quotient\[25\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[26\] divider.v(222) " "Inferred latch for \"quotient\[26\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[27\] divider.v(222) " "Inferred latch for \"quotient\[27\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[28\] divider.v(222) " "Inferred latch for \"quotient\[28\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[29\] divider.v(222) " "Inferred latch for \"quotient\[29\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[30\] divider.v(222) " "Inferred latch for \"quotient\[30\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[31\] divider.v(222) " "Inferred latch for \"quotient\[31\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[0\] divider.v(222) " "Inferred latch for \"abs_b\[0\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[1\] divider.v(222) " "Inferred latch for \"abs_b\[1\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[2\] divider.v(222) " "Inferred latch for \"abs_b\[2\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[3\] divider.v(222) " "Inferred latch for \"abs_b\[3\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[4\] divider.v(222) " "Inferred latch for \"abs_b\[4\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[5\] divider.v(222) " "Inferred latch for \"abs_b\[5\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[6\] divider.v(222) " "Inferred latch for \"abs_b\[6\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[7\] divider.v(222) " "Inferred latch for \"abs_b\[7\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[8\] divider.v(222) " "Inferred latch for \"abs_b\[8\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[9\] divider.v(222) " "Inferred latch for \"abs_b\[9\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[10\] divider.v(222) " "Inferred latch for \"abs_b\[10\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[11\] divider.v(222) " "Inferred latch for \"abs_b\[11\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[12\] divider.v(222) " "Inferred latch for \"abs_b\[12\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[13\] divider.v(222) " "Inferred latch for \"abs_b\[13\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[14\] divider.v(222) " "Inferred latch for \"abs_b\[14\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[15\] divider.v(222) " "Inferred latch for \"abs_b\[15\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[16\] divider.v(222) " "Inferred latch for \"abs_b\[16\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373001 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[17\] divider.v(222) " "Inferred latch for \"abs_b\[17\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[18\] divider.v(222) " "Inferred latch for \"abs_b\[18\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[19\] divider.v(222) " "Inferred latch for \"abs_b\[19\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[20\] divider.v(222) " "Inferred latch for \"abs_b\[20\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[21\] divider.v(222) " "Inferred latch for \"abs_b\[21\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[22\] divider.v(222) " "Inferred latch for \"abs_b\[22\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[23\] divider.v(222) " "Inferred latch for \"abs_b\[23\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[24\] divider.v(222) " "Inferred latch for \"abs_b\[24\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[25\] divider.v(222) " "Inferred latch for \"abs_b\[25\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[26\] divider.v(222) " "Inferred latch for \"abs_b\[26\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[27\] divider.v(222) " "Inferred latch for \"abs_b\[27\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[28\] divider.v(222) " "Inferred latch for \"abs_b\[28\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[29\] divider.v(222) " "Inferred latch for \"abs_b\[29\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[30\] divider.v(222) " "Inferred latch for \"abs_b\[30\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_b\[31\] divider.v(222) " "Inferred latch for \"abs_b\[31\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[0\] divider.v(222) " "Inferred latch for \"abs_a\[0\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[1\] divider.v(222) " "Inferred latch for \"abs_a\[1\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[2\] divider.v(222) " "Inferred latch for \"abs_a\[2\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[3\] divider.v(222) " "Inferred latch for \"abs_a\[3\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[4\] divider.v(222) " "Inferred latch for \"abs_a\[4\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[5\] divider.v(222) " "Inferred latch for \"abs_a\[5\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[6\] divider.v(222) " "Inferred latch for \"abs_a\[6\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[7\] divider.v(222) " "Inferred latch for \"abs_a\[7\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[8\] divider.v(222) " "Inferred latch for \"abs_a\[8\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[9\] divider.v(222) " "Inferred latch for \"abs_a\[9\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[10\] divider.v(222) " "Inferred latch for \"abs_a\[10\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[11\] divider.v(222) " "Inferred latch for \"abs_a\[11\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[12\] divider.v(222) " "Inferred latch for \"abs_a\[12\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[13\] divider.v(222) " "Inferred latch for \"abs_a\[13\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[14\] divider.v(222) " "Inferred latch for \"abs_a\[14\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[15\] divider.v(222) " "Inferred latch for \"abs_a\[15\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[16\] divider.v(222) " "Inferred latch for \"abs_a\[16\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[17\] divider.v(222) " "Inferred latch for \"abs_a\[17\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[18\] divider.v(222) " "Inferred latch for \"abs_a\[18\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[19\] divider.v(222) " "Inferred latch for \"abs_a\[19\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[20\] divider.v(222) " "Inferred latch for \"abs_a\[20\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[21\] divider.v(222) " "Inferred latch for \"abs_a\[21\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[22\] divider.v(222) " "Inferred latch for \"abs_a\[22\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[23\] divider.v(222) " "Inferred latch for \"abs_a\[23\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[24\] divider.v(222) " "Inferred latch for \"abs_a\[24\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[25\] divider.v(222) " "Inferred latch for \"abs_a\[25\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[26\] divider.v(222) " "Inferred latch for \"abs_a\[26\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[27\] divider.v(222) " "Inferred latch for \"abs_a\[27\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[28\] divider.v(222) " "Inferred latch for \"abs_a\[28\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[29\] divider.v(222) " "Inferred latch for \"abs_a\[29\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[30\] divider.v(222) " "Inferred latch for \"abs_a\[30\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "abs_a\[31\] divider.v(222) " "Inferred latch for \"abs_a\[31\]\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_b divider.v(222) " "Inferred latch for \"sign_b\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_a divider.v(222) " "Inferred latch for \"sign_a\" at divider.v(222)" {  } { { "divider.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/divider.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616373002 "|RISCV_5StagePipelined_Processor|divider:divider_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_EX_MEM reg_EX_MEM:reg_EX_MEM " "Elaborating entity \"reg_EX_MEM\" for hierarchy \"reg_EX_MEM:reg_EX_MEM\"" {  } { { "RISCV_5StagePipelined_Processor.v" "reg_EX_MEM" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616373003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMem DMem:dmem " "Elaborating entity \"DMem\" for hierarchy \"DMem:dmem\"" {  } { { "RISCV_5StagePipelined_Processor.v" "dmem" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616373007 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i DMem.v(59) " "Verilog HDL Always Construct warning at DMem.v(59): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "DMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724616373044 "|RISCV_5StagePipelined_Processor|DMem:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_MEM_WB reg_MEM_WB:reg_MEM_WB " "Elaborating entity \"reg_MEM_WB\" for hierarchy \"reg_MEM_WB:reg_MEM_WB\"" {  } { { "RISCV_5StagePipelined_Processor.v" "reg_MEM_WB" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616373046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:hazard_unit " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:hazard_unit\"" {  } { { "RISCV_5StagePipelined_Processor.v" "hazard_unit" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616373050 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/RISCV_5StagePipelined_Processor.ram0_IMem_1e0969d9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/RISCV_5StagePipelined_Processor.ram0_IMem_1e0969d9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1724616376338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[14\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[14\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[6\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[6\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[5\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[5\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[4\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[4\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[2\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[2\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[1\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[1\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[0\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[0\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[13\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[13\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[12\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[12\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[31\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[31\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[30\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[30\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[29\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[29\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[28\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[28\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[27\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[27\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[26\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[26\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[25\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[25\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[19\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[19\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[18\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[18\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[17\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[17\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[16\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[16\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[15\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[15\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[24\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[24\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[23\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[23\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[22\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[22\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[21\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[21\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[20\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[20\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[7\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[7\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[11\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[11\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[10\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[10\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[9\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[9\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "compressed_decoder:compressed_decoder_uut\|instr_o\[8\] " "LATCH primitive \"compressed_decoder:compressed_decoder_uut\|instr_o\[8\]\" is permanently enabled" {  } { { "compressed_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/compressed_decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724616376394 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "reg_ID_EX:reg_ID_EX\|PCplus4_E_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"reg_ID_EX:reg_ID_EX\|PCplus4_E_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724616376787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724616376787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 30 " "Parameter WIDTH set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1724616376787 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616376787 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724616376787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0 " "Elaborated megafunction instantiation \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616376939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0 " "Instantiated megafunction \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724616376940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724616376940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 30 " "Parameter \"WIDTH\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724616376940 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724616376940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_i5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_i5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_i5m " "Found entity 1: shift_taps_i5m" {  } { { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616376998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616376998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p861 " "Found entity 1: altsyncram_p861" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616377055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616377055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616377096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616377096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616377153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616377153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616377210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616377210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724616377257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616377257 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a0 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a0\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 42 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a1 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a1\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 72 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a2 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a2\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 102 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a3 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a3\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 132 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a4 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a4\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 162 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a5 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a5\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 192 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a6 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a6\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 222 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a7 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a7\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 252 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a8 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a8\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 282 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a9 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a9\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 312 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a10 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a10\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 342 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a11 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a11\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 372 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a12 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a12\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 402 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a13 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a13\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 432 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a14 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a14\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 462 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a15 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a15\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 492 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a16 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a16\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 522 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a17 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a17\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 552 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a18 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a18\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 582 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a19 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a19\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 612 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a20 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a20\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 642 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a21 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a21\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 672 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a22 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a22\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 702 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a23 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a23\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 732 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a24 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a24\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 762 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a25 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a25\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 792 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a26 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a26\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 822 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a27 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a27\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 852 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a28 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a28\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 882 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a29 " "Synthesized away node \"reg_ID_EX:reg_ID_EX\|altshift_taps:PCplus4_E_rtl_0\|shift_taps_i5m:auto_generated\|altsyncram_p861:altsyncram4\|ram_block7a29\"" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/altsyncram_p861.tdf" 912 2 0 } } { "db/shift_taps_i5m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/db/shift_taps_i5m.tdf" 40 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 581 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377285 "|RISCV_5StagePipelined_Processor|reg_ID_EX:reg_ID_EX|altshift_taps:PCplus4_E_rtl_0|shift_taps_i5m:auto_generated|altsyncram_p861:altsyncram4|ram_block7a29"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1724616377285 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1724616377285 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724616377473 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3091 " "3091 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724616377530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724616377821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724616377821 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irq_timer_i " "No output dependent on input pin \"irq_timer_i\"" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377968 "|RISCV_5StagePipelined_Processor|irq_timer_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377968 "|RISCV_5StagePipelined_Processor|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724616377968 "|RISCV_5StagePipelined_Processor|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1724616377968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724616377969 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724616377969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724616377969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724616378013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 03:06:18 2024 " "Processing ended: Mon Aug 26 03:06:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724616378013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724616378013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724616378013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724616378013 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1724616380300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724616380300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 03:06:18 2024 " "Processing started: Mon Aug 26 03:06:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724616380300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1724616380300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1724616380300 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1724616380424 ""}
{ "Info" "0" "" "Project  = RISCV_5StagePipelined_Processor" {  } {  } 0 0 "Project  = RISCV_5StagePipelined_Processor" 0 0 "Fitter" 0 0 1724616380425 ""}
{ "Info" "0" "" "Revision = RISCV_5StagePipelined_Processor" {  } {  } 0 0 "Revision = RISCV_5StagePipelined_Processor" 0 0 "Fitter" 0 0 1724616380426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1724616380516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1724616380517 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISCV_5StagePipelined_Processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"RISCV_5StagePipelined_Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1724616380529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724616380631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724616380631 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1724616381008 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1724616381042 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724616381273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724616381273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724616381273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724616381273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724616381273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724616381273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724616381273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724616381273 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724616381273 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1724616381273 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724616381304 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724616381304 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724616381304 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724616381304 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724616381304 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1724616381304 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1724616381308 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1724616382127 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISCV_5StagePipelined_Processor.sdc " "Synopsys Design Constraints File file not found: 'RISCV_5StagePipelined_Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1724616382337 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1724616382343 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1724616382348 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1724616382352 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1724616382356 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1724616382356 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1724616382357 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1724616382362 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724616382362 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724616382362 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724616382363 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724616382363 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1724616382363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1724616382363 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1724616382363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1724616382363 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1724616382363 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1724616382363 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 3 0 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 3 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1724616382366 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1724616382366 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1724616382366 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724616382367 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724616382367 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724616382367 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724616382367 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724616382367 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724616382367 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724616382367 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724616382367 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1724616382367 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1724616382367 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724616382376 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1724616382398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1724616384677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724616384798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1724616384844 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1724616385476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724616385476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1724616385636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1724616388145 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1724616388145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1724616388345 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1724616388345 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1724616388345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724616388350 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1724616388521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724616388545 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724616388746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724616388746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724616388931 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724616389288 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/output_files/RISCV_5StagePipelined_Processor.fit.smsg " "Generated suppressed messages file D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/output_files/RISCV_5StagePipelined_Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1724616389817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5674 " "Peak virtual memory: 5674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724616390152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 03:06:30 2024 " "Processing ended: Mon Aug 26 03:06:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724616390152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724616390152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724616390152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724616390152 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1724616392089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724616392089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 03:06:31 2024 " "Processing started: Mon Aug 26 03:06:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724616392089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1724616392089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1724616392089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1724616392292 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1724616393893 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1724616393972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724616394521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 03:06:34 2024 " "Processing ended: Mon Aug 26 03:06:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724616394521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724616394521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724616394521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1724616394521 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1724616395170 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1724616396373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724616396373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 03:06:35 2024 " "Processing started: Mon Aug 26 03:06:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724616396373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1724616396373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor " "Command: quartus_sta RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1724616396373 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1724616396444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1724616396525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1724616396525 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724616396568 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724616396568 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISCV_5StagePipelined_Processor.sdc " "Synopsys Design Constraints File file not found: 'RISCV_5StagePipelined_Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1724616396876 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1724616396876 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1724616396877 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1724616396877 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1724616396877 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1724616396877 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1724616396880 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1724616396891 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1724616396895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616396898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616396914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616396917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616396919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616396921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616396922 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1724616396928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1724616396942 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1724616397083 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1724616397098 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1724616397099 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1724616397099 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1724616397099 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616397101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616397105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616397108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616397111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616397114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616397115 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1724616397118 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1724616397164 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1724616397164 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1724616397164 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1724616397164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616397167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616397169 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616397172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616397174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724616397175 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1724616397415 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1724616397415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724616397451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 03:06:37 2024 " "Processing ended: Mon Aug 26 03:06:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724616397451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724616397451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724616397451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1724616397451 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1724616399203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724616399203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 03:06:38 2024 " "Processing started: Mon Aug 26 03:06:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724616399203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1724616399203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1724616399203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1724616399476 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV_5StagePipelined_Processor.vo D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/simulation/questa/ simulation " "Generated file RISCV_5StagePipelined_Processor.vo in folder \"D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1724616399517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724616399538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 03:06:39 2024 " "Processing ended: Mon Aug 26 03:06:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724616399538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724616399538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724616399538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1724616399538 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 163 s " "Quartus Prime Full Compilation was successful. 0 errors, 163 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1724616400191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724616409198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724616409199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 03:06:48 2024 " "Processing started: Mon Aug 26 03:06:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724616409199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724616409199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor --netlist_type=sgate " "Command: quartus_npp RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724616409199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1724616409317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4583 " "Peak virtual memory: 4583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724616410128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 03:06:50 2024 " "Processing ended: Mon Aug 26 03:06:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724616410128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724616410128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724616410128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1724616410128 ""}
