
*** Running vivado
    with args -log busloader.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source busloader.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/zach/.Xilinx/Vivado/2018.1/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source busloader.tcl -notrace
Command: synth_design -top busloader -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22561 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1259.559 ; gain = 71.930 ; free physical = 4879 ; free virtual = 8601
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'busloader' [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:23]
	Parameter hold_threshold bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:23]
	Parameter hold_threshold bound to: 6 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter DOWN bound to: 2'b01 
	Parameter UP bound to: 2'b10 
	Parameter TRIG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [/home/zach/busses/busses.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register' (2#1) [/home/zach/busses/busses.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'mode_set' [/home/zach/busses/busses.srcs/sources_1/new/mode.v:23]
	Parameter M_STORE bound to: 2'b00 
	Parameter M_DISPLAY bound to: 2'b01 
	Parameter M_SWAP bound to: 2'b10 
WARNING: [Synth 8-567] referenced signal 'mode' should be on the sensitivity list [/home/zach/busses/busses.srcs/sources_1/new/mode.v:32]
INFO: [Synth 8-6155] done synthesizing module 'mode_set' (3#1) [/home/zach/busses/busses.srcs/sources_1/new/mode.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_controller' [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter STORE bound to: 3'b001 
	Parameter DISPLAY bound to: 3'b010 
	Parameter SWAP_IN bound to: 3'b011 
	Parameter SWAP_TMP bound to: 3'b100 
	Parameter SWAP_OUT bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:39]
INFO: [Synth 8-6155] done synthesizing module 'register_controller' (4#1) [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'busloader' (5#1) [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1305.168 ; gain = 117.539 ; free physical = 4892 ; free virtual = 8614
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1305.168 ; gain = 117.539 ; free physical = 4891 ; free virtual = 8613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1305.168 ; gain = 117.539 ; free physical = 4891 ; free virtual = 8613
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zach/busses/busses.srcs/constrs_1/imports/verilog_multiplier/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [/home/zach/busses/busses.srcs/constrs_1/imports/verilog_multiplier/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zach/busses/busses.srcs/constrs_1/imports/verilog_multiplier/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/busloader_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/busloader_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1625.012 ; gain = 0.000 ; free physical = 4645 ; free virtual = 8366
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 1625.012 ; gain = 437.383 ; free physical = 4718 ; free virtual = 8440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 1625.012 ; gain = 437.383 ; free physical = 4718 ; free virtual = 8440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 1625.012 ; gain = 437.383 ; free physical = 4720 ; free virtual = 8442
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "r_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'next_mode_reg' [/home/zach/busses/busses.srcs/sources_1/new/mode.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 1625.012 ; gain = 437.383 ; free physical = 4710 ; free virtual = 8432
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module busloader 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mode_set 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module register_controller 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'DB0/next_state_reg[0]' (FD) to 'DB0/state_reg[0]'
INFO: [Synth 8-3886] merging instance 'DB0/next_state_reg[1]' (FD) to 'DB0/state_reg[1]'
INFO: [Synth 8-3886] merging instance 'DB1/next_state_reg[0]' (FD) to 'DB1/state_reg[0]'
INFO: [Synth 8-3886] merging instance 'DB1/next_state_reg[1]' (FD) to 'DB1/state_reg[1]'
INFO: [Synth 8-3886] merging instance 'DB2/next_state_reg[0]' (FD) to 'DB2/state_reg[0]'
INFO: [Synth 8-3886] merging instance 'DB2/next_state_reg[1]' (FD) to 'DB2/state_reg[1]'
INFO: [Synth 8-3886] merging instance 'DB3/next_state_reg[0]' (FD) to 'DB3/state_reg[0]'
INFO: [Synth 8-3886] merging instance 'DB3/next_state_reg[1]' (FD) to 'DB3/state_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1625.012 ; gain = 437.383 ; free physical = 4699 ; free virtual = 8422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 1625.012 ; gain = 437.383 ; free physical = 4579 ; free virtual = 8303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : i_16/I17[2]
      : i_16/I15[2]
      : i_16/I13[2]
      : i_16/p_0_in[2]
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_16/i_11' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_16/i_12' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_16/i_13' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 1625.012 ; gain = 437.383 ; free physical = 4577 ; free virtual = 8301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'R1/store_reg[0]' (FDRE) to 'R3/store_reg[0]'
INFO: [Synth 8-3886] merging instance 'R2/store_reg[0]' (FDRE) to 'R3/store_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\R3/store_reg[0] )
INFO: [Synth 8-3886] merging instance 'R1/store_reg[1]' (FDRE) to 'R3/store_reg[1]'
INFO: [Synth 8-3886] merging instance 'R2/store_reg[1]' (FDRE) to 'R3/store_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\R3/store_reg[1] )
INFO: [Synth 8-3886] merging instance 'R1/store_reg[2]' (FDRE) to 'R3/store_reg[2]'
INFO: [Synth 8-3886] merging instance 'R2/store_reg[2]' (FDRE) to 'R3/store_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\R3/store_reg[2] )
INFO: [Synth 8-3886] merging instance 'R3/store_reg[3]' (FDRE) to 'R1/store_reg[3]'
INFO: [Synth 8-3886] merging instance 'R1/store_reg[3]' (FDRE) to 'R2/store_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\R2/store_reg[3] )
WARNING: [Synth 8-3332] Sequential element (MODE/next_mode_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (MODE/next_mode_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (RegCtrl1/next_state_reg[2]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (RegCtrl1/next_state_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (RegCtrl1/next_state_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (RegCtrl1/next_state_reg[2]__0) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (RegCtrl1/next_state_reg[1]__0) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (RegCtrl1/next_state_reg[0]__0) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB0/hold_counter_reg[2]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB0/hold_counter_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB0/hold_counter_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB1/hold_counter_reg[2]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB1/hold_counter_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB1/hold_counter_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB2/hold_counter_reg[2]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB2/hold_counter_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB2/hold_counter_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB3/hold_counter_reg[2]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB3/hold_counter_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB3/hold_counter_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (RegCtrl1/state_function_reg[2]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (RegCtrl1/state_function_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (RegCtrl1/state_function_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (RegCtrl1/state_reg[2]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (RegCtrl1/state_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (RegCtrl1/state_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (MODE/mode_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (MODE/mode_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB0/state_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB0/state_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB1/state_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB1/state_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB2/state_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB2/state_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB3/state_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB3/state_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (R3/store_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (R3/store_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (R3/store_reg[2]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (R2/store_reg[3]) is unused and will be removed from module busloader.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:59 . Memory (MB): peak = 1625.012 ; gain = 437.383 ; free physical = 4576 ; free virtual = 8300
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 1625.012 ; gain = 437.383 ; free physical = 4576 ; free virtual = 8300
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 1625.012 ; gain = 437.383 ; free physical = 4576 ; free virtual = 8300
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 1625.012 ; gain = 437.383 ; free physical = 4576 ; free virtual = 8300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 1625.012 ; gain = 437.383 ; free physical = 4576 ; free virtual = 8300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 1625.012 ; gain = 437.383 ; free physical = 4576 ; free virtual = 8300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 1625.012 ; gain = 437.383 ; free physical = 4576 ; free virtual = 8300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     5|
|3     |LUT6 |     4|
|4     |FDRE |     1|
|5     |IBUF |     7|
|6     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    22|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 1625.012 ; gain = 437.383 ; free physical = 4576 ; free virtual = 8300
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1625.012 ; gain = 117.539 ; free physical = 4627 ; free virtual = 8350
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 1625.020 ; gain = 437.383 ; free physical = 4627 ; free virtual = 8350
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:01 . Memory (MB): peak = 1625.020 ; gain = 437.461 ; free physical = 4627 ; free virtual = 8351
INFO: [Common 17-1381] The checkpoint '/home/zach/busses/busses.runs/synth_1/busloader.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file busloader_utilization_synth.rpt -pb busloader_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1649.023 ; gain = 0.000 ; free physical = 4627 ; free virtual = 8351
INFO: [Common 17-206] Exiting Vivado at Thu Jun  7 16:34:09 2018...
