# RSSB-CPU-Implementation
A Systemverilog implementation of the One Instruction ISA using Reverse Subtract Swap if Borrow



Note: Work in progress. Currently works with simulation (using VCS and custom memory.hex file).
      Will be updated to work with synthesis and have an attached module for lcd display output
