{
    "@graph": [
        {
            "@id": "gnd:4117388-0",
            "sameAs": "VLSI"
        },
        {
            "@id": "gnd:4312536-0",
            "sameAs": "Entwurfsautomation"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A611244616",
            "@type": "bibo:Book",
            "P1053": "XII, 339 S.",
            "creator": [
                "Beerel, Peter A.",
                "Ozdag, Recep O.",
                "Ferretti, Marcos"
            ],
            "description": [
                "26 cm",
                "Ill., graph. Darst."
            ],
            "identifier": [
                "(ppn)611244616",
                "(ean)9780521872447",
                "(isbn13)9780521872447",
                "(firstid)GBV:611244616",
                "(isbn)0521872448"
            ],
            "publisher": "Cambridge Univ. Press",
            "subject": [
                "(classificationName=ddc)621.39/5",
                "(classificationName=rvk)ZN 4952",
                "(classificationName=loc)TK7888.4",
                "Design and construction",
                "(classificationName=rvk)ZN 4904",
                "Very large scale integration",
                "(classificationName=ddc)621.395",
                "Computer-aided design",
                "Integrated circuits",
                "(classificationName=bk, id=10641853X)53.55 - Mikroelektronik",
                "(classificationName=linseach:mapping)elt"
            ],
            "title": "A designer&apos;s guide to asynchronous VLSI",
            "abstract": [
                "\"Bypass the limitations of synchronous design and create low power, higher performance circuits with shorter design times using this practical guide to asynchronous design. The fundamentals of asynchronous design are covered, as is a large variety of design styles, while the emphasis throughout is on practical techniques and real-world applications\"--Provided by publisher",
                "\"This book provides an introduction to this diverse area of VLSI from a designer&apos;s point of view. Our goal is to enable designers to appreciate the many asynchronous design choices that may be readily available in the near future\"--Provided by publisher",
                "Introduction -- Channel-based asynchronous design -- Modeling channel-based designs -- Pipeline performance -- Performance analysis and optimization -- Deadlock -- A taxonomy of design styles -- Synthesis-based controller design -- Micropipeline design -- Syntax-directed translation -- Quasi-delay-intensitive pipeline templates -- Timed pipeline templates -- Single-track pipeline templates -- Asynchronous crossbar -- Design example : the Fano algorith"
            ],
            "contributor": "Technische Informationsbibliothek (TIB)",
            "issued": "2010",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1044",
            "relation": "http://assets.cambridge.org/97805218/72447/cover/9780521872447.jpg",
            "dcterms:subject": [
                {
                    "@id": "gnd:4117388-0"
                },
                {
                    "@id": "gnd:4312536-0"
                }
            ],
            "tableOfContents": "http://www.gbv.de/dms/ilmenau/toc/611244616.PDF",
            "P60163": "Cambridge [u.a.]"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "contributor": "http://purl.org/dc/terms/contributor",
        "tableOfContents": "http://purl.org/dc/terms/tableOfContents",
        "description": "http://purl.org/dc/elements/1.1/description",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "issued": "http://purl.org/dc/terms/issued",
        "title": "http://purl.org/dc/elements/1.1/title",
        "relation": "http://purl.org/dc/terms/relation",
        "abstract": "http://purl.org/dc/terms/abstract",
        "license": "http://purl.org/dc/terms/license",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}