<stg><name>fir_n11_maxi_Pipeline_XFER_LOOP</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="8" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="11" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %n32XferCnt = alloca i32 1

]]></Node>
<StgValue><ssdm name="n32XferCnt"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:13 %tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:16 %sext_ln18_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln18_1

]]></Node>
<StgValue><ssdm name="sext_ln18_1_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="31">
<![CDATA[
newFuncRoot:18 %p_cast = zext i31 %tmp

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:19 %sext_ln18_1_cast = sext i62 %sext_ln18_1_read

]]></Node>
<StgValue><ssdm name="sext_ln18_1_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:22 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln18_1_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:23 %p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i31 0, i31 %n32XferCnt

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:23 %p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:23 %p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:23 %p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:23 %p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="29" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:23 %p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="30" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %pn32HPOutput19 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pn32HPOutput

]]></Node>
<StgValue><ssdm name="pn32HPOutput19"/></StgValue>
</operation>

<operation id="31" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %an32Coef_load_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_10

]]></Node>
<StgValue><ssdm name="an32Coef_load_10_read"/></StgValue>
</operation>

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %an32Coef_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_9

]]></Node>
<StgValue><ssdm name="an32Coef_load_9_read"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %an32Coef_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_8

]]></Node>
<StgValue><ssdm name="an32Coef_load_8_read"/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %an32Coef_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_7

]]></Node>
<StgValue><ssdm name="an32Coef_load_7_read"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %an32Coef_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_6

]]></Node>
<StgValue><ssdm name="an32Coef_load_6_read"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %an32Coef_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_5

]]></Node>
<StgValue><ssdm name="an32Coef_load_5_read"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %an32Coef_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_4

]]></Node>
<StgValue><ssdm name="an32Coef_load_4_read"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %an32Coef_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_3

]]></Node>
<StgValue><ssdm name="an32Coef_load_3_read"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %an32Coef_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_2

]]></Node>
<StgValue><ssdm name="an32Coef_load_2_read"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %an32Coef_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load_1

]]></Node>
<StgValue><ssdm name="an32Coef_load_1_read"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %an32Coef_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %an32Coef_load

]]></Node>
<StgValue><ssdm name="an32Coef_load_read"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %pn32HPInput7 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pn32HPInput

]]></Node>
<StgValue><ssdm name="pn32HPInput7"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:15 %lshr_ln16_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %lshr_ln16_cast

]]></Node>
<StgValue><ssdm name="lshr_ln16_cast_read"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:17 %sext_ln30_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln30_1

]]></Node>
<StgValue><ssdm name="sext_ln30_1_read"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:20 %sext_ln30_1_cast = sext i62 %sext_ln30_1_read

]]></Node>
<StgValue><ssdm name="sext_ln30_1_cast"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 600, void @empty_1, void @empty, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:23 %p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 %p_cast

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
newFuncRoot:24 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln30_1_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:25 %p_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 %p_cast

]]></Node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:27 %br_ln0 = br void %SHIFT_ACC_LOOP

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
SHIFT_ACC_LOOP:0 %n32XferCnt_1 = load i31 %n32XferCnt

]]></Node>
<StgValue><ssdm name="n32XferCnt_1"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
SHIFT_ACC_LOOP:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
SHIFT_ACC_LOOP:3 %icmp_ln16 = icmp_eq  i31 %n32XferCnt_1, i31 %lshr_ln16_cast_read

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
SHIFT_ACC_LOOP:4 %add_ln16 = add i31 %n32XferCnt_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP:5 %br_ln16 = br i1 %icmp_ln16, void %SHIFT_ACC_LOOP.split, void %for.end17.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:44 %store_ln16 = store i31 %add_ln16, i31 %n32XferCnt

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="58" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:1 %n32Temp = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="n32Temp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:2 %an32ShiftReg_9_load = load i32 %an32ShiftReg_9

]]></Node>
<StgValue><ssdm name="an32ShiftReg_9_load"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:3 %mul_ln28 = mul i32 %an32Coef_load_read, i32 %an32ShiftReg_9_load

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:4 %an32ShiftReg_8_load = load i32 %an32ShiftReg_8

]]></Node>
<StgValue><ssdm name="an32ShiftReg_8_load"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:5 %store_ln25 = store i32 %an32ShiftReg_8_load, i32 %an32ShiftReg_9

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:6 %mul_ln28_1 = mul i32 %an32Coef_load_1_read, i32 %an32ShiftReg_8_load

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:7 %an32ShiftReg_7_load = load i32 %an32ShiftReg_7

]]></Node>
<StgValue><ssdm name="an32ShiftReg_7_load"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:8 %store_ln25 = store i32 %an32ShiftReg_7_load, i32 %an32ShiftReg_8

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:9 %mul_ln28_2 = mul i32 %an32Coef_load_2_read, i32 %an32ShiftReg_7_load

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:10 %an32ShiftReg_6_load = load i32 %an32ShiftReg_6

]]></Node>
<StgValue><ssdm name="an32ShiftReg_6_load"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:11 %store_ln25 = store i32 %an32ShiftReg_6_load, i32 %an32ShiftReg_7

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:12 %mul_ln28_3 = mul i32 %an32Coef_load_3_read, i32 %an32ShiftReg_6_load

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:13 %an32ShiftReg_5_load = load i32 %an32ShiftReg_5

]]></Node>
<StgValue><ssdm name="an32ShiftReg_5_load"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:14 %store_ln25 = store i32 %an32ShiftReg_5_load, i32 %an32ShiftReg_6

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:15 %mul_ln28_4 = mul i32 %an32Coef_load_4_read, i32 %an32ShiftReg_5_load

]]></Node>
<StgValue><ssdm name="mul_ln28_4"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:16 %an32ShiftReg_4_load = load i32 %an32ShiftReg_4

]]></Node>
<StgValue><ssdm name="an32ShiftReg_4_load"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:17 %store_ln25 = store i32 %an32ShiftReg_4_load, i32 %an32ShiftReg_5

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:18 %mul_ln28_5 = mul i32 %an32Coef_load_5_read, i32 %an32ShiftReg_4_load

]]></Node>
<StgValue><ssdm name="mul_ln28_5"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:19 %an32ShiftReg_3_load = load i32 %an32ShiftReg_3

]]></Node>
<StgValue><ssdm name="an32ShiftReg_3_load"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:20 %store_ln25 = store i32 %an32ShiftReg_3_load, i32 %an32ShiftReg_4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:21 %mul_ln28_6 = mul i32 %an32Coef_load_6_read, i32 %an32ShiftReg_3_load

]]></Node>
<StgValue><ssdm name="mul_ln28_6"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:22 %an32ShiftReg_2_load = load i32 %an32ShiftReg_2

]]></Node>
<StgValue><ssdm name="an32ShiftReg_2_load"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:23 %store_ln25 = store i32 %an32ShiftReg_2_load, i32 %an32ShiftReg_3

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:24 %mul_ln28_7 = mul i32 %an32Coef_load_7_read, i32 %an32ShiftReg_2_load

]]></Node>
<StgValue><ssdm name="mul_ln28_7"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:25 %an32ShiftReg_1_load = load i32 %an32ShiftReg_1

]]></Node>
<StgValue><ssdm name="an32ShiftReg_1_load"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:26 %store_ln25 = store i32 %an32ShiftReg_1_load, i32 %an32ShiftReg_2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:27 %mul_ln28_8 = mul i32 %an32Coef_load_8_read, i32 %an32ShiftReg_1_load

]]></Node>
<StgValue><ssdm name="mul_ln28_8"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:28 %an32ShiftReg_0_load = load i32 %an32ShiftReg_0

]]></Node>
<StgValue><ssdm name="an32ShiftReg_0_load"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:29 %store_ln25 = store i32 %an32ShiftReg_0_load, i32 %an32ShiftReg_1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:30 %mul_ln28_9 = mul i32 %an32Coef_load_9_read, i32 %an32ShiftReg_0_load

]]></Node>
<StgValue><ssdm name="mul_ln28_9"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:31 %store_ln22 = store i32 %n32Temp, i32 %an32ShiftReg_0

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:32 %mul_ln28_10 = mul i32 %an32Coef_load_10_read, i32 %n32Temp

]]></Node>
<StgValue><ssdm name="mul_ln28_10"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:33 %add_ln28 = add i32 %mul_ln28_1, i32 %mul_ln28

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:34 %add_ln28_1 = add i32 %mul_ln28_3, i32 %mul_ln28_4

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:35 %add_ln28_2 = add i32 %add_ln28_1, i32 %mul_ln28_2

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:36 %add_ln28_3 = add i32 %add_ln28_2, i32 %add_ln28

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:37 %add_ln28_4 = add i32 %mul_ln28_6, i32 %mul_ln28_7

]]></Node>
<StgValue><ssdm name="add_ln28_4"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:38 %add_ln28_5 = add i32 %add_ln28_4, i32 %mul_ln28_5

]]></Node>
<StgValue><ssdm name="add_ln28_5"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:39 %add_ln28_6 = add i32 %mul_ln28_9, i32 %mul_ln28_10

]]></Node>
<StgValue><ssdm name="add_ln28_6"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:40 %add_ln28_7 = add i32 %add_ln28_6, i32 %mul_ln28_8

]]></Node>
<StgValue><ssdm name="add_ln28_7"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:41 %add_ln28_8 = add i32 %add_ln28_7, i32 %add_ln28_5

]]></Node>
<StgValue><ssdm name="add_ln28_8"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:42 %add_ln28_9 = add i32 %add_ln28_8, i32 %add_ln28_3

]]></Node>
<StgValue><ssdm name="add_ln28_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:0 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:43 %write_ln30 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_1, i32 %add_ln28_9, i4 15

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:45 %br_ln16 = br void %SHIFT_ACC_LOOP

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="103" st_id="12" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end17.loopexit.exitStub:0 %p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="104" st_id="13" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end17.loopexit.exitStub:0 %p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="105" st_id="14" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end17.loopexit.exitStub:0 %p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="106" st_id="15" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end17.loopexit.exitStub:0 %p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="107" st_id="16" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.end17.loopexit.exitStub:0 %p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0">
<![CDATA[
for.end17.loopexit.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
