m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dc:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/verification
vtb
!s110 1706197411
!i10b 1
!s100 Q2]F?CzMKFUJ4hjkgZGUV0
Ig^G?9]7d_iX9OIS_1WF;A1
VDg1SIo80bB@j0V0VzS_@n1
R0
w1706197383
8tb/simulation/tb.v
Ftb/simulation/tb.v
L0 6
OV;L;10.5b;63
r1
!s85 0
31
!s108 1706197411.000000
!s107 tb/simulation/tb.v|
!s90 tb/simulation/tb.v|
!i113 1
tCvgOpt 0
