/***********************************************************************************
 *              Copyright 2004 - 2014, Hisilicon Tech. Co., Ltd.
 *                           ALL RIGHTS RESERVED
 * FileName: hi3130.c
 * Description:
 *
 * History:
 * Version   Date             Author     DefectNum        Description
 * main\1    2007-10-16   w54542    NULL                Create this file.
 ***********************************************************************************/

#include <linux/delay.h>
#include <linux/kernel.h>
#include <asm/uaccess.h>
#include <linux/time.h>
#include <linux/module.h>
#include <asm/io.h>
#include <linux/kthread.h>

#include "hi_type.h"
#include "drv_i2c_ext.h"
#include "hi_debug.h"
#include "hi_error_mpi.h"
#include "hi_drv_proc.h"
#include "drv_demod.h"

/* CD1616 HI3130 CONFIG */
static REGVALUE_S s_stCd1616Qam16[]=
{
#include "qamdata/CD1616/CD1616_QAM16_HI3130.txt"
};

static REGVALUE_S s_stCd1616Qam32[]=
{
#include "qamdata/CD1616/CD1616_QAM32_HI3130.txt"
};

static REGVALUE_S s_stCd1616Qam64[]=
{
#include "qamdata/CD1616/CD1616_QAM64_HI3130.txt"
};

static REGVALUE_S s_stCd1616Qam128[]=
{
#include "qamdata/CD1616/CD1616_QAM128_HI3130.txt"
};

static REGVALUE_S s_stCd1616Qam256[]=
{
#include "qamdata/CD1616/CD1616_QAM256_HI3130.txt"
};

static REGVALUE_S *s_astCd1616QamRegs[HI_TUNER_QAM_TYPE_MAX] =
{
    s_stCd1616Qam16, s_stCd1616Qam32, s_stCd1616Qam64, s_stCd1616Qam128, s_stCd1616Qam256
};

/* CD1616_DOUBLE HI3130 CONFIG */
static REGVALUE_S s_stCd1616DoubleQam16[]=
{
#include "qamdata/CD1616_DOUBLE/CD1616_DOUBLE_QAM16_HI3130.txt"
};

static REGVALUE_S s_stCd1616DoubleQam32[]=
{
#include "qamdata/CD1616_DOUBLE/CD1616_DOUBLE_QAM32_HI3130.txt"
};

static REGVALUE_S s_stCd1616DoubleQam64[]=
{
#include "qamdata/CD1616_DOUBLE/CD1616_DOUBLE_QAM64_HI3130.txt"
};

static REGVALUE_S s_stCd1616DoubleQam128[]=
{
#include "qamdata/CD1616_DOUBLE/CD1616_DOUBLE_QAM128_HI3130.txt"
};

static REGVALUE_S s_stCd1616DoubleQam256[]=
{
#include "qamdata/CD1616_DOUBLE/CD1616_DOUBLE_QAM256_HI3130.txt"
};

static REGVALUE_S *s_astCd1616DoubleQamRegs[HI_TUNER_QAM_TYPE_MAX] =
{
    s_stCd1616DoubleQam16, s_stCd1616DoubleQam32, s_stCd1616DoubleQam64, s_stCd1616DoubleQam128, s_stCd1616DoubleQam256
};

/* ALPS_TDAE HI3130 CONFIG */
static REGVALUE_S s_stAlpsTdaeQam16[]=
{
#include "qamdata/ALPS_TDAE/ALPS_TDAE_QAM16_HI3130.txt"
};

static REGVALUE_S s_stAlpsTdaeQam32[]=
{
#include "qamdata/ALPS_TDAE/ALPS_TDAE_QAM32_HI3130.txt"
};

static REGVALUE_S s_stAlpsTdaeQam64[]=
{
#include "qamdata/ALPS_TDAE/ALPS_TDAE_QAM64_HI3130.txt"
};

static REGVALUE_S s_stAlpsTdaeQam128[]=
{
#include "qamdata/ALPS_TDAE/ALPS_TDAE_QAM128_HI3130.txt"
};

static REGVALUE_S s_stAlpsTdaeQam256[]=
{
#include "qamdata/ALPS_TDAE/ALPS_TDAE_QAM256_HI3130.txt"
};

static REGVALUE_S *s_astAlpsTdaeQamRegs[HI_TUNER_QAM_TYPE_MAX] =
{
    s_stAlpsTdaeQam16, s_stAlpsTdaeQam32, s_stAlpsTdaeQam64, s_stAlpsTdaeQam128, s_stAlpsTdaeQam256
};

/* TDA18250 HI3130 CONFIG */
static REGVALUE_S s_stTda18250Qam16[]=
{
#include "qamdata/TDA18250/TDA18250_QAM16_HI3130.txt"
};

static REGVALUE_S s_stTda18250Qam32[]=
{
#include "qamdata/TDA18250/TDA18250_QAM32_HI3130.txt"
};

static REGVALUE_S s_stTda18250Qam64[]=
{
#include "qamdata/TDA18250/TDA18250_QAM64_HI3130.txt"
};

static REGVALUE_S s_stTda18250Qam128[]=
{
#include "qamdata/TDA18250/TDA18250_QAM128_HI3130.txt"
};

static REGVALUE_S s_stTda18250Qam256[]=
{
#include "qamdata/TDA18250/TDA18250_QAM256_HI3130.txt"
};

static REGVALUE_S *s_astTda18250QamRegs[HI_TUNER_QAM_TYPE_MAX] =
{
    s_stTda18250Qam16, s_stTda18250Qam32, s_stTda18250Qam64, s_stTda18250Qam128, s_stTda18250Qam256
};

/* MXL203 HI3130 CONFIG */
static REGVALUE_S s_stMxl203Qam16[]=
{
#include "qamdata/MXL203/MXL203_QAM16_HI3130.txt"
};

static REGVALUE_S s_stMxl203Qam32[]=
{
#include "qamdata/MXL203/MXL203_QAM32_HI3130.txt"
};

static REGVALUE_S s_stMxl203Qam64[]=
{
#include "qamdata/MXL203/MXL203_QAM64_HI3130.txt"
};

static REGVALUE_S s_stMxl203Qam128[]=
{
#include "qamdata/MXL203/MXL203_QAM128_HI3130.txt"
};

static REGVALUE_S s_stMxl203Qam256[]=
{
#include "qamdata/MXL203/MXL203_QAM256_HI3130.txt"
};

static REGVALUE_S *s_astMxl203QamRegs[HI_TUNER_QAM_TYPE_MAX] =
{
    s_stMxl203Qam16, s_stMxl203Qam32, s_stMxl203Qam64, s_stMxl203Qam128, s_stMxl203Qam256
};

/* TMX70707 HI3130 CONFIG */
static REGVALUE_S s_stTmx70707Qam16[]=
{
#include "qamdata/TMX70707/TMX70707_QAM16_HI3130.txt"
};

static REGVALUE_S s_stTmx70707Qam32[]=
{
#include "qamdata/TMX70707/TMX70707_QAM32_HI3130.txt"
};

static REGVALUE_S s_stTmx70707Qam64[]=
{
#include "qamdata/TMX70707/TMX70707_QAM64_HI3130.txt"
};

static REGVALUE_S s_stTmx70707Qam128[]=
{
#include "qamdata/TMX70707/TMX70707_QAM128_HI3130.txt"
};

static REGVALUE_S s_stTmx70707Qam256[]=
{
#include "qamdata/TMX70707/TMX70707_QAM256_HI3130.txt"
};

static REGVALUE_S *s_astTmx70707QamRegs[HI_TUNER_QAM_TYPE_MAX] =
{
    s_stTmx70707Qam16, s_stTmx70707Qam32, s_stTmx70707Qam64, s_stTmx70707Qam128, s_stTmx70707Qam256
};

/* TDCC HI3130 CONFIG */
static REGVALUE_S s_stTdccQam16[]=
{
#include "qamdata/TDCC/TDCC_QAM16_HI3130.txt"
};

static REGVALUE_S s_stTdccQam32[]=
{
#include "qamdata/TDCC/TDCC_QAM32_HI3130.txt"
};

static REGVALUE_S s_stTdccQam64[]=
{
#include "qamdata/TDCC/TDCC_QAM64_HI3130.txt"
};

static REGVALUE_S s_stTdccQam128[]=
{
#include "qamdata/TDCC/TDCC_QAM128_HI3130.txt"
};

static REGVALUE_S s_stTdccQam256[]=
{
#include "qamdata/TDCC/TDCC_QAM256_HI3130.txt"
};

static REGVALUE_S *s_astTdccQamRegs[HI_TUNER_QAM_TYPE_MAX] =
{
    s_stTdccQam16, s_stTdccQam32, s_stTdccQam64, s_stTdccQam128, s_stTdccQam256
};

/* XG_3BL HI3130 CONFIG */
static REGVALUE_S s_stXg3blQam16[]=
{
#include "qamdata/XG_3BL/XG_3BL_QAM16_HI3130.txt"
};

static REGVALUE_S s_stXg3blQam32[]=
{
#include "qamdata/XG_3BL/XG_3BL_QAM32_HI3130.txt"
};

static REGVALUE_S s_stXg3blQam64[]=
{
#include "qamdata/XG_3BL/XG_3BL_QAM64_HI3130.txt"
};

static REGVALUE_S s_stXg3blQam128[]=
{
#include "qamdata/XG_3BL/XG_3BL_QAM128_HI3130.txt"
};

static REGVALUE_S s_stXg3blQam256[]=
{
#include "qamdata/XG_3BL/XG_3BL_QAM256_HI3130.txt"
};

static REGVALUE_S *s_astXg3blQamRegs[HI_TUNER_QAM_TYPE_MAX] =
{
    s_stXg3blQam16, s_stXg3blQam32, s_stXg3blQam64, s_stXg3blQam128, s_stXg3blQam256
};

/* MT2081 HI3130 CONFIG */
static REGVALUE_S s_stMt2081Qam16[]=
{
#include "qamdata/MT2081/MT2081_QAM16_HI3130.txt"
};

static REGVALUE_S s_stMt2081Qam32[]=
{
#include "qamdata/MT2081/MT2081_QAM32_HI3130.txt"
};

static REGVALUE_S s_stMt2081Qam64[]=
{
#include "qamdata/MT2081/MT2081_QAM64_HI3130.txt"
};

static REGVALUE_S s_stMt2081Qam128[]=
{
#include "qamdata/MT2081/MT2081_QAM128_HI3130.txt"
};

static REGVALUE_S s_stMt2081Qam256[]=
{
#include "qamdata/MT2081/MT2081_QAM256_HI3130.txt"
};

static REGVALUE_S *s_astMt2081QamRegs[HI_TUNER_QAM_TYPE_MAX] =
{
    s_stMt2081Qam16, s_stMt2081Qam32, s_stMt2081Qam64, s_stMt2081Qam128, s_stMt2081Qam256
};

/* R820C HI3130 CONFIG */
static REGVALUE_S s_stR820cQam16[]=
{
#include "qamdata/R820C/R820C_QAM16_HI3130.txt"
};

static REGVALUE_S s_stR820cQam32[]=
{
#include "qamdata/R820C/R820C_QAM32_HI3130.txt"
};

static REGVALUE_S s_stR820cQam64[]=
{
#include "qamdata/R820C/R820C_QAM64_HI3130.txt"
};

static REGVALUE_S s_stR820cQam128[]=
{
#include "qamdata/R820C/R820C_QAM128_HI3130.txt"
};

static REGVALUE_S s_stR820cQam256[]=
{
#include "qamdata/R820C/R820C_QAM256_HI3130.txt"
};

static REGVALUE_S *s_astR820CQamRegs[HI_TUNER_QAM_TYPE_MAX] =
{
    s_stR820cQam16, s_stR820cQam32, s_stR820cQam64, s_stR820cQam128, s_stR820cQam256
};

/* TDA18250B HI3130 CONFIG */
static REGVALUE_S s_stTda18250bQam16[]=
{
#include "qamdata/TDA18250B/TDA18250B_QAM16_HI3130.txt"
};

static REGVALUE_S s_stTda18250bQam32[]=
{
#include "qamdata/TDA18250B/TDA18250B_QAM32_HI3130.txt"
};

static REGVALUE_S s_stTda18250bQam64[]=
{
#include "qamdata/TDA18250B/TDA18250B_QAM64_HI3130.txt"
};

static REGVALUE_S s_stTda18250bQam128[]=
{
#include "qamdata/TDA18250B/TDA18250B_QAM128_HI3130.txt"
};

static REGVALUE_S s_stTda18250bQam256[]=
{
#include "qamdata/TDA18250B/TDA18250B_QAM256_HI3130.txt"
};

static REGVALUE_S *s_astTda18250bQamRegs[HI_TUNER_QAM_TYPE_MAX] =
{
    s_stTda18250bQam16, s_stTda18250bQam32, s_stTda18250bQam64, s_stTda18250bQam128, s_stTda18250bQam256
};
static char *s_stQamRegName[]=
{
#include "qamdata/QAMPRINT_HI3130.txt"
};

#define SCPERCTRL0_GPIO 0x1c
#define SCPERCTRL0_BASE_GPIO   (0x101e0000)

#define HI3130_I2C_CHECK(tunerport) \
do\
    {\
        HI_U8 u8Tmp = 0;\
        if (HI_SUCCESS != qam_read_byte(tunerport, AGC_CTRL_1_ADDR, &u8Tmp))\
        {\
            HI_ERR_TUNER("hi3130_i2c_check failure,please check i2c:%d\n", g_stTunerOps[tunerport].enI2cChannel);\
            return HI_FAILURE;\
        }\
    } while (0)

static HI_BOOL s_bConnectedFlag[TUNER_NUM] = {HI_FALSE, HI_FALSE, HI_FALSE, HI_FALSE, HI_FALSE};

static HI_VOID set_symrate(HI_U32 u32TunerPort, HI_U32 u32SymRate)
{
    HI_U32 u32Temp;/*= (HI_U32)(M_CLK * 8192 / nSymRate);*/
    HI_U8  u8Temp = 0;

    u32Temp = (HI_U32)(g_stTunerOps[u32TunerPort].u32XtalClk * 8192 / u32SymRate);


    qam_read_byte(u32TunerPort, TR_CTRL_8_ADDR, &u8Temp);

    u8Temp = (u8Temp & 0xf8) | (u32Temp & 0x70000) >> 16;

    qam_write_byte(u32TunerPort, TR_CTRL_8_ADDR, u8Temp);
    qam_write_byte(u32TunerPort, TR_CTRL_9_ADDR, (u32Temp & 0xff00) >> 8);
    qam_write_byte(u32TunerPort, TR_CTRL_10_ADDR, u32Temp & 0xff);

}

HI_VOID hi3130_test_single_agc( HI_U32 u32TunerPort, AGC_TEST_S * pstAgcTest )
{
    HI_S32 s32Ret = 0;
    HI_U8  u8RegVal = 0;
    HI_U8  au8Tmp[2] = {0};
    HI_U32 u32Agc2 = 0;
    HI_U8  u8TemVal = 0;
    s32Ret = qam_read_byte(u32TunerPort, MCTRL_11_ADDR, &u8RegVal);
    if (HI_SUCCESS != s32Ret)
    {
        HI_ERR_TUNER("i2c operation error\n");
        return;
    }
    u8TemVal = ( u8RegVal & 0x80 ) >> 7;
    if ( 0xf8 == u8RegVal )
    {
        pstAgcTest->bLockFlag = HI_TRUE;
        pstAgcTest->bAgcLockFlag = HI_TRUE;
    }
    else if ( 1 == u8TemVal )
    {
        pstAgcTest->bAgcLockFlag = HI_TRUE;
    }

    qam_write_byte(u32TunerPort, CR_CTRL_21_ADDR, 0x1);

    qam_read_byte(u32TunerPort, BAGC_STAT_3_ADDR, &au8Tmp[0]);
    qam_read_byte(u32TunerPort, BAGC_STAT_4_ADDR, &au8Tmp[1]);
    u32Agc2 = ((au8Tmp[0] & 0x03) << 8) + au8Tmp[1];
    if ( 0 == u32Agc2 )
    {
        qam_read_byte(u32TunerPort, BAGC_STAT_5_ADDR, &au8Tmp[0]);
        qam_read_byte(u32TunerPort, BAGC_STAT_6_ADDR, &au8Tmp[1]);
        u32Agc2 = ((au8Tmp[0] & 0x03) << 8) | au8Tmp[1];
    }

    pstAgcTest->u32Agc2 = u32Agc2;

    qam_read_byte(u32TunerPort, BAGC_CTRL_12_ADDR, &pstAgcTest->u8BagcCtrl12 );

    return;

}

static HI_VOID hi3130_chip_reset(HI_U32 u32TunerPort, qam_module_e enResetModule)
{
    qam_write_byte(u32TunerPort, AGC_CTRL_3_ADDR, 0x20);

    if (ALL_CHIP == enResetModule)
    {
        qam_write_byte(u32TunerPort, MCTRL_1_ADDR, 0xff);
        qam_write_byte(u32TunerPort, MCTRL_1_ADDR, 0x00);
    }
    else
    {
        qam_write_bit(u32TunerPort, MCTRL_1_ADDR, (HI_U8)enResetModule, 1);
        qam_write_bit(u32TunerPort, MCTRL_1_ADDR, (HI_U8)enResetModule, 0);
    }

    qam_write_byte(u32TunerPort, AGC_CTRL_3_ADDR, 0xef);

}


/*note:this function should not be deleted,reserved for debug*/
HI_VOID hi3130_get_registers(HI_U32 u32TunerPort, void *p)
{
    HI_U8   u8Value = 0;
    HI_S32  i = 0;
    HI_S32  s32RegSum = 0;
    HI_U32  u32QamType = 0;
    REGVALUE_S *pstReg = HI_NULL;

    u32QamType = g_stTunerOps[u32TunerPort].u32CurrQamMode;
    pstReg = s_astCd1616QamRegs[u32QamType];
    s32RegSum = sizeof(s_stCd1616Qam64)/sizeof(REGVALUE_S);

    for( i = 0; i < s32RegSum; i++ )
    {
        if ( 0 == i % 3 )
        {
            PROC_PRINT(p, "\n");
        }
        qam_read_byte(u32TunerPort, pstReg->u8Addr, &u8Value);
        pstReg++;
        PROC_PRINT(p, "{%s  ,0x%02x },  ", s_stQamRegName[i], u8Value);
    }
    PROC_PRINT(p, "\n\n");

}

static HI_VOID hi3130_set_customreg_value(HI_U32 u32TunerPort, HI_BOOL BInversion, HI_U32 u32SymbolRate)
{
    HI_U8 u8Val = 0;

    /*set adc type*/
     if (g_stTunerOps[u32TunerPort].u8AdcType)
    {
        qam_write_bit(u32TunerPort, MCTRL_8_ADDR, 7, 1);
    }
    else
    {
        qam_write_bit(u32TunerPort, MCTRL_8_ADDR, 7, 0);
    }
#if 1
   /*ts type control*/
    switch (g_stTunerOps[u32TunerPort].enTsType)
    {
        case HI_UNF_TUNER_OUTPUT_MODE_PARALLEL_MODE_A:
        case HI_UNF_TUNER_OUTPUT_MODE_DEFAULT:
        {
            qam_write_bit(u32TunerPort, TS_CTRL_2_ADDR, 6, 1);  /* dvb*/
            qam_write_bit(u32TunerPort, TS_CTRL_1_ADDR, 3, 0);  /*no  bserial*/
            qam_write_bit(u32TunerPort, TS_CTRL_2_ADDR, 4, 0);
            break;
        }
        case HI_UNF_TUNER_OUTPUT_MODE_SERIAL:
        {
            qam_write_bit(u32TunerPort, TS_CTRL_2_ADDR, 6, 0);  /* not dvb*/
            qam_write_bit(u32TunerPort, TS_CTRL_1_ADDR, 3, 1); /* bserial*/
            qam_write_bit(u32TunerPort, TS_CTRL_2_ADDR, 4, 1);
            break;
        }
        case HI_UNF_TUNER_OUTPUT_MODE_PARALLEL_MODE_B:
        {
            qam_write_bit(u32TunerPort, TS_CTRL_2_ADDR, 6, 0);  /* not dvb*/
            qam_write_bit(u32TunerPort, TS_CTRL_1_ADDR, 3, 0); /*  no bserial*/
            qam_write_bit(u32TunerPort, TS_CTRL_2_ADDR, 4, 0);
            break;
        }
        default:
         break;
    }
#endif
     /*inversion control */
   if(BInversion)
    qam_write_bit(u32TunerPort, BS_CTRL_1_ADDR, 3, 1);
   else
    qam_write_bit(u32TunerPort, BS_CTRL_1_ADDR, 3, 0);

    set_symrate(u32TunerPort, u32SymbolRate);


   qam_read_byte(u32TunerPort, MCTRL_5_ADDR, &u8Val);

   if(g_stTunerOps[u32TunerPort].u8AdcDataFmt == 0)
   {
    u8Val &= 0xF7;
   }
   else
   {
      u8Val |= 0x08;
   }

  qam_write_byte(u32TunerPort, MCTRL_5_ADDR, u8Val);

}

static HI_VOID hi3130_set_reg_value(HI_U32 u32TunerPort)
{
    HI_S32 i = 0;
    HI_S32 s32RegSum = 0;
    HI_U32 u32QamType = 0;
    REGVALUE_S *pstReg = HI_NULL;


    /*set for qam 16/32/64/128/256*/
    u32QamType = g_stTunerOps[u32TunerPort].u32CurrQamMode;

   switch( g_stTunerOps[u32TunerPort].enTunerDevType )
   {
        case HI_UNF_TUNER_DEV_TYPE_CD1616:
        {
            pstReg = s_astCd1616QamRegs[u32QamType];
            break;
        }
        case HI_UNF_TUNER_DEV_TYPE_CD1616_DOUBLE:
        {
            pstReg = s_astCd1616DoubleQamRegs[u32QamType];
            break;
        }
        case HI_UNF_TUNER_DEV_TYPE_ALPS_TDAE:
        {
            pstReg = s_astAlpsTdaeQamRegs[u32QamType];
            break;
        }
        case HI_UNF_TUNER_DEV_TYPE_TDA18250:
        {
            pstReg = s_astTda18250QamRegs[u32QamType];
            break;
        }
        case HI_UNF_TUNER_DEV_TYPE_TMX7070X:
        {
            pstReg = s_astTmx70707QamRegs[u32QamType];
            break;
        }
        case HI_UNF_TUNER_DEV_TYPE_TDCC:
        {
            pstReg = s_astTdccQamRegs[u32QamType];
            break;
        }
        case HI_UNF_TUNER_DEV_TYPE_XG_3BL:
        {
            pstReg = s_astXg3blQamRegs[u32QamType];
            break;
        }
        case HI_UNF_TUNER_DEV_TYPE_MT2081:
        {
            pstReg = s_astMt2081QamRegs[u32QamType];
            break;
        }
        case HI_UNF_TUNER_DEV_TYPE_R820C:
        {
            pstReg = s_astR820CQamRegs[u32QamType];
            break;
        }
        case HI_UNF_TUNER_DEV_TYPE_MXL203:
        {
            pstReg = s_astMxl203QamRegs[u32QamType];
            break;
        }
        case HI_UNF_TUNER_DEV_TYPE_TDA18250B:
        {

            pstReg = s_astTda18250bQamRegs[u32QamType];
            break;
        }
        default:
        {
            pstReg = s_astCd1616QamRegs[u32QamType];
            break;
        }
    }

    s32RegSum = sizeof(s_stCd1616Qam128)/sizeof(REGVALUE_S);

    for(i = 0; i < s32RegSum; i++)
    {
        qam_write_byte(u32TunerPort, pstReg->u8Addr, pstReg->u8Value);
        pstReg++;
    }
    return;
}

HI_S32 hi3130_get_status (HI_U32 u32TunerPort, HI_UNF_TUNER_LOCK_STATUS_E  *penTunerStatus)
{
    HI_U8  u8Status = 0;
    HI_S32 s32Ret = HI_SUCCESS;
    HI_S32 i = 0;

    //HI_ASSERT(HI_NULL != penTunerStatus);
    HI_TUNER_CHECKPOINTER(penTunerStatus);
    HI3130_I2C_CHECK(u32TunerPort);

    for (i = 0; i < 10; i++)  /*prevent twittering*/
    {
        s32Ret = qam_read_byte(u32TunerPort, MCTRL_11_ADDR, &u8Status);

        if (HI_SUCCESS != s32Ret)
        {
            return HI_FAILURE;
        }

        if (0xF8 == (u8Status & 0xF8))
        {
            *penTunerStatus = HI_UNF_TUNER_SIGNAL_LOCKED;
            if(HI_FALSE == s_bConnectedFlag[u32TunerPort])
            {
                /*cr_tr_equ_para_select (u32TunerPort,1);  //manual*/
                if(QAM_TYPE_256 == g_stTunerOps[u32TunerPort].u32CurrQamMode)
                {
                    qam_write_byte(u32TunerPort,TR_CTRL_2_ADDR,0x07);
                    qam_write_byte(u32TunerPort,TR_CTRL_4_ADDR,0x02);
                }
                else if(QAM_TYPE_64 == g_stTunerOps[u32TunerPort].u32CurrQamMode)
                {
                    qam_write_byte(u32TunerPort,TR_CTRL_6_ADDR,0x75);
                }
                else
                {
                    qam_write_byte(u32TunerPort,TR_CTRL_6_ADDR,0x73);/*change by liuyong*/
                }

                s_bConnectedFlag[u32TunerPort] = HI_TRUE;
            }
            break;
        }
        else
        {
            *penTunerStatus = HI_UNF_TUNER_SIGNAL_DROPPED;
             s_bConnectedFlag[u32TunerPort] = HI_FALSE;
        }
    }

    return HI_SUCCESS;
}

HI_VOID hi3130_manage_after_chipreset(HI_U32 u32TunerPort)
{
    HI_S32 i = 0;
    HI_U8  u8Stat = 0;

    /*||(g_stTunerOps[u32TunerPort].enTunerDevType == HI_UNF_TUNER_DEV_TYPE_RT810))*/
    if ((g_stTunerOps[u32TunerPort].enTunerDevType == HI_UNF_TUNER_DEV_TYPE_TDA18250) \
         | (g_stTunerOps[u32TunerPort].enTunerDevType == HI_UNF_TUNER_DEV_TYPE_R820C) \
         | (g_stTunerOps[u32TunerPort].enTunerDevType == HI_UNF_TUNER_DEV_TYPE_TDA18250B))
    {
        qam_write_byte(u32TunerPort, FS_CTRL_6_ADDR, 0x10);

        for (i = 0; i < 25; i++)
        {
            qam_read_byte(u32TunerPort, MCTRL_11_ADDR, &u8Stat);

            if (0x80 == (u8Stat & 0x80))
            {
                break;
            }

            msleep_interruptible(20);
        }

        qam_write_byte(u32TunerPort, FS_CTRL_6_ADDR, 0x00);
    }
}

HI_S32 hi3130_connect(HI_U32 u32TunerPort, TUNER_ACC_QAM_PARAMS_S *pstChannel)
{
    HI_S32 s32FuncRet = HI_SUCCESS;
    HI_U32 u32SymbolRate;

    //HI_ASSERT(HI_NULL != pstChannel);
    HI_TUNER_CHECKPOINTER(pstChannel);

    HI3130_I2C_CHECK(u32TunerPort);

    g_stTunerOps[u32TunerPort].u32CurrQamMode = pstChannel->enQamType;
    u32SymbolRate = pstChannel->unSRBW.u32SymbolRate / 1000; /*KHz*/

    /*step 1:config tuner register*/
    s32FuncRet = (*g_stTunerOps[u32TunerPort].set_tuner)(u32TunerPort, g_stTunerOps[u32TunerPort].enI2cChannel, pstChannel->u32Frequency);
    if (HI_SUCCESS != s32FuncRet)
    {
        HI_ERR_TUNER( "set tuner error\n");
        return s32FuncRet;
    }

    /*step 2:config qam register */
    hi3130_set_reg_value(u32TunerPort);  /*set for qam and tunner*/

      /*set for different usr request about symbolrate, ts type, demo in or out,  inversion or not*/
     hi3130_set_customreg_value(u32TunerPort, pstChannel->bSI, u32SymbolRate);

    /*step 3:reset chip*/
    hi3130_chip_reset(u32TunerPort, ALL_CHIP);

    if(g_stTunerOps[u32TunerPort].manage_after_chipreset)
       g_stTunerOps[u32TunerPort].manage_after_chipreset(u32TunerPort);

    return HI_SUCCESS;
}

HI_S32 hi3130_get_signal_strength(HI_U32 u32TunerPort, HI_U32 *pu32SignalStrength)
{
    HI_U8 au8RegVal[2] = {0};

    //HI_ASSERT(HI_NULL != pu32SignalStrength);
    HI_TUNER_CHECKPOINTER(pu32SignalStrength);
    HI3130_I2C_CHECK(u32TunerPort);

    qam_write_byte(u32TunerPort, CR_CTRL_21_ADDR, 0x1);

    qam_read_byte(u32TunerPort, BAGC_STAT_1_ADDR, &au8RegVal[0]);
    qam_read_byte(u32TunerPort, BAGC_STAT_2_ADDR, &au8RegVal[1]);
    pu32SignalStrength[0] = ((au8RegVal[0] & 0x03) << 8) + au8RegVal[1];

    qam_read_byte(u32TunerPort, BAGC_STAT_3_ADDR, &au8RegVal[0]);
    qam_read_byte(u32TunerPort, BAGC_STAT_4_ADDR, &au8RegVal[1]);
    pu32SignalStrength[1] = ((au8RegVal[0] & 0x03) << 8) + au8RegVal[1];
    if (0 == pu32SignalStrength[1])
    {
        qam_read_byte(u32TunerPort, BAGC_STAT_5_ADDR, &au8RegVal[0]);
        qam_read_byte(u32TunerPort, BAGC_STAT_6_ADDR, &au8RegVal[1]);
        pu32SignalStrength[1] = ((au8RegVal[0] & 0x03) << 8) + au8RegVal[1];
    }

    qam_read_byte(u32TunerPort, BAGC_CTRL_1_ADDR, &au8RegVal[0]);
    pu32SignalStrength[2] = au8RegVal[0];

    if(g_stTunerOps[u32TunerPort].recalculate_signal_strength)
    {
         g_stTunerOps[u32TunerPort].recalculate_signal_strength(u32TunerPort, pu32SignalStrength);
    }

    return HI_SUCCESS;
}

HI_S32 hi3130_get_ber(HI_U32 u32TunerPort, HI_U32 *pu32ber)
{
    HI_U32 u32BerThres = 4; /* modify by chenxu 2008-01-15 AI7D02092 */
    HI_U8  u8Tmp = 0;
    HI_U8  u8Val = 0;
    HI_S32 i = 0;

    //HI_ASSERT(HI_NULL != pu32ber);
    HI_TUNER_CHECKPOINTER(pu32ber);
    HI3130_I2C_CHECK(u32TunerPort);

    qam_write_bit(u32TunerPort, BER_1_ADDR, 7, 0); /*disable*/

    u8Val = (u32BerThres) << 2;
    qam_write_byte( u32TunerPort, BER_1_ADDR, u8Val );

    qam_write_bit(u32TunerPort, BER_1_ADDR, 7, 1); /*enable*/

    for (i = 0; i < 40; i++)
    {
        msleep(10);
        qam_read_bit(u32TunerPort, BER_1_ADDR, 7, &u8Tmp);
        if (!u8Tmp)
        {
            break;
        }
    }

    qam_write_byte(u32TunerPort, CR_CTRL_21_ADDR, 1);

    if (i >= 40)
    {
        return HI_FAILURE;
    }

    qam_read_byte(u32TunerPort, BER_2_ADDR, &u8Val);
    pu32ber[0] = u8Val;
    qam_read_byte(u32TunerPort, BER_3_ADDR, &u8Val);
    pu32ber[1] = u8Val;
    qam_read_byte(u32TunerPort, BER_4_ADDR, &u8Val);
    pu32ber[2] = u8Val;

    return HI_SUCCESS;
}

HI_S32 hi3130_get_rs(HI_U32 u32TunerPort, HI_U32 *pu32Rs)
{
    return HI_SUCCESS;
}

HI_VOID hi3130_connect_timeout(HI_U32 u32ConnectTimeout)
{
    return;
}

HI_S32 hi3130_get_snr(HI_U32 u32TunerPort, HI_U32* pu32SNR)
{
    HI_U32 u32Snr = 0;
    HI_U8  u8RdVal = 0;

    //HI_ASSERT(HI_NULL != pu32SNR);
    HI_TUNER_CHECKPOINTER(pu32SNR);
    HI3130_I2C_CHECK(u32TunerPort);

    qam_write_byte(u32TunerPort, CR_CTRL_21_ADDR, 1);

    qam_read_byte(u32TunerPort, EQU_STAT_2_ADDR, &u8RdVal);
    u32Snr = u8RdVal << 8;
    qam_read_byte(u32TunerPort, EQU_STAT_3_ADDR, &u8RdVal);
    u32Snr  += u8RdVal;
    *pu32SNR = u32Snr;

    return HI_SUCCESS;
}

HI_S32 hi3130_set_ts_type(HI_U32 u32TunerPort, HI_UNF_TUNER_OUPUT_MODE_E enTsType)
{
    g_stTunerOps[u32TunerPort].enTsType = enTsType;

    return HI_SUCCESS;
}

HI_S32 hi3130_get_freq_symb_offset(HI_U32 u32TunerPort, HI_U32 * pu32Freq, HI_U32 * pu32Symb )
{
    HI_U8  au8Freq[4] = { 0 };
    HI_S32 s32RealFreq = 0;
    HI_U8  au8Symb[2] = { 0 };
    HI_S32 s32RealSymb = 0;

   // HI_ASSERT(HI_NULL != pu32Freq);
    //HI_ASSERT(HI_NULL != pu32Symb);
    HI_TUNER_CHECKPOINTER(pu32Freq);
    HI_TUNER_CHECKPOINTER(pu32Symb);
    HI3130_I2C_CHECK(u32TunerPort);

    qam_write_byte(u32TunerPort, CR_CTRL_21_ADDR, 0x1);


    /* calc freq */
    qam_read_byte(u32TunerPort, CR_STAT_4_ADDR, &au8Freq[0]);
    au8Freq[0] = au8Freq[0] & 0x0F;

    qam_read_byte(u32TunerPort, CR_STAT_5_ADDR, &au8Freq[1]);
    qam_read_byte(u32TunerPort, CR_STAT_6_ADDR, &au8Freq[2]);
    qam_read_byte(u32TunerPort, CR_STAT_7_ADDR, &au8Freq[3]);

    s32RealFreq = (au8Freq[0]<<24) + (au8Freq[1]<<16) + (au8Freq[2]<<8) + au8Freq[3] ;

    *pu32Freq = s32RealFreq;

    /* calc symbolrate */
    qam_read_byte(u32TunerPort, TR_STAT_1_ADDR, &au8Symb[0]);

    qam_read_byte(u32TunerPort, TR_STAT_2_ADDR, &au8Symb[1]);

    s32RealSymb = au8Symb[0]*256 + au8Symb[1];

    *pu32Symb = s32RealSymb;

    return HI_SUCCESS;
}


