
f103-projet-crashtest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010e94  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ca8  08010fa8  08010fa8  00020fa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08012c50  08012c50  00022c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08012c58  08012c58  00022c58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08012c60  08012c60  00022c60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000a1c  20000000  08012c64  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000724  20000a1c  08013680  00030a1c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001140  08013680  00031140  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00030a1c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001bd4b  00000000  00000000  00030a45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004b2b  00000000  00000000  0004c790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000015b8  00000000  00000000  000512c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001420  00000000  00000000  00052878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001b129  00000000  00000000  00053c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00019332  00000000  00000000  0006edc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00083ef4  00000000  00000000  000880f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0010bfe7  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000752c  00000000  00000000  0010c03c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000a1c 	.word	0x20000a1c
 800012c:	00000000 	.word	0x00000000
 8000130:	08010f8c 	.word	0x08010f8c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000a20 	.word	0x20000a20
 800014c:	08010f8c 	.word	0x08010f8c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <__aeabi_ldivmod>:
 8001110:	b97b      	cbnz	r3, 8001132 <__aeabi_ldivmod+0x22>
 8001112:	b972      	cbnz	r2, 8001132 <__aeabi_ldivmod+0x22>
 8001114:	2900      	cmp	r1, #0
 8001116:	bfbe      	ittt	lt
 8001118:	2000      	movlt	r0, #0
 800111a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800111e:	e006      	blt.n	800112e <__aeabi_ldivmod+0x1e>
 8001120:	bf08      	it	eq
 8001122:	2800      	cmpeq	r0, #0
 8001124:	bf1c      	itt	ne
 8001126:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800112a:	f04f 30ff 	movne.w	r0, #4294967295
 800112e:	f000 b9b9 	b.w	80014a4 <__aeabi_idiv0>
 8001132:	f1ad 0c08 	sub.w	ip, sp, #8
 8001136:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800113a:	2900      	cmp	r1, #0
 800113c:	db09      	blt.n	8001152 <__aeabi_ldivmod+0x42>
 800113e:	2b00      	cmp	r3, #0
 8001140:	db1a      	blt.n	8001178 <__aeabi_ldivmod+0x68>
 8001142:	f000 f84d 	bl	80011e0 <__udivmoddi4>
 8001146:	f8dd e004 	ldr.w	lr, [sp, #4]
 800114a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800114e:	b004      	add	sp, #16
 8001150:	4770      	bx	lr
 8001152:	4240      	negs	r0, r0
 8001154:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001158:	2b00      	cmp	r3, #0
 800115a:	db1b      	blt.n	8001194 <__aeabi_ldivmod+0x84>
 800115c:	f000 f840 	bl	80011e0 <__udivmoddi4>
 8001160:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001164:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001168:	b004      	add	sp, #16
 800116a:	4240      	negs	r0, r0
 800116c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001170:	4252      	negs	r2, r2
 8001172:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001176:	4770      	bx	lr
 8001178:	4252      	negs	r2, r2
 800117a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800117e:	f000 f82f 	bl	80011e0 <__udivmoddi4>
 8001182:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001186:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800118a:	b004      	add	sp, #16
 800118c:	4240      	negs	r0, r0
 800118e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001192:	4770      	bx	lr
 8001194:	4252      	negs	r2, r2
 8001196:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800119a:	f000 f821 	bl	80011e0 <__udivmoddi4>
 800119e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011a6:	b004      	add	sp, #16
 80011a8:	4252      	negs	r2, r2
 80011aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011ae:	4770      	bx	lr

080011b0 <__aeabi_uldivmod>:
 80011b0:	b953      	cbnz	r3, 80011c8 <__aeabi_uldivmod+0x18>
 80011b2:	b94a      	cbnz	r2, 80011c8 <__aeabi_uldivmod+0x18>
 80011b4:	2900      	cmp	r1, #0
 80011b6:	bf08      	it	eq
 80011b8:	2800      	cmpeq	r0, #0
 80011ba:	bf1c      	itt	ne
 80011bc:	f04f 31ff 	movne.w	r1, #4294967295
 80011c0:	f04f 30ff 	movne.w	r0, #4294967295
 80011c4:	f000 b96e 	b.w	80014a4 <__aeabi_idiv0>
 80011c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80011cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011d0:	f000 f806 	bl	80011e0 <__udivmoddi4>
 80011d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011dc:	b004      	add	sp, #16
 80011de:	4770      	bx	lr

080011e0 <__udivmoddi4>:
 80011e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011e4:	9e08      	ldr	r6, [sp, #32]
 80011e6:	460d      	mov	r5, r1
 80011e8:	4604      	mov	r4, r0
 80011ea:	468e      	mov	lr, r1
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	f040 8083 	bne.w	80012f8 <__udivmoddi4+0x118>
 80011f2:	428a      	cmp	r2, r1
 80011f4:	4617      	mov	r7, r2
 80011f6:	d947      	bls.n	8001288 <__udivmoddi4+0xa8>
 80011f8:	fab2 f382 	clz	r3, r2
 80011fc:	b14b      	cbz	r3, 8001212 <__udivmoddi4+0x32>
 80011fe:	f1c3 0120 	rsb	r1, r3, #32
 8001202:	fa05 fe03 	lsl.w	lr, r5, r3
 8001206:	fa20 f101 	lsr.w	r1, r0, r1
 800120a:	409f      	lsls	r7, r3
 800120c:	ea41 0e0e 	orr.w	lr, r1, lr
 8001210:	409c      	lsls	r4, r3
 8001212:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8001216:	fbbe fcf8 	udiv	ip, lr, r8
 800121a:	fa1f f987 	uxth.w	r9, r7
 800121e:	fb08 e21c 	mls	r2, r8, ip, lr
 8001222:	fb0c f009 	mul.w	r0, ip, r9
 8001226:	0c21      	lsrs	r1, r4, #16
 8001228:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800122c:	4290      	cmp	r0, r2
 800122e:	d90a      	bls.n	8001246 <__udivmoddi4+0x66>
 8001230:	18ba      	adds	r2, r7, r2
 8001232:	f10c 31ff 	add.w	r1, ip, #4294967295
 8001236:	f080 8118 	bcs.w	800146a <__udivmoddi4+0x28a>
 800123a:	4290      	cmp	r0, r2
 800123c:	f240 8115 	bls.w	800146a <__udivmoddi4+0x28a>
 8001240:	f1ac 0c02 	sub.w	ip, ip, #2
 8001244:	443a      	add	r2, r7
 8001246:	1a12      	subs	r2, r2, r0
 8001248:	fbb2 f0f8 	udiv	r0, r2, r8
 800124c:	fb08 2210 	mls	r2, r8, r0, r2
 8001250:	fb00 f109 	mul.w	r1, r0, r9
 8001254:	b2a4      	uxth	r4, r4
 8001256:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800125a:	42a1      	cmp	r1, r4
 800125c:	d909      	bls.n	8001272 <__udivmoddi4+0x92>
 800125e:	193c      	adds	r4, r7, r4
 8001260:	f100 32ff 	add.w	r2, r0, #4294967295
 8001264:	f080 8103 	bcs.w	800146e <__udivmoddi4+0x28e>
 8001268:	42a1      	cmp	r1, r4
 800126a:	f240 8100 	bls.w	800146e <__udivmoddi4+0x28e>
 800126e:	3802      	subs	r0, #2
 8001270:	443c      	add	r4, r7
 8001272:	1a64      	subs	r4, r4, r1
 8001274:	2100      	movs	r1, #0
 8001276:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800127a:	b11e      	cbz	r6, 8001284 <__udivmoddi4+0xa4>
 800127c:	2200      	movs	r2, #0
 800127e:	40dc      	lsrs	r4, r3
 8001280:	e9c6 4200 	strd	r4, r2, [r6]
 8001284:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001288:	b902      	cbnz	r2, 800128c <__udivmoddi4+0xac>
 800128a:	deff      	udf	#255	; 0xff
 800128c:	fab2 f382 	clz	r3, r2
 8001290:	2b00      	cmp	r3, #0
 8001292:	d14f      	bne.n	8001334 <__udivmoddi4+0x154>
 8001294:	1a8d      	subs	r5, r1, r2
 8001296:	2101      	movs	r1, #1
 8001298:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800129c:	fa1f f882 	uxth.w	r8, r2
 80012a0:	fbb5 fcfe 	udiv	ip, r5, lr
 80012a4:	fb0e 551c 	mls	r5, lr, ip, r5
 80012a8:	fb08 f00c 	mul.w	r0, r8, ip
 80012ac:	0c22      	lsrs	r2, r4, #16
 80012ae:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 80012b2:	42a8      	cmp	r0, r5
 80012b4:	d907      	bls.n	80012c6 <__udivmoddi4+0xe6>
 80012b6:	197d      	adds	r5, r7, r5
 80012b8:	f10c 32ff 	add.w	r2, ip, #4294967295
 80012bc:	d202      	bcs.n	80012c4 <__udivmoddi4+0xe4>
 80012be:	42a8      	cmp	r0, r5
 80012c0:	f200 80e9 	bhi.w	8001496 <__udivmoddi4+0x2b6>
 80012c4:	4694      	mov	ip, r2
 80012c6:	1a2d      	subs	r5, r5, r0
 80012c8:	fbb5 f0fe 	udiv	r0, r5, lr
 80012cc:	fb0e 5510 	mls	r5, lr, r0, r5
 80012d0:	fb08 f800 	mul.w	r8, r8, r0
 80012d4:	b2a4      	uxth	r4, r4
 80012d6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80012da:	45a0      	cmp	r8, r4
 80012dc:	d907      	bls.n	80012ee <__udivmoddi4+0x10e>
 80012de:	193c      	adds	r4, r7, r4
 80012e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80012e4:	d202      	bcs.n	80012ec <__udivmoddi4+0x10c>
 80012e6:	45a0      	cmp	r8, r4
 80012e8:	f200 80d9 	bhi.w	800149e <__udivmoddi4+0x2be>
 80012ec:	4610      	mov	r0, r2
 80012ee:	eba4 0408 	sub.w	r4, r4, r8
 80012f2:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80012f6:	e7c0      	b.n	800127a <__udivmoddi4+0x9a>
 80012f8:	428b      	cmp	r3, r1
 80012fa:	d908      	bls.n	800130e <__udivmoddi4+0x12e>
 80012fc:	2e00      	cmp	r6, #0
 80012fe:	f000 80b1 	beq.w	8001464 <__udivmoddi4+0x284>
 8001302:	2100      	movs	r1, #0
 8001304:	e9c6 0500 	strd	r0, r5, [r6]
 8001308:	4608      	mov	r0, r1
 800130a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800130e:	fab3 f183 	clz	r1, r3
 8001312:	2900      	cmp	r1, #0
 8001314:	d14b      	bne.n	80013ae <__udivmoddi4+0x1ce>
 8001316:	42ab      	cmp	r3, r5
 8001318:	d302      	bcc.n	8001320 <__udivmoddi4+0x140>
 800131a:	4282      	cmp	r2, r0
 800131c:	f200 80b9 	bhi.w	8001492 <__udivmoddi4+0x2b2>
 8001320:	1a84      	subs	r4, r0, r2
 8001322:	eb65 0303 	sbc.w	r3, r5, r3
 8001326:	2001      	movs	r0, #1
 8001328:	469e      	mov	lr, r3
 800132a:	2e00      	cmp	r6, #0
 800132c:	d0aa      	beq.n	8001284 <__udivmoddi4+0xa4>
 800132e:	e9c6 4e00 	strd	r4, lr, [r6]
 8001332:	e7a7      	b.n	8001284 <__udivmoddi4+0xa4>
 8001334:	409f      	lsls	r7, r3
 8001336:	f1c3 0220 	rsb	r2, r3, #32
 800133a:	40d1      	lsrs	r1, r2
 800133c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001340:	fbb1 f0fe 	udiv	r0, r1, lr
 8001344:	fa1f f887 	uxth.w	r8, r7
 8001348:	fb0e 1110 	mls	r1, lr, r0, r1
 800134c:	fa24 f202 	lsr.w	r2, r4, r2
 8001350:	409d      	lsls	r5, r3
 8001352:	fb00 fc08 	mul.w	ip, r0, r8
 8001356:	432a      	orrs	r2, r5
 8001358:	0c15      	lsrs	r5, r2, #16
 800135a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800135e:	45ac      	cmp	ip, r5
 8001360:	fa04 f403 	lsl.w	r4, r4, r3
 8001364:	d909      	bls.n	800137a <__udivmoddi4+0x19a>
 8001366:	197d      	adds	r5, r7, r5
 8001368:	f100 31ff 	add.w	r1, r0, #4294967295
 800136c:	f080 808f 	bcs.w	800148e <__udivmoddi4+0x2ae>
 8001370:	45ac      	cmp	ip, r5
 8001372:	f240 808c 	bls.w	800148e <__udivmoddi4+0x2ae>
 8001376:	3802      	subs	r0, #2
 8001378:	443d      	add	r5, r7
 800137a:	eba5 050c 	sub.w	r5, r5, ip
 800137e:	fbb5 f1fe 	udiv	r1, r5, lr
 8001382:	fb0e 5c11 	mls	ip, lr, r1, r5
 8001386:	fb01 f908 	mul.w	r9, r1, r8
 800138a:	b295      	uxth	r5, r2
 800138c:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8001390:	45a9      	cmp	r9, r5
 8001392:	d907      	bls.n	80013a4 <__udivmoddi4+0x1c4>
 8001394:	197d      	adds	r5, r7, r5
 8001396:	f101 32ff 	add.w	r2, r1, #4294967295
 800139a:	d274      	bcs.n	8001486 <__udivmoddi4+0x2a6>
 800139c:	45a9      	cmp	r9, r5
 800139e:	d972      	bls.n	8001486 <__udivmoddi4+0x2a6>
 80013a0:	3902      	subs	r1, #2
 80013a2:	443d      	add	r5, r7
 80013a4:	eba5 0509 	sub.w	r5, r5, r9
 80013a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80013ac:	e778      	b.n	80012a0 <__udivmoddi4+0xc0>
 80013ae:	f1c1 0720 	rsb	r7, r1, #32
 80013b2:	408b      	lsls	r3, r1
 80013b4:	fa22 fc07 	lsr.w	ip, r2, r7
 80013b8:	ea4c 0c03 	orr.w	ip, ip, r3
 80013bc:	fa25 f407 	lsr.w	r4, r5, r7
 80013c0:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80013c4:	fbb4 f9fe 	udiv	r9, r4, lr
 80013c8:	fa1f f88c 	uxth.w	r8, ip
 80013cc:	fb0e 4419 	mls	r4, lr, r9, r4
 80013d0:	fa20 f307 	lsr.w	r3, r0, r7
 80013d4:	fb09 fa08 	mul.w	sl, r9, r8
 80013d8:	408d      	lsls	r5, r1
 80013da:	431d      	orrs	r5, r3
 80013dc:	0c2b      	lsrs	r3, r5, #16
 80013de:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80013e2:	45a2      	cmp	sl, r4
 80013e4:	fa02 f201 	lsl.w	r2, r2, r1
 80013e8:	fa00 f301 	lsl.w	r3, r0, r1
 80013ec:	d909      	bls.n	8001402 <__udivmoddi4+0x222>
 80013ee:	eb1c 0404 	adds.w	r4, ip, r4
 80013f2:	f109 30ff 	add.w	r0, r9, #4294967295
 80013f6:	d248      	bcs.n	800148a <__udivmoddi4+0x2aa>
 80013f8:	45a2      	cmp	sl, r4
 80013fa:	d946      	bls.n	800148a <__udivmoddi4+0x2aa>
 80013fc:	f1a9 0902 	sub.w	r9, r9, #2
 8001400:	4464      	add	r4, ip
 8001402:	eba4 040a 	sub.w	r4, r4, sl
 8001406:	fbb4 f0fe 	udiv	r0, r4, lr
 800140a:	fb0e 4410 	mls	r4, lr, r0, r4
 800140e:	fb00 fa08 	mul.w	sl, r0, r8
 8001412:	b2ad      	uxth	r5, r5
 8001414:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001418:	45a2      	cmp	sl, r4
 800141a:	d908      	bls.n	800142e <__udivmoddi4+0x24e>
 800141c:	eb1c 0404 	adds.w	r4, ip, r4
 8001420:	f100 35ff 	add.w	r5, r0, #4294967295
 8001424:	d22d      	bcs.n	8001482 <__udivmoddi4+0x2a2>
 8001426:	45a2      	cmp	sl, r4
 8001428:	d92b      	bls.n	8001482 <__udivmoddi4+0x2a2>
 800142a:	3802      	subs	r0, #2
 800142c:	4464      	add	r4, ip
 800142e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001432:	fba0 8902 	umull	r8, r9, r0, r2
 8001436:	eba4 040a 	sub.w	r4, r4, sl
 800143a:	454c      	cmp	r4, r9
 800143c:	46c6      	mov	lr, r8
 800143e:	464d      	mov	r5, r9
 8001440:	d319      	bcc.n	8001476 <__udivmoddi4+0x296>
 8001442:	d016      	beq.n	8001472 <__udivmoddi4+0x292>
 8001444:	b15e      	cbz	r6, 800145e <__udivmoddi4+0x27e>
 8001446:	ebb3 020e 	subs.w	r2, r3, lr
 800144a:	eb64 0405 	sbc.w	r4, r4, r5
 800144e:	fa04 f707 	lsl.w	r7, r4, r7
 8001452:	fa22 f301 	lsr.w	r3, r2, r1
 8001456:	431f      	orrs	r7, r3
 8001458:	40cc      	lsrs	r4, r1
 800145a:	e9c6 7400 	strd	r7, r4, [r6]
 800145e:	2100      	movs	r1, #0
 8001460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001464:	4631      	mov	r1, r6
 8001466:	4630      	mov	r0, r6
 8001468:	e70c      	b.n	8001284 <__udivmoddi4+0xa4>
 800146a:	468c      	mov	ip, r1
 800146c:	e6eb      	b.n	8001246 <__udivmoddi4+0x66>
 800146e:	4610      	mov	r0, r2
 8001470:	e6ff      	b.n	8001272 <__udivmoddi4+0x92>
 8001472:	4543      	cmp	r3, r8
 8001474:	d2e6      	bcs.n	8001444 <__udivmoddi4+0x264>
 8001476:	ebb8 0e02 	subs.w	lr, r8, r2
 800147a:	eb69 050c 	sbc.w	r5, r9, ip
 800147e:	3801      	subs	r0, #1
 8001480:	e7e0      	b.n	8001444 <__udivmoddi4+0x264>
 8001482:	4628      	mov	r0, r5
 8001484:	e7d3      	b.n	800142e <__udivmoddi4+0x24e>
 8001486:	4611      	mov	r1, r2
 8001488:	e78c      	b.n	80013a4 <__udivmoddi4+0x1c4>
 800148a:	4681      	mov	r9, r0
 800148c:	e7b9      	b.n	8001402 <__udivmoddi4+0x222>
 800148e:	4608      	mov	r0, r1
 8001490:	e773      	b.n	800137a <__udivmoddi4+0x19a>
 8001492:	4608      	mov	r0, r1
 8001494:	e749      	b.n	800132a <__udivmoddi4+0x14a>
 8001496:	f1ac 0c02 	sub.w	ip, ip, #2
 800149a:	443d      	add	r5, r7
 800149c:	e713      	b.n	80012c6 <__udivmoddi4+0xe6>
 800149e:	3802      	subs	r0, #2
 80014a0:	443c      	add	r4, r7
 80014a2:	e724      	b.n	80012ee <__udivmoddi4+0x10e>

080014a4 <__aeabi_idiv0>:
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop

080014a8 <BUTTON_init>:
bool_e readButton(void) {
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
}

void BUTTON_init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af02      	add	r7, sp, #8
	//Initialisation du port du bouton bleu en entre
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80014ae:	2303      	movs	r3, #3
 80014b0:	9300      	str	r3, [sp, #0]
 80014b2:	2301      	movs	r3, #1
 80014b4:	2200      	movs	r2, #0
 80014b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014ba:	4806      	ldr	r0, [pc, #24]	; (80014d4 <BUTTON_init+0x2c>)
 80014bc:	f001 fcf8 	bl	8002eb0 <BSP_GPIO_PinCfg>

	Systick_add_callback_function(&process_ms);
 80014c0:	4805      	ldr	r0, [pc, #20]	; (80014d8 <BUTTON_init+0x30>)
 80014c2:	f003 fc9f 	bl	8004e04 <Systick_add_callback_function>

	initialized = TRUE;
 80014c6:	4b05      	ldr	r3, [pc, #20]	; (80014dc <BUTTON_init+0x34>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	601a      	str	r2, [r3, #0]
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40011000 	.word	0x40011000
 80014d8:	080014e1 	.word	0x080014e1
 80014dc:	20000a40 	.word	0x20000a40

080014e0 <process_ms>:

static void process_ms(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
	static uint32_t t10ms = 0;
	t10ms = (t10ms + 1)%10;		//incrmentation de la variable t10ms (modulo 10 !)
 80014e4:	4b10      	ldr	r3, [pc, #64]	; (8001528 <process_ms+0x48>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	1c59      	adds	r1, r3, #1
 80014ea:	4b10      	ldr	r3, [pc, #64]	; (800152c <process_ms+0x4c>)
 80014ec:	fba3 2301 	umull	r2, r3, r3, r1
 80014f0:	08da      	lsrs	r2, r3, #3
 80014f2:	4613      	mov	r3, r2
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	4413      	add	r3, r2
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	1aca      	subs	r2, r1, r3
 80014fc:	4b0a      	ldr	r3, [pc, #40]	; (8001528 <process_ms+0x48>)
 80014fe:	601a      	str	r2, [r3, #0]
	if(!t10ms)
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <process_ms+0x48>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d102      	bne.n	800150e <process_ms+0x2e>
		flag_10ms = TRUE; //toutes les 10ms, on lve ce flag.
 8001508:	4b09      	ldr	r3, [pc, #36]	; (8001530 <process_ms+0x50>)
 800150a:	2201      	movs	r2, #1
 800150c:	601a      	str	r2, [r3, #0]
	if(t)
 800150e:	4b09      	ldr	r3, [pc, #36]	; (8001534 <process_ms+0x54>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d004      	beq.n	8001520 <process_ms+0x40>
		t--;
 8001516:	4b07      	ldr	r3, [pc, #28]	; (8001534 <process_ms+0x54>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	3b01      	subs	r3, #1
 800151c:	4a05      	ldr	r2, [pc, #20]	; (8001534 <process_ms+0x54>)
 800151e:	6013      	str	r3, [r2, #0]
}
 8001520:	bf00      	nop
 8001522:	46bd      	mov	sp, r7
 8001524:	bc80      	pop	{r7}
 8001526:	4770      	bx	lr
 8001528:	20000a44 	.word	0x20000a44
 800152c:	cccccccd 	.word	0xcccccccd
 8001530:	20000a38 	.word	0x20000a38
 8001534:	20000a3c 	.word	0x20000a3c

08001538 <Screen_init>:
extern Circle closeButton;

int16_t pointsAngle[15][2];


void Screen_init(void){
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
	ILI9341_Init();
 800153c:	f003 fc8c 	bl	8004e58 <ILI9341_Init>
	XPT2046_init();
 8001540:	f004 fabe 	bl	8005ac0 <XPT2046_init>

	ILI9341_Fill(ILI9341_COLOR_WHITE);					 //Back Color
 8001544:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001548:	f003 feb4 	bl	80052b4 <ILI9341_Fill>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	 //Screen Orientation LandScape
 800154c:	2002      	movs	r0, #2
 800154e:	f003 ff27 	bl	80053a0 <ILI9341_Rotate>


	//A SUPPRIMER
	DrawSonar(SCREEN_CENTER_X, (uint16_t)(SCREEN_LENGTH - 25), (uint16_t)(SCREEN_CENTER_X - 50), ILI9341_COLOR_BLACK);
 8001552:	2300      	movs	r3, #0
 8001554:	226e      	movs	r2, #110	; 0x6e
 8001556:	21d7      	movs	r1, #215	; 0xd7
 8001558:	20a0      	movs	r0, #160	; 0xa0
 800155a:	f000 fa35 	bl	80019c8 <DrawSonar>
	//A SUPPRIMER

	drawCloseButton();
 800155e:	f000 f815 	bl	800158c <drawCloseButton>

	DrawMenu();
 8001562:	f000 f8d7 	bl	8001714 <DrawMenu>

	print_screen_current_state_init(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10, closeButton.centerY);
 8001566:	4b08      	ldr	r3, [pc, #32]	; (8001588 <Screen_init+0x50>)
 8001568:	881a      	ldrh	r2, [r3, #0]
 800156a:	4b07      	ldr	r3, [pc, #28]	; (8001588 <Screen_init+0x50>)
 800156c:	889b      	ldrh	r3, [r3, #4]
 800156e:	4413      	add	r3, r2
 8001570:	b29b      	uxth	r3, r3
 8001572:	3307      	adds	r3, #7
 8001574:	b29b      	uxth	r3, r3
 8001576:	4a04      	ldr	r2, [pc, #16]	; (8001588 <Screen_init+0x50>)
 8001578:	8852      	ldrh	r2, [r2, #2]
 800157a:	4611      	mov	r1, r2
 800157c:	4618      	mov	r0, r3
 800157e:	f000 f9f7 	bl	8001970 <print_screen_current_state_init>
}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20000000 	.word	0x20000000

0800158c <drawCloseButton>:


void drawCloseButton(void) {
 800158c:	b590      	push	{r4, r7, lr}
 800158e:	b085      	sub	sp, #20
 8001590:	af02      	add	r7, sp, #8
    ILI9341_DrawFilledCircle(closeButton.centerX, closeButton.centerY, closeButton.radius, ILI9341_COLOR_RED);
 8001592:	4b23      	ldr	r3, [pc, #140]	; (8001620 <drawCloseButton+0x94>)
 8001594:	881b      	ldrh	r3, [r3, #0]
 8001596:	b218      	sxth	r0, r3
 8001598:	4b21      	ldr	r3, [pc, #132]	; (8001620 <drawCloseButton+0x94>)
 800159a:	885b      	ldrh	r3, [r3, #2]
 800159c:	b219      	sxth	r1, r3
 800159e:	4b20      	ldr	r3, [pc, #128]	; (8001620 <drawCloseButton+0x94>)
 80015a0:	889b      	ldrh	r3, [r3, #4]
 80015a2:	b21a      	sxth	r2, r3
 80015a4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80015a8:	f004 f99c 	bl	80058e4 <ILI9341_DrawFilledCircle>

    // Dessiner une croix blanche pour indiquer la fermeture
    // Calculer les coordonnes pour centrer les lignes sur le centre du cercle
    int16_t line_length = 10; // Longueur de chaque ligne
 80015ac:	230a      	movs	r3, #10
 80015ae:	80fb      	strh	r3, [r7, #6]
    ILI9341_DrawLine(closeButton.centerX - line_length, closeButton.centerY - line_length, closeButton.centerX + line_length, closeButton.centerY + line_length, ILI9341_COLOR_WHITE);
 80015b0:	4b1b      	ldr	r3, [pc, #108]	; (8001620 <drawCloseButton+0x94>)
 80015b2:	881a      	ldrh	r2, [r3, #0]
 80015b4:	88fb      	ldrh	r3, [r7, #6]
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	b298      	uxth	r0, r3
 80015ba:	4b19      	ldr	r3, [pc, #100]	; (8001620 <drawCloseButton+0x94>)
 80015bc:	885a      	ldrh	r2, [r3, #2]
 80015be:	88fb      	ldrh	r3, [r7, #6]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	b299      	uxth	r1, r3
 80015c4:	4b16      	ldr	r3, [pc, #88]	; (8001620 <drawCloseButton+0x94>)
 80015c6:	881a      	ldrh	r2, [r3, #0]
 80015c8:	88fb      	ldrh	r3, [r7, #6]
 80015ca:	4413      	add	r3, r2
 80015cc:	b29c      	uxth	r4, r3
 80015ce:	4b14      	ldr	r3, [pc, #80]	; (8001620 <drawCloseButton+0x94>)
 80015d0:	885a      	ldrh	r2, [r3, #2]
 80015d2:	88fb      	ldrh	r3, [r7, #6]
 80015d4:	4413      	add	r3, r2
 80015d6:	b29b      	uxth	r3, r3
 80015d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015dc:	9200      	str	r2, [sp, #0]
 80015de:	4622      	mov	r2, r4
 80015e0:	f004 f868 	bl	80056b4 <ILI9341_DrawLine>
    ILI9341_DrawLine(closeButton.centerX - line_length, closeButton.centerY + line_length, closeButton.centerX + line_length, closeButton.centerY - line_length, ILI9341_COLOR_WHITE);
 80015e4:	4b0e      	ldr	r3, [pc, #56]	; (8001620 <drawCloseButton+0x94>)
 80015e6:	881a      	ldrh	r2, [r3, #0]
 80015e8:	88fb      	ldrh	r3, [r7, #6]
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	b298      	uxth	r0, r3
 80015ee:	4b0c      	ldr	r3, [pc, #48]	; (8001620 <drawCloseButton+0x94>)
 80015f0:	885a      	ldrh	r2, [r3, #2]
 80015f2:	88fb      	ldrh	r3, [r7, #6]
 80015f4:	4413      	add	r3, r2
 80015f6:	b299      	uxth	r1, r3
 80015f8:	4b09      	ldr	r3, [pc, #36]	; (8001620 <drawCloseButton+0x94>)
 80015fa:	881a      	ldrh	r2, [r3, #0]
 80015fc:	88fb      	ldrh	r3, [r7, #6]
 80015fe:	4413      	add	r3, r2
 8001600:	b29c      	uxth	r4, r3
 8001602:	4b07      	ldr	r3, [pc, #28]	; (8001620 <drawCloseButton+0x94>)
 8001604:	885a      	ldrh	r2, [r3, #2]
 8001606:	88fb      	ldrh	r3, [r7, #6]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	b29b      	uxth	r3, r3
 800160c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001610:	9200      	str	r2, [sp, #0]
 8001612:	4622      	mov	r2, r4
 8001614:	f004 f84e 	bl	80056b4 <ILI9341_DrawLine>
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	bd90      	pop	{r4, r7, pc}
 8001620:	20000000 	.word	0x20000000

08001624 <isClickedOnRectangle>:




bool_e isClickedOnRectangle(uint16_t click_x, uint16_t click_y, uint16_t rect_x1, uint16_t rect_y1, uint16_t rect_x2, uint16_t rect_y2) {
 8001624:	b490      	push	{r4, r7}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	4604      	mov	r4, r0
 800162c:	4608      	mov	r0, r1
 800162e:	4611      	mov	r1, r2
 8001630:	461a      	mov	r2, r3
 8001632:	4623      	mov	r3, r4
 8001634:	80fb      	strh	r3, [r7, #6]
 8001636:	4603      	mov	r3, r0
 8001638:	80bb      	strh	r3, [r7, #4]
 800163a:	460b      	mov	r3, r1
 800163c:	807b      	strh	r3, [r7, #2]
 800163e:	4613      	mov	r3, r2
 8001640:	803b      	strh	r3, [r7, #0]
    // Vrifier si les coordonnes du clic sont  l'intrieur des limites du rectangle
    if ((click_x >= rect_x1 && click_x <= rect_x2) && (click_y >= rect_y1 && click_y <= rect_y2)) {
 8001642:	88fa      	ldrh	r2, [r7, #6]
 8001644:	887b      	ldrh	r3, [r7, #2]
 8001646:	429a      	cmp	r2, r3
 8001648:	d30d      	bcc.n	8001666 <isClickedOnRectangle+0x42>
 800164a:	88fa      	ldrh	r2, [r7, #6]
 800164c:	8a3b      	ldrh	r3, [r7, #16]
 800164e:	429a      	cmp	r2, r3
 8001650:	d809      	bhi.n	8001666 <isClickedOnRectangle+0x42>
 8001652:	88ba      	ldrh	r2, [r7, #4]
 8001654:	883b      	ldrh	r3, [r7, #0]
 8001656:	429a      	cmp	r2, r3
 8001658:	d305      	bcc.n	8001666 <isClickedOnRectangle+0x42>
 800165a:	88ba      	ldrh	r2, [r7, #4]
 800165c:	8abb      	ldrh	r3, [r7, #20]
 800165e:	429a      	cmp	r2, r3
 8001660:	d801      	bhi.n	8001666 <isClickedOnRectangle+0x42>
        return TRUE; // Le clic est  l'intrieur du rectangle
 8001662:	2301      	movs	r3, #1
 8001664:	e000      	b.n	8001668 <isClickedOnRectangle+0x44>
    } else {
        return FALSE; // Le clic n'est pas  l'intrieur du rectangle
 8001666:	2300      	movs	r3, #0
    }
}
 8001668:	4618      	mov	r0, r3
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bc90      	pop	{r4, r7}
 8001670:	4770      	bx	lr

08001672 <isClickedOnCircle>:




bool_e isClickedOnCircle(uint16_t click_x, uint16_t click_y, uint16_t circle_x, uint16_t circle_y, uint16_t radius) {
 8001672:	b5b0      	push	{r4, r5, r7, lr}
 8001674:	b084      	sub	sp, #16
 8001676:	af00      	add	r7, sp, #0
 8001678:	4604      	mov	r4, r0
 800167a:	4608      	mov	r0, r1
 800167c:	4611      	mov	r1, r2
 800167e:	461a      	mov	r2, r3
 8001680:	4623      	mov	r3, r4
 8001682:	80fb      	strh	r3, [r7, #6]
 8001684:	4603      	mov	r3, r0
 8001686:	80bb      	strh	r3, [r7, #4]
 8001688:	460b      	mov	r3, r1
 800168a:	807b      	strh	r3, [r7, #2]
 800168c:	4613      	mov	r3, r2
 800168e:	803b      	strh	r3, [r7, #0]
    float distance_squared = sqrt(pow(click_x - circle_x, 2) + pow(click_y - circle_y, 2));
 8001690:	88fa      	ldrh	r2, [r7, #6]
 8001692:	887b      	ldrh	r3, [r7, #2]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	4618      	mov	r0, r3
 8001698:	f7fe feb4 	bl	8000404 <__aeabi_i2d>
 800169c:	f04f 0200 	mov.w	r2, #0
 80016a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016a4:	f00d fd88 	bl	800f1b8 <pow>
 80016a8:	4604      	mov	r4, r0
 80016aa:	460d      	mov	r5, r1
 80016ac:	88ba      	ldrh	r2, [r7, #4]
 80016ae:	883b      	ldrh	r3, [r7, #0]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7fe fea6 	bl	8000404 <__aeabi_i2d>
 80016b8:	f04f 0200 	mov.w	r2, #0
 80016bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016c0:	f00d fd7a 	bl	800f1b8 <pow>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4620      	mov	r0, r4
 80016ca:	4629      	mov	r1, r5
 80016cc:	f7fe fd4e 	bl	800016c <__adddf3>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4610      	mov	r0, r2
 80016d6:	4619      	mov	r1, r3
 80016d8:	f00d fe1a 	bl	800f310 <sqrt>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	4610      	mov	r0, r2
 80016e2:	4619      	mov	r1, r3
 80016e4:	f7ff f9d0 	bl	8000a88 <__aeabi_d2f>
 80016e8:	4603      	mov	r3, r0
 80016ea:	60fb      	str	r3, [r7, #12]

    // Vrifier si la distance est infrieure ou gale au rayon du cercle au carr
    if (distance_squared <= (float)radius ) {
 80016ec:	8c3b      	ldrh	r3, [r7, #32]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff fad0 	bl	8000c94 <__aeabi_ui2f>
 80016f4:	4603      	mov	r3, r0
 80016f6:	4619      	mov	r1, r3
 80016f8:	68f8      	ldr	r0, [r7, #12]
 80016fa:	f7ff fccb 	bl	8001094 <__aeabi_fcmple>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <isClickedOnCircle+0x96>
        return TRUE; // Le clic est  l'intrieur du cercle
 8001704:	2301      	movs	r3, #1
 8001706:	e000      	b.n	800170a <isClickedOnCircle+0x98>
    } else {
        return FALSE; // Le clic n'est pas  l'intrieur du cercle
 8001708:	2300      	movs	r3, #0
    }
}
 800170a:	4618      	mov	r0, r3
 800170c:	3710      	adds	r7, #16
 800170e:	46bd      	mov	sp, r7
 8001710:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001714 <DrawMenu>:


void DrawMenu(void){
 8001714:	b590      	push	{r4, r7, lr}
 8001716:	b087      	sub	sp, #28
 8001718:	af02      	add	r7, sp, #8
	// uint16_t x1 = 70;
	// uint16_t y1 = 70;
	// uint16_t x2 = 230;
	// uint16_t y2 = 110;

	uint16_t x1 = SCREEN_WIDTH/4;
 800171a:	2350      	movs	r3, #80	; 0x50
 800171c:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = SCREEN_LENGTH/4;
 800171e:	233c      	movs	r3, #60	; 0x3c
 8001720:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = SCREEN_WIDTH - SCREEN_WIDTH/4;
 8001722:	23f0      	movs	r3, #240	; 0xf0
 8001724:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = SCREEN_LENGTH/4 + 25;
 8001726:	2355      	movs	r3, #85	; 0x55
 8001728:	813b      	strh	r3, [r7, #8]

	uint16_t delta1 = 2;
 800172a:	2302      	movs	r3, #2
 800172c:	80fb      	strh	r3, [r7, #6]
	uint16_t delta2 = y2 - y1 + 15;
 800172e:	893a      	ldrh	r2, [r7, #8]
 8001730:	89bb      	ldrh	r3, [r7, #12]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	b29b      	uxth	r3, r3
 8001736:	330f      	adds	r3, #15
 8001738:	80bb      	strh	r3, [r7, #4]

	uint16_t width = 0;
 800173a:	2300      	movs	r3, #0
 800173c:	807b      	strh	r3, [r7, #2]
    uint16_t height = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	803b      	strh	r3, [r7, #0]
    
    ILI9341_GetStringSize("Scanning & Display", &Font_7x10, &width, &height);
 8001742:	463b      	mov	r3, r7
 8001744:	1cba      	adds	r2, r7, #2
 8001746:	493c      	ldr	r1, [pc, #240]	; (8001838 <DrawMenu+0x124>)
 8001748:	483c      	ldr	r0, [pc, #240]	; (800183c <DrawMenu+0x128>)
 800174a:	f003 fedf 	bl	800550c <ILI9341_GetStringSize>

	ILI9341_INT_Fill(x1, y1, x2, y2, ILI9341_COLOR_BLUE);
 800174e:	89f8      	ldrh	r0, [r7, #14]
 8001750:	89b9      	ldrh	r1, [r7, #12]
 8001752:	897a      	ldrh	r2, [r7, #10]
 8001754:	893b      	ldrh	r3, [r7, #8]
 8001756:	241f      	movs	r4, #31
 8001758:	9400      	str	r4, [sp, #0]
 800175a:	f003 fdc3 	bl	80052e4 <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1, x2 - delta1, y2 - delta1, ILI9341_COLOR_GREEN);
 800175e:	89fa      	ldrh	r2, [r7, #14]
 8001760:	88fb      	ldrh	r3, [r7, #6]
 8001762:	18d0      	adds	r0, r2, r3
 8001764:	89ba      	ldrh	r2, [r7, #12]
 8001766:	88fb      	ldrh	r3, [r7, #6]
 8001768:	18d1      	adds	r1, r2, r3
 800176a:	897a      	ldrh	r2, [r7, #10]
 800176c:	88fb      	ldrh	r3, [r7, #6]
 800176e:	1ad4      	subs	r4, r2, r3
 8001770:	893a      	ldrh	r2, [r7, #8]
 8001772:	88fb      	ldrh	r3, [r7, #6]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800177a:	9200      	str	r2, [sp, #0]
 800177c:	4622      	mov	r2, r4
 800177e:	f003 fdb1 	bl	80052e4 <ILI9341_INT_Fill>
	ILI9341_Puts(x1 + delta1 * 4, y1 + delta1 * 4, "Scanning & Display", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_GREEN);
 8001782:	88fb      	ldrh	r3, [r7, #6]
 8001784:	009b      	lsls	r3, r3, #2
 8001786:	b29a      	uxth	r2, r3
 8001788:	89fb      	ldrh	r3, [r7, #14]
 800178a:	4413      	add	r3, r2
 800178c:	b298      	uxth	r0, r3
 800178e:	88fb      	ldrh	r3, [r7, #6]
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	b29a      	uxth	r2, r3
 8001794:	89bb      	ldrh	r3, [r7, #12]
 8001796:	4413      	add	r3, r2
 8001798:	b299      	uxth	r1, r3
 800179a:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800179e:	9301      	str	r3, [sp, #4]
 80017a0:	2300      	movs	r3, #0
 80017a2:	9300      	str	r3, [sp, #0]
 80017a4:	4b24      	ldr	r3, [pc, #144]	; (8001838 <DrawMenu+0x124>)
 80017a6:	4a25      	ldr	r2, [pc, #148]	; (800183c <DrawMenu+0x128>)
 80017a8:	f003 fe3c 	bl	8005424 <ILI9341_Puts>


	ILI9341_GetStringSize("CHOIX 2", &Font_7x10, &width, &height);
 80017ac:	463b      	mov	r3, r7
 80017ae:	1cba      	adds	r2, r7, #2
 80017b0:	4921      	ldr	r1, [pc, #132]	; (8001838 <DrawMenu+0x124>)
 80017b2:	4823      	ldr	r0, [pc, #140]	; (8001840 <DrawMenu+0x12c>)
 80017b4:	f003 feaa 	bl	800550c <ILI9341_GetStringSize>

	ILI9341_INT_Fill(x1, y1 + delta2, x2, y2 + delta2, ILI9341_COLOR_BLUE);
 80017b8:	89f8      	ldrh	r0, [r7, #14]
 80017ba:	89ba      	ldrh	r2, [r7, #12]
 80017bc:	88bb      	ldrh	r3, [r7, #4]
 80017be:	18d1      	adds	r1, r2, r3
 80017c0:	897c      	ldrh	r4, [r7, #10]
 80017c2:	893a      	ldrh	r2, [r7, #8]
 80017c4:	88bb      	ldrh	r3, [r7, #4]
 80017c6:	4413      	add	r3, r2
 80017c8:	221f      	movs	r2, #31
 80017ca:	9200      	str	r2, [sp, #0]
 80017cc:	4622      	mov	r2, r4
 80017ce:	f003 fd89 	bl	80052e4 <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1 + delta2, x2 - delta1, y2 - delta1 + delta2, ILI9341_COLOR_GREEN);
 80017d2:	89fa      	ldrh	r2, [r7, #14]
 80017d4:	88fb      	ldrh	r3, [r7, #6]
 80017d6:	18d0      	adds	r0, r2, r3
 80017d8:	89ba      	ldrh	r2, [r7, #12]
 80017da:	88fb      	ldrh	r3, [r7, #6]
 80017dc:	441a      	add	r2, r3
 80017de:	88bb      	ldrh	r3, [r7, #4]
 80017e0:	18d1      	adds	r1, r2, r3
 80017e2:	897a      	ldrh	r2, [r7, #10]
 80017e4:	88fb      	ldrh	r3, [r7, #6]
 80017e6:	1ad4      	subs	r4, r2, r3
 80017e8:	893a      	ldrh	r2, [r7, #8]
 80017ea:	88fb      	ldrh	r3, [r7, #6]
 80017ec:	1ad2      	subs	r2, r2, r3
 80017ee:	88bb      	ldrh	r3, [r7, #4]
 80017f0:	4413      	add	r3, r2
 80017f2:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80017f6:	9200      	str	r2, [sp, #0]
 80017f8:	4622      	mov	r2, r4
 80017fa:	f003 fd73 	bl	80052e4 <ILI9341_INT_Fill>
	ILI9341_Puts(x1 + delta1 * 4, y1 + delta1 * 4 + delta2, "CHOIX 2", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_GREEN);
 80017fe:	88fb      	ldrh	r3, [r7, #6]
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	b29a      	uxth	r2, r3
 8001804:	89fb      	ldrh	r3, [r7, #14]
 8001806:	4413      	add	r3, r2
 8001808:	b298      	uxth	r0, r3
 800180a:	88fb      	ldrh	r3, [r7, #6]
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	b29a      	uxth	r2, r3
 8001810:	89bb      	ldrh	r3, [r7, #12]
 8001812:	4413      	add	r3, r2
 8001814:	b29a      	uxth	r2, r3
 8001816:	88bb      	ldrh	r3, [r7, #4]
 8001818:	4413      	add	r3, r2
 800181a:	b299      	uxth	r1, r3
 800181c:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001820:	9301      	str	r3, [sp, #4]
 8001822:	2300      	movs	r3, #0
 8001824:	9300      	str	r3, [sp, #0]
 8001826:	4b04      	ldr	r3, [pc, #16]	; (8001838 <DrawMenu+0x124>)
 8001828:	4a05      	ldr	r2, [pc, #20]	; (8001840 <DrawMenu+0x12c>)
 800182a:	f003 fdfb 	bl	8005424 <ILI9341_Puts>
}
 800182e:	bf00      	nop
 8001830:	3714      	adds	r7, #20
 8001832:	46bd      	mov	sp, r7
 8001834:	bd90      	pop	{r4, r7, pc}
 8001836:	bf00      	nop
 8001838:	20000048 	.word	0x20000048
 800183c:	08010fa8 	.word	0x08010fa8
 8001840:	08010fbc 	.word	0x08010fbc

08001844 <HideMenu>:


void HideMenu(void){
 8001844:	b590      	push	{r4, r7, lr}
 8001846:	b087      	sub	sp, #28
 8001848:	af02      	add	r7, sp, #8
	// uint16_t x1 = 70;
	// uint16_t y1 = 70;
	// uint16_t x2 = 230;
	// uint16_t y2 = 110;

	uint16_t x1 = SCREEN_WIDTH/4;
 800184a:	2350      	movs	r3, #80	; 0x50
 800184c:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = SCREEN_LENGTH/4;
 800184e:	233c      	movs	r3, #60	; 0x3c
 8001850:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = SCREEN_WIDTH - SCREEN_WIDTH/4;
 8001852:	23f0      	movs	r3, #240	; 0xf0
 8001854:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = SCREEN_LENGTH/4 + 25;
 8001856:	2355      	movs	r3, #85	; 0x55
 8001858:	813b      	strh	r3, [r7, #8]

	uint16_t delta1 = 2;
 800185a:	2302      	movs	r3, #2
 800185c:	80fb      	strh	r3, [r7, #6]
	uint16_t delta2 = y2 - y1 + 15;
 800185e:	893a      	ldrh	r2, [r7, #8]
 8001860:	89bb      	ldrh	r3, [r7, #12]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	b29b      	uxth	r3, r3
 8001866:	330f      	adds	r3, #15
 8001868:	80bb      	strh	r3, [r7, #4]

	ILI9341_INT_Fill(x1, y1, x2, y2, ILI9341_COLOR_WHITE);
 800186a:	89f8      	ldrh	r0, [r7, #14]
 800186c:	89b9      	ldrh	r1, [r7, #12]
 800186e:	897a      	ldrh	r2, [r7, #10]
 8001870:	893b      	ldrh	r3, [r7, #8]
 8001872:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001876:	9400      	str	r4, [sp, #0]
 8001878:	f003 fd34 	bl	80052e4 <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1, x2 - delta1, y2 - delta1, ILI9341_COLOR_WHITE);
 800187c:	89fa      	ldrh	r2, [r7, #14]
 800187e:	88fb      	ldrh	r3, [r7, #6]
 8001880:	18d0      	adds	r0, r2, r3
 8001882:	89ba      	ldrh	r2, [r7, #12]
 8001884:	88fb      	ldrh	r3, [r7, #6]
 8001886:	18d1      	adds	r1, r2, r3
 8001888:	897a      	ldrh	r2, [r7, #10]
 800188a:	88fb      	ldrh	r3, [r7, #6]
 800188c:	1ad4      	subs	r4, r2, r3
 800188e:	893a      	ldrh	r2, [r7, #8]
 8001890:	88fb      	ldrh	r3, [r7, #6]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001898:	9200      	str	r2, [sp, #0]
 800189a:	4622      	mov	r2, r4
 800189c:	f003 fd22 	bl	80052e4 <ILI9341_INT_Fill>

	ILI9341_INT_Fill(x1, y1 + delta2, x2, y2 + delta2, ILI9341_COLOR_WHITE);
 80018a0:	89f8      	ldrh	r0, [r7, #14]
 80018a2:	89ba      	ldrh	r2, [r7, #12]
 80018a4:	88bb      	ldrh	r3, [r7, #4]
 80018a6:	18d1      	adds	r1, r2, r3
 80018a8:	897c      	ldrh	r4, [r7, #10]
 80018aa:	893a      	ldrh	r2, [r7, #8]
 80018ac:	88bb      	ldrh	r3, [r7, #4]
 80018ae:	4413      	add	r3, r2
 80018b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018b4:	9200      	str	r2, [sp, #0]
 80018b6:	4622      	mov	r2, r4
 80018b8:	f003 fd14 	bl	80052e4 <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1 + delta2, x2 - delta1, y2 - delta1 + delta2, ILI9341_COLOR_WHITE);
 80018bc:	89fa      	ldrh	r2, [r7, #14]
 80018be:	88fb      	ldrh	r3, [r7, #6]
 80018c0:	18d0      	adds	r0, r2, r3
 80018c2:	89ba      	ldrh	r2, [r7, #12]
 80018c4:	88fb      	ldrh	r3, [r7, #6]
 80018c6:	441a      	add	r2, r3
 80018c8:	88bb      	ldrh	r3, [r7, #4]
 80018ca:	18d1      	adds	r1, r2, r3
 80018cc:	897a      	ldrh	r2, [r7, #10]
 80018ce:	88fb      	ldrh	r3, [r7, #6]
 80018d0:	1ad4      	subs	r4, r2, r3
 80018d2:	893a      	ldrh	r2, [r7, #8]
 80018d4:	88fb      	ldrh	r3, [r7, #6]
 80018d6:	1ad2      	subs	r2, r2, r3
 80018d8:	88bb      	ldrh	r3, [r7, #4]
 80018da:	4413      	add	r3, r2
 80018dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018e0:	9200      	str	r2, [sp, #0]
 80018e2:	4622      	mov	r2, r4
 80018e4:	f003 fcfe 	bl	80052e4 <ILI9341_INT_Fill>
}
 80018e8:	bf00      	nop
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd90      	pop	{r4, r7, pc}

080018f0 <scanning_enable>:



bool_e scanning_enable(void) {
 80018f0:	b590      	push	{r4, r7, lr}
 80018f2:	b087      	sub	sp, #28
 80018f4:	af02      	add	r7, sp, #8
	static uint16_t static_x,static_y;
	uint16_t x, y;

	uint16_t x1 = SCREEN_WIDTH/4;
 80018f6:	2350      	movs	r3, #80	; 0x50
 80018f8:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = SCREEN_LENGTH/4;
 80018fa:	233c      	movs	r3, #60	; 0x3c
 80018fc:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = SCREEN_WIDTH - SCREEN_WIDTH/4;
 80018fe:	23f0      	movs	r3, #240	; 0xf0
 8001900:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = SCREEN_LENGTH/4 + 25;
 8001902:	2355      	movs	r3, #85	; 0x55
 8001904:	813b      	strh	r3, [r7, #8]

	uint16_t delta1 = 2;
 8001906:	2302      	movs	r3, #2
 8001908:	80fb      	strh	r3, [r7, #6]
	uint16_t delta2 = y2 - y1 + 15;
 800190a:	893a      	ldrh	r2, [r7, #8]
 800190c:	89bb      	ldrh	r3, [r7, #12]
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	b29b      	uxth	r3, r3
 8001912:	330f      	adds	r3, #15
 8001914:	80bb      	strh	r3, [r7, #4]

	if(XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 8001916:	4639      	mov	r1, r7
 8001918:	1cbb      	adds	r3, r7, #2
 800191a:	2201      	movs	r2, #1
 800191c:	4618      	mov	r0, r3
 800191e:	f004 f9cb 	bl	8005cb8 <XPT2046_getMedianCoordinates>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d019      	beq.n	800195c <scanning_enable+0x6c>
	{
		//ILI9341_DrawCircle(static_x, static_y, 15,ILI9341_COLOR_WHITE);
		//ILI9341_DrawCircle(x, y, 15, ILI9341_COLOR_BLUE);

		static_x = x;
 8001928:	887a      	ldrh	r2, [r7, #2]
 800192a:	4b0f      	ldr	r3, [pc, #60]	; (8001968 <scanning_enable+0x78>)
 800192c:	801a      	strh	r2, [r3, #0]
		static_y = y;
 800192e:	883a      	ldrh	r2, [r7, #0]
 8001930:	4b0e      	ldr	r3, [pc, #56]	; (800196c <scanning_enable+0x7c>)
 8001932:	801a      	strh	r2, [r3, #0]

		if(isClickedOnRectangle(static_x, static_y, x1, y1, x2, y2)) {	
 8001934:	4b0c      	ldr	r3, [pc, #48]	; (8001968 <scanning_enable+0x78>)
 8001936:	8818      	ldrh	r0, [r3, #0]
 8001938:	4b0c      	ldr	r3, [pc, #48]	; (800196c <scanning_enable+0x7c>)
 800193a:	8819      	ldrh	r1, [r3, #0]
 800193c:	89bc      	ldrh	r4, [r7, #12]
 800193e:	89fa      	ldrh	r2, [r7, #14]
 8001940:	893b      	ldrh	r3, [r7, #8]
 8001942:	9301      	str	r3, [sp, #4]
 8001944:	897b      	ldrh	r3, [r7, #10]
 8001946:	9300      	str	r3, [sp, #0]
 8001948:	4623      	mov	r3, r4
 800194a:	f7ff fe6b 	bl	8001624 <isClickedOnRectangle>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <scanning_enable+0x68>
			return TRUE;
 8001954:	2301      	movs	r3, #1
 8001956:	e002      	b.n	800195e <scanning_enable+0x6e>
		}
		else{
			return FALSE;
 8001958:	2300      	movs	r3, #0
 800195a:	e000      	b.n	800195e <scanning_enable+0x6e>
		}
	}
	else{
		return FALSE;
 800195c:	2300      	movs	r3, #0
	}
}
 800195e:	4618      	mov	r0, r3
 8001960:	3714      	adds	r7, #20
 8001962:	46bd      	mov	sp, r7
 8001964:	bd90      	pop	{r4, r7, pc}
 8001966:	bf00      	nop
 8001968:	20000a48 	.word	0x20000a48
 800196c:	20000a4a 	.word	0x20000a4a

08001970 <print_screen_current_state_init>:




void print_screen_current_state_init(uint16_t x_pos, uint16_t y_pos) {
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af02      	add	r7, sp, #8
 8001976:	4603      	mov	r3, r0
 8001978:	460a      	mov	r2, r1
 800197a:	80fb      	strh	r3, [r7, #6]
 800197c:	4613      	mov	r3, r2
 800197e:	80bb      	strh	r3, [r7, #4]
	ILI9341_Puts(x_pos, 								y_pos, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001980:	88b9      	ldrh	r1, [r7, #4]
 8001982:	88f8      	ldrh	r0, [r7, #6]
 8001984:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001988:	9301      	str	r3, [sp, #4]
 800198a:	2300      	movs	r3, #0
 800198c:	9300      	str	r3, [sp, #0]
 800198e:	4b0b      	ldr	r3, [pc, #44]	; (80019bc <print_screen_current_state_init+0x4c>)
 8001990:	4a0b      	ldr	r2, [pc, #44]	; (80019c0 <print_screen_current_state_init+0x50>)
 8001992:	f003 fd47 	bl	8005424 <ILI9341_Puts>
	ILI9341_Puts(x_pos + TEXT_LENGTH_CURRENT_STATE_7_10, y_pos, "Init", &Font_7x10, ILI9341_COLOR_RED, ILI9341_COLOR_WHITE);
 8001996:	88fb      	ldrh	r3, [r7, #6]
 8001998:	3370      	adds	r3, #112	; 0x70
 800199a:	b298      	uxth	r0, r3
 800199c:	88b9      	ldrh	r1, [r7, #4]
 800199e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019a2:	9301      	str	r3, [sp, #4]
 80019a4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80019a8:	9300      	str	r3, [sp, #0]
 80019aa:	4b04      	ldr	r3, [pc, #16]	; (80019bc <print_screen_current_state_init+0x4c>)
 80019ac:	4a05      	ldr	r2, [pc, #20]	; (80019c4 <print_screen_current_state_init+0x54>)
 80019ae:	f003 fd39 	bl	8005424 <ILI9341_Puts>
}
 80019b2:	bf00      	nop
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	20000048 	.word	0x20000048
 80019c0:	08010fc4 	.word	0x08010fc4
 80019c4:	08010fd8 	.word	0x08010fd8

080019c8 <DrawSonar>:
}




void DrawSonar(int16_t centerX, int16_t centerY, int16_t radius, uint16_t color) {
 80019c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80019cc:	b08c      	sub	sp, #48	; 0x30
 80019ce:	af02      	add	r7, sp, #8
 80019d0:	4604      	mov	r4, r0
 80019d2:	4608      	mov	r0, r1
 80019d4:	4611      	mov	r1, r2
 80019d6:	461a      	mov	r2, r3
 80019d8:	4623      	mov	r3, r4
 80019da:	80fb      	strh	r3, [r7, #6]
 80019dc:	4603      	mov	r3, r0
 80019de:	80bb      	strh	r3, [r7, #4]
 80019e0:	460b      	mov	r3, r1
 80019e2:	807b      	strh	r3, [r7, #2]
 80019e4:	4613      	mov	r3, r2
 80019e6:	803b      	strh	r3, [r7, #0]
    // Dessiner le demi-cercle
    for (int i = 0; i <= 180; i++) {
 80019e8:	2300      	movs	r3, #0
 80019ea:	627b      	str	r3, [r7, #36]	; 0x24
 80019ec:	e088      	b.n	8001b00 <DrawSonar+0x138>
        int x = centerX - round(radius * cos(M_PI * i / 180));
 80019ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7fe fd06 	bl	8000404 <__aeabi_i2d>
 80019f8:	4604      	mov	r4, r0
 80019fa:	460d      	mov	r5, r1
 80019fc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7fe fcff 	bl	8000404 <__aeabi_i2d>
 8001a06:	4680      	mov	r8, r0
 8001a08:	4689      	mov	r9, r1
 8001a0a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001a0c:	f7fe fcfa 	bl	8000404 <__aeabi_i2d>
 8001a10:	a3a3      	add	r3, pc, #652	; (adr r3, 8001ca0 <DrawSonar+0x2d8>)
 8001a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a16:	f7fe fd5f 	bl	80004d8 <__aeabi_dmul>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	4610      	mov	r0, r2
 8001a20:	4619      	mov	r1, r3
 8001a22:	f04f 0200 	mov.w	r2, #0
 8001a26:	4ba0      	ldr	r3, [pc, #640]	; (8001ca8 <DrawSonar+0x2e0>)
 8001a28:	f7fe fe80 	bl	800072c <__aeabi_ddiv>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	460b      	mov	r3, r1
 8001a30:	4610      	mov	r0, r2
 8001a32:	4619      	mov	r1, r3
 8001a34:	f00d faf0 	bl	800f018 <cos>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	4640      	mov	r0, r8
 8001a3e:	4649      	mov	r1, r9
 8001a40:	f7fe fd4a 	bl	80004d8 <__aeabi_dmul>
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	4610      	mov	r0, r2
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	f00d fb26 	bl	800f09c <round>
 8001a50:	4602      	mov	r2, r0
 8001a52:	460b      	mov	r3, r1
 8001a54:	4620      	mov	r0, r4
 8001a56:	4629      	mov	r1, r5
 8001a58:	f7fe fb86 	bl	8000168 <__aeabi_dsub>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	460b      	mov	r3, r1
 8001a60:	4610      	mov	r0, r2
 8001a62:	4619      	mov	r1, r3
 8001a64:	f7fe ffe8 	bl	8000a38 <__aeabi_d2iz>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	617b      	str	r3, [r7, #20]
        int y = centerY - round(radius * sin(M_PI * i / 180));
 8001a6c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7fe fcc7 	bl	8000404 <__aeabi_i2d>
 8001a76:	4604      	mov	r4, r0
 8001a78:	460d      	mov	r5, r1
 8001a7a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7fe fcc0 	bl	8000404 <__aeabi_i2d>
 8001a84:	4680      	mov	r8, r0
 8001a86:	4689      	mov	r9, r1
 8001a88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001a8a:	f7fe fcbb 	bl	8000404 <__aeabi_i2d>
 8001a8e:	a384      	add	r3, pc, #528	; (adr r3, 8001ca0 <DrawSonar+0x2d8>)
 8001a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a94:	f7fe fd20 	bl	80004d8 <__aeabi_dmul>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	4610      	mov	r0, r2
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	f04f 0200 	mov.w	r2, #0
 8001aa4:	4b80      	ldr	r3, [pc, #512]	; (8001ca8 <DrawSonar+0x2e0>)
 8001aa6:	f7fe fe41 	bl	800072c <__aeabi_ddiv>
 8001aaa:	4602      	mov	r2, r0
 8001aac:	460b      	mov	r3, r1
 8001aae:	4610      	mov	r0, r2
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	f00d fb3b 	bl	800f12c <sin>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	460b      	mov	r3, r1
 8001aba:	4640      	mov	r0, r8
 8001abc:	4649      	mov	r1, r9
 8001abe:	f7fe fd0b 	bl	80004d8 <__aeabi_dmul>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	460b      	mov	r3, r1
 8001ac6:	4610      	mov	r0, r2
 8001ac8:	4619      	mov	r1, r3
 8001aca:	f00d fae7 	bl	800f09c <round>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	4620      	mov	r0, r4
 8001ad4:	4629      	mov	r1, r5
 8001ad6:	f7fe fb47 	bl	8000168 <__aeabi_dsub>
 8001ada:	4602      	mov	r2, r0
 8001adc:	460b      	mov	r3, r1
 8001ade:	4610      	mov	r0, r2
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	f7fe ffa9 	bl	8000a38 <__aeabi_d2iz>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	613b      	str	r3, [r7, #16]
        ILI9341_DrawPixel(x, y, color);
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	b291      	uxth	r1, r2
 8001af2:	883a      	ldrh	r2, [r7, #0]
 8001af4:	4618      	mov	r0, r3
 8001af6:	f003 fb71 	bl	80051dc <ILI9341_DrawPixel>
    for (int i = 0; i <= 180; i++) {
 8001afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afc:	3301      	adds	r3, #1
 8001afe:	627b      	str	r3, [r7, #36]	; 0x24
 8001b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b02:	2bb4      	cmp	r3, #180	; 0xb4
 8001b04:	f77f af73 	ble.w	80019ee <DrawSonar+0x26>
    }

    // Dessiner les lignes et afficher les angles
    for (int i = 0; i <= 180; i += 15) {
 8001b08:	2300      	movs	r3, #0
 8001b0a:	623b      	str	r3, [r7, #32]
 8001b0c:	e0bc      	b.n	8001c88 <DrawSonar+0x2c0>
        int x_end = centerX - round(radius * cos(M_PI * i / 180));
 8001b0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7fe fc76 	bl	8000404 <__aeabi_i2d>
 8001b18:	4604      	mov	r4, r0
 8001b1a:	460d      	mov	r5, r1
 8001b1c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7fe fc6f 	bl	8000404 <__aeabi_i2d>
 8001b26:	4680      	mov	r8, r0
 8001b28:	4689      	mov	r9, r1
 8001b2a:	6a38      	ldr	r0, [r7, #32]
 8001b2c:	f7fe fc6a 	bl	8000404 <__aeabi_i2d>
 8001b30:	a35b      	add	r3, pc, #364	; (adr r3, 8001ca0 <DrawSonar+0x2d8>)
 8001b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b36:	f7fe fccf 	bl	80004d8 <__aeabi_dmul>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	4610      	mov	r0, r2
 8001b40:	4619      	mov	r1, r3
 8001b42:	f04f 0200 	mov.w	r2, #0
 8001b46:	4b58      	ldr	r3, [pc, #352]	; (8001ca8 <DrawSonar+0x2e0>)
 8001b48:	f7fe fdf0 	bl	800072c <__aeabi_ddiv>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	460b      	mov	r3, r1
 8001b50:	4610      	mov	r0, r2
 8001b52:	4619      	mov	r1, r3
 8001b54:	f00d fa60 	bl	800f018 <cos>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	4640      	mov	r0, r8
 8001b5e:	4649      	mov	r1, r9
 8001b60:	f7fe fcba 	bl	80004d8 <__aeabi_dmul>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	4610      	mov	r0, r2
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	f00d fa96 	bl	800f09c <round>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4620      	mov	r0, r4
 8001b76:	4629      	mov	r1, r5
 8001b78:	f7fe faf6 	bl	8000168 <__aeabi_dsub>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	4610      	mov	r0, r2
 8001b82:	4619      	mov	r1, r3
 8001b84:	f7fe ff58 	bl	8000a38 <__aeabi_d2iz>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	61fb      	str	r3, [r7, #28]
        int y_end = centerY - round(radius * sin(M_PI * i / 180));
 8001b8c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7fe fc37 	bl	8000404 <__aeabi_i2d>
 8001b96:	4604      	mov	r4, r0
 8001b98:	460d      	mov	r5, r1
 8001b9a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7fe fc30 	bl	8000404 <__aeabi_i2d>
 8001ba4:	4680      	mov	r8, r0
 8001ba6:	4689      	mov	r9, r1
 8001ba8:	6a38      	ldr	r0, [r7, #32]
 8001baa:	f7fe fc2b 	bl	8000404 <__aeabi_i2d>
 8001bae:	a33c      	add	r3, pc, #240	; (adr r3, 8001ca0 <DrawSonar+0x2d8>)
 8001bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bb4:	f7fe fc90 	bl	80004d8 <__aeabi_dmul>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	460b      	mov	r3, r1
 8001bbc:	4610      	mov	r0, r2
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	f04f 0200 	mov.w	r2, #0
 8001bc4:	4b38      	ldr	r3, [pc, #224]	; (8001ca8 <DrawSonar+0x2e0>)
 8001bc6:	f7fe fdb1 	bl	800072c <__aeabi_ddiv>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	460b      	mov	r3, r1
 8001bce:	4610      	mov	r0, r2
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f00d faab 	bl	800f12c <sin>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	460b      	mov	r3, r1
 8001bda:	4640      	mov	r0, r8
 8001bdc:	4649      	mov	r1, r9
 8001bde:	f7fe fc7b 	bl	80004d8 <__aeabi_dmul>
 8001be2:	4602      	mov	r2, r0
 8001be4:	460b      	mov	r3, r1
 8001be6:	4610      	mov	r0, r2
 8001be8:	4619      	mov	r1, r3
 8001bea:	f00d fa57 	bl	800f09c <round>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	4620      	mov	r0, r4
 8001bf4:	4629      	mov	r1, r5
 8001bf6:	f7fe fab7 	bl	8000168 <__aeabi_dsub>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	4610      	mov	r0, r2
 8001c00:	4619      	mov	r1, r3
 8001c02:	f7fe ff19 	bl	8000a38 <__aeabi_d2iz>
 8001c06:	4603      	mov	r3, r0
 8001c08:	61bb      	str	r3, [r7, #24]
        ILI9341_DrawLine(centerX, centerY, x_end, y_end, color);
 8001c0a:	88f8      	ldrh	r0, [r7, #6]
 8001c0c:	88b9      	ldrh	r1, [r7, #4]
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	b29a      	uxth	r2, r3
 8001c12:	69bb      	ldr	r3, [r7, #24]
 8001c14:	b29c      	uxth	r4, r3
 8001c16:	883b      	ldrh	r3, [r7, #0]
 8001c18:	9300      	str	r3, [sp, #0]
 8001c1a:	4623      	mov	r3, r4
 8001c1c:	f003 fd4a 	bl	80056b4 <ILI9341_DrawLine>
        char angle[4];
        sprintf(angle, "%d", i);
 8001c20:	f107 030c 	add.w	r3, r7, #12
 8001c24:	6a3a      	ldr	r2, [r7, #32]
 8001c26:	4921      	ldr	r1, [pc, #132]	; (8001cac <DrawSonar+0x2e4>)
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f007 fc1d 	bl	8009468 <sprintf>
        ILI9341_Puts(x_end, y_end, angle, &Font_11x18, color, ILI9341_COLOR_WHITE);
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	b298      	uxth	r0, r3
 8001c32:	69bb      	ldr	r3, [r7, #24]
 8001c34:	b299      	uxth	r1, r3
 8001c36:	f107 020c 	add.w	r2, r7, #12
 8001c3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c3e:	9301      	str	r3, [sp, #4]
 8001c40:	883b      	ldrh	r3, [r7, #0]
 8001c42:	9300      	str	r3, [sp, #0]
 8001c44:	4b1a      	ldr	r3, [pc, #104]	; (8001cb0 <DrawSonar+0x2e8>)
 8001c46:	f003 fbed 	bl	8005424 <ILI9341_Puts>

        pointsAngle[i / 15][0] = x_end;
 8001c4a:	6a3b      	ldr	r3, [r7, #32]
 8001c4c:	4a19      	ldr	r2, [pc, #100]	; (8001cb4 <DrawSonar+0x2ec>)
 8001c4e:	fb82 1203 	smull	r1, r2, r2, r3
 8001c52:	441a      	add	r2, r3
 8001c54:	10d2      	asrs	r2, r2, #3
 8001c56:	17db      	asrs	r3, r3, #31
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	69fa      	ldr	r2, [r7, #28]
 8001c5c:	b211      	sxth	r1, r2
 8001c5e:	4a16      	ldr	r2, [pc, #88]	; (8001cb8 <DrawSonar+0x2f0>)
 8001c60:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
        pointsAngle[i / 15][1] = y_end;
 8001c64:	6a3b      	ldr	r3, [r7, #32]
 8001c66:	4a13      	ldr	r2, [pc, #76]	; (8001cb4 <DrawSonar+0x2ec>)
 8001c68:	fb82 1203 	smull	r1, r2, r2, r3
 8001c6c:	441a      	add	r2, r3
 8001c6e:	10d2      	asrs	r2, r2, #3
 8001c70:	17db      	asrs	r3, r3, #31
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	69ba      	ldr	r2, [r7, #24]
 8001c76:	b211      	sxth	r1, r2
 8001c78:	4a0f      	ldr	r2, [pc, #60]	; (8001cb8 <DrawSonar+0x2f0>)
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	4413      	add	r3, r2
 8001c7e:	460a      	mov	r2, r1
 8001c80:	805a      	strh	r2, [r3, #2]
    for (int i = 0; i <= 180; i += 15) {
 8001c82:	6a3b      	ldr	r3, [r7, #32]
 8001c84:	330f      	adds	r3, #15
 8001c86:	623b      	str	r3, [r7, #32]
 8001c88:	6a3b      	ldr	r3, [r7, #32]
 8001c8a:	2bb4      	cmp	r3, #180	; 0xb4
 8001c8c:	f77f af3f 	ble.w	8001b0e <DrawSonar+0x146>
    }
}
 8001c90:	bf00      	nop
 8001c92:	bf00      	nop
 8001c94:	3728      	adds	r7, #40	; 0x28
 8001c96:	46bd      	mov	sp, r7
 8001c98:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001c9c:	f3af 8000 	nop.w
 8001ca0:	54442d18 	.word	0x54442d18
 8001ca4:	400921fb 	.word	0x400921fb
 8001ca8:	40668000 	.word	0x40668000
 8001cac:	08010fe0 	.word	0x08010fe0
 8001cb0:	20000054 	.word	0x20000054
 8001cb4:	88888889 	.word	0x88888889
 8001cb8:	200010dc 	.word	0x200010dc

08001cbc <process_ms>:
static void state_machine(void);


static volatile uint32_t t = 0;
void process_ms(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
	if(t)
 8001cc0:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <process_ms+0x20>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d004      	beq.n	8001cd2 <process_ms+0x16>
		t--;
 8001cc8:	4b04      	ldr	r3, [pc, #16]	; (8001cdc <process_ms+0x20>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	3b01      	subs	r3, #1
 8001cce:	4a03      	ldr	r2, [pc, #12]	; (8001cdc <process_ms+0x20>)
 8001cd0:	6013      	str	r3, [r2, #0]

}
 8001cd2:	bf00      	nop
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bc80      	pop	{r7}
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	20000a50 	.word	0x20000a50

08001ce0 <main>:
static uint16_t y = 30 + TEXT_HEIGHT_7_10;			//static uint16_t y = closeButton.centerY + TEXT_HEIGHT_7_10;
static uint16_t y2 = 30 + TEXT_HEIGHT_7_10 * 2;
static uint16_t y4 = 30 + TEXT_HEIGHT_7_10 * 4;

int main(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premi re  tape de la fonction main().
	HAL_Init();
 8001ce6:	f004 f987 	bl	8005ff8 <HAL_Init>

	//Initialisation de l'UART2   la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
	//Attention, les pins PA2 et PA3 ne sont pas reli es jusqu'au connecteur de la Nucleo.
	//Ces broches sont redirig es vers la sonde de d bogage, la liaison UART  tant ensuite encapsul e sur l'USB vers le PC de d veloppement.
	UART_init(UART2_ID,115200);
 8001cea:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8001cee:	2001      	movs	r0, #1
 8001cf0:	f002 fb28 	bl	8004344 <UART_init>

	//"Indique que les printf sortent vers le p riph rique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	2101      	movs	r1, #1
 8001cf8:	2001      	movs	r0, #1
 8001cfa:	f001 fbf5 	bl	80034e8 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8001cfe:	2303      	movs	r3, #3
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	2300      	movs	r3, #0
 8001d04:	2201      	movs	r2, #1
 8001d06:	2120      	movs	r1, #32
 8001d08:	480b      	ldr	r0, [pc, #44]	; (8001d38 <main+0x58>)
 8001d0a:	f001 f8d1 	bl	8002eb0 <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8001d0e:	2303      	movs	r3, #3
 8001d10:	9300      	str	r3, [sp, #0]
 8001d12:	2301      	movs	r3, #1
 8001d14:	2200      	movs	r2, #0
 8001d16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d1a:	4808      	ldr	r0, [pc, #32]	; (8001d3c <main+0x5c>)
 8001d1c:	f001 f8c8 	bl	8002eb0 <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms   la liste des fonctions appel es automatiquement chaque ms par la routine d'interruption du p riph rique SYSTICK
	Systick_add_callback_function(&process_ms);
 8001d20:	4807      	ldr	r0, [pc, #28]	; (8001d40 <main+0x60>)
 8001d22:	f003 f86f 	bl	8004e04 <Systick_add_callback_function>


	Screen_init();
 8001d26:	f7ff fc07 	bl	8001538 <Screen_init>
	SERVO_init();
 8001d2a:	f000 fac3 	bl	80022b4 <SERVO_init>
	BUTTON_init();
 8001d2e:	f7ff fbbb 	bl	80014a8 <BUTTON_init>

		//test_scan = scanning_enable();
		//test_scan = TRUE;


		state_machine();
 8001d32:	f000 f807 	bl	8001d44 <state_machine>
 8001d36:	e7fc      	b.n	8001d32 <main+0x52>
 8001d38:	40010800 	.word	0x40010800
 8001d3c:	40011000 	.word	0x40011000
 8001d40:	08001cbd 	.word	0x08001cbd

08001d44 <state_machine>:
bool_e test_scan;


/**/
static void state_machine(void)
{
 8001d44:	b590      	push	{r4, r7, lr}
 8001d46:	b095      	sub	sp, #84	; 0x54
 8001d48:	af02      	add	r7, sp, #8


    bool_e entrance = (state!=previous_state)?TRUE:FALSE;
 8001d4a:	4b93      	ldr	r3, [pc, #588]	; (8001f98 <state_machine+0x254>)
 8001d4c:	781a      	ldrb	r2, [r3, #0]
 8001d4e:	4b93      	ldr	r3, [pc, #588]	; (8001f9c <state_machine+0x258>)
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	bf14      	ite	ne
 8001d56:	2301      	movne	r3, #1
 8001d58:	2300      	moveq	r3, #0
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	63fb      	str	r3, [r7, #60]	; 0x3c
    previous_state = state;
 8001d5e:	4b8e      	ldr	r3, [pc, #568]	; (8001f98 <state_machine+0x254>)
 8001d60:	781a      	ldrb	r2, [r3, #0]
 8001d62:	4b8e      	ldr	r3, [pc, #568]	; (8001f9c <state_machine+0x258>)
 8001d64:	701a      	strb	r2, [r3, #0]


    //bool_e button_event = BUTTON_state_machine();    // chaque passage ici, on scrute un ventuel vnement sur le bouton


    switch(state)
 8001d66:	4b8c      	ldr	r3, [pc, #560]	; (8001f98 <state_machine+0x254>)
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	2b04      	cmp	r3, #4
 8001d6c:	f200 8223 	bhi.w	80021b6 <state_machine+0x472>
 8001d70:	a201      	add	r2, pc, #4	; (adr r2, 8001d78 <state_machine+0x34>)
 8001d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d76:	bf00      	nop
 8001d78:	08001d8d 	.word	0x08001d8d
 8001d7c:	08001d9b 	.word	0x08001d9b
 8001d80:	08001e77 	.word	0x08001e77
 8001d84:	080020a3 	.word	0x080020a3
 8001d88:	0800212f 	.word	0x0800212f
            //Screen_init();
            //SERVO_init();
            //BUTTON_init();
            //UltraSound_init();//
             */
            Systick_add_callback_function(&process_ms);
 8001d8c:	4884      	ldr	r0, [pc, #528]	; (8001fa0 <state_machine+0x25c>)
 8001d8e:	f003 f839 	bl	8004e04 <Systick_add_callback_function>
            state = MENU_CHOICE;
 8001d92:	4b81      	ldr	r3, [pc, #516]	; (8001f98 <state_machine+0x254>)
 8001d94:	2201      	movs	r2, #1
 8001d96:	701a      	strb	r2, [r3, #0]
            break;
 8001d98:	e214      	b.n	80021c4 <state_machine+0x480>

        case MENU_CHOICE:
            if(entrance)
 8001d9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d054      	beq.n	8001e4a <state_machine+0x106>
            {
                //printf("[STATEMACHINE] choix menu\n");

				ILI9341_Puts(x, y4, "AAAAAAAAAAAAAAAAAAAAAAA", &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);		//Hide distance display
 8001da0:	4b80      	ldr	r3, [pc, #512]	; (8001fa4 <state_machine+0x260>)
 8001da2:	8818      	ldrh	r0, [r3, #0]
 8001da4:	4b80      	ldr	r3, [pc, #512]	; (8001fa8 <state_machine+0x264>)
 8001da6:	8819      	ldrh	r1, [r3, #0]
 8001da8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dac:	9301      	str	r3, [sp, #4]
 8001dae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	4b7d      	ldr	r3, [pc, #500]	; (8001fac <state_machine+0x268>)
 8001db6:	4a7e      	ldr	r2, [pc, #504]	; (8001fb0 <state_machine+0x26c>)
 8001db8:	f003 fb34 	bl	8005424 <ILI9341_Puts>
				ILI9341_Puts(x, y2, "AAAAAAAAAAAAAAAAAAAAAAA", &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);		//Hide position motor display
 8001dbc:	4b79      	ldr	r3, [pc, #484]	; (8001fa4 <state_machine+0x260>)
 8001dbe:	8818      	ldrh	r0, [r3, #0]
 8001dc0:	4b7c      	ldr	r3, [pc, #496]	; (8001fb4 <state_machine+0x270>)
 8001dc2:	8819      	ldrh	r1, [r3, #0]
 8001dc4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dc8:	9301      	str	r3, [sp, #4]
 8001dca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	4b76      	ldr	r3, [pc, #472]	; (8001fac <state_machine+0x268>)
 8001dd2:	4a77      	ldr	r2, [pc, #476]	; (8001fb0 <state_machine+0x26c>)
 8001dd4:	f003 fb26 	bl	8005424 <ILI9341_Puts>

				DrawMenu();
 8001dd8:	f7ff fc9c 	bl	8001714 <DrawMenu>

				ILI9341_Puts(x, closeButton.centerY, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001ddc:	4b71      	ldr	r3, [pc, #452]	; (8001fa4 <state_machine+0x260>)
 8001dde:	8818      	ldrh	r0, [r3, #0]
 8001de0:	4b75      	ldr	r3, [pc, #468]	; (8001fb8 <state_machine+0x274>)
 8001de2:	8859      	ldrh	r1, [r3, #2]
 8001de4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001de8:	9301      	str	r3, [sp, #4]
 8001dea:	2300      	movs	r3, #0
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	4b6f      	ldr	r3, [pc, #444]	; (8001fac <state_machine+0x268>)
 8001df0:	4a72      	ldr	r2, [pc, #456]	; (8001fbc <state_machine+0x278>)
 8001df2:	f003 fb17 	bl	8005424 <ILI9341_Puts>
				ILI9341_DrawFilledRectangle((uint16_t)(x + strLenghtState), closeButton.centerY, (uint16_t)(x + strLenghtState + strLenghtScanEnv), y, ILI9341_COLOR_WHITE);
 8001df6:	4b6b      	ldr	r3, [pc, #428]	; (8001fa4 <state_machine+0x260>)
 8001df8:	881a      	ldrh	r2, [r3, #0]
 8001dfa:	4b71      	ldr	r3, [pc, #452]	; (8001fc0 <state_machine+0x27c>)
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	4413      	add	r3, r2
 8001e00:	b298      	uxth	r0, r3
 8001e02:	4b6d      	ldr	r3, [pc, #436]	; (8001fb8 <state_machine+0x274>)
 8001e04:	8859      	ldrh	r1, [r3, #2]
 8001e06:	4b67      	ldr	r3, [pc, #412]	; (8001fa4 <state_machine+0x260>)
 8001e08:	881a      	ldrh	r2, [r3, #0]
 8001e0a:	4b6d      	ldr	r3, [pc, #436]	; (8001fc0 <state_machine+0x27c>)
 8001e0c:	881b      	ldrh	r3, [r3, #0]
 8001e0e:	4413      	add	r3, r2
 8001e10:	b29a      	uxth	r2, r3
 8001e12:	4b6c      	ldr	r3, [pc, #432]	; (8001fc4 <state_machine+0x280>)
 8001e14:	881b      	ldrh	r3, [r3, #0]
 8001e16:	4413      	add	r3, r2
 8001e18:	b29a      	uxth	r2, r3
 8001e1a:	4b6b      	ldr	r3, [pc, #428]	; (8001fc8 <state_machine+0x284>)
 8001e1c:	881b      	ldrh	r3, [r3, #0]
 8001e1e:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001e22:	9400      	str	r4, [sp, #0]
 8001e24:	f003 fd26 	bl	8005874 <ILI9341_DrawFilledRectangle>
				ILI9341_Puts((uint16_t)(x + strLenghtState), closeButton.centerY, "Choix menu", &Font_7x10, ILI9341_COLOR_BLUE, ILI9341_COLOR_WHITE);
 8001e28:	4b5e      	ldr	r3, [pc, #376]	; (8001fa4 <state_machine+0x260>)
 8001e2a:	881a      	ldrh	r2, [r3, #0]
 8001e2c:	4b64      	ldr	r3, [pc, #400]	; (8001fc0 <state_machine+0x27c>)
 8001e2e:	881b      	ldrh	r3, [r3, #0]
 8001e30:	4413      	add	r3, r2
 8001e32:	b298      	uxth	r0, r3
 8001e34:	4b60      	ldr	r3, [pc, #384]	; (8001fb8 <state_machine+0x274>)
 8001e36:	8859      	ldrh	r1, [r3, #2]
 8001e38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e3c:	9301      	str	r3, [sp, #4]
 8001e3e:	231f      	movs	r3, #31
 8001e40:	9300      	str	r3, [sp, #0]
 8001e42:	4b5a      	ldr	r3, [pc, #360]	; (8001fac <state_machine+0x268>)
 8001e44:	4a61      	ldr	r2, [pc, #388]	; (8001fcc <state_machine+0x288>)
 8001e46:	f003 faed 	bl	8005424 <ILI9341_Puts>

			}

            test_scan = scanning_enable();
 8001e4a:	f7ff fd51 	bl	80018f0 <scanning_enable>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	4a5f      	ldr	r2, [pc, #380]	; (8001fd0 <state_machine+0x28c>)
 8001e52:	6013      	str	r3, [r2, #0]

            if (test_scan)
 8001e54:	4b5e      	ldr	r3, [pc, #376]	; (8001fd0 <state_machine+0x28c>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	f000 81ae 	beq.w	80021ba <state_machine+0x476>
            {
                state = SCANNING_ENVIRONNEMENT;
 8001e5e:	4b4e      	ldr	r3, [pc, #312]	; (8001f98 <state_machine+0x254>)
 8001e60:	2202      	movs	r2, #2
 8001e62:	701a      	strb	r2, [r3, #0]
                HideMenu();
 8001e64:	f7ff fcee 	bl	8001844 <HideMenu>
                //DrawHalfCircle(SCREEN_CENTER_X, (uint16_t)(SCREEN_LENGTH - 25), (uint16_t)(SCREEN_CENTER_X - 50), ILI9341_COLOR_BLACK);
                DrawSonar(SCREEN_CENTER_X, (uint16_t)(SCREEN_LENGTH - 25), (uint16_t)(SCREEN_CENTER_X - 50), ILI9341_COLOR_BLACK);
 8001e68:	2300      	movs	r3, #0
 8001e6a:	226e      	movs	r2, #110	; 0x6e
 8001e6c:	21d7      	movs	r1, #215	; 0xd7
 8001e6e:	20a0      	movs	r0, #160	; 0xa0
 8001e70:	f7ff fdaa 	bl	80019c8 <DrawSonar>
            }
            break;
 8001e74:	e1a1      	b.n	80021ba <state_machine+0x476>

        case SCANNING_ENVIRONNEMENT:
            if(entrance)
 8001e76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d036      	beq.n	8001eea <state_machine+0x1a6>
            {
            	ILI9341_Puts(x, closeButton.centerY, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001e7c:	4b49      	ldr	r3, [pc, #292]	; (8001fa4 <state_machine+0x260>)
 8001e7e:	8818      	ldrh	r0, [r3, #0]
 8001e80:	4b4d      	ldr	r3, [pc, #308]	; (8001fb8 <state_machine+0x274>)
 8001e82:	8859      	ldrh	r1, [r3, #2]
 8001e84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e88:	9301      	str	r3, [sp, #4]
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	9300      	str	r3, [sp, #0]
 8001e8e:	4b47      	ldr	r3, [pc, #284]	; (8001fac <state_machine+0x268>)
 8001e90:	4a4a      	ldr	r2, [pc, #296]	; (8001fbc <state_machine+0x278>)
 8001e92:	f003 fac7 	bl	8005424 <ILI9341_Puts>
				ILI9341_DrawFilledRectangle((uint16_t)(x + strLenghtState), closeButton.centerY, (uint16_t)(x + strLenghtState + strLenghtScanEnv), y, ILI9341_COLOR_WHITE);
 8001e96:	4b43      	ldr	r3, [pc, #268]	; (8001fa4 <state_machine+0x260>)
 8001e98:	881a      	ldrh	r2, [r3, #0]
 8001e9a:	4b49      	ldr	r3, [pc, #292]	; (8001fc0 <state_machine+0x27c>)
 8001e9c:	881b      	ldrh	r3, [r3, #0]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	b298      	uxth	r0, r3
 8001ea2:	4b45      	ldr	r3, [pc, #276]	; (8001fb8 <state_machine+0x274>)
 8001ea4:	8859      	ldrh	r1, [r3, #2]
 8001ea6:	4b3f      	ldr	r3, [pc, #252]	; (8001fa4 <state_machine+0x260>)
 8001ea8:	881a      	ldrh	r2, [r3, #0]
 8001eaa:	4b45      	ldr	r3, [pc, #276]	; (8001fc0 <state_machine+0x27c>)
 8001eac:	881b      	ldrh	r3, [r3, #0]
 8001eae:	4413      	add	r3, r2
 8001eb0:	b29a      	uxth	r2, r3
 8001eb2:	4b44      	ldr	r3, [pc, #272]	; (8001fc4 <state_machine+0x280>)
 8001eb4:	881b      	ldrh	r3, [r3, #0]
 8001eb6:	4413      	add	r3, r2
 8001eb8:	b29a      	uxth	r2, r3
 8001eba:	4b43      	ldr	r3, [pc, #268]	; (8001fc8 <state_machine+0x284>)
 8001ebc:	881b      	ldrh	r3, [r3, #0]
 8001ebe:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001ec2:	9400      	str	r4, [sp, #0]
 8001ec4:	f003 fcd6 	bl	8005874 <ILI9341_DrawFilledRectangle>
				ILI9341_Puts((uint16_t)(x + strLenghtState), closeButton.centerY, "Scanne environnement", &Font_7x10, ILI9341_COLOR_BLUE, ILI9341_COLOR_WHITE);
 8001ec8:	4b36      	ldr	r3, [pc, #216]	; (8001fa4 <state_machine+0x260>)
 8001eca:	881a      	ldrh	r2, [r3, #0]
 8001ecc:	4b3c      	ldr	r3, [pc, #240]	; (8001fc0 <state_machine+0x27c>)
 8001ece:	881b      	ldrh	r3, [r3, #0]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	b298      	uxth	r0, r3
 8001ed4:	4b38      	ldr	r3, [pc, #224]	; (8001fb8 <state_machine+0x274>)
 8001ed6:	8859      	ldrh	r1, [r3, #2]
 8001ed8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001edc:	9301      	str	r3, [sp, #4]
 8001ede:	231f      	movs	r3, #31
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	4b32      	ldr	r3, [pc, #200]	; (8001fac <state_machine+0x268>)
 8001ee4:	4a3b      	ldr	r2, [pc, #236]	; (8001fd4 <state_machine+0x290>)
 8001ee6:	f003 fa9d 	bl	8005424 <ILI9341_Puts>
            }

            //printf("[STATEMACHINE] scanne l'environnement\n");


            HCSR04_state_machine();
 8001eea:	f000 fa61 	bl	80023b0 <HCSR04_state_machine>
            SERVO_rotation();
 8001eee:	f000 fa15 	bl	800231c <SERVO_rotation>

            uint32_t current_time = HAL_GetTick();		// Obtenir le temps actuel en millisecondes
 8001ef2:	f004 f8d9 	bl	80060a8 <HAL_GetTick>
 8001ef6:	63b8      	str	r0, [r7, #56]	; 0x38

			if (current_time - last_display_time >= DISPLAY_REFRESH_INTERVAL) {
 8001ef8:	4b37      	ldr	r3, [pc, #220]	; (8001fd8 <state_machine+0x294>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001efe:	1ad3      	subs	r3, r2, r3
 8001f00:	2bf9      	cmp	r3, #249	; 0xf9
 8001f02:	d940      	bls.n	8001f86 <state_machine+0x242>
				char buffer[50];
				//printf("Position : %d", getPosition());

				ILI9341_Puts(x, y4, "Position moteur : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001f04:	4b27      	ldr	r3, [pc, #156]	; (8001fa4 <state_machine+0x260>)
 8001f06:	8818      	ldrh	r0, [r3, #0]
 8001f08:	4b27      	ldr	r3, [pc, #156]	; (8001fa8 <state_machine+0x264>)
 8001f0a:	8819      	ldrh	r1, [r3, #0]
 8001f0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f10:	9301      	str	r3, [sp, #4]
 8001f12:	2300      	movs	r3, #0
 8001f14:	9300      	str	r3, [sp, #0]
 8001f16:	4b25      	ldr	r3, [pc, #148]	; (8001fac <state_machine+0x268>)
 8001f18:	4a30      	ldr	r2, [pc, #192]	; (8001fdc <state_machine+0x298>)
 8001f1a:	f003 fa83 	bl	8005424 <ILI9341_Puts>

				sprintf(buffer, "AAAAAAAAAAAAAAAAAAAAAAA");
 8001f1e:	463b      	mov	r3, r7
 8001f20:	4923      	ldr	r1, [pc, #140]	; (8001fb0 <state_machine+0x26c>)
 8001f22:	4618      	mov	r0, r3
 8001f24:	f007 faa0 	bl	8009468 <sprintf>
				ILI9341_Puts((uint16_t)(x + strLenghtPosMot), y4, buffer, &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 8001f28:	4b1e      	ldr	r3, [pc, #120]	; (8001fa4 <state_machine+0x260>)
 8001f2a:	881a      	ldrh	r2, [r3, #0]
 8001f2c:	4b2c      	ldr	r3, [pc, #176]	; (8001fe0 <state_machine+0x29c>)
 8001f2e:	881b      	ldrh	r3, [r3, #0]
 8001f30:	4413      	add	r3, r2
 8001f32:	b298      	uxth	r0, r3
 8001f34:	4b1c      	ldr	r3, [pc, #112]	; (8001fa8 <state_machine+0x264>)
 8001f36:	8819      	ldrh	r1, [r3, #0]
 8001f38:	463a      	mov	r2, r7
 8001f3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f3e:	9301      	str	r3, [sp, #4]
 8001f40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f44:	9300      	str	r3, [sp, #0]
 8001f46:	4b19      	ldr	r3, [pc, #100]	; (8001fac <state_machine+0x268>)
 8001f48:	f003 fa6c 	bl	8005424 <ILI9341_Puts>


				sprintf(buffer, "%d", getPosition());
 8001f4c:	f000 fa26 	bl	800239c <getPosition>
 8001f50:	4603      	mov	r3, r0
 8001f52:	461a      	mov	r2, r3
 8001f54:	463b      	mov	r3, r7
 8001f56:	4923      	ldr	r1, [pc, #140]	; (8001fe4 <state_machine+0x2a0>)
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f007 fa85 	bl	8009468 <sprintf>
				ILI9341_Puts((uint16_t)(x + strLenghtPosMot), y4, buffer, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001f5e:	4b11      	ldr	r3, [pc, #68]	; (8001fa4 <state_machine+0x260>)
 8001f60:	881a      	ldrh	r2, [r3, #0]
 8001f62:	4b1f      	ldr	r3, [pc, #124]	; (8001fe0 <state_machine+0x29c>)
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	4413      	add	r3, r2
 8001f68:	b298      	uxth	r0, r3
 8001f6a:	4b0f      	ldr	r3, [pc, #60]	; (8001fa8 <state_machine+0x264>)
 8001f6c:	8819      	ldrh	r1, [r3, #0]
 8001f6e:	463a      	mov	r2, r7
 8001f70:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f74:	9301      	str	r3, [sp, #4]
 8001f76:	2300      	movs	r3, #0
 8001f78:	9300      	str	r3, [sp, #0]
 8001f7a:	4b0c      	ldr	r3, [pc, #48]	; (8001fac <state_machine+0x268>)
 8001f7c:	f003 fa52 	bl	8005424 <ILI9341_Puts>

				last_display_time = current_time; // Mettre  jour le temps du dernier affichage
 8001f80:	4a15      	ldr	r2, [pc, #84]	; (8001fd8 <state_machine+0x294>)
 8001f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f84:	6013      	str	r3, [r2, #0]
			}

            //printf("print scanning environnment %u\n", DISTANCE_GLOBAL);

			static uint16_t distance;
			uint32_t sum = 0;
 8001f86:	2300      	movs	r3, #0
 8001f88:	647b      	str	r3, [r7, #68]	; 0x44
			uint8_t valid_sensor_count = 0;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

			for (uint8_t i = 0; i < 5; i++) {
 8001f90:	2300      	movs	r3, #0
 8001f92:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8001f96:	e044      	b.n	8002022 <state_machine+0x2de>
 8001f98:	20000a54 	.word	0x20000a54
 8001f9c:	20000a55 	.word	0x20000a55
 8001fa0:	08001cbd 	.word	0x08001cbd
 8001fa4:	20000016 	.word	0x20000016
 8001fa8:	2000001c 	.word	0x2000001c
 8001fac:	20000048 	.word	0x20000048
 8001fb0:	08010fe4 	.word	0x08010fe4
 8001fb4:	2000001a 	.word	0x2000001a
 8001fb8:	20000008 	.word	0x20000008
 8001fbc:	08010ffc 	.word	0x08010ffc
 8001fc0:	2000000e 	.word	0x2000000e
 8001fc4:	20000014 	.word	0x20000014
 8001fc8:	20000018 	.word	0x20000018
 8001fcc:	08011010 	.word	0x08011010
 8001fd0:	2000111c 	.word	0x2000111c
 8001fd4:	0801101c 	.word	0x0801101c
 8001fd8:	20000a4c 	.word	0x20000a4c
 8001fdc:	08011034 	.word	0x08011034
 8001fe0:	20000010 	.word	0x20000010
 8001fe4:	08011048 	.word	0x08011048
				HAL_StatusTypeDef status = HCSR04_get_value(i, &distance);
 8001fe8:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001fec:	4977      	ldr	r1, [pc, #476]	; (80021cc <state_machine+0x488>)
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f000 fcd2 	bl	8002998 <HCSR04_get_value>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
				if (status == HAL_OK) {
 8001ffa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d10a      	bne.n	8002018 <state_machine+0x2d4>
					sum += distance;
 8002002:	4b72      	ldr	r3, [pc, #456]	; (80021cc <state_machine+0x488>)
 8002004:	881b      	ldrh	r3, [r3, #0]
 8002006:	461a      	mov	r2, r3
 8002008:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800200a:	4413      	add	r3, r2
 800200c:	647b      	str	r3, [r7, #68]	; 0x44
					valid_sensor_count++;
 800200e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8002012:	3301      	adds	r3, #1
 8002014:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
			for (uint8_t i = 0; i < 5; i++) {
 8002018:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800201c:	3301      	adds	r3, #1
 800201e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8002022:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8002026:	2b04      	cmp	r3, #4
 8002028:	d9de      	bls.n	8001fe8 <state_machine+0x2a4>
				}
			}

			float average_distance;

			if (valid_sensor_count > 0) {
 800202a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800202e:	2b00      	cmp	r3, #0
 8002030:	d017      	beq.n	8002062 <state_machine+0x31e>
				average_distance = (float)sum / valid_sensor_count;
 8002032:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002034:	f7fe fe2e 	bl	8000c94 <__aeabi_ui2f>
 8002038:	4604      	mov	r4, r0
 800203a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe fe2c 	bl	8000c9c <__aeabi_i2f>
 8002044:	4603      	mov	r3, r0
 8002046:	4619      	mov	r1, r3
 8002048:	4620      	mov	r0, r4
 800204a:	f7fe ff2f 	bl	8000eac <__aeabi_fdiv>
 800204e:	4603      	mov	r3, r0
 8002050:	637b      	str	r3, [r7, #52]	; 0x34
				distance = (uint16_t) average_distance;
 8002052:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002054:	f7ff f83c 	bl	80010d0 <__aeabi_f2uiz>
 8002058:	4603      	mov	r3, r0
 800205a:	b29a      	uxth	r2, r3
 800205c:	4b5b      	ldr	r3, [pc, #364]	; (80021cc <state_machine+0x488>)
 800205e:	801a      	strh	r2, [r3, #0]
 8002060:	e002      	b.n	8002068 <state_machine+0x324>
			} else {
				distance = 0;
 8002062:	4b5a      	ldr	r3, [pc, #360]	; (80021cc <state_machine+0x488>)
 8002064:	2200      	movs	r2, #0
 8002066:	801a      	strh	r2, [r3, #0]
			}

			//###########################################################
			//############## !!!!!!!! A SUPPRIMER !!!!!!!! ##############
			//###########################################################
			distance = (uint16_t)((current_time % 4000) + 1);
 8002068:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800206a:	4b59      	ldr	r3, [pc, #356]	; (80021d0 <state_machine+0x48c>)
 800206c:	fba3 1302 	umull	r1, r3, r3, r2
 8002070:	0a1b      	lsrs	r3, r3, #8
 8002072:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8002076:	fb01 f303 	mul.w	r3, r1, r3
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	b29b      	uxth	r3, r3
 800207e:	3301      	adds	r3, #1
 8002080:	b29a      	uxth	r2, r3
 8002082:	4b52      	ldr	r3, [pc, #328]	; (80021cc <state_machine+0x488>)
 8002084:	801a      	strh	r2, [r3, #0]
			//###########################################################
			//###########################################################
			//###########################################################

            //if (DISTANCE_GLOBAL > 0)
            if (distance > 0)
 8002086:	4b51      	ldr	r3, [pc, #324]	; (80021cc <state_machine+0x488>)
 8002088:	881b      	ldrh	r3, [r3, #0]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d003      	beq.n	8002096 <state_machine+0x352>
            {
                state = SCREEN_DISPLAY;
 800208e:	4b51      	ldr	r3, [pc, #324]	; (80021d4 <state_machine+0x490>)
 8002090:	2204      	movs	r2, #4
 8002092:	701a      	strb	r2, [r3, #0]
 8002094:	e002      	b.n	800209c <state_machine+0x358>
            }
            else{
            	state = SCANNING_ENVIRONNEMENT;
 8002096:	4b4f      	ldr	r3, [pc, #316]	; (80021d4 <state_machine+0x490>)
 8002098:	2202      	movs	r2, #2
 800209a:	701a      	strb	r2, [r3, #0]
            	//state = PAUSE;
            }

            isClicked();
 800209c:	f000 f8b8 	bl	8002210 <isClicked>
            break;
 80020a0:	e090      	b.n	80021c4 <state_machine+0x480>

        case PAUSE:
			if(entrance) {
 80020a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d03a      	beq.n	800211e <state_machine+0x3da>
				t = 3000;
 80020a8:	4b4b      	ldr	r3, [pc, #300]	; (80021d8 <state_machine+0x494>)
 80020aa:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80020ae:	601a      	str	r2, [r3, #0]
				//t = 30;
				ILI9341_Puts(x, closeButton.centerY, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80020b0:	4b4a      	ldr	r3, [pc, #296]	; (80021dc <state_machine+0x498>)
 80020b2:	8818      	ldrh	r0, [r3, #0]
 80020b4:	4b4a      	ldr	r3, [pc, #296]	; (80021e0 <state_machine+0x49c>)
 80020b6:	8859      	ldrh	r1, [r3, #2]
 80020b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020bc:	9301      	str	r3, [sp, #4]
 80020be:	2300      	movs	r3, #0
 80020c0:	9300      	str	r3, [sp, #0]
 80020c2:	4b48      	ldr	r3, [pc, #288]	; (80021e4 <state_machine+0x4a0>)
 80020c4:	4a48      	ldr	r2, [pc, #288]	; (80021e8 <state_machine+0x4a4>)
 80020c6:	f003 f9ad 	bl	8005424 <ILI9341_Puts>
				ILI9341_DrawFilledRectangle((uint16_t)(x + strLenghtState), closeButton.centerY, (uint16_t)(x + strLenghtState + strLenghtScanEnv), y, ILI9341_COLOR_WHITE);
 80020ca:	4b44      	ldr	r3, [pc, #272]	; (80021dc <state_machine+0x498>)
 80020cc:	881a      	ldrh	r2, [r3, #0]
 80020ce:	4b47      	ldr	r3, [pc, #284]	; (80021ec <state_machine+0x4a8>)
 80020d0:	881b      	ldrh	r3, [r3, #0]
 80020d2:	4413      	add	r3, r2
 80020d4:	b298      	uxth	r0, r3
 80020d6:	4b42      	ldr	r3, [pc, #264]	; (80021e0 <state_machine+0x49c>)
 80020d8:	8859      	ldrh	r1, [r3, #2]
 80020da:	4b40      	ldr	r3, [pc, #256]	; (80021dc <state_machine+0x498>)
 80020dc:	881a      	ldrh	r2, [r3, #0]
 80020de:	4b43      	ldr	r3, [pc, #268]	; (80021ec <state_machine+0x4a8>)
 80020e0:	881b      	ldrh	r3, [r3, #0]
 80020e2:	4413      	add	r3, r2
 80020e4:	b29a      	uxth	r2, r3
 80020e6:	4b42      	ldr	r3, [pc, #264]	; (80021f0 <state_machine+0x4ac>)
 80020e8:	881b      	ldrh	r3, [r3, #0]
 80020ea:	4413      	add	r3, r2
 80020ec:	b29a      	uxth	r2, r3
 80020ee:	4b41      	ldr	r3, [pc, #260]	; (80021f4 <state_machine+0x4b0>)
 80020f0:	881b      	ldrh	r3, [r3, #0]
 80020f2:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80020f6:	9400      	str	r4, [sp, #0]
 80020f8:	f003 fbbc 	bl	8005874 <ILI9341_DrawFilledRectangle>
				ILI9341_Puts((uint16_t)(x + strLenghtState), closeButton.centerY, "Pause", &Font_7x10, ILI9341_COLOR_BLUE, ILI9341_COLOR_WHITE);
 80020fc:	4b37      	ldr	r3, [pc, #220]	; (80021dc <state_machine+0x498>)
 80020fe:	881a      	ldrh	r2, [r3, #0]
 8002100:	4b3a      	ldr	r3, [pc, #232]	; (80021ec <state_machine+0x4a8>)
 8002102:	881b      	ldrh	r3, [r3, #0]
 8002104:	4413      	add	r3, r2
 8002106:	b298      	uxth	r0, r3
 8002108:	4b35      	ldr	r3, [pc, #212]	; (80021e0 <state_machine+0x49c>)
 800210a:	8859      	ldrh	r1, [r3, #2]
 800210c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002110:	9301      	str	r3, [sp, #4]
 8002112:	231f      	movs	r3, #31
 8002114:	9300      	str	r3, [sp, #0]
 8002116:	4b33      	ldr	r3, [pc, #204]	; (80021e4 <state_machine+0x4a0>)
 8002118:	4a37      	ldr	r2, [pc, #220]	; (80021f8 <state_machine+0x4b4>)
 800211a:	f003 f983 	bl	8005424 <ILI9341_Puts>
			}


			if(!t) {
 800211e:	4b2e      	ldr	r3, [pc, #184]	; (80021d8 <state_machine+0x494>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d14b      	bne.n	80021be <state_machine+0x47a>
				state = SCANNING_ENVIRONNEMENT;
 8002126:	4b2b      	ldr	r3, [pc, #172]	; (80021d4 <state_machine+0x490>)
 8002128:	2202      	movs	r2, #2
 800212a:	701a      	strb	r2, [r3, #0]
			}
			break;
 800212c:	e047      	b.n	80021be <state_machine+0x47a>

        case SCREEN_DISPLAY:
            if(entrance)
 800212e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002130:	2b00      	cmp	r3, #0
 8002132:	d046      	beq.n	80021c2 <state_machine+0x47e>
            {
            	//printf("print screen display %u\n", DISTANCE_GLOBAL);

            	char buffer[50];

				ILI9341_Puts(x, y2, "Distance : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8002134:	4b29      	ldr	r3, [pc, #164]	; (80021dc <state_machine+0x498>)
 8002136:	8818      	ldrh	r0, [r3, #0]
 8002138:	4b30      	ldr	r3, [pc, #192]	; (80021fc <state_machine+0x4b8>)
 800213a:	8819      	ldrh	r1, [r3, #0]
 800213c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002140:	9301      	str	r3, [sp, #4]
 8002142:	2300      	movs	r3, #0
 8002144:	9300      	str	r3, [sp, #0]
 8002146:	4b27      	ldr	r3, [pc, #156]	; (80021e4 <state_machine+0x4a0>)
 8002148:	4a2d      	ldr	r2, [pc, #180]	; (8002200 <state_machine+0x4bc>)
 800214a:	f003 f96b 	bl	8005424 <ILI9341_Puts>

				sprintf(buffer, "AAAAAAAAAAAAAAAAAAAAAAA");
 800214e:	463b      	mov	r3, r7
 8002150:	492c      	ldr	r1, [pc, #176]	; (8002204 <state_machine+0x4c0>)
 8002152:	4618      	mov	r0, r3
 8002154:	f007 f988 	bl	8009468 <sprintf>
				ILI9341_Puts((uint16_t)(x + strLenghtDistance), y2, buffer, &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 8002158:	4b20      	ldr	r3, [pc, #128]	; (80021dc <state_machine+0x498>)
 800215a:	881a      	ldrh	r2, [r3, #0]
 800215c:	4b2a      	ldr	r3, [pc, #168]	; (8002208 <state_machine+0x4c4>)
 800215e:	881b      	ldrh	r3, [r3, #0]
 8002160:	4413      	add	r3, r2
 8002162:	b298      	uxth	r0, r3
 8002164:	4b25      	ldr	r3, [pc, #148]	; (80021fc <state_machine+0x4b8>)
 8002166:	8819      	ldrh	r1, [r3, #0]
 8002168:	463a      	mov	r2, r7
 800216a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800216e:	9301      	str	r3, [sp, #4]
 8002170:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002174:	9300      	str	r3, [sp, #0]
 8002176:	4b1b      	ldr	r3, [pc, #108]	; (80021e4 <state_machine+0x4a0>)
 8002178:	f003 f954 	bl	8005424 <ILI9341_Puts>

				//sprintf(buffer, "%d", DISTANCE_GLOBAL);
				sprintf(buffer, "%d", distance);
 800217c:	4b13      	ldr	r3, [pc, #76]	; (80021cc <state_machine+0x488>)
 800217e:	881b      	ldrh	r3, [r3, #0]
 8002180:	461a      	mov	r2, r3
 8002182:	463b      	mov	r3, r7
 8002184:	4921      	ldr	r1, [pc, #132]	; (800220c <state_machine+0x4c8>)
 8002186:	4618      	mov	r0, r3
 8002188:	f007 f96e 	bl	8009468 <sprintf>
				ILI9341_Puts((uint16_t)(x + strLenghtDistance), y2, buffer, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 800218c:	4b13      	ldr	r3, [pc, #76]	; (80021dc <state_machine+0x498>)
 800218e:	881a      	ldrh	r2, [r3, #0]
 8002190:	4b1d      	ldr	r3, [pc, #116]	; (8002208 <state_machine+0x4c4>)
 8002192:	881b      	ldrh	r3, [r3, #0]
 8002194:	4413      	add	r3, r2
 8002196:	b298      	uxth	r0, r3
 8002198:	4b18      	ldr	r3, [pc, #96]	; (80021fc <state_machine+0x4b8>)
 800219a:	8819      	ldrh	r1, [r3, #0]
 800219c:	463a      	mov	r2, r7
 800219e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021a2:	9301      	str	r3, [sp, #4]
 80021a4:	2300      	movs	r3, #0
 80021a6:	9300      	str	r3, [sp, #0]
 80021a8:	4b0e      	ldr	r3, [pc, #56]	; (80021e4 <state_machine+0x4a0>)
 80021aa:	f003 f93b 	bl	8005424 <ILI9341_Puts>

                state = SCANNING_ENVIRONNEMENT;
 80021ae:	4b09      	ldr	r3, [pc, #36]	; (80021d4 <state_machine+0x490>)
 80021b0:	2202      	movs	r2, #2
 80021b2:	701a      	strb	r2, [r3, #0]
            }
            break;
 80021b4:	e005      	b.n	80021c2 <state_machine+0x47e>
        default:
            break;
 80021b6:	bf00      	nop
 80021b8:	e004      	b.n	80021c4 <state_machine+0x480>
            break;
 80021ba:	bf00      	nop
 80021bc:	e002      	b.n	80021c4 <state_machine+0x480>
			break;
 80021be:	bf00      	nop
 80021c0:	e000      	b.n	80021c4 <state_machine+0x480>
            break;
 80021c2:	bf00      	nop
    }
}
 80021c4:	bf00      	nop
 80021c6:	374c      	adds	r7, #76	; 0x4c
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd90      	pop	{r4, r7, pc}
 80021cc:	20000a56 	.word	0x20000a56
 80021d0:	10624dd3 	.word	0x10624dd3
 80021d4:	20000a54 	.word	0x20000a54
 80021d8:	20000a50 	.word	0x20000a50
 80021dc:	20000016 	.word	0x20000016
 80021e0:	20000008 	.word	0x20000008
 80021e4:	20000048 	.word	0x20000048
 80021e8:	08010ffc 	.word	0x08010ffc
 80021ec:	2000000e 	.word	0x2000000e
 80021f0:	20000014 	.word	0x20000014
 80021f4:	20000018 	.word	0x20000018
 80021f8:	0801104c 	.word	0x0801104c
 80021fc:	2000001a 	.word	0x2000001a
 8002200:	08011054 	.word	0x08011054
 8002204:	08010fe4 	.word	0x08010fe4
 8002208:	20000012 	.word	0x20000012
 800220c:	08011048 	.word	0x08011048

08002210 <isClicked>:




void isClicked(void) {
 8002210:	b590      	push	{r4, r7, lr}
 8002212:	b087      	sub	sp, #28
 8002214:	af02      	add	r7, sp, #8
	static uint16_t static_x,static_y;
	Sint16 x, y;

	uint16_t x1 = SCREEN_WIDTH/4;
 8002216:	2350      	movs	r3, #80	; 0x50
 8002218:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = SCREEN_LENGTH/4;
 800221a:	233c      	movs	r3, #60	; 0x3c
 800221c:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = SCREEN_WIDTH - SCREEN_WIDTH/4;
 800221e:	23f0      	movs	r3, #240	; 0xf0
 8002220:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = SCREEN_LENGTH/4 + 25;
 8002222:	2355      	movs	r3, #85	; 0x55
 8002224:	813b      	strh	r3, [r7, #8]

	//uint16_t delta1 = 2;
	//uint16_t delta2 = y2 - y1 + 15;

	if(XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 8002226:	1d39      	adds	r1, r7, #4
 8002228:	1dbb      	adds	r3, r7, #6
 800222a:	2201      	movs	r2, #1
 800222c:	4618      	mov	r0, r3
 800222e:	f003 fd43 	bl	8005cb8 <XPT2046_getMedianCoordinates>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d031      	beq.n	800229c <isClicked+0x8c>
	{
		static_x = (uint16_t)x;
 8002238:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800223c:	b29a      	uxth	r2, r3
 800223e:	4b19      	ldr	r3, [pc, #100]	; (80022a4 <isClicked+0x94>)
 8002240:	801a      	strh	r2, [r3, #0]
		static_y = (uint16_t)y;
 8002242:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002246:	b29a      	uxth	r2, r3
 8002248:	4b17      	ldr	r3, [pc, #92]	; (80022a8 <isClicked+0x98>)
 800224a:	801a      	strh	r2, [r3, #0]

		if(isClickedOnRectangle(static_x, static_y, x1, y1, x2, y2)) {	
 800224c:	4b15      	ldr	r3, [pc, #84]	; (80022a4 <isClicked+0x94>)
 800224e:	8818      	ldrh	r0, [r3, #0]
 8002250:	4b15      	ldr	r3, [pc, #84]	; (80022a8 <isClicked+0x98>)
 8002252:	8819      	ldrh	r1, [r3, #0]
 8002254:	89bc      	ldrh	r4, [r7, #12]
 8002256:	89fa      	ldrh	r2, [r7, #14]
 8002258:	893b      	ldrh	r3, [r7, #8]
 800225a:	9301      	str	r3, [sp, #4]
 800225c:	897b      	ldrh	r3, [r7, #10]
 800225e:	9300      	str	r3, [sp, #0]
 8002260:	4623      	mov	r3, r4
 8002262:	f7ff f9df 	bl	8001624 <isClickedOnRectangle>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d003      	beq.n	8002274 <isClicked+0x64>
			state = PAUSE;
 800226c:	4b0f      	ldr	r3, [pc, #60]	; (80022ac <isClicked+0x9c>)
 800226e:	2203      	movs	r2, #3
 8002270:	701a      	strb	r2, [r3, #0]
		}
		else if(isClickedOnCircle(static_x, static_y, closeButton.centerX, closeButton.centerY, closeButton.radius)) {
			state = MENU_CHOICE;
		}
	}
}
 8002272:	e013      	b.n	800229c <isClicked+0x8c>
		else if(isClickedOnCircle(static_x, static_y, closeButton.centerX, closeButton.centerY, closeButton.radius)) {
 8002274:	4b0b      	ldr	r3, [pc, #44]	; (80022a4 <isClicked+0x94>)
 8002276:	8818      	ldrh	r0, [r3, #0]
 8002278:	4b0b      	ldr	r3, [pc, #44]	; (80022a8 <isClicked+0x98>)
 800227a:	8819      	ldrh	r1, [r3, #0]
 800227c:	4b0c      	ldr	r3, [pc, #48]	; (80022b0 <isClicked+0xa0>)
 800227e:	881a      	ldrh	r2, [r3, #0]
 8002280:	4b0b      	ldr	r3, [pc, #44]	; (80022b0 <isClicked+0xa0>)
 8002282:	885c      	ldrh	r4, [r3, #2]
 8002284:	4b0a      	ldr	r3, [pc, #40]	; (80022b0 <isClicked+0xa0>)
 8002286:	889b      	ldrh	r3, [r3, #4]
 8002288:	9300      	str	r3, [sp, #0]
 800228a:	4623      	mov	r3, r4
 800228c:	f7ff f9f1 	bl	8001672 <isClickedOnCircle>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d002      	beq.n	800229c <isClicked+0x8c>
			state = MENU_CHOICE;
 8002296:	4b05      	ldr	r3, [pc, #20]	; (80022ac <isClicked+0x9c>)
 8002298:	2201      	movs	r2, #1
 800229a:	701a      	strb	r2, [r3, #0]
}
 800229c:	bf00      	nop
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd90      	pop	{r4, r7, pc}
 80022a4:	20000a58 	.word	0x20000a58
 80022a8:	20000a5a 	.word	0x20000a5a
 80022ac:	20000a54 	.word	0x20000a54
 80022b0:	20000008 	.word	0x20000008

080022b4 <SERVO_init>:
#include "macro_types.h"

#define PERIOD_TIMER 10 //ms
static uint16_t current_position;

void SERVO_init(void){
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af02      	add	r7, sp, #8
    //initialisation et lancement du timer1   une priode de 10 ms
    TIMER_run_us(TIMER1_ID, PERIOD_TIMER*1000, FALSE); //10000us = 10ms
 80022ba:	2200      	movs	r2, #0
 80022bc:	f242 7110 	movw	r1, #10000	; 0x2710
 80022c0:	2000      	movs	r0, #0
 80022c2:	f001 fae5 	bl	8003890 <TIMER_run_us>
    //activation du signal PWM sur le canal 1 du timer 1 (broche PA8)

    //TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_3, 150, FALSE, FALSE);
    TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_1, 150, FALSE, TRUE);
 80022c6:	2301      	movs	r3, #1
 80022c8:	9300      	str	r3, [sp, #0]
 80022ca:	2300      	movs	r3, #0
 80022cc:	2296      	movs	r2, #150	; 0x96
 80022ce:	2100      	movs	r1, #0
 80022d0:	2000      	movs	r0, #0
 80022d2:	f001 fc73 	bl	8003bbc <TIMER_enable_PWM>

    //rapport cyclique regl pour une position servo de 50%
    SERVO_set_position(0);
 80022d6:	2000      	movs	r0, #0
 80022d8:	f000 f804 	bl	80022e4 <SERVO_set_position>
}
 80022dc:	bf00      	nop
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
	...

080022e4 <SERVO_set_position>:


void SERVO_set_position(uint16_t position) {
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	4603      	mov	r3, r0
 80022ec:	80fb      	strh	r3, [r7, #6]
    current_position = position;
 80022ee:	4a0a      	ldr	r2, [pc, #40]	; (8002318 <SERVO_set_position+0x34>)
 80022f0:	88fb      	ldrh	r3, [r7, #6]
 80022f2:	8013      	strh	r3, [r2, #0]
    uint16_t servopos;
    TIMER_run_us(TIMER1_ID,10000,FALSE);
 80022f4:	2200      	movs	r2, #0
 80022f6:	f242 7110 	movw	r1, #10000	; 0x2710
 80022fa:	2000      	movs	r0, #0
 80022fc:	f001 fac8 	bl	8003890 <TIMER_run_us>

    TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_1, position+100);
 8002300:	88fb      	ldrh	r3, [r7, #6]
 8002302:	3364      	adds	r3, #100	; 0x64
 8002304:	b29b      	uxth	r3, r3
 8002306:	461a      	mov	r2, r3
 8002308:	2100      	movs	r1, #0
 800230a:	2000      	movs	r0, #0
 800230c:	f001 fed2 	bl	80040b4 <TIMER_set_duty>

    //HAL_Delay(25);
}
 8002310:	bf00      	nop
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	20000a5c 	.word	0x20000a5c

0800231c <SERVO_rotation>:

static uint16_t position = 0;

void SERVO_rotation(void) {
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
    static bool_e rotation = TRUE; // Initialisation  true par dfaut

    rotation = (position >= 170) ? !rotation : rotation;
 8002320:	4b1c      	ldr	r3, [pc, #112]	; (8002394 <SERVO_rotation+0x78>)
 8002322:	881b      	ldrh	r3, [r3, #0]
 8002324:	2ba9      	cmp	r3, #169	; 0xa9
 8002326:	d907      	bls.n	8002338 <SERVO_rotation+0x1c>
 8002328:	4b1b      	ldr	r3, [pc, #108]	; (8002398 <SERVO_rotation+0x7c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2b00      	cmp	r3, #0
 800232e:	bf0c      	ite	eq
 8002330:	2301      	moveq	r3, #1
 8002332:	2300      	movne	r3, #0
 8002334:	b2db      	uxtb	r3, r3
 8002336:	e001      	b.n	800233c <SERVO_rotation+0x20>
 8002338:	4b17      	ldr	r3, [pc, #92]	; (8002398 <SERVO_rotation+0x7c>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a16      	ldr	r2, [pc, #88]	; (8002398 <SERVO_rotation+0x7c>)
 800233e:	6013      	str	r3, [r2, #0]

    if (rotation) {										//Test pour viter de faire position - 10 < 0
 8002340:	4b15      	ldr	r3, [pc, #84]	; (8002398 <SERVO_rotation+0x7c>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d006      	beq.n	8002356 <SERVO_rotation+0x3a>
		position = position + 10;
 8002348:	4b12      	ldr	r3, [pc, #72]	; (8002394 <SERVO_rotation+0x78>)
 800234a:	881b      	ldrh	r3, [r3, #0]
 800234c:	330a      	adds	r3, #10
 800234e:	b29a      	uxth	r2, r3
 8002350:	4b10      	ldr	r3, [pc, #64]	; (8002394 <SERVO_rotation+0x78>)
 8002352:	801a      	strh	r2, [r3, #0]
 8002354:	e017      	b.n	8002386 <SERVO_rotation+0x6a>
    } else if(position - 10 > 0) {
 8002356:	4b0f      	ldr	r3, [pc, #60]	; (8002394 <SERVO_rotation+0x78>)
 8002358:	881b      	ldrh	r3, [r3, #0]
 800235a:	2b0a      	cmp	r3, #10
 800235c:	d906      	bls.n	800236c <SERVO_rotation+0x50>
    	position = position - 10;
 800235e:	4b0d      	ldr	r3, [pc, #52]	; (8002394 <SERVO_rotation+0x78>)
 8002360:	881b      	ldrh	r3, [r3, #0]
 8002362:	3b0a      	subs	r3, #10
 8002364:	b29a      	uxth	r2, r3
 8002366:	4b0b      	ldr	r3, [pc, #44]	; (8002394 <SERVO_rotation+0x78>)
 8002368:	801a      	strh	r2, [r3, #0]
 800236a:	e00c      	b.n	8002386 <SERVO_rotation+0x6a>
    } else {
    	position = 0;
 800236c:	4b09      	ldr	r3, [pc, #36]	; (8002394 <SERVO_rotation+0x78>)
 800236e:	2200      	movs	r2, #0
 8002370:	801a      	strh	r2, [r3, #0]
    	rotation = !rotation;
 8002372:	4b09      	ldr	r3, [pc, #36]	; (8002398 <SERVO_rotation+0x7c>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2b00      	cmp	r3, #0
 8002378:	bf0c      	ite	eq
 800237a:	2301      	moveq	r3, #1
 800237c:	2300      	movne	r3, #0
 800237e:	b2db      	uxtb	r3, r3
 8002380:	461a      	mov	r2, r3
 8002382:	4b05      	ldr	r3, [pc, #20]	; (8002398 <SERVO_rotation+0x7c>)
 8002384:	601a      	str	r2, [r3, #0]
    }

    SERVO_set_position(position);
 8002386:	4b03      	ldr	r3, [pc, #12]	; (8002394 <SERVO_rotation+0x78>)
 8002388:	881b      	ldrh	r3, [r3, #0]
 800238a:	4618      	mov	r0, r3
 800238c:	f7ff ffaa 	bl	80022e4 <SERVO_set_position>

    //HAL_Delay(10); //anti-rebond "de fortune" en cadencant la lecture du bouton
}
 8002390:	bf00      	nop
 8002392:	bd80      	pop	{r7, pc}
 8002394:	20000a5e 	.word	0x20000a5e
 8002398:	20000020 	.word	0x20000020

0800239c <getPosition>:

uint16_t getPosition(void){
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
	return position;
 80023a0:	4b02      	ldr	r3, [pc, #8]	; (80023ac <getPosition+0x10>)
 80023a2:	881b      	ldrh	r3, [r3, #0]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bc80      	pop	{r7}
 80023aa:	4770      	bx	lr
 80023ac:	20000a5e 	.word	0x20000a5e

080023b0 <HCSR04_state_machine>:
 * @note cette fonction n'utilise que des fonctions publiques. Elle peut donc tre duplique  l'extrieur de ce module logiciel.
 */

/**/
void HCSR04_state_machine(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af02      	add	r7, sp, #8
	static uint32_t tlocal;
	static uint8_t id_sensor;
	uint16_t distance;

	//ne pas oublier d'appeler en tche de fond cette fonction.
	HCSR04_process_main();
 80023b6:	f000 f9ef 	bl	8002798 <HCSR04_process_main>


	switch(state)
 80023ba:	4b37      	ldr	r3, [pc, #220]	; (8002498 <HCSR04_state_machine+0xe8>)
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	2b05      	cmp	r3, #5
 80023c0:	d861      	bhi.n	8002486 <HCSR04_state_machine+0xd6>
 80023c2:	a201      	add	r2, pc, #4	; (adr r2, 80023c8 <HCSR04_state_machine+0x18>)
 80023c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023c8:	080023e1 	.word	0x080023e1
 80023cc:	08002487 	.word	0x08002487
 80023d0:	08002407 	.word	0x08002407
 80023d4:	08002487 	.word	0x08002487
 80023d8:	08002423 	.word	0x08002423
 80023dc:	0800246f 	.word	0x0800246f
	{
		case INIT:
			if(HCSR04_add(&id_sensor, GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6) != HAL_OK)
 80023e0:	2340      	movs	r3, #64	; 0x40
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	4b2d      	ldr	r3, [pc, #180]	; (800249c <HCSR04_state_machine+0xec>)
 80023e6:	2280      	movs	r2, #128	; 0x80
 80023e8:	492d      	ldr	r1, [pc, #180]	; (80024a0 <HCSR04_state_machine+0xf0>)
 80023ea:	482e      	ldr	r0, [pc, #184]	; (80024a4 <HCSR04_state_machine+0xf4>)
 80023ec:	f000 f860 	bl	80024b0 <HCSR04_add>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d003      	beq.n	80023fe <HCSR04_state_machine+0x4e>
			{
				//printf("HCSR04 non ajout - erreur gnante\n");
				state = FAIL;
 80023f6:	4b28      	ldr	r3, [pc, #160]	; (8002498 <HCSR04_state_machine+0xe8>)
 80023f8:	2201      	movs	r2, #1
 80023fa:	701a      	strb	r2, [r3, #0]
			else
			{
				//printf("HCSR04 ajout\n");
				state = LAUNCH_MEASURE;
			}
			break;
 80023fc:	e048      	b.n	8002490 <HCSR04_state_machine+0xe0>
				state = LAUNCH_MEASURE;
 80023fe:	4b26      	ldr	r3, [pc, #152]	; (8002498 <HCSR04_state_machine+0xe8>)
 8002400:	2202      	movs	r2, #2
 8002402:	701a      	strb	r2, [r3, #0]
			break;
 8002404:	e044      	b.n	8002490 <HCSR04_state_machine+0xe0>
		case LAUNCH_MEASURE:
			HCSR04_run_measure(id_sensor);
 8002406:	4b27      	ldr	r3, [pc, #156]	; (80024a4 <HCSR04_state_machine+0xf4>)
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	4618      	mov	r0, r3
 800240c:	f000 f8b8 	bl	8002580 <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 8002410:	f003 fe4a 	bl	80060a8 <HAL_GetTick>
 8002414:	4603      	mov	r3, r0
 8002416:	4a24      	ldr	r2, [pc, #144]	; (80024a8 <HCSR04_state_machine+0xf8>)
 8002418:	6013      	str	r3, [r2, #0]
			state = WAIT_DURING_MEASURE;
 800241a:	4b1f      	ldr	r3, [pc, #124]	; (8002498 <HCSR04_state_machine+0xe8>)
 800241c:	2204      	movs	r2, #4
 800241e:	701a      	strb	r2, [r3, #0]
			break;
 8002420:	e036      	b.n	8002490 <HCSR04_state_machine+0xe0>
		case WAIT_DURING_MEASURE:
			switch(HCSR04_get_value(id_sensor, &distance))
 8002422:	4b20      	ldr	r3, [pc, #128]	; (80024a4 <HCSR04_state_machine+0xf4>)
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	1dba      	adds	r2, r7, #6
 8002428:	4611      	mov	r1, r2
 800242a:	4618      	mov	r0, r3
 800242c:	f000 fab4 	bl	8002998 <HCSR04_get_value>
 8002430:	4603      	mov	r3, r0
 8002432:	2b03      	cmp	r3, #3
 8002434:	d829      	bhi.n	800248a <HCSR04_state_machine+0xda>
 8002436:	a201      	add	r2, pc, #4	; (adr r2, 800243c <HCSR04_state_machine+0x8c>)
 8002438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800243c:	0800244d 	.word	0x0800244d
 8002440:	0800245b 	.word	0x0800245b
 8002444:	0800246b 	.word	0x0800246b
 8002448:	08002463 	.word	0x08002463
					//rien  faire... on attend...
					break;
				case HAL_OK:
					//printf("sensor %d - distance : %d\n", id_sensor, distance);

					DISTANCE_GLOBAL = distance;
 800244c:	88fa      	ldrh	r2, [r7, #6]
 800244e:	4b17      	ldr	r3, [pc, #92]	; (80024ac <HCSR04_state_machine+0xfc>)
 8002450:	801a      	strh	r2, [r3, #0]

					state = WAIT_BEFORE_NEXT_MEASURE;
 8002452:	4b11      	ldr	r3, [pc, #68]	; (8002498 <HCSR04_state_machine+0xe8>)
 8002454:	2205      	movs	r2, #5
 8002456:	701a      	strb	r2, [r3, #0]
					break;
 8002458:	e008      	b.n	800246c <HCSR04_state_machine+0xbc>
				case HAL_ERROR:
					//printf("sensor %d - erreur ou mesure non lance\n", id_sensor);
					state = WAIT_BEFORE_NEXT_MEASURE;
 800245a:	4b0f      	ldr	r3, [pc, #60]	; (8002498 <HCSR04_state_machine+0xe8>)
 800245c:	2205      	movs	r2, #5
 800245e:	701a      	strb	r2, [r3, #0]
					break;
 8002460:	e004      	b.n	800246c <HCSR04_state_machine+0xbc>

				case HAL_TIMEOUT:
					//printf("sensor %d - timeout\n", id_sensor);
					state = WAIT_BEFORE_NEXT_MEASURE;
 8002462:	4b0d      	ldr	r3, [pc, #52]	; (8002498 <HCSR04_state_machine+0xe8>)
 8002464:	2205      	movs	r2, #5
 8002466:	701a      	strb	r2, [r3, #0]
					break;
 8002468:	e000      	b.n	800246c <HCSR04_state_machine+0xbc>
					break;
 800246a:	bf00      	nop
			}
			break;
 800246c:	e00d      	b.n	800248a <HCSR04_state_machine+0xda>
		case WAIT_BEFORE_NEXT_MEASURE:
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 800246e:	f003 fe1b 	bl	80060a8 <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	4b0c      	ldr	r3, [pc, #48]	; (80024a8 <HCSR04_state_machine+0xf8>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	3364      	adds	r3, #100	; 0x64
 800247a:	429a      	cmp	r2, r3
 800247c:	d907      	bls.n	800248e <HCSR04_state_machine+0xde>
				state = LAUNCH_MEASURE;
 800247e:	4b06      	ldr	r3, [pc, #24]	; (8002498 <HCSR04_state_machine+0xe8>)
 8002480:	2202      	movs	r2, #2
 8002482:	701a      	strb	r2, [r3, #0]
			break;
 8002484:	e003      	b.n	800248e <HCSR04_state_machine+0xde>
		default:
			break;
 8002486:	bf00      	nop
 8002488:	e002      	b.n	8002490 <HCSR04_state_machine+0xe0>
			break;
 800248a:	bf00      	nop
 800248c:	e000      	b.n	8002490 <HCSR04_state_machine+0xe0>
			break;
 800248e:	bf00      	nop
	}
}
 8002490:	bf00      	nop
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	20000b04 	.word	0x20000b04
 800249c:	40010c00 	.word	0x40010c00
 80024a0:	40011000 	.word	0x40011000
 80024a4:	20000b05 	.word	0x20000b05
 80024a8:	20000b08 	.word	0x20000b08
 80024ac:	20001118 	.word	0x20001118

080024b0 <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un mme numro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b088      	sub	sp, #32
 80024b4:	af02      	add	r7, sp, #8
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	603b      	str	r3, [r7, #0]
 80024bc:	4613      	mov	r3, r2
 80024be:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 80024c4:	2300      	movs	r3, #0
 80024c6:	75bb      	strb	r3, [r7, #22]
 80024c8:	e04c      	b.n	8002564 <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 80024ca:	7dbb      	ldrb	r3, [r7, #22]
 80024cc:	4a29      	ldr	r2, [pc, #164]	; (8002574 <HCSR04_add+0xc4>)
 80024ce:	015b      	lsls	r3, r3, #5
 80024d0:	4413      	add	r3, r2
 80024d2:	330e      	adds	r3, #14
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d141      	bne.n	800255e <HCSR04_add+0xae>
		{
			//on a trouv une case libre.
			*id = i;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	7dba      	ldrb	r2, [r7, #22]
 80024de:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 80024e0:	7dbb      	ldrb	r3, [r7, #22]
 80024e2:	4a24      	ldr	r2, [pc, #144]	; (8002574 <HCSR04_add+0xc4>)
 80024e4:	015b      	lsls	r3, r3, #5
 80024e6:	4413      	add	r3, r2
 80024e8:	330e      	adds	r3, #14
 80024ea:	2201      	movs	r2, #1
 80024ec:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 80024ee:	7dbb      	ldrb	r3, [r7, #22]
 80024f0:	4a20      	ldr	r2, [pc, #128]	; (8002574 <HCSR04_add+0xc4>)
 80024f2:	015b      	lsls	r3, r3, #5
 80024f4:	4413      	add	r3, r2
 80024f6:	68ba      	ldr	r2, [r7, #8]
 80024f8:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 80024fa:	7dbb      	ldrb	r3, [r7, #22]
 80024fc:	4a1d      	ldr	r2, [pc, #116]	; (8002574 <HCSR04_add+0xc4>)
 80024fe:	015b      	lsls	r3, r3, #5
 8002500:	4413      	add	r3, r2
 8002502:	3304      	adds	r3, #4
 8002504:	88fa      	ldrh	r2, [r7, #6]
 8002506:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 8002508:	7dbb      	ldrb	r3, [r7, #22]
 800250a:	4a1a      	ldr	r2, [pc, #104]	; (8002574 <HCSR04_add+0xc4>)
 800250c:	015b      	lsls	r3, r3, #5
 800250e:	4413      	add	r3, r2
 8002510:	3308      	adds	r3, #8
 8002512:	683a      	ldr	r2, [r7, #0]
 8002514:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 8002516:	7dbb      	ldrb	r3, [r7, #22]
 8002518:	4a16      	ldr	r2, [pc, #88]	; (8002574 <HCSR04_add+0xc4>)
 800251a:	015b      	lsls	r3, r3, #5
 800251c:	4413      	add	r3, r2
 800251e:	330c      	adds	r3, #12
 8002520:	8c3a      	ldrh	r2, [r7, #32]
 8002522:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 8002524:	8c39      	ldrh	r1, [r7, #32]
 8002526:	2303      	movs	r3, #3
 8002528:	9300      	str	r3, [sp, #0]
 800252a:	2302      	movs	r3, #2
 800252c:	4a12      	ldr	r2, [pc, #72]	; (8002578 <HCSR04_add+0xc8>)
 800252e:	6838      	ldr	r0, [r7, #0]
 8002530:	f000 fcbe 	bl	8002eb0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002534:	88f9      	ldrh	r1, [r7, #6]
 8002536:	2303      	movs	r3, #3
 8002538:	9300      	str	r3, [sp, #0]
 800253a:	2300      	movs	r3, #0
 800253c:	2201      	movs	r2, #1
 800253e:	68b8      	ldr	r0, [r7, #8]
 8002540:	f000 fcb6 	bl	8002eb0 <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 8002544:	8c3b      	ldrh	r3, [r7, #32]
 8002546:	4618      	mov	r0, r3
 8002548:	f000 fb04 	bl	8002b54 <EXTI_gpiopin_to_pin_number>
 800254c:	4603      	mov	r3, r0
 800254e:	2201      	movs	r2, #1
 8002550:	4619      	mov	r1, r3
 8002552:	480a      	ldr	r0, [pc, #40]	; (800257c <HCSR04_add+0xcc>)
 8002554:	f000 fa96 	bl	8002a84 <EXTIT_set_callback>
			ret = HAL_OK;
 8002558:	2300      	movs	r3, #0
 800255a:	75fb      	strb	r3, [r7, #23]
			break;
 800255c:	e005      	b.n	800256a <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 800255e:	7dbb      	ldrb	r3, [r7, #22]
 8002560:	3301      	adds	r3, #1
 8002562:	75bb      	strb	r3, [r7, #22]
 8002564:	7dbb      	ldrb	r3, [r7, #22]
 8002566:	2b04      	cmp	r3, #4
 8002568:	d9af      	bls.n	80024ca <HCSR04_add+0x1a>
		}
	}

	return ret;
 800256a:	7dfb      	ldrb	r3, [r7, #23]
}
 800256c:	4618      	mov	r0, r3
 800256e:	3718      	adds	r7, #24
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	20000a60 	.word	0x20000a60
 8002578:	10310000 	.word	0x10310000
 800257c:	080025c1 	.word	0x080025c1

08002580 <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	4603      	mov	r3, r0
 8002588:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	4a0a      	ldr	r2, [pc, #40]	; (80025b8 <HCSR04_run_measure+0x38>)
 800258e:	015b      	lsls	r3, r3, #5
 8002590:	4413      	add	r3, r2
 8002592:	330e      	adds	r3, #14
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d009      	beq.n	80025ae <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 800259a:	4b08      	ldr	r3, [pc, #32]	; (80025bc <HCSR04_run_measure+0x3c>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d101      	bne.n	80025a6 <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 80025a2:	f000 f8e1 	bl	8002768 <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 80025a6:	79fb      	ldrb	r3, [r7, #7]
 80025a8:	4618      	mov	r0, r3
 80025aa:	f000 f881 	bl	80026b0 <HCSR04_trig>
	}
}
 80025ae:	bf00      	nop
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20000a60 	.word	0x20000a60
 80025bc:	20000b00 	.word	0x20000b00

080025c0 <HCSR04_callback>:

/*
 * @brief Fonction de callback devant tre appele uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 80025c0:	b590      	push	{r4, r7, lr}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	4603      	mov	r3, r0
 80025c8:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80025ca:	2300      	movs	r3, #0
 80025cc:	73fb      	strb	r3, [r7, #15]
 80025ce:	e063      	b.n	8002698 <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv !
 80025d0:	7bfb      	ldrb	r3, [r7, #15]
 80025d2:	4a36      	ldr	r2, [pc, #216]	; (80026ac <HCSR04_callback+0xec>)
 80025d4:	015b      	lsls	r3, r3, #5
 80025d6:	4413      	add	r3, r2
 80025d8:	330c      	adds	r3, #12
 80025da:	881b      	ldrh	r3, [r3, #0]
 80025dc:	88fa      	ldrh	r2, [r7, #6]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d157      	bne.n	8002692 <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
 80025e4:	4a31      	ldr	r2, [pc, #196]	; (80026ac <HCSR04_callback+0xec>)
 80025e6:	015b      	lsls	r3, r3, #5
 80025e8:	4413      	add	r3, r2
 80025ea:	330e      	adds	r3, #14
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	2b03      	cmp	r3, #3
 80025f0:	d123      	bne.n	800263a <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 80025f2:	7bfb      	ldrb	r3, [r7, #15]
 80025f4:	4a2d      	ldr	r2, [pc, #180]	; (80026ac <HCSR04_callback+0xec>)
 80025f6:	015b      	lsls	r3, r3, #5
 80025f8:	4413      	add	r3, r2
 80025fa:	3308      	adds	r3, #8
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	7bfb      	ldrb	r3, [r7, #15]
 8002600:	492a      	ldr	r1, [pc, #168]	; (80026ac <HCSR04_callback+0xec>)
 8002602:	015b      	lsls	r3, r3, #5
 8002604:	440b      	add	r3, r1
 8002606:	330c      	adds	r3, #12
 8002608:	881b      	ldrh	r3, [r3, #0]
 800260a:	4619      	mov	r1, r3
 800260c:	4610      	mov	r0, r2
 800260e:	f004 f993 	bl	8006938 <HAL_GPIO_ReadPin>
 8002612:	4603      	mov	r3, r0
 8002614:	2b01      	cmp	r3, #1
 8002616:	d143      	bne.n	80026a0 <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 8002618:	7bfc      	ldrb	r4, [r7, #15]
 800261a:	f000 f89d 	bl	8002758 <HCSR04_ReadTimerUs>
 800261e:	4602      	mov	r2, r0
 8002620:	4922      	ldr	r1, [pc, #136]	; (80026ac <HCSR04_callback+0xec>)
 8002622:	0163      	lsls	r3, r4, #5
 8002624:	440b      	add	r3, r1
 8002626:	3318      	adds	r3, #24
 8002628:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 800262a:	7bfb      	ldrb	r3, [r7, #15]
 800262c:	4a1f      	ldr	r2, [pc, #124]	; (80026ac <HCSR04_callback+0xec>)
 800262e:	015b      	lsls	r3, r3, #5
 8002630:	4413      	add	r3, r2
 8002632:	330e      	adds	r3, #14
 8002634:	2204      	movs	r2, #4
 8002636:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 8002638:	e032      	b.n	80026a0 <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 800263a:	7bfb      	ldrb	r3, [r7, #15]
 800263c:	4a1b      	ldr	r2, [pc, #108]	; (80026ac <HCSR04_callback+0xec>)
 800263e:	015b      	lsls	r3, r3, #5
 8002640:	4413      	add	r3, r2
 8002642:	330e      	adds	r3, #14
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	2b04      	cmp	r3, #4
 8002648:	d12a      	bne.n	80026a0 <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 800264a:	7bfb      	ldrb	r3, [r7, #15]
 800264c:	4a17      	ldr	r2, [pc, #92]	; (80026ac <HCSR04_callback+0xec>)
 800264e:	015b      	lsls	r3, r3, #5
 8002650:	4413      	add	r3, r2
 8002652:	3308      	adds	r3, #8
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	7bfb      	ldrb	r3, [r7, #15]
 8002658:	4914      	ldr	r1, [pc, #80]	; (80026ac <HCSR04_callback+0xec>)
 800265a:	015b      	lsls	r3, r3, #5
 800265c:	440b      	add	r3, r1
 800265e:	330c      	adds	r3, #12
 8002660:	881b      	ldrh	r3, [r3, #0]
 8002662:	4619      	mov	r1, r3
 8002664:	4610      	mov	r0, r2
 8002666:	f004 f967 	bl	8006938 <HAL_GPIO_ReadPin>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d117      	bne.n	80026a0 <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 8002670:	7bfc      	ldrb	r4, [r7, #15]
 8002672:	f000 f871 	bl	8002758 <HCSR04_ReadTimerUs>
 8002676:	4602      	mov	r2, r0
 8002678:	490c      	ldr	r1, [pc, #48]	; (80026ac <HCSR04_callback+0xec>)
 800267a:	0163      	lsls	r3, r4, #5
 800267c:	440b      	add	r3, r1
 800267e:	3314      	adds	r3, #20
 8002680:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 8002682:	7bfb      	ldrb	r3, [r7, #15]
 8002684:	4a09      	ldr	r2, [pc, #36]	; (80026ac <HCSR04_callback+0xec>)
 8002686:	015b      	lsls	r3, r3, #5
 8002688:	4413      	add	r3, r2
 800268a:	330e      	adds	r3, #14
 800268c:	2205      	movs	r2, #5
 800268e:	701a      	strb	r2, [r3, #0]
			break;
 8002690:	e006      	b.n	80026a0 <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8002692:	7bfb      	ldrb	r3, [r7, #15]
 8002694:	3301      	adds	r3, #1
 8002696:	73fb      	strb	r3, [r7, #15]
 8002698:	7bfb      	ldrb	r3, [r7, #15]
 800269a:	2b04      	cmp	r3, #4
 800269c:	d998      	bls.n	80025d0 <HCSR04_callback+0x10>
		}
	}
}
 800269e:	e000      	b.n	80026a2 <HCSR04_callback+0xe2>
			break;
 80026a0:	bf00      	nop
}
 80026a2:	bf00      	nop
 80026a4:	3714      	adds	r7, #20
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd90      	pop	{r4, r7, pc}
 80026aa:	bf00      	nop
 80026ac:	20000a60 	.word	0x20000a60

080026b0 <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 80026b0:	b590      	push	{r4, r7, lr}
 80026b2:	b085      	sub	sp, #20
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 80026ba:	79fb      	ldrb	r3, [r7, #7]
 80026bc:	4a25      	ldr	r2, [pc, #148]	; (8002754 <HCSR04_trig+0xa4>)
 80026be:	015b      	lsls	r3, r3, #5
 80026c0:	4413      	add	r3, r2
 80026c2:	330e      	adds	r3, #14
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d03f      	beq.n	800274a <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 80026ca:	79fb      	ldrb	r3, [r7, #7]
 80026cc:	4a21      	ldr	r2, [pc, #132]	; (8002754 <HCSR04_trig+0xa4>)
 80026ce:	015b      	lsls	r3, r3, #5
 80026d0:	4413      	add	r3, r2
 80026d2:	330e      	adds	r3, #14
 80026d4:	2202      	movs	r2, #2
 80026d6:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 80026d8:	79fb      	ldrb	r3, [r7, #7]
 80026da:	4a1e      	ldr	r2, [pc, #120]	; (8002754 <HCSR04_trig+0xa4>)
 80026dc:	015b      	lsls	r3, r3, #5
 80026de:	4413      	add	r3, r2
 80026e0:	6818      	ldr	r0, [r3, #0]
 80026e2:	79fb      	ldrb	r3, [r7, #7]
 80026e4:	4a1b      	ldr	r2, [pc, #108]	; (8002754 <HCSR04_trig+0xa4>)
 80026e6:	015b      	lsls	r3, r3, #5
 80026e8:	4413      	add	r3, r2
 80026ea:	3304      	adds	r3, #4
 80026ec:	881b      	ldrh	r3, [r3, #0]
 80026ee:	2201      	movs	r2, #1
 80026f0:	4619      	mov	r1, r3
 80026f2:	f004 f938 	bl	8006966 <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 80026f6:	f000 f82f 	bl	8002758 <HCSR04_ReadTimerUs>
 80026fa:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//dlai d'au moins 10us
 80026fc:	bf00      	nop
 80026fe:	f000 f82b 	bl	8002758 <HCSR04_ReadTimerUs>
 8002702:	4602      	mov	r2, r0
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	2b09      	cmp	r3, #9
 800270a:	d9f8      	bls.n	80026fe <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 800270c:	79fb      	ldrb	r3, [r7, #7]
 800270e:	4a11      	ldr	r2, [pc, #68]	; (8002754 <HCSR04_trig+0xa4>)
 8002710:	015b      	lsls	r3, r3, #5
 8002712:	4413      	add	r3, r2
 8002714:	6818      	ldr	r0, [r3, #0]
 8002716:	79fb      	ldrb	r3, [r7, #7]
 8002718:	4a0e      	ldr	r2, [pc, #56]	; (8002754 <HCSR04_trig+0xa4>)
 800271a:	015b      	lsls	r3, r3, #5
 800271c:	4413      	add	r3, r2
 800271e:	3304      	adds	r3, #4
 8002720:	881b      	ldrh	r3, [r3, #0]
 8002722:	2200      	movs	r2, #0
 8002724:	4619      	mov	r1, r3
 8002726:	f004 f91e 	bl	8006966 <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 800272a:	79fb      	ldrb	r3, [r7, #7]
 800272c:	4a09      	ldr	r2, [pc, #36]	; (8002754 <HCSR04_trig+0xa4>)
 800272e:	015b      	lsls	r3, r3, #5
 8002730:	4413      	add	r3, r2
 8002732:	330e      	adds	r3, #14
 8002734:	2203      	movs	r2, #3
 8002736:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 8002738:	79fc      	ldrb	r4, [r7, #7]
 800273a:	f003 fcb5 	bl	80060a8 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	4904      	ldr	r1, [pc, #16]	; (8002754 <HCSR04_trig+0xa4>)
 8002742:	0163      	lsls	r3, r4, #5
 8002744:	440b      	add	r3, r1
 8002746:	3310      	adds	r3, #16
 8002748:	601a      	str	r2, [r3, #0]
	}
}
 800274a:	bf00      	nop
 800274c:	3714      	adds	r7, #20
 800274e:	46bd      	mov	sp, r7
 8002750:	bd90      	pop	{r4, r7, pc}
 8002752:	bf00      	nop
 8002754:	20000a60 	.word	0x20000a60

08002758 <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu' 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette rsolution correspond  0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 800275c:	2000      	movs	r0, #0
 800275e:	f001 f9df 	bl	8003b20 <TIMER_read>
 8002762:	4603      	mov	r3, r0
}
 8002764:	4618      	mov	r0, r3
 8002766:	bd80      	pop	{r7, pc}

08002768 <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 800276c:	2200      	movs	r2, #0
 800276e:	f242 7110 	movw	r1, #10000	; 0x2710
 8002772:	2000      	movs	r0, #0
 8002774:	f001 f88c 	bl	8003890 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 8002778:	21a0      	movs	r1, #160	; 0xa0
 800277a:	2000      	movs	r0, #0
 800277c:	f001 fa06 	bl	8003b8c <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 8002780:	f649 4140 	movw	r1, #40000	; 0x9c40
 8002784:	2000      	movs	r0, #0
 8002786:	f001 f9df 	bl	8003b48 <TIMER_set_period>
	timer_is_running = TRUE;
 800278a:	4b02      	ldr	r3, [pc, #8]	; (8002794 <HCSR04_RunTimerUs+0x2c>)
 800278c:	2201      	movs	r2, #1
 800278e:	601a      	str	r2, [r3, #0]
}
 8002790:	bf00      	nop
 8002792:	bd80      	pop	{r7, pc}
 8002794:	20000b00 	.word	0x20000b00

08002798 <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 800279e:	2300      	movs	r3, #0
 80027a0:	71fb      	strb	r3, [r7, #7]
 80027a2:	e04e      	b.n	8002842 <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 80027a4:	79fb      	ldrb	r3, [r7, #7]
 80027a6:	4a2b      	ldr	r2, [pc, #172]	; (8002854 <HCSR04_process_main+0xbc>)
 80027a8:	015b      	lsls	r3, r3, #5
 80027aa:	4413      	add	r3, r2
 80027ac:	330e      	adds	r3, #14
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	2b08      	cmp	r3, #8
 80027b2:	d840      	bhi.n	8002836 <HCSR04_process_main+0x9e>
 80027b4:	a201      	add	r2, pc, #4	; (adr r2, 80027bc <HCSR04_process_main+0x24>)
 80027b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ba:	bf00      	nop
 80027bc:	08002837 	.word	0x08002837
 80027c0:	08002837 	.word	0x08002837
 80027c4:	08002837 	.word	0x08002837
 80027c8:	080027e1 	.word	0x080027e1
 80027cc:	080027e1 	.word	0x080027e1
 80027d0:	08002809 	.word	0x08002809
 80027d4:	08002837 	.word	0x08002837
 80027d8:	08002837 	.word	0x08002837
 80027dc:	08002837 	.word	0x08002837
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 80027e0:	f003 fc62 	bl	80060a8 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	79fb      	ldrb	r3, [r7, #7]
 80027e8:	491a      	ldr	r1, [pc, #104]	; (8002854 <HCSR04_process_main+0xbc>)
 80027ea:	015b      	lsls	r3, r3, #5
 80027ec:	440b      	add	r3, r1
 80027ee:	3310      	adds	r3, #16
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	2b96      	cmp	r3, #150	; 0x96
 80027f6:	d920      	bls.n	800283a <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 80027f8:	79fb      	ldrb	r3, [r7, #7]
 80027fa:	4a16      	ldr	r2, [pc, #88]	; (8002854 <HCSR04_process_main+0xbc>)
 80027fc:	015b      	lsls	r3, r3, #5
 80027fe:	4413      	add	r3, r2
 8002800:	330e      	adds	r3, #14
 8002802:	2206      	movs	r2, #6
 8002804:	701a      	strb	r2, [r3, #0]
				}
				break;
 8002806:	e018      	b.n	800283a <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement reu un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 8002808:	79fb      	ldrb	r3, [r7, #7]
 800280a:	4618      	mov	r0, r3
 800280c:	f000 f824 	bl	8002858 <HCSR04_compute_distance>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d107      	bne.n	8002826 <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 8002816:	79fb      	ldrb	r3, [r7, #7]
 8002818:	4a0e      	ldr	r2, [pc, #56]	; (8002854 <HCSR04_process_main+0xbc>)
 800281a:	015b      	lsls	r3, r3, #5
 800281c:	4413      	add	r3, r2
 800281e:	330e      	adds	r3, #14
 8002820:	2208      	movs	r2, #8
 8002822:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 8002824:	e00a      	b.n	800283c <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 8002826:	79fb      	ldrb	r3, [r7, #7]
 8002828:	4a0a      	ldr	r2, [pc, #40]	; (8002854 <HCSR04_process_main+0xbc>)
 800282a:	015b      	lsls	r3, r3, #5
 800282c:	4413      	add	r3, r2
 800282e:	330e      	adds	r3, #14
 8002830:	2207      	movs	r2, #7
 8002832:	701a      	strb	r2, [r3, #0]
				break;
 8002834:	e002      	b.n	800283c <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien  faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 8002836:	bf00      	nop
 8002838:	e000      	b.n	800283c <HCSR04_process_main+0xa4>
				break;
 800283a:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	3301      	adds	r3, #1
 8002840:	71fb      	strb	r3, [r7, #7]
 8002842:	79fb      	ldrb	r3, [r7, #7]
 8002844:	2b04      	cmp	r3, #4
 8002846:	d9ad      	bls.n	80027a4 <HCSR04_process_main+0xc>
		}
	}
}
 8002848:	bf00      	nop
 800284a:	bf00      	nop
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	20000a60 	.word	0x20000a60

08002858 <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	4603      	mov	r3, r0
 8002860:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypothse tant qu'on a pas une valeur correcte.
 8002862:	79fb      	ldrb	r3, [r7, #7]
 8002864:	4a48      	ldr	r2, [pc, #288]	; (8002988 <HCSR04_compute_distance+0x130>)
 8002866:	015b      	lsls	r3, r3, #5
 8002868:	4413      	add	r3, r2
 800286a:	331c      	adds	r3, #28
 800286c:	2200      	movs	r2, #0
 800286e:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 8002870:	79fb      	ldrb	r3, [r7, #7]
 8002872:	4a45      	ldr	r2, [pc, #276]	; (8002988 <HCSR04_compute_distance+0x130>)
 8002874:	015b      	lsls	r3, r3, #5
 8002876:	4413      	add	r3, r2
 8002878:	330e      	adds	r3, #14
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	2b05      	cmp	r3, #5
 800287e:	d001      	beq.n	8002884 <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e07d      	b.n	8002980 <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 8002884:	79fb      	ldrb	r3, [r7, #7]
 8002886:	4a40      	ldr	r2, [pc, #256]	; (8002988 <HCSR04_compute_distance+0x130>)
 8002888:	015b      	lsls	r3, r3, #5
 800288a:	4413      	add	r3, r2
 800288c:	3314      	adds	r3, #20
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	79fb      	ldrb	r3, [r7, #7]
 8002892:	493d      	ldr	r1, [pc, #244]	; (8002988 <HCSR04_compute_distance+0x130>)
 8002894:	015b      	lsls	r3, r3, #5
 8002896:	440b      	add	r3, r1
 8002898:	3318      	adds	r3, #24
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	429a      	cmp	r2, r3
 800289e:	d20e      	bcs.n	80028be <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 80028a0:	79fb      	ldrb	r3, [r7, #7]
 80028a2:	4a39      	ldr	r2, [pc, #228]	; (8002988 <HCSR04_compute_distance+0x130>)
 80028a4:	015b      	lsls	r3, r3, #5
 80028a6:	4413      	add	r3, r2
 80028a8:	3314      	adds	r3, #20
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	79fa      	ldrb	r2, [r7, #7]
 80028ae:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 80028b2:	3340      	adds	r3, #64	; 0x40
 80028b4:	4934      	ldr	r1, [pc, #208]	; (8002988 <HCSR04_compute_distance+0x130>)
 80028b6:	0152      	lsls	r2, r2, #5
 80028b8:	440a      	add	r2, r1
 80028ba:	3214      	adds	r2, #20
 80028bc:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 80028be:	79fb      	ldrb	r3, [r7, #7]
 80028c0:	4a31      	ldr	r2, [pc, #196]	; (8002988 <HCSR04_compute_distance+0x130>)
 80028c2:	015b      	lsls	r3, r3, #5
 80028c4:	4413      	add	r3, r2
 80028c6:	3314      	adds	r3, #20
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	79fb      	ldrb	r3, [r7, #7]
 80028cc:	492e      	ldr	r1, [pc, #184]	; (8002988 <HCSR04_compute_distance+0x130>)
 80028ce:	015b      	lsls	r3, r3, #5
 80028d0:	440b      	add	r3, r1
 80028d2:	3318      	adds	r3, #24
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d201      	bcs.n	80028de <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e050      	b.n	8002980 <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 80028de:	79fb      	ldrb	r3, [r7, #7]
 80028e0:	4a29      	ldr	r2, [pc, #164]	; (8002988 <HCSR04_compute_distance+0x130>)
 80028e2:	015b      	lsls	r3, r3, #5
 80028e4:	4413      	add	r3, r2
 80028e6:	3314      	adds	r3, #20
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	79fb      	ldrb	r3, [r7, #7]
 80028ec:	4926      	ldr	r1, [pc, #152]	; (8002988 <HCSR04_compute_distance+0x130>)
 80028ee:	015b      	lsls	r3, r3, #5
 80028f0:	440b      	add	r3, r1
 80028f2:	3318      	adds	r3, #24
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim ici en pulses de timer purs
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	4613      	mov	r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	4413      	add	r3, r2
 8002902:	015b      	lsls	r3, r3, #5
 8002904:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8002906:	f004 fc2f 	bl	8007168 <HAL_RCC_GetPCLK2Freq>
 800290a:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 800290c:	4b1f      	ldr	r3, [pc, #124]	; (800298c <HCSR04_compute_distance+0x134>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	0adb      	lsrs	r3, r3, #11
 8002912:	f003 0307 	and.w	r3, r3, #7
 8002916:	2b00      	cmp	r3, #0
 8002918:	d002      	beq.n	8002920 <HCSR04_compute_distance+0xc8>
			freq *= 2;
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	005b      	lsls	r3, r3, #1
 800291e:	60bb      	str	r3, [r7, #8]
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//frquence exprime en MHz
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	4a1b      	ldr	r2, [pc, #108]	; (8002990 <HCSR04_compute_distance+0x138>)
 8002924:	fba2 2303 	umull	r2, r3, r2, r3
 8002928:	0c9b      	lsrs	r3, r3, #18
 800292a:	60bb      	str	r3, [r7, #8]
	if(!freq)
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d101      	bne.n	8002936 <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e024      	b.n	8002980 <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 8002936:	68fa      	ldr	r2, [r7, #12]
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	fbb2 f3f3 	udiv	r3, r2, r3
 800293e:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8002946:	fb02 f303 	mul.w	r3, r2, r3
 800294a:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	4a11      	ldr	r2, [pc, #68]	; (8002994 <HCSR04_compute_distance+0x13c>)
 8002950:	fba2 2303 	umull	r2, r3, r2, r3
 8002954:	099b      	lsrs	r3, r3, #6
 8002956:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	085b      	lsrs	r3, r3, #1
 800295c:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del 5m, on considre que la distance n'a pas t acquise (ou bien est infinie)
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	f241 3288 	movw	r2, #5000	; 0x1388
 8002964:	4293      	cmp	r3, r2
 8002966:	d901      	bls.n	800296c <HCSR04_compute_distance+0x114>
		distance = 0;
 8002968:	2300      	movs	r3, #0
 800296a:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 800296c:	79fb      	ldrb	r3, [r7, #7]
 800296e:	68fa      	ldr	r2, [r7, #12]
 8002970:	b291      	uxth	r1, r2
 8002972:	4a05      	ldr	r2, [pc, #20]	; (8002988 <HCSR04_compute_distance+0x130>)
 8002974:	015b      	lsls	r3, r3, #5
 8002976:	4413      	add	r3, r2
 8002978:	331c      	adds	r3, #28
 800297a:	460a      	mov	r2, r1
 800297c:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 800297e:	2300      	movs	r3, #0
}
 8002980:	4618      	mov	r0, r3
 8002982:	3710      	adds	r7, #16
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	20000a60 	.word	0x20000a60
 800298c:	40021000 	.word	0x40021000
 8002990:	431bde83 	.word	0x431bde83
 8002994:	10624dd3 	.word	0x10624dd3

08002998 <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir t initialis pralablement
 * @pre		distance doit tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 8002998:	b480      	push	{r7}
 800299a:	b085      	sub	sp, #20
 800299c:	af00      	add	r7, sp, #0
 800299e:	4603      	mov	r3, r0
 80029a0:	6039      	str	r1, [r7, #0]
 80029a2:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 80029a4:	2302      	movs	r3, #2
 80029a6:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 80029a8:	79fb      	ldrb	r3, [r7, #7]
 80029aa:	4a1b      	ldr	r2, [pc, #108]	; (8002a18 <HCSR04_get_value+0x80>)
 80029ac:	015b      	lsls	r3, r3, #5
 80029ae:	4413      	add	r3, r2
 80029b0:	330e      	adds	r3, #14
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	2b08      	cmp	r3, #8
 80029b6:	d826      	bhi.n	8002a06 <HCSR04_get_value+0x6e>
 80029b8:	a201      	add	r2, pc, #4	; (adr r2, 80029c0 <HCSR04_get_value+0x28>)
 80029ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029be:	bf00      	nop
 80029c0:	08002a01 	.word	0x08002a01
 80029c4:	08002a01 	.word	0x08002a01
 80029c8:	08002a07 	.word	0x08002a07
 80029cc:	08002a07 	.word	0x08002a07
 80029d0:	08002a07 	.word	0x08002a07
 80029d4:	08002a07 	.word	0x08002a07
 80029d8:	080029fb 	.word	0x080029fb
 80029dc:	08002a01 	.word	0x08002a01
 80029e0:	080029e5 	.word	0x080029e5
	{
		case HCSR04_STATE_IDLE:	//on a reu une distance
			*distance = sensors[id].distance;
 80029e4:	79fb      	ldrb	r3, [r7, #7]
 80029e6:	4a0c      	ldr	r2, [pc, #48]	; (8002a18 <HCSR04_get_value+0x80>)
 80029e8:	015b      	lsls	r3, r3, #5
 80029ea:	4413      	add	r3, r2
 80029ec:	331c      	adds	r3, #28
 80029ee:	881a      	ldrh	r2, [r3, #0]
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 80029f4:	2300      	movs	r3, #0
 80029f6:	73fb      	strb	r3, [r7, #15]
			break;
 80029f8:	e008      	b.n	8002a0c <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	73fb      	strb	r3, [r7, #15]
			break;
 80029fe:	e005      	b.n	8002a0c <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc en mesure.
		case HCSR04_STATE_ERROR:						//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	73fb      	strb	r3, [r7, #15]
			break;
 8002a04:	e002      	b.n	8002a0c <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 8002a06:	2302      	movs	r3, #2
 8002a08:	73fb      	strb	r3, [r7, #15]
			break;
 8002a0a:	bf00      	nop
	}
	return ret;
 8002a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3714      	adds	r7, #20
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bc80      	pop	{r7}
 8002a16:	4770      	bx	lr
 8002a18:	20000a60 	.word	0x20000a60

08002a1c <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8002a20:	4b07      	ldr	r3, [pc, #28]	; (8002a40 <DMA1_Channel1_IRQHandler+0x24>)
 8002a22:	2201      	movs	r2, #1
 8002a24:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8002a26:	4807      	ldr	r0, [pc, #28]	; (8002a44 <DMA1_Channel1_IRQHandler+0x28>)
 8002a28:	f003 fcfc 	bl	8006424 <HAL_DMA_IRQHandler>
	if(callback_function)
 8002a2c:	4b06      	ldr	r3, [pc, #24]	; (8002a48 <DMA1_Channel1_IRQHandler+0x2c>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d002      	beq.n	8002a3a <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8002a34:	4b04      	ldr	r3, [pc, #16]	; (8002a48 <DMA1_Channel1_IRQHandler+0x2c>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4798      	blx	r3
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	20000b54 	.word	0x20000b54
 8002a44:	20000b0c 	.word	0x20000b0c
 8002a48:	20000b50 	.word	0x20000b50

08002a4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	4603      	mov	r3, r0
 8002a54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	db0b      	blt.n	8002a76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a5e:	79fb      	ldrb	r3, [r7, #7]
 8002a60:	f003 021f 	and.w	r2, r3, #31
 8002a64:	4906      	ldr	r1, [pc, #24]	; (8002a80 <__NVIC_EnableIRQ+0x34>)
 8002a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6a:	095b      	lsrs	r3, r3, #5
 8002a6c:	2001      	movs	r0, #1
 8002a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bc80      	pop	{r7}
 8002a7e:	4770      	bx	lr
 8002a80:	e000e100 	.word	0xe000e100

08002a84 <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	607a      	str	r2, [r7, #4]
 8002a90:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 8002a92:	7afb      	ldrb	r3, [r7, #11]
 8002a94:	4907      	ldr	r1, [pc, #28]	; (8002ab4 <EXTIT_set_callback+0x30>)
 8002a96:	68fa      	ldr	r2, [r7, #12]
 8002a98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d003      	beq.n	8002aaa <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 8002aa2:	7afb      	ldrb	r3, [r7, #11]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f000 f807 	bl	8002ab8 <EXTIT_enable>
}
 8002aaa:	bf00      	nop
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	20000b58 	.word	0x20000b58

08002ab8 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	4603      	mov	r3, r0
 8002ac0:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 8002ac2:	79fb      	ldrb	r3, [r7, #7]
 8002ac4:	2b0f      	cmp	r3, #15
 8002ac6:	d80c      	bhi.n	8002ae2 <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 8002ac8:	79fb      	ldrb	r3, [r7, #7]
 8002aca:	2201      	movs	r2, #1
 8002acc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad0:	b21a      	sxth	r2, r3
 8002ad2:	4b1f      	ldr	r3, [pc, #124]	; (8002b50 <EXTIT_enable+0x98>)
 8002ad4:	881b      	ldrh	r3, [r3, #0]
 8002ad6:	b21b      	sxth	r3, r3
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	b21b      	sxth	r3, r3
 8002adc:	b29a      	uxth	r2, r3
 8002ade:	4b1c      	ldr	r3, [pc, #112]	; (8002b50 <EXTIT_enable+0x98>)
 8002ae0:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 8002ae2:	79fb      	ldrb	r3, [r7, #7]
 8002ae4:	2b04      	cmp	r3, #4
 8002ae6:	d821      	bhi.n	8002b2c <EXTIT_enable+0x74>
 8002ae8:	a201      	add	r2, pc, #4	; (adr r2, 8002af0 <EXTIT_enable+0x38>)
 8002aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aee:	bf00      	nop
 8002af0:	08002b05 	.word	0x08002b05
 8002af4:	08002b0d 	.word	0x08002b0d
 8002af8:	08002b15 	.word	0x08002b15
 8002afc:	08002b1d 	.word	0x08002b1d
 8002b00:	08002b25 	.word	0x08002b25
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 8002b04:	2006      	movs	r0, #6
 8002b06:	f7ff ffa1 	bl	8002a4c <__NVIC_EnableIRQ>
 8002b0a:	e01d      	b.n	8002b48 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 8002b0c:	2007      	movs	r0, #7
 8002b0e:	f7ff ff9d 	bl	8002a4c <__NVIC_EnableIRQ>
 8002b12:	e019      	b.n	8002b48 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 8002b14:	2008      	movs	r0, #8
 8002b16:	f7ff ff99 	bl	8002a4c <__NVIC_EnableIRQ>
 8002b1a:	e015      	b.n	8002b48 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 8002b1c:	2009      	movs	r0, #9
 8002b1e:	f7ff ff95 	bl	8002a4c <__NVIC_EnableIRQ>
 8002b22:	e011      	b.n	8002b48 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 8002b24:	200a      	movs	r0, #10
 8002b26:	f7ff ff91 	bl	8002a4c <__NVIC_EnableIRQ>
 8002b2a:	e00d      	b.n	8002b48 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 8002b2c:	79fb      	ldrb	r3, [r7, #7]
 8002b2e:	2b09      	cmp	r3, #9
 8002b30:	d803      	bhi.n	8002b3a <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002b32:	2017      	movs	r0, #23
 8002b34:	f7ff ff8a 	bl	8002a4c <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 8002b38:	e005      	b.n	8002b46 <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 8002b3a:	79fb      	ldrb	r3, [r7, #7]
 8002b3c:	2b0f      	cmp	r3, #15
 8002b3e:	d802      	bhi.n	8002b46 <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002b40:	2028      	movs	r0, #40	; 0x28
 8002b42:	f7ff ff83 	bl	8002a4c <__NVIC_EnableIRQ>
			break;
 8002b46:	bf00      	nop
	}
}
 8002b48:	bf00      	nop
 8002b4a:	3708      	adds	r7, #8
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	20000b98 	.word	0x20000b98

08002b54 <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b085      	sub	sp, #20
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 8002b5e:	23ff      	movs	r3, #255	; 0xff
 8002b60:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 8002b62:	88fb      	ldrh	r3, [r7, #6]
 8002b64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b68:	f000 80b8 	beq.w	8002cdc <EXTI_gpiopin_to_pin_number+0x188>
 8002b6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b70:	f300 80b7 	bgt.w	8002ce2 <EXTI_gpiopin_to_pin_number+0x18e>
 8002b74:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b78:	f000 80ad 	beq.w	8002cd6 <EXTI_gpiopin_to_pin_number+0x182>
 8002b7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b80:	f300 80af 	bgt.w	8002ce2 <EXTI_gpiopin_to_pin_number+0x18e>
 8002b84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b88:	f000 80a2 	beq.w	8002cd0 <EXTI_gpiopin_to_pin_number+0x17c>
 8002b8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b90:	f300 80a7 	bgt.w	8002ce2 <EXTI_gpiopin_to_pin_number+0x18e>
 8002b94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b98:	f000 8097 	beq.w	8002cca <EXTI_gpiopin_to_pin_number+0x176>
 8002b9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ba0:	f300 809f 	bgt.w	8002ce2 <EXTI_gpiopin_to_pin_number+0x18e>
 8002ba4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ba8:	f000 808c 	beq.w	8002cc4 <EXTI_gpiopin_to_pin_number+0x170>
 8002bac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bb0:	f300 8097 	bgt.w	8002ce2 <EXTI_gpiopin_to_pin_number+0x18e>
 8002bb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bb8:	f000 8081 	beq.w	8002cbe <EXTI_gpiopin_to_pin_number+0x16a>
 8002bbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bc0:	f300 808f 	bgt.w	8002ce2 <EXTI_gpiopin_to_pin_number+0x18e>
 8002bc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bc8:	d076      	beq.n	8002cb8 <EXTI_gpiopin_to_pin_number+0x164>
 8002bca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bce:	f300 8088 	bgt.w	8002ce2 <EXTI_gpiopin_to_pin_number+0x18e>
 8002bd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bd6:	d06c      	beq.n	8002cb2 <EXTI_gpiopin_to_pin_number+0x15e>
 8002bd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bdc:	f300 8081 	bgt.w	8002ce2 <EXTI_gpiopin_to_pin_number+0x18e>
 8002be0:	2b80      	cmp	r3, #128	; 0x80
 8002be2:	d063      	beq.n	8002cac <EXTI_gpiopin_to_pin_number+0x158>
 8002be4:	2b80      	cmp	r3, #128	; 0x80
 8002be6:	dc7c      	bgt.n	8002ce2 <EXTI_gpiopin_to_pin_number+0x18e>
 8002be8:	2b20      	cmp	r3, #32
 8002bea:	dc47      	bgt.n	8002c7c <EXTI_gpiopin_to_pin_number+0x128>
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	dd78      	ble.n	8002ce2 <EXTI_gpiopin_to_pin_number+0x18e>
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	2b1f      	cmp	r3, #31
 8002bf4:	d875      	bhi.n	8002ce2 <EXTI_gpiopin_to_pin_number+0x18e>
 8002bf6:	a201      	add	r2, pc, #4	; (adr r2, 8002bfc <EXTI_gpiopin_to_pin_number+0xa8>)
 8002bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bfc:	08002c83 	.word	0x08002c83
 8002c00:	08002c89 	.word	0x08002c89
 8002c04:	08002ce3 	.word	0x08002ce3
 8002c08:	08002c8f 	.word	0x08002c8f
 8002c0c:	08002ce3 	.word	0x08002ce3
 8002c10:	08002ce3 	.word	0x08002ce3
 8002c14:	08002ce3 	.word	0x08002ce3
 8002c18:	08002c95 	.word	0x08002c95
 8002c1c:	08002ce3 	.word	0x08002ce3
 8002c20:	08002ce3 	.word	0x08002ce3
 8002c24:	08002ce3 	.word	0x08002ce3
 8002c28:	08002ce3 	.word	0x08002ce3
 8002c2c:	08002ce3 	.word	0x08002ce3
 8002c30:	08002ce3 	.word	0x08002ce3
 8002c34:	08002ce3 	.word	0x08002ce3
 8002c38:	08002c9b 	.word	0x08002c9b
 8002c3c:	08002ce3 	.word	0x08002ce3
 8002c40:	08002ce3 	.word	0x08002ce3
 8002c44:	08002ce3 	.word	0x08002ce3
 8002c48:	08002ce3 	.word	0x08002ce3
 8002c4c:	08002ce3 	.word	0x08002ce3
 8002c50:	08002ce3 	.word	0x08002ce3
 8002c54:	08002ce3 	.word	0x08002ce3
 8002c58:	08002ce3 	.word	0x08002ce3
 8002c5c:	08002ce3 	.word	0x08002ce3
 8002c60:	08002ce3 	.word	0x08002ce3
 8002c64:	08002ce3 	.word	0x08002ce3
 8002c68:	08002ce3 	.word	0x08002ce3
 8002c6c:	08002ce3 	.word	0x08002ce3
 8002c70:	08002ce3 	.word	0x08002ce3
 8002c74:	08002ce3 	.word	0x08002ce3
 8002c78:	08002ca1 	.word	0x08002ca1
 8002c7c:	2b40      	cmp	r3, #64	; 0x40
 8002c7e:	d012      	beq.n	8002ca6 <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 8002c80:	e02f      	b.n	8002ce2 <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 8002c82:	2300      	movs	r3, #0
 8002c84:	73fb      	strb	r3, [r7, #15]
 8002c86:	e02d      	b.n	8002ce4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	73fb      	strb	r3, [r7, #15]
 8002c8c:	e02a      	b.n	8002ce4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 8002c8e:	2302      	movs	r3, #2
 8002c90:	73fb      	strb	r3, [r7, #15]
 8002c92:	e027      	b.n	8002ce4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 8002c94:	2303      	movs	r3, #3
 8002c96:	73fb      	strb	r3, [r7, #15]
 8002c98:	e024      	b.n	8002ce4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 8002c9a:	2304      	movs	r3, #4
 8002c9c:	73fb      	strb	r3, [r7, #15]
 8002c9e:	e021      	b.n	8002ce4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 8002ca0:	2305      	movs	r3, #5
 8002ca2:	73fb      	strb	r3, [r7, #15]
 8002ca4:	e01e      	b.n	8002ce4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 8002ca6:	2306      	movs	r3, #6
 8002ca8:	73fb      	strb	r3, [r7, #15]
 8002caa:	e01b      	b.n	8002ce4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 8002cac:	2307      	movs	r3, #7
 8002cae:	73fb      	strb	r3, [r7, #15]
 8002cb0:	e018      	b.n	8002ce4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 8002cb2:	2308      	movs	r3, #8
 8002cb4:	73fb      	strb	r3, [r7, #15]
 8002cb6:	e015      	b.n	8002ce4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 8002cb8:	2309      	movs	r3, #9
 8002cba:	73fb      	strb	r3, [r7, #15]
 8002cbc:	e012      	b.n	8002ce4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 8002cbe:	230a      	movs	r3, #10
 8002cc0:	73fb      	strb	r3, [r7, #15]
 8002cc2:	e00f      	b.n	8002ce4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 8002cc4:	230b      	movs	r3, #11
 8002cc6:	73fb      	strb	r3, [r7, #15]
 8002cc8:	e00c      	b.n	8002ce4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 8002cca:	230c      	movs	r3, #12
 8002ccc:	73fb      	strb	r3, [r7, #15]
 8002cce:	e009      	b.n	8002ce4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 8002cd0:	230d      	movs	r3, #13
 8002cd2:	73fb      	strb	r3, [r7, #15]
 8002cd4:	e006      	b.n	8002ce4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 8002cd6:	230e      	movs	r3, #14
 8002cd8:	73fb      	strb	r3, [r7, #15]
 8002cda:	e003      	b.n	8002ce4 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 8002cdc:	230f      	movs	r3, #15
 8002cde:	73fb      	strb	r3, [r7, #15]
 8002ce0:	e000      	b.n	8002ce4 <EXTI_gpiopin_to_pin_number+0x190>
			break;
 8002ce2:	bf00      	nop
	}
	return ret;
 8002ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3714      	adds	r7, #20
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr

08002cf0 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8002cfa:	79fb      	ldrb	r3, [r7, #7]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002d02:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8002d04:	4b10      	ldr	r3, [pc, #64]	; (8002d48 <EXTI_call+0x58>)
 8002d06:	695a      	ldr	r2, [r3, #20]
 8002d08:	89fb      	ldrh	r3, [r7, #14]
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d016      	beq.n	8002d3e <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8002d10:	4a0d      	ldr	r2, [pc, #52]	; (8002d48 <EXTI_call+0x58>)
 8002d12:	89fb      	ldrh	r3, [r7, #14]
 8002d14:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8002d16:	4b0d      	ldr	r3, [pc, #52]	; (8002d4c <EXTI_call+0x5c>)
 8002d18:	881a      	ldrh	r2, [r3, #0]
 8002d1a:	89fb      	ldrh	r3, [r7, #14]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d00c      	beq.n	8002d3e <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8002d24:	79fb      	ldrb	r3, [r7, #7]
 8002d26:	4a0a      	ldr	r2, [pc, #40]	; (8002d50 <EXTI_call+0x60>)
 8002d28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d006      	beq.n	8002d3e <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8002d30:	79fb      	ldrb	r3, [r7, #7]
 8002d32:	4a07      	ldr	r2, [pc, #28]	; (8002d50 <EXTI_call+0x60>)
 8002d34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d38:	89fa      	ldrh	r2, [r7, #14]
 8002d3a:	4610      	mov	r0, r2
 8002d3c:	4798      	blx	r3
		}
	}
}
 8002d3e:	bf00      	nop
 8002d40:	3710      	adds	r7, #16
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	40010400 	.word	0x40010400
 8002d4c:	20000b98 	.word	0x20000b98
 8002d50:	20000b58 	.word	0x20000b58

08002d54 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8002d58:	2000      	movs	r0, #0
 8002d5a:	f7ff ffc9 	bl	8002cf0 <EXTI_call>
}
 8002d5e:	bf00      	nop
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8002d66:	2001      	movs	r0, #1
 8002d68:	f7ff ffc2 	bl	8002cf0 <EXTI_call>
}
 8002d6c:	bf00      	nop
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8002d74:	2002      	movs	r0, #2
 8002d76:	f7ff ffbb 	bl	8002cf0 <EXTI_call>
}
 8002d7a:	bf00      	nop
 8002d7c:	bd80      	pop	{r7, pc}

08002d7e <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8002d7e:	b580      	push	{r7, lr}
 8002d80:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8002d82:	2003      	movs	r0, #3
 8002d84:	f7ff ffb4 	bl	8002cf0 <EXTI_call>
}
 8002d88:	bf00      	nop
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8002d90:	2004      	movs	r0, #4
 8002d92:	f7ff ffad 	bl	8002cf0 <EXTI_call>
}
 8002d96:	bf00      	nop
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8002d9e:	2005      	movs	r0, #5
 8002da0:	f7ff ffa6 	bl	8002cf0 <EXTI_call>
	EXTI_call(6);
 8002da4:	2006      	movs	r0, #6
 8002da6:	f7ff ffa3 	bl	8002cf0 <EXTI_call>
	EXTI_call(7);
 8002daa:	2007      	movs	r0, #7
 8002dac:	f7ff ffa0 	bl	8002cf0 <EXTI_call>
	EXTI_call(8);
 8002db0:	2008      	movs	r0, #8
 8002db2:	f7ff ff9d 	bl	8002cf0 <EXTI_call>
	EXTI_call(9);
 8002db6:	2009      	movs	r0, #9
 8002db8:	f7ff ff9a 	bl	8002cf0 <EXTI_call>
}
 8002dbc:	bf00      	nop
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8002dc4:	200a      	movs	r0, #10
 8002dc6:	f7ff ff93 	bl	8002cf0 <EXTI_call>
	EXTI_call(11);
 8002dca:	200b      	movs	r0, #11
 8002dcc:	f7ff ff90 	bl	8002cf0 <EXTI_call>
	EXTI_call(12);
 8002dd0:	200c      	movs	r0, #12
 8002dd2:	f7ff ff8d 	bl	8002cf0 <EXTI_call>
	EXTI_call(13);
 8002dd6:	200d      	movs	r0, #13
 8002dd8:	f7ff ff8a 	bl	8002cf0 <EXTI_call>
	EXTI_call(14);
 8002ddc:	200e      	movs	r0, #14
 8002dde:	f7ff ff87 	bl	8002cf0 <EXTI_call>
	EXTI_call(15);
 8002de2:	200f      	movs	r0, #15
 8002de4:	f7ff ff84 	bl	8002cf0 <EXTI_call>
}
 8002de8:	bf00      	nop
 8002dea:	bd80      	pop	{r7, pc}

08002dec <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b089      	sub	sp, #36	; 0x24
 8002df0:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8002df2:	4b2d      	ldr	r3, [pc, #180]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	4a2c      	ldr	r2, [pc, #176]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002df8:	f043 0304 	orr.w	r3, r3, #4
 8002dfc:	6193      	str	r3, [r2, #24]
 8002dfe:	4b2a      	ldr	r3, [pc, #168]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002e00:	699b      	ldr	r3, [r3, #24]
 8002e02:	f003 0304 	and.w	r3, r3, #4
 8002e06:	61bb      	str	r3, [r7, #24]
 8002e08:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002e0a:	4b27      	ldr	r3, [pc, #156]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	4a26      	ldr	r2, [pc, #152]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002e10:	f043 0308 	orr.w	r3, r3, #8
 8002e14:	6193      	str	r3, [r2, #24]
 8002e16:	4b24      	ldr	r3, [pc, #144]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002e18:	699b      	ldr	r3, [r3, #24]
 8002e1a:	f003 0308 	and.w	r3, r3, #8
 8002e1e:	617b      	str	r3, [r7, #20]
 8002e20:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002e22:	4b21      	ldr	r3, [pc, #132]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002e24:	699b      	ldr	r3, [r3, #24]
 8002e26:	4a20      	ldr	r2, [pc, #128]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002e28:	f043 0310 	orr.w	r3, r3, #16
 8002e2c:	6193      	str	r3, [r2, #24]
 8002e2e:	4b1e      	ldr	r3, [pc, #120]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002e30:	699b      	ldr	r3, [r3, #24]
 8002e32:	f003 0310 	and.w	r3, r3, #16
 8002e36:	613b      	str	r3, [r7, #16]
 8002e38:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002e3a:	4b1b      	ldr	r3, [pc, #108]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	4a1a      	ldr	r2, [pc, #104]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002e40:	f043 0320 	orr.w	r3, r3, #32
 8002e44:	6193      	str	r3, [r2, #24]
 8002e46:	4b18      	ldr	r3, [pc, #96]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	f003 0320 	and.w	r3, r3, #32
 8002e4e:	60fb      	str	r3, [r7, #12]
 8002e50:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002e52:	4b15      	ldr	r3, [pc, #84]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002e54:	699b      	ldr	r3, [r3, #24]
 8002e56:	4a14      	ldr	r2, [pc, #80]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002e58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e5c:	6193      	str	r3, [r2, #24]
 8002e5e:	4b12      	ldr	r3, [pc, #72]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002e60:	699b      	ldr	r3, [r3, #24]
 8002e62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e66:	60bb      	str	r3, [r7, #8]
 8002e68:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8002e6a:	4b0f      	ldr	r3, [pc, #60]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002e6c:	699b      	ldr	r3, [r3, #24]
 8002e6e:	4a0e      	ldr	r2, [pc, #56]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002e70:	f043 0301 	orr.w	r3, r3, #1
 8002e74:	6193      	str	r3, [r2, #24]
 8002e76:	4b0c      	ldr	r3, [pc, #48]	; (8002ea8 <BSP_GPIO_Enable+0xbc>)
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	607b      	str	r3, [r7, #4]
 8002e80:	687b      	ldr	r3, [r7, #4]

#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 8002e82:	4b0a      	ldr	r3, [pc, #40]	; (8002eac <BSP_GPIO_Enable+0xc0>)
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	61fb      	str	r3, [r7, #28]
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002e8e:	61fb      	str	r3, [r7, #28]
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e96:	61fb      	str	r3, [r7, #28]
 8002e98:	4a04      	ldr	r2, [pc, #16]	; (8002eac <BSP_GPIO_Enable+0xc0>)
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	6053      	str	r3, [r2, #4]
#endif
}
 8002e9e:	bf00      	nop
 8002ea0:	3724      	adds	r7, #36	; 0x24
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bc80      	pop	{r7}
 8002ea6:	4770      	bx	lr
 8002ea8:	40021000 	.word	0x40021000
 8002eac:	40010000 	.word	0x40010000

08002eb0 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b088      	sub	sp, #32
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	60f8      	str	r0, [r7, #12]
 8002eb8:	60b9      	str	r1, [r7, #8]
 8002eba:	607a      	str	r2, [r7, #4]
 8002ebc:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8002eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ecc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8002ece:	f107 0310 	add.w	r3, r7, #16
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	68f8      	ldr	r0, [r7, #12]
 8002ed6:	f003 fbab 	bl	8006630 <HAL_GPIO_Init>
}
 8002eda:	bf00      	nop
 8002edc:	3720      	adds	r7, #32
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
	...

08002ee4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002ee8:	f3bf 8f4f 	dsb	sy
}
 8002eec:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002eee:	4b06      	ldr	r3, [pc, #24]	; (8002f08 <__NVIC_SystemReset+0x24>)
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002ef6:	4904      	ldr	r1, [pc, #16]	; (8002f08 <__NVIC_SystemReset+0x24>)
 8002ef8:	4b04      	ldr	r3, [pc, #16]	; (8002f0c <__NVIC_SystemReset+0x28>)
 8002efa:	4313      	orrs	r3, r2
 8002efc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002efe:	f3bf 8f4f 	dsb	sy
}
 8002f02:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002f04:	bf00      	nop
 8002f06:	e7fd      	b.n	8002f04 <__NVIC_SystemReset+0x20>
 8002f08:	e000ed00 	.word	0xe000ed00
 8002f0c:	05fa0004 	.word	0x05fa0004

08002f10 <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b08a      	sub	sp, #40	; 0x28
 8002f14:	af02      	add	r7, sp, #8
 8002f16:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a80      	ldr	r2, [pc, #512]	; (800311c <SPI_Init+0x20c>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d00a      	beq.n	8002f36 <SPI_Init+0x26>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4a7f      	ldr	r2, [pc, #508]	; (8003120 <SPI_Init+0x210>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d006      	beq.n	8002f36 <SPI_Init+0x26>
 8002f28:	4a7e      	ldr	r2, [pc, #504]	; (8003124 <SPI_Init+0x214>)
 8002f2a:	211e      	movs	r1, #30
 8002f2c:	487e      	ldr	r0, [pc, #504]	; (8003128 <SPI_Init+0x218>)
 8002f2e:	f006 f9d1 	bl	80092d4 <printf>
 8002f32:	f7ff ffd7 	bl	8002ee4 <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a79      	ldr	r2, [pc, #484]	; (8003120 <SPI_Init+0x210>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	bf0c      	ite	eq
 8002f3e:	2301      	moveq	r3, #1
 8002f40:	2300      	movne	r3, #0
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 8002f46:	7ffb      	ldrb	r3, [r7, #31]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d130      	bne.n	8002fae <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8002f4c:	4b77      	ldr	r3, [pc, #476]	; (800312c <SPI_Init+0x21c>)
 8002f4e:	699b      	ldr	r3, [r3, #24]
 8002f50:	4a76      	ldr	r2, [pc, #472]	; (800312c <SPI_Init+0x21c>)
 8002f52:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002f56:	6193      	str	r3, [r2, #24]
 8002f58:	4b74      	ldr	r3, [pc, #464]	; (800312c <SPI_Init+0x21c>)
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f60:	61bb      	str	r3, [r7, #24]
 8002f62:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002f64:	4b71      	ldr	r3, [pc, #452]	; (800312c <SPI_Init+0x21c>)
 8002f66:	699b      	ldr	r3, [r3, #24]
 8002f68:	4a70      	ldr	r2, [pc, #448]	; (800312c <SPI_Init+0x21c>)
 8002f6a:	f043 0304 	orr.w	r3, r3, #4
 8002f6e:	6193      	str	r3, [r2, #24]
 8002f70:	4b6e      	ldr	r3, [pc, #440]	; (800312c <SPI_Init+0x21c>)
 8002f72:	699b      	ldr	r3, [r3, #24]
 8002f74:	f003 0304 	and.w	r3, r3, #4
 8002f78:	617b      	str	r3, [r7, #20]
 8002f7a:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	9300      	str	r3, [sp, #0]
 8002f80:	2301      	movs	r3, #1
 8002f82:	2202      	movs	r2, #2
 8002f84:	2120      	movs	r1, #32
 8002f86:	486a      	ldr	r0, [pc, #424]	; (8003130 <SPI_Init+0x220>)
 8002f88:	f7ff ff92 	bl	8002eb0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	9300      	str	r3, [sp, #0]
 8002f90:	2301      	movs	r3, #1
 8002f92:	2200      	movs	r2, #0
 8002f94:	2140      	movs	r1, #64	; 0x40
 8002f96:	4866      	ldr	r0, [pc, #408]	; (8003130 <SPI_Init+0x220>)
 8002f98:	f7ff ff8a 	bl	8002eb0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	9300      	str	r3, [sp, #0]
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	2202      	movs	r2, #2
 8002fa4:	2180      	movs	r1, #128	; 0x80
 8002fa6:	4862      	ldr	r0, [pc, #392]	; (8003130 <SPI_Init+0x220>)
 8002fa8:	f7ff ff82 	bl	8002eb0 <BSP_GPIO_PinCfg>
 8002fac:	e032      	b.n	8003014 <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 8002fae:	4b5f      	ldr	r3, [pc, #380]	; (800312c <SPI_Init+0x21c>)
 8002fb0:	69db      	ldr	r3, [r3, #28]
 8002fb2:	4a5e      	ldr	r2, [pc, #376]	; (800312c <SPI_Init+0x21c>)
 8002fb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fb8:	61d3      	str	r3, [r2, #28]
 8002fba:	4b5c      	ldr	r3, [pc, #368]	; (800312c <SPI_Init+0x21c>)
 8002fbc:	69db      	ldr	r3, [r3, #28]
 8002fbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fc2:	613b      	str	r3, [r7, #16]
 8002fc4:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8002fc6:	4b59      	ldr	r3, [pc, #356]	; (800312c <SPI_Init+0x21c>)
 8002fc8:	699b      	ldr	r3, [r3, #24]
 8002fca:	4a58      	ldr	r2, [pc, #352]	; (800312c <SPI_Init+0x21c>)
 8002fcc:	f043 0308 	orr.w	r3, r3, #8
 8002fd0:	6193      	str	r3, [r2, #24]
 8002fd2:	4b56      	ldr	r3, [pc, #344]	; (800312c <SPI_Init+0x21c>)
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	f003 0308 	and.w	r3, r3, #8
 8002fda:	60fb      	str	r3, [r7, #12]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002fde:	2303      	movs	r3, #3
 8002fe0:	9300      	str	r3, [sp, #0]
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	2202      	movs	r2, #2
 8002fe6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002fea:	4852      	ldr	r0, [pc, #328]	; (8003134 <SPI_Init+0x224>)
 8002fec:	f7ff ff60 	bl	8002eb0 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	9300      	str	r3, [sp, #0]
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ffc:	484d      	ldr	r0, [pc, #308]	; (8003134 <SPI_Init+0x224>)
 8002ffe:	f7ff ff57 	bl	8002eb0 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8003002:	2303      	movs	r3, #3
 8003004:	9300      	str	r3, [sp, #0]
 8003006:	2301      	movs	r3, #1
 8003008:	2202      	movs	r2, #2
 800300a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800300e:	4849      	ldr	r0, [pc, #292]	; (8003134 <SPI_Init+0x224>)
 8003010:	f7ff ff4e 	bl	8002eb0 <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 8003014:	7ffb      	ldrb	r3, [r7, #31]
 8003016:	4a48      	ldr	r2, [pc, #288]	; (8003138 <SPI_Init+0x228>)
 8003018:	2158      	movs	r1, #88	; 0x58
 800301a:	fb01 f303 	mul.w	r3, r1, r3
 800301e:	4413      	add	r3, r2
 8003020:	687a      	ldr	r2, [r7, #4]
 8003022:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003024:	7ffb      	ldrb	r3, [r7, #31]
 8003026:	4a44      	ldr	r2, [pc, #272]	; (8003138 <SPI_Init+0x228>)
 8003028:	2158      	movs	r1, #88	; 0x58
 800302a:	fb01 f303 	mul.w	r3, r1, r3
 800302e:	4413      	add	r3, r2
 8003030:	331c      	adds	r3, #28
 8003032:	2210      	movs	r2, #16
 8003034:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 8003036:	7ffb      	ldrb	r3, [r7, #31]
 8003038:	4a3f      	ldr	r2, [pc, #252]	; (8003138 <SPI_Init+0x228>)
 800303a:	2158      	movs	r1, #88	; 0x58
 800303c:	fb01 f303 	mul.w	r3, r1, r3
 8003040:	4413      	add	r3, r2
 8003042:	3314      	adds	r3, #20
 8003044:	2200      	movs	r2, #0
 8003046:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8003048:	7ffb      	ldrb	r3, [r7, #31]
 800304a:	4a3b      	ldr	r2, [pc, #236]	; (8003138 <SPI_Init+0x228>)
 800304c:	2158      	movs	r1, #88	; 0x58
 800304e:	fb01 f303 	mul.w	r3, r1, r3
 8003052:	4413      	add	r3, r2
 8003054:	3310      	adds	r3, #16
 8003056:	2200      	movs	r2, #0
 8003058:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800305a:	7ffb      	ldrb	r3, [r7, #31]
 800305c:	4a36      	ldr	r2, [pc, #216]	; (8003138 <SPI_Init+0x228>)
 800305e:	2158      	movs	r1, #88	; 0x58
 8003060:	fb01 f303 	mul.w	r3, r1, r3
 8003064:	4413      	add	r3, r2
 8003066:	3328      	adds	r3, #40	; 0x28
 8003068:	2200      	movs	r2, #0
 800306a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 800306c:	7ffb      	ldrb	r3, [r7, #31]
 800306e:	4a32      	ldr	r2, [pc, #200]	; (8003138 <SPI_Init+0x228>)
 8003070:	2158      	movs	r1, #88	; 0x58
 8003072:	fb01 f303 	mul.w	r3, r1, r3
 8003076:	4413      	add	r3, r2
 8003078:	332c      	adds	r3, #44	; 0x2c
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 800307e:	7ffb      	ldrb	r3, [r7, #31]
 8003080:	4a2d      	ldr	r2, [pc, #180]	; (8003138 <SPI_Init+0x228>)
 8003082:	2158      	movs	r1, #88	; 0x58
 8003084:	fb01 f303 	mul.w	r3, r1, r3
 8003088:	4413      	add	r3, r2
 800308a:	330c      	adds	r3, #12
 800308c:	2200      	movs	r2, #0
 800308e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8003090:	7ffb      	ldrb	r3, [r7, #31]
 8003092:	4a29      	ldr	r2, [pc, #164]	; (8003138 <SPI_Init+0x228>)
 8003094:	2158      	movs	r1, #88	; 0x58
 8003096:	fb01 f303 	mul.w	r3, r1, r3
 800309a:	4413      	add	r3, r2
 800309c:	3308      	adds	r3, #8
 800309e:	2200      	movs	r2, #0
 80030a0:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 80030a2:	7ffb      	ldrb	r3, [r7, #31]
 80030a4:	4a24      	ldr	r2, [pc, #144]	; (8003138 <SPI_Init+0x228>)
 80030a6:	2158      	movs	r1, #88	; 0x58
 80030a8:	fb01 f303 	mul.w	r3, r1, r3
 80030ac:	4413      	add	r3, r2
 80030ae:	3320      	adds	r3, #32
 80030b0:	2200      	movs	r2, #0
 80030b2:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 80030b4:	7ffb      	ldrb	r3, [r7, #31]
 80030b6:	4a20      	ldr	r2, [pc, #128]	; (8003138 <SPI_Init+0x228>)
 80030b8:	2158      	movs	r1, #88	; 0x58
 80030ba:	fb01 f303 	mul.w	r3, r1, r3
 80030be:	4413      	add	r3, r2
 80030c0:	3304      	adds	r3, #4
 80030c2:	f44f 7282 	mov.w	r2, #260	; 0x104
 80030c6:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 80030c8:	7ffb      	ldrb	r3, [r7, #31]
 80030ca:	4a1b      	ldr	r2, [pc, #108]	; (8003138 <SPI_Init+0x228>)
 80030cc:	2158      	movs	r1, #88	; 0x58
 80030ce:	fb01 f303 	mul.w	r3, r1, r3
 80030d2:	4413      	add	r3, r2
 80030d4:	3318      	adds	r3, #24
 80030d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030da:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 80030dc:	7ffb      	ldrb	r3, [r7, #31]
 80030de:	4a16      	ldr	r2, [pc, #88]	; (8003138 <SPI_Init+0x228>)
 80030e0:	2158      	movs	r1, #88	; 0x58
 80030e2:	fb01 f303 	mul.w	r3, r1, r3
 80030e6:	4413      	add	r3, r2
 80030e8:	3324      	adds	r3, #36	; 0x24
 80030ea:	2200      	movs	r2, #0
 80030ec:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 80030ee:	7ffb      	ldrb	r3, [r7, #31]
 80030f0:	4a11      	ldr	r2, [pc, #68]	; (8003138 <SPI_Init+0x228>)
 80030f2:	2158      	movs	r1, #88	; 0x58
 80030f4:	fb01 f303 	mul.w	r3, r1, r3
 80030f8:	4413      	add	r3, r2
 80030fa:	3351      	adds	r3, #81	; 0x51
 80030fc:	2200      	movs	r2, #0
 80030fe:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 8003100:	7ffb      	ldrb	r3, [r7, #31]
 8003102:	2258      	movs	r2, #88	; 0x58
 8003104:	fb02 f303 	mul.w	r3, r2, r3
 8003108:	4a0b      	ldr	r2, [pc, #44]	; (8003138 <SPI_Init+0x228>)
 800310a:	4413      	add	r3, r2
 800310c:	4618      	mov	r0, r3
 800310e:	f004 fe19 	bl	8007d44 <HAL_SPI_Init>
}
 8003112:	bf00      	nop
 8003114:	3720      	adds	r7, #32
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	40013000 	.word	0x40013000
 8003120:	40003800 	.word	0x40003800
 8003124:	08011060 	.word	0x08011060
 8003128:	08011080 	.word	0x08011080
 800312c:	40021000 	.word	0x40021000
 8003130:	40010800 	.word	0x40010800
 8003134:	40010c00 	.word	0x40010c00
 8003138:	20000b9c 	.word	0x20000b9c

0800313c <SPI_ReadNoRegister>:
 * @brief Cette fonction sert  recevoir une donne sur l'un des bus SPI.
 * @param SPIx est le SPI  lire.
 * @retval cette fonction retourne la donne lue sur le SPI choisi.
 */
uint8_t SPI_ReadNoRegister(SPI_TypeDef* SPIx)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
	uint8_t data;
	assert(SPIx == SPI1 || SPIx == SPI2);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a14      	ldr	r2, [pc, #80]	; (8003198 <SPI_ReadNoRegister+0x5c>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d00a      	beq.n	8003162 <SPI_ReadNoRegister+0x26>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	4a13      	ldr	r2, [pc, #76]	; (800319c <SPI_ReadNoRegister+0x60>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d006      	beq.n	8003162 <SPI_ReadNoRegister+0x26>
 8003154:	4a12      	ldr	r2, [pc, #72]	; (80031a0 <SPI_ReadNoRegister+0x64>)
 8003156:	2164      	movs	r1, #100	; 0x64
 8003158:	4812      	ldr	r0, [pc, #72]	; (80031a4 <SPI_ReadNoRegister+0x68>)
 800315a:	f006 f8bb 	bl	80092d4 <printf>
 800315e:	f7ff fec1 	bl	8002ee4 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a0d      	ldr	r2, [pc, #52]	; (800319c <SPI_ReadNoRegister+0x60>)
 8003166:	4293      	cmp	r3, r2
 8003168:	bf0c      	ite	eq
 800316a:	2301      	moveq	r3, #1
 800316c:	2300      	movne	r3, #0
 800316e:	b2db      	uxtb	r3, r3
 8003170:	73fb      	strb	r3, [r7, #15]
	data = 0x00;
 8003172:	2300      	movs	r3, #0
 8003174:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Receive(&hSPI[id],&data,1,100);
 8003176:	7bfb      	ldrb	r3, [r7, #15]
 8003178:	2258      	movs	r2, #88	; 0x58
 800317a:	fb02 f303 	mul.w	r3, r2, r3
 800317e:	4a0a      	ldr	r2, [pc, #40]	; (80031a8 <SPI_ReadNoRegister+0x6c>)
 8003180:	1898      	adds	r0, r3, r2
 8003182:	f107 010e 	add.w	r1, r7, #14
 8003186:	2364      	movs	r3, #100	; 0x64
 8003188:	2201      	movs	r2, #1
 800318a:	f004 f988 	bl	800749e <HAL_SPI_Receive>
	return data;
 800318e:	7bbb      	ldrb	r3, [r7, #14]
}
 8003190:	4618      	mov	r0, r3
 8003192:	3710      	adds	r7, #16
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	40013000 	.word	0x40013000
 800319c:	40003800 	.word	0x40003800
 80031a0:	08011060 	.word	0x08011060
 80031a4:	08011080 	.word	0x08011080
 80031a8:	20000b9c 	.word	0x20000b9c

080031ac <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b084      	sub	sp, #16
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	460b      	mov	r3, r1
 80031b6:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a12      	ldr	r2, [pc, #72]	; (8003204 <SPI_WriteNoRegister+0x58>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d00a      	beq.n	80031d6 <SPI_WriteNoRegister+0x2a>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a11      	ldr	r2, [pc, #68]	; (8003208 <SPI_WriteNoRegister+0x5c>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d006      	beq.n	80031d6 <SPI_WriteNoRegister+0x2a>
 80031c8:	4a10      	ldr	r2, [pc, #64]	; (800320c <SPI_WriteNoRegister+0x60>)
 80031ca:	217f      	movs	r1, #127	; 0x7f
 80031cc:	4810      	ldr	r0, [pc, #64]	; (8003210 <SPI_WriteNoRegister+0x64>)
 80031ce:	f006 f881 	bl	80092d4 <printf>
 80031d2:	f7ff fe87 	bl	8002ee4 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a0b      	ldr	r2, [pc, #44]	; (8003208 <SPI_WriteNoRegister+0x5c>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	bf0c      	ite	eq
 80031de:	2301      	moveq	r3, #1
 80031e0:	2300      	movne	r3, #0
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 80031e6:	7bfb      	ldrb	r3, [r7, #15]
 80031e8:	2258      	movs	r2, #88	; 0x58
 80031ea:	fb02 f303 	mul.w	r3, r2, r3
 80031ee:	4a09      	ldr	r2, [pc, #36]	; (8003214 <SPI_WriteNoRegister+0x68>)
 80031f0:	1898      	adds	r0, r3, r2
 80031f2:	1cf9      	adds	r1, r7, #3
 80031f4:	2364      	movs	r3, #100	; 0x64
 80031f6:	2201      	movs	r2, #1
 80031f8:	f003 fff1 	bl	80071de <HAL_SPI_Transmit>
}
 80031fc:	bf00      	nop
 80031fe:	3710      	adds	r7, #16
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}
 8003204:	40013000 	.word	0x40013000
 8003208:	40003800 	.word	0x40003800
 800320c:	08011060 	.word	0x08011060
 8003210:	08011080 	.word	0x08011080
 8003214:	20000b9c 	.word	0x20000b9c

08003218 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b086      	sub	sp, #24
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	4613      	mov	r3, r2
 8003224:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	4a12      	ldr	r2, [pc, #72]	; (8003274 <SPI_WriteMultiNoRegister+0x5c>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d00a      	beq.n	8003244 <SPI_WriteMultiNoRegister+0x2c>
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	4a11      	ldr	r2, [pc, #68]	; (8003278 <SPI_WriteMultiNoRegister+0x60>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d006      	beq.n	8003244 <SPI_WriteMultiNoRegister+0x2c>
 8003236:	4a11      	ldr	r2, [pc, #68]	; (800327c <SPI_WriteMultiNoRegister+0x64>)
 8003238:	218c      	movs	r1, #140	; 0x8c
 800323a:	4811      	ldr	r0, [pc, #68]	; (8003280 <SPI_WriteMultiNoRegister+0x68>)
 800323c:	f006 f84a 	bl	80092d4 <printf>
 8003240:	f7ff fe50 	bl	8002ee4 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	4a0c      	ldr	r2, [pc, #48]	; (8003278 <SPI_WriteMultiNoRegister+0x60>)
 8003248:	4293      	cmp	r3, r2
 800324a:	bf0c      	ite	eq
 800324c:	2301      	moveq	r3, #1
 800324e:	2300      	movne	r3, #0
 8003250:	b2db      	uxtb	r3, r3
 8003252:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 8003254:	7dfb      	ldrb	r3, [r7, #23]
 8003256:	2258      	movs	r2, #88	; 0x58
 8003258:	fb02 f303 	mul.w	r3, r2, r3
 800325c:	4a09      	ldr	r2, [pc, #36]	; (8003284 <SPI_WriteMultiNoRegister+0x6c>)
 800325e:	1898      	adds	r0, r3, r2
 8003260:	88fa      	ldrh	r2, [r7, #6]
 8003262:	2364      	movs	r3, #100	; 0x64
 8003264:	68b9      	ldr	r1, [r7, #8]
 8003266:	f003 ffba 	bl	80071de <HAL_SPI_Transmit>
}
 800326a:	bf00      	nop
 800326c:	3718      	adds	r7, #24
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	40013000 	.word	0x40013000
 8003278:	40003800 	.word	0x40003800
 800327c:	08011060 	.word	0x08011060
 8003280:	08011080 	.word	0x08011080
 8003284:	20000b9c 	.word	0x20000b9c

08003288 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 8003288:	b480      	push	{r7}
 800328a:	b085      	sub	sp, #20
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	460b      	mov	r3, r1
 8003292:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800329c:	2b00      	cmp	r3, #0
 800329e:	bf14      	ite	ne
 80032a0:	2301      	movne	r3, #1
 80032a2:	2300      	moveq	r3, #0
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a1e      	ldr	r2, [pc, #120]	; (8003324 <TM_SPI_SetDataSize+0x9c>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	bf0c      	ite	eq
 80032b0:	2301      	moveq	r3, #1
 80032b2:	2300      	movne	r3, #0
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 80032c4:	78fb      	ldrb	r3, [r7, #3]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d110      	bne.n	80032ec <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 80032ca:	7bbb      	ldrb	r3, [r7, #14]
 80032cc:	4a16      	ldr	r2, [pc, #88]	; (8003328 <TM_SPI_SetDataSize+0xa0>)
 80032ce:	2158      	movs	r1, #88	; 0x58
 80032d0:	fb01 f303 	mul.w	r3, r1, r3
 80032d4:	4413      	add	r3, r2
 80032d6:	330c      	adds	r3, #12
 80032d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80032dc:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	601a      	str	r2, [r3, #0]
 80032ea:	e00e      	b.n	800330a <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 80032ec:	7bbb      	ldrb	r3, [r7, #14]
 80032ee:	4a0e      	ldr	r2, [pc, #56]	; (8003328 <TM_SPI_SetDataSize+0xa0>)
 80032f0:	2158      	movs	r1, #88	; 0x58
 80032f2:	fb01 f303 	mul.w	r3, r1, r3
 80032f6:	4413      	add	r3, r2
 80032f8:	330c      	adds	r3, #12
 80032fa:	2200      	movs	r2, #0
 80032fc:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 8003316:	7bfb      	ldrb	r3, [r7, #15]
}
 8003318:	4618      	mov	r0, r3
 800331a:	3714      	adds	r7, #20
 800331c:	46bd      	mov	sp, r7
 800331e:	bc80      	pop	{r7}
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	40003800 	.word	0x40003800
 8003328:	20000b9c 	.word	0x20000b9c

0800332c <__NVIC_SystemReset>:
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003330:	f3bf 8f4f 	dsb	sy
}
 8003334:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003336:	4b06      	ldr	r3, [pc, #24]	; (8003350 <__NVIC_SystemReset+0x24>)
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800333e:	4904      	ldr	r1, [pc, #16]	; (8003350 <__NVIC_SystemReset+0x24>)
 8003340:	4b04      	ldr	r3, [pc, #16]	; (8003354 <__NVIC_SystemReset+0x28>)
 8003342:	4313      	orrs	r3, r2
 8003344:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003346:	f3bf 8f4f 	dsb	sy
}
 800334a:	bf00      	nop
    __NOP();
 800334c:	bf00      	nop
 800334e:	e7fd      	b.n	800334c <__NVIC_SystemReset+0x20>
 8003350:	e000ed00 	.word	0xe000ed00
 8003354:	05fa0004 	.word	0x05fa0004

08003358 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 800335c:	f7ff fd46 	bl	8002dec <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 8003360:	f000 f809 	bl	8003376 <SYS_ClockConfig>
}
 8003364:	bf00      	nop
 8003366:	bd80      	pop	{r7, pc}

08003368 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800336c:	2003      	movs	r0, #3
 800336e:	f002 ff95 	bl	800629c <HAL_NVIC_SetPriorityGrouping>
}
 8003372:	bf00      	nop
 8003374:	bd80      	pop	{r7, pc}

08003376 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b090      	sub	sp, #64	; 0x40
 800337a:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 800337c:	f107 0318 	add.w	r3, r7, #24
 8003380:	2228      	movs	r2, #40	; 0x28
 8003382:	2100      	movs	r1, #0
 8003384:	4618      	mov	r0, r3
 8003386:	f005 ff91 	bl	80092ac <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 800338a:	2302      	movs	r3, #2
 800338c:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800338e:	2300      	movs	r3, #0
 8003390:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8003392:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8003396:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003398:	2302      	movs	r3, #2
 800339a:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800339c:	2310      	movs	r3, #16
 800339e:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 80033a0:	2301      	movs	r3, #1
 80033a2:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 80033a4:	2300      	movs	r3, #0
 80033a6:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 80033a8:	2300      	movs	r3, #0
 80033aa:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 80033ac:	f107 0318 	add.w	r3, r7, #24
 80033b0:	4618      	mov	r0, r3
 80033b2:	f003 faf1 	bl	8006998 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80033b6:	2300      	movs	r3, #0
 80033b8:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 80033ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033be:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 80033c0:	2300      	movs	r3, #0
 80033c2:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80033c4:	2302      	movs	r3, #2
 80033c6:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80033c8:	230f      	movs	r3, #15
 80033ca:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80033cc:	1d3b      	adds	r3, r7, #4
 80033ce:	2102      	movs	r1, #2
 80033d0:	4618      	mov	r0, r3
 80033d2:	f003 fd61 	bl	8006e98 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 80033d6:	f001 fc57 	bl	8004c88 <SystemCoreClockUpdate>
}
 80033da:	bf00      	nop
 80033dc:	3740      	adds	r7, #64	; 0x40
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
	...

080033e4 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80033ec:	2204      	movs	r2, #4
 80033ee:	4902      	ldr	r1, [pc, #8]	; (80033f8 <_exit+0x14>)
 80033f0:	2001      	movs	r0, #1
 80033f2:	f000 f8db 	bl	80035ac <_write>
	while (1) {
 80033f6:	e7fe      	b.n	80033f6 <_exit+0x12>
 80033f8:	080110bc 	.word	0x080110bc

080033fc <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800340c:	605a      	str	r2, [r3, #4]
	return 0;
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	bc80      	pop	{r7}
 8003418:	4770      	bx	lr

0800341a <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 800341a:	b480      	push	{r7}
 800341c:	af00      	add	r7, sp, #0
	return 1;
 800341e:	2301      	movs	r3, #1
}
 8003420:	4618      	mov	r0, r3
 8003422:	46bd      	mov	sp, r7
 8003424:	bc80      	pop	{r7}
 8003426:	4770      	bx	lr

08003428 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003432:	f005 fcc7 	bl	8008dc4 <__errno>
 8003436:	4603      	mov	r3, r0
 8003438:	2216      	movs	r2, #22
 800343a:	601a      	str	r2, [r3, #0]
	return (-1);
 800343c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003440:	4618      	mov	r0, r3
 8003442:	3708      	adds	r7, #8
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}

08003448 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003450:	4b11      	ldr	r3, [pc, #68]	; (8003498 <_sbrk+0x50>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d102      	bne.n	800345e <_sbrk+0x16>
		heap_end = &end;
 8003458:	4b0f      	ldr	r3, [pc, #60]	; (8003498 <_sbrk+0x50>)
 800345a:	4a10      	ldr	r2, [pc, #64]	; (800349c <_sbrk+0x54>)
 800345c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800345e:	4b0e      	ldr	r3, [pc, #56]	; (8003498 <_sbrk+0x50>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003464:	4b0c      	ldr	r3, [pc, #48]	; (8003498 <_sbrk+0x50>)
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4413      	add	r3, r2
 800346c:	466a      	mov	r2, sp
 800346e:	4293      	cmp	r3, r2
 8003470:	d907      	bls.n	8003482 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003472:	f005 fca7 	bl	8008dc4 <__errno>
 8003476:	4603      	mov	r3, r0
 8003478:	220c      	movs	r2, #12
 800347a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800347c:	f04f 33ff 	mov.w	r3, #4294967295
 8003480:	e006      	b.n	8003490 <_sbrk+0x48>
	}

	heap_end += incr;
 8003482:	4b05      	ldr	r3, [pc, #20]	; (8003498 <_sbrk+0x50>)
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4413      	add	r3, r2
 800348a:	4a03      	ldr	r2, [pc, #12]	; (8003498 <_sbrk+0x50>)
 800348c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800348e:	68fb      	ldr	r3, [r7, #12]
}
 8003490:	4618      	mov	r0, r3
 8003492:	3710      	adds	r7, #16
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	20000c54 	.word	0x20000c54
 800349c:	20001140 	.word	0x20001140

080034a0 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 80034aa:	f005 fc8b 	bl	8008dc4 <__errno>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2200      	movs	r2, #0
 80034b2:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80034b4:	6838      	ldr	r0, [r7, #0]
 80034b6:	f7ff ffc7 	bl	8003448 <_sbrk>
 80034ba:	60f8      	str	r0, [r7, #12]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034c2:	d10b      	bne.n	80034dc <_sbrk_r+0x3c>
 80034c4:	f005 fc7e 	bl	8008dc4 <__errno>
 80034c8:	4603      	mov	r3, r0
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d005      	beq.n	80034dc <_sbrk_r+0x3c>
    ptr->_errno = errno;
 80034d0:	f005 fc78 	bl	8008dc4 <__errno>
 80034d4:	4603      	mov	r3, r0
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	601a      	str	r2, [r3, #0]
  return ret;
 80034dc:	68fb      	ldr	r3, [r7, #12]
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3710      	adds	r7, #16
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
	...

080034e8 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	4603      	mov	r3, r0
 80034f0:	71fb      	strb	r3, [r7, #7]
 80034f2:	460b      	mov	r3, r1
 80034f4:	71bb      	strb	r3, [r7, #6]
 80034f6:	4613      	mov	r3, r2
 80034f8:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 80034fa:	4b08      	ldr	r3, [pc, #32]	; (800351c <SYS_set_std_usart+0x34>)
 80034fc:	4a08      	ldr	r2, [pc, #32]	; (8003520 <SYS_set_std_usart+0x38>)
 80034fe:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8003500:	4a08      	ldr	r2, [pc, #32]	; (8003524 <SYS_set_std_usart+0x3c>)
 8003502:	79fb      	ldrb	r3, [r7, #7]
 8003504:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8003506:	4a08      	ldr	r2, [pc, #32]	; (8003528 <SYS_set_std_usart+0x40>)
 8003508:	79bb      	ldrb	r3, [r7, #6]
 800350a:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 800350c:	4a07      	ldr	r2, [pc, #28]	; (800352c <SYS_set_std_usart+0x44>)
 800350e:	797b      	ldrb	r3, [r7, #5]
 8003510:	7013      	strb	r3, [r2, #0]
}
 8003512:	bf00      	nop
 8003514:	370c      	adds	r7, #12
 8003516:	46bd      	mov	sp, r7
 8003518:	bc80      	pop	{r7}
 800351a:	4770      	bx	lr
 800351c:	20000c50 	.word	0x20000c50
 8003520:	e5e0e5e0 	.word	0xe5e0e5e0
 8003524:	20000c4e 	.word	0x20000c4e
 8003528:	20000c4c 	.word	0x20000c4c
 800352c:	20000c4d 	.word	0x20000c4d

08003530 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8003530:	b580      	push	{r7, lr}
 8003532:	b088      	sub	sp, #32
 8003534:	af00      	add	r7, sp, #0
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 800353c:	2300      	movs	r3, #0
 800353e:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d122      	bne.n	800358c <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8003546:	2300      	movs	r3, #0
 8003548:	61fb      	str	r3, [r7, #28]
 800354a:	e01a      	b.n	8003582 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 800354c:	bf00      	nop
 800354e:	4b16      	ldr	r3, [pc, #88]	; (80035a8 <_read+0x78>)
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	4618      	mov	r0, r3
 8003554:	f000 ffc6 	bl	80044e4 <UART_data_ready>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d0f7      	beq.n	800354e <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 800355e:	4b12      	ldr	r3, [pc, #72]	; (80035a8 <_read+0x78>)
 8003560:	781b      	ldrb	r3, [r3, #0]
 8003562:	4618      	mov	r0, r3
 8003564:	f000 ffdc 	bl	8004520 <UART_get_next_byte>
 8003568:	4603      	mov	r3, r0
 800356a:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	1c5a      	adds	r2, r3, #1
 8003570:	60ba      	str	r2, [r7, #8]
 8003572:	7dfa      	ldrb	r2, [r7, #23]
 8003574:	701a      	strb	r2, [r3, #0]
				num++;
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	3301      	adds	r3, #1
 800357a:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	3301      	adds	r3, #1
 8003580:	61fb      	str	r3, [r7, #28]
 8003582:	69fa      	ldr	r2, [r7, #28]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	429a      	cmp	r2, r3
 8003588:	dbe0      	blt.n	800354c <_read+0x1c>
			}
			break;
 800358a:	e007      	b.n	800359c <_read+0x6c>
		default:
			errno = EBADF;
 800358c:	f005 fc1a 	bl	8008dc4 <__errno>
 8003590:	4603      	mov	r3, r0
 8003592:	2209      	movs	r2, #9
 8003594:	601a      	str	r2, [r3, #0]
			return -1;
 8003596:	f04f 33ff 	mov.w	r3, #4294967295
 800359a:	e000      	b.n	800359e <_read+0x6e>
	}
	return num;
 800359c:	69bb      	ldr	r3, [r7, #24]
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3720      	adds	r7, #32
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	20000c4e 	.word	0x20000c4e

080035ac <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b086      	sub	sp, #24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d003      	beq.n	80035c6 <_write+0x1a>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d014      	beq.n	80035ee <_write+0x42>
 80035c4:	e027      	b.n	8003616 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80035c6:	2300      	movs	r3, #0
 80035c8:	617b      	str	r3, [r7, #20]
 80035ca:	e00b      	b.n	80035e4 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80035cc:	4b18      	ldr	r3, [pc, #96]	; (8003630 <_write+0x84>)
 80035ce:	7818      	ldrb	r0, [r3, #0]
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	1c5a      	adds	r2, r3, #1
 80035d4:	60ba      	str	r2, [r7, #8]
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	4619      	mov	r1, r3
 80035da:	f000 fffd 	bl	80045d8 <UART_putc>
			for (n = 0; n < len; n++)
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	3301      	adds	r3, #1
 80035e2:	617b      	str	r3, [r7, #20]
 80035e4:	697a      	ldr	r2, [r7, #20]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	dbef      	blt.n	80035cc <_write+0x20>
#endif
			}
			break;
 80035ec:	e01b      	b.n	8003626 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 80035ee:	2300      	movs	r3, #0
 80035f0:	617b      	str	r3, [r7, #20]
 80035f2:	e00b      	b.n	800360c <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 80035f4:	4b0f      	ldr	r3, [pc, #60]	; (8003634 <_write+0x88>)
 80035f6:	7818      	ldrb	r0, [r3, #0]
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	1c5a      	adds	r2, r3, #1
 80035fc:	60ba      	str	r2, [r7, #8]
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	4619      	mov	r1, r3
 8003602:	f000 ffe9 	bl	80045d8 <UART_putc>
			for (n = 0; n < len; n++)
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	3301      	adds	r3, #1
 800360a:	617b      	str	r3, [r7, #20]
 800360c:	697a      	ldr	r2, [r7, #20]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	429a      	cmp	r2, r3
 8003612:	dbef      	blt.n	80035f4 <_write+0x48>
#endif
			}
			break;
 8003614:	e007      	b.n	8003626 <_write+0x7a>
		default:
			errno = EBADF;
 8003616:	f005 fbd5 	bl	8008dc4 <__errno>
 800361a:	4603      	mov	r3, r0
 800361c:	2209      	movs	r2, #9
 800361e:	601a      	str	r2, [r3, #0]
			return -1;
 8003620:	f04f 33ff 	mov.w	r3, #4294967295
 8003624:	e000      	b.n	8003628 <_write+0x7c>
	}
	return len;
 8003626:	687b      	ldr	r3, [r7, #4]
}
 8003628:	4618      	mov	r0, r3
 800362a:	3718      	adds	r7, #24
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}
 8003630:	20000c4c 	.word	0x20000c4c
 8003634:	20000c4d 	.word	0x20000c4d

08003638 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8003638:	b40f      	push	{r0, r1, r2, r3}
 800363a:	b580      	push	{r7, lr}
 800363c:	b0c2      	sub	sp, #264	; 0x108
 800363e:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8003640:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8003644:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8003648:	4638      	mov	r0, r7
 800364a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800364e:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8003652:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003656:	f008 fb97 	bl	800bd88 <vsnprintf>
 800365a:	4603      	mov	r3, r0
 800365c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8003660:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003664:	2bff      	cmp	r3, #255	; 0xff
 8003666:	d902      	bls.n	800366e <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8003668:	23ff      	movs	r3, #255	; 0xff
 800366a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 800366e:	463b      	mov	r3, r7
 8003670:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8003674:	4619      	mov	r1, r3
 8003676:	2001      	movs	r0, #1
 8003678:	f000 fff0 	bl	800465c <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 800367c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8003680:	4618      	mov	r0, r3
 8003682:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8003686:	46bd      	mov	sp, r7
 8003688:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800368c:	b004      	add	sp, #16
 800368e:	4770      	bx	lr

08003690 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8003690:	b580      	push	{r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 800369a:	4b52      	ldr	r3, [pc, #328]	; (80037e4 <dump_trap_info+0x154>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a52      	ldr	r2, [pc, #328]	; (80037e8 <dump_trap_info+0x158>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d001      	beq.n	80036a8 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 80036a4:	f7ff fe42 	bl	800332c <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80036a8:	f3ef 8305 	mrs	r3, IPSR
 80036ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80036ae:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	4619      	mov	r1, r3
 80036b4:	484d      	ldr	r0, [pc, #308]	; (80037ec <dump_trap_info+0x15c>)
 80036b6:	f7ff ffbf 	bl	8003638 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	f003 0308 	and.w	r3, r3, #8
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d003      	beq.n	80036cc <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80036c4:	484a      	ldr	r0, [pc, #296]	; (80037f0 <dump_trap_info+0x160>)
 80036c6:	f7ff ffb7 	bl	8003638 <dump_printf>
 80036ca:	e002      	b.n	80036d2 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80036cc:	4849      	ldr	r0, [pc, #292]	; (80037f4 <dump_trap_info+0x164>)
 80036ce:	f7ff ffb3 	bl	8003638 <dump_printf>

	int offset, i;
	offset = 0;
 80036d2:	2300      	movs	r3, #0
 80036d4:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80036d6:	4848      	ldr	r0, [pc, #288]	; (80037f8 <dump_trap_info+0x168>)
 80036d8:	f7ff ffae 	bl	8003638 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	687a      	ldr	r2, [r7, #4]
 80036e2:	4413      	add	r3, r2
 80036e4:	6819      	ldr	r1, [r3, #0]
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	3301      	adds	r3, #1
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	4413      	add	r3, r2
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	461a      	mov	r2, r3
 80036f4:	4841      	ldr	r0, [pc, #260]	; (80037fc <dump_trap_info+0x16c>)
 80036f6:	f7ff ff9f 	bl	8003638 <dump_printf>
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	3302      	adds	r3, #2
 80036fe:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	4413      	add	r3, r2
 8003708:	6819      	ldr	r1, [r3, #0]
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	3301      	adds	r3, #1
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	4413      	add	r3, r2
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	461a      	mov	r2, r3
 8003718:	4839      	ldr	r0, [pc, #228]	; (8003800 <dump_trap_info+0x170>)
 800371a:	f7ff ff8d 	bl	8003638 <dump_printf>
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	3302      	adds	r3, #2
 8003722:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	1c5a      	adds	r2, r3, #1
 8003728:	617a      	str	r2, [r7, #20]
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	4413      	add	r3, r2
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4619      	mov	r1, r3
 8003734:	4833      	ldr	r0, [pc, #204]	; (8003804 <dump_trap_info+0x174>)
 8003736:	f7ff ff7f 	bl	8003638 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	1c5a      	adds	r2, r3, #1
 800373e:	617a      	str	r2, [r7, #20]
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	4413      	add	r3, r2
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4619      	mov	r1, r3
 800374a:	482f      	ldr	r0, [pc, #188]	; (8003808 <dump_trap_info+0x178>)
 800374c:	f7ff ff74 	bl	8003638 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	1c5a      	adds	r2, r3, #1
 8003754:	617a      	str	r2, [r7, #20]
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	4413      	add	r3, r2
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4619      	mov	r1, r3
 8003760:	482a      	ldr	r0, [pc, #168]	; (800380c <dump_trap_info+0x17c>)
 8003762:	f7ff ff69 	bl	8003638 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	1c5a      	adds	r2, r3, #1
 800376a:	617a      	str	r2, [r7, #20]
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	4413      	add	r3, r2
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4619      	mov	r1, r3
 8003776:	4826      	ldr	r0, [pc, #152]	; (8003810 <dump_trap_info+0x180>)
 8003778:	f7ff ff5e 	bl	8003638 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 800377c:	4825      	ldr	r0, [pc, #148]	; (8003814 <dump_trap_info+0x184>)
 800377e:	f7ff ff5b 	bl	8003638 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8003782:	2300      	movs	r3, #0
 8003784:	613b      	str	r3, [r7, #16]
 8003786:	e019      	b.n	80037bc <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	3301      	adds	r3, #1
 800378c:	f003 0303 	and.w	r3, r3, #3
 8003790:	2b00      	cmp	r3, #0
 8003792:	d105      	bne.n	80037a0 <dump_trap_info+0x110>
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d002      	beq.n	80037a0 <dump_trap_info+0x110>
			dump_printf("\n");
 800379a:	481f      	ldr	r0, [pc, #124]	; (8003818 <dump_trap_info+0x188>)
 800379c:	f7ff ff4c 	bl	8003638 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	1c5a      	adds	r2, r3, #1
 80037a4:	617a      	str	r2, [r7, #20]
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	4413      	add	r3, r2
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4619      	mov	r1, r3
 80037b0:	481a      	ldr	r0, [pc, #104]	; (800381c <dump_trap_info+0x18c>)
 80037b2:	f7ff ff41 	bl	8003638 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	3301      	adds	r3, #1
 80037ba:	613b      	str	r3, [r7, #16]
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	2b1f      	cmp	r3, #31
 80037c0:	dc06      	bgt.n	80037d0 <dump_trap_info+0x140>
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	4413      	add	r3, r2
 80037ca:	4a15      	ldr	r2, [pc, #84]	; (8003820 <dump_trap_info+0x190>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d3db      	bcc.n	8003788 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80037d0:	4811      	ldr	r0, [pc, #68]	; (8003818 <dump_trap_info+0x188>)
 80037d2:	f7ff ff31 	bl	8003638 <dump_printf>


	dump_printf("END of Fault Handler\n");
 80037d6:	4813      	ldr	r0, [pc, #76]	; (8003824 <dump_trap_info+0x194>)
 80037d8:	f7ff ff2e 	bl	8003638 <dump_printf>
}
 80037dc:	bf00      	nop
 80037de:	3718      	adds	r7, #24
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	20000c50 	.word	0x20000c50
 80037e8:	e5e0e5e0 	.word	0xe5e0e5e0
 80037ec:	08011100 	.word	0x08011100
 80037f0:	08011120 	.word	0x08011120
 80037f4:	08011138 	.word	0x08011138
 80037f8:	08011154 	.word	0x08011154
 80037fc:	08011168 	.word	0x08011168
 8003800:	08011188 	.word	0x08011188
 8003804:	080111a8 	.word	0x080111a8
 8003808:	080111b8 	.word	0x080111b8
 800380c:	080111cc 	.word	0x080111cc
 8003810:	080111e0 	.word	0x080111e0
 8003814:	080111f4 	.word	0x080111f4
 8003818:	08011204 	.word	0x08011204
 800381c:	08011208 	.word	0x08011208
 8003820:	20005000 	.word	0x20005000
 8003824:	08011214 	.word	0x08011214

08003828 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
 8003828:	f01e 0f04 	tst.w	lr, #4
 800382c:	bf0c      	ite	eq
 800382e:	f3ef 8008 	mrseq	r0, MSP
 8003832:	f3ef 8009 	mrsne	r0, PSP
 8003836:	4671      	mov	r1, lr
 8003838:	f7ff bf2a 	b.w	8003690 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 800383c:	bf00      	nop
	...

08003840 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8003844:	4802      	ldr	r0, [pc, #8]	; (8003850 <NMI_Handler+0x10>)
 8003846:	f7ff fef7 	bl	8003638 <dump_printf>
}
 800384a:	bf00      	nop
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	0801122c 	.word	0x0801122c

08003854 <SVC_Handler>:

void SVC_Handler(void)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8003858:	4802      	ldr	r0, [pc, #8]	; (8003864 <SVC_Handler+0x10>)
 800385a:	f7ff feed 	bl	8003638 <dump_printf>
}
 800385e:	bf00      	nop
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	08011240 	.word	0x08011240

08003868 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 800386c:	4802      	ldr	r0, [pc, #8]	; (8003878 <DebugMon_Handler+0x10>)
 800386e:	f7ff fee3 	bl	8003638 <dump_printf>
}
 8003872:	bf00      	nop
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	08011260 	.word	0x08011260

0800387c <PendSV_Handler>:

void PendSV_Handler(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8003880:	4802      	ldr	r0, [pc, #8]	; (800388c <PendSV_Handler+0x10>)
 8003882:	f7ff fed9 	bl	8003638 <dump_printf>
}
 8003886:	bf00      	nop
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	0801127c 	.word	0x0801127c

08003890 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8003890:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003894:	b090      	sub	sp, #64	; 0x40
 8003896:	af00      	add	r7, sp, #0
 8003898:	4603      	mov	r3, r0
 800389a:	60b9      	str	r1, [r7, #8]
 800389c:	607a      	str	r2, [r7, #4]
 800389e:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 80038a0:	7bfb      	ldrb	r3, [r7, #15]
 80038a2:	2b03      	cmp	r3, #3
 80038a4:	d83e      	bhi.n	8003924 <TIMER_run_us+0x94>
 80038a6:	a201      	add	r2, pc, #4	; (adr r2, 80038ac <TIMER_run_us+0x1c>)
 80038a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ac:	080038bd 	.word	0x080038bd
 80038b0:	080038d7 	.word	0x080038d7
 80038b4:	080038f1 	.word	0x080038f1
 80038b8:	0800390b 	.word	0x0800390b
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 80038bc:	4b94      	ldr	r3, [pc, #592]	; (8003b10 <TIMER_run_us+0x280>)
 80038be:	699b      	ldr	r3, [r3, #24]
 80038c0:	4a93      	ldr	r2, [pc, #588]	; (8003b10 <TIMER_run_us+0x280>)
 80038c2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80038c6:	6193      	str	r3, [r2, #24]
 80038c8:	4b91      	ldr	r3, [pc, #580]	; (8003b10 <TIMER_run_us+0x280>)
 80038ca:	699b      	ldr	r3, [r3, #24]
 80038cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038d0:	61fb      	str	r3, [r7, #28]
 80038d2:	69fb      	ldr	r3, [r7, #28]
			break;
 80038d4:	e027      	b.n	8003926 <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 80038d6:	4b8e      	ldr	r3, [pc, #568]	; (8003b10 <TIMER_run_us+0x280>)
 80038d8:	69db      	ldr	r3, [r3, #28]
 80038da:	4a8d      	ldr	r2, [pc, #564]	; (8003b10 <TIMER_run_us+0x280>)
 80038dc:	f043 0301 	orr.w	r3, r3, #1
 80038e0:	61d3      	str	r3, [r2, #28]
 80038e2:	4b8b      	ldr	r3, [pc, #556]	; (8003b10 <TIMER_run_us+0x280>)
 80038e4:	69db      	ldr	r3, [r3, #28]
 80038e6:	f003 0301 	and.w	r3, r3, #1
 80038ea:	61bb      	str	r3, [r7, #24]
 80038ec:	69bb      	ldr	r3, [r7, #24]
			break;
 80038ee:	e01a      	b.n	8003926 <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 80038f0:	4b87      	ldr	r3, [pc, #540]	; (8003b10 <TIMER_run_us+0x280>)
 80038f2:	69db      	ldr	r3, [r3, #28]
 80038f4:	4a86      	ldr	r2, [pc, #536]	; (8003b10 <TIMER_run_us+0x280>)
 80038f6:	f043 0302 	orr.w	r3, r3, #2
 80038fa:	61d3      	str	r3, [r2, #28]
 80038fc:	4b84      	ldr	r3, [pc, #528]	; (8003b10 <TIMER_run_us+0x280>)
 80038fe:	69db      	ldr	r3, [r3, #28]
 8003900:	f003 0302 	and.w	r3, r3, #2
 8003904:	617b      	str	r3, [r7, #20]
 8003906:	697b      	ldr	r3, [r7, #20]
			break;
 8003908:	e00d      	b.n	8003926 <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 800390a:	4b81      	ldr	r3, [pc, #516]	; (8003b10 <TIMER_run_us+0x280>)
 800390c:	69db      	ldr	r3, [r3, #28]
 800390e:	4a80      	ldr	r2, [pc, #512]	; (8003b10 <TIMER_run_us+0x280>)
 8003910:	f043 0304 	orr.w	r3, r3, #4
 8003914:	61d3      	str	r3, [r2, #28]
 8003916:	4b7e      	ldr	r3, [pc, #504]	; (8003b10 <TIMER_run_us+0x280>)
 8003918:	69db      	ldr	r3, [r3, #28]
 800391a:	f003 0304 	and.w	r3, r3, #4
 800391e:	613b      	str	r3, [r7, #16]
 8003920:	693b      	ldr	r3, [r7, #16]
			break;
 8003922:	e000      	b.n	8003926 <TIMER_run_us+0x96>
		default:
			break;
 8003924:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 8003926:	7bfa      	ldrb	r2, [r7, #15]
 8003928:	7bfb      	ldrb	r3, [r7, #15]
 800392a:	497a      	ldr	r1, [pc, #488]	; (8003b14 <TIMER_run_us+0x284>)
 800392c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003930:	4979      	ldr	r1, [pc, #484]	; (8003b18 <TIMER_run_us+0x288>)
 8003932:	019b      	lsls	r3, r3, #6
 8003934:	440b      	add	r3, r1
 8003936:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8003938:	7bfb      	ldrb	r3, [r7, #15]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d10d      	bne.n	800395a <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800393e:	f003 fc13 	bl	8007168 <HAL_RCC_GetPCLK2Freq>
 8003942:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8003944:	4b72      	ldr	r3, [pc, #456]	; (8003b10 <TIMER_run_us+0x280>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	0adb      	lsrs	r3, r3, #11
 800394a:	f003 0307 	and.w	r3, r3, #7
 800394e:	2b00      	cmp	r3, #0
 8003950:	d010      	beq.n	8003974 <TIMER_run_us+0xe4>
			freq *= 2;
 8003952:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003958:	e00c      	b.n	8003974 <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 800395a:	f003 fbf1 	bl	8007140 <HAL_RCC_GetPCLK1Freq>
 800395e:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8003960:	4b6b      	ldr	r3, [pc, #428]	; (8003b10 <TIMER_run_us+0x280>)
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	0a1b      	lsrs	r3, r3, #8
 8003966:	f003 0307 	and.w	r3, r3, #7
 800396a:	2b00      	cmp	r3, #0
 800396c:	d002      	beq.n	8003974 <TIMER_run_us+0xe4>
			freq *= 2;
 800396e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003970:	005b      	lsls	r3, r3, #1
 8003972:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8003974:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003976:	461a      	mov	r2, r3
 8003978:	f04f 0300 	mov.w	r3, #0
 800397c:	a162      	add	r1, pc, #392	; (adr r1, 8003b08 <TIMER_run_us+0x278>)
 800397e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003982:	f7fd fbc5 	bl	8001110 <__aeabi_ldivmod>
 8003986:	4602      	mov	r2, r0
 8003988:	460b      	mov	r3, r1
 800398a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	461c      	mov	r4, r3
 8003992:	f04f 0500 	mov.w	r5, #0
 8003996:	4622      	mov	r2, r4
 8003998:	462b      	mov	r3, r5
 800399a:	f04f 0000 	mov.w	r0, #0
 800399e:	f04f 0100 	mov.w	r1, #0
 80039a2:	0159      	lsls	r1, r3, #5
 80039a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039a8:	0150      	lsls	r0, r2, #5
 80039aa:	4602      	mov	r2, r0
 80039ac:	460b      	mov	r3, r1
 80039ae:	1b12      	subs	r2, r2, r4
 80039b0:	eb63 0305 	sbc.w	r3, r3, r5
 80039b4:	f04f 0000 	mov.w	r0, #0
 80039b8:	f04f 0100 	mov.w	r1, #0
 80039bc:	0259      	lsls	r1, r3, #9
 80039be:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80039c2:	0250      	lsls	r0, r2, #9
 80039c4:	4602      	mov	r2, r0
 80039c6:	460b      	mov	r3, r1
 80039c8:	1912      	adds	r2, r2, r4
 80039ca:	eb45 0303 	adc.w	r3, r5, r3
 80039ce:	f04f 0000 	mov.w	r0, #0
 80039d2:	f04f 0100 	mov.w	r1, #0
 80039d6:	0199      	lsls	r1, r3, #6
 80039d8:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80039dc:	0190      	lsls	r0, r2, #6
 80039de:	1a80      	subs	r0, r0, r2
 80039e0:	eb61 0103 	sbc.w	r1, r1, r3
 80039e4:	eb10 0804 	adds.w	r8, r0, r4
 80039e8:	eb41 0905 	adc.w	r9, r1, r5
 80039ec:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80039f0:	4640      	mov	r0, r8
 80039f2:	4649      	mov	r1, r9
 80039f4:	f7fd fbdc 	bl	80011b0 <__aeabi_uldivmod>
 80039f8:	4602      	mov	r2, r0
 80039fa:	460b      	mov	r3, r1
 80039fc:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8003a00:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	bf08      	it	eq
 8003a08:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8003a0c:	d329      	bcc.n	8003a62 <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8003a12:	e00e      	b.n	8003a32 <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8003a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8003a1a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003a1e:	f04f 0200 	mov.w	r2, #0
 8003a22:	f04f 0300 	mov.w	r3, #0
 8003a26:	0842      	lsrs	r2, r0, #1
 8003a28:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8003a2c:	084b      	lsrs	r3, r1, #1
 8003a2e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8003a32:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	bf08      	it	eq
 8003a3a:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8003a3e:	d2e9      	bcs.n	8003a14 <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8003a40:	7bfb      	ldrb	r3, [r7, #15]
 8003a42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a44:	3a01      	subs	r2, #1
 8003a46:	4934      	ldr	r1, [pc, #208]	; (8003b18 <TIMER_run_us+0x288>)
 8003a48:	019b      	lsls	r3, r3, #6
 8003a4a:	440b      	add	r3, r1
 8003a4c:	3304      	adds	r3, #4
 8003a4e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8003a50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a52:	7bfb      	ldrb	r3, [r7, #15]
 8003a54:	3a01      	subs	r2, #1
 8003a56:	4930      	ldr	r1, [pc, #192]	; (8003b18 <TIMER_run_us+0x288>)
 8003a58:	019b      	lsls	r3, r3, #6
 8003a5a:	440b      	add	r3, r1
 8003a5c:	330c      	adds	r3, #12
 8003a5e:	601a      	str	r2, [r3, #0]
 8003a60:	e00e      	b.n	8003a80 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8003a62:	7bfb      	ldrb	r3, [r7, #15]
 8003a64:	4a2c      	ldr	r2, [pc, #176]	; (8003b18 <TIMER_run_us+0x288>)
 8003a66:	019b      	lsls	r3, r3, #6
 8003a68:	4413      	add	r3, r2
 8003a6a:	3304      	adds	r3, #4
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8003a70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
 8003a74:	3a01      	subs	r2, #1
 8003a76:	4928      	ldr	r1, [pc, #160]	; (8003b18 <TIMER_run_us+0x288>)
 8003a78:	019b      	lsls	r3, r3, #6
 8003a7a:	440b      	add	r3, r1
 8003a7c:	330c      	adds	r3, #12
 8003a7e:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a80:	7bfb      	ldrb	r3, [r7, #15]
 8003a82:	4a25      	ldr	r2, [pc, #148]	; (8003b18 <TIMER_run_us+0x288>)
 8003a84:	019b      	lsls	r3, r3, #6
 8003a86:	4413      	add	r3, r2
 8003a88:	3310      	adds	r3, #16
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a8e:	7bfb      	ldrb	r3, [r7, #15]
 8003a90:	4a21      	ldr	r2, [pc, #132]	; (8003b18 <TIMER_run_us+0x288>)
 8003a92:	019b      	lsls	r3, r3, #6
 8003a94:	4413      	add	r3, r2
 8003a96:	3308      	adds	r3, #8
 8003a98:	2200      	movs	r2, #0
 8003a9a:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8003a9c:	7bfb      	ldrb	r3, [r7, #15]
 8003a9e:	019b      	lsls	r3, r3, #6
 8003aa0:	4a1d      	ldr	r2, [pc, #116]	; (8003b18 <TIMER_run_us+0x288>)
 8003aa2:	4413      	add	r3, r2
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f004 f9bf 	bl	8007e28 <HAL_TIM_Base_Init>

	if(enable_irq)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d011      	beq.n	8003ad4 <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8003ab0:	7bfb      	ldrb	r3, [r7, #15]
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f000 fbba 	bl	800422c <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8003ab8:	7bfb      	ldrb	r3, [r7, #15]
 8003aba:	4a18      	ldr	r2, [pc, #96]	; (8003b1c <TIMER_run_us+0x28c>)
 8003abc:	56d3      	ldrsb	r3, [r2, r3]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	2104      	movs	r1, #4
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f002 fbf5 	bl	80062b2 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8003ac8:	7bfb      	ldrb	r3, [r7, #15]
 8003aca:	4a14      	ldr	r2, [pc, #80]	; (8003b1c <TIMER_run_us+0x28c>)
 8003acc:	56d3      	ldrsb	r3, [r2, r3]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f002 fc0b 	bl	80062ea <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 8003ad4:	7bfb      	ldrb	r3, [r7, #15]
 8003ad6:	019b      	lsls	r3, r3, #6
 8003ad8:	4a0f      	ldr	r2, [pc, #60]	; (8003b18 <TIMER_run_us+0x288>)
 8003ada:	4413      	add	r3, r2
 8003adc:	4618      	mov	r0, r3
 8003ade:	f004 f9d7 	bl	8007e90 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8003ae2:	7bfb      	ldrb	r3, [r7, #15]
 8003ae4:	4a0c      	ldr	r2, [pc, #48]	; (8003b18 <TIMER_run_us+0x288>)
 8003ae6:	019b      	lsls	r3, r3, #6
 8003ae8:	4413      	add	r3, r2
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	7bfb      	ldrb	r3, [r7, #15]
 8003af0:	4909      	ldr	r1, [pc, #36]	; (8003b18 <TIMER_run_us+0x288>)
 8003af2:	019b      	lsls	r3, r3, #6
 8003af4:	440b      	add	r3, r1
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f042 0201 	orr.w	r2, r2, #1
 8003afc:	601a      	str	r2, [r3, #0]
}
 8003afe:	bf00      	nop
 8003b00:	3740      	adds	r7, #64	; 0x40
 8003b02:	46bd      	mov	sp, r7
 8003b04:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003b08:	d4a51000 	.word	0xd4a51000
 8003b0c:	000000e8 	.word	0x000000e8
 8003b10:	40021000 	.word	0x40021000
 8003b14:	20000024 	.word	0x20000024
 8003b18:	20000c58 	.word	0x20000c58
 8003b1c:	08011544 	.word	0x08011544

08003b20 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	4603      	mov	r3, r0
 8003b28:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 8003b2a:	79fb      	ldrb	r3, [r7, #7]
 8003b2c:	4a05      	ldr	r2, [pc, #20]	; (8003b44 <TIMER_read+0x24>)
 8003b2e:	019b      	lsls	r3, r3, #6
 8003b30:	4413      	add	r3, r2
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b36:	b29b      	uxth	r3, r3
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bc80      	pop	{r7}
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	20000c58 	.word	0x20000c58

08003b48 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	4603      	mov	r3, r0
 8003b50:	460a      	mov	r2, r1
 8003b52:	71fb      	strb	r3, [r7, #7]
 8003b54:	4613      	mov	r3, r2
 8003b56:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8003b58:	88bb      	ldrh	r3, [r7, #4]
 8003b5a:	1e59      	subs	r1, r3, #1
 8003b5c:	79fb      	ldrb	r3, [r7, #7]
 8003b5e:	4a0a      	ldr	r2, [pc, #40]	; (8003b88 <TIMER_set_period+0x40>)
 8003b60:	019b      	lsls	r3, r3, #6
 8003b62:	4413      	add	r3, r2
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	460a      	mov	r2, r1
 8003b68:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b6a:	88bb      	ldrh	r3, [r7, #4]
 8003b6c:	1e5a      	subs	r2, r3, #1
 8003b6e:	79fb      	ldrb	r3, [r7, #7]
 8003b70:	4611      	mov	r1, r2
 8003b72:	4a05      	ldr	r2, [pc, #20]	; (8003b88 <TIMER_set_period+0x40>)
 8003b74:	019b      	lsls	r3, r3, #6
 8003b76:	4413      	add	r3, r2
 8003b78:	330c      	adds	r3, #12
 8003b7a:	6019      	str	r1, [r3, #0]
}
 8003b7c:	bf00      	nop
 8003b7e:	370c      	adds	r7, #12
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bc80      	pop	{r7}
 8003b84:	4770      	bx	lr
 8003b86:	bf00      	nop
 8003b88:	20000c58 	.word	0x20000c58

08003b8c <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	4603      	mov	r3, r0
 8003b94:	460a      	mov	r2, r1
 8003b96:	71fb      	strb	r3, [r7, #7]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 8003b9c:	88bb      	ldrh	r3, [r7, #4]
 8003b9e:	1e59      	subs	r1, r3, #1
 8003ba0:	79fb      	ldrb	r3, [r7, #7]
 8003ba2:	4a05      	ldr	r2, [pc, #20]	; (8003bb8 <TIMER_set_prescaler+0x2c>)
 8003ba4:	019b      	lsls	r3, r3, #6
 8003ba6:	4413      	add	r3, r2
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	460a      	mov	r2, r1
 8003bac:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003bae:	bf00      	nop
 8003bb0:	370c      	adds	r7, #12
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bc80      	pop	{r7}
 8003bb6:	4770      	bx	lr
 8003bb8:	20000c58 	.word	0x20000c58

08003bbc <TIMER_enable_PWM>:

void TIMER_enable_PWM(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b092      	sub	sp, #72	; 0x48
 8003bc0:	af02      	add	r7, sp, #8
 8003bc2:	607b      	str	r3, [r7, #4]
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	73fb      	strb	r3, [r7, #15]
 8003bc8:	460b      	mov	r3, r1
 8003bca:	81bb      	strh	r3, [r7, #12]
 8003bcc:	4613      	mov	r3, r2
 8003bce:	817b      	strh	r3, [r7, #10]
	switch(timer_id)
 8003bd0:	7bfb      	ldrb	r3, [r7, #15]
 8003bd2:	2b03      	cmp	r3, #3
 8003bd4:	f200 8224 	bhi.w	8004020 <TIMER_enable_PWM+0x464>
 8003bd8:	a201      	add	r2, pc, #4	; (adr r2, 8003be0 <TIMER_enable_PWM+0x24>)
 8003bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bde:	bf00      	nop
 8003be0:	08003bf1 	.word	0x08003bf1
 8003be4:	08003d31 	.word	0x08003d31
 8003be8:	08003e99 	.word	0x08003e99
 8003bec:	08003f91 	.word	0x08003f91
	{
		case TIMER1_ID:
			if(negative_channel)
 8003bf0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d050      	beq.n	8003c98 <TIMER_enable_PWM+0xdc>
			{
				if(remap)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d011      	beq.n	8003c20 <TIMER_enable_PWM+0x64>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 8003bfc:	4ba3      	ldr	r3, [pc, #652]	; (8003e8c <TIMER_enable_PWM+0x2d0>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c04:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003c08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c0c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003c10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c1a:	4a9c      	ldr	r2, [pc, #624]	; (8003e8c <TIMER_enable_PWM+0x2d0>)
 8003c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c1e:	6053      	str	r3, [r2, #4]
				switch(TIM_CHANNEL_x)
 8003c20:	89bb      	ldrh	r3, [r7, #12]
 8003c22:	2b08      	cmp	r3, #8
 8003c24:	d029      	beq.n	8003c7a <TIMER_enable_PWM+0xbe>
 8003c26:	2b08      	cmp	r3, #8
 8003c28:	dc7e      	bgt.n	8003d28 <TIMER_enable_PWM+0x16c>
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d002      	beq.n	8003c34 <TIMER_enable_PWM+0x78>
 8003c2e:	2b04      	cmp	r3, #4
 8003c30:	d014      	beq.n	8003c5c <TIMER_enable_PWM+0xa0>
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
 8003c32:	e079      	b.n	8003d28 <TIMER_enable_PWM+0x16c>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d001      	beq.n	8003c3e <TIMER_enable_PWM+0x82>
 8003c3a:	4895      	ldr	r0, [pc, #596]	; (8003e90 <TIMER_enable_PWM+0x2d4>)
 8003c3c:	e000      	b.n	8003c40 <TIMER_enable_PWM+0x84>
 8003c3e:	4895      	ldr	r0, [pc, #596]	; (8003e94 <TIMER_enable_PWM+0x2d8>)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d001      	beq.n	8003c4a <TIMER_enable_PWM+0x8e>
 8003c46:	2180      	movs	r1, #128	; 0x80
 8003c48:	e001      	b.n	8003c4e <TIMER_enable_PWM+0x92>
 8003c4a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003c4e:	2303      	movs	r3, #3
 8003c50:	9300      	str	r3, [sp, #0]
 8003c52:	2300      	movs	r3, #0
 8003c54:	2202      	movs	r2, #2
 8003c56:	f7ff f92b 	bl	8002eb0 <BSP_GPIO_PinCfg>
 8003c5a:	e068      	b.n	8003d2e <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d001      	beq.n	8003c66 <TIMER_enable_PWM+0xaa>
 8003c62:	2101      	movs	r1, #1
 8003c64:	e001      	b.n	8003c6a <TIMER_enable_PWM+0xae>
 8003c66:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	9300      	str	r3, [sp, #0]
 8003c6e:	2300      	movs	r3, #0
 8003c70:	2202      	movs	r2, #2
 8003c72:	4888      	ldr	r0, [pc, #544]	; (8003e94 <TIMER_enable_PWM+0x2d8>)
 8003c74:	f7ff f91c 	bl	8002eb0 <BSP_GPIO_PinCfg>
 8003c78:	e059      	b.n	8003d2e <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d001      	beq.n	8003c84 <TIMER_enable_PWM+0xc8>
 8003c80:	2102      	movs	r1, #2
 8003c82:	e001      	b.n	8003c88 <TIMER_enable_PWM+0xcc>
 8003c84:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003c88:	2303      	movs	r3, #3
 8003c8a:	9300      	str	r3, [sp, #0]
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	2202      	movs	r2, #2
 8003c90:	4880      	ldr	r0, [pc, #512]	; (8003e94 <TIMER_enable_PWM+0x2d8>)
 8003c92:	f7ff f90d 	bl	8002eb0 <BSP_GPIO_PinCfg>
 8003c96:	e04a      	b.n	8003d2e <TIMER_enable_PWM+0x172>
				}
			}
			else
			{
				switch(TIM_CHANNEL_x)
 8003c98:	89bb      	ldrh	r3, [r7, #12]
 8003c9a:	2b0c      	cmp	r3, #12
 8003c9c:	d846      	bhi.n	8003d2c <TIMER_enable_PWM+0x170>
 8003c9e:	a201      	add	r2, pc, #4	; (adr r2, 8003ca4 <TIMER_enable_PWM+0xe8>)
 8003ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ca4:	08003cd9 	.word	0x08003cd9
 8003ca8:	08003d2d 	.word	0x08003d2d
 8003cac:	08003d2d 	.word	0x08003d2d
 8003cb0:	08003d2d 	.word	0x08003d2d
 8003cb4:	08003ced 	.word	0x08003ced
 8003cb8:	08003d2d 	.word	0x08003d2d
 8003cbc:	08003d2d 	.word	0x08003d2d
 8003cc0:	08003d2d 	.word	0x08003d2d
 8003cc4:	08003d01 	.word	0x08003d01
 8003cc8:	08003d2d 	.word	0x08003d2d
 8003ccc:	08003d2d 	.word	0x08003d2d
 8003cd0:	08003d2d 	.word	0x08003d2d
 8003cd4:	08003d15 	.word	0x08003d15
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	9300      	str	r3, [sp, #0]
 8003cdc:	2300      	movs	r3, #0
 8003cde:	2202      	movs	r2, #2
 8003ce0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ce4:	486a      	ldr	r0, [pc, #424]	; (8003e90 <TIMER_enable_PWM+0x2d4>)
 8003ce6:	f7ff f8e3 	bl	8002eb0 <BSP_GPIO_PinCfg>
 8003cea:	e020      	b.n	8003d2e <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003cec:	2303      	movs	r3, #3
 8003cee:	9300      	str	r3, [sp, #0]
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	2202      	movs	r2, #2
 8003cf4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003cf8:	4865      	ldr	r0, [pc, #404]	; (8003e90 <TIMER_enable_PWM+0x2d4>)
 8003cfa:	f7ff f8d9 	bl	8002eb0 <BSP_GPIO_PinCfg>
 8003cfe:	e016      	b.n	8003d2e <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003d00:	2303      	movs	r3, #3
 8003d02:	9300      	str	r3, [sp, #0]
 8003d04:	2300      	movs	r3, #0
 8003d06:	2202      	movs	r2, #2
 8003d08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003d0c:	4860      	ldr	r0, [pc, #384]	; (8003e90 <TIMER_enable_PWM+0x2d4>)
 8003d0e:	f7ff f8cf 	bl	8002eb0 <BSP_GPIO_PinCfg>
 8003d12:	e00c      	b.n	8003d2e <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003d14:	2303      	movs	r3, #3
 8003d16:	9300      	str	r3, [sp, #0]
 8003d18:	2300      	movs	r3, #0
 8003d1a:	2202      	movs	r2, #2
 8003d1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003d20:	485b      	ldr	r0, [pc, #364]	; (8003e90 <TIMER_enable_PWM+0x2d4>)
 8003d22:	f7ff f8c5 	bl	8002eb0 <BSP_GPIO_PinCfg>
 8003d26:	e002      	b.n	8003d2e <TIMER_enable_PWM+0x172>
					default:	break;
 8003d28:	bf00      	nop
 8003d2a:	e17a      	b.n	8004022 <TIMER_enable_PWM+0x466>
					default:	break;
 8003d2c:	bf00      	nop
				}
			}
			break;
 8003d2e:	e178      	b.n	8004022 <TIMER_enable_PWM+0x466>
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
 8003d30:	89bb      	ldrh	r3, [r7, #12]
 8003d32:	2b0c      	cmp	r3, #12
 8003d34:	f200 80a1 	bhi.w	8003e7a <TIMER_enable_PWM+0x2be>
 8003d38:	a201      	add	r2, pc, #4	; (adr r2, 8003d40 <TIMER_enable_PWM+0x184>)
 8003d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d3e:	bf00      	nop
 8003d40:	08003d75 	.word	0x08003d75
 8003d44:	08003e7b 	.word	0x08003e7b
 8003d48:	08003e7b 	.word	0x08003e7b
 8003d4c:	08003e7b 	.word	0x08003e7b
 8003d50:	08003d87 	.word	0x08003d87
 8003d54:	08003e7b 	.word	0x08003e7b
 8003d58:	08003e7b 	.word	0x08003e7b
 8003d5c:	08003e7b 	.word	0x08003e7b
 8003d60:	08003dd7 	.word	0x08003dd7
 8003d64:	08003e7b 	.word	0x08003e7b
 8003d68:	08003e7b 	.word	0x08003e7b
 8003d6c:	08003e7b 	.word	0x08003e7b
 8003d70:	08003e29 	.word	0x08003e29
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8003d74:	2303      	movs	r3, #3
 8003d76:	9300      	str	r3, [sp, #0]
 8003d78:	2300      	movs	r3, #0
 8003d7a:	2202      	movs	r2, #2
 8003d7c:	2101      	movs	r1, #1
 8003d7e:	4844      	ldr	r0, [pc, #272]	; (8003e90 <TIMER_enable_PWM+0x2d4>)
 8003d80:	f7ff f896 	bl	8002eb0 <BSP_GPIO_PinCfg>
					break;
 8003d84:	e080      	b.n	8003e88 <TIMER_enable_PWM+0x2cc>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d001      	beq.n	8003d90 <TIMER_enable_PWM+0x1d4>
 8003d8c:	4841      	ldr	r0, [pc, #260]	; (8003e94 <TIMER_enable_PWM+0x2d8>)
 8003d8e:	e000      	b.n	8003d92 <TIMER_enable_PWM+0x1d6>
 8003d90:	483f      	ldr	r0, [pc, #252]	; (8003e90 <TIMER_enable_PWM+0x2d4>)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d001      	beq.n	8003d9c <TIMER_enable_PWM+0x1e0>
 8003d98:	2108      	movs	r1, #8
 8003d9a:	e000      	b.n	8003d9e <TIMER_enable_PWM+0x1e2>
 8003d9c:	2102      	movs	r1, #2
 8003d9e:	2303      	movs	r3, #3
 8003da0:	9300      	str	r3, [sp, #0]
 8003da2:	2300      	movs	r3, #0
 8003da4:	2202      	movs	r2, #2
 8003da6:	f7ff f883 	bl	8002eb0 <BSP_GPIO_PinCfg>
					if (remap)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d066      	beq.n	8003e7e <TIMER_enable_PWM+0x2c2>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003db0:	4b36      	ldr	r3, [pc, #216]	; (8003e8c <TIMER_enable_PWM+0x2d0>)
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	633b      	str	r3, [r7, #48]	; 0x30
 8003db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003db8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dbc:	633b      	str	r3, [r7, #48]	; 0x30
 8003dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dc0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003dc4:	633b      	str	r3, [r7, #48]	; 0x30
 8003dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dcc:	633b      	str	r3, [r7, #48]	; 0x30
 8003dce:	4a2f      	ldr	r2, [pc, #188]	; (8003e8c <TIMER_enable_PWM+0x2d0>)
 8003dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dd2:	6053      	str	r3, [r2, #4]
					break;
 8003dd4:	e053      	b.n	8003e7e <TIMER_enable_PWM+0x2c2>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d001      	beq.n	8003de0 <TIMER_enable_PWM+0x224>
 8003ddc:	482d      	ldr	r0, [pc, #180]	; (8003e94 <TIMER_enable_PWM+0x2d8>)
 8003dde:	e000      	b.n	8003de2 <TIMER_enable_PWM+0x226>
 8003de0:	482b      	ldr	r0, [pc, #172]	; (8003e90 <TIMER_enable_PWM+0x2d4>)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d002      	beq.n	8003dee <TIMER_enable_PWM+0x232>
 8003de8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003dec:	e000      	b.n	8003df0 <TIMER_enable_PWM+0x234>
 8003dee:	2104      	movs	r1, #4
 8003df0:	2303      	movs	r3, #3
 8003df2:	9300      	str	r3, [sp, #0]
 8003df4:	2300      	movs	r3, #0
 8003df6:	2202      	movs	r2, #2
 8003df8:	f7ff f85a 	bl	8002eb0 <BSP_GPIO_PinCfg>
					if(remap)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d03f      	beq.n	8003e82 <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8003e02:	4b22      	ldr	r3, [pc, #136]	; (8003e8c <TIMER_enable_PWM+0x2d0>)
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	637b      	str	r3, [r7, #52]	; 0x34
 8003e08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e0e:	637b      	str	r3, [r7, #52]	; 0x34
 8003e10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e12:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003e16:	637b      	str	r3, [r7, #52]	; 0x34
 8003e18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e1e:	637b      	str	r3, [r7, #52]	; 0x34
 8003e20:	4a1a      	ldr	r2, [pc, #104]	; (8003e8c <TIMER_enable_PWM+0x2d0>)
 8003e22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e24:	6053      	str	r3, [r2, #4]
					break;
 8003e26:	e02c      	b.n	8003e82 <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d001      	beq.n	8003e32 <TIMER_enable_PWM+0x276>
 8003e2e:	4819      	ldr	r0, [pc, #100]	; (8003e94 <TIMER_enable_PWM+0x2d8>)
 8003e30:	e000      	b.n	8003e34 <TIMER_enable_PWM+0x278>
 8003e32:	4817      	ldr	r0, [pc, #92]	; (8003e90 <TIMER_enable_PWM+0x2d4>)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d002      	beq.n	8003e40 <TIMER_enable_PWM+0x284>
 8003e3a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003e3e:	e000      	b.n	8003e42 <TIMER_enable_PWM+0x286>
 8003e40:	2108      	movs	r1, #8
 8003e42:	2303      	movs	r3, #3
 8003e44:	9300      	str	r3, [sp, #0]
 8003e46:	2300      	movs	r3, #0
 8003e48:	2202      	movs	r2, #2
 8003e4a:	f7ff f831 	bl	8002eb0 <BSP_GPIO_PinCfg>
					if (remap)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d018      	beq.n	8003e86 <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8003e54:	4b0d      	ldr	r3, [pc, #52]	; (8003e8c <TIMER_enable_PWM+0x2d0>)
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e60:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e64:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003e68:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e6c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e70:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e72:	4a06      	ldr	r2, [pc, #24]	; (8003e8c <TIMER_enable_PWM+0x2d0>)
 8003e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e76:	6053      	str	r3, [r2, #4]
					break;
 8003e78:	e005      	b.n	8003e86 <TIMER_enable_PWM+0x2ca>
				default:	break;
 8003e7a:	bf00      	nop
 8003e7c:	e0d1      	b.n	8004022 <TIMER_enable_PWM+0x466>
					break;
 8003e7e:	bf00      	nop
 8003e80:	e0cf      	b.n	8004022 <TIMER_enable_PWM+0x466>
					break;
 8003e82:	bf00      	nop
 8003e84:	e0cd      	b.n	8004022 <TIMER_enable_PWM+0x466>
					break;
 8003e86:	bf00      	nop
			}
			break;
 8003e88:	e0cb      	b.n	8004022 <TIMER_enable_PWM+0x466>
 8003e8a:	bf00      	nop
 8003e8c:	40010000 	.word	0x40010000
 8003e90:	40010800 	.word	0x40010800
 8003e94:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d011      	beq.n	8003ec2 <TIMER_enable_PWM+0x306>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 8003e9e:	4b80      	ldr	r3, [pc, #512]	; (80040a0 <TIMER_enable_PWM+0x4e4>)
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ea4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ea6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003eaa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003eae:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003eb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003eb6:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8003eba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ebc:	4a78      	ldr	r2, [pc, #480]	; (80040a0 <TIMER_enable_PWM+0x4e4>)
 8003ebe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ec0:	6053      	str	r3, [r2, #4]
			switch(TIM_CHANNEL_x)
 8003ec2:	89bb      	ldrh	r3, [r7, #12]
 8003ec4:	2b0c      	cmp	r3, #12
 8003ec6:	d861      	bhi.n	8003f8c <TIMER_enable_PWM+0x3d0>
 8003ec8:	a201      	add	r2, pc, #4	; (adr r2, 8003ed0 <TIMER_enable_PWM+0x314>)
 8003eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ece:	bf00      	nop
 8003ed0:	08003f05 	.word	0x08003f05
 8003ed4:	08003f8d 	.word	0x08003f8d
 8003ed8:	08003f8d 	.word	0x08003f8d
 8003edc:	08003f8d 	.word	0x08003f8d
 8003ee0:	08003f21 	.word	0x08003f21
 8003ee4:	08003f8d 	.word	0x08003f8d
 8003ee8:	08003f8d 	.word	0x08003f8d
 8003eec:	08003f8d 	.word	0x08003f8d
 8003ef0:	08003f3d 	.word	0x08003f3d
 8003ef4:	08003f8d 	.word	0x08003f8d
 8003ef8:	08003f8d 	.word	0x08003f8d
 8003efc:	08003f8d 	.word	0x08003f8d
 8003f00:	08003f65 	.word	0x08003f65
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d001      	beq.n	8003f0e <TIMER_enable_PWM+0x352>
 8003f0a:	4866      	ldr	r0, [pc, #408]	; (80040a4 <TIMER_enable_PWM+0x4e8>)
 8003f0c:	e000      	b.n	8003f10 <TIMER_enable_PWM+0x354>
 8003f0e:	4866      	ldr	r0, [pc, #408]	; (80040a8 <TIMER_enable_PWM+0x4ec>)
 8003f10:	2303      	movs	r3, #3
 8003f12:	9300      	str	r3, [sp, #0]
 8003f14:	2300      	movs	r3, #0
 8003f16:	2202      	movs	r2, #2
 8003f18:	2140      	movs	r1, #64	; 0x40
 8003f1a:	f7fe ffc9 	bl	8002eb0 <BSP_GPIO_PinCfg>
 8003f1e:	e036      	b.n	8003f8e <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d001      	beq.n	8003f2a <TIMER_enable_PWM+0x36e>
 8003f26:	485f      	ldr	r0, [pc, #380]	; (80040a4 <TIMER_enable_PWM+0x4e8>)
 8003f28:	e000      	b.n	8003f2c <TIMER_enable_PWM+0x370>
 8003f2a:	485f      	ldr	r0, [pc, #380]	; (80040a8 <TIMER_enable_PWM+0x4ec>)
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	9300      	str	r3, [sp, #0]
 8003f30:	2300      	movs	r3, #0
 8003f32:	2202      	movs	r2, #2
 8003f34:	2180      	movs	r1, #128	; 0x80
 8003f36:	f7fe ffbb 	bl	8002eb0 <BSP_GPIO_PinCfg>
 8003f3a:	e028      	b.n	8003f8e <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d001      	beq.n	8003f46 <TIMER_enable_PWM+0x38a>
 8003f42:	4858      	ldr	r0, [pc, #352]	; (80040a4 <TIMER_enable_PWM+0x4e8>)
 8003f44:	e000      	b.n	8003f48 <TIMER_enable_PWM+0x38c>
 8003f46:	4859      	ldr	r0, [pc, #356]	; (80040ac <TIMER_enable_PWM+0x4f0>)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d002      	beq.n	8003f54 <TIMER_enable_PWM+0x398>
 8003f4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f52:	e000      	b.n	8003f56 <TIMER_enable_PWM+0x39a>
 8003f54:	2101      	movs	r1, #1
 8003f56:	2303      	movs	r3, #3
 8003f58:	9300      	str	r3, [sp, #0]
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	2202      	movs	r2, #2
 8003f5e:	f7fe ffa7 	bl	8002eb0 <BSP_GPIO_PinCfg>
 8003f62:	e014      	b.n	8003f8e <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d001      	beq.n	8003f6e <TIMER_enable_PWM+0x3b2>
 8003f6a:	484e      	ldr	r0, [pc, #312]	; (80040a4 <TIMER_enable_PWM+0x4e8>)
 8003f6c:	e000      	b.n	8003f70 <TIMER_enable_PWM+0x3b4>
 8003f6e:	484f      	ldr	r0, [pc, #316]	; (80040ac <TIMER_enable_PWM+0x4f0>)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d002      	beq.n	8003f7c <TIMER_enable_PWM+0x3c0>
 8003f76:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003f7a:	e000      	b.n	8003f7e <TIMER_enable_PWM+0x3c2>
 8003f7c:	2102      	movs	r1, #2
 8003f7e:	2303      	movs	r3, #3
 8003f80:	9300      	str	r3, [sp, #0]
 8003f82:	2300      	movs	r3, #0
 8003f84:	2202      	movs	r2, #2
 8003f86:	f7fe ff93 	bl	8002eb0 <BSP_GPIO_PinCfg>
 8003f8a:	e000      	b.n	8003f8e <TIMER_enable_PWM+0x3d2>
				default:	break;
 8003f8c:	bf00      	nop
			}
			break;
 8003f8e:	e048      	b.n	8004022 <TIMER_enable_PWM+0x466>
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
 8003f90:	89bb      	ldrh	r3, [r7, #12]
 8003f92:	2b0c      	cmp	r3, #12
 8003f94:	d842      	bhi.n	800401c <TIMER_enable_PWM+0x460>
 8003f96:	a201      	add	r2, pc, #4	; (adr r2, 8003f9c <TIMER_enable_PWM+0x3e0>)
 8003f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f9c:	08003fd1 	.word	0x08003fd1
 8003fa0:	0800401d 	.word	0x0800401d
 8003fa4:	0800401d 	.word	0x0800401d
 8003fa8:	0800401d 	.word	0x0800401d
 8003fac:	08003fe3 	.word	0x08003fe3
 8003fb0:	0800401d 	.word	0x0800401d
 8003fb4:	0800401d 	.word	0x0800401d
 8003fb8:	0800401d 	.word	0x0800401d
 8003fbc:	08003ff5 	.word	0x08003ff5
 8003fc0:	0800401d 	.word	0x0800401d
 8003fc4:	0800401d 	.word	0x0800401d
 8003fc8:	0800401d 	.word	0x0800401d
 8003fcc:	08004009 	.word	0x08004009
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	9300      	str	r3, [sp, #0]
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	2202      	movs	r2, #2
 8003fd8:	2140      	movs	r1, #64	; 0x40
 8003fda:	4834      	ldr	r0, [pc, #208]	; (80040ac <TIMER_enable_PWM+0x4f0>)
 8003fdc:	f7fe ff68 	bl	8002eb0 <BSP_GPIO_PinCfg>
 8003fe0:	e01d      	b.n	800401e <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	9300      	str	r3, [sp, #0]
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	2202      	movs	r2, #2
 8003fea:	2180      	movs	r1, #128	; 0x80
 8003fec:	482f      	ldr	r0, [pc, #188]	; (80040ac <TIMER_enable_PWM+0x4f0>)
 8003fee:	f7fe ff5f 	bl	8002eb0 <BSP_GPIO_PinCfg>
 8003ff2:	e014      	b.n	800401e <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	9300      	str	r3, [sp, #0]
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	2202      	movs	r2, #2
 8003ffc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004000:	482a      	ldr	r0, [pc, #168]	; (80040ac <TIMER_enable_PWM+0x4f0>)
 8004002:	f7fe ff55 	bl	8002eb0 <BSP_GPIO_PinCfg>
 8004006:	e00a      	b.n	800401e <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8004008:	2303      	movs	r3, #3
 800400a:	9300      	str	r3, [sp, #0]
 800400c:	2300      	movs	r3, #0
 800400e:	2202      	movs	r2, #2
 8004010:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004014:	4825      	ldr	r0, [pc, #148]	; (80040ac <TIMER_enable_PWM+0x4f0>)
 8004016:	f7fe ff4b 	bl	8002eb0 <BSP_GPIO_PinCfg>
 800401a:	e000      	b.n	800401e <TIMER_enable_PWM+0x462>
				default:	break;
 800401c:	bf00      	nop
			}
			break;
 800401e:	e000      	b.n	8004022 <TIMER_enable_PWM+0x466>
		default:
			break;
 8004020:	bf00      	nop
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 8004022:	2360      	movs	r3, #96	; 0x60
 8004024:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 8004026:	2300      	movs	r3, #0
 8004028:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 800402a:	2300      	movs	r3, #0
 800402c:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800402e:	2300      	movs	r3, #0
 8004030:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 8004032:	2300      	movs	r3, #0
 8004034:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 8004036:	2300      	movs	r3, #0
 8004038:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 800403a:	2300      	movs	r3, #0
 800403c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 800403e:	7bfb      	ldrb	r3, [r7, #15]
 8004040:	019b      	lsls	r3, r3, #6
 8004042:	4a1b      	ldr	r2, [pc, #108]	; (80040b0 <TIMER_enable_PWM+0x4f4>)
 8004044:	4413      	add	r3, r2
 8004046:	4618      	mov	r0, r3
 8004048:	f003 ff45 	bl	8007ed6 <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 800404c:	7bfb      	ldrb	r3, [r7, #15]
 800404e:	019b      	lsls	r3, r3, #6
 8004050:	4a17      	ldr	r2, [pc, #92]	; (80040b0 <TIMER_enable_PWM+0x4f4>)
 8004052:	4413      	add	r3, r2
 8004054:	89ba      	ldrh	r2, [r7, #12]
 8004056:	f107 0110 	add.w	r1, r7, #16
 800405a:	4618      	mov	r0, r3
 800405c:	f003 ffa2 	bl	8007fa4 <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 8004060:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004062:	2b00      	cmp	r3, #0
 8004064:	d009      	beq.n	800407a <TIMER_enable_PWM+0x4be>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8004066:	7bfb      	ldrb	r3, [r7, #15]
 8004068:	019b      	lsls	r3, r3, #6
 800406a:	4a11      	ldr	r2, [pc, #68]	; (80040b0 <TIMER_enable_PWM+0x4f4>)
 800406c:	4413      	add	r3, r2
 800406e:	89ba      	ldrh	r2, [r7, #12]
 8004070:	4611      	mov	r1, r2
 8004072:	4618      	mov	r0, r3
 8004074:	f004 fa04 	bl	8008480 <HAL_TIMEx_PWMN_Start>
 8004078:	e008      	b.n	800408c <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 800407a:	7bfb      	ldrb	r3, [r7, #15]
 800407c:	019b      	lsls	r3, r3, #6
 800407e:	4a0c      	ldr	r2, [pc, #48]	; (80040b0 <TIMER_enable_PWM+0x4f4>)
 8004080:	4413      	add	r3, r2
 8004082:	89ba      	ldrh	r2, [r7, #12]
 8004084:	4611      	mov	r1, r2
 8004086:	4618      	mov	r0, r3
 8004088:	f003 ff5a 	bl	8007f40 <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 800408c:	897a      	ldrh	r2, [r7, #10]
 800408e:	89b9      	ldrh	r1, [r7, #12]
 8004090:	7bfb      	ldrb	r3, [r7, #15]
 8004092:	4618      	mov	r0, r3
 8004094:	f000 f80e 	bl	80040b4 <TIMER_set_duty>
}
 8004098:	bf00      	nop
 800409a:	3740      	adds	r7, #64	; 0x40
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	40010000 	.word	0x40010000
 80040a4:	40011000 	.word	0x40011000
 80040a8:	40010800 	.word	0x40010800
 80040ac:	40010c00 	.word	0x40010c00
 80040b0:	20000c58 	.word	0x20000c58

080040b4 <TIMER_set_duty>:
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	4603      	mov	r3, r0
 80040bc:	71fb      	strb	r3, [r7, #7]
 80040be:	460b      	mov	r3, r1
 80040c0:	80bb      	strh	r3, [r7, #4]
 80040c2:	4613      	mov	r3, r2
 80040c4:	807b      	strh	r3, [r7, #2]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 80040c6:	887b      	ldrh	r3, [r7, #2]
 80040c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040cc:	bf28      	it	cs
 80040ce:	f44f 737a 	movcs.w	r3, #1000	; 0x3e8
 80040d2:	807b      	strh	r3, [r7, #2]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 80040d4:	887b      	ldrh	r3, [r7, #2]
 80040d6:	79fa      	ldrb	r2, [r7, #7]
 80040d8:	491c      	ldr	r1, [pc, #112]	; (800414c <TIMER_set_duty+0x98>)
 80040da:	0192      	lsls	r2, r2, #6
 80040dc:	440a      	add	r2, r1
 80040de:	320c      	adds	r2, #12
 80040e0:	6812      	ldr	r2, [r2, #0]
 80040e2:	3201      	adds	r2, #1
 80040e4:	fb02 f303 	mul.w	r3, r2, r3
 80040e8:	4a19      	ldr	r2, [pc, #100]	; (8004150 <TIMER_set_duty+0x9c>)
 80040ea:	fba2 2303 	umull	r2, r3, r2, r3
 80040ee:	099b      	lsrs	r3, r3, #6
 80040f0:	807b      	strh	r3, [r7, #2]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80040f2:	88bb      	ldrh	r3, [r7, #4]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d107      	bne.n	8004108 <TIMER_set_duty+0x54>
 80040f8:	79fb      	ldrb	r3, [r7, #7]
 80040fa:	4a14      	ldr	r2, [pc, #80]	; (800414c <TIMER_set_duty+0x98>)
 80040fc:	019b      	lsls	r3, r3, #6
 80040fe:	4413      	add	r3, r2
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	887a      	ldrh	r2, [r7, #2]
 8004104:	635a      	str	r2, [r3, #52]	; 0x34
}
 8004106:	e01c      	b.n	8004142 <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8004108:	88bb      	ldrh	r3, [r7, #4]
 800410a:	2b04      	cmp	r3, #4
 800410c:	d107      	bne.n	800411e <TIMER_set_duty+0x6a>
 800410e:	79fb      	ldrb	r3, [r7, #7]
 8004110:	4a0e      	ldr	r2, [pc, #56]	; (800414c <TIMER_set_duty+0x98>)
 8004112:	019b      	lsls	r3, r3, #6
 8004114:	4413      	add	r3, r2
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	887b      	ldrh	r3, [r7, #2]
 800411a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800411c:	e011      	b.n	8004142 <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 800411e:	88bb      	ldrh	r3, [r7, #4]
 8004120:	2b08      	cmp	r3, #8
 8004122:	d107      	bne.n	8004134 <TIMER_set_duty+0x80>
 8004124:	79fb      	ldrb	r3, [r7, #7]
 8004126:	4a09      	ldr	r2, [pc, #36]	; (800414c <TIMER_set_duty+0x98>)
 8004128:	019b      	lsls	r3, r3, #6
 800412a:	4413      	add	r3, r2
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	887b      	ldrh	r3, [r7, #2]
 8004130:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8004132:	e006      	b.n	8004142 <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8004134:	79fb      	ldrb	r3, [r7, #7]
 8004136:	4a05      	ldr	r2, [pc, #20]	; (800414c <TIMER_set_duty+0x98>)
 8004138:	019b      	lsls	r3, r3, #6
 800413a:	4413      	add	r3, r2
 800413c:	681a      	ldr	r2, [r3, #0]
 800413e:	887b      	ldrh	r3, [r7, #2]
 8004140:	6413      	str	r3, [r2, #64]	; 0x40
}
 8004142:	bf00      	nop
 8004144:	370c      	adds	r7, #12
 8004146:	46bd      	mov	sp, r7
 8004148:	bc80      	pop	{r7}
 800414a:	4770      	bx	lr
 800414c:	20000c58 	.word	0x20000c58
 8004150:	10624dd3 	.word	0x10624dd3

08004154 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8004154:	b480      	push	{r7}
 8004156:	af00      	add	r7, sp, #0

}
 8004158:	bf00      	nop
 800415a:	46bd      	mov	sp, r7
 800415c:	bc80      	pop	{r7}
 800415e:	4770      	bx	lr

08004160 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8004160:	b480      	push	{r7}
 8004162:	af00      	add	r7, sp, #0

}
 8004164:	bf00      	nop
 8004166:	46bd      	mov	sp, r7
 8004168:	bc80      	pop	{r7}
 800416a:	4770      	bx	lr

0800416c <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 800416c:	b480      	push	{r7}
 800416e:	af00      	add	r7, sp, #0

}
 8004170:	bf00      	nop
 8004172:	46bd      	mov	sp, r7
 8004174:	bc80      	pop	{r7}
 8004176:	4770      	bx	lr

08004178 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8004178:	b480      	push	{r7}
 800417a:	af00      	add	r7, sp, #0

}
 800417c:	bf00      	nop
 800417e:	46bd      	mov	sp, r7
 8004180:	bc80      	pop	{r7}
 8004182:	4770      	bx	lr

08004184 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8004184:	b580      	push	{r7, lr}
 8004186:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8004188:	4b07      	ldr	r3, [pc, #28]	; (80041a8 <TIM1_UP_IRQHandler+0x24>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	2b01      	cmp	r3, #1
 8004194:	d106      	bne.n	80041a4 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8004196:	4b04      	ldr	r3, [pc, #16]	; (80041a8 <TIM1_UP_IRQHandler+0x24>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f06f 0201 	mvn.w	r2, #1
 800419e:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80041a0:	f7ff ffd8 	bl	8004154 <TIMER1_user_handler_it>
	}
}
 80041a4:	bf00      	nop
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	20000c58 	.word	0x20000c58

080041ac <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 80041ac:	b580      	push	{r7, lr}
 80041ae:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80041b0:	4b07      	ldr	r3, [pc, #28]	; (80041d0 <TIM2_IRQHandler+0x24>)
 80041b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	f003 0301 	and.w	r3, r3, #1
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d106      	bne.n	80041cc <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80041be:	4b04      	ldr	r3, [pc, #16]	; (80041d0 <TIM2_IRQHandler+0x24>)
 80041c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c2:	f06f 0201 	mvn.w	r2, #1
 80041c6:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80041c8:	f7ff ffca 	bl	8004160 <TIMER2_user_handler_it>
	}
}
 80041cc:	bf00      	nop
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	20000c58 	.word	0x20000c58

080041d4 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 80041d4:	b580      	push	{r7, lr}
 80041d6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80041d8:	4b08      	ldr	r3, [pc, #32]	; (80041fc <TIM3_IRQHandler+0x28>)
 80041da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	f003 0301 	and.w	r3, r3, #1
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d107      	bne.n	80041f8 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80041e8:	4b04      	ldr	r3, [pc, #16]	; (80041fc <TIM3_IRQHandler+0x28>)
 80041ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041ee:	f06f 0201 	mvn.w	r2, #1
 80041f2:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80041f4:	f7ff ffba 	bl	800416c <TIMER3_user_handler_it>
	}
}
 80041f8:	bf00      	nop
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	20000c58 	.word	0x20000c58

08004200 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8004200:	b580      	push	{r7, lr}
 8004202:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8004204:	4b08      	ldr	r3, [pc, #32]	; (8004228 <TIM4_IRQHandler+0x28>)
 8004206:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	f003 0301 	and.w	r3, r3, #1
 8004210:	2b01      	cmp	r3, #1
 8004212:	d107      	bne.n	8004224 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8004214:	4b04      	ldr	r3, [pc, #16]	; (8004228 <TIM4_IRQHandler+0x28>)
 8004216:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800421a:	f06f 0201 	mvn.w	r2, #1
 800421e:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8004220:	f7ff ffaa 	bl	8004178 <TIMER4_user_handler_it>
	}
}
 8004224:	bf00      	nop
 8004226:	bd80      	pop	{r7, pc}
 8004228:	20000c58 	.word	0x20000c58

0800422c <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	4603      	mov	r3, r0
 8004234:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8004236:	79fb      	ldrb	r3, [r7, #7]
 8004238:	2b03      	cmp	r3, #3
 800423a:	d825      	bhi.n	8004288 <clear_it_status+0x5c>
 800423c:	a201      	add	r2, pc, #4	; (adr r2, 8004244 <clear_it_status+0x18>)
 800423e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004242:	bf00      	nop
 8004244:	08004255 	.word	0x08004255
 8004248:	08004261 	.word	0x08004261
 800424c:	0800426d 	.word	0x0800426d
 8004250:	0800427b 	.word	0x0800427b
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8004254:	4b0f      	ldr	r3, [pc, #60]	; (8004294 <clear_it_status+0x68>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f06f 0201 	mvn.w	r2, #1
 800425c:	611a      	str	r2, [r3, #16]
			break;
 800425e:	e014      	b.n	800428a <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8004260:	4b0c      	ldr	r3, [pc, #48]	; (8004294 <clear_it_status+0x68>)
 8004262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004264:	f06f 0201 	mvn.w	r2, #1
 8004268:	611a      	str	r2, [r3, #16]
			break;
 800426a:	e00e      	b.n	800428a <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 800426c:	4b09      	ldr	r3, [pc, #36]	; (8004294 <clear_it_status+0x68>)
 800426e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004272:	f06f 0201 	mvn.w	r2, #1
 8004276:	611a      	str	r2, [r3, #16]
			break;
 8004278:	e007      	b.n	800428a <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800427a:	4b06      	ldr	r3, [pc, #24]	; (8004294 <clear_it_status+0x68>)
 800427c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004280:	f06f 0201 	mvn.w	r2, #1
 8004284:	611a      	str	r2, [r3, #16]
			break;
 8004286:	e000      	b.n	800428a <clear_it_status+0x5e>
		default:
			break;
 8004288:	bf00      	nop

	}
}
 800428a:	bf00      	nop
 800428c:	370c      	adds	r7, #12
 800428e:	46bd      	mov	sp, r7
 8004290:	bc80      	pop	{r7}
 8004292:	4770      	bx	lr
 8004294:	20000c58 	.word	0x20000c58

08004298 <__NVIC_EnableIRQ>:
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	4603      	mov	r3, r0
 80042a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	db0b      	blt.n	80042c2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042aa:	79fb      	ldrb	r3, [r7, #7]
 80042ac:	f003 021f 	and.w	r2, r3, #31
 80042b0:	4906      	ldr	r1, [pc, #24]	; (80042cc <__NVIC_EnableIRQ+0x34>)
 80042b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042b6:	095b      	lsrs	r3, r3, #5
 80042b8:	2001      	movs	r0, #1
 80042ba:	fa00 f202 	lsl.w	r2, r0, r2
 80042be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80042c2:	bf00      	nop
 80042c4:	370c      	adds	r7, #12
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bc80      	pop	{r7}
 80042ca:	4770      	bx	lr
 80042cc:	e000e100 	.word	0xe000e100

080042d0 <__NVIC_DisableIRQ>:
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	4603      	mov	r3, r0
 80042d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	db12      	blt.n	8004308 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042e2:	79fb      	ldrb	r3, [r7, #7]
 80042e4:	f003 021f 	and.w	r2, r3, #31
 80042e8:	490a      	ldr	r1, [pc, #40]	; (8004314 <__NVIC_DisableIRQ+0x44>)
 80042ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ee:	095b      	lsrs	r3, r3, #5
 80042f0:	2001      	movs	r0, #1
 80042f2:	fa00 f202 	lsl.w	r2, r0, r2
 80042f6:	3320      	adds	r3, #32
 80042f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80042fc:	f3bf 8f4f 	dsb	sy
}
 8004300:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004302:	f3bf 8f6f 	isb	sy
}
 8004306:	bf00      	nop
}
 8004308:	bf00      	nop
 800430a:	370c      	adds	r7, #12
 800430c:	46bd      	mov	sp, r7
 800430e:	bc80      	pop	{r7}
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	e000e100 	.word	0xe000e100

08004318 <__NVIC_SystemReset>:
{
 8004318:	b480      	push	{r7}
 800431a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800431c:	f3bf 8f4f 	dsb	sy
}
 8004320:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004322:	4b06      	ldr	r3, [pc, #24]	; (800433c <__NVIC_SystemReset+0x24>)
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800432a:	4904      	ldr	r1, [pc, #16]	; (800433c <__NVIC_SystemReset+0x24>)
 800432c:	4b04      	ldr	r3, [pc, #16]	; (8004340 <__NVIC_SystemReset+0x28>)
 800432e:	4313      	orrs	r3, r2
 8004330:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004332:	f3bf 8f4f 	dsb	sy
}
 8004336:	bf00      	nop
    __NOP();
 8004338:	bf00      	nop
 800433a:	e7fd      	b.n	8004338 <__NVIC_SystemReset+0x20>
 800433c:	e000ed00 	.word	0xe000ed00
 8004340:	05fa0004 	.word	0x05fa0004

08004344 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	4603      	mov	r3, r0
 800434c:	6039      	str	r1, [r7, #0]
 800434e:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004356:	d806      	bhi.n	8004366 <UART_init+0x22>
 8004358:	4a56      	ldr	r2, [pc, #344]	; (80044b4 <UART_init+0x170>)
 800435a:	218a      	movs	r1, #138	; 0x8a
 800435c:	4856      	ldr	r0, [pc, #344]	; (80044b8 <UART_init+0x174>)
 800435e:	f004 ffb9 	bl	80092d4 <printf>
 8004362:	f7ff ffd9 	bl	8004318 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8004366:	79fb      	ldrb	r3, [r7, #7]
 8004368:	2b02      	cmp	r3, #2
 800436a:	d906      	bls.n	800437a <UART_init+0x36>
 800436c:	4a53      	ldr	r2, [pc, #332]	; (80044bc <UART_init+0x178>)
 800436e:	218b      	movs	r1, #139	; 0x8b
 8004370:	4851      	ldr	r0, [pc, #324]	; (80044b8 <UART_init+0x174>)
 8004372:	f004 ffaf 	bl	80092d4 <printf>
 8004376:	f7ff ffcf 	bl	8004318 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 800437a:	79fb      	ldrb	r3, [r7, #7]
 800437c:	4a50      	ldr	r2, [pc, #320]	; (80044c0 <UART_init+0x17c>)
 800437e:	2100      	movs	r1, #0
 8004380:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8004384:	79fb      	ldrb	r3, [r7, #7]
 8004386:	4a4f      	ldr	r2, [pc, #316]	; (80044c4 <UART_init+0x180>)
 8004388:	2100      	movs	r1, #0
 800438a:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 800438c:	79fb      	ldrb	r3, [r7, #7]
 800438e:	4a4e      	ldr	r2, [pc, #312]	; (80044c8 <UART_init+0x184>)
 8004390:	2100      	movs	r1, #0
 8004392:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8004396:	79fa      	ldrb	r2, [r7, #7]
 8004398:	79fb      	ldrb	r3, [r7, #7]
 800439a:	494c      	ldr	r1, [pc, #304]	; (80044cc <UART_init+0x188>)
 800439c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80043a0:	494b      	ldr	r1, [pc, #300]	; (80044d0 <UART_init+0x18c>)
 80043a2:	019b      	lsls	r3, r3, #6
 80043a4:	440b      	add	r3, r1
 80043a6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 80043a8:	79fb      	ldrb	r3, [r7, #7]
 80043aa:	4a49      	ldr	r2, [pc, #292]	; (80044d0 <UART_init+0x18c>)
 80043ac:	019b      	lsls	r3, r3, #6
 80043ae:	4413      	add	r3, r2
 80043b0:	3304      	adds	r3, #4
 80043b2:	683a      	ldr	r2, [r7, #0]
 80043b4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 80043b6:	79fb      	ldrb	r3, [r7, #7]
 80043b8:	4a45      	ldr	r2, [pc, #276]	; (80044d0 <UART_init+0x18c>)
 80043ba:	019b      	lsls	r3, r3, #6
 80043bc:	4413      	add	r3, r2
 80043be:	3308      	adds	r3, #8
 80043c0:	2200      	movs	r2, #0
 80043c2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 80043c4:	79fb      	ldrb	r3, [r7, #7]
 80043c6:	4a42      	ldr	r2, [pc, #264]	; (80044d0 <UART_init+0x18c>)
 80043c8:	019b      	lsls	r3, r3, #6
 80043ca:	4413      	add	r3, r2
 80043cc:	330c      	adds	r3, #12
 80043ce:	2200      	movs	r2, #0
 80043d0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 80043d2:	79fb      	ldrb	r3, [r7, #7]
 80043d4:	4a3e      	ldr	r2, [pc, #248]	; (80044d0 <UART_init+0x18c>)
 80043d6:	019b      	lsls	r3, r3, #6
 80043d8:	4413      	add	r3, r2
 80043da:	3310      	adds	r3, #16
 80043dc:	2200      	movs	r2, #0
 80043de:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 80043e0:	79fb      	ldrb	r3, [r7, #7]
 80043e2:	4a3b      	ldr	r2, [pc, #236]	; (80044d0 <UART_init+0x18c>)
 80043e4:	019b      	lsls	r3, r3, #6
 80043e6:	4413      	add	r3, r2
 80043e8:	3318      	adds	r3, #24
 80043ea:	2200      	movs	r2, #0
 80043ec:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 80043ee:	79fb      	ldrb	r3, [r7, #7]
 80043f0:	4a37      	ldr	r2, [pc, #220]	; (80044d0 <UART_init+0x18c>)
 80043f2:	019b      	lsls	r3, r3, #6
 80043f4:	4413      	add	r3, r2
 80043f6:	3314      	adds	r3, #20
 80043f8:	220c      	movs	r2, #12
 80043fa:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 80043fc:	79fb      	ldrb	r3, [r7, #7]
 80043fe:	4a34      	ldr	r2, [pc, #208]	; (80044d0 <UART_init+0x18c>)
 8004400:	019b      	lsls	r3, r3, #6
 8004402:	4413      	add	r3, r2
 8004404:	331c      	adds	r3, #28
 8004406:	2200      	movs	r2, #0
 8004408:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 800440a:	79fb      	ldrb	r3, [r7, #7]
 800440c:	019b      	lsls	r3, r3, #6
 800440e:	4a30      	ldr	r2, [pc, #192]	; (80044d0 <UART_init+0x18c>)
 8004410:	4413      	add	r3, r2
 8004412:	4618      	mov	r0, r3
 8004414:	f004 f882 	bl	800851c <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8004418:	79fb      	ldrb	r3, [r7, #7]
 800441a:	4a2d      	ldr	r2, [pc, #180]	; (80044d0 <UART_init+0x18c>)
 800441c:	019b      	lsls	r3, r3, #6
 800441e:	4413      	add	r3, r2
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	68da      	ldr	r2, [r3, #12]
 8004424:	79fb      	ldrb	r3, [r7, #7]
 8004426:	492a      	ldr	r1, [pc, #168]	; (80044d0 <UART_init+0x18c>)
 8004428:	019b      	lsls	r3, r3, #6
 800442a:	440b      	add	r3, r1
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004432:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8004434:	79fb      	ldrb	r3, [r7, #7]
 8004436:	4a27      	ldr	r2, [pc, #156]	; (80044d4 <UART_init+0x190>)
 8004438:	56d3      	ldrsb	r3, [r2, r3]
 800443a:	2201      	movs	r2, #1
 800443c:	2101      	movs	r1, #1
 800443e:	4618      	mov	r0, r3
 8004440:	f001 ff37 	bl	80062b2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8004444:	79fb      	ldrb	r3, [r7, #7]
 8004446:	4a23      	ldr	r2, [pc, #140]	; (80044d4 <UART_init+0x190>)
 8004448:	56d3      	ldrsb	r3, [r2, r3]
 800444a:	4618      	mov	r0, r3
 800444c:	f001 ff4d 	bl	80062ea <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8004450:	79fb      	ldrb	r3, [r7, #7]
 8004452:	019b      	lsls	r3, r3, #6
 8004454:	4a1e      	ldr	r2, [pc, #120]	; (80044d0 <UART_init+0x18c>)
 8004456:	1898      	adds	r0, r3, r2
 8004458:	79fb      	ldrb	r3, [r7, #7]
 800445a:	79fa      	ldrb	r2, [r7, #7]
 800445c:	4919      	ldr	r1, [pc, #100]	; (80044c4 <UART_init+0x180>)
 800445e:	5c8a      	ldrb	r2, [r1, r2]
 8004460:	01db      	lsls	r3, r3, #7
 8004462:	4413      	add	r3, r2
 8004464:	4a1c      	ldr	r2, [pc, #112]	; (80044d8 <UART_init+0x194>)
 8004466:	4413      	add	r3, r2
 8004468:	2201      	movs	r2, #1
 800446a:	4619      	mov	r1, r3
 800446c:	f004 f8e7 	bl	800863e <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8004470:	4b1a      	ldr	r3, [pc, #104]	; (80044dc <UART_init+0x198>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	6898      	ldr	r0, [r3, #8]
 8004476:	2300      	movs	r3, #0
 8004478:	2202      	movs	r2, #2
 800447a:	2100      	movs	r1, #0
 800447c:	f004 ff3c 	bl	80092f8 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8004480:	4b16      	ldr	r3, [pc, #88]	; (80044dc <UART_init+0x198>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	68d8      	ldr	r0, [r3, #12]
 8004486:	2300      	movs	r3, #0
 8004488:	2202      	movs	r2, #2
 800448a:	2100      	movs	r1, #0
 800448c:	f004 ff34 	bl	80092f8 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8004490:	4b12      	ldr	r3, [pc, #72]	; (80044dc <UART_init+0x198>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	6858      	ldr	r0, [r3, #4]
 8004496:	2300      	movs	r3, #0
 8004498:	2202      	movs	r2, #2
 800449a:	2100      	movs	r1, #0
 800449c:	f004 ff2c 	bl	80092f8 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 80044a0:	79fb      	ldrb	r3, [r7, #7]
 80044a2:	4a0f      	ldr	r2, [pc, #60]	; (80044e0 <UART_init+0x19c>)
 80044a4:	2101      	movs	r1, #1
 80044a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80044aa:	bf00      	nop
 80044ac:	3708      	adds	r7, #8
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	080112a4 	.word	0x080112a4
 80044b8:	080112b4 	.word	0x080112b4
 80044bc:	080112f0 	.word	0x080112f0
 80044c0:	20000f9c 	.word	0x20000f9c
 80044c4:	20000f98 	.word	0x20000f98
 80044c8:	20000fa8 	.word	0x20000fa8
 80044cc:	20000034 	.word	0x20000034
 80044d0:	20000d58 	.word	0x20000d58
 80044d4:	08011548 	.word	0x08011548
 80044d8:	20000e18 	.word	0x20000e18
 80044dc:	20000068 	.word	0x20000068
 80044e0:	20000fb4 	.word	0x20000fb4

080044e4 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b082      	sub	sp, #8
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	4603      	mov	r3, r0
 80044ec:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 80044ee:	79fb      	ldrb	r3, [r7, #7]
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d906      	bls.n	8004502 <UART_data_ready+0x1e>
 80044f4:	4a07      	ldr	r2, [pc, #28]	; (8004514 <UART_data_ready+0x30>)
 80044f6:	21c8      	movs	r1, #200	; 0xc8
 80044f8:	4807      	ldr	r0, [pc, #28]	; (8004518 <UART_data_ready+0x34>)
 80044fa:	f004 feeb 	bl	80092d4 <printf>
 80044fe:	f7ff ff0b 	bl	8004318 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8004502:	79fb      	ldrb	r3, [r7, #7]
 8004504:	4a05      	ldr	r2, [pc, #20]	; (800451c <UART_data_ready+0x38>)
 8004506:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800450a:	4618      	mov	r0, r3
 800450c:	3708      	adds	r7, #8
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	080112f0 	.word	0x080112f0
 8004518:	080112b4 	.word	0x080112b4
 800451c:	20000fa8 	.word	0x20000fa8

08004520 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
 8004526:	4603      	mov	r3, r0
 8004528:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 800452a:	79fb      	ldrb	r3, [r7, #7]
 800452c:	2b02      	cmp	r3, #2
 800452e:	d906      	bls.n	800453e <UART_get_next_byte+0x1e>
 8004530:	4a22      	ldr	r2, [pc, #136]	; (80045bc <UART_get_next_byte+0x9c>)
 8004532:	21d4      	movs	r1, #212	; 0xd4
 8004534:	4822      	ldr	r0, [pc, #136]	; (80045c0 <UART_get_next_byte+0xa0>)
 8004536:	f004 fecd 	bl	80092d4 <printf>
 800453a:	f7ff feed 	bl	8004318 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 800453e:	79fb      	ldrb	r3, [r7, #7]
 8004540:	4a20      	ldr	r2, [pc, #128]	; (80045c4 <UART_get_next_byte+0xa4>)
 8004542:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d101      	bne.n	800454e <UART_get_next_byte+0x2e>
		return 0;
 800454a:	2300      	movs	r3, #0
 800454c:	e031      	b.n	80045b2 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 800454e:	79fa      	ldrb	r2, [r7, #7]
 8004550:	79fb      	ldrb	r3, [r7, #7]
 8004552:	491d      	ldr	r1, [pc, #116]	; (80045c8 <UART_get_next_byte+0xa8>)
 8004554:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004558:	491c      	ldr	r1, [pc, #112]	; (80045cc <UART_get_next_byte+0xac>)
 800455a:	01d2      	lsls	r2, r2, #7
 800455c:	440a      	add	r2, r1
 800455e:	4413      	add	r3, r2
 8004560:	781b      	ldrb	r3, [r3, #0]
 8004562:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8004564:	79fb      	ldrb	r3, [r7, #7]
 8004566:	4a18      	ldr	r2, [pc, #96]	; (80045c8 <UART_get_next_byte+0xa8>)
 8004568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800456c:	1c5a      	adds	r2, r3, #1
 800456e:	79fb      	ldrb	r3, [r7, #7]
 8004570:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004574:	4914      	ldr	r1, [pc, #80]	; (80045c8 <UART_get_next_byte+0xa8>)
 8004576:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800457a:	79fb      	ldrb	r3, [r7, #7]
 800457c:	4a14      	ldr	r2, [pc, #80]	; (80045d0 <UART_get_next_byte+0xb0>)
 800457e:	56d3      	ldrsb	r3, [r2, r3]
 8004580:	4618      	mov	r0, r3
 8004582:	f7ff fea5 	bl	80042d0 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8004586:	79fb      	ldrb	r3, [r7, #7]
 8004588:	4a12      	ldr	r2, [pc, #72]	; (80045d4 <UART_get_next_byte+0xb4>)
 800458a:	5cd3      	ldrb	r3, [r2, r3]
 800458c:	4619      	mov	r1, r3
 800458e:	79fb      	ldrb	r3, [r7, #7]
 8004590:	4a0d      	ldr	r2, [pc, #52]	; (80045c8 <UART_get_next_byte+0xa8>)
 8004592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004596:	4299      	cmp	r1, r3
 8004598:	d104      	bne.n	80045a4 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 800459a:	79fb      	ldrb	r3, [r7, #7]
 800459c:	4a09      	ldr	r2, [pc, #36]	; (80045c4 <UART_get_next_byte+0xa4>)
 800459e:	2100      	movs	r1, #0
 80045a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80045a4:	79fb      	ldrb	r3, [r7, #7]
 80045a6:	4a0a      	ldr	r2, [pc, #40]	; (80045d0 <UART_get_next_byte+0xb0>)
 80045a8:	56d3      	ldrsb	r3, [r2, r3]
 80045aa:	4618      	mov	r0, r3
 80045ac:	f7ff fe74 	bl	8004298 <__NVIC_EnableIRQ>
	return ret;
 80045b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3710      	adds	r7, #16
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	080112f0 	.word	0x080112f0
 80045c0:	080112b4 	.word	0x080112b4
 80045c4:	20000fa8 	.word	0x20000fa8
 80045c8:	20000f9c 	.word	0x20000f9c
 80045cc:	20000e18 	.word	0x20000e18
 80045d0:	08011548 	.word	0x08011548
 80045d4:	20000f98 	.word	0x20000f98

080045d8 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af00      	add	r7, sp, #0
 80045de:	4603      	mov	r3, r0
 80045e0:	460a      	mov	r2, r1
 80045e2:	71fb      	strb	r3, [r7, #7]
 80045e4:	4613      	mov	r3, r2
 80045e6:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 80045e8:	79fb      	ldrb	r3, [r7, #7]
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d907      	bls.n	80045fe <UART_putc+0x26>
 80045ee:	4a16      	ldr	r2, [pc, #88]	; (8004648 <UART_putc+0x70>)
 80045f0:	f240 113d 	movw	r1, #317	; 0x13d
 80045f4:	4815      	ldr	r0, [pc, #84]	; (800464c <UART_putc+0x74>)
 80045f6:	f004 fe6d 	bl	80092d4 <printf>
 80045fa:	f7ff fe8d 	bl	8004318 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 80045fe:	79fb      	ldrb	r3, [r7, #7]
 8004600:	4a13      	ldr	r2, [pc, #76]	; (8004650 <UART_putc+0x78>)
 8004602:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d019      	beq.n	800463e <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800460a:	79fb      	ldrb	r3, [r7, #7]
 800460c:	4a11      	ldr	r2, [pc, #68]	; (8004654 <UART_putc+0x7c>)
 800460e:	56d3      	ldrsb	r3, [r2, r3]
 8004610:	4618      	mov	r0, r3
 8004612:	f7ff fe5d 	bl	80042d0 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8004616:	79fb      	ldrb	r3, [r7, #7]
 8004618:	019b      	lsls	r3, r3, #6
 800461a:	4a0f      	ldr	r2, [pc, #60]	; (8004658 <UART_putc+0x80>)
 800461c:	4413      	add	r3, r2
 800461e:	1db9      	adds	r1, r7, #6
 8004620:	2201      	movs	r2, #1
 8004622:	4618      	mov	r0, r3
 8004624:	f003 ffc7 	bl	80085b6 <HAL_UART_Transmit_IT>
 8004628:	4603      	mov	r3, r0
 800462a:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 800462c:	79fb      	ldrb	r3, [r7, #7]
 800462e:	4a09      	ldr	r2, [pc, #36]	; (8004654 <UART_putc+0x7c>)
 8004630:	56d3      	ldrsb	r3, [r2, r3]
 8004632:	4618      	mov	r0, r3
 8004634:	f7ff fe30 	bl	8004298 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8004638:	7bfb      	ldrb	r3, [r7, #15]
 800463a:	2b02      	cmp	r3, #2
 800463c:	d0e5      	beq.n	800460a <UART_putc+0x32>
	}
}
 800463e:	bf00      	nop
 8004640:	3710      	adds	r7, #16
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	080112f0 	.word	0x080112f0
 800464c:	080112b4 	.word	0x080112b4
 8004650:	20000fb4 	.word	0x20000fb4
 8004654:	08011548 	.word	0x08011548
 8004658:	20000d58 	.word	0x20000d58

0800465c <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 800465c:	b480      	push	{r7}
 800465e:	b087      	sub	sp, #28
 8004660:	af00      	add	r7, sp, #0
 8004662:	4603      	mov	r3, r0
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	607a      	str	r2, [r7, #4]
 8004668:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 800466a:	7bfb      	ldrb	r3, [r7, #15]
 800466c:	4a13      	ldr	r2, [pc, #76]	; (80046bc <UART_impolite_force_puts_on_uart+0x60>)
 800466e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d01d      	beq.n	80046b2 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8004676:	7bfb      	ldrb	r3, [r7, #15]
 8004678:	4a11      	ldr	r2, [pc, #68]	; (80046c0 <UART_impolite_force_puts_on_uart+0x64>)
 800467a:	019b      	lsls	r3, r3, #6
 800467c:	4413      	add	r3, r2
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8004682:	2300      	movs	r3, #0
 8004684:	617b      	str	r3, [r7, #20]
 8004686:	e010      	b.n	80046aa <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8004688:	bf00      	nop
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004692:	2b00      	cmp	r3, #0
 8004694:	d0f9      	beq.n	800468a <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8004696:	68ba      	ldr	r2, [r7, #8]
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	4413      	add	r3, r2
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	461a      	mov	r2, r3
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	3301      	adds	r3, #1
 80046a8:	617b      	str	r3, [r7, #20]
 80046aa:	697a      	ldr	r2, [r7, #20]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d3ea      	bcc.n	8004688 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 80046b2:	bf00      	nop
 80046b4:	371c      	adds	r7, #28
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bc80      	pop	{r7}
 80046ba:	4770      	bx	lr
 80046bc:	20000fb4 	.word	0x20000fb4
 80046c0:	20000d58 	.word	0x20000d58

080046c4 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 80046c8:	4802      	ldr	r0, [pc, #8]	; (80046d4 <USART1_IRQHandler+0x10>)
 80046ca:	f004 f80d 	bl	80086e8 <HAL_UART_IRQHandler>
}
 80046ce:	bf00      	nop
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	bf00      	nop
 80046d4:	20000d58 	.word	0x20000d58

080046d8 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 80046dc:	4802      	ldr	r0, [pc, #8]	; (80046e8 <USART2_IRQHandler+0x10>)
 80046de:	f004 f803 	bl	80086e8 <HAL_UART_IRQHandler>
}
 80046e2:	bf00      	nop
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	20000d98 	.word	0x20000d98

080046ec <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 80046f0:	4802      	ldr	r0, [pc, #8]	; (80046fc <USART3_IRQHandler+0x10>)
 80046f2:	f003 fff9 	bl	80086e8 <HAL_UART_IRQHandler>
}
 80046f6:	bf00      	nop
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	bf00      	nop
 80046fc:	20000dd8 	.word	0x20000dd8

08004700 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a1e      	ldr	r2, [pc, #120]	; (8004788 <HAL_UART_RxCpltCallback+0x88>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d102      	bne.n	8004718 <HAL_UART_RxCpltCallback+0x18>
 8004712:	2300      	movs	r3, #0
 8004714:	73fb      	strb	r3, [r7, #15]
 8004716:	e00e      	b.n	8004736 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a1b      	ldr	r2, [pc, #108]	; (800478c <HAL_UART_RxCpltCallback+0x8c>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d102      	bne.n	8004728 <HAL_UART_RxCpltCallback+0x28>
 8004722:	2301      	movs	r3, #1
 8004724:	73fb      	strb	r3, [r7, #15]
 8004726:	e006      	b.n	8004736 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a18      	ldr	r2, [pc, #96]	; (8004790 <HAL_UART_RxCpltCallback+0x90>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d126      	bne.n	8004780 <HAL_UART_RxCpltCallback+0x80>
 8004732:	2302      	movs	r3, #2
 8004734:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8004736:	7bfb      	ldrb	r3, [r7, #15]
 8004738:	4a16      	ldr	r2, [pc, #88]	; (8004794 <HAL_UART_RxCpltCallback+0x94>)
 800473a:	2101      	movs	r1, #1
 800473c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8004740:	7bfb      	ldrb	r3, [r7, #15]
 8004742:	4a15      	ldr	r2, [pc, #84]	; (8004798 <HAL_UART_RxCpltCallback+0x98>)
 8004744:	5cd3      	ldrb	r3, [r2, r3]
 8004746:	3301      	adds	r3, #1
 8004748:	425a      	negs	r2, r3
 800474a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800474e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004752:	bf58      	it	pl
 8004754:	4253      	negpl	r3, r2
 8004756:	7bfa      	ldrb	r2, [r7, #15]
 8004758:	b2d9      	uxtb	r1, r3
 800475a:	4b0f      	ldr	r3, [pc, #60]	; (8004798 <HAL_UART_RxCpltCallback+0x98>)
 800475c:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 800475e:	7bfb      	ldrb	r3, [r7, #15]
 8004760:	019b      	lsls	r3, r3, #6
 8004762:	4a0e      	ldr	r2, [pc, #56]	; (800479c <HAL_UART_RxCpltCallback+0x9c>)
 8004764:	1898      	adds	r0, r3, r2
 8004766:	7bfb      	ldrb	r3, [r7, #15]
 8004768:	7bfa      	ldrb	r2, [r7, #15]
 800476a:	490b      	ldr	r1, [pc, #44]	; (8004798 <HAL_UART_RxCpltCallback+0x98>)
 800476c:	5c8a      	ldrb	r2, [r1, r2]
 800476e:	01db      	lsls	r3, r3, #7
 8004770:	4413      	add	r3, r2
 8004772:	4a0b      	ldr	r2, [pc, #44]	; (80047a0 <HAL_UART_RxCpltCallback+0xa0>)
 8004774:	4413      	add	r3, r2
 8004776:	2201      	movs	r2, #1
 8004778:	4619      	mov	r1, r3
 800477a:	f003 ff60 	bl	800863e <HAL_UART_Receive_IT>
 800477e:	e000      	b.n	8004782 <HAL_UART_RxCpltCallback+0x82>
	else return;
 8004780:	bf00      	nop
}
 8004782:	3710      	adds	r7, #16
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	40013800 	.word	0x40013800
 800478c:	40004400 	.word	0x40004400
 8004790:	40004800 	.word	0x40004800
 8004794:	20000fa8 	.word	0x20000fa8
 8004798:	20000f98 	.word	0x20000f98
 800479c:	20000d58 	.word	0x20000d58
 80047a0:	20000e18 	.word	0x20000e18

080047a4 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b08a      	sub	sp, #40	; 0x28
 80047a8:	af02      	add	r7, sp, #8
 80047aa:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a47      	ldr	r2, [pc, #284]	; (80048d0 <HAL_UART_MspInit+0x12c>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d12a      	bne.n	800480c <HAL_UART_MspInit+0x68>
	{
		#ifdef UART1_ON_PA9_PA10
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80047b6:	4b47      	ldr	r3, [pc, #284]	; (80048d4 <HAL_UART_MspInit+0x130>)
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	4a46      	ldr	r2, [pc, #280]	; (80048d4 <HAL_UART_MspInit+0x130>)
 80047bc:	f043 0304 	orr.w	r3, r3, #4
 80047c0:	6193      	str	r3, [r2, #24]
 80047c2:	4b44      	ldr	r3, [pc, #272]	; (80048d4 <HAL_UART_MspInit+0x130>)
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	f003 0304 	and.w	r3, r3, #4
 80047ca:	61fb      	str	r3, [r7, #28]
 80047cc:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 80047ce:	2303      	movs	r3, #3
 80047d0:	9300      	str	r3, [sp, #0]
 80047d2:	2301      	movs	r3, #1
 80047d4:	2202      	movs	r2, #2
 80047d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80047da:	483f      	ldr	r0, [pc, #252]	; (80048d8 <HAL_UART_MspInit+0x134>)
 80047dc:	f7fe fb68 	bl	8002eb0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80047e0:	2303      	movs	r3, #3
 80047e2:	9300      	str	r3, [sp, #0]
 80047e4:	2301      	movs	r3, #1
 80047e6:	2200      	movs	r2, #0
 80047e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80047ec:	483a      	ldr	r0, [pc, #232]	; (80048d8 <HAL_UART_MspInit+0x134>)
 80047ee:	f7fe fb5f 	bl	8002eb0 <BSP_GPIO_PinCfg>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART1_ENABLE();
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80047f2:	4b38      	ldr	r3, [pc, #224]	; (80048d4 <HAL_UART_MspInit+0x130>)
 80047f4:	699b      	ldr	r3, [r3, #24]
 80047f6:	4a37      	ldr	r2, [pc, #220]	; (80048d4 <HAL_UART_MspInit+0x130>)
 80047f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047fc:	6193      	str	r3, [r2, #24]
 80047fe:	4b35      	ldr	r3, [pc, #212]	; (80048d4 <HAL_UART_MspInit+0x130>)
 8004800:	699b      	ldr	r3, [r3, #24]
 8004802:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004806:	61bb      	str	r3, [r7, #24]
 8004808:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 800480a:	e05c      	b.n	80048c6 <HAL_UART_MspInit+0x122>
	else if(huart->Instance == USART2)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a32      	ldr	r2, [pc, #200]	; (80048dc <HAL_UART_MspInit+0x138>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d128      	bne.n	8004868 <HAL_UART_MspInit+0xc4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8004816:	4b2f      	ldr	r3, [pc, #188]	; (80048d4 <HAL_UART_MspInit+0x130>)
 8004818:	699b      	ldr	r3, [r3, #24]
 800481a:	4a2e      	ldr	r2, [pc, #184]	; (80048d4 <HAL_UART_MspInit+0x130>)
 800481c:	f043 0304 	orr.w	r3, r3, #4
 8004820:	6193      	str	r3, [r2, #24]
 8004822:	4b2c      	ldr	r3, [pc, #176]	; (80048d4 <HAL_UART_MspInit+0x130>)
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	f003 0304 	and.w	r3, r3, #4
 800482a:	617b      	str	r3, [r7, #20]
 800482c:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800482e:	2303      	movs	r3, #3
 8004830:	9300      	str	r3, [sp, #0]
 8004832:	2301      	movs	r3, #1
 8004834:	2202      	movs	r2, #2
 8004836:	2104      	movs	r1, #4
 8004838:	4827      	ldr	r0, [pc, #156]	; (80048d8 <HAL_UART_MspInit+0x134>)
 800483a:	f7fe fb39 	bl	8002eb0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800483e:	2303      	movs	r3, #3
 8004840:	9300      	str	r3, [sp, #0]
 8004842:	2301      	movs	r3, #1
 8004844:	2200      	movs	r2, #0
 8004846:	2108      	movs	r1, #8
 8004848:	4823      	ldr	r0, [pc, #140]	; (80048d8 <HAL_UART_MspInit+0x134>)
 800484a:	f7fe fb31 	bl	8002eb0 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 800484e:	4b21      	ldr	r3, [pc, #132]	; (80048d4 <HAL_UART_MspInit+0x130>)
 8004850:	69db      	ldr	r3, [r3, #28]
 8004852:	4a20      	ldr	r2, [pc, #128]	; (80048d4 <HAL_UART_MspInit+0x130>)
 8004854:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004858:	61d3      	str	r3, [r2, #28]
 800485a:	4b1e      	ldr	r3, [pc, #120]	; (80048d4 <HAL_UART_MspInit+0x130>)
 800485c:	69db      	ldr	r3, [r3, #28]
 800485e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004862:	613b      	str	r3, [r7, #16]
 8004864:	693b      	ldr	r3, [r7, #16]
}
 8004866:	e02e      	b.n	80048c6 <HAL_UART_MspInit+0x122>
	else if(huart->Instance == USART3)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a1c      	ldr	r2, [pc, #112]	; (80048e0 <HAL_UART_MspInit+0x13c>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d129      	bne.n	80048c6 <HAL_UART_MspInit+0x122>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8004872:	4b18      	ldr	r3, [pc, #96]	; (80048d4 <HAL_UART_MspInit+0x130>)
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	4a17      	ldr	r2, [pc, #92]	; (80048d4 <HAL_UART_MspInit+0x130>)
 8004878:	f043 0308 	orr.w	r3, r3, #8
 800487c:	6193      	str	r3, [r2, #24]
 800487e:	4b15      	ldr	r3, [pc, #84]	; (80048d4 <HAL_UART_MspInit+0x130>)
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	f003 0308 	and.w	r3, r3, #8
 8004886:	60fb      	str	r3, [r7, #12]
 8004888:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800488a:	2303      	movs	r3, #3
 800488c:	9300      	str	r3, [sp, #0]
 800488e:	2301      	movs	r3, #1
 8004890:	2202      	movs	r2, #2
 8004892:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004896:	4813      	ldr	r0, [pc, #76]	; (80048e4 <HAL_UART_MspInit+0x140>)
 8004898:	f7fe fb0a 	bl	8002eb0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800489c:	2303      	movs	r3, #3
 800489e:	9300      	str	r3, [sp, #0]
 80048a0:	2301      	movs	r3, #1
 80048a2:	2200      	movs	r2, #0
 80048a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80048a8:	480e      	ldr	r0, [pc, #56]	; (80048e4 <HAL_UART_MspInit+0x140>)
 80048aa:	f7fe fb01 	bl	8002eb0 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 80048ae:	4b09      	ldr	r3, [pc, #36]	; (80048d4 <HAL_UART_MspInit+0x130>)
 80048b0:	69db      	ldr	r3, [r3, #28]
 80048b2:	4a08      	ldr	r2, [pc, #32]	; (80048d4 <HAL_UART_MspInit+0x130>)
 80048b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048b8:	61d3      	str	r3, [r2, #28]
 80048ba:	4b06      	ldr	r3, [pc, #24]	; (80048d4 <HAL_UART_MspInit+0x130>)
 80048bc:	69db      	ldr	r3, [r3, #28]
 80048be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048c2:	60bb      	str	r3, [r7, #8]
 80048c4:	68bb      	ldr	r3, [r7, #8]
}
 80048c6:	bf00      	nop
 80048c8:	3720      	adds	r7, #32
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	40013800 	.word	0x40013800
 80048d4:	40021000 	.word	0x40021000
 80048d8:	40010800 	.word	0x40010800
 80048dc:	40004400 	.word	0x40004400
 80048e0:	40004800 	.word	0x40004800
 80048e4:	40010c00 	.word	0x40010c00

080048e8 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048f4:	2b08      	cmp	r3, #8
 80048f6:	d106      	bne.n	8004906 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2222      	movs	r2, #34	; 0x22
 8004902:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8004906:	bf00      	nop
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	bc80      	pop	{r7}
 800490e:	4770      	bx	lr

08004910 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8004914:	4b03      	ldr	r3, [pc, #12]	; (8004924 <WWDG_IRQHandler+0x14>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4903      	ldr	r1, [pc, #12]	; (8004928 <WWDG_IRQHandler+0x18>)
 800491a:	4618      	mov	r0, r3
 800491c:	f7fe fe8c 	bl	8003638 <dump_printf>
	while(1);
 8004920:	e7fe      	b.n	8004920 <WWDG_IRQHandler+0x10>
 8004922:	bf00      	nop
 8004924:	20000040 	.word	0x20000040
 8004928:	08011380 	.word	0x08011380

0800492c <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8004930:	4b03      	ldr	r3, [pc, #12]	; (8004940 <PVD_IRQHandler+0x14>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4903      	ldr	r1, [pc, #12]	; (8004944 <PVD_IRQHandler+0x18>)
 8004936:	4618      	mov	r0, r3
 8004938:	f7fe fe7e 	bl	8003638 <dump_printf>
	while(1);
 800493c:	e7fe      	b.n	800493c <PVD_IRQHandler+0x10>
 800493e:	bf00      	nop
 8004940:	20000040 	.word	0x20000040
 8004944:	08011388 	.word	0x08011388

08004948 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 800494c:	4b03      	ldr	r3, [pc, #12]	; (800495c <TAMPER_IRQHandler+0x14>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4903      	ldr	r1, [pc, #12]	; (8004960 <TAMPER_IRQHandler+0x18>)
 8004952:	4618      	mov	r0, r3
 8004954:	f7fe fe70 	bl	8003638 <dump_printf>
	while(1);
 8004958:	e7fe      	b.n	8004958 <TAMPER_IRQHandler+0x10>
 800495a:	bf00      	nop
 800495c:	20000040 	.word	0x20000040
 8004960:	0801138c 	.word	0x0801138c

08004964 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8004968:	4b03      	ldr	r3, [pc, #12]	; (8004978 <RTC_IRQHandler+0x14>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4903      	ldr	r1, [pc, #12]	; (800497c <RTC_IRQHandler+0x18>)
 800496e:	4618      	mov	r0, r3
 8004970:	f7fe fe62 	bl	8003638 <dump_printf>
	while(1);
 8004974:	e7fe      	b.n	8004974 <RTC_IRQHandler+0x10>
 8004976:	bf00      	nop
 8004978:	20000040 	.word	0x20000040
 800497c:	08011394 	.word	0x08011394

08004980 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8004984:	4b03      	ldr	r3, [pc, #12]	; (8004994 <FLASH_IRQHandler+0x14>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4903      	ldr	r1, [pc, #12]	; (8004998 <FLASH_IRQHandler+0x18>)
 800498a:	4618      	mov	r0, r3
 800498c:	f7fe fe54 	bl	8003638 <dump_printf>
	while(1);
 8004990:	e7fe      	b.n	8004990 <FLASH_IRQHandler+0x10>
 8004992:	bf00      	nop
 8004994:	20000040 	.word	0x20000040
 8004998:	08011398 	.word	0x08011398

0800499c <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 80049a0:	4b03      	ldr	r3, [pc, #12]	; (80049b0 <RCC_IRQHandler+0x14>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4903      	ldr	r1, [pc, #12]	; (80049b4 <RCC_IRQHandler+0x18>)
 80049a6:	4618      	mov	r0, r3
 80049a8:	f7fe fe46 	bl	8003638 <dump_printf>
	while(1);
 80049ac:	e7fe      	b.n	80049ac <RCC_IRQHandler+0x10>
 80049ae:	bf00      	nop
 80049b0:	20000040 	.word	0x20000040
 80049b4:	080113a0 	.word	0x080113a0

080049b8 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 80049bc:	4b03      	ldr	r3, [pc, #12]	; (80049cc <DMA1_Channel2_IRQHandler+0x14>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4903      	ldr	r1, [pc, #12]	; (80049d0 <DMA1_Channel2_IRQHandler+0x18>)
 80049c2:	4618      	mov	r0, r3
 80049c4:	f7fe fe38 	bl	8003638 <dump_printf>
	while(1);
 80049c8:	e7fe      	b.n	80049c8 <DMA1_Channel2_IRQHandler+0x10>
 80049ca:	bf00      	nop
 80049cc:	20000040 	.word	0x20000040
 80049d0:	080113dc 	.word	0x080113dc

080049d4 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 80049d8:	4b03      	ldr	r3, [pc, #12]	; (80049e8 <DMA1_Channel3_IRQHandler+0x14>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4903      	ldr	r1, [pc, #12]	; (80049ec <DMA1_Channel3_IRQHandler+0x18>)
 80049de:	4618      	mov	r0, r3
 80049e0:	f7fe fe2a 	bl	8003638 <dump_printf>
	while(1);
 80049e4:	e7fe      	b.n	80049e4 <DMA1_Channel3_IRQHandler+0x10>
 80049e6:	bf00      	nop
 80049e8:	20000040 	.word	0x20000040
 80049ec:	080113ec 	.word	0x080113ec

080049f0 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 80049f4:	4b03      	ldr	r3, [pc, #12]	; (8004a04 <DMA1_Channel4_IRQHandler+0x14>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4903      	ldr	r1, [pc, #12]	; (8004a08 <DMA1_Channel4_IRQHandler+0x18>)
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7fe fe1c 	bl	8003638 <dump_printf>
	while(1);
 8004a00:	e7fe      	b.n	8004a00 <DMA1_Channel4_IRQHandler+0x10>
 8004a02:	bf00      	nop
 8004a04:	20000040 	.word	0x20000040
 8004a08:	080113fc 	.word	0x080113fc

08004a0c <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8004a10:	4b03      	ldr	r3, [pc, #12]	; (8004a20 <DMA1_Channel5_IRQHandler+0x14>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4903      	ldr	r1, [pc, #12]	; (8004a24 <DMA1_Channel5_IRQHandler+0x18>)
 8004a16:	4618      	mov	r0, r3
 8004a18:	f7fe fe0e 	bl	8003638 <dump_printf>
	while(1);
 8004a1c:	e7fe      	b.n	8004a1c <DMA1_Channel5_IRQHandler+0x10>
 8004a1e:	bf00      	nop
 8004a20:	20000040 	.word	0x20000040
 8004a24:	0801140c 	.word	0x0801140c

08004a28 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8004a2c:	4b03      	ldr	r3, [pc, #12]	; (8004a3c <DMA1_Channel6_IRQHandler+0x14>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4903      	ldr	r1, [pc, #12]	; (8004a40 <DMA1_Channel6_IRQHandler+0x18>)
 8004a32:	4618      	mov	r0, r3
 8004a34:	f7fe fe00 	bl	8003638 <dump_printf>
	while(1);
 8004a38:	e7fe      	b.n	8004a38 <DMA1_Channel6_IRQHandler+0x10>
 8004a3a:	bf00      	nop
 8004a3c:	20000040 	.word	0x20000040
 8004a40:	0801141c 	.word	0x0801141c

08004a44 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8004a48:	4b03      	ldr	r3, [pc, #12]	; (8004a58 <DMA1_Channel7_IRQHandler+0x14>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4903      	ldr	r1, [pc, #12]	; (8004a5c <DMA1_Channel7_IRQHandler+0x18>)
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f7fe fdf2 	bl	8003638 <dump_printf>
	while(1);
 8004a54:	e7fe      	b.n	8004a54 <DMA1_Channel7_IRQHandler+0x10>
 8004a56:	bf00      	nop
 8004a58:	20000040 	.word	0x20000040
 8004a5c:	0801142c 	.word	0x0801142c

08004a60 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8004a64:	4b03      	ldr	r3, [pc, #12]	; (8004a74 <ADC1_2_IRQHandler+0x14>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4903      	ldr	r1, [pc, #12]	; (8004a78 <ADC1_2_IRQHandler+0x18>)
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7fe fde4 	bl	8003638 <dump_printf>
	while(1);
 8004a70:	e7fe      	b.n	8004a70 <ADC1_2_IRQHandler+0x10>
 8004a72:	bf00      	nop
 8004a74:	20000040 	.word	0x20000040
 8004a78:	0801143c 	.word	0x0801143c

08004a7c <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8004a80:	4b03      	ldr	r3, [pc, #12]	; (8004a90 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4903      	ldr	r1, [pc, #12]	; (8004a94 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7fe fdd6 	bl	8003638 <dump_printf>
	while(1);
 8004a8c:	e7fe      	b.n	8004a8c <USB_HP_CAN1_TX_IRQHandler+0x10>
 8004a8e:	bf00      	nop
 8004a90:	20000040 	.word	0x20000040
 8004a94:	08011444 	.word	0x08011444

08004a98 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8004a9c:	4b03      	ldr	r3, [pc, #12]	; (8004aac <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4903      	ldr	r1, [pc, #12]	; (8004ab0 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f7fe fdc8 	bl	8003638 <dump_printf>
	while(1);
 8004aa8:	e7fe      	b.n	8004aa8 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8004aaa:	bf00      	nop
 8004aac:	20000040 	.word	0x20000040
 8004ab0:	08011454 	.word	0x08011454

08004ab4 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8004ab8:	4b03      	ldr	r3, [pc, #12]	; (8004ac8 <CAN1_RX1_IRQHandler+0x14>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4903      	ldr	r1, [pc, #12]	; (8004acc <CAN1_RX1_IRQHandler+0x18>)
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f7fe fdba 	bl	8003638 <dump_printf>
	while(1);
 8004ac4:	e7fe      	b.n	8004ac4 <CAN1_RX1_IRQHandler+0x10>
 8004ac6:	bf00      	nop
 8004ac8:	20000040 	.word	0x20000040
 8004acc:	08011464 	.word	0x08011464

08004ad0 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8004ad4:	4b03      	ldr	r3, [pc, #12]	; (8004ae4 <CAN1_SCE_IRQHandler+0x14>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4903      	ldr	r1, [pc, #12]	; (8004ae8 <CAN1_SCE_IRQHandler+0x18>)
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7fe fdac 	bl	8003638 <dump_printf>
	while(1);
 8004ae0:	e7fe      	b.n	8004ae0 <CAN1_SCE_IRQHandler+0x10>
 8004ae2:	bf00      	nop
 8004ae4:	20000040 	.word	0x20000040
 8004ae8:	08011470 	.word	0x08011470

08004aec <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8004af0:	4b03      	ldr	r3, [pc, #12]	; (8004b00 <TIM1_BRK_IRQHandler+0x14>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4903      	ldr	r1, [pc, #12]	; (8004b04 <TIM1_BRK_IRQHandler+0x18>)
 8004af6:	4618      	mov	r0, r3
 8004af8:	f7fe fd9e 	bl	8003638 <dump_printf>
	while(1);
 8004afc:	e7fe      	b.n	8004afc <TIM1_BRK_IRQHandler+0x10>
 8004afe:	bf00      	nop
 8004b00:	20000040 	.word	0x20000040
 8004b04:	08011484 	.word	0x08011484

08004b08 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8004b0c:	4b03      	ldr	r3, [pc, #12]	; (8004b1c <TIM1_TRG_COM_IRQHandler+0x14>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4903      	ldr	r1, [pc, #12]	; (8004b20 <TIM1_TRG_COM_IRQHandler+0x18>)
 8004b12:	4618      	mov	r0, r3
 8004b14:	f7fe fd90 	bl	8003638 <dump_printf>
	while(1);
 8004b18:	e7fe      	b.n	8004b18 <TIM1_TRG_COM_IRQHandler+0x10>
 8004b1a:	bf00      	nop
 8004b1c:	20000040 	.word	0x20000040
 8004b20:	08011498 	.word	0x08011498

08004b24 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8004b28:	4b03      	ldr	r3, [pc, #12]	; (8004b38 <TIM1_CC_IRQHandler+0x14>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4903      	ldr	r1, [pc, #12]	; (8004b3c <TIM1_CC_IRQHandler+0x18>)
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f7fe fd82 	bl	8003638 <dump_printf>
	while(1);
 8004b34:	e7fe      	b.n	8004b34 <TIM1_CC_IRQHandler+0x10>
 8004b36:	bf00      	nop
 8004b38:	20000040 	.word	0x20000040
 8004b3c:	080114a8 	.word	0x080114a8

08004b40 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8004b44:	4b03      	ldr	r3, [pc, #12]	; (8004b54 <I2C1_EV_IRQHandler+0x14>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4903      	ldr	r1, [pc, #12]	; (8004b58 <I2C1_EV_IRQHandler+0x18>)
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f7fe fd74 	bl	8003638 <dump_printf>
	while(1);
 8004b50:	e7fe      	b.n	8004b50 <I2C1_EV_IRQHandler+0x10>
 8004b52:	bf00      	nop
 8004b54:	20000040 	.word	0x20000040
 8004b58:	080114c8 	.word	0x080114c8

08004b5c <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8004b60:	4b03      	ldr	r3, [pc, #12]	; (8004b70 <I2C1_ER_IRQHandler+0x14>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4903      	ldr	r1, [pc, #12]	; (8004b74 <I2C1_ER_IRQHandler+0x18>)
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7fe fd66 	bl	8003638 <dump_printf>
	while(1);
 8004b6c:	e7fe      	b.n	8004b6c <I2C1_ER_IRQHandler+0x10>
 8004b6e:	bf00      	nop
 8004b70:	20000040 	.word	0x20000040
 8004b74:	080114d0 	.word	0x080114d0

08004b78 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8004b7c:	4b03      	ldr	r3, [pc, #12]	; (8004b8c <I2C2_EV_IRQHandler+0x14>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4903      	ldr	r1, [pc, #12]	; (8004b90 <I2C2_EV_IRQHandler+0x18>)
 8004b82:	4618      	mov	r0, r3
 8004b84:	f7fe fd58 	bl	8003638 <dump_printf>
	while(1);
 8004b88:	e7fe      	b.n	8004b88 <I2C2_EV_IRQHandler+0x10>
 8004b8a:	bf00      	nop
 8004b8c:	20000040 	.word	0x20000040
 8004b90:	080114d8 	.word	0x080114d8

08004b94 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8004b98:	4b03      	ldr	r3, [pc, #12]	; (8004ba8 <I2C2_ER_IRQHandler+0x14>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4903      	ldr	r1, [pc, #12]	; (8004bac <I2C2_ER_IRQHandler+0x18>)
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f7fe fd4a 	bl	8003638 <dump_printf>
	while(1);
 8004ba4:	e7fe      	b.n	8004ba4 <I2C2_ER_IRQHandler+0x10>
 8004ba6:	bf00      	nop
 8004ba8:	20000040 	.word	0x20000040
 8004bac:	080114e0 	.word	0x080114e0

08004bb0 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8004bb4:	4b03      	ldr	r3, [pc, #12]	; (8004bc4 <SPI1_IRQHandler+0x14>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4903      	ldr	r1, [pc, #12]	; (8004bc8 <SPI1_IRQHandler+0x18>)
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f7fe fd3c 	bl	8003638 <dump_printf>
	while(1);
 8004bc0:	e7fe      	b.n	8004bc0 <SPI1_IRQHandler+0x10>
 8004bc2:	bf00      	nop
 8004bc4:	20000040 	.word	0x20000040
 8004bc8:	080114e8 	.word	0x080114e8

08004bcc <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8004bd0:	4b03      	ldr	r3, [pc, #12]	; (8004be0 <SPI2_IRQHandler+0x14>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4903      	ldr	r1, [pc, #12]	; (8004be4 <SPI2_IRQHandler+0x18>)
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f7fe fd2e 	bl	8003638 <dump_printf>
	while(1);
 8004bdc:	e7fe      	b.n	8004bdc <SPI2_IRQHandler+0x10>
 8004bde:	bf00      	nop
 8004be0:	20000040 	.word	0x20000040
 8004be4:	080114f0 	.word	0x080114f0

08004be8 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8004bec:	4b03      	ldr	r3, [pc, #12]	; (8004bfc <RTC_Alarm_IRQHandler+0x14>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4903      	ldr	r1, [pc, #12]	; (8004c00 <RTC_Alarm_IRQHandler+0x18>)
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f7fe fd20 	bl	8003638 <dump_printf>
	while(1);
 8004bf8:	e7fe      	b.n	8004bf8 <RTC_Alarm_IRQHandler+0x10>
 8004bfa:	bf00      	nop
 8004bfc:	20000040 	.word	0x20000040
 8004c00:	0801151c 	.word	0x0801151c

08004c04 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8004c08:	4b03      	ldr	r3, [pc, #12]	; (8004c18 <USBWakeUp_IRQHandler+0x14>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4903      	ldr	r1, [pc, #12]	; (8004c1c <USBWakeUp_IRQHandler+0x18>)
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7fe fd12 	bl	8003638 <dump_printf>
}
 8004c14:	bf00      	nop
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	20000040 	.word	0x20000040
 8004c1c:	08011528 	.word	0x08011528

08004c20 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004c20:	b480      	push	{r7}
 8004c22:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004c24:	4b15      	ldr	r3, [pc, #84]	; (8004c7c <SystemInit+0x5c>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a14      	ldr	r2, [pc, #80]	; (8004c7c <SystemInit+0x5c>)
 8004c2a:	f043 0301 	orr.w	r3, r3, #1
 8004c2e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8004c30:	4b12      	ldr	r3, [pc, #72]	; (8004c7c <SystemInit+0x5c>)
 8004c32:	685a      	ldr	r2, [r3, #4]
 8004c34:	4911      	ldr	r1, [pc, #68]	; (8004c7c <SystemInit+0x5c>)
 8004c36:	4b12      	ldr	r3, [pc, #72]	; (8004c80 <SystemInit+0x60>)
 8004c38:	4013      	ands	r3, r2
 8004c3a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004c3c:	4b0f      	ldr	r3, [pc, #60]	; (8004c7c <SystemInit+0x5c>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a0e      	ldr	r2, [pc, #56]	; (8004c7c <SystemInit+0x5c>)
 8004c42:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004c46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c4a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004c4c:	4b0b      	ldr	r3, [pc, #44]	; (8004c7c <SystemInit+0x5c>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a0a      	ldr	r2, [pc, #40]	; (8004c7c <SystemInit+0x5c>)
 8004c52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c56:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8004c58:	4b08      	ldr	r3, [pc, #32]	; (8004c7c <SystemInit+0x5c>)
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	4a07      	ldr	r2, [pc, #28]	; (8004c7c <SystemInit+0x5c>)
 8004c5e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004c62:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8004c64:	4b05      	ldr	r3, [pc, #20]	; (8004c7c <SystemInit+0x5c>)
 8004c66:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004c6a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004c6c:	4b05      	ldr	r3, [pc, #20]	; (8004c84 <SystemInit+0x64>)
 8004c6e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004c72:	609a      	str	r2, [r3, #8]
#endif 
}
 8004c74:	bf00      	nop
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bc80      	pop	{r7}
 8004c7a:	4770      	bx	lr
 8004c7c:	40021000 	.word	0x40021000
 8004c80:	f8ff0000 	.word	0xf8ff0000
 8004c84:	e000ed00 	.word	0xe000ed00

08004c88 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b085      	sub	sp, #20
 8004c8c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	60fb      	str	r3, [r7, #12]
 8004c92:	2300      	movs	r3, #0
 8004c94:	60bb      	str	r3, [r7, #8]
 8004c96:	2300      	movs	r3, #0
 8004c98:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8004c9a:	4b2f      	ldr	r3, [pc, #188]	; (8004d58 <SystemCoreClockUpdate+0xd0>)
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f003 030c 	and.w	r3, r3, #12
 8004ca2:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2b08      	cmp	r3, #8
 8004ca8:	d011      	beq.n	8004cce <SystemCoreClockUpdate+0x46>
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2b08      	cmp	r3, #8
 8004cae:	d83a      	bhi.n	8004d26 <SystemCoreClockUpdate+0x9e>
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d003      	beq.n	8004cbe <SystemCoreClockUpdate+0x36>
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2b04      	cmp	r3, #4
 8004cba:	d004      	beq.n	8004cc6 <SystemCoreClockUpdate+0x3e>
 8004cbc:	e033      	b.n	8004d26 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8004cbe:	4b27      	ldr	r3, [pc, #156]	; (8004d5c <SystemCoreClockUpdate+0xd4>)
 8004cc0:	4a27      	ldr	r2, [pc, #156]	; (8004d60 <SystemCoreClockUpdate+0xd8>)
 8004cc2:	601a      	str	r2, [r3, #0]
      break;
 8004cc4:	e033      	b.n	8004d2e <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8004cc6:	4b25      	ldr	r3, [pc, #148]	; (8004d5c <SystemCoreClockUpdate+0xd4>)
 8004cc8:	4a25      	ldr	r2, [pc, #148]	; (8004d60 <SystemCoreClockUpdate+0xd8>)
 8004cca:	601a      	str	r2, [r3, #0]
      break;
 8004ccc:	e02f      	b.n	8004d2e <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8004cce:	4b22      	ldr	r3, [pc, #136]	; (8004d58 <SystemCoreClockUpdate+0xd0>)
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004cd6:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8004cd8:	4b1f      	ldr	r3, [pc, #124]	; (8004d58 <SystemCoreClockUpdate+0xd0>)
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ce0:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	0c9b      	lsrs	r3, r3, #18
 8004ce6:	3302      	adds	r3, #2
 8004ce8:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d106      	bne.n	8004cfe <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	4a1c      	ldr	r2, [pc, #112]	; (8004d64 <SystemCoreClockUpdate+0xdc>)
 8004cf4:	fb02 f303 	mul.w	r3, r2, r3
 8004cf8:	4a18      	ldr	r2, [pc, #96]	; (8004d5c <SystemCoreClockUpdate+0xd4>)
 8004cfa:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8004cfc:	e017      	b.n	8004d2e <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8004cfe:	4b16      	ldr	r3, [pc, #88]	; (8004d58 <SystemCoreClockUpdate+0xd0>)
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d006      	beq.n	8004d18 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	4a15      	ldr	r2, [pc, #84]	; (8004d64 <SystemCoreClockUpdate+0xdc>)
 8004d0e:	fb02 f303 	mul.w	r3, r2, r3
 8004d12:	4a12      	ldr	r2, [pc, #72]	; (8004d5c <SystemCoreClockUpdate+0xd4>)
 8004d14:	6013      	str	r3, [r2, #0]
      break;
 8004d16:	e00a      	b.n	8004d2e <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	4a11      	ldr	r2, [pc, #68]	; (8004d60 <SystemCoreClockUpdate+0xd8>)
 8004d1c:	fb02 f303 	mul.w	r3, r2, r3
 8004d20:	4a0e      	ldr	r2, [pc, #56]	; (8004d5c <SystemCoreClockUpdate+0xd4>)
 8004d22:	6013      	str	r3, [r2, #0]
      break;
 8004d24:	e003      	b.n	8004d2e <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8004d26:	4b0d      	ldr	r3, [pc, #52]	; (8004d5c <SystemCoreClockUpdate+0xd4>)
 8004d28:	4a0d      	ldr	r2, [pc, #52]	; (8004d60 <SystemCoreClockUpdate+0xd8>)
 8004d2a:	601a      	str	r2, [r3, #0]
      break;
 8004d2c:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8004d2e:	4b0a      	ldr	r3, [pc, #40]	; (8004d58 <SystemCoreClockUpdate+0xd0>)
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	091b      	lsrs	r3, r3, #4
 8004d34:	f003 030f 	and.w	r3, r3, #15
 8004d38:	4a0b      	ldr	r2, [pc, #44]	; (8004d68 <SystemCoreClockUpdate+0xe0>)
 8004d3a:	5cd3      	ldrb	r3, [r2, r3]
 8004d3c:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8004d3e:	4b07      	ldr	r3, [pc, #28]	; (8004d5c <SystemCoreClockUpdate+0xd4>)
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	fa22 f303 	lsr.w	r3, r2, r3
 8004d48:	4a04      	ldr	r2, [pc, #16]	; (8004d5c <SystemCoreClockUpdate+0xd4>)
 8004d4a:	6013      	str	r3, [r2, #0]
}
 8004d4c:	bf00      	nop
 8004d4e:	3714      	adds	r7, #20
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bc80      	pop	{r7}
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	40021000 	.word	0x40021000
 8004d5c:	20000044 	.word	0x20000044
 8004d60:	007a1200 	.word	0x007a1200
 8004d64:	003d0900 	.word	0x003d0900
 8004d68:	0801154c 	.word	0x0801154c

08004d6c <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b082      	sub	sp, #8
 8004d70:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004d72:	2300      	movs	r3, #0
 8004d74:	71fb      	strb	r3, [r7, #7]
 8004d76:	e007      	b.n	8004d88 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8004d78:	79fb      	ldrb	r3, [r7, #7]
 8004d7a:	4a0b      	ldr	r2, [pc, #44]	; (8004da8 <Systick_init+0x3c>)
 8004d7c:	2100      	movs	r1, #0
 8004d7e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004d82:	79fb      	ldrb	r3, [r7, #7]
 8004d84:	3301      	adds	r3, #1
 8004d86:	71fb      	strb	r3, [r7, #7]
 8004d88:	79fb      	ldrb	r3, [r7, #7]
 8004d8a:	2b0f      	cmp	r3, #15
 8004d8c:	d9f4      	bls.n	8004d78 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8004d8e:	2200      	movs	r2, #0
 8004d90:	2100      	movs	r1, #0
 8004d92:	f04f 30ff 	mov.w	r0, #4294967295
 8004d96:	f001 fa8c 	bl	80062b2 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8004d9a:	4b04      	ldr	r3, [pc, #16]	; (8004dac <Systick_init+0x40>)
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	601a      	str	r2, [r3, #0]
}
 8004da0:	bf00      	nop
 8004da2:	3708      	adds	r7, #8
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	20000fc0 	.word	0x20000fc0
 8004dac:	20001000 	.word	0x20001000

08004db0 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b082      	sub	sp, #8
 8004db4:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8004db6:	f001 f965 	bl	8006084 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8004dba:	f001 fab0 	bl	800631e <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8004dbe:	4b0f      	ldr	r3, [pc, #60]	; (8004dfc <SysTick_Handler+0x4c>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d101      	bne.n	8004dca <SysTick_Handler+0x1a>
		Systick_init();
 8004dc6:	f7ff ffd1 	bl	8004d6c <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004dca:	2300      	movs	r3, #0
 8004dcc:	71fb      	strb	r3, [r7, #7]
 8004dce:	e00d      	b.n	8004dec <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8004dd0:	79fb      	ldrb	r3, [r7, #7]
 8004dd2:	4a0b      	ldr	r2, [pc, #44]	; (8004e00 <SysTick_Handler+0x50>)
 8004dd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d004      	beq.n	8004de6 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8004ddc:	79fb      	ldrb	r3, [r7, #7]
 8004dde:	4a08      	ldr	r2, [pc, #32]	; (8004e00 <SysTick_Handler+0x50>)
 8004de0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004de4:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004de6:	79fb      	ldrb	r3, [r7, #7]
 8004de8:	3301      	adds	r3, #1
 8004dea:	71fb      	strb	r3, [r7, #7]
 8004dec:	79fb      	ldrb	r3, [r7, #7]
 8004dee:	2b0f      	cmp	r3, #15
 8004df0:	d9ee      	bls.n	8004dd0 <SysTick_Handler+0x20>
	}
}
 8004df2:	bf00      	nop
 8004df4:	bf00      	nop
 8004df6:	3708      	adds	r7, #8
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	20001000 	.word	0x20001000
 8004e00:	20000fc0 	.word	0x20000fc0

08004e04 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8004e0c:	4b10      	ldr	r3, [pc, #64]	; (8004e50 <Systick_add_callback_function+0x4c>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d101      	bne.n	8004e18 <Systick_add_callback_function+0x14>
		Systick_init();
 8004e14:	f7ff ffaa 	bl	8004d6c <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004e18:	2300      	movs	r3, #0
 8004e1a:	73fb      	strb	r3, [r7, #15]
 8004e1c:	e00f      	b.n	8004e3e <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8004e1e:	7bfb      	ldrb	r3, [r7, #15]
 8004e20:	4a0c      	ldr	r2, [pc, #48]	; (8004e54 <Systick_add_callback_function+0x50>)
 8004e22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d106      	bne.n	8004e38 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8004e2a:	7bfb      	ldrb	r3, [r7, #15]
 8004e2c:	4909      	ldr	r1, [pc, #36]	; (8004e54 <Systick_add_callback_function+0x50>)
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8004e34:	2301      	movs	r3, #1
 8004e36:	e006      	b.n	8004e46 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004e38:	7bfb      	ldrb	r3, [r7, #15]
 8004e3a:	3301      	adds	r3, #1
 8004e3c:	73fb      	strb	r3, [r7, #15]
 8004e3e:	7bfb      	ldrb	r3, [r7, #15]
 8004e40:	2b0f      	cmp	r3, #15
 8004e42:	d9ec      	bls.n	8004e1e <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8004e44:	2300      	movs	r3, #0

}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3710      	adds	r7, #16
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	20001000 	.word	0x20001000
 8004e54:	20000fc0 	.word	0x20000fc0

08004e58 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	//BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8004e5e:	2303      	movs	r3, #3
 8004e60:	9300      	str	r3, [sp, #0]
 8004e62:	2300      	movs	r3, #0
 8004e64:	2201      	movs	r2, #1
 8004e66:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e6a:	4818      	ldr	r0, [pc, #96]	; (8004ecc <ILI9341_Init+0x74>)
 8004e6c:	f7fe f820 	bl	8002eb0 <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	//BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8004e70:	2303      	movs	r3, #3
 8004e72:	9300      	str	r3, [sp, #0]
 8004e74:	2300      	movs	r3, #0
 8004e76:	2201      	movs	r2, #1
 8004e78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004e7c:	4813      	ldr	r0, [pc, #76]	; (8004ecc <ILI9341_Init+0x74>)
 8004e7e:	f7fe f817 	bl	8002eb0 <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	//BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8004e82:	2303      	movs	r3, #3
 8004e84:	9300      	str	r3, [sp, #0]
 8004e86:	2301      	movs	r3, #1
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004e8e:	480f      	ldr	r0, [pc, #60]	; (8004ecc <ILI9341_Init+0x74>)
 8004e90:	f7fe f80e 	bl	8002eb0 <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8004e94:	2201      	movs	r2, #1
 8004e96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004e9a:	480c      	ldr	r0, [pc, #48]	; (8004ecc <ILI9341_Init+0x74>)
 8004e9c:	f001 fd63 	bl	8006966 <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 8004ea0:	480b      	ldr	r0, [pc, #44]	; (8004ed0 <ILI9341_Init+0x78>)
 8004ea2:	f7fe f835 	bl	8002f10 <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8004ea6:	f000 f819 	bl	8004edc <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 8004eaa:	4b0a      	ldr	r3, [pc, #40]	; (8004ed4 <ILI9341_Init+0x7c>)
 8004eac:	2200      	movs	r2, #0
 8004eae:	801a      	strh	r2, [r3, #0]
 8004eb0:	4b08      	ldr	r3, [pc, #32]	; (8004ed4 <ILI9341_Init+0x7c>)
 8004eb2:	881a      	ldrh	r2, [r3, #0]
 8004eb4:	4b08      	ldr	r3, [pc, #32]	; (8004ed8 <ILI9341_Init+0x80>)
 8004eb6:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 8004eb8:	2000      	movs	r0, #0
 8004eba:	f000 fa71 	bl	80053a0 <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8004ebe:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004ec2:	f000 f9f7 	bl	80052b4 <ILI9341_Fill>
}
 8004ec6:	bf00      	nop
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	40010800 	.word	0x40010800
 8004ed0:	40013000 	.word	0x40013000
 8004ed4:	2000112a 	.word	0x2000112a
 8004ed8:	20001120 	.word	0x20001120

08004edc <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 8004edc:	b580      	push	{r7, lr}
 8004ede:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004ee6:	4898      	ldr	r0, [pc, #608]	; (8005148 <ILI9341_InitLCD+0x26c>)
 8004ee8:	f001 fd3d 	bl	8006966 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8004eec:	2014      	movs	r0, #20
 8004eee:	f001 f8e5 	bl	80060bc <HAL_Delay>
	ILI9341_RST_SET();
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004ef8:	4893      	ldr	r0, [pc, #588]	; (8005148 <ILI9341_InitLCD+0x26c>)
 8004efa:	f001 fd34 	bl	8006966 <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	//HAL_Delay(20);
	HAL_Delay(10);
 8004efe:	200a      	movs	r0, #10
 8004f00:	f001 f8dc 	bl	80060bc <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 8004f04:	2001      	movs	r0, #1
 8004f06:	f000 f921 	bl	800514c <ILI9341_SendCommand>
	//HAL_Delay(50);
	HAL_Delay(25);
 8004f0a:	2019      	movs	r0, #25
 8004f0c:	f001 f8d6 	bl	80060bc <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 8004f10:	20cb      	movs	r0, #203	; 0xcb
 8004f12:	f000 f91b 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 8004f16:	2039      	movs	r0, #57	; 0x39
 8004f18:	f000 f93c 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 8004f1c:	202c      	movs	r0, #44	; 0x2c
 8004f1e:	f000 f939 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004f22:	2000      	movs	r0, #0
 8004f24:	f000 f936 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 8004f28:	2034      	movs	r0, #52	; 0x34
 8004f2a:	f000 f933 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 8004f2e:	2002      	movs	r0, #2
 8004f30:	f000 f930 	bl	8005194 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 8004f34:	20cf      	movs	r0, #207	; 0xcf
 8004f36:	f000 f909 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004f3a:	2000      	movs	r0, #0
 8004f3c:	f000 f92a 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8004f40:	20c1      	movs	r0, #193	; 0xc1
 8004f42:	f000 f927 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 8004f46:	2030      	movs	r0, #48	; 0x30
 8004f48:	f000 f924 	bl	8005194 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 8004f4c:	20e8      	movs	r0, #232	; 0xe8
 8004f4e:	f000 f8fd 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8004f52:	2085      	movs	r0, #133	; 0x85
 8004f54:	f000 f91e 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004f58:	2000      	movs	r0, #0
 8004f5a:	f000 f91b 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8004f5e:	2078      	movs	r0, #120	; 0x78
 8004f60:	f000 f918 	bl	8005194 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 8004f64:	20ea      	movs	r0, #234	; 0xea
 8004f66:	f000 f8f1 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004f6a:	2000      	movs	r0, #0
 8004f6c:	f000 f912 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004f70:	2000      	movs	r0, #0
 8004f72:	f000 f90f 	bl	8005194 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8004f76:	20ed      	movs	r0, #237	; 0xed
 8004f78:	f000 f8e8 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8004f7c:	2064      	movs	r0, #100	; 0x64
 8004f7e:	f000 f909 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004f82:	2003      	movs	r0, #3
 8004f84:	f000 f906 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8004f88:	2012      	movs	r0, #18
 8004f8a:	f000 f903 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8004f8e:	2081      	movs	r0, #129	; 0x81
 8004f90:	f000 f900 	bl	8005194 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8004f94:	20f7      	movs	r0, #247	; 0xf7
 8004f96:	f000 f8d9 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 8004f9a:	2020      	movs	r0, #32
 8004f9c:	f000 f8fa 	bl	8005194 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8004fa0:	20c0      	movs	r0, #192	; 0xc0
 8004fa2:	f000 f8d3 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8004fa6:	2023      	movs	r0, #35	; 0x23
 8004fa8:	f000 f8f4 	bl	8005194 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 8004fac:	20c1      	movs	r0, #193	; 0xc1
 8004fae:	f000 f8cd 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8004fb2:	2010      	movs	r0, #16
 8004fb4:	f000 f8ee 	bl	8005194 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8004fb8:	20c5      	movs	r0, #197	; 0xc5
 8004fba:	f000 f8c7 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8004fbe:	203e      	movs	r0, #62	; 0x3e
 8004fc0:	f000 f8e8 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8004fc4:	2028      	movs	r0, #40	; 0x28
 8004fc6:	f000 f8e5 	bl	8005194 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 8004fca:	20c7      	movs	r0, #199	; 0xc7
 8004fcc:	f000 f8be 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8004fd0:	2086      	movs	r0, #134	; 0x86
 8004fd2:	f000 f8df 	bl	8005194 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 8004fd6:	2036      	movs	r0, #54	; 0x36
 8004fd8:	f000 f8b8 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8004fdc:	2048      	movs	r0, #72	; 0x48
 8004fde:	f000 f8d9 	bl	8005194 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8004fe2:	203a      	movs	r0, #58	; 0x3a
 8004fe4:	f000 f8b2 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8004fe8:	2055      	movs	r0, #85	; 0x55
 8004fea:	f000 f8d3 	bl	8005194 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 8004fee:	20b1      	movs	r0, #177	; 0xb1
 8004ff0:	f000 f8ac 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004ff4:	2000      	movs	r0, #0
 8004ff6:	f000 f8cd 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 8004ffa:	2018      	movs	r0, #24
 8004ffc:	f000 f8ca 	bl	8005194 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 8005000:	20b6      	movs	r0, #182	; 0xb6
 8005002:	f000 f8a3 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8005006:	2008      	movs	r0, #8
 8005008:	f000 f8c4 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 800500c:	2082      	movs	r0, #130	; 0x82
 800500e:	f000 f8c1 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8005012:	2027      	movs	r0, #39	; 0x27
 8005014:	f000 f8be 	bl	8005194 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 8005018:	20f2      	movs	r0, #242	; 0xf2
 800501a:	f000 f897 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800501e:	2000      	movs	r0, #0
 8005020:	f000 f8b8 	bl	8005194 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8005024:	202a      	movs	r0, #42	; 0x2a
 8005026:	f000 f891 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800502a:	2000      	movs	r0, #0
 800502c:	f000 f8b2 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8005030:	2000      	movs	r0, #0
 8005032:	f000 f8af 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8005036:	2000      	movs	r0, #0
 8005038:	f000 f8ac 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 800503c:	20ef      	movs	r0, #239	; 0xef
 800503e:	f000 f8a9 	bl	8005194 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8005042:	202b      	movs	r0, #43	; 0x2b
 8005044:	f000 f882 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8005048:	2000      	movs	r0, #0
 800504a:	f000 f8a3 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 800504e:	2000      	movs	r0, #0
 8005050:	f000 f8a0 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8005054:	2001      	movs	r0, #1
 8005056:	f000 f89d 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 800505a:	203f      	movs	r0, #63	; 0x3f
 800505c:	f000 f89a 	bl	8005194 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8005060:	2026      	movs	r0, #38	; 0x26
 8005062:	f000 f873 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 8005066:	2001      	movs	r0, #1
 8005068:	f000 f894 	bl	8005194 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 800506c:	20e0      	movs	r0, #224	; 0xe0
 800506e:	f000 f86d 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8005072:	200f      	movs	r0, #15
 8005074:	f000 f88e 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8005078:	2031      	movs	r0, #49	; 0x31
 800507a:	f000 f88b 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 800507e:	202b      	movs	r0, #43	; 0x2b
 8005080:	f000 f888 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8005084:	200c      	movs	r0, #12
 8005086:	f000 f885 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800508a:	200e      	movs	r0, #14
 800508c:	f000 f882 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8005090:	2008      	movs	r0, #8
 8005092:	f000 f87f 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8005096:	204e      	movs	r0, #78	; 0x4e
 8005098:	f000 f87c 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 800509c:	20f1      	movs	r0, #241	; 0xf1
 800509e:	f000 f879 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 80050a2:	2037      	movs	r0, #55	; 0x37
 80050a4:	f000 f876 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 80050a8:	2007      	movs	r0, #7
 80050aa:	f000 f873 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 80050ae:	2010      	movs	r0, #16
 80050b0:	f000 f870 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 80050b4:	2003      	movs	r0, #3
 80050b6:	f000 f86d 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 80050ba:	200e      	movs	r0, #14
 80050bc:	f000 f86a 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 80050c0:	2009      	movs	r0, #9
 80050c2:	f000 f867 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80050c6:	2000      	movs	r0, #0
 80050c8:	f000 f864 	bl	8005194 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 80050cc:	20e1      	movs	r0, #225	; 0xe1
 80050ce:	f000 f83d 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80050d2:	2000      	movs	r0, #0
 80050d4:	f000 f85e 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 80050d8:	200e      	movs	r0, #14
 80050da:	f000 f85b 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 80050de:	2014      	movs	r0, #20
 80050e0:	f000 f858 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 80050e4:	2003      	movs	r0, #3
 80050e6:	f000 f855 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 80050ea:	2011      	movs	r0, #17
 80050ec:	f000 f852 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 80050f0:	2007      	movs	r0, #7
 80050f2:	f000 f84f 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 80050f6:	2031      	movs	r0, #49	; 0x31
 80050f8:	f000 f84c 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 80050fc:	20c1      	movs	r0, #193	; 0xc1
 80050fe:	f000 f849 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8005102:	2048      	movs	r0, #72	; 0x48
 8005104:	f000 f846 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8005108:	2008      	movs	r0, #8
 800510a:	f000 f843 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 800510e:	200f      	movs	r0, #15
 8005110:	f000 f840 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8005114:	200c      	movs	r0, #12
 8005116:	f000 f83d 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 800511a:	2031      	movs	r0, #49	; 0x31
 800511c:	f000 f83a 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8005120:	2036      	movs	r0, #54	; 0x36
 8005122:	f000 f837 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8005126:	200f      	movs	r0, #15
 8005128:	f000 f834 	bl	8005194 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 800512c:	2011      	movs	r0, #17
 800512e:	f000 f80d 	bl	800514c <ILI9341_SendCommand>

	HAL_Delay(10);
 8005132:	200a      	movs	r0, #10
 8005134:	f000 ffc2 	bl	80060bc <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 8005138:	2029      	movs	r0, #41	; 0x29
 800513a:	f000 f807 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 800513e:	202c      	movs	r0, #44	; 0x2c
 8005140:	f000 f804 	bl	800514c <ILI9341_SendCommand>
}
 8005144:	bf00      	nop
 8005146:	bd80      	pop	{r7, pc}
 8005148:	40010800 	.word	0x40010800

0800514c <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 800514c:	b580      	push	{r7, lr}
 800514e:	b082      	sub	sp, #8
 8005150:	af00      	add	r7, sp, #0
 8005152:	4603      	mov	r3, r0
 8005154:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 8005156:	2200      	movs	r2, #0
 8005158:	f44f 7180 	mov.w	r1, #256	; 0x100
 800515c:	480b      	ldr	r0, [pc, #44]	; (800518c <ILI9341_SendCommand+0x40>)
 800515e:	f001 fc02 	bl	8006966 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8005162:	2200      	movs	r2, #0
 8005164:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005168:	4808      	ldr	r0, [pc, #32]	; (800518c <ILI9341_SendCommand+0x40>)
 800516a:	f001 fbfc 	bl	8006966 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 800516e:	79fb      	ldrb	r3, [r7, #7]
 8005170:	4619      	mov	r1, r3
 8005172:	4807      	ldr	r0, [pc, #28]	; (8005190 <ILI9341_SendCommand+0x44>)
 8005174:	f7fe f81a 	bl	80031ac <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8005178:	2201      	movs	r2, #1
 800517a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800517e:	4803      	ldr	r0, [pc, #12]	; (800518c <ILI9341_SendCommand+0x40>)
 8005180:	f001 fbf1 	bl	8006966 <HAL_GPIO_WritePin>
}
 8005184:	bf00      	nop
 8005186:	3708      	adds	r7, #8
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	40010800 	.word	0x40010800
 8005190:	40013000 	.word	0x40013000

08005194 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
 800519a:	4603      	mov	r3, r0
 800519c:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 800519e:	2201      	movs	r2, #1
 80051a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80051a4:	480b      	ldr	r0, [pc, #44]	; (80051d4 <ILI9341_SendData+0x40>)
 80051a6:	f001 fbde 	bl	8006966 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 80051aa:	2200      	movs	r2, #0
 80051ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80051b0:	4808      	ldr	r0, [pc, #32]	; (80051d4 <ILI9341_SendData+0x40>)
 80051b2:	f001 fbd8 	bl	8006966 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 80051b6:	79fb      	ldrb	r3, [r7, #7]
 80051b8:	4619      	mov	r1, r3
 80051ba:	4807      	ldr	r0, [pc, #28]	; (80051d8 <ILI9341_SendData+0x44>)
 80051bc:	f7fd fff6 	bl	80031ac <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 80051c0:	2201      	movs	r2, #1
 80051c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80051c6:	4803      	ldr	r0, [pc, #12]	; (80051d4 <ILI9341_SendData+0x40>)
 80051c8:	f001 fbcd 	bl	8006966 <HAL_GPIO_WritePin>
}
 80051cc:	bf00      	nop
 80051ce:	3708      	adds	r7, #8
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	40010800 	.word	0x40010800
 80051d8:	40013000 	.word	0x40013000

080051dc <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 80051dc:	b580      	push	{r7, lr}
 80051de:	b082      	sub	sp, #8
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	4603      	mov	r3, r0
 80051e4:	80fb      	strh	r3, [r7, #6]
 80051e6:	460b      	mov	r3, r1
 80051e8:	80bb      	strh	r3, [r7, #4]
 80051ea:	4613      	mov	r3, r2
 80051ec:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 80051ee:	88bb      	ldrh	r3, [r7, #4]
 80051f0:	88fa      	ldrh	r2, [r7, #6]
 80051f2:	88b9      	ldrh	r1, [r7, #4]
 80051f4:	88f8      	ldrh	r0, [r7, #6]
 80051f6:	f000 f813 	bl	8005220 <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 80051fa:	202c      	movs	r0, #44	; 0x2c
 80051fc:	f7ff ffa6 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 8005200:	887b      	ldrh	r3, [r7, #2]
 8005202:	0a1b      	lsrs	r3, r3, #8
 8005204:	b29b      	uxth	r3, r3
 8005206:	b2db      	uxtb	r3, r3
 8005208:	4618      	mov	r0, r3
 800520a:	f7ff ffc3 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 800520e:	887b      	ldrh	r3, [r7, #2]
 8005210:	b2db      	uxtb	r3, r3
 8005212:	4618      	mov	r0, r3
 8005214:	f7ff ffbe 	bl	8005194 <ILI9341_SendData>
}
 8005218:	bf00      	nop
 800521a:	3708      	adds	r7, #8
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}

08005220 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8005220:	b590      	push	{r4, r7, lr}
 8005222:	b083      	sub	sp, #12
 8005224:	af00      	add	r7, sp, #0
 8005226:	4604      	mov	r4, r0
 8005228:	4608      	mov	r0, r1
 800522a:	4611      	mov	r1, r2
 800522c:	461a      	mov	r2, r3
 800522e:	4623      	mov	r3, r4
 8005230:	80fb      	strh	r3, [r7, #6]
 8005232:	4603      	mov	r3, r0
 8005234:	80bb      	strh	r3, [r7, #4]
 8005236:	460b      	mov	r3, r1
 8005238:	807b      	strh	r3, [r7, #2]
 800523a:	4613      	mov	r3, r2
 800523c:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 800523e:	202a      	movs	r0, #42	; 0x2a
 8005240:	f7ff ff84 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 8005244:	88fb      	ldrh	r3, [r7, #6]
 8005246:	0a1b      	lsrs	r3, r3, #8
 8005248:	b29b      	uxth	r3, r3
 800524a:	b2db      	uxtb	r3, r3
 800524c:	4618      	mov	r0, r3
 800524e:	f7ff ffa1 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 8005252:	88fb      	ldrh	r3, [r7, #6]
 8005254:	b2db      	uxtb	r3, r3
 8005256:	4618      	mov	r0, r3
 8005258:	f7ff ff9c 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 800525c:	887b      	ldrh	r3, [r7, #2]
 800525e:	0a1b      	lsrs	r3, r3, #8
 8005260:	b29b      	uxth	r3, r3
 8005262:	b2db      	uxtb	r3, r3
 8005264:	4618      	mov	r0, r3
 8005266:	f7ff ff95 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 800526a:	887b      	ldrh	r3, [r7, #2]
 800526c:	b2db      	uxtb	r3, r3
 800526e:	4618      	mov	r0, r3
 8005270:	f7ff ff90 	bl	8005194 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8005274:	202b      	movs	r0, #43	; 0x2b
 8005276:	f7ff ff69 	bl	800514c <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 800527a:	88bb      	ldrh	r3, [r7, #4]
 800527c:	0a1b      	lsrs	r3, r3, #8
 800527e:	b29b      	uxth	r3, r3
 8005280:	b2db      	uxtb	r3, r3
 8005282:	4618      	mov	r0, r3
 8005284:	f7ff ff86 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8005288:	88bb      	ldrh	r3, [r7, #4]
 800528a:	b2db      	uxtb	r3, r3
 800528c:	4618      	mov	r0, r3
 800528e:	f7ff ff81 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8005292:	883b      	ldrh	r3, [r7, #0]
 8005294:	0a1b      	lsrs	r3, r3, #8
 8005296:	b29b      	uxth	r3, r3
 8005298:	b2db      	uxtb	r3, r3
 800529a:	4618      	mov	r0, r3
 800529c:	f7ff ff7a 	bl	8005194 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 80052a0:	883b      	ldrh	r3, [r7, #0]
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	4618      	mov	r0, r3
 80052a6:	f7ff ff75 	bl	8005194 <ILI9341_SendData>
}
 80052aa:	bf00      	nop
 80052ac:	370c      	adds	r7, #12
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd90      	pop	{r4, r7, pc}
	...

080052b4 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af02      	add	r7, sp, #8
 80052ba:	4603      	mov	r3, r0
 80052bc:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 80052be:	4b08      	ldr	r3, [pc, #32]	; (80052e0 <ILI9341_Fill+0x2c>)
 80052c0:	881b      	ldrh	r3, [r3, #0]
 80052c2:	3b01      	subs	r3, #1
 80052c4:	b29a      	uxth	r2, r3
 80052c6:	4b06      	ldr	r3, [pc, #24]	; (80052e0 <ILI9341_Fill+0x2c>)
 80052c8:	8859      	ldrh	r1, [r3, #2]
 80052ca:	88fb      	ldrh	r3, [r7, #6]
 80052cc:	9300      	str	r3, [sp, #0]
 80052ce:	460b      	mov	r3, r1
 80052d0:	2100      	movs	r1, #0
 80052d2:	2000      	movs	r0, #0
 80052d4:	f000 f806 	bl	80052e4 <ILI9341_INT_Fill>
}
 80052d8:	bf00      	nop
 80052da:	3708      	adds	r7, #8
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	20001124 	.word	0x20001124

080052e4 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 80052e4:	b590      	push	{r4, r7, lr}
 80052e6:	b087      	sub	sp, #28
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	4604      	mov	r4, r0
 80052ec:	4608      	mov	r0, r1
 80052ee:	4611      	mov	r1, r2
 80052f0:	461a      	mov	r2, r3
 80052f2:	4623      	mov	r3, r4
 80052f4:	80fb      	strh	r3, [r7, #6]
 80052f6:	4603      	mov	r3, r0
 80052f8:	80bb      	strh	r3, [r7, #4]
 80052fa:	460b      	mov	r3, r1
 80052fc:	807b      	strh	r3, [r7, #2]
 80052fe:	4613      	mov	r3, r2
 8005300:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8005302:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005304:	0a1b      	lsrs	r3, r3, #8
 8005306:	b29b      	uxth	r3, r3
 8005308:	b2db      	uxtb	r3, r3
 800530a:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 800530c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800530e:	b2db      	uxtb	r3, r3
 8005310:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8005312:	883b      	ldrh	r3, [r7, #0]
 8005314:	887a      	ldrh	r2, [r7, #2]
 8005316:	88b9      	ldrh	r1, [r7, #4]
 8005318:	88f8      	ldrh	r0, [r7, #6]
 800531a:	f7ff ff81 	bl	8005220 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 800531e:	202c      	movs	r0, #44	; 0x2c
 8005320:	f7ff ff14 	bl	800514c <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8005324:	887a      	ldrh	r2, [r7, #2]
 8005326:	88fb      	ldrh	r3, [r7, #6]
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	3301      	adds	r3, #1
 800532c:	8839      	ldrh	r1, [r7, #0]
 800532e:	88ba      	ldrh	r2, [r7, #4]
 8005330:	1a8a      	subs	r2, r1, r2
 8005332:	3201      	adds	r2, #1
 8005334:	fb02 f303 	mul.w	r3, r2, r3
 8005338:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 800533a:	2200      	movs	r2, #0
 800533c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005340:	4815      	ldr	r0, [pc, #84]	; (8005398 <ILI9341_INT_Fill+0xb4>)
 8005342:	f001 fb10 	bl	8006966 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8005346:	2201      	movs	r2, #1
 8005348:	f44f 7180 	mov.w	r1, #256	; 0x100
 800534c:	4812      	ldr	r0, [pc, #72]	; (8005398 <ILI9341_INT_Fill+0xb4>)
 800534e:	f001 fb0a 	bl	8006966 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 8005352:	2101      	movs	r1, #1
 8005354:	4811      	ldr	r0, [pc, #68]	; (800539c <ILI9341_INT_Fill+0xb8>)
 8005356:	f7fd ff97 	bl	8003288 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 800535a:	2300      	movs	r3, #0
 800535c:	617b      	str	r3, [r7, #20]
 800535e:	e009      	b.n	8005374 <ILI9341_INT_Fill+0x90>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8005360:	f107 030c 	add.w	r3, r7, #12
 8005364:	2201      	movs	r2, #1
 8005366:	4619      	mov	r1, r3
 8005368:	480c      	ldr	r0, [pc, #48]	; (800539c <ILI9341_INT_Fill+0xb8>)
 800536a:	f7fd ff55 	bl	8003218 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	3301      	adds	r3, #1
 8005372:	617b      	str	r3, [r7, #20]
 8005374:	697a      	ldr	r2, [r7, #20]
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	429a      	cmp	r2, r3
 800537a:	d3f1      	bcc.n	8005360 <ILI9341_INT_Fill+0x7c>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 800537c:	2201      	movs	r2, #1
 800537e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005382:	4805      	ldr	r0, [pc, #20]	; (8005398 <ILI9341_INT_Fill+0xb4>)
 8005384:	f001 faef 	bl	8006966 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8005388:	2100      	movs	r1, #0
 800538a:	4804      	ldr	r0, [pc, #16]	; (800539c <ILI9341_INT_Fill+0xb8>)
 800538c:	f7fd ff7c 	bl	8003288 <TM_SPI_SetDataSize>
}
 8005390:	bf00      	nop
 8005392:	371c      	adds	r7, #28
 8005394:	46bd      	mov	sp, r7
 8005396:	bd90      	pop	{r4, r7, pc}
 8005398:	40010800 	.word	0x40010800
 800539c:	40013000 	.word	0x40013000

080053a0 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b082      	sub	sp, #8
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	4603      	mov	r3, r0
 80053a8:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 80053aa:	2036      	movs	r0, #54	; 0x36
 80053ac:	f7ff fece 	bl	800514c <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 80053b0:	79fb      	ldrb	r3, [r7, #7]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d103      	bne.n	80053be <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 80053b6:	2058      	movs	r0, #88	; 0x58
 80053b8:	f7ff feec 	bl	8005194 <ILI9341_SendData>
 80053bc:	e013      	b.n	80053e6 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 80053be:	79fb      	ldrb	r3, [r7, #7]
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d103      	bne.n	80053cc <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 80053c4:	2088      	movs	r0, #136	; 0x88
 80053c6:	f7ff fee5 	bl	8005194 <ILI9341_SendData>
 80053ca:	e00c      	b.n	80053e6 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 80053cc:	79fb      	ldrb	r3, [r7, #7]
 80053ce:	2b02      	cmp	r3, #2
 80053d0:	d103      	bne.n	80053da <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 80053d2:	2028      	movs	r0, #40	; 0x28
 80053d4:	f7ff fede 	bl	8005194 <ILI9341_SendData>
 80053d8:	e005      	b.n	80053e6 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 80053da:	79fb      	ldrb	r3, [r7, #7]
 80053dc:	2b03      	cmp	r3, #3
 80053de:	d102      	bne.n	80053e6 <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 80053e0:	20e8      	movs	r0, #232	; 0xe8
 80053e2:	f7ff fed7 	bl	8005194 <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 80053e6:	4a0e      	ldr	r2, [pc, #56]	; (8005420 <ILI9341_Rotate+0x80>)
 80053e8:	79fb      	ldrb	r3, [r7, #7]
 80053ea:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 80053ec:	79fb      	ldrb	r3, [r7, #7]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d002      	beq.n	80053f8 <ILI9341_Rotate+0x58>
 80053f2:	79fb      	ldrb	r3, [r7, #7]
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d107      	bne.n	8005408 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 80053f8:	4b09      	ldr	r3, [pc, #36]	; (8005420 <ILI9341_Rotate+0x80>)
 80053fa:	22f0      	movs	r2, #240	; 0xf0
 80053fc:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 80053fe:	4b08      	ldr	r3, [pc, #32]	; (8005420 <ILI9341_Rotate+0x80>)
 8005400:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005404:	805a      	strh	r2, [r3, #2]
 8005406:	e007      	b.n	8005418 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8005408:	4b05      	ldr	r3, [pc, #20]	; (8005420 <ILI9341_Rotate+0x80>)
 800540a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800540e:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8005410:	4b03      	ldr	r3, [pc, #12]	; (8005420 <ILI9341_Rotate+0x80>)
 8005412:	22f0      	movs	r2, #240	; 0xf0
 8005414:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8005416:	bf00      	nop
 8005418:	bf00      	nop
 800541a:	3708      	adds	r7, #8
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}
 8005420:	20001124 	.word	0x20001124

08005424 <ILI9341_Puts>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for string
 * @param  background: Color for string background
 * @retval None
 */
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8005424:	b580      	push	{r7, lr}
 8005426:	b088      	sub	sp, #32
 8005428:	af02      	add	r7, sp, #8
 800542a:	60ba      	str	r2, [r7, #8]
 800542c:	607b      	str	r3, [r7, #4]
 800542e:	4603      	mov	r3, r0
 8005430:	81fb      	strh	r3, [r7, #14]
 8005432:	460b      	mov	r3, r1
 8005434:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 8005436:	89fb      	ldrh	r3, [r7, #14]
 8005438:	82fb      	strh	r3, [r7, #22]
	
	/* Set X and Y coordinates */
	ILI9341_x = x;
 800543a:	4a31      	ldr	r2, [pc, #196]	; (8005500 <ILI9341_Puts+0xdc>)
 800543c:	89fb      	ldrh	r3, [r7, #14]
 800543e:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8005440:	4a30      	ldr	r2, [pc, #192]	; (8005504 <ILI9341_Puts+0xe0>)
 8005442:	89bb      	ldrh	r3, [r7, #12]
 8005444:	8013      	strh	r3, [r2, #0]
	
	while (*str) {
 8005446:	e051      	b.n	80054ec <ILI9341_Puts+0xc8>
		/* New line */
		if (*str == '\n') {
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	2b0a      	cmp	r3, #10
 800544e:	d11d      	bne.n	800548c <ILI9341_Puts+0x68>
			ILI9341_y += font->FontHeight + 1;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	785b      	ldrb	r3, [r3, #1]
 8005454:	b29a      	uxth	r2, r3
 8005456:	4b2b      	ldr	r3, [pc, #172]	; (8005504 <ILI9341_Puts+0xe0>)
 8005458:	881b      	ldrh	r3, [r3, #0]
 800545a:	4413      	add	r3, r2
 800545c:	b29b      	uxth	r3, r3
 800545e:	3301      	adds	r3, #1
 8005460:	b29a      	uxth	r2, r3
 8005462:	4b28      	ldr	r3, [pc, #160]	; (8005504 <ILI9341_Puts+0xe0>)
 8005464:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	3301      	adds	r3, #1
 800546a:	781b      	ldrb	r3, [r3, #0]
 800546c:	2b0d      	cmp	r3, #13
 800546e:	d106      	bne.n	800547e <ILI9341_Puts+0x5a>
				ILI9341_x = 0;
 8005470:	4b23      	ldr	r3, [pc, #140]	; (8005500 <ILI9341_Puts+0xdc>)
 8005472:	2200      	movs	r2, #0
 8005474:	801a      	strh	r2, [r3, #0]
				str++;
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	3301      	adds	r3, #1
 800547a:	60bb      	str	r3, [r7, #8]
 800547c:	e002      	b.n	8005484 <ILI9341_Puts+0x60>
			} else {
				ILI9341_x = startX;
 800547e:	4a20      	ldr	r2, [pc, #128]	; (8005500 <ILI9341_Puts+0xdc>)
 8005480:	8afb      	ldrh	r3, [r7, #22]
 8005482:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	3301      	adds	r3, #1
 8005488:	60bb      	str	r3, [r7, #8]
			continue;
 800548a:	e02f      	b.n	80054ec <ILI9341_Puts+0xc8>
		} else if (*str == '\r') {
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	781b      	ldrb	r3, [r3, #0]
 8005490:	2b0d      	cmp	r3, #13
 8005492:	d103      	bne.n	800549c <ILI9341_Puts+0x78>
			str++;
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	3301      	adds	r3, #1
 8005498:	60bb      	str	r3, [r7, #8]
			continue;
 800549a:	e027      	b.n	80054ec <ILI9341_Puts+0xc8>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 800549c:	4b18      	ldr	r3, [pc, #96]	; (8005500 <ILI9341_Puts+0xdc>)
 800549e:	881b      	ldrh	r3, [r3, #0]
 80054a0:	461a      	mov	r2, r3
 80054a2:	4b19      	ldr	r3, [pc, #100]	; (8005508 <ILI9341_Puts+0xe4>)
 80054a4:	881b      	ldrh	r3, [r3, #0]
 80054a6:	4619      	mov	r1, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	781b      	ldrb	r3, [r3, #0]
 80054ac:	1acb      	subs	r3, r1, r3
 80054ae:	429a      	cmp	r2, r3
 80054b0:	dd0d      	ble.n	80054ce <ILI9341_Puts+0xaa>
		{  
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight + 1;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	785b      	ldrb	r3, [r3, #1]
 80054b6:	b29a      	uxth	r2, r3
 80054b8:	4b12      	ldr	r3, [pc, #72]	; (8005504 <ILI9341_Puts+0xe0>)
 80054ba:	881b      	ldrh	r3, [r3, #0]
 80054bc:	4413      	add	r3, r2
 80054be:	b29b      	uxth	r3, r3
 80054c0:	3301      	adds	r3, #1
 80054c2:	b29a      	uxth	r2, r3
 80054c4:	4b0f      	ldr	r3, [pc, #60]	; (8005504 <ILI9341_Puts+0xe0>)
 80054c6:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 80054c8:	4a0d      	ldr	r2, [pc, #52]	; (8005500 <ILI9341_Puts+0xdc>)
 80054ca:	8afb      	ldrh	r3, [r7, #22]
 80054cc:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 80054ce:	4b0c      	ldr	r3, [pc, #48]	; (8005500 <ILI9341_Puts+0xdc>)
 80054d0:	8818      	ldrh	r0, [r3, #0]
 80054d2:	4b0c      	ldr	r3, [pc, #48]	; (8005504 <ILI9341_Puts+0xe0>)
 80054d4:	8819      	ldrh	r1, [r3, #0]
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	1c5a      	adds	r2, r3, #1
 80054da:	60ba      	str	r2, [r7, #8]
 80054dc:	781a      	ldrb	r2, [r3, #0]
 80054de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80054e0:	9301      	str	r3, [sp, #4]
 80054e2:	8c3b      	ldrh	r3, [r7, #32]
 80054e4:	9300      	str	r3, [sp, #0]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f000 f834 	bl	8005554 <ILI9341_Putc>
	while (*str) {
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	781b      	ldrb	r3, [r3, #0]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d1a9      	bne.n	8005448 <ILI9341_Puts+0x24>
	}
}
 80054f4:	bf00      	nop
 80054f6:	bf00      	nop
 80054f8:	3718      	adds	r7, #24
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}
 80054fe:	bf00      	nop
 8005500:	20001120 	.word	0x20001120
 8005504:	2000112a 	.word	0x2000112a
 8005508:	20001124 	.word	0x20001124

0800550c <ILI9341_GetStringSize>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  *width: Pointer to variable to store width
 * @param  *height: Pointer to variable to store height
 * @retval None
 */
void ILI9341_GetStringSize(char *str, FontDef_t *font, uint16_t *width, uint16_t *height) {
 800550c:	b480      	push	{r7}
 800550e:	b087      	sub	sp, #28
 8005510:	af00      	add	r7, sp, #0
 8005512:	60f8      	str	r0, [r7, #12]
 8005514:	60b9      	str	r1, [r7, #8]
 8005516:	607a      	str	r2, [r7, #4]
 8005518:	603b      	str	r3, [r7, #0]
	uint16_t w = 0;
 800551a:	2300      	movs	r3, #0
 800551c:	82fb      	strh	r3, [r7, #22]
	*height = font->FontHeight;
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	785b      	ldrb	r3, [r3, #1]
 8005522:	b29a      	uxth	r2, r3
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	801a      	strh	r2, [r3, #0]
	while (*str++) {
 8005528:	e005      	b.n	8005536 <ILI9341_GetStringSize+0x2a>
		w += font->FontWidth;
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	781b      	ldrb	r3, [r3, #0]
 800552e:	b29a      	uxth	r2, r3
 8005530:	8afb      	ldrh	r3, [r7, #22]
 8005532:	4413      	add	r3, r2
 8005534:	82fb      	strh	r3, [r7, #22]
	while (*str++) {
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	1c5a      	adds	r2, r3, #1
 800553a:	60fa      	str	r2, [r7, #12]
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d1f3      	bne.n	800552a <ILI9341_GetStringSize+0x1e>
	}
	*width = w;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	8afa      	ldrh	r2, [r7, #22]
 8005546:	801a      	strh	r2, [r3, #0]
}
 8005548:	bf00      	nop
 800554a:	371c      	adds	r7, #28
 800554c:	46bd      	mov	sp, r7
 800554e:	bc80      	pop	{r7}
 8005550:	4770      	bx	lr
	...

08005554 <ILI9341_Putc>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for char
 * @param  background: Color for char background
 * @retval None
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8005554:	b590      	push	{r4, r7, lr}
 8005556:	b08d      	sub	sp, #52	; 0x34
 8005558:	af02      	add	r7, sp, #8
 800555a:	607b      	str	r3, [r7, #4]
 800555c:	4603      	mov	r3, r0
 800555e:	81fb      	strh	r3, [r7, #14]
 8005560:	460b      	mov	r3, r1
 8005562:	81bb      	strh	r3, [r7, #12]
 8005564:	4613      	mov	r3, r2
 8005566:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8005568:	4a4f      	ldr	r2, [pc, #316]	; (80056a8 <ILI9341_Putc+0x154>)
 800556a:	89fb      	ldrh	r3, [r7, #14]
 800556c:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 800556e:	4a4f      	ldr	r2, [pc, #316]	; (80056ac <ILI9341_Putc+0x158>)
 8005570:	89bb      	ldrh	r3, [r7, #12]
 8005572:	8013      	strh	r3, [r2, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 8005574:	4b4c      	ldr	r3, [pc, #304]	; (80056a8 <ILI9341_Putc+0x154>)
 8005576:	881b      	ldrh	r3, [r3, #0]
 8005578:	461a      	mov	r2, r3
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	781b      	ldrb	r3, [r3, #0]
 800557e:	4413      	add	r3, r2
 8005580:	4a4b      	ldr	r2, [pc, #300]	; (80056b0 <ILI9341_Putc+0x15c>)
 8005582:	8812      	ldrh	r2, [r2, #0]
 8005584:	4293      	cmp	r3, r2
 8005586:	dd0b      	ble.n	80055a0 <ILI9341_Putc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	785b      	ldrb	r3, [r3, #1]
 800558c:	b29a      	uxth	r2, r3
 800558e:	4b47      	ldr	r3, [pc, #284]	; (80056ac <ILI9341_Putc+0x158>)
 8005590:	881b      	ldrh	r3, [r3, #0]
 8005592:	4413      	add	r3, r2
 8005594:	b29a      	uxth	r2, r3
 8005596:	4b45      	ldr	r3, [pc, #276]	; (80056ac <ILI9341_Putc+0x158>)
 8005598:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 800559a:	4b43      	ldr	r3, [pc, #268]	; (80056a8 <ILI9341_Putc+0x154>)
 800559c:	2200      	movs	r2, #0
 800559e:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 80055a0:	4b41      	ldr	r3, [pc, #260]	; (80056a8 <ILI9341_Putc+0x154>)
 80055a2:	8818      	ldrh	r0, [r3, #0]
 80055a4:	4b41      	ldr	r3, [pc, #260]	; (80056ac <ILI9341_Putc+0x158>)
 80055a6:	8819      	ldrh	r1, [r3, #0]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	781b      	ldrb	r3, [r3, #0]
 80055ac:	b29a      	uxth	r2, r3
 80055ae:	4b3e      	ldr	r3, [pc, #248]	; (80056a8 <ILI9341_Putc+0x154>)
 80055b0:	881b      	ldrh	r3, [r3, #0]
 80055b2:	4413      	add	r3, r2
 80055b4:	b29c      	uxth	r4, r3
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	785b      	ldrb	r3, [r3, #1]
 80055ba:	b29a      	uxth	r2, r3
 80055bc:	4b3b      	ldr	r3, [pc, #236]	; (80056ac <ILI9341_Putc+0x158>)
 80055be:	881b      	ldrh	r3, [r3, #0]
 80055c0:	4413      	add	r3, r2
 80055c2:	b29a      	uxth	r2, r3
 80055c4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80055c6:	9300      	str	r3, [sp, #0]
 80055c8:	4613      	mov	r3, r2
 80055ca:	4622      	mov	r2, r4
 80055cc:	f7ff fe8a 	bl	80052e4 <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 80055d0:	2300      	movs	r3, #0
 80055d2:	627b      	str	r3, [r7, #36]	; 0x24
 80055d4:	e054      	b.n	8005680 <ILI9341_Putc+0x12c>


		if(font->datasize == 1)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	7a1b      	ldrb	r3, [r3, #8]
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d111      	bne.n	8005602 <ILI9341_Putc+0xae>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 80055e4:	7afb      	ldrb	r3, [r7, #11]
 80055e6:	3b20      	subs	r3, #32
 80055e8:	687a      	ldr	r2, [r7, #4]
 80055ea:	7852      	ldrb	r2, [r2, #1]
 80055ec:	fb02 f303 	mul.w	r3, r2, r3
 80055f0:	461a      	mov	r2, r3
 80055f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f4:	4413      	add	r3, r2
 80055f6:	697a      	ldr	r2, [r7, #20]
 80055f8:	4413      	add	r3, r2
 80055fa:	781b      	ldrb	r3, [r3, #0]
 80055fc:	021b      	lsls	r3, r3, #8
 80055fe:	623b      	str	r3, [r7, #32]
 8005600:	e017      	b.n	8005632 <ILI9341_Putc+0xde>
		}
		else if(font->datasize == 2)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	7a1b      	ldrb	r3, [r3, #8]
 8005606:	2b02      	cmp	r3, #2
 8005608:	d111      	bne.n	800562e <ILI9341_Putc+0xda>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 8005610:	7afb      	ldrb	r3, [r7, #11]
 8005612:	3b20      	subs	r3, #32
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	7852      	ldrb	r2, [r2, #1]
 8005618:	fb02 f303 	mul.w	r3, r2, r3
 800561c:	461a      	mov	r2, r3
 800561e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005620:	4413      	add	r3, r2
 8005622:	005b      	lsls	r3, r3, #1
 8005624:	69ba      	ldr	r2, [r7, #24]
 8005626:	4413      	add	r3, r2
 8005628:	881b      	ldrh	r3, [r3, #0]
 800562a:	623b      	str	r3, [r7, #32]
 800562c:	e001      	b.n	8005632 <ILI9341_Putc+0xde>
		}
		else
			b = 0;	//should never happen
 800562e:	2300      	movs	r3, #0
 8005630:	623b      	str	r3, [r7, #32]
		for (j = 0; j < font->FontWidth; j++) {
 8005632:	2300      	movs	r3, #0
 8005634:	61fb      	str	r3, [r7, #28]
 8005636:	e01a      	b.n	800566e <ILI9341_Putc+0x11a>
			if ((b << j) & 0x8000) {
 8005638:	6a3a      	ldr	r2, [r7, #32]
 800563a:	69fb      	ldr	r3, [r7, #28]
 800563c:	fa02 f303 	lsl.w	r3, r2, r3
 8005640:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d00f      	beq.n	8005668 <ILI9341_Putc+0x114>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	b29a      	uxth	r2, r3
 800564c:	4b16      	ldr	r3, [pc, #88]	; (80056a8 <ILI9341_Putc+0x154>)
 800564e:	881b      	ldrh	r3, [r3, #0]
 8005650:	4413      	add	r3, r2
 8005652:	b298      	uxth	r0, r3
 8005654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005656:	b29a      	uxth	r2, r3
 8005658:	4b14      	ldr	r3, [pc, #80]	; (80056ac <ILI9341_Putc+0x158>)
 800565a:	881b      	ldrh	r3, [r3, #0]
 800565c:	4413      	add	r3, r2
 800565e:	b29b      	uxth	r3, r3
 8005660:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8005662:	4619      	mov	r1, r3
 8005664:	f7ff fdba 	bl	80051dc <ILI9341_DrawPixel>
		for (j = 0; j < font->FontWidth; j++) {
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	3301      	adds	r3, #1
 800566c:	61fb      	str	r3, [r7, #28]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	781b      	ldrb	r3, [r3, #0]
 8005672:	461a      	mov	r2, r3
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	4293      	cmp	r3, r2
 8005678:	d3de      	bcc.n	8005638 <ILI9341_Putc+0xe4>
	for (i = 0; i < font->FontHeight; i++) {
 800567a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800567c:	3301      	adds	r3, #1
 800567e:	627b      	str	r3, [r7, #36]	; 0x24
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	785b      	ldrb	r3, [r3, #1]
 8005684:	461a      	mov	r2, r3
 8005686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005688:	4293      	cmp	r3, r2
 800568a:	d3a4      	bcc.n	80055d6 <ILI9341_Putc+0x82>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	781b      	ldrb	r3, [r3, #0]
 8005690:	b29a      	uxth	r2, r3
 8005692:	4b05      	ldr	r3, [pc, #20]	; (80056a8 <ILI9341_Putc+0x154>)
 8005694:	881b      	ldrh	r3, [r3, #0]
 8005696:	4413      	add	r3, r2
 8005698:	b29a      	uxth	r2, r3
 800569a:	4b03      	ldr	r3, [pc, #12]	; (80056a8 <ILI9341_Putc+0x154>)
 800569c:	801a      	strh	r2, [r3, #0]
}
 800569e:	bf00      	nop
 80056a0:	372c      	adds	r7, #44	; 0x2c
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd90      	pop	{r4, r7, pc}
 80056a6:	bf00      	nop
 80056a8:	20001120 	.word	0x20001120
 80056ac:	2000112a 	.word	0x2000112a
 80056b0:	20001124 	.word	0x20001124

080056b4 <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 80056b4:	b590      	push	{r4, r7, lr}
 80056b6:	b08d      	sub	sp, #52	; 0x34
 80056b8:	af02      	add	r7, sp, #8
 80056ba:	4604      	mov	r4, r0
 80056bc:	4608      	mov	r0, r1
 80056be:	4611      	mov	r1, r2
 80056c0:	461a      	mov	r2, r3
 80056c2:	4623      	mov	r3, r4
 80056c4:	80fb      	strh	r3, [r7, #6]
 80056c6:	4603      	mov	r3, r0
 80056c8:	80bb      	strh	r3, [r7, #4]
 80056ca:	460b      	mov	r3, r1
 80056cc:	807b      	strh	r3, [r7, #2]
 80056ce:	4613      	mov	r3, r2
 80056d0:	803b      	strh	r3, [r7, #0]
    //WindowMax();
    int   dx = 0, dy = 0;
 80056d2:	2300      	movs	r3, #0
 80056d4:	61bb      	str	r3, [r7, #24]
 80056d6:	2300      	movs	r3, #0
 80056d8:	617b      	str	r3, [r7, #20]
    int   dx_sym = 0, dy_sym = 0;
 80056da:	2300      	movs	r3, #0
 80056dc:	627b      	str	r3, [r7, #36]	; 0x24
 80056de:	2300      	movs	r3, #0
 80056e0:	623b      	str	r3, [r7, #32]
    int   dx_x2 = 0, dy_x2 = 0;
 80056e2:	2300      	movs	r3, #0
 80056e4:	613b      	str	r3, [r7, #16]
 80056e6:	2300      	movs	r3, #0
 80056e8:	60fb      	str	r3, [r7, #12]
    int   di = 0;
 80056ea:	2300      	movs	r3, #0
 80056ec:	61fb      	str	r3, [r7, #28]


    dx = x1-x0;
 80056ee:	887a      	ldrh	r2, [r7, #2]
 80056f0:	88fb      	ldrh	r3, [r7, #6]
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	61bb      	str	r3, [r7, #24]
    dy = y1-y0;
 80056f6:	883a      	ldrh	r2, [r7, #0]
 80056f8:	88bb      	ldrh	r3, [r7, #4]
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	617b      	str	r3, [r7, #20]

    if (dx == 0) {        /* vertical line */
 80056fe:	69bb      	ldr	r3, [r7, #24]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d117      	bne.n	8005734 <ILI9341_DrawLine+0x80>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 8005704:	883a      	ldrh	r2, [r7, #0]
 8005706:	88bb      	ldrh	r3, [r7, #4]
 8005708:	429a      	cmp	r2, r3
 800570a:	d909      	bls.n	8005720 <ILI9341_DrawLine+0x6c>
 800570c:	883c      	ldrh	r4, [r7, #0]
 800570e:	88fa      	ldrh	r2, [r7, #6]
 8005710:	88b9      	ldrh	r1, [r7, #4]
 8005712:	88f8      	ldrh	r0, [r7, #6]
 8005714:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005716:	9300      	str	r3, [sp, #0]
 8005718:	4623      	mov	r3, r4
 800571a:	f7ff fde3 	bl	80052e4 <ILI9341_INT_Fill>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
 800571e:	e0a6      	b.n	800586e <ILI9341_DrawLine+0x1ba>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 8005720:	88bc      	ldrh	r4, [r7, #4]
 8005722:	88fa      	ldrh	r2, [r7, #6]
 8005724:	8839      	ldrh	r1, [r7, #0]
 8005726:	88f8      	ldrh	r0, [r7, #6]
 8005728:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800572a:	9300      	str	r3, [sp, #0]
 800572c:	4623      	mov	r3, r4
 800572e:	f7ff fdd9 	bl	80052e4 <ILI9341_INT_Fill>
        return;
 8005732:	e09c      	b.n	800586e <ILI9341_DrawLine+0x1ba>
    }

    if (dx > 0) {
 8005734:	69bb      	ldr	r3, [r7, #24]
 8005736:	2b00      	cmp	r3, #0
 8005738:	dd02      	ble.n	8005740 <ILI9341_DrawLine+0x8c>
        dx_sym = 1;
 800573a:	2301      	movs	r3, #1
 800573c:	627b      	str	r3, [r7, #36]	; 0x24
 800573e:	e002      	b.n	8005746 <ILI9341_DrawLine+0x92>
    } else {
        dx_sym = -1;
 8005740:	f04f 33ff 	mov.w	r3, #4294967295
 8005744:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if (dy == 0) {        /* horizontal line */
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d117      	bne.n	800577c <ILI9341_DrawLine+0xc8>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 800574c:	887a      	ldrh	r2, [r7, #2]
 800574e:	88fb      	ldrh	r3, [r7, #6]
 8005750:	429a      	cmp	r2, r3
 8005752:	d909      	bls.n	8005768 <ILI9341_DrawLine+0xb4>
 8005754:	88bc      	ldrh	r4, [r7, #4]
 8005756:	887a      	ldrh	r2, [r7, #2]
 8005758:	88b9      	ldrh	r1, [r7, #4]
 800575a:	88f8      	ldrh	r0, [r7, #6]
 800575c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800575e:	9300      	str	r3, [sp, #0]
 8005760:	4623      	mov	r3, r4
 8005762:	f7ff fdbf 	bl	80052e4 <ILI9341_INT_Fill>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
 8005766:	e082      	b.n	800586e <ILI9341_DrawLine+0x1ba>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 8005768:	88bc      	ldrh	r4, [r7, #4]
 800576a:	88fa      	ldrh	r2, [r7, #6]
 800576c:	88b9      	ldrh	r1, [r7, #4]
 800576e:	8878      	ldrh	r0, [r7, #2]
 8005770:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005772:	9300      	str	r3, [sp, #0]
 8005774:	4623      	mov	r3, r4
 8005776:	f7ff fdb5 	bl	80052e4 <ILI9341_INT_Fill>
        return;
 800577a:	e078      	b.n	800586e <ILI9341_DrawLine+0x1ba>
    }

    if (dy > 0) {
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	2b00      	cmp	r3, #0
 8005780:	dd02      	ble.n	8005788 <ILI9341_DrawLine+0xd4>
        dy_sym = 1;
 8005782:	2301      	movs	r3, #1
 8005784:	623b      	str	r3, [r7, #32]
 8005786:	e002      	b.n	800578e <ILI9341_DrawLine+0xda>
    } else {
        dy_sym = -1;
 8005788:	f04f 33ff 	mov.w	r3, #4294967295
 800578c:	623b      	str	r3, [r7, #32]
    }

    dx = dx_sym*dx;
 800578e:	69bb      	ldr	r3, [r7, #24]
 8005790:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005792:	fb02 f303 	mul.w	r3, r2, r3
 8005796:	61bb      	str	r3, [r7, #24]
    dy = dy_sym*dy;
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	6a3a      	ldr	r2, [r7, #32]
 800579c:	fb02 f303 	mul.w	r3, r2, r3
 80057a0:	617b      	str	r3, [r7, #20]

    dx_x2 = dx*2;
 80057a2:	69bb      	ldr	r3, [r7, #24]
 80057a4:	005b      	lsls	r3, r3, #1
 80057a6:	613b      	str	r3, [r7, #16]
    dy_x2 = dy*2;
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	005b      	lsls	r3, r3, #1
 80057ac:	60fb      	str	r3, [r7, #12]

    if (dx >= dy) {
 80057ae:	69ba      	ldr	r2, [r7, #24]
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	429a      	cmp	r2, r3
 80057b4:	db2d      	blt.n	8005812 <ILI9341_DrawLine+0x15e>
        di = dy_x2 - dx;
 80057b6:	68fa      	ldr	r2, [r7, #12]
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	61fb      	str	r3, [r7, #28]
        while (x0 != x1) {
 80057be:	e01d      	b.n	80057fc <ILI9341_DrawLine+0x148>

        	ILI9341_DrawPixel(x0, y0, color);
 80057c0:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80057c2:	88b9      	ldrh	r1, [r7, #4]
 80057c4:	88fb      	ldrh	r3, [r7, #6]
 80057c6:	4618      	mov	r0, r3
 80057c8:	f7ff fd08 	bl	80051dc <ILI9341_DrawPixel>
            x0 += dx_sym;
 80057cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ce:	b29a      	uxth	r2, r3
 80057d0:	88fb      	ldrh	r3, [r7, #6]
 80057d2:	4413      	add	r3, r2
 80057d4:	80fb      	strh	r3, [r7, #6]
            if (di<0) {
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	da04      	bge.n	80057e6 <ILI9341_DrawLine+0x132>
                di += dy_x2;
 80057dc:	69fa      	ldr	r2, [r7, #28]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	4413      	add	r3, r2
 80057e2:	61fb      	str	r3, [r7, #28]
 80057e4:	e00a      	b.n	80057fc <ILI9341_DrawLine+0x148>
            } else {
                di += dy_x2 - dx_x2;
 80057e6:	68fa      	ldr	r2, [r7, #12]
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	69fa      	ldr	r2, [r7, #28]
 80057ee:	4413      	add	r3, r2
 80057f0:	61fb      	str	r3, [r7, #28]
                y0 += dy_sym;
 80057f2:	6a3b      	ldr	r3, [r7, #32]
 80057f4:	b29a      	uxth	r2, r3
 80057f6:	88bb      	ldrh	r3, [r7, #4]
 80057f8:	4413      	add	r3, r2
 80057fa:	80bb      	strh	r3, [r7, #4]
        while (x0 != x1) {
 80057fc:	88fa      	ldrh	r2, [r7, #6]
 80057fe:	887b      	ldrh	r3, [r7, #2]
 8005800:	429a      	cmp	r2, r3
 8005802:	d1dd      	bne.n	80057c0 <ILI9341_DrawLine+0x10c>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 8005804:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8005806:	88b9      	ldrh	r1, [r7, #4]
 8005808:	88fb      	ldrh	r3, [r7, #6]
 800580a:	4618      	mov	r0, r3
 800580c:	f7ff fce6 	bl	80051dc <ILI9341_DrawPixel>
                x0 += dx_sym;
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
 8005810:	e02c      	b.n	800586c <ILI9341_DrawLine+0x1b8>
        di = dx_x2 - dy;
 8005812:	693a      	ldr	r2, [r7, #16]
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	61fb      	str	r3, [r7, #28]
        while (y0 != y1) {
 800581a:	e01d      	b.n	8005858 <ILI9341_DrawLine+0x1a4>
        	ILI9341_DrawPixel(x0, y0, color);
 800581c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800581e:	88b9      	ldrh	r1, [r7, #4]
 8005820:	88fb      	ldrh	r3, [r7, #6]
 8005822:	4618      	mov	r0, r3
 8005824:	f7ff fcda 	bl	80051dc <ILI9341_DrawPixel>
            y0 += dy_sym;
 8005828:	6a3b      	ldr	r3, [r7, #32]
 800582a:	b29a      	uxth	r2, r3
 800582c:	88bb      	ldrh	r3, [r7, #4]
 800582e:	4413      	add	r3, r2
 8005830:	80bb      	strh	r3, [r7, #4]
            if (di < 0) {
 8005832:	69fb      	ldr	r3, [r7, #28]
 8005834:	2b00      	cmp	r3, #0
 8005836:	da04      	bge.n	8005842 <ILI9341_DrawLine+0x18e>
                di += dx_x2;
 8005838:	69fa      	ldr	r2, [r7, #28]
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	4413      	add	r3, r2
 800583e:	61fb      	str	r3, [r7, #28]
 8005840:	e00a      	b.n	8005858 <ILI9341_DrawLine+0x1a4>
                di += dx_x2 - dy_x2;
 8005842:	693a      	ldr	r2, [r7, #16]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	69fa      	ldr	r2, [r7, #28]
 800584a:	4413      	add	r3, r2
 800584c:	61fb      	str	r3, [r7, #28]
                x0 += dx_sym;
 800584e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005850:	b29a      	uxth	r2, r3
 8005852:	88fb      	ldrh	r3, [r7, #6]
 8005854:	4413      	add	r3, r2
 8005856:	80fb      	strh	r3, [r7, #6]
        while (y0 != y1) {
 8005858:	88ba      	ldrh	r2, [r7, #4]
 800585a:	883b      	ldrh	r3, [r7, #0]
 800585c:	429a      	cmp	r2, r3
 800585e:	d1dd      	bne.n	800581c <ILI9341_DrawLine+0x168>
        ILI9341_DrawPixel(x0, y0, color);
 8005860:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8005862:	88b9      	ldrh	r1, [r7, #4]
 8005864:	88fb      	ldrh	r3, [r7, #6]
 8005866:	4618      	mov	r0, r3
 8005868:	f7ff fcb8 	bl	80051dc <ILI9341_DrawPixel>
    return;
 800586c:	bf00      	nop
}
 800586e:	372c      	adds	r7, #44	; 0x2c
 8005870:	46bd      	mov	sp, r7
 8005872:	bd90      	pop	{r4, r7, pc}

08005874 <ILI9341_DrawFilledRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawFilledRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8005874:	b590      	push	{r4, r7, lr}
 8005876:	b087      	sub	sp, #28
 8005878:	af02      	add	r7, sp, #8
 800587a:	4604      	mov	r4, r0
 800587c:	4608      	mov	r0, r1
 800587e:	4611      	mov	r1, r2
 8005880:	461a      	mov	r2, r3
 8005882:	4623      	mov	r3, r4
 8005884:	80fb      	strh	r3, [r7, #6]
 8005886:	4603      	mov	r3, r0
 8005888:	80bb      	strh	r3, [r7, #4]
 800588a:	460b      	mov	r3, r1
 800588c:	807b      	strh	r3, [r7, #2]
 800588e:	4613      	mov	r3, r2
 8005890:	803b      	strh	r3, [r7, #0]
	uint16_t tmp;
	
	/* Check correction */
	if (x0 > x1) {
 8005892:	88fa      	ldrh	r2, [r7, #6]
 8005894:	887b      	ldrh	r3, [r7, #2]
 8005896:	429a      	cmp	r2, r3
 8005898:	d905      	bls.n	80058a6 <ILI9341_DrawFilledRectangle+0x32>
		tmp = x0;
 800589a:	88fb      	ldrh	r3, [r7, #6]
 800589c:	81fb      	strh	r3, [r7, #14]
		x0 = x1;
 800589e:	887b      	ldrh	r3, [r7, #2]
 80058a0:	80fb      	strh	r3, [r7, #6]
		x1 = tmp;
 80058a2:	89fb      	ldrh	r3, [r7, #14]
 80058a4:	807b      	strh	r3, [r7, #2]
	}
	if (y0 > y1) {
 80058a6:	88ba      	ldrh	r2, [r7, #4]
 80058a8:	883b      	ldrh	r3, [r7, #0]
 80058aa:	429a      	cmp	r2, r3
 80058ac:	d905      	bls.n	80058ba <ILI9341_DrawFilledRectangle+0x46>
		tmp = y0;
 80058ae:	88bb      	ldrh	r3, [r7, #4]
 80058b0:	81fb      	strh	r3, [r7, #14]
		y0 = y1;
 80058b2:	883b      	ldrh	r3, [r7, #0]
 80058b4:	80bb      	strh	r3, [r7, #4]
		y1 = tmp;
 80058b6:	89fb      	ldrh	r3, [r7, #14]
 80058b8:	803b      	strh	r3, [r7, #0]
	}
	
	/* Fill rectangle */
	ILI9341_INT_Fill(x0, y0, x1, y1, color);
 80058ba:	883c      	ldrh	r4, [r7, #0]
 80058bc:	887a      	ldrh	r2, [r7, #2]
 80058be:	88b9      	ldrh	r1, [r7, #4]
 80058c0:	88f8      	ldrh	r0, [r7, #6]
 80058c2:	8c3b      	ldrh	r3, [r7, #32]
 80058c4:	9300      	str	r3, [sp, #0]
 80058c6:	4623      	mov	r3, r4
 80058c8:	f7ff fd0c 	bl	80052e4 <ILI9341_INT_Fill>
	
	/* CS HIGH back */
	ILI9341_CS_SET();
 80058cc:	2201      	movs	r2, #1
 80058ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80058d2:	4803      	ldr	r0, [pc, #12]	; (80058e0 <ILI9341_DrawFilledRectangle+0x6c>)
 80058d4:	f001 f847 	bl	8006966 <HAL_GPIO_WritePin>
}
 80058d8:	bf00      	nop
 80058da:	3714      	adds	r7, #20
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd90      	pop	{r4, r7, pc}
 80058e0:	40010800 	.word	0x40010800

080058e4 <ILI9341_DrawFilledCircle>:
 * @param  y0: Y coordinate of center circle point
 * @param  r: Circle radius
 * @param  color: Circle color
 * @retval None
 */
void ILI9341_DrawFilledCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 80058e4:	b590      	push	{r4, r7, lr}
 80058e6:	b089      	sub	sp, #36	; 0x24
 80058e8:	af02      	add	r7, sp, #8
 80058ea:	4604      	mov	r4, r0
 80058ec:	4608      	mov	r0, r1
 80058ee:	4611      	mov	r1, r2
 80058f0:	461a      	mov	r2, r3
 80058f2:	4623      	mov	r3, r4
 80058f4:	80fb      	strh	r3, [r7, #6]
 80058f6:	4603      	mov	r3, r0
 80058f8:	80bb      	strh	r3, [r7, #4]
 80058fa:	460b      	mov	r3, r1
 80058fc:	807b      	strh	r3, [r7, #2]
 80058fe:	4613      	mov	r3, r2
 8005900:	803b      	strh	r3, [r7, #0]
	int16_t f = 1 - r;
 8005902:	887b      	ldrh	r3, [r7, #2]
 8005904:	f1c3 0301 	rsb	r3, r3, #1
 8005908:	b29b      	uxth	r3, r3
 800590a:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 800590c:	2301      	movs	r3, #1
 800590e:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8005910:	887b      	ldrh	r3, [r7, #2]
 8005912:	461a      	mov	r2, r3
 8005914:	03d2      	lsls	r2, r2, #15
 8005916:	1ad3      	subs	r3, r2, r3
 8005918:	005b      	lsls	r3, r3, #1
 800591a:	b29b      	uxth	r3, r3
 800591c:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 800591e:	2300      	movs	r3, #0
 8005920:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8005922:	887b      	ldrh	r3, [r7, #2]
 8005924:	81fb      	strh	r3, [r7, #14]

    ILI9341_DrawPixel(x0, y0 + r, color);
 8005926:	88f8      	ldrh	r0, [r7, #6]
 8005928:	88ba      	ldrh	r2, [r7, #4]
 800592a:	887b      	ldrh	r3, [r7, #2]
 800592c:	4413      	add	r3, r2
 800592e:	b29b      	uxth	r3, r3
 8005930:	883a      	ldrh	r2, [r7, #0]
 8005932:	4619      	mov	r1, r3
 8005934:	f7ff fc52 	bl	80051dc <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0, y0 - r, color);
 8005938:	88f8      	ldrh	r0, [r7, #6]
 800593a:	88ba      	ldrh	r2, [r7, #4]
 800593c:	887b      	ldrh	r3, [r7, #2]
 800593e:	1ad3      	subs	r3, r2, r3
 8005940:	b29b      	uxth	r3, r3
 8005942:	883a      	ldrh	r2, [r7, #0]
 8005944:	4619      	mov	r1, r3
 8005946:	f7ff fc49 	bl	80051dc <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 + r, y0, color);
 800594a:	88fa      	ldrh	r2, [r7, #6]
 800594c:	887b      	ldrh	r3, [r7, #2]
 800594e:	4413      	add	r3, r2
 8005950:	b29b      	uxth	r3, r3
 8005952:	88b9      	ldrh	r1, [r7, #4]
 8005954:	883a      	ldrh	r2, [r7, #0]
 8005956:	4618      	mov	r0, r3
 8005958:	f7ff fc40 	bl	80051dc <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 - r, y0, color);
 800595c:	88fa      	ldrh	r2, [r7, #6]
 800595e:	887b      	ldrh	r3, [r7, #2]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	b29b      	uxth	r3, r3
 8005964:	88b9      	ldrh	r1, [r7, #4]
 8005966:	883a      	ldrh	r2, [r7, #0]
 8005968:	4618      	mov	r0, r3
 800596a:	f7ff fc37 	bl	80051dc <ILI9341_DrawPixel>
    ILI9341_DrawLine(x0 - r, y0, x0 + r, y0, color);
 800596e:	88fa      	ldrh	r2, [r7, #6]
 8005970:	887b      	ldrh	r3, [r7, #2]
 8005972:	1ad3      	subs	r3, r2, r3
 8005974:	b298      	uxth	r0, r3
 8005976:	88b9      	ldrh	r1, [r7, #4]
 8005978:	88fa      	ldrh	r2, [r7, #6]
 800597a:	887b      	ldrh	r3, [r7, #2]
 800597c:	4413      	add	r3, r2
 800597e:	b29a      	uxth	r2, r3
 8005980:	88bc      	ldrh	r4, [r7, #4]
 8005982:	883b      	ldrh	r3, [r7, #0]
 8005984:	9300      	str	r3, [sp, #0]
 8005986:	4623      	mov	r3, r4
 8005988:	f7ff fe94 	bl	80056b4 <ILI9341_DrawLine>

    while (x < y) {
 800598c:	e079      	b.n	8005a82 <ILI9341_DrawFilledCircle+0x19e>
        if (f >= 0) {
 800598e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005992:	2b00      	cmp	r3, #0
 8005994:	db0e      	blt.n	80059b4 <ILI9341_DrawFilledCircle+0xd0>
            y--;
 8005996:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800599a:	b29b      	uxth	r3, r3
 800599c:	3b01      	subs	r3, #1
 800599e:	b29b      	uxth	r3, r3
 80059a0:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 80059a2:	8a7b      	ldrh	r3, [r7, #18]
 80059a4:	3302      	adds	r3, #2
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 80059aa:	8afa      	ldrh	r2, [r7, #22]
 80059ac:	8a7b      	ldrh	r3, [r7, #18]
 80059ae:	4413      	add	r3, r2
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 80059b4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	3301      	adds	r3, #1
 80059bc:	b29b      	uxth	r3, r3
 80059be:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 80059c0:	8abb      	ldrh	r3, [r7, #20]
 80059c2:	3302      	adds	r3, #2
 80059c4:	b29b      	uxth	r3, r3
 80059c6:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 80059c8:	8afa      	ldrh	r2, [r7, #22]
 80059ca:	8abb      	ldrh	r3, [r7, #20]
 80059cc:	4413      	add	r3, r2
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	82fb      	strh	r3, [r7, #22]

        ILI9341_DrawLine(x0 - x, y0 + y, x0 + x, y0 + y, color);
 80059d2:	88fa      	ldrh	r2, [r7, #6]
 80059d4:	8a3b      	ldrh	r3, [r7, #16]
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	b298      	uxth	r0, r3
 80059da:	88ba      	ldrh	r2, [r7, #4]
 80059dc:	89fb      	ldrh	r3, [r7, #14]
 80059de:	4413      	add	r3, r2
 80059e0:	b299      	uxth	r1, r3
 80059e2:	88fa      	ldrh	r2, [r7, #6]
 80059e4:	8a3b      	ldrh	r3, [r7, #16]
 80059e6:	4413      	add	r3, r2
 80059e8:	b29c      	uxth	r4, r3
 80059ea:	88ba      	ldrh	r2, [r7, #4]
 80059ec:	89fb      	ldrh	r3, [r7, #14]
 80059ee:	4413      	add	r3, r2
 80059f0:	b29a      	uxth	r2, r3
 80059f2:	883b      	ldrh	r3, [r7, #0]
 80059f4:	9300      	str	r3, [sp, #0]
 80059f6:	4613      	mov	r3, r2
 80059f8:	4622      	mov	r2, r4
 80059fa:	f7ff fe5b 	bl	80056b4 <ILI9341_DrawLine>
        ILI9341_DrawLine(x0 + x, y0 - y, x0 - x, y0 - y, color);
 80059fe:	88fa      	ldrh	r2, [r7, #6]
 8005a00:	8a3b      	ldrh	r3, [r7, #16]
 8005a02:	4413      	add	r3, r2
 8005a04:	b298      	uxth	r0, r3
 8005a06:	88ba      	ldrh	r2, [r7, #4]
 8005a08:	89fb      	ldrh	r3, [r7, #14]
 8005a0a:	1ad3      	subs	r3, r2, r3
 8005a0c:	b299      	uxth	r1, r3
 8005a0e:	88fa      	ldrh	r2, [r7, #6]
 8005a10:	8a3b      	ldrh	r3, [r7, #16]
 8005a12:	1ad3      	subs	r3, r2, r3
 8005a14:	b29c      	uxth	r4, r3
 8005a16:	88ba      	ldrh	r2, [r7, #4]
 8005a18:	89fb      	ldrh	r3, [r7, #14]
 8005a1a:	1ad3      	subs	r3, r2, r3
 8005a1c:	b29a      	uxth	r2, r3
 8005a1e:	883b      	ldrh	r3, [r7, #0]
 8005a20:	9300      	str	r3, [sp, #0]
 8005a22:	4613      	mov	r3, r2
 8005a24:	4622      	mov	r2, r4
 8005a26:	f7ff fe45 	bl	80056b4 <ILI9341_DrawLine>

        ILI9341_DrawLine(x0 + y, y0 + x, x0 - y, y0 + x, color);
 8005a2a:	88fa      	ldrh	r2, [r7, #6]
 8005a2c:	89fb      	ldrh	r3, [r7, #14]
 8005a2e:	4413      	add	r3, r2
 8005a30:	b298      	uxth	r0, r3
 8005a32:	88ba      	ldrh	r2, [r7, #4]
 8005a34:	8a3b      	ldrh	r3, [r7, #16]
 8005a36:	4413      	add	r3, r2
 8005a38:	b299      	uxth	r1, r3
 8005a3a:	88fa      	ldrh	r2, [r7, #6]
 8005a3c:	89fb      	ldrh	r3, [r7, #14]
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	b29c      	uxth	r4, r3
 8005a42:	88ba      	ldrh	r2, [r7, #4]
 8005a44:	8a3b      	ldrh	r3, [r7, #16]
 8005a46:	4413      	add	r3, r2
 8005a48:	b29a      	uxth	r2, r3
 8005a4a:	883b      	ldrh	r3, [r7, #0]
 8005a4c:	9300      	str	r3, [sp, #0]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	4622      	mov	r2, r4
 8005a52:	f7ff fe2f 	bl	80056b4 <ILI9341_DrawLine>
        ILI9341_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, color);
 8005a56:	88fa      	ldrh	r2, [r7, #6]
 8005a58:	89fb      	ldrh	r3, [r7, #14]
 8005a5a:	4413      	add	r3, r2
 8005a5c:	b298      	uxth	r0, r3
 8005a5e:	88ba      	ldrh	r2, [r7, #4]
 8005a60:	8a3b      	ldrh	r3, [r7, #16]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	b299      	uxth	r1, r3
 8005a66:	88fa      	ldrh	r2, [r7, #6]
 8005a68:	89fb      	ldrh	r3, [r7, #14]
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	b29c      	uxth	r4, r3
 8005a6e:	88ba      	ldrh	r2, [r7, #4]
 8005a70:	8a3b      	ldrh	r3, [r7, #16]
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	b29a      	uxth	r2, r3
 8005a76:	883b      	ldrh	r3, [r7, #0]
 8005a78:	9300      	str	r3, [sp, #0]
 8005a7a:	4613      	mov	r3, r2
 8005a7c:	4622      	mov	r2, r4
 8005a7e:	f7ff fe19 	bl	80056b4 <ILI9341_DrawLine>
    while (x < y) {
 8005a82:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8005a86:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	f6ff af7f 	blt.w	800598e <ILI9341_DrawFilledCircle+0xaa>
    }
}
 8005a90:	bf00      	nop
 8005a92:	bf00      	nop
 8005a94:	371c      	adds	r7, #28
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd90      	pop	{r4, r7, pc}
	...

08005a9c <ILI9341_getOptions>:
/**
 * @brief  Returns ILI9341 options
 * @retval ILI9341_Opts : options
 */

ILI931_Options_t ILI9341_getOptions(void){
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
	return ILI9341_Opts;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4a05      	ldr	r2, [pc, #20]	; (8005abc <ILI9341_getOptions+0x20>)
 8005aa8:	6811      	ldr	r1, [r2, #0]
 8005aaa:	6019      	str	r1, [r3, #0]
 8005aac:	8892      	ldrh	r2, [r2, #4]
 8005aae:	809a      	strh	r2, [r3, #4]
}
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	370c      	adds	r7, #12
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bc80      	pop	{r7}
 8005ab8:	4770      	bx	lr
 8005aba:	bf00      	nop
 8005abc:	20001124 	.word	0x20001124

08005ac0 <XPT2046_init>:


/**
 * @brief init function for XPT2046 lib
 */
void XPT2046_init(void){
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b082      	sub	sp, #8
 8005ac4:	af02      	add	r7, sp, #8

	// Initialise SPI
	SPI_Init(XPT2046_SPI);
 8005ac6:	4810      	ldr	r0, [pc, #64]	; (8005b08 <XPT2046_init+0x48>)
 8005ac8:	f7fd fa22 	bl	8002f10 <SPI_Init>
	BSP_GPIO_PinCfg(PIN_CS_TOUCH,GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8005acc:	2303      	movs	r3, #3
 8005ace:	9300      	str	r3, [sp, #0]
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005ad8:	480c      	ldr	r0, [pc, #48]	; (8005b0c <XPT2046_init+0x4c>)
 8005ada:	f7fd f9e9 	bl	8002eb0 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(PIN_IRQ_TOUCH,GPIO_MODE_INPUT,GPIO_PULLDOWN,GPIO_SPEED_FREQ_HIGH);
 8005ade:	2303      	movs	r3, #3
 8005ae0:	9300      	str	r3, [sp, #0]
 8005ae2:	2302      	movs	r3, #2
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	2108      	movs	r1, #8
 8005ae8:	4809      	ldr	r0, [pc, #36]	; (8005b10 <XPT2046_init+0x50>)
 8005aea:	f7fd f9e1 	bl	8002eb0 <BSP_GPIO_PinCfg>
	XPT2046_CS_SET();
 8005aee:	2201      	movs	r2, #1
 8005af0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005af4:	4805      	ldr	r0, [pc, #20]	; (8005b0c <XPT2046_init+0x4c>)
 8005af6:	f000 ff36 	bl	8006966 <HAL_GPIO_WritePin>

	XPT2046_getReading(CONTROL_BYTE_START
 8005afa:	20d0      	movs	r0, #208	; 0xd0
 8005afc:	f000 f9b8 	bl	8005e70 <XPT2046_getReading>
					   | CONTROL_BYTE_CHANNEL_SELECT_X
					   | CONTROL_BYTE_MODE_12_BIT
					   | CONTROL_BYTE_SD_DIFFERENTIAL
					   | CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);
}
 8005b00:	bf00      	nop
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	40013000 	.word	0x40013000
 8005b0c:	40010800 	.word	0x40010800
 8005b10:	40010c00 	.word	0x40010c00

08005b14 <XPT2046_getCoordinates>:
 * @param *pX : pointer to get the X coordinate
 * @param *pY : pointer to get the Y coordinate
 * @param coordinateMode : either XPT2046_COORDINATE_RAW or XPT2046_COORDINATE_SCREEN_RELATIVE
 * @return a boolean that shows whether or not the screen has been touched (and the coordinate returned is valid)
 */
bool_e XPT2046_getCoordinates(Sint16 * pX, Sint16 * pY, XPT2046_coordinateMode_e coordinateMode){
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b08e      	sub	sp, #56	; 0x38
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	60b9      	str	r1, [r7, #8]
 8005b1e:	4613      	mov	r3, r2
 8005b20:	71fb      	strb	r3, [r7, #7]
	Uint8 i, j;
	Sint16 allX[7] , allY[7];
	bool_e ret;
	for (i=0; i < 7 ; i++){
 8005b22:	2300      	movs	r3, #0
 8005b24:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8005b28:	e020      	b.n	8005b6c <XPT2046_getCoordinates+0x58>

		allY[i] = (Sint16)XPT2046_getReading(CONTROL_BYTE_START
 8005b2a:	2090      	movs	r0, #144	; 0x90
 8005b2c:	f000 f9a0 	bl	8005e70 <XPT2046_getReading>
 8005b30:	4603      	mov	r3, r0
 8005b32:	461a      	mov	r2, r3
 8005b34:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005b38:	b212      	sxth	r2, r2
 8005b3a:	005b      	lsls	r3, r3, #1
 8005b3c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8005b40:	440b      	add	r3, r1
 8005b42:	f823 2c28 	strh.w	r2, [r3, #-40]
										| CONTROL_BYTE_CHANNEL_SELECT_Y
										| CONTROL_BYTE_MODE_12_BIT
										| CONTROL_BYTE_SD_DIFFERENTIAL
										| CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);

		allX[i] = (Sint16)XPT2046_getReading(CONTROL_BYTE_START
 8005b46:	20d0      	movs	r0, #208	; 0xd0
 8005b48:	f000 f992 	bl	8005e70 <XPT2046_getReading>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	461a      	mov	r2, r3
 8005b50:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005b54:	b212      	sxth	r2, r2
 8005b56:	005b      	lsls	r3, r3, #1
 8005b58:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8005b5c:	440b      	add	r3, r1
 8005b5e:	f823 2c18 	strh.w	r2, [r3, #-24]
	for (i=0; i < 7 ; i++){
 8005b62:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005b66:	3301      	adds	r3, #1
 8005b68:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8005b6c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005b70:	2b06      	cmp	r3, #6
 8005b72:	d9da      	bls.n	8005b2a <XPT2046_getCoordinates+0x16>
										| CONTROL_BYTE_MODE_12_BIT
										| CONTROL_BYTE_SD_DIFFERENTIAL
										| CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);
	}

	for (i=0; i < 4 ; i++){
 8005b74:	2300      	movs	r3, #0
 8005b76:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8005b7a:	e070      	b.n	8005c5e <XPT2046_getCoordinates+0x14a>
		for (j=i; j < 7 ; j++) {
 8005b7c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005b80:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8005b84:	e062      	b.n	8005c4c <XPT2046_getCoordinates+0x138>
			Sint16 temp = allX[i];
 8005b86:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005b8a:	005b      	lsls	r3, r3, #1
 8005b8c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005b90:	4413      	add	r3, r2
 8005b92:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005b96:	85fb      	strh	r3, [r7, #46]	; 0x2e
			if(temp > allX[j]){
 8005b98:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005b9c:	005b      	lsls	r3, r3, #1
 8005b9e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005ba2:	4413      	add	r3, r2
 8005ba4:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 8005ba8:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8005bac:	429a      	cmp	r2, r3
 8005bae:	dd19      	ble.n	8005be4 <XPT2046_getCoordinates+0xd0>
				allX[i] = allX[j];
 8005bb0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005bb4:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8005bb8:	005b      	lsls	r3, r3, #1
 8005bba:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8005bbe:	440b      	add	r3, r1
 8005bc0:	f933 1c18 	ldrsh.w	r1, [r3, #-24]
 8005bc4:	0053      	lsls	r3, r2, #1
 8005bc6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005bca:	4413      	add	r3, r2
 8005bcc:	460a      	mov	r2, r1
 8005bce:	f823 2c18 	strh.w	r2, [r3, #-24]
				allX[j] = temp;
 8005bd2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005bd6:	005b      	lsls	r3, r3, #1
 8005bd8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005bdc:	4413      	add	r3, r2
 8005bde:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005be0:	f823 2c18 	strh.w	r2, [r3, #-24]
			}
			temp = allY[i];
 8005be4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005be8:	005b      	lsls	r3, r3, #1
 8005bea:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005bee:	4413      	add	r3, r2
 8005bf0:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8005bf4:	85fb      	strh	r3, [r7, #46]	; 0x2e
			if(temp > allY[j]){
 8005bf6:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005bfa:	005b      	lsls	r3, r3, #1
 8005bfc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005c00:	4413      	add	r3, r2
 8005c02:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 8005c06:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	dd19      	ble.n	8005c42 <XPT2046_getCoordinates+0x12e>
				allY[i] = allY[j];
 8005c0e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005c12:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8005c16:	005b      	lsls	r3, r3, #1
 8005c18:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8005c1c:	440b      	add	r3, r1
 8005c1e:	f933 1c28 	ldrsh.w	r1, [r3, #-40]
 8005c22:	0053      	lsls	r3, r2, #1
 8005c24:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005c28:	4413      	add	r3, r2
 8005c2a:	460a      	mov	r2, r1
 8005c2c:	f823 2c28 	strh.w	r2, [r3, #-40]
				allY[j] = temp;
 8005c30:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005c34:	005b      	lsls	r3, r3, #1
 8005c36:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005c3a:	4413      	add	r3, r2
 8005c3c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005c3e:	f823 2c28 	strh.w	r2, [r3, #-40]
		for (j=i; j < 7 ; j++) {
 8005c42:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005c46:	3301      	adds	r3, #1
 8005c48:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8005c4c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005c50:	2b06      	cmp	r3, #6
 8005c52:	d998      	bls.n	8005b86 <XPT2046_getCoordinates+0x72>
	for (i=0; i < 4 ; i++){
 8005c54:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005c58:	3301      	adds	r3, #1
 8005c5a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8005c5e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005c62:	2b03      	cmp	r3, #3
 8005c64:	d98a      	bls.n	8005b7c <XPT2046_getCoordinates+0x68>
			}
		}
	}

#ifdef XPT2046_USE_PIN_IRQ_TO_CHECK_TOUCH
	if(!HAL_GPIO_ReadPin(PIN_IRQ_TOUCH))
 8005c66:	2108      	movs	r1, #8
 8005c68:	4812      	ldr	r0, [pc, #72]	; (8005cb4 <XPT2046_getCoordinates+0x1a0>)
 8005c6a:	f000 fe65 	bl	8006938 <HAL_GPIO_ReadPin>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d102      	bne.n	8005c7a <XPT2046_getCoordinates+0x166>
		ret = TRUE;
 8005c74:	2301      	movs	r3, #1
 8005c76:	633b      	str	r3, [r7, #48]	; 0x30
 8005c78:	e001      	b.n	8005c7e <XPT2046_getCoordinates+0x16a>
	else
		ret =  FALSE;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	633b      	str	r3, [r7, #48]	; 0x30
		ret =  FALSE;
	else
		ret =  TRUE;
#endif

	if(coordinateMode == XPT2046_COORDINATE_SCREEN_RELATIVE)
 8005c7e:	79fb      	ldrb	r3, [r7, #7]
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d109      	bne.n	8005c98 <XPT2046_getCoordinates+0x184>
		XPT2046_convertCoordinateScreenMode(&(allX[3]), &(allY[3]));
 8005c84:	f107 0310 	add.w	r3, r7, #16
 8005c88:	1d9a      	adds	r2, r3, #6
 8005c8a:	f107 0320 	add.w	r3, r7, #32
 8005c8e:	3306      	adds	r3, #6
 8005c90:	4611      	mov	r1, r2
 8005c92:	4618      	mov	r0, r3
 8005c94:	f000 f91c 	bl	8005ed0 <XPT2046_convertCoordinateScreenMode>

	*pX = allX[3];
 8005c98:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	801a      	strh	r2, [r3, #0]
	*pY = allY[3];
 8005ca0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	801a      	strh	r2, [r3, #0]

	return ret;
 8005ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3738      	adds	r7, #56	; 0x38
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	bf00      	nop
 8005cb4:	40010c00 	.word	0x40010c00

08005cb8 <XPT2046_getMedianCoordinates>:
 * @param *pX : pointer to get the X coordinate
 * @param *pY : pointer to get the Y coordinate
 * @param coordinateMode : either XPT2046_COORDINATE_RAW or XPT2046_COORDINATE_SCREEN_RELATIVE
 * @return a boolean that shows whether or not the screen has been touched (and the coordinate returned is valid)
 */
bool_e XPT2046_getMedianCoordinates(Sint16 * pX, Sint16 * pY, XPT2046_coordinateMode_e coordinateMode){
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b092      	sub	sp, #72	; 0x48
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	71fb      	strb	r3, [r7, #7]
	Uint8 n = 0, i, j;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}point_t;
	point_t tab[NB_POINTS_FOR_MEDIAN];
	point_t current;
	Sint16 index;

	index = 0;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	XPT2046_getCoordinates(&tab[0].x , &tab[0].y, coordinateMode);	//on place le premier point dans la premire case du tableau.
 8005cd2:	79fa      	ldrb	r2, [r7, #7]
 8005cd4:	f107 0320 	add.w	r3, r7, #32
 8005cd8:	1c99      	adds	r1, r3, #2
 8005cda:	f107 0320 	add.w	r3, r7, #32
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f7ff ff18 	bl	8005b14 <XPT2046_getCoordinates>


	for(n=1; n<NB_POINTS_FOR_MEDIAN; n++)
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8005cea:	e061      	b.n	8005db0 <XPT2046_getMedianCoordinates+0xf8>
	{
		if(XPT2046_getCoordinates(&current.x , &current.y, coordinateMode))	//rcup d'un point
 8005cec:	79fa      	ldrb	r2, [r7, #7]
 8005cee:	f107 031c 	add.w	r3, r7, #28
 8005cf2:	1c99      	adds	r1, r3, #2
 8005cf4:	f107 031c 	add.w	r3, r7, #28
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f7ff ff0b 	bl	8005b14 <XPT2046_getCoordinates>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d04e      	beq.n	8005da2 <XPT2046_getMedianCoordinates+0xea>
		{
			for(i=0; i<index; i++)		//parcours des valeurs plus faibles
 8005d04:	2300      	movs	r3, #0
 8005d06:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8005d0a:	e010      	b.n	8005d2e <XPT2046_getMedianCoordinates+0x76>
			{
				if(current.x < tab[i].x)
 8005d0c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8005d10:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005d14:	009b      	lsls	r3, r3, #2
 8005d16:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005d1a:	440b      	add	r3, r1
 8005d1c:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	db0b      	blt.n	8005d3c <XPT2046_getMedianCoordinates+0x84>
			for(i=0; i<index; i++)		//parcours des valeurs plus faibles
 8005d24:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005d28:	3301      	adds	r3, #1
 8005d2a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8005d2e:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8005d32:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005d36:	429a      	cmp	r2, r3
 8005d38:	dbe8      	blt.n	8005d0c <XPT2046_getMedianCoordinates+0x54>
 8005d3a:	e000      	b.n	8005d3e <XPT2046_getMedianCoordinates+0x86>
					break;
 8005d3c:	bf00      	nop
			}
			for(j=(uint8_t)index; j>i; j--)	//dplacement des valeurs plus grandes de 1 case
 8005d3e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005d42:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8005d46:	e015      	b.n	8005d74 <XPT2046_getMedianCoordinates+0xbc>
			{
				tab[j] = tab[j-1];
 8005d48:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8005d4c:	1e5a      	subs	r2, r3, #1
 8005d4e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005d58:	440b      	add	r3, r1
 8005d5a:	0092      	lsls	r2, r2, #2
 8005d5c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005d60:	440a      	add	r2, r1
 8005d62:	f852 2c28 	ldr.w	r2, [r2, #-40]
 8005d66:	f843 2c28 	str.w	r2, [r3, #-40]
			for(j=(uint8_t)index; j>i; j--)	//dplacement des valeurs plus grandes de 1 case
 8005d6a:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8005d6e:	3b01      	subs	r3, #1
 8005d70:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8005d74:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8005d78:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d8e3      	bhi.n	8005d48 <XPT2046_getMedianCoordinates+0x90>
			}
			tab[i] = current;	//criture de la nouvelle valeur  sa position
 8005d80:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005d84:	009b      	lsls	r3, r3, #2
 8005d86:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005d8a:	4413      	add	r3, r2
 8005d8c:	69fa      	ldr	r2, [r7, #28]
 8005d8e:	f843 2c28 	str.w	r2, [r3, #-40]

			index++;
 8005d92:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	3301      	adds	r3, #1
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005da0:	e001      	b.n	8005da6 <XPT2046_getMedianCoordinates+0xee>
		}
		else
			return FALSE;
 8005da2:	2300      	movs	r3, #0
 8005da4:	e05f      	b.n	8005e66 <XPT2046_getMedianCoordinates+0x1ae>
	for(n=1; n<NB_POINTS_FOR_MEDIAN; n++)
 8005da6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005daa:	3301      	adds	r3, #1
 8005dac:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8005db0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005db4:	2b07      	cmp	r3, #7
 8005db6:	d999      	bls.n	8005cec <XPT2046_getMedianCoordinates+0x34>
	}

	*pX = tab[index/2].x;
 8005db8:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005dbc:	0fda      	lsrs	r2, r3, #31
 8005dbe:	4413      	add	r3, r2
 8005dc0:	105b      	asrs	r3, r3, #1
 8005dc2:	b21b      	sxth	r3, r3
 8005dc4:	009b      	lsls	r3, r3, #2
 8005dc6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005dca:	4413      	add	r3, r2
 8005dcc:	f933 2c28 	ldrsh.w	r2, [r3, #-40]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	801a      	strh	r2, [r3, #0]
	*pY = tab[index/2].y;
 8005dd4:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005dd8:	0fda      	lsrs	r2, r3, #31
 8005dda:	4413      	add	r3, r2
 8005ddc:	105b      	asrs	r3, r3, #1
 8005dde:	b21b      	sxth	r3, r3
 8005de0:	009b      	lsls	r3, r3, #2
 8005de2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005de6:	4413      	add	r3, r2
 8005de8:	f933 2c26 	ldrsh.w	r2, [r3, #-38]
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	801a      	strh	r2, [r3, #0]
	ILI931_Options_t screenOption = ILI9341_getOptions();
 8005df0:	f107 0314 	add.w	r3, r7, #20
 8005df4:	4618      	mov	r0, r3
 8005df6:	f7ff fe51 	bl	8005a9c <ILI9341_getOptions>
	if(screenOption.orientation == ILI9341_Orientation_Portrait_1 || screenOption.orientation == ILI9341_Orientation_Portrait_2)
 8005dfa:	7e3b      	ldrb	r3, [r7, #24]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d002      	beq.n	8005e06 <XPT2046_getMedianCoordinates+0x14e>
 8005e00:	7e3b      	ldrb	r3, [r7, #24]
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d116      	bne.n	8005e34 <XPT2046_getMedianCoordinates+0x17c>
	{
		if(*pX > 0 && *pX < 239 && *pY > 0 && *pY < 319)
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	dd28      	ble.n	8005e62 <XPT2046_getMedianCoordinates+0x1aa>
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e16:	2bee      	cmp	r3, #238	; 0xee
 8005e18:	dc23      	bgt.n	8005e62 <XPT2046_getMedianCoordinates+0x1aa>
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	dd1e      	ble.n	8005e62 <XPT2046_getMedianCoordinates+0x1aa>
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e2a:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 8005e2e:	dc18      	bgt.n	8005e62 <XPT2046_getMedianCoordinates+0x1aa>
			return TRUE;
 8005e30:	2301      	movs	r3, #1
 8005e32:	e018      	b.n	8005e66 <XPT2046_getMedianCoordinates+0x1ae>
	}
	else
	{
		if(*pX > 0 && *pX < 319 && *pY > 0 && *pY < 239)
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	dd12      	ble.n	8005e64 <XPT2046_getMedianCoordinates+0x1ac>
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e44:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 8005e48:	dc0c      	bgt.n	8005e64 <XPT2046_getMedianCoordinates+0x1ac>
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	dd07      	ble.n	8005e64 <XPT2046_getMedianCoordinates+0x1ac>
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e5a:	2bee      	cmp	r3, #238	; 0xee
 8005e5c:	dc02      	bgt.n	8005e64 <XPT2046_getMedianCoordinates+0x1ac>
			return TRUE;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e001      	b.n	8005e66 <XPT2046_getMedianCoordinates+0x1ae>
		if(*pX > 0 && *pX < 239 && *pY > 0 && *pY < 319)
 8005e62:	bf00      	nop
	}
	return FALSE;
 8005e64:	2300      	movs	r3, #0
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3748      	adds	r7, #72	; 0x48
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
	...

08005e70 <XPT2046_getReading>:
/*
 * @brief private function used to read the SPI
 * @param controlByte controlByte used to read
 * @return data read from screen touch
 */
static Uint16 XPT2046_getReading(controlByte_t controlByte){
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b084      	sub	sp, #16
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	4603      	mov	r3, r0
 8005e78:	71fb      	strb	r3, [r7, #7]

	Uint16 ret;

	XPT2046_CS_RESET();
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005e80:	4811      	ldr	r0, [pc, #68]	; (8005ec8 <XPT2046_getReading+0x58>)
 8005e82:	f000 fd70 	bl	8006966 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(XPT2046_SPI,controlByte);
 8005e86:	79fb      	ldrb	r3, [r7, #7]
 8005e88:	4619      	mov	r1, r3
 8005e8a:	4810      	ldr	r0, [pc, #64]	; (8005ecc <XPT2046_getReading+0x5c>)
 8005e8c:	f7fd f98e 	bl	80031ac <SPI_WriteNoRegister>

	ret = (Uint16)((Uint16)(SPI_ReadNoRegister(XPT2046_SPI)) << 5);
 8005e90:	480e      	ldr	r0, [pc, #56]	; (8005ecc <XPT2046_getReading+0x5c>)
 8005e92:	f7fd f953 	bl	800313c <SPI_ReadNoRegister>
 8005e96:	4603      	mov	r3, r0
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	015b      	lsls	r3, r3, #5
 8005e9c:	81fb      	strh	r3, [r7, #14]
	ret |= (Uint16)(SPI_ReadNoRegister(XPT2046_SPI) >> (Uint16)(3));
 8005e9e:	480b      	ldr	r0, [pc, #44]	; (8005ecc <XPT2046_getReading+0x5c>)
 8005ea0:	f7fd f94c 	bl	800313c <SPI_ReadNoRegister>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	08db      	lsrs	r3, r3, #3
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	b29a      	uxth	r2, r3
 8005eac:	89fb      	ldrh	r3, [r7, #14]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	81fb      	strh	r3, [r7, #14]

	XPT2046_CS_SET();
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005eb8:	4803      	ldr	r0, [pc, #12]	; (8005ec8 <XPT2046_getReading+0x58>)
 8005eba:	f000 fd54 	bl	8006966 <HAL_GPIO_WritePin>

	return ret;
 8005ebe:	89fb      	ldrh	r3, [r7, #14]
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3710      	adds	r7, #16
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	40010800 	.word	0x40010800
 8005ecc:	40013000 	.word	0x40013000

08005ed0 <XPT2046_convertCoordinateScreenMode>:
/*
 * @brief private function used to convert coordinates from Raw to ScreenMode
 * @param *pX X coordinate of the data
 * @param *pY Y coordinate of the data
 */
static void XPT2046_convertCoordinateScreenMode(Sint16 * pX, Sint16 * pY){
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b086      	sub	sp, #24
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
	ILI931_Options_t screenOption = ILI9341_getOptions();
 8005eda:	f107 0308 	add.w	r3, r7, #8
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f7ff fddc 	bl	8005a9c <ILI9341_getOptions>
	Sint32 tempX, tempY;
	tempX = (Sint32)*pX;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005eea:	617b      	str	r3, [r7, #20]
	tempY = (Sint32)*pY;
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ef2:	613b      	str	r3, [r7, #16]

	switch(screenOption.orientation){
 8005ef4:	7b3b      	ldrb	r3, [r7, #12]
 8005ef6:	2b03      	cmp	r3, #3
 8005ef8:	d87a      	bhi.n	8005ff0 <XPT2046_convertCoordinateScreenMode+0x120>
 8005efa:	a201      	add	r2, pc, #4	; (adr r2, 8005f00 <XPT2046_convertCoordinateScreenMode+0x30>)
 8005efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f00:	08005f11 	.word	0x08005f11
 8005f04:	08005f4b 	.word	0x08005f4b
 8005f08:	08005f81 	.word	0x08005f81
 8005f0c:	08005fb9 	.word	0x08005fb9
	case ILI9341_Orientation_Portrait_1 :
		*pX = (Sint16)((4096 - tempX) * (Sint32)screenOption.width / 4096);
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005f16:	893a      	ldrh	r2, [r7, #8]
 8005f18:	fb02 f303 	mul.w	r3, r2, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	da01      	bge.n	8005f24 <XPT2046_convertCoordinateScreenMode+0x54>
 8005f20:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005f24:	131b      	asrs	r3, r3, #12
 8005f26:	b21a      	sxth	r2, r3
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)((4096 - tempY) * (Sint32)screenOption.height / 4096);
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005f32:	897a      	ldrh	r2, [r7, #10]
 8005f34:	fb02 f303 	mul.w	r3, r2, r3
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	da01      	bge.n	8005f40 <XPT2046_convertCoordinateScreenMode+0x70>
 8005f3c:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005f40:	131b      	asrs	r3, r3, #12
 8005f42:	b21a      	sxth	r2, r3
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	801a      	strh	r2, [r3, #0]
		break;
 8005f48:	e052      	b.n	8005ff0 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Portrait_2 :
		*pX = (Sint16)(tempX * (Sint32)screenOption.width / 4096);
 8005f4a:	893b      	ldrh	r3, [r7, #8]
 8005f4c:	461a      	mov	r2, r3
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	fb03 f302 	mul.w	r3, r3, r2
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	da01      	bge.n	8005f5c <XPT2046_convertCoordinateScreenMode+0x8c>
 8005f58:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005f5c:	131b      	asrs	r3, r3, #12
 8005f5e:	b21a      	sxth	r2, r3
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)(tempY * (Sint32)screenOption.height / 4096);
 8005f64:	897b      	ldrh	r3, [r7, #10]
 8005f66:	461a      	mov	r2, r3
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	fb03 f302 	mul.w	r3, r3, r2
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	da01      	bge.n	8005f76 <XPT2046_convertCoordinateScreenMode+0xa6>
 8005f72:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005f76:	131b      	asrs	r3, r3, #12
 8005f78:	b21a      	sxth	r2, r3
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	801a      	strh	r2, [r3, #0]
		break;
 8005f7e:	e037      	b.n	8005ff0 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Landscape_1 :
		*pX = (Sint16)((4096 - tempY) * (Sint32)screenOption.width / 4096);
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005f86:	893a      	ldrh	r2, [r7, #8]
 8005f88:	fb02 f303 	mul.w	r3, r2, r3
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	da01      	bge.n	8005f94 <XPT2046_convertCoordinateScreenMode+0xc4>
 8005f90:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005f94:	131b      	asrs	r3, r3, #12
 8005f96:	b21a      	sxth	r2, r3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)(tempX * (Sint32)screenOption.height / 4096);
 8005f9c:	897b      	ldrh	r3, [r7, #10]
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	fb03 f302 	mul.w	r3, r3, r2
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	da01      	bge.n	8005fae <XPT2046_convertCoordinateScreenMode+0xde>
 8005faa:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005fae:	131b      	asrs	r3, r3, #12
 8005fb0:	b21a      	sxth	r2, r3
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	801a      	strh	r2, [r3, #0]
		break;
 8005fb6:	e01b      	b.n	8005ff0 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Landscape_2 :
		*pX = (Sint16)((tempY) * (Sint32)screenOption.width / 4096);
 8005fb8:	893b      	ldrh	r3, [r7, #8]
 8005fba:	461a      	mov	r2, r3
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	fb03 f302 	mul.w	r3, r3, r2
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	da01      	bge.n	8005fca <XPT2046_convertCoordinateScreenMode+0xfa>
 8005fc6:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005fca:	131b      	asrs	r3, r3, #12
 8005fcc:	b21a      	sxth	r2, r3
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)((4096 - tempX) * (Sint32)screenOption.height / 4096);
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005fd8:	897a      	ldrh	r2, [r7, #10]
 8005fda:	fb02 f303 	mul.w	r3, r2, r3
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	da01      	bge.n	8005fe6 <XPT2046_convertCoordinateScreenMode+0x116>
 8005fe2:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005fe6:	131b      	asrs	r3, r3, #12
 8005fe8:	b21a      	sxth	r2, r3
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	801a      	strh	r2, [r3, #0]
		break;
 8005fee:	bf00      	nop
	}
}
 8005ff0:	bf00      	nop
 8005ff2:	3718      	adds	r7, #24
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}

08005ff8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005ffc:	4b08      	ldr	r3, [pc, #32]	; (8006020 <HAL_Init+0x28>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a07      	ldr	r2, [pc, #28]	; (8006020 <HAL_Init+0x28>)
 8006002:	f043 0310 	orr.w	r3, r3, #16
 8006006:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006008:	2003      	movs	r0, #3
 800600a:	f000 f947 	bl	800629c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800600e:	200f      	movs	r0, #15
 8006010:	f000 f808 	bl	8006024 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006014:	f7fd f9a0 	bl	8003358 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006018:	2300      	movs	r3, #0
}
 800601a:	4618      	mov	r0, r3
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	40022000 	.word	0x40022000

08006024 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b082      	sub	sp, #8
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800602c:	4b12      	ldr	r3, [pc, #72]	; (8006078 <HAL_InitTick+0x54>)
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	4b12      	ldr	r3, [pc, #72]	; (800607c <HAL_InitTick+0x58>)
 8006032:	781b      	ldrb	r3, [r3, #0]
 8006034:	4619      	mov	r1, r3
 8006036:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800603a:	fbb3 f3f1 	udiv	r3, r3, r1
 800603e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006042:	4618      	mov	r0, r3
 8006044:	f000 f95f 	bl	8006306 <HAL_SYSTICK_Config>
 8006048:	4603      	mov	r3, r0
 800604a:	2b00      	cmp	r3, #0
 800604c:	d001      	beq.n	8006052 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	e00e      	b.n	8006070 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2b0f      	cmp	r3, #15
 8006056:	d80a      	bhi.n	800606e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006058:	2200      	movs	r2, #0
 800605a:	6879      	ldr	r1, [r7, #4]
 800605c:	f04f 30ff 	mov.w	r0, #4294967295
 8006060:	f000 f927 	bl	80062b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006064:	4a06      	ldr	r2, [pc, #24]	; (8006080 <HAL_InitTick+0x5c>)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800606a:	2300      	movs	r3, #0
 800606c:	e000      	b.n	8006070 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
}
 8006070:	4618      	mov	r0, r3
 8006072:	3708      	adds	r7, #8
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}
 8006078:	20000044 	.word	0x20000044
 800607c:	20000064 	.word	0x20000064
 8006080:	20000060 	.word	0x20000060

08006084 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006084:	b480      	push	{r7}
 8006086:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006088:	4b05      	ldr	r3, [pc, #20]	; (80060a0 <HAL_IncTick+0x1c>)
 800608a:	781b      	ldrb	r3, [r3, #0]
 800608c:	461a      	mov	r2, r3
 800608e:	4b05      	ldr	r3, [pc, #20]	; (80060a4 <HAL_IncTick+0x20>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4413      	add	r3, r2
 8006094:	4a03      	ldr	r2, [pc, #12]	; (80060a4 <HAL_IncTick+0x20>)
 8006096:	6013      	str	r3, [r2, #0]
}
 8006098:	bf00      	nop
 800609a:	46bd      	mov	sp, r7
 800609c:	bc80      	pop	{r7}
 800609e:	4770      	bx	lr
 80060a0:	20000064 	.word	0x20000064
 80060a4:	2000112c 	.word	0x2000112c

080060a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80060a8:	b480      	push	{r7}
 80060aa:	af00      	add	r7, sp, #0
  return uwTick;
 80060ac:	4b02      	ldr	r3, [pc, #8]	; (80060b8 <HAL_GetTick+0x10>)
 80060ae:	681b      	ldr	r3, [r3, #0]
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bc80      	pop	{r7}
 80060b6:	4770      	bx	lr
 80060b8:	2000112c 	.word	0x2000112c

080060bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b084      	sub	sp, #16
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80060c4:	f7ff fff0 	bl	80060a8 <HAL_GetTick>
 80060c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060d4:	d005      	beq.n	80060e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80060d6:	4b0a      	ldr	r3, [pc, #40]	; (8006100 <HAL_Delay+0x44>)
 80060d8:	781b      	ldrb	r3, [r3, #0]
 80060da:	461a      	mov	r2, r3
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	4413      	add	r3, r2
 80060e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80060e2:	bf00      	nop
 80060e4:	f7ff ffe0 	bl	80060a8 <HAL_GetTick>
 80060e8:	4602      	mov	r2, r0
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	68fa      	ldr	r2, [r7, #12]
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d8f7      	bhi.n	80060e4 <HAL_Delay+0x28>
  {
  }
}
 80060f4:	bf00      	nop
 80060f6:	bf00      	nop
 80060f8:	3710      	adds	r7, #16
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}
 80060fe:	bf00      	nop
 8006100:	20000064 	.word	0x20000064

08006104 <__NVIC_SetPriorityGrouping>:
{
 8006104:	b480      	push	{r7}
 8006106:	b085      	sub	sp, #20
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f003 0307 	and.w	r3, r3, #7
 8006112:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006114:	4b0c      	ldr	r3, [pc, #48]	; (8006148 <__NVIC_SetPriorityGrouping+0x44>)
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800611a:	68ba      	ldr	r2, [r7, #8]
 800611c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006120:	4013      	ands	r3, r2
 8006122:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800612c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006130:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006134:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006136:	4a04      	ldr	r2, [pc, #16]	; (8006148 <__NVIC_SetPriorityGrouping+0x44>)
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	60d3      	str	r3, [r2, #12]
}
 800613c:	bf00      	nop
 800613e:	3714      	adds	r7, #20
 8006140:	46bd      	mov	sp, r7
 8006142:	bc80      	pop	{r7}
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop
 8006148:	e000ed00 	.word	0xe000ed00

0800614c <__NVIC_GetPriorityGrouping>:
{
 800614c:	b480      	push	{r7}
 800614e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006150:	4b04      	ldr	r3, [pc, #16]	; (8006164 <__NVIC_GetPriorityGrouping+0x18>)
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	0a1b      	lsrs	r3, r3, #8
 8006156:	f003 0307 	and.w	r3, r3, #7
}
 800615a:	4618      	mov	r0, r3
 800615c:	46bd      	mov	sp, r7
 800615e:	bc80      	pop	{r7}
 8006160:	4770      	bx	lr
 8006162:	bf00      	nop
 8006164:	e000ed00 	.word	0xe000ed00

08006168 <__NVIC_EnableIRQ>:
{
 8006168:	b480      	push	{r7}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
 800616e:	4603      	mov	r3, r0
 8006170:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006176:	2b00      	cmp	r3, #0
 8006178:	db0b      	blt.n	8006192 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800617a:	79fb      	ldrb	r3, [r7, #7]
 800617c:	f003 021f 	and.w	r2, r3, #31
 8006180:	4906      	ldr	r1, [pc, #24]	; (800619c <__NVIC_EnableIRQ+0x34>)
 8006182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006186:	095b      	lsrs	r3, r3, #5
 8006188:	2001      	movs	r0, #1
 800618a:	fa00 f202 	lsl.w	r2, r0, r2
 800618e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006192:	bf00      	nop
 8006194:	370c      	adds	r7, #12
 8006196:	46bd      	mov	sp, r7
 8006198:	bc80      	pop	{r7}
 800619a:	4770      	bx	lr
 800619c:	e000e100 	.word	0xe000e100

080061a0 <__NVIC_SetPriority>:
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	4603      	mov	r3, r0
 80061a8:	6039      	str	r1, [r7, #0]
 80061aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	db0a      	blt.n	80061ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	b2da      	uxtb	r2, r3
 80061b8:	490c      	ldr	r1, [pc, #48]	; (80061ec <__NVIC_SetPriority+0x4c>)
 80061ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061be:	0112      	lsls	r2, r2, #4
 80061c0:	b2d2      	uxtb	r2, r2
 80061c2:	440b      	add	r3, r1
 80061c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80061c8:	e00a      	b.n	80061e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	b2da      	uxtb	r2, r3
 80061ce:	4908      	ldr	r1, [pc, #32]	; (80061f0 <__NVIC_SetPriority+0x50>)
 80061d0:	79fb      	ldrb	r3, [r7, #7]
 80061d2:	f003 030f 	and.w	r3, r3, #15
 80061d6:	3b04      	subs	r3, #4
 80061d8:	0112      	lsls	r2, r2, #4
 80061da:	b2d2      	uxtb	r2, r2
 80061dc:	440b      	add	r3, r1
 80061de:	761a      	strb	r2, [r3, #24]
}
 80061e0:	bf00      	nop
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bc80      	pop	{r7}
 80061e8:	4770      	bx	lr
 80061ea:	bf00      	nop
 80061ec:	e000e100 	.word	0xe000e100
 80061f0:	e000ed00 	.word	0xe000ed00

080061f4 <NVIC_EncodePriority>:
{
 80061f4:	b480      	push	{r7}
 80061f6:	b089      	sub	sp, #36	; 0x24
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	60b9      	str	r1, [r7, #8]
 80061fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f003 0307 	and.w	r3, r3, #7
 8006206:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006208:	69fb      	ldr	r3, [r7, #28]
 800620a:	f1c3 0307 	rsb	r3, r3, #7
 800620e:	2b04      	cmp	r3, #4
 8006210:	bf28      	it	cs
 8006212:	2304      	movcs	r3, #4
 8006214:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006216:	69fb      	ldr	r3, [r7, #28]
 8006218:	3304      	adds	r3, #4
 800621a:	2b06      	cmp	r3, #6
 800621c:	d902      	bls.n	8006224 <NVIC_EncodePriority+0x30>
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	3b03      	subs	r3, #3
 8006222:	e000      	b.n	8006226 <NVIC_EncodePriority+0x32>
 8006224:	2300      	movs	r3, #0
 8006226:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006228:	f04f 32ff 	mov.w	r2, #4294967295
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	fa02 f303 	lsl.w	r3, r2, r3
 8006232:	43da      	mvns	r2, r3
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	401a      	ands	r2, r3
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800623c:	f04f 31ff 	mov.w	r1, #4294967295
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	fa01 f303 	lsl.w	r3, r1, r3
 8006246:	43d9      	mvns	r1, r3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800624c:	4313      	orrs	r3, r2
}
 800624e:	4618      	mov	r0, r3
 8006250:	3724      	adds	r7, #36	; 0x24
 8006252:	46bd      	mov	sp, r7
 8006254:	bc80      	pop	{r7}
 8006256:	4770      	bx	lr

08006258 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b082      	sub	sp, #8
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	3b01      	subs	r3, #1
 8006264:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006268:	d301      	bcc.n	800626e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800626a:	2301      	movs	r3, #1
 800626c:	e00f      	b.n	800628e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800626e:	4a0a      	ldr	r2, [pc, #40]	; (8006298 <SysTick_Config+0x40>)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	3b01      	subs	r3, #1
 8006274:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006276:	210f      	movs	r1, #15
 8006278:	f04f 30ff 	mov.w	r0, #4294967295
 800627c:	f7ff ff90 	bl	80061a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006280:	4b05      	ldr	r3, [pc, #20]	; (8006298 <SysTick_Config+0x40>)
 8006282:	2200      	movs	r2, #0
 8006284:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006286:	4b04      	ldr	r3, [pc, #16]	; (8006298 <SysTick_Config+0x40>)
 8006288:	2207      	movs	r2, #7
 800628a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800628c:	2300      	movs	r3, #0
}
 800628e:	4618      	mov	r0, r3
 8006290:	3708      	adds	r7, #8
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	e000e010 	.word	0xe000e010

0800629c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b082      	sub	sp, #8
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f7ff ff2d 	bl	8006104 <__NVIC_SetPriorityGrouping>
}
 80062aa:	bf00      	nop
 80062ac:	3708      	adds	r7, #8
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}

080062b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80062b2:	b580      	push	{r7, lr}
 80062b4:	b086      	sub	sp, #24
 80062b6:	af00      	add	r7, sp, #0
 80062b8:	4603      	mov	r3, r0
 80062ba:	60b9      	str	r1, [r7, #8]
 80062bc:	607a      	str	r2, [r7, #4]
 80062be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80062c0:	2300      	movs	r3, #0
 80062c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80062c4:	f7ff ff42 	bl	800614c <__NVIC_GetPriorityGrouping>
 80062c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80062ca:	687a      	ldr	r2, [r7, #4]
 80062cc:	68b9      	ldr	r1, [r7, #8]
 80062ce:	6978      	ldr	r0, [r7, #20]
 80062d0:	f7ff ff90 	bl	80061f4 <NVIC_EncodePriority>
 80062d4:	4602      	mov	r2, r0
 80062d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80062da:	4611      	mov	r1, r2
 80062dc:	4618      	mov	r0, r3
 80062de:	f7ff ff5f 	bl	80061a0 <__NVIC_SetPriority>
}
 80062e2:	bf00      	nop
 80062e4:	3718      	adds	r7, #24
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}

080062ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80062ea:	b580      	push	{r7, lr}
 80062ec:	b082      	sub	sp, #8
 80062ee:	af00      	add	r7, sp, #0
 80062f0:	4603      	mov	r3, r0
 80062f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80062f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062f8:	4618      	mov	r0, r3
 80062fa:	f7ff ff35 	bl	8006168 <__NVIC_EnableIRQ>
}
 80062fe:	bf00      	nop
 8006300:	3708      	adds	r7, #8
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}

08006306 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006306:	b580      	push	{r7, lr}
 8006308:	b082      	sub	sp, #8
 800630a:	af00      	add	r7, sp, #0
 800630c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f7ff ffa2 	bl	8006258 <SysTick_Config>
 8006314:	4603      	mov	r3, r0
}
 8006316:	4618      	mov	r0, r3
 8006318:	3708      	adds	r7, #8
 800631a:	46bd      	mov	sp, r7
 800631c:	bd80      	pop	{r7, pc}

0800631e <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800631e:	b580      	push	{r7, lr}
 8006320:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8006322:	f000 f802 	bl	800632a <HAL_SYSTICK_Callback>
}
 8006326:	bf00      	nop
 8006328:	bd80      	pop	{r7, pc}

0800632a <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800632a:	b480      	push	{r7}
 800632c:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800632e:	bf00      	nop
 8006330:	46bd      	mov	sp, r7
 8006332:	bc80      	pop	{r7}
 8006334:	4770      	bx	lr
	...

08006338 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006340:	2300      	movs	r3, #0
 8006342:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800634a:	2b02      	cmp	r3, #2
 800634c:	d005      	beq.n	800635a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2204      	movs	r2, #4
 8006352:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006354:	2301      	movs	r3, #1
 8006356:	73fb      	strb	r3, [r7, #15]
 8006358:	e051      	b.n	80063fe <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f022 020e 	bic.w	r2, r2, #14
 8006368:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f022 0201 	bic.w	r2, r2, #1
 8006378:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a22      	ldr	r2, [pc, #136]	; (8006408 <HAL_DMA_Abort_IT+0xd0>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d029      	beq.n	80063d8 <HAL_DMA_Abort_IT+0xa0>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a20      	ldr	r2, [pc, #128]	; (800640c <HAL_DMA_Abort_IT+0xd4>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d022      	beq.n	80063d4 <HAL_DMA_Abort_IT+0x9c>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a1f      	ldr	r2, [pc, #124]	; (8006410 <HAL_DMA_Abort_IT+0xd8>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d01a      	beq.n	80063ce <HAL_DMA_Abort_IT+0x96>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a1d      	ldr	r2, [pc, #116]	; (8006414 <HAL_DMA_Abort_IT+0xdc>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d012      	beq.n	80063c8 <HAL_DMA_Abort_IT+0x90>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a1c      	ldr	r2, [pc, #112]	; (8006418 <HAL_DMA_Abort_IT+0xe0>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d00a      	beq.n	80063c2 <HAL_DMA_Abort_IT+0x8a>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a1a      	ldr	r2, [pc, #104]	; (800641c <HAL_DMA_Abort_IT+0xe4>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d102      	bne.n	80063bc <HAL_DMA_Abort_IT+0x84>
 80063b6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80063ba:	e00e      	b.n	80063da <HAL_DMA_Abort_IT+0xa2>
 80063bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80063c0:	e00b      	b.n	80063da <HAL_DMA_Abort_IT+0xa2>
 80063c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80063c6:	e008      	b.n	80063da <HAL_DMA_Abort_IT+0xa2>
 80063c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80063cc:	e005      	b.n	80063da <HAL_DMA_Abort_IT+0xa2>
 80063ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80063d2:	e002      	b.n	80063da <HAL_DMA_Abort_IT+0xa2>
 80063d4:	2310      	movs	r3, #16
 80063d6:	e000      	b.n	80063da <HAL_DMA_Abort_IT+0xa2>
 80063d8:	2301      	movs	r3, #1
 80063da:	4a11      	ldr	r2, [pc, #68]	; (8006420 <HAL_DMA_Abort_IT+0xe8>)
 80063dc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2201      	movs	r2, #1
 80063e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2200      	movs	r2, #0
 80063ea:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d003      	beq.n	80063fe <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	4798      	blx	r3
    } 
  }
  return status;
 80063fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006400:	4618      	mov	r0, r3
 8006402:	3710      	adds	r7, #16
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}
 8006408:	40020008 	.word	0x40020008
 800640c:	4002001c 	.word	0x4002001c
 8006410:	40020030 	.word	0x40020030
 8006414:	40020044 	.word	0x40020044
 8006418:	40020058 	.word	0x40020058
 800641c:	4002006c 	.word	0x4002006c
 8006420:	40020000 	.word	0x40020000

08006424 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b084      	sub	sp, #16
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006440:	2204      	movs	r2, #4
 8006442:	409a      	lsls	r2, r3
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	4013      	ands	r3, r2
 8006448:	2b00      	cmp	r3, #0
 800644a:	d04f      	beq.n	80064ec <HAL_DMA_IRQHandler+0xc8>
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	f003 0304 	and.w	r3, r3, #4
 8006452:	2b00      	cmp	r3, #0
 8006454:	d04a      	beq.n	80064ec <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f003 0320 	and.w	r3, r3, #32
 8006460:	2b00      	cmp	r3, #0
 8006462:	d107      	bne.n	8006474 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f022 0204 	bic.w	r2, r2, #4
 8006472:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a66      	ldr	r2, [pc, #408]	; (8006614 <HAL_DMA_IRQHandler+0x1f0>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d029      	beq.n	80064d2 <HAL_DMA_IRQHandler+0xae>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4a65      	ldr	r2, [pc, #404]	; (8006618 <HAL_DMA_IRQHandler+0x1f4>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d022      	beq.n	80064ce <HAL_DMA_IRQHandler+0xaa>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a63      	ldr	r2, [pc, #396]	; (800661c <HAL_DMA_IRQHandler+0x1f8>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d01a      	beq.n	80064c8 <HAL_DMA_IRQHandler+0xa4>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a62      	ldr	r2, [pc, #392]	; (8006620 <HAL_DMA_IRQHandler+0x1fc>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d012      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x9e>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a60      	ldr	r2, [pc, #384]	; (8006624 <HAL_DMA_IRQHandler+0x200>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d00a      	beq.n	80064bc <HAL_DMA_IRQHandler+0x98>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a5f      	ldr	r2, [pc, #380]	; (8006628 <HAL_DMA_IRQHandler+0x204>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d102      	bne.n	80064b6 <HAL_DMA_IRQHandler+0x92>
 80064b0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80064b4:	e00e      	b.n	80064d4 <HAL_DMA_IRQHandler+0xb0>
 80064b6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80064ba:	e00b      	b.n	80064d4 <HAL_DMA_IRQHandler+0xb0>
 80064bc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80064c0:	e008      	b.n	80064d4 <HAL_DMA_IRQHandler+0xb0>
 80064c2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80064c6:	e005      	b.n	80064d4 <HAL_DMA_IRQHandler+0xb0>
 80064c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80064cc:	e002      	b.n	80064d4 <HAL_DMA_IRQHandler+0xb0>
 80064ce:	2340      	movs	r3, #64	; 0x40
 80064d0:	e000      	b.n	80064d4 <HAL_DMA_IRQHandler+0xb0>
 80064d2:	2304      	movs	r3, #4
 80064d4:	4a55      	ldr	r2, [pc, #340]	; (800662c <HAL_DMA_IRQHandler+0x208>)
 80064d6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f000 8094 	beq.w	800660a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80064ea:	e08e      	b.n	800660a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064f0:	2202      	movs	r2, #2
 80064f2:	409a      	lsls	r2, r3
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	4013      	ands	r3, r2
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d056      	beq.n	80065aa <HAL_DMA_IRQHandler+0x186>
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	f003 0302 	and.w	r3, r3, #2
 8006502:	2b00      	cmp	r3, #0
 8006504:	d051      	beq.n	80065aa <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f003 0320 	and.w	r3, r3, #32
 8006510:	2b00      	cmp	r3, #0
 8006512:	d10b      	bne.n	800652c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f022 020a 	bic.w	r2, r2, #10
 8006522:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a38      	ldr	r2, [pc, #224]	; (8006614 <HAL_DMA_IRQHandler+0x1f0>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d029      	beq.n	800658a <HAL_DMA_IRQHandler+0x166>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a37      	ldr	r2, [pc, #220]	; (8006618 <HAL_DMA_IRQHandler+0x1f4>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d022      	beq.n	8006586 <HAL_DMA_IRQHandler+0x162>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a35      	ldr	r2, [pc, #212]	; (800661c <HAL_DMA_IRQHandler+0x1f8>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d01a      	beq.n	8006580 <HAL_DMA_IRQHandler+0x15c>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a34      	ldr	r2, [pc, #208]	; (8006620 <HAL_DMA_IRQHandler+0x1fc>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d012      	beq.n	800657a <HAL_DMA_IRQHandler+0x156>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a32      	ldr	r2, [pc, #200]	; (8006624 <HAL_DMA_IRQHandler+0x200>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d00a      	beq.n	8006574 <HAL_DMA_IRQHandler+0x150>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a31      	ldr	r2, [pc, #196]	; (8006628 <HAL_DMA_IRQHandler+0x204>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d102      	bne.n	800656e <HAL_DMA_IRQHandler+0x14a>
 8006568:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800656c:	e00e      	b.n	800658c <HAL_DMA_IRQHandler+0x168>
 800656e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006572:	e00b      	b.n	800658c <HAL_DMA_IRQHandler+0x168>
 8006574:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006578:	e008      	b.n	800658c <HAL_DMA_IRQHandler+0x168>
 800657a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800657e:	e005      	b.n	800658c <HAL_DMA_IRQHandler+0x168>
 8006580:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006584:	e002      	b.n	800658c <HAL_DMA_IRQHandler+0x168>
 8006586:	2320      	movs	r3, #32
 8006588:	e000      	b.n	800658c <HAL_DMA_IRQHandler+0x168>
 800658a:	2302      	movs	r3, #2
 800658c:	4a27      	ldr	r2, [pc, #156]	; (800662c <HAL_DMA_IRQHandler+0x208>)
 800658e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800659c:	2b00      	cmp	r3, #0
 800659e:	d034      	beq.n	800660a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80065a8:	e02f      	b.n	800660a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ae:	2208      	movs	r2, #8
 80065b0:	409a      	lsls	r2, r3
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	4013      	ands	r3, r2
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d028      	beq.n	800660c <HAL_DMA_IRQHandler+0x1e8>
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	f003 0308 	and.w	r3, r3, #8
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d023      	beq.n	800660c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	681a      	ldr	r2, [r3, #0]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f022 020e 	bic.w	r2, r2, #14
 80065d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065dc:	2101      	movs	r1, #1
 80065de:	fa01 f202 	lsl.w	r2, r1, r2
 80065e2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2201      	movs	r2, #1
 80065ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d004      	beq.n	800660c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	4798      	blx	r3
    }
  }
  return;
 800660a:	bf00      	nop
 800660c:	bf00      	nop
}
 800660e:	3710      	adds	r7, #16
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}
 8006614:	40020008 	.word	0x40020008
 8006618:	4002001c 	.word	0x4002001c
 800661c:	40020030 	.word	0x40020030
 8006620:	40020044 	.word	0x40020044
 8006624:	40020058 	.word	0x40020058
 8006628:	4002006c 	.word	0x4002006c
 800662c:	40020000 	.word	0x40020000

08006630 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006630:	b480      	push	{r7}
 8006632:	b08b      	sub	sp, #44	; 0x2c
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800663a:	2300      	movs	r3, #0
 800663c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800663e:	2300      	movs	r3, #0
 8006640:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006642:	e169      	b.n	8006918 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006644:	2201      	movs	r2, #1
 8006646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006648:	fa02 f303 	lsl.w	r3, r2, r3
 800664c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	69fa      	ldr	r2, [r7, #28]
 8006654:	4013      	ands	r3, r2
 8006656:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006658:	69ba      	ldr	r2, [r7, #24]
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	429a      	cmp	r2, r3
 800665e:	f040 8158 	bne.w	8006912 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	4a9a      	ldr	r2, [pc, #616]	; (80068d0 <HAL_GPIO_Init+0x2a0>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d05e      	beq.n	800672a <HAL_GPIO_Init+0xfa>
 800666c:	4a98      	ldr	r2, [pc, #608]	; (80068d0 <HAL_GPIO_Init+0x2a0>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d875      	bhi.n	800675e <HAL_GPIO_Init+0x12e>
 8006672:	4a98      	ldr	r2, [pc, #608]	; (80068d4 <HAL_GPIO_Init+0x2a4>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d058      	beq.n	800672a <HAL_GPIO_Init+0xfa>
 8006678:	4a96      	ldr	r2, [pc, #600]	; (80068d4 <HAL_GPIO_Init+0x2a4>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d86f      	bhi.n	800675e <HAL_GPIO_Init+0x12e>
 800667e:	4a96      	ldr	r2, [pc, #600]	; (80068d8 <HAL_GPIO_Init+0x2a8>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d052      	beq.n	800672a <HAL_GPIO_Init+0xfa>
 8006684:	4a94      	ldr	r2, [pc, #592]	; (80068d8 <HAL_GPIO_Init+0x2a8>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d869      	bhi.n	800675e <HAL_GPIO_Init+0x12e>
 800668a:	4a94      	ldr	r2, [pc, #592]	; (80068dc <HAL_GPIO_Init+0x2ac>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d04c      	beq.n	800672a <HAL_GPIO_Init+0xfa>
 8006690:	4a92      	ldr	r2, [pc, #584]	; (80068dc <HAL_GPIO_Init+0x2ac>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d863      	bhi.n	800675e <HAL_GPIO_Init+0x12e>
 8006696:	4a92      	ldr	r2, [pc, #584]	; (80068e0 <HAL_GPIO_Init+0x2b0>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d046      	beq.n	800672a <HAL_GPIO_Init+0xfa>
 800669c:	4a90      	ldr	r2, [pc, #576]	; (80068e0 <HAL_GPIO_Init+0x2b0>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d85d      	bhi.n	800675e <HAL_GPIO_Init+0x12e>
 80066a2:	2b12      	cmp	r3, #18
 80066a4:	d82a      	bhi.n	80066fc <HAL_GPIO_Init+0xcc>
 80066a6:	2b12      	cmp	r3, #18
 80066a8:	d859      	bhi.n	800675e <HAL_GPIO_Init+0x12e>
 80066aa:	a201      	add	r2, pc, #4	; (adr r2, 80066b0 <HAL_GPIO_Init+0x80>)
 80066ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066b0:	0800672b 	.word	0x0800672b
 80066b4:	08006705 	.word	0x08006705
 80066b8:	08006717 	.word	0x08006717
 80066bc:	08006759 	.word	0x08006759
 80066c0:	0800675f 	.word	0x0800675f
 80066c4:	0800675f 	.word	0x0800675f
 80066c8:	0800675f 	.word	0x0800675f
 80066cc:	0800675f 	.word	0x0800675f
 80066d0:	0800675f 	.word	0x0800675f
 80066d4:	0800675f 	.word	0x0800675f
 80066d8:	0800675f 	.word	0x0800675f
 80066dc:	0800675f 	.word	0x0800675f
 80066e0:	0800675f 	.word	0x0800675f
 80066e4:	0800675f 	.word	0x0800675f
 80066e8:	0800675f 	.word	0x0800675f
 80066ec:	0800675f 	.word	0x0800675f
 80066f0:	0800675f 	.word	0x0800675f
 80066f4:	0800670d 	.word	0x0800670d
 80066f8:	08006721 	.word	0x08006721
 80066fc:	4a79      	ldr	r2, [pc, #484]	; (80068e4 <HAL_GPIO_Init+0x2b4>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d013      	beq.n	800672a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006702:	e02c      	b.n	800675e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	623b      	str	r3, [r7, #32]
          break;
 800670a:	e029      	b.n	8006760 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	3304      	adds	r3, #4
 8006712:	623b      	str	r3, [r7, #32]
          break;
 8006714:	e024      	b.n	8006760 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	68db      	ldr	r3, [r3, #12]
 800671a:	3308      	adds	r3, #8
 800671c:	623b      	str	r3, [r7, #32]
          break;
 800671e:	e01f      	b.n	8006760 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	330c      	adds	r3, #12
 8006726:	623b      	str	r3, [r7, #32]
          break;
 8006728:	e01a      	b.n	8006760 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d102      	bne.n	8006738 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006732:	2304      	movs	r3, #4
 8006734:	623b      	str	r3, [r7, #32]
          break;
 8006736:	e013      	b.n	8006760 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	2b01      	cmp	r3, #1
 800673e:	d105      	bne.n	800674c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006740:	2308      	movs	r3, #8
 8006742:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	69fa      	ldr	r2, [r7, #28]
 8006748:	611a      	str	r2, [r3, #16]
          break;
 800674a:	e009      	b.n	8006760 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800674c:	2308      	movs	r3, #8
 800674e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	69fa      	ldr	r2, [r7, #28]
 8006754:	615a      	str	r2, [r3, #20]
          break;
 8006756:	e003      	b.n	8006760 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006758:	2300      	movs	r3, #0
 800675a:	623b      	str	r3, [r7, #32]
          break;
 800675c:	e000      	b.n	8006760 <HAL_GPIO_Init+0x130>
          break;
 800675e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	2bff      	cmp	r3, #255	; 0xff
 8006764:	d801      	bhi.n	800676a <HAL_GPIO_Init+0x13a>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	e001      	b.n	800676e <HAL_GPIO_Init+0x13e>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	3304      	adds	r3, #4
 800676e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006770:	69bb      	ldr	r3, [r7, #24]
 8006772:	2bff      	cmp	r3, #255	; 0xff
 8006774:	d802      	bhi.n	800677c <HAL_GPIO_Init+0x14c>
 8006776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	e002      	b.n	8006782 <HAL_GPIO_Init+0x152>
 800677c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800677e:	3b08      	subs	r3, #8
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	210f      	movs	r1, #15
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	fa01 f303 	lsl.w	r3, r1, r3
 8006790:	43db      	mvns	r3, r3
 8006792:	401a      	ands	r2, r3
 8006794:	6a39      	ldr	r1, [r7, #32]
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	fa01 f303 	lsl.w	r3, r1, r3
 800679c:	431a      	orrs	r2, r3
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	f000 80b1 	beq.w	8006912 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80067b0:	4b4d      	ldr	r3, [pc, #308]	; (80068e8 <HAL_GPIO_Init+0x2b8>)
 80067b2:	699b      	ldr	r3, [r3, #24]
 80067b4:	4a4c      	ldr	r2, [pc, #304]	; (80068e8 <HAL_GPIO_Init+0x2b8>)
 80067b6:	f043 0301 	orr.w	r3, r3, #1
 80067ba:	6193      	str	r3, [r2, #24]
 80067bc:	4b4a      	ldr	r3, [pc, #296]	; (80068e8 <HAL_GPIO_Init+0x2b8>)
 80067be:	699b      	ldr	r3, [r3, #24]
 80067c0:	f003 0301 	and.w	r3, r3, #1
 80067c4:	60bb      	str	r3, [r7, #8]
 80067c6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80067c8:	4a48      	ldr	r2, [pc, #288]	; (80068ec <HAL_GPIO_Init+0x2bc>)
 80067ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067cc:	089b      	lsrs	r3, r3, #2
 80067ce:	3302      	adds	r3, #2
 80067d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067d4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80067d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d8:	f003 0303 	and.w	r3, r3, #3
 80067dc:	009b      	lsls	r3, r3, #2
 80067de:	220f      	movs	r2, #15
 80067e0:	fa02 f303 	lsl.w	r3, r2, r3
 80067e4:	43db      	mvns	r3, r3
 80067e6:	68fa      	ldr	r2, [r7, #12]
 80067e8:	4013      	ands	r3, r2
 80067ea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	4a40      	ldr	r2, [pc, #256]	; (80068f0 <HAL_GPIO_Init+0x2c0>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d013      	beq.n	800681c <HAL_GPIO_Init+0x1ec>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	4a3f      	ldr	r2, [pc, #252]	; (80068f4 <HAL_GPIO_Init+0x2c4>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d00d      	beq.n	8006818 <HAL_GPIO_Init+0x1e8>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4a3e      	ldr	r2, [pc, #248]	; (80068f8 <HAL_GPIO_Init+0x2c8>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d007      	beq.n	8006814 <HAL_GPIO_Init+0x1e4>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a3d      	ldr	r2, [pc, #244]	; (80068fc <HAL_GPIO_Init+0x2cc>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d101      	bne.n	8006810 <HAL_GPIO_Init+0x1e0>
 800680c:	2303      	movs	r3, #3
 800680e:	e006      	b.n	800681e <HAL_GPIO_Init+0x1ee>
 8006810:	2304      	movs	r3, #4
 8006812:	e004      	b.n	800681e <HAL_GPIO_Init+0x1ee>
 8006814:	2302      	movs	r3, #2
 8006816:	e002      	b.n	800681e <HAL_GPIO_Init+0x1ee>
 8006818:	2301      	movs	r3, #1
 800681a:	e000      	b.n	800681e <HAL_GPIO_Init+0x1ee>
 800681c:	2300      	movs	r3, #0
 800681e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006820:	f002 0203 	and.w	r2, r2, #3
 8006824:	0092      	lsls	r2, r2, #2
 8006826:	4093      	lsls	r3, r2
 8006828:	68fa      	ldr	r2, [r7, #12]
 800682a:	4313      	orrs	r3, r2
 800682c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800682e:	492f      	ldr	r1, [pc, #188]	; (80068ec <HAL_GPIO_Init+0x2bc>)
 8006830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006832:	089b      	lsrs	r3, r3, #2
 8006834:	3302      	adds	r3, #2
 8006836:	68fa      	ldr	r2, [r7, #12]
 8006838:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006844:	2b00      	cmp	r3, #0
 8006846:	d006      	beq.n	8006856 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006848:	4b2d      	ldr	r3, [pc, #180]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	492c      	ldr	r1, [pc, #176]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 800684e:	69bb      	ldr	r3, [r7, #24]
 8006850:	4313      	orrs	r3, r2
 8006852:	600b      	str	r3, [r1, #0]
 8006854:	e006      	b.n	8006864 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006856:	4b2a      	ldr	r3, [pc, #168]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	69bb      	ldr	r3, [r7, #24]
 800685c:	43db      	mvns	r3, r3
 800685e:	4928      	ldr	r1, [pc, #160]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 8006860:	4013      	ands	r3, r2
 8006862:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d006      	beq.n	800687e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006870:	4b23      	ldr	r3, [pc, #140]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 8006872:	685a      	ldr	r2, [r3, #4]
 8006874:	4922      	ldr	r1, [pc, #136]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 8006876:	69bb      	ldr	r3, [r7, #24]
 8006878:	4313      	orrs	r3, r2
 800687a:	604b      	str	r3, [r1, #4]
 800687c:	e006      	b.n	800688c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800687e:	4b20      	ldr	r3, [pc, #128]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 8006880:	685a      	ldr	r2, [r3, #4]
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	43db      	mvns	r3, r3
 8006886:	491e      	ldr	r1, [pc, #120]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 8006888:	4013      	ands	r3, r2
 800688a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006894:	2b00      	cmp	r3, #0
 8006896:	d006      	beq.n	80068a6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006898:	4b19      	ldr	r3, [pc, #100]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 800689a:	689a      	ldr	r2, [r3, #8]
 800689c:	4918      	ldr	r1, [pc, #96]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 800689e:	69bb      	ldr	r3, [r7, #24]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	608b      	str	r3, [r1, #8]
 80068a4:	e006      	b.n	80068b4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80068a6:	4b16      	ldr	r3, [pc, #88]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 80068a8:	689a      	ldr	r2, [r3, #8]
 80068aa:	69bb      	ldr	r3, [r7, #24]
 80068ac:	43db      	mvns	r3, r3
 80068ae:	4914      	ldr	r1, [pc, #80]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 80068b0:	4013      	ands	r3, r2
 80068b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d021      	beq.n	8006904 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80068c0:	4b0f      	ldr	r3, [pc, #60]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 80068c2:	68da      	ldr	r2, [r3, #12]
 80068c4:	490e      	ldr	r1, [pc, #56]	; (8006900 <HAL_GPIO_Init+0x2d0>)
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	60cb      	str	r3, [r1, #12]
 80068cc:	e021      	b.n	8006912 <HAL_GPIO_Init+0x2e2>
 80068ce:	bf00      	nop
 80068d0:	10320000 	.word	0x10320000
 80068d4:	10310000 	.word	0x10310000
 80068d8:	10220000 	.word	0x10220000
 80068dc:	10210000 	.word	0x10210000
 80068e0:	10120000 	.word	0x10120000
 80068e4:	10110000 	.word	0x10110000
 80068e8:	40021000 	.word	0x40021000
 80068ec:	40010000 	.word	0x40010000
 80068f0:	40010800 	.word	0x40010800
 80068f4:	40010c00 	.word	0x40010c00
 80068f8:	40011000 	.word	0x40011000
 80068fc:	40011400 	.word	0x40011400
 8006900:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006904:	4b0b      	ldr	r3, [pc, #44]	; (8006934 <HAL_GPIO_Init+0x304>)
 8006906:	68da      	ldr	r2, [r3, #12]
 8006908:	69bb      	ldr	r3, [r7, #24]
 800690a:	43db      	mvns	r3, r3
 800690c:	4909      	ldr	r1, [pc, #36]	; (8006934 <HAL_GPIO_Init+0x304>)
 800690e:	4013      	ands	r3, r2
 8006910:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8006912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006914:	3301      	adds	r3, #1
 8006916:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800691e:	fa22 f303 	lsr.w	r3, r2, r3
 8006922:	2b00      	cmp	r3, #0
 8006924:	f47f ae8e 	bne.w	8006644 <HAL_GPIO_Init+0x14>
  }
}
 8006928:	bf00      	nop
 800692a:	bf00      	nop
 800692c:	372c      	adds	r7, #44	; 0x2c
 800692e:	46bd      	mov	sp, r7
 8006930:	bc80      	pop	{r7}
 8006932:	4770      	bx	lr
 8006934:	40010400 	.word	0x40010400

08006938 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006938:	b480      	push	{r7}
 800693a:	b085      	sub	sp, #20
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	460b      	mov	r3, r1
 8006942:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	689a      	ldr	r2, [r3, #8]
 8006948:	887b      	ldrh	r3, [r7, #2]
 800694a:	4013      	ands	r3, r2
 800694c:	2b00      	cmp	r3, #0
 800694e:	d002      	beq.n	8006956 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006950:	2301      	movs	r3, #1
 8006952:	73fb      	strb	r3, [r7, #15]
 8006954:	e001      	b.n	800695a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006956:	2300      	movs	r3, #0
 8006958:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800695a:	7bfb      	ldrb	r3, [r7, #15]
}
 800695c:	4618      	mov	r0, r3
 800695e:	3714      	adds	r7, #20
 8006960:	46bd      	mov	sp, r7
 8006962:	bc80      	pop	{r7}
 8006964:	4770      	bx	lr

08006966 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006966:	b480      	push	{r7}
 8006968:	b083      	sub	sp, #12
 800696a:	af00      	add	r7, sp, #0
 800696c:	6078      	str	r0, [r7, #4]
 800696e:	460b      	mov	r3, r1
 8006970:	807b      	strh	r3, [r7, #2]
 8006972:	4613      	mov	r3, r2
 8006974:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006976:	787b      	ldrb	r3, [r7, #1]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d003      	beq.n	8006984 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800697c:	887a      	ldrh	r2, [r7, #2]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006982:	e003      	b.n	800698c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006984:	887b      	ldrh	r3, [r7, #2]
 8006986:	041a      	lsls	r2, r3, #16
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	611a      	str	r2, [r3, #16]
}
 800698c:	bf00      	nop
 800698e:	370c      	adds	r7, #12
 8006990:	46bd      	mov	sp, r7
 8006992:	bc80      	pop	{r7}
 8006994:	4770      	bx	lr
	...

08006998 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b086      	sub	sp, #24
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d101      	bne.n	80069aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e26c      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f003 0301 	and.w	r3, r3, #1
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	f000 8087 	beq.w	8006ac6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80069b8:	4b92      	ldr	r3, [pc, #584]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	f003 030c 	and.w	r3, r3, #12
 80069c0:	2b04      	cmp	r3, #4
 80069c2:	d00c      	beq.n	80069de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80069c4:	4b8f      	ldr	r3, [pc, #572]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	f003 030c 	and.w	r3, r3, #12
 80069cc:	2b08      	cmp	r3, #8
 80069ce:	d112      	bne.n	80069f6 <HAL_RCC_OscConfig+0x5e>
 80069d0:	4b8c      	ldr	r3, [pc, #560]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069dc:	d10b      	bne.n	80069f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069de:	4b89      	ldr	r3, [pc, #548]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d06c      	beq.n	8006ac4 <HAL_RCC_OscConfig+0x12c>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d168      	bne.n	8006ac4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80069f2:	2301      	movs	r3, #1
 80069f4:	e246      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069fe:	d106      	bne.n	8006a0e <HAL_RCC_OscConfig+0x76>
 8006a00:	4b80      	ldr	r3, [pc, #512]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a7f      	ldr	r2, [pc, #508]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a0a:	6013      	str	r3, [r2, #0]
 8006a0c:	e02e      	b.n	8006a6c <HAL_RCC_OscConfig+0xd4>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d10c      	bne.n	8006a30 <HAL_RCC_OscConfig+0x98>
 8006a16:	4b7b      	ldr	r3, [pc, #492]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a7a      	ldr	r2, [pc, #488]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a20:	6013      	str	r3, [r2, #0]
 8006a22:	4b78      	ldr	r3, [pc, #480]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a77      	ldr	r2, [pc, #476]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a28:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a2c:	6013      	str	r3, [r2, #0]
 8006a2e:	e01d      	b.n	8006a6c <HAL_RCC_OscConfig+0xd4>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006a38:	d10c      	bne.n	8006a54 <HAL_RCC_OscConfig+0xbc>
 8006a3a:	4b72      	ldr	r3, [pc, #456]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a71      	ldr	r2, [pc, #452]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006a44:	6013      	str	r3, [r2, #0]
 8006a46:	4b6f      	ldr	r3, [pc, #444]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a6e      	ldr	r2, [pc, #440]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a50:	6013      	str	r3, [r2, #0]
 8006a52:	e00b      	b.n	8006a6c <HAL_RCC_OscConfig+0xd4>
 8006a54:	4b6b      	ldr	r3, [pc, #428]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a6a      	ldr	r2, [pc, #424]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a5e:	6013      	str	r3, [r2, #0]
 8006a60:	4b68      	ldr	r3, [pc, #416]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a67      	ldr	r2, [pc, #412]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a6a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d013      	beq.n	8006a9c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a74:	f7ff fb18 	bl	80060a8 <HAL_GetTick>
 8006a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a7a:	e008      	b.n	8006a8e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a7c:	f7ff fb14 	bl	80060a8 <HAL_GetTick>
 8006a80:	4602      	mov	r2, r0
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	1ad3      	subs	r3, r2, r3
 8006a86:	2b64      	cmp	r3, #100	; 0x64
 8006a88:	d901      	bls.n	8006a8e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006a8a:	2303      	movs	r3, #3
 8006a8c:	e1fa      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a8e:	4b5d      	ldr	r3, [pc, #372]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d0f0      	beq.n	8006a7c <HAL_RCC_OscConfig+0xe4>
 8006a9a:	e014      	b.n	8006ac6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a9c:	f7ff fb04 	bl	80060a8 <HAL_GetTick>
 8006aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006aa2:	e008      	b.n	8006ab6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006aa4:	f7ff fb00 	bl	80060a8 <HAL_GetTick>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	1ad3      	subs	r3, r2, r3
 8006aae:	2b64      	cmp	r3, #100	; 0x64
 8006ab0:	d901      	bls.n	8006ab6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006ab2:	2303      	movs	r3, #3
 8006ab4:	e1e6      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ab6:	4b53      	ldr	r3, [pc, #332]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d1f0      	bne.n	8006aa4 <HAL_RCC_OscConfig+0x10c>
 8006ac2:	e000      	b.n	8006ac6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ac4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 0302 	and.w	r3, r3, #2
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d063      	beq.n	8006b9a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006ad2:	4b4c      	ldr	r3, [pc, #304]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	f003 030c 	and.w	r3, r3, #12
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d00b      	beq.n	8006af6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006ade:	4b49      	ldr	r3, [pc, #292]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	f003 030c 	and.w	r3, r3, #12
 8006ae6:	2b08      	cmp	r3, #8
 8006ae8:	d11c      	bne.n	8006b24 <HAL_RCC_OscConfig+0x18c>
 8006aea:	4b46      	ldr	r3, [pc, #280]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d116      	bne.n	8006b24 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006af6:	4b43      	ldr	r3, [pc, #268]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f003 0302 	and.w	r3, r3, #2
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d005      	beq.n	8006b0e <HAL_RCC_OscConfig+0x176>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	691b      	ldr	r3, [r3, #16]
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d001      	beq.n	8006b0e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e1ba      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b0e:	4b3d      	ldr	r3, [pc, #244]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	695b      	ldr	r3, [r3, #20]
 8006b1a:	00db      	lsls	r3, r3, #3
 8006b1c:	4939      	ldr	r1, [pc, #228]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b22:	e03a      	b.n	8006b9a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	691b      	ldr	r3, [r3, #16]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d020      	beq.n	8006b6e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006b2c:	4b36      	ldr	r3, [pc, #216]	; (8006c08 <HAL_RCC_OscConfig+0x270>)
 8006b2e:	2201      	movs	r2, #1
 8006b30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b32:	f7ff fab9 	bl	80060a8 <HAL_GetTick>
 8006b36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b38:	e008      	b.n	8006b4c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b3a:	f7ff fab5 	bl	80060a8 <HAL_GetTick>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	1ad3      	subs	r3, r2, r3
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	d901      	bls.n	8006b4c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006b48:	2303      	movs	r3, #3
 8006b4a:	e19b      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b4c:	4b2d      	ldr	r3, [pc, #180]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 0302 	and.w	r3, r3, #2
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d0f0      	beq.n	8006b3a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b58:	4b2a      	ldr	r3, [pc, #168]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	695b      	ldr	r3, [r3, #20]
 8006b64:	00db      	lsls	r3, r3, #3
 8006b66:	4927      	ldr	r1, [pc, #156]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	600b      	str	r3, [r1, #0]
 8006b6c:	e015      	b.n	8006b9a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b6e:	4b26      	ldr	r3, [pc, #152]	; (8006c08 <HAL_RCC_OscConfig+0x270>)
 8006b70:	2200      	movs	r2, #0
 8006b72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b74:	f7ff fa98 	bl	80060a8 <HAL_GetTick>
 8006b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b7a:	e008      	b.n	8006b8e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b7c:	f7ff fa94 	bl	80060a8 <HAL_GetTick>
 8006b80:	4602      	mov	r2, r0
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	1ad3      	subs	r3, r2, r3
 8006b86:	2b02      	cmp	r3, #2
 8006b88:	d901      	bls.n	8006b8e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006b8a:	2303      	movs	r3, #3
 8006b8c:	e17a      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b8e:	4b1d      	ldr	r3, [pc, #116]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 0302 	and.w	r3, r3, #2
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d1f0      	bne.n	8006b7c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f003 0308 	and.w	r3, r3, #8
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d03a      	beq.n	8006c1c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	699b      	ldr	r3, [r3, #24]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d019      	beq.n	8006be2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006bae:	4b17      	ldr	r3, [pc, #92]	; (8006c0c <HAL_RCC_OscConfig+0x274>)
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006bb4:	f7ff fa78 	bl	80060a8 <HAL_GetTick>
 8006bb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006bba:	e008      	b.n	8006bce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006bbc:	f7ff fa74 	bl	80060a8 <HAL_GetTick>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	1ad3      	subs	r3, r2, r3
 8006bc6:	2b02      	cmp	r3, #2
 8006bc8:	d901      	bls.n	8006bce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006bca:	2303      	movs	r3, #3
 8006bcc:	e15a      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006bce:	4b0d      	ldr	r3, [pc, #52]	; (8006c04 <HAL_RCC_OscConfig+0x26c>)
 8006bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bd2:	f003 0302 	and.w	r3, r3, #2
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d0f0      	beq.n	8006bbc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006bda:	2001      	movs	r0, #1
 8006bdc:	f000 fad8 	bl	8007190 <RCC_Delay>
 8006be0:	e01c      	b.n	8006c1c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006be2:	4b0a      	ldr	r3, [pc, #40]	; (8006c0c <HAL_RCC_OscConfig+0x274>)
 8006be4:	2200      	movs	r2, #0
 8006be6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006be8:	f7ff fa5e 	bl	80060a8 <HAL_GetTick>
 8006bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006bee:	e00f      	b.n	8006c10 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006bf0:	f7ff fa5a 	bl	80060a8 <HAL_GetTick>
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	1ad3      	subs	r3, r2, r3
 8006bfa:	2b02      	cmp	r3, #2
 8006bfc:	d908      	bls.n	8006c10 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006bfe:	2303      	movs	r3, #3
 8006c00:	e140      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
 8006c02:	bf00      	nop
 8006c04:	40021000 	.word	0x40021000
 8006c08:	42420000 	.word	0x42420000
 8006c0c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c10:	4b9e      	ldr	r3, [pc, #632]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c14:	f003 0302 	and.w	r3, r3, #2
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d1e9      	bne.n	8006bf0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f003 0304 	and.w	r3, r3, #4
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	f000 80a6 	beq.w	8006d76 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006c2e:	4b97      	ldr	r3, [pc, #604]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006c30:	69db      	ldr	r3, [r3, #28]
 8006c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d10d      	bne.n	8006c56 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c3a:	4b94      	ldr	r3, [pc, #592]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006c3c:	69db      	ldr	r3, [r3, #28]
 8006c3e:	4a93      	ldr	r2, [pc, #588]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006c40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c44:	61d3      	str	r3, [r2, #28]
 8006c46:	4b91      	ldr	r3, [pc, #580]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006c48:	69db      	ldr	r3, [r3, #28]
 8006c4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c4e:	60bb      	str	r3, [r7, #8]
 8006c50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006c52:	2301      	movs	r3, #1
 8006c54:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c56:	4b8e      	ldr	r3, [pc, #568]	; (8006e90 <HAL_RCC_OscConfig+0x4f8>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d118      	bne.n	8006c94 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006c62:	4b8b      	ldr	r3, [pc, #556]	; (8006e90 <HAL_RCC_OscConfig+0x4f8>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a8a      	ldr	r2, [pc, #552]	; (8006e90 <HAL_RCC_OscConfig+0x4f8>)
 8006c68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c6e:	f7ff fa1b 	bl	80060a8 <HAL_GetTick>
 8006c72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c74:	e008      	b.n	8006c88 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c76:	f7ff fa17 	bl	80060a8 <HAL_GetTick>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	1ad3      	subs	r3, r2, r3
 8006c80:	2b64      	cmp	r3, #100	; 0x64
 8006c82:	d901      	bls.n	8006c88 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006c84:	2303      	movs	r3, #3
 8006c86:	e0fd      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c88:	4b81      	ldr	r3, [pc, #516]	; (8006e90 <HAL_RCC_OscConfig+0x4f8>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d0f0      	beq.n	8006c76 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	68db      	ldr	r3, [r3, #12]
 8006c98:	2b01      	cmp	r3, #1
 8006c9a:	d106      	bne.n	8006caa <HAL_RCC_OscConfig+0x312>
 8006c9c:	4b7b      	ldr	r3, [pc, #492]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006c9e:	6a1b      	ldr	r3, [r3, #32]
 8006ca0:	4a7a      	ldr	r2, [pc, #488]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006ca2:	f043 0301 	orr.w	r3, r3, #1
 8006ca6:	6213      	str	r3, [r2, #32]
 8006ca8:	e02d      	b.n	8006d06 <HAL_RCC_OscConfig+0x36e>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	68db      	ldr	r3, [r3, #12]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d10c      	bne.n	8006ccc <HAL_RCC_OscConfig+0x334>
 8006cb2:	4b76      	ldr	r3, [pc, #472]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cb4:	6a1b      	ldr	r3, [r3, #32]
 8006cb6:	4a75      	ldr	r2, [pc, #468]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cb8:	f023 0301 	bic.w	r3, r3, #1
 8006cbc:	6213      	str	r3, [r2, #32]
 8006cbe:	4b73      	ldr	r3, [pc, #460]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cc0:	6a1b      	ldr	r3, [r3, #32]
 8006cc2:	4a72      	ldr	r2, [pc, #456]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cc4:	f023 0304 	bic.w	r3, r3, #4
 8006cc8:	6213      	str	r3, [r2, #32]
 8006cca:	e01c      	b.n	8006d06 <HAL_RCC_OscConfig+0x36e>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	68db      	ldr	r3, [r3, #12]
 8006cd0:	2b05      	cmp	r3, #5
 8006cd2:	d10c      	bne.n	8006cee <HAL_RCC_OscConfig+0x356>
 8006cd4:	4b6d      	ldr	r3, [pc, #436]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cd6:	6a1b      	ldr	r3, [r3, #32]
 8006cd8:	4a6c      	ldr	r2, [pc, #432]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cda:	f043 0304 	orr.w	r3, r3, #4
 8006cde:	6213      	str	r3, [r2, #32]
 8006ce0:	4b6a      	ldr	r3, [pc, #424]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006ce2:	6a1b      	ldr	r3, [r3, #32]
 8006ce4:	4a69      	ldr	r2, [pc, #420]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006ce6:	f043 0301 	orr.w	r3, r3, #1
 8006cea:	6213      	str	r3, [r2, #32]
 8006cec:	e00b      	b.n	8006d06 <HAL_RCC_OscConfig+0x36e>
 8006cee:	4b67      	ldr	r3, [pc, #412]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cf0:	6a1b      	ldr	r3, [r3, #32]
 8006cf2:	4a66      	ldr	r2, [pc, #408]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cf4:	f023 0301 	bic.w	r3, r3, #1
 8006cf8:	6213      	str	r3, [r2, #32]
 8006cfa:	4b64      	ldr	r3, [pc, #400]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006cfc:	6a1b      	ldr	r3, [r3, #32]
 8006cfe:	4a63      	ldr	r2, [pc, #396]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006d00:	f023 0304 	bic.w	r3, r3, #4
 8006d04:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	68db      	ldr	r3, [r3, #12]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d015      	beq.n	8006d3a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d0e:	f7ff f9cb 	bl	80060a8 <HAL_GetTick>
 8006d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d14:	e00a      	b.n	8006d2c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d16:	f7ff f9c7 	bl	80060a8 <HAL_GetTick>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	1ad3      	subs	r3, r2, r3
 8006d20:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d901      	bls.n	8006d2c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006d28:	2303      	movs	r3, #3
 8006d2a:	e0ab      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d2c:	4b57      	ldr	r3, [pc, #348]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006d2e:	6a1b      	ldr	r3, [r3, #32]
 8006d30:	f003 0302 	and.w	r3, r3, #2
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d0ee      	beq.n	8006d16 <HAL_RCC_OscConfig+0x37e>
 8006d38:	e014      	b.n	8006d64 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d3a:	f7ff f9b5 	bl	80060a8 <HAL_GetTick>
 8006d3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d40:	e00a      	b.n	8006d58 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d42:	f7ff f9b1 	bl	80060a8 <HAL_GetTick>
 8006d46:	4602      	mov	r2, r0
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	1ad3      	subs	r3, r2, r3
 8006d4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d901      	bls.n	8006d58 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006d54:	2303      	movs	r3, #3
 8006d56:	e095      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d58:	4b4c      	ldr	r3, [pc, #304]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006d5a:	6a1b      	ldr	r3, [r3, #32]
 8006d5c:	f003 0302 	and.w	r3, r3, #2
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d1ee      	bne.n	8006d42 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006d64:	7dfb      	ldrb	r3, [r7, #23]
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d105      	bne.n	8006d76 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d6a:	4b48      	ldr	r3, [pc, #288]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006d6c:	69db      	ldr	r3, [r3, #28]
 8006d6e:	4a47      	ldr	r2, [pc, #284]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006d70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d74:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	69db      	ldr	r3, [r3, #28]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	f000 8081 	beq.w	8006e82 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006d80:	4b42      	ldr	r3, [pc, #264]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	f003 030c 	and.w	r3, r3, #12
 8006d88:	2b08      	cmp	r3, #8
 8006d8a:	d061      	beq.n	8006e50 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	69db      	ldr	r3, [r3, #28]
 8006d90:	2b02      	cmp	r3, #2
 8006d92:	d146      	bne.n	8006e22 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d94:	4b3f      	ldr	r3, [pc, #252]	; (8006e94 <HAL_RCC_OscConfig+0x4fc>)
 8006d96:	2200      	movs	r2, #0
 8006d98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d9a:	f7ff f985 	bl	80060a8 <HAL_GetTick>
 8006d9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006da0:	e008      	b.n	8006db4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006da2:	f7ff f981 	bl	80060a8 <HAL_GetTick>
 8006da6:	4602      	mov	r2, r0
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	1ad3      	subs	r3, r2, r3
 8006dac:	2b02      	cmp	r3, #2
 8006dae:	d901      	bls.n	8006db4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006db0:	2303      	movs	r3, #3
 8006db2:	e067      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006db4:	4b35      	ldr	r3, [pc, #212]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d1f0      	bne.n	8006da2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6a1b      	ldr	r3, [r3, #32]
 8006dc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006dc8:	d108      	bne.n	8006ddc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006dca:	4b30      	ldr	r3, [pc, #192]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	492d      	ldr	r1, [pc, #180]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006ddc:	4b2b      	ldr	r3, [pc, #172]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6a19      	ldr	r1, [r3, #32]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dec:	430b      	orrs	r3, r1
 8006dee:	4927      	ldr	r1, [pc, #156]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006df0:	4313      	orrs	r3, r2
 8006df2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006df4:	4b27      	ldr	r3, [pc, #156]	; (8006e94 <HAL_RCC_OscConfig+0x4fc>)
 8006df6:	2201      	movs	r2, #1
 8006df8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dfa:	f7ff f955 	bl	80060a8 <HAL_GetTick>
 8006dfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006e00:	e008      	b.n	8006e14 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e02:	f7ff f951 	bl	80060a8 <HAL_GetTick>
 8006e06:	4602      	mov	r2, r0
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	1ad3      	subs	r3, r2, r3
 8006e0c:	2b02      	cmp	r3, #2
 8006e0e:	d901      	bls.n	8006e14 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006e10:	2303      	movs	r3, #3
 8006e12:	e037      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006e14:	4b1d      	ldr	r3, [pc, #116]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d0f0      	beq.n	8006e02 <HAL_RCC_OscConfig+0x46a>
 8006e20:	e02f      	b.n	8006e82 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e22:	4b1c      	ldr	r3, [pc, #112]	; (8006e94 <HAL_RCC_OscConfig+0x4fc>)
 8006e24:	2200      	movs	r2, #0
 8006e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e28:	f7ff f93e 	bl	80060a8 <HAL_GetTick>
 8006e2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006e2e:	e008      	b.n	8006e42 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e30:	f7ff f93a 	bl	80060a8 <HAL_GetTick>
 8006e34:	4602      	mov	r2, r0
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	1ad3      	subs	r3, r2, r3
 8006e3a:	2b02      	cmp	r3, #2
 8006e3c:	d901      	bls.n	8006e42 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006e3e:	2303      	movs	r3, #3
 8006e40:	e020      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006e42:	4b12      	ldr	r3, [pc, #72]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d1f0      	bne.n	8006e30 <HAL_RCC_OscConfig+0x498>
 8006e4e:	e018      	b.n	8006e82 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	69db      	ldr	r3, [r3, #28]
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d101      	bne.n	8006e5c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8006e58:	2301      	movs	r3, #1
 8006e5a:	e013      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006e5c:	4b0b      	ldr	r3, [pc, #44]	; (8006e8c <HAL_RCC_OscConfig+0x4f4>)
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6a1b      	ldr	r3, [r3, #32]
 8006e6c:	429a      	cmp	r2, r3
 8006e6e:	d106      	bne.n	8006e7e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e7a:	429a      	cmp	r2, r3
 8006e7c:	d001      	beq.n	8006e82 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e000      	b.n	8006e84 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8006e82:	2300      	movs	r3, #0
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3718      	adds	r7, #24
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}
 8006e8c:	40021000 	.word	0x40021000
 8006e90:	40007000 	.word	0x40007000
 8006e94:	42420060 	.word	0x42420060

08006e98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
 8006ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d101      	bne.n	8006eac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	e0d0      	b.n	800704e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006eac:	4b6a      	ldr	r3, [pc, #424]	; (8007058 <HAL_RCC_ClockConfig+0x1c0>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 0307 	and.w	r3, r3, #7
 8006eb4:	683a      	ldr	r2, [r7, #0]
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d910      	bls.n	8006edc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006eba:	4b67      	ldr	r3, [pc, #412]	; (8007058 <HAL_RCC_ClockConfig+0x1c0>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f023 0207 	bic.w	r2, r3, #7
 8006ec2:	4965      	ldr	r1, [pc, #404]	; (8007058 <HAL_RCC_ClockConfig+0x1c0>)
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006eca:	4b63      	ldr	r3, [pc, #396]	; (8007058 <HAL_RCC_ClockConfig+0x1c0>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f003 0307 	and.w	r3, r3, #7
 8006ed2:	683a      	ldr	r2, [r7, #0]
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	d001      	beq.n	8006edc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e0b8      	b.n	800704e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f003 0302 	and.w	r3, r3, #2
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d020      	beq.n	8006f2a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f003 0304 	and.w	r3, r3, #4
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d005      	beq.n	8006f00 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ef4:	4b59      	ldr	r3, [pc, #356]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	4a58      	ldr	r2, [pc, #352]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006efa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006efe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f003 0308 	and.w	r3, r3, #8
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d005      	beq.n	8006f18 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006f0c:	4b53      	ldr	r3, [pc, #332]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	4a52      	ldr	r2, [pc, #328]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f12:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006f16:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f18:	4b50      	ldr	r3, [pc, #320]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	494d      	ldr	r1, [pc, #308]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f26:	4313      	orrs	r3, r2
 8006f28:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f003 0301 	and.w	r3, r3, #1
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d040      	beq.n	8006fb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d107      	bne.n	8006f4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f3e:	4b47      	ldr	r3, [pc, #284]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d115      	bne.n	8006f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e07f      	b.n	800704e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	2b02      	cmp	r3, #2
 8006f54:	d107      	bne.n	8006f66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f56:	4b41      	ldr	r3, [pc, #260]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d109      	bne.n	8006f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f62:	2301      	movs	r3, #1
 8006f64:	e073      	b.n	800704e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f66:	4b3d      	ldr	r3, [pc, #244]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f003 0302 	and.w	r3, r3, #2
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d101      	bne.n	8006f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f72:	2301      	movs	r3, #1
 8006f74:	e06b      	b.n	800704e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006f76:	4b39      	ldr	r3, [pc, #228]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	f023 0203 	bic.w	r2, r3, #3
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	4936      	ldr	r1, [pc, #216]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006f84:	4313      	orrs	r3, r2
 8006f86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006f88:	f7ff f88e 	bl	80060a8 <HAL_GetTick>
 8006f8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f8e:	e00a      	b.n	8006fa6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f90:	f7ff f88a 	bl	80060a8 <HAL_GetTick>
 8006f94:	4602      	mov	r2, r0
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	1ad3      	subs	r3, r2, r3
 8006f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d901      	bls.n	8006fa6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006fa2:	2303      	movs	r3, #3
 8006fa4:	e053      	b.n	800704e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fa6:	4b2d      	ldr	r3, [pc, #180]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	f003 020c 	and.w	r2, r3, #12
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	009b      	lsls	r3, r3, #2
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d1eb      	bne.n	8006f90 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006fb8:	4b27      	ldr	r3, [pc, #156]	; (8007058 <HAL_RCC_ClockConfig+0x1c0>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 0307 	and.w	r3, r3, #7
 8006fc0:	683a      	ldr	r2, [r7, #0]
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d210      	bcs.n	8006fe8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fc6:	4b24      	ldr	r3, [pc, #144]	; (8007058 <HAL_RCC_ClockConfig+0x1c0>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f023 0207 	bic.w	r2, r3, #7
 8006fce:	4922      	ldr	r1, [pc, #136]	; (8007058 <HAL_RCC_ClockConfig+0x1c0>)
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fd6:	4b20      	ldr	r3, [pc, #128]	; (8007058 <HAL_RCC_ClockConfig+0x1c0>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f003 0307 	and.w	r3, r3, #7
 8006fde:	683a      	ldr	r2, [r7, #0]
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d001      	beq.n	8006fe8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e032      	b.n	800704e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f003 0304 	and.w	r3, r3, #4
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d008      	beq.n	8007006 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ff4:	4b19      	ldr	r3, [pc, #100]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	68db      	ldr	r3, [r3, #12]
 8007000:	4916      	ldr	r1, [pc, #88]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8007002:	4313      	orrs	r3, r2
 8007004:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f003 0308 	and.w	r3, r3, #8
 800700e:	2b00      	cmp	r3, #0
 8007010:	d009      	beq.n	8007026 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007012:	4b12      	ldr	r3, [pc, #72]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	691b      	ldr	r3, [r3, #16]
 800701e:	00db      	lsls	r3, r3, #3
 8007020:	490e      	ldr	r1, [pc, #56]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 8007022:	4313      	orrs	r3, r2
 8007024:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007026:	f000 f821 	bl	800706c <HAL_RCC_GetSysClockFreq>
 800702a:	4602      	mov	r2, r0
 800702c:	4b0b      	ldr	r3, [pc, #44]	; (800705c <HAL_RCC_ClockConfig+0x1c4>)
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	091b      	lsrs	r3, r3, #4
 8007032:	f003 030f 	and.w	r3, r3, #15
 8007036:	490a      	ldr	r1, [pc, #40]	; (8007060 <HAL_RCC_ClockConfig+0x1c8>)
 8007038:	5ccb      	ldrb	r3, [r1, r3]
 800703a:	fa22 f303 	lsr.w	r3, r2, r3
 800703e:	4a09      	ldr	r2, [pc, #36]	; (8007064 <HAL_RCC_ClockConfig+0x1cc>)
 8007040:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007042:	4b09      	ldr	r3, [pc, #36]	; (8007068 <HAL_RCC_ClockConfig+0x1d0>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4618      	mov	r0, r3
 8007048:	f7fe ffec 	bl	8006024 <HAL_InitTick>

  return HAL_OK;
 800704c:	2300      	movs	r3, #0
}
 800704e:	4618      	mov	r0, r3
 8007050:	3710      	adds	r7, #16
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
 8007056:	bf00      	nop
 8007058:	40022000 	.word	0x40022000
 800705c:	40021000 	.word	0x40021000
 8007060:	0801154c 	.word	0x0801154c
 8007064:	20000044 	.word	0x20000044
 8007068:	20000060 	.word	0x20000060

0800706c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800706c:	b490      	push	{r4, r7}
 800706e:	b08a      	sub	sp, #40	; 0x28
 8007070:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007072:	4b2a      	ldr	r3, [pc, #168]	; (800711c <HAL_RCC_GetSysClockFreq+0xb0>)
 8007074:	1d3c      	adds	r4, r7, #4
 8007076:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007078:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800707c:	f240 2301 	movw	r3, #513	; 0x201
 8007080:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007082:	2300      	movs	r3, #0
 8007084:	61fb      	str	r3, [r7, #28]
 8007086:	2300      	movs	r3, #0
 8007088:	61bb      	str	r3, [r7, #24]
 800708a:	2300      	movs	r3, #0
 800708c:	627b      	str	r3, [r7, #36]	; 0x24
 800708e:	2300      	movs	r3, #0
 8007090:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007092:	2300      	movs	r3, #0
 8007094:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007096:	4b22      	ldr	r3, [pc, #136]	; (8007120 <HAL_RCC_GetSysClockFreq+0xb4>)
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800709c:	69fb      	ldr	r3, [r7, #28]
 800709e:	f003 030c 	and.w	r3, r3, #12
 80070a2:	2b04      	cmp	r3, #4
 80070a4:	d002      	beq.n	80070ac <HAL_RCC_GetSysClockFreq+0x40>
 80070a6:	2b08      	cmp	r3, #8
 80070a8:	d003      	beq.n	80070b2 <HAL_RCC_GetSysClockFreq+0x46>
 80070aa:	e02d      	b.n	8007108 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80070ac:	4b1d      	ldr	r3, [pc, #116]	; (8007124 <HAL_RCC_GetSysClockFreq+0xb8>)
 80070ae:	623b      	str	r3, [r7, #32]
      break;
 80070b0:	e02d      	b.n	800710e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	0c9b      	lsrs	r3, r3, #18
 80070b6:	f003 030f 	and.w	r3, r3, #15
 80070ba:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80070be:	4413      	add	r3, r2
 80070c0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80070c4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80070c6:	69fb      	ldr	r3, [r7, #28]
 80070c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d013      	beq.n	80070f8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80070d0:	4b13      	ldr	r3, [pc, #76]	; (8007120 <HAL_RCC_GetSysClockFreq+0xb4>)
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	0c5b      	lsrs	r3, r3, #17
 80070d6:	f003 0301 	and.w	r3, r3, #1
 80070da:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80070de:	4413      	add	r3, r2
 80070e0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80070e4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	4a0e      	ldr	r2, [pc, #56]	; (8007124 <HAL_RCC_GetSysClockFreq+0xb8>)
 80070ea:	fb02 f203 	mul.w	r2, r2, r3
 80070ee:	69bb      	ldr	r3, [r7, #24]
 80070f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80070f4:	627b      	str	r3, [r7, #36]	; 0x24
 80070f6:	e004      	b.n	8007102 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	4a0b      	ldr	r2, [pc, #44]	; (8007128 <HAL_RCC_GetSysClockFreq+0xbc>)
 80070fc:	fb02 f303 	mul.w	r3, r2, r3
 8007100:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8007102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007104:	623b      	str	r3, [r7, #32]
      break;
 8007106:	e002      	b.n	800710e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007108:	4b06      	ldr	r3, [pc, #24]	; (8007124 <HAL_RCC_GetSysClockFreq+0xb8>)
 800710a:	623b      	str	r3, [r7, #32]
      break;
 800710c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800710e:	6a3b      	ldr	r3, [r7, #32]
}
 8007110:	4618      	mov	r0, r3
 8007112:	3728      	adds	r7, #40	; 0x28
 8007114:	46bd      	mov	sp, r7
 8007116:	bc90      	pop	{r4, r7}
 8007118:	4770      	bx	lr
 800711a:	bf00      	nop
 800711c:	08011534 	.word	0x08011534
 8007120:	40021000 	.word	0x40021000
 8007124:	007a1200 	.word	0x007a1200
 8007128:	003d0900 	.word	0x003d0900

0800712c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800712c:	b480      	push	{r7}
 800712e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007130:	4b02      	ldr	r3, [pc, #8]	; (800713c <HAL_RCC_GetHCLKFreq+0x10>)
 8007132:	681b      	ldr	r3, [r3, #0]
}
 8007134:	4618      	mov	r0, r3
 8007136:	46bd      	mov	sp, r7
 8007138:	bc80      	pop	{r7}
 800713a:	4770      	bx	lr
 800713c:	20000044 	.word	0x20000044

08007140 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007144:	f7ff fff2 	bl	800712c <HAL_RCC_GetHCLKFreq>
 8007148:	4602      	mov	r2, r0
 800714a:	4b05      	ldr	r3, [pc, #20]	; (8007160 <HAL_RCC_GetPCLK1Freq+0x20>)
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	0a1b      	lsrs	r3, r3, #8
 8007150:	f003 0307 	and.w	r3, r3, #7
 8007154:	4903      	ldr	r1, [pc, #12]	; (8007164 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007156:	5ccb      	ldrb	r3, [r1, r3]
 8007158:	fa22 f303 	lsr.w	r3, r2, r3
}
 800715c:	4618      	mov	r0, r3
 800715e:	bd80      	pop	{r7, pc}
 8007160:	40021000 	.word	0x40021000
 8007164:	0801155c 	.word	0x0801155c

08007168 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800716c:	f7ff ffde 	bl	800712c <HAL_RCC_GetHCLKFreq>
 8007170:	4602      	mov	r2, r0
 8007172:	4b05      	ldr	r3, [pc, #20]	; (8007188 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007174:	685b      	ldr	r3, [r3, #4]
 8007176:	0adb      	lsrs	r3, r3, #11
 8007178:	f003 0307 	and.w	r3, r3, #7
 800717c:	4903      	ldr	r1, [pc, #12]	; (800718c <HAL_RCC_GetPCLK2Freq+0x24>)
 800717e:	5ccb      	ldrb	r3, [r1, r3]
 8007180:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007184:	4618      	mov	r0, r3
 8007186:	bd80      	pop	{r7, pc}
 8007188:	40021000 	.word	0x40021000
 800718c:	0801155c 	.word	0x0801155c

08007190 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007190:	b480      	push	{r7}
 8007192:	b085      	sub	sp, #20
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007198:	4b0a      	ldr	r3, [pc, #40]	; (80071c4 <RCC_Delay+0x34>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a0a      	ldr	r2, [pc, #40]	; (80071c8 <RCC_Delay+0x38>)
 800719e:	fba2 2303 	umull	r2, r3, r2, r3
 80071a2:	0a5b      	lsrs	r3, r3, #9
 80071a4:	687a      	ldr	r2, [r7, #4]
 80071a6:	fb02 f303 	mul.w	r3, r2, r3
 80071aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80071ac:	bf00      	nop
  }
  while (Delay --);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	1e5a      	subs	r2, r3, #1
 80071b2:	60fa      	str	r2, [r7, #12]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d1f9      	bne.n	80071ac <RCC_Delay+0x1c>
}
 80071b8:	bf00      	nop
 80071ba:	bf00      	nop
 80071bc:	3714      	adds	r7, #20
 80071be:	46bd      	mov	sp, r7
 80071c0:	bc80      	pop	{r7}
 80071c2:	4770      	bx	lr
 80071c4:	20000044 	.word	0x20000044
 80071c8:	10624dd3 	.word	0x10624dd3

080071cc <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b083      	sub	sp, #12
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 80071d4:	bf00      	nop
 80071d6:	370c      	adds	r7, #12
 80071d8:	46bd      	mov	sp, r7
 80071da:	bc80      	pop	{r7}
 80071dc:	4770      	bx	lr

080071de <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071de:	b580      	push	{r7, lr}
 80071e0:	b08a      	sub	sp, #40	; 0x28
 80071e2:	af02      	add	r7, sp, #8
 80071e4:	60f8      	str	r0, [r7, #12]
 80071e6:	60b9      	str	r1, [r7, #8]
 80071e8:	603b      	str	r3, [r7, #0]
 80071ea:	4613      	mov	r3, r2
 80071ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80071ee:	2300      	movs	r3, #0
 80071f0:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80071f2:	2300      	movs	r3, #0
 80071f4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80071fc:	2b01      	cmp	r3, #1
 80071fe:	d101      	bne.n	8007204 <HAL_SPI_Transmit+0x26>
 8007200:	2302      	movs	r3, #2
 8007202:	e148      	b.n	8007496 <HAL_SPI_Transmit+0x2b8>
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800720c:	f7fe ff4c 	bl	80060a8 <HAL_GetTick>
 8007210:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007218:	b2db      	uxtb	r3, r3
 800721a:	2b01      	cmp	r3, #1
 800721c:	d002      	beq.n	8007224 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800721e:	2302      	movs	r3, #2
 8007220:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007222:	e12f      	b.n	8007484 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d002      	beq.n	8007230 <HAL_SPI_Transmit+0x52>
 800722a:	88fb      	ldrh	r3, [r7, #6]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d102      	bne.n	8007236 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007234:	e126      	b.n	8007484 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2203      	movs	r2, #3
 800723a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2200      	movs	r2, #0
 8007242:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	68ba      	ldr	r2, [r7, #8]
 8007248:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	88fa      	ldrh	r2, [r7, #6]
 800724e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	88fa      	ldrh	r2, [r7, #6]
 8007254:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2200      	movs	r2, #0
 800725a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2200      	movs	r2, #0
 8007260:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2200      	movs	r2, #0
 8007266:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2200      	movs	r2, #0
 800726c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2200      	movs	r2, #0
 8007272:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800727c:	d107      	bne.n	800728e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	681a      	ldr	r2, [r3, #0]
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800728c:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007292:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007296:	d110      	bne.n	80072ba <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	6819      	ldr	r1, [r3, #0]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80072a6:	400b      	ands	r3, r1
 80072a8:	6013      	str	r3, [r2, #0]
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80072b8:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072c4:	2b40      	cmp	r3, #64	; 0x40
 80072c6:	d007      	beq.n	80072d8 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	681a      	ldr	r2, [r3, #0]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80072d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	68db      	ldr	r3, [r3, #12]
 80072dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80072e0:	d147      	bne.n	8007372 <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d004      	beq.n	80072f4 <HAL_SPI_Transmit+0x116>
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d138      	bne.n	8007366 <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	881a      	ldrh	r2, [r3, #0]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	3302      	adds	r3, #2
 8007302:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007308:	b29b      	uxth	r3, r3
 800730a:	3b01      	subs	r3, #1
 800730c:	b29a      	uxth	r2, r3
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007312:	e028      	b.n	8007366 <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	689b      	ldr	r3, [r3, #8]
 800731a:	f003 0302 	and.w	r3, r3, #2
 800731e:	2b02      	cmp	r3, #2
 8007320:	d10f      	bne.n	8007342 <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	881a      	ldrh	r2, [r3, #0]
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	3302      	adds	r3, #2
 8007330:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007336:	b29b      	uxth	r3, r3
 8007338:	3b01      	subs	r3, #1
 800733a:	b29a      	uxth	r2, r3
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	86da      	strh	r2, [r3, #54]	; 0x36
 8007340:	e011      	b.n	8007366 <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d00b      	beq.n	8007360 <HAL_SPI_Transmit+0x182>
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800734e:	d00a      	beq.n	8007366 <HAL_SPI_Transmit+0x188>
 8007350:	f7fe feaa 	bl	80060a8 <HAL_GetTick>
 8007354:	4602      	mov	r2, r0
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	1ad3      	subs	r3, r2, r3
 800735a:	683a      	ldr	r2, [r7, #0]
 800735c:	429a      	cmp	r2, r3
 800735e:	d802      	bhi.n	8007366 <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 8007360:	2303      	movs	r3, #3
 8007362:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007364:	e08e      	b.n	8007484 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800736a:	b29b      	uxth	r3, r3
 800736c:	2b00      	cmp	r3, #0
 800736e:	d1d1      	bne.n	8007314 <HAL_SPI_Transmit+0x136>
 8007370:	e048      	b.n	8007404 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d004      	beq.n	8007384 <HAL_SPI_Transmit+0x1a6>
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800737e:	b29b      	uxth	r3, r3
 8007380:	2b01      	cmp	r3, #1
 8007382:	d13a      	bne.n	80073fa <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	330c      	adds	r3, #12
 800738a:	68ba      	ldr	r2, [r7, #8]
 800738c:	7812      	ldrb	r2, [r2, #0]
 800738e:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	3301      	adds	r3, #1
 8007394:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800739a:	b29b      	uxth	r3, r3
 800739c:	3b01      	subs	r3, #1
 800739e:	b29a      	uxth	r2, r3
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80073a4:	e029      	b.n	80073fa <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	f003 0302 	and.w	r3, r3, #2
 80073b0:	2b02      	cmp	r3, #2
 80073b2:	d110      	bne.n	80073d6 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	330c      	adds	r3, #12
 80073ba:	68ba      	ldr	r2, [r7, #8]
 80073bc:	7812      	ldrb	r2, [r2, #0]
 80073be:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	3301      	adds	r3, #1
 80073c4:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	3b01      	subs	r3, #1
 80073ce:	b29a      	uxth	r2, r3
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	86da      	strh	r2, [r3, #54]	; 0x36
 80073d4:	e011      	b.n	80073fa <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d00b      	beq.n	80073f4 <HAL_SPI_Transmit+0x216>
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e2:	d00a      	beq.n	80073fa <HAL_SPI_Transmit+0x21c>
 80073e4:	f7fe fe60 	bl	80060a8 <HAL_GetTick>
 80073e8:	4602      	mov	r2, r0
 80073ea:	69bb      	ldr	r3, [r7, #24]
 80073ec:	1ad3      	subs	r3, r2, r3
 80073ee:	683a      	ldr	r2, [r7, #0]
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d802      	bhi.n	80073fa <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 80073f4:	2303      	movs	r3, #3
 80073f6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80073f8:	e044      	b.n	8007484 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80073fe:	b29b      	uxth	r3, r3
 8007400:	2b00      	cmp	r3, #0
 8007402:	d1d0      	bne.n	80073a6 <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8007404:	69bb      	ldr	r3, [r7, #24]
 8007406:	9300      	str	r3, [sp, #0]
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	2201      	movs	r2, #1
 800740c:	2102      	movs	r1, #2
 800740e:	68f8      	ldr	r0, [r7, #12]
 8007410:	f000 fc10 	bl	8007c34 <SPI_WaitFlagStateUntilTimeout>
 8007414:	4603      	mov	r3, r0
 8007416:	2b00      	cmp	r3, #0
 8007418:	d002      	beq.n	8007420 <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 800741a:	2303      	movs	r3, #3
 800741c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800741e:	e031      	b.n	8007484 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8007420:	69ba      	ldr	r2, [r7, #24]
 8007422:	6839      	ldr	r1, [r7, #0]
 8007424:	68f8      	ldr	r0, [r7, #12]
 8007426:	f000 fc6e 	bl	8007d06 <SPI_CheckFlag_BSY>
 800742a:	4603      	mov	r3, r0
 800742c:	2b00      	cmp	r3, #0
 800742e:	d005      	beq.n	800743c <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2220      	movs	r2, #32
 8007438:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800743a:	e023      	b.n	8007484 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d10a      	bne.n	800745a <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007444:	2300      	movs	r3, #0
 8007446:	617b      	str	r3, [r7, #20]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	68db      	ldr	r3, [r3, #12]
 800744e:	617b      	str	r3, [r7, #20]
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	617b      	str	r3, [r7, #20]
 8007458:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800745e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007462:	d107      	bne.n	8007474 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007472:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007478:	2b00      	cmp	r3, #0
 800747a:	d002      	beq.n	8007482 <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	77fb      	strb	r3, [r7, #31]
 8007480:	e000      	b.n	8007484 <HAL_SPI_Transmit+0x2a6>
  }

error:
 8007482:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2201      	movs	r2, #1
 8007488:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2200      	movs	r2, #0
 8007490:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007494:	7ffb      	ldrb	r3, [r7, #31]
}
 8007496:	4618      	mov	r0, r3
 8007498:	3720      	adds	r7, #32
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}

0800749e <HAL_SPI_Receive>:
  * @param  Size: amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800749e:	b580      	push	{r7, lr}
 80074a0:	b08a      	sub	sp, #40	; 0x28
 80074a2:	af02      	add	r7, sp, #8
 80074a4:	60f8      	str	r0, [r7, #12]
 80074a6:	60b9      	str	r1, [r7, #8]
 80074a8:	603b      	str	r3, [r7, #0]
 80074aa:	4613      	mov	r3, r2
 80074ac:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
 80074ae:	2300      	movs	r3, #0
 80074b0:	82fb      	strh	r3, [r7, #22]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80074b2:	2300      	movs	r3, #0
 80074b4:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80074b6:	2300      	movs	r3, #0
 80074b8:	77fb      	strb	r3, [r7, #31]

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80074c2:	d112      	bne.n	80074ea <HAL_SPI_Receive+0x4c>
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d10e      	bne.n	80074ea <HAL_SPI_Receive+0x4c>
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2204      	movs	r2, #4
 80074d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 80074d4:	88fa      	ldrh	r2, [r7, #6]
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	9300      	str	r3, [sp, #0]
 80074da:	4613      	mov	r3, r2
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	68b9      	ldr	r1, [r7, #8]
 80074e0:	68f8      	ldr	r0, [r7, #12]
 80074e2:	f000 f97d 	bl	80077e0 <HAL_SPI_TransmitReceive>
 80074e6:	4603      	mov	r3, r0
 80074e8:	e176      	b.n	80077d8 <HAL_SPI_Receive+0x33a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d101      	bne.n	80074f8 <HAL_SPI_Receive+0x5a>
 80074f4:	2302      	movs	r3, #2
 80074f6:	e16f      	b.n	80077d8 <HAL_SPI_Receive+0x33a>
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2201      	movs	r2, #1
 80074fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007500:	f7fe fdd2 	bl	80060a8 <HAL_GetTick>
 8007504:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800750c:	b2db      	uxtb	r3, r3
 800750e:	2b01      	cmp	r3, #1
 8007510:	d002      	beq.n	8007518 <HAL_SPI_Receive+0x7a>
  {
    errorcode = HAL_BUSY;
 8007512:	2302      	movs	r3, #2
 8007514:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007516:	e156      	b.n	80077c6 <HAL_SPI_Receive+0x328>
  }

  if((pData == NULL ) || (Size == 0U))
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d002      	beq.n	8007524 <HAL_SPI_Receive+0x86>
 800751e:	88fb      	ldrh	r3, [r7, #6]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d102      	bne.n	800752a <HAL_SPI_Receive+0x8c>
  {
    errorcode = HAL_ERROR;
 8007524:	2301      	movs	r3, #1
 8007526:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007528:	e14d      	b.n	80077c6 <HAL_SPI_Receive+0x328>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2204      	movs	r2, #4
 800752e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	2200      	movs	r2, #0
 8007536:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	68ba      	ldr	r2, [r7, #8]
 800753c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	88fa      	ldrh	r2, [r7, #6]
 8007542:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	88fa      	ldrh	r2, [r7, #6]
 8007548:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2200      	movs	r2, #0
 800754e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	2200      	movs	r2, #0
 8007554:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2200      	movs	r2, #0
 800755a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2200      	movs	r2, #0
 8007560:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2200      	movs	r2, #0
 8007566:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800756c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007570:	d117      	bne.n	80075a2 <HAL_SPI_Receive+0x104>
  {
    SPI_RESET_CRC(hspi);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	6819      	ldr	r1, [r3, #0]
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007580:	400b      	ands	r3, r1
 8007582:	6013      	str	r3, [r2, #0]
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007592:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007598:	b29b      	uxth	r3, r3
 800759a:	3b01      	subs	r3, #1
 800759c:	b29a      	uxth	r2, r3
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	689b      	ldr	r3, [r3, #8]
 80075a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075aa:	d107      	bne.n	80075bc <HAL_SPI_Receive+0x11e>
  {
    SPI_1LINE_RX(hspi);
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	681a      	ldr	r2, [r3, #0]
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80075ba:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075c6:	2b40      	cmp	r3, #64	; 0x40
 80075c8:	d007      	beq.n	80075da <HAL_SPI_Receive+0x13c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	681a      	ldr	r2, [r3, #0]
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80075d8:	601a      	str	r2, [r3, #0]
  }

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	68db      	ldr	r3, [r3, #12]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d15b      	bne.n	800769a <HAL_SPI_Receive+0x1fc>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 80075e2:	e02a      	b.n	800763a <HAL_SPI_Receive+0x19c>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	689b      	ldr	r3, [r3, #8]
 80075ea:	f003 0301 	and.w	r3, r3, #1
 80075ee:	2b01      	cmp	r3, #1
 80075f0:	d111      	bne.n	8007616 <HAL_SPI_Receive+0x178>
      {
        /* read the received data */
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	330c      	adds	r3, #12
 80075f8:	781b      	ldrb	r3, [r3, #0]
 80075fa:	b2da      	uxtb	r2, r3
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	3301      	adds	r3, #1
 8007604:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800760a:	b29b      	uxth	r3, r3
 800760c:	3b01      	subs	r3, #1
 800760e:	b29a      	uxth	r2, r3
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007614:	e011      	b.n	800763a <HAL_SPI_Receive+0x19c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d00b      	beq.n	8007634 <HAL_SPI_Receive+0x196>
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007622:	d00a      	beq.n	800763a <HAL_SPI_Receive+0x19c>
 8007624:	f7fe fd40 	bl	80060a8 <HAL_GetTick>
 8007628:	4602      	mov	r2, r0
 800762a:	69bb      	ldr	r3, [r7, #24]
 800762c:	1ad3      	subs	r3, r2, r3
 800762e:	683a      	ldr	r2, [r7, #0]
 8007630:	429a      	cmp	r2, r3
 8007632:	d802      	bhi.n	800763a <HAL_SPI_Receive+0x19c>
        {
          errorcode = HAL_TIMEOUT;
 8007634:	2303      	movs	r3, #3
 8007636:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007638:	e0c5      	b.n	80077c6 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800763e:	b29b      	uxth	r3, r3
 8007640:	2b00      	cmp	r3, #0
 8007642:	d1cf      	bne.n	80075e4 <HAL_SPI_Receive+0x146>
 8007644:	e02e      	b.n	80076a4 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	f003 0301 	and.w	r3, r3, #1
 8007650:	2b01      	cmp	r3, #1
 8007652:	d110      	bne.n	8007676 <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t*)pData) = hspi->Instance->DR;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	68db      	ldr	r3, [r3, #12]
 800765a:	b29a      	uxth	r2, r3
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	3302      	adds	r3, #2
 8007664:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800766a:	b29b      	uxth	r3, r3
 800766c:	3b01      	subs	r3, #1
 800766e:	b29a      	uxth	r2, r3
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007674:	e011      	b.n	800769a <HAL_SPI_Receive+0x1fc>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d00b      	beq.n	8007694 <HAL_SPI_Receive+0x1f6>
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007682:	d00a      	beq.n	800769a <HAL_SPI_Receive+0x1fc>
 8007684:	f7fe fd10 	bl	80060a8 <HAL_GetTick>
 8007688:	4602      	mov	r2, r0
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	1ad3      	subs	r3, r2, r3
 800768e:	683a      	ldr	r2, [r7, #0]
 8007690:	429a      	cmp	r2, r3
 8007692:	d802      	bhi.n	800769a <HAL_SPI_Receive+0x1fc>
        {
          errorcode = HAL_TIMEOUT;
 8007694:	2303      	movs	r3, #3
 8007696:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007698:	e095      	b.n	80077c6 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800769e:	b29b      	uxth	r3, r3
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d1d0      	bne.n	8007646 <HAL_SPI_Receive+0x1a8>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076ac:	d142      	bne.n	8007734 <HAL_SPI_Receive+0x296>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80076bc:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80076be:	69bb      	ldr	r3, [r7, #24]
 80076c0:	9300      	str	r3, [sp, #0]
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	2201      	movs	r2, #1
 80076c6:	2101      	movs	r1, #1
 80076c8:	68f8      	ldr	r0, [r7, #12]
 80076ca:	f000 fab3 	bl	8007c34 <SPI_WaitFlagStateUntilTimeout>
 80076ce:	4603      	mov	r3, r0
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d002      	beq.n	80076da <HAL_SPI_Receive+0x23c>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 80076d4:	2303      	movs	r3, #3
 80076d6:	77fb      	strb	r3, [r7, #31]
      goto error;
 80076d8:	e075      	b.n	80077c6 <HAL_SPI_Receive+0x328>
    }

    /* Receive last data in 16 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	68db      	ldr	r3, [r3, #12]
 80076de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076e2:	d106      	bne.n	80076f2 <HAL_SPI_Receive+0x254>
    {
      *((uint16_t*)pData) = hspi->Instance->DR;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	68db      	ldr	r3, [r3, #12]
 80076ea:	b29a      	uxth	r2, r3
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	801a      	strh	r2, [r3, #0]
 80076f0:	e006      	b.n	8007700 <HAL_SPI_Receive+0x262>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	330c      	adds	r3, #12
 80076f8:	781b      	ldrb	r3, [r3, #0]
 80076fa:	b2da      	uxtb	r2, r3
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007700:	69bb      	ldr	r3, [r7, #24]
 8007702:	9300      	str	r3, [sp, #0]
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	2201      	movs	r2, #1
 8007708:	2101      	movs	r1, #1
 800770a:	68f8      	ldr	r0, [r7, #12]
 800770c:	f000 fa92 	bl	8007c34 <SPI_WaitFlagStateUntilTimeout>
 8007710:	4603      	mov	r3, r0
 8007712:	2b00      	cmp	r3, #0
 8007714:	d008      	beq.n	8007728 <HAL_SPI_Receive+0x28a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800771a:	f043 0202 	orr.w	r2, r3, #2
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007722:	2303      	movs	r3, #3
 8007724:	77fb      	strb	r3, [r7, #31]
      goto error;
 8007726:	e04e      	b.n	80077c6 <HAL_SPI_Receive+0x328>
    }

    /* Read CRC to Flush DR and RXNE flag */
    tmpreg = hspi->Instance->DR;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	68db      	ldr	r3, [r3, #12]
 800772e:	b29b      	uxth	r3, r3
 8007730:	82fb      	strh	r3, [r7, #22]
    /* To avoid GCC warning */
    UNUSED(tmpreg);
 8007732:	8afb      	ldrh	r3, [r7, #22]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800773c:	d111      	bne.n	8007762 <HAL_SPI_Receive+0x2c4>
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	689b      	ldr	r3, [r3, #8]
 8007742:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007746:	d004      	beq.n	8007752 <HAL_SPI_Receive+0x2b4>
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	689b      	ldr	r3, [r3, #8]
 800774c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007750:	d107      	bne.n	8007762 <HAL_SPI_Receive+0x2c4>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	681a      	ldr	r2, [r3, #0]
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007760:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
    /* Check if CRC error occurred */
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	f003 0310 	and.w	r3, r3, #16
 800776c:	2b10      	cmp	r3, #16
 800776e:	d122      	bne.n	80077b6 <HAL_SPI_Receive+0x318>
    {
      /* Check if CRC error is valid or not (workaround to be applied or not) */
      if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 8007770:	68f8      	ldr	r0, [r7, #12]
 8007772:	f000 fb4f 	bl	8007e14 <SPI_ISCRCErrorValid>
 8007776:	4603      	mov	r3, r0
 8007778:	2b01      	cmp	r3, #1
 800777a:	d117      	bne.n	80077ac <HAL_SPI_Receive+0x30e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007780:	f043 0202 	orr.w	r2, r3, #2
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	655a      	str	r2, [r3, #84]	; 0x54

        /* Reset CRC Calculation */
        SPI_RESET_CRC(hspi);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	6819      	ldr	r1, [r3, #0]
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681a      	ldr	r2, [r3, #0]
 8007792:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007796:	400b      	ands	r3, r1
 8007798:	6013      	str	r3, [r2, #0]
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80077a8:	601a      	str	r2, [r3, #0]
 80077aa:	e004      	b.n	80077b6 <HAL_SPI_Receive+0x318>
      }
      else
      {
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80077b4:	609a      	str	r2, [r3, #8]
      }
    }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d002      	beq.n	80077c4 <HAL_SPI_Receive+0x326>
  {
    errorcode = HAL_ERROR;
 80077be:	2301      	movs	r3, #1
 80077c0:	77fb      	strb	r3, [r7, #31]
 80077c2:	e000      	b.n	80077c6 <HAL_SPI_Receive+0x328>
  }

error :
 80077c4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2201      	movs	r2, #1
 80077ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2200      	movs	r2, #0
 80077d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80077d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80077d8:	4618      	mov	r0, r3
 80077da:	3720      	adds	r7, #32
 80077dc:	46bd      	mov	sp, r7
 80077de:	bd80      	pop	{r7, pc}

080077e0 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b08e      	sub	sp, #56	; 0x38
 80077e4:	af02      	add	r7, sp, #8
 80077e6:	60f8      	str	r0, [r7, #12]
 80077e8:	60b9      	str	r1, [r7, #8]
 80077ea:	607a      	str	r2, [r7, #4]
 80077ec:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 80077ee:	2300      	movs	r3, #0
 80077f0:	627b      	str	r3, [r7, #36]	; 0x24
 80077f2:	2300      	movs	r3, #0
 80077f4:	623b      	str	r3, [r7, #32]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
 80077f6:	2300      	movs	r3, #0
 80077f8:	837b      	strh	r3, [r7, #26]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80077fa:	2300      	movs	r3, #0
 80077fc:	61fb      	str	r3, [r7, #28]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 80077fe:	2301      	movs	r3, #1
 8007800:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007802:	2300      	movs	r3, #0
 8007804:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800780e:	2b01      	cmp	r3, #1
 8007810:	d101      	bne.n	8007816 <HAL_SPI_TransmitReceive+0x36>
 8007812:	2302      	movs	r3, #2
 8007814:	e20a      	b.n	8007c2c <HAL_SPI_TransmitReceive+0x44c>
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2201      	movs	r2, #1
 800781a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800781e:	f7fe fc43 	bl	80060a8 <HAL_GetTick>
 8007822:	61f8      	str	r0, [r7, #28]
  
  tmp  = hspi->State;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800782a:	b2db      	uxtb	r3, r3
 800782c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp1 = hspi->Init.Mode;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	623b      	str	r3, [r7, #32]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8007834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007836:	2b01      	cmp	r3, #1
 8007838:	d00e      	beq.n	8007858 <HAL_SPI_TransmitReceive+0x78>
 800783a:	6a3b      	ldr	r3, [r7, #32]
 800783c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007840:	d106      	bne.n	8007850 <HAL_SPI_TransmitReceive+0x70>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	689b      	ldr	r3, [r3, #8]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d102      	bne.n	8007850 <HAL_SPI_TransmitReceive+0x70>
 800784a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800784c:	2b04      	cmp	r3, #4
 800784e:	d003      	beq.n	8007858 <HAL_SPI_TransmitReceive+0x78>
  {
    errorcode = HAL_BUSY;
 8007850:	2302      	movs	r3, #2
 8007852:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007856:	e1df      	b.n	8007c18 <HAL_SPI_TransmitReceive+0x438>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d005      	beq.n	800786a <HAL_SPI_TransmitReceive+0x8a>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d002      	beq.n	800786a <HAL_SPI_TransmitReceive+0x8a>
 8007864:	887b      	ldrh	r3, [r7, #2]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d103      	bne.n	8007872 <HAL_SPI_TransmitReceive+0x92>
  {
    errorcode = HAL_ERROR;
 800786a:	2301      	movs	r3, #1
 800786c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007870:	e1d2      	b.n	8007c18 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007878:	b2db      	uxtb	r3, r3
 800787a:	2b01      	cmp	r3, #1
 800787c:	d103      	bne.n	8007886 <HAL_SPI_TransmitReceive+0xa6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2205      	movs	r2, #5
 8007882:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	2200      	movs	r2, #0
 800788a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	687a      	ldr	r2, [r7, #4]
 8007890:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	887a      	ldrh	r2, [r7, #2]
 8007896:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	887a      	ldrh	r2, [r7, #2]
 800789c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	68ba      	ldr	r2, [r7, #8]
 80078a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	887a      	ldrh	r2, [r7, #2]
 80078a8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	887a      	ldrh	r2, [r7, #2]
 80078ae:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2200      	movs	r2, #0
 80078b4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2200      	movs	r2, #0
 80078ba:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078c4:	d110      	bne.n	80078e8 <HAL_SPI_TransmitReceive+0x108>
  {
    SPI_RESET_CRC(hspi);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	6819      	ldr	r1, [r3, #0]
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80078d4:	400b      	ands	r3, r1
 80078d6:	6013      	str	r3, [r2, #0]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80078e6:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078f2:	2b40      	cmp	r3, #64	; 0x40
 80078f4:	d007      	beq.n	8007906 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007904:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	68db      	ldr	r3, [r3, #12]
 800790a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800790e:	f040 8084 	bne.w	8007a1a <HAL_SPI_TransmitReceive+0x23a>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d004      	beq.n	8007924 <HAL_SPI_TransmitReceive+0x144>
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800791e:	b29b      	uxth	r3, r3
 8007920:	2b01      	cmp	r3, #1
 8007922:	d16f      	bne.n	8007a04 <HAL_SPI_TransmitReceive+0x224>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	881a      	ldrh	r2, [r3, #0]
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	3302      	adds	r3, #2
 8007932:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007938:	b29b      	uxth	r3, r3
 800793a:	3b01      	subs	r3, #1
 800793c:	b29a      	uxth	r2, r3
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007942:	e05f      	b.n	8007a04 <HAL_SPI_TransmitReceive+0x224>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8007944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007946:	2b00      	cmp	r3, #0
 8007948:	d02e      	beq.n	80079a8 <HAL_SPI_TransmitReceive+0x1c8>
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800794e:	b29b      	uxth	r3, r3
 8007950:	2b00      	cmp	r3, #0
 8007952:	d029      	beq.n	80079a8 <HAL_SPI_TransmitReceive+0x1c8>
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	f003 0302 	and.w	r3, r3, #2
 800795e:	2b02      	cmp	r3, #2
 8007960:	d122      	bne.n	80079a8 <HAL_SPI_TransmitReceive+0x1c8>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	881a      	ldrh	r2, [r3, #0]
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	3302      	adds	r3, #2
 8007970:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007976:	b29b      	uxth	r3, r3
 8007978:	3b01      	subs	r3, #1
 800797a:	b29a      	uxth	r2, r3
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8007980:	2300      	movs	r3, #0
 8007982:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007988:	b29b      	uxth	r3, r3
 800798a:	2b00      	cmp	r3, #0
 800798c:	d10c      	bne.n	80079a8 <HAL_SPI_TransmitReceive+0x1c8>
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007992:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007996:	d107      	bne.n	80079a8 <HAL_SPI_TransmitReceive+0x1c8>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80079a6:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079ac:	b29b      	uxth	r3, r3
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d018      	beq.n	80079e4 <HAL_SPI_TransmitReceive+0x204>
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	f003 0301 	and.w	r3, r3, #1
 80079bc:	2b01      	cmp	r3, #1
 80079be:	d111      	bne.n	80079e4 <HAL_SPI_TransmitReceive+0x204>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	68db      	ldr	r3, [r3, #12]
 80079c6:	b29a      	uxth	r2, r3
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	3302      	adds	r3, #2
 80079d0:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	3b01      	subs	r3, #1
 80079da:	b29a      	uxth	r2, r3
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 80079e0:	2301      	movs	r3, #1
 80079e2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80079e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079ea:	d00b      	beq.n	8007a04 <HAL_SPI_TransmitReceive+0x224>
 80079ec:	f7fe fb5c 	bl	80060a8 <HAL_GetTick>
 80079f0:	4602      	mov	r2, r0
 80079f2:	69fb      	ldr	r3, [r7, #28]
 80079f4:	1ad3      	subs	r3, r2, r3
 80079f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d803      	bhi.n	8007a04 <HAL_SPI_TransmitReceive+0x224>
      {
        errorcode = HAL_TIMEOUT;
 80079fc:	2303      	movs	r3, #3
 80079fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007a02:	e109      	b.n	8007c18 <HAL_SPI_TransmitReceive+0x438>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d19a      	bne.n	8007944 <HAL_SPI_TransmitReceive+0x164>
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d195      	bne.n	8007944 <HAL_SPI_TransmitReceive+0x164>
 8007a18:	e082      	b.n	8007b20 <HAL_SPI_TransmitReceive+0x340>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d004      	beq.n	8007a2c <HAL_SPI_TransmitReceive+0x24c>
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d16f      	bne.n	8007b0c <HAL_SPI_TransmitReceive+0x32c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	330c      	adds	r3, #12
 8007a32:	68ba      	ldr	r2, [r7, #8]
 8007a34:	7812      	ldrb	r2, [r2, #0]
 8007a36:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	3301      	adds	r3, #1
 8007a3c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a42:	b29b      	uxth	r3, r3
 8007a44:	3b01      	subs	r3, #1
 8007a46:	b29a      	uxth	r2, r3
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a4c:	e05e      	b.n	8007b0c <HAL_SPI_TransmitReceive+0x32c>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8007a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d02e      	beq.n	8007ab2 <HAL_SPI_TransmitReceive+0x2d2>
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d029      	beq.n	8007ab2 <HAL_SPI_TransmitReceive+0x2d2>
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	f003 0302 	and.w	r3, r3, #2
 8007a68:	2b02      	cmp	r3, #2
 8007a6a:	d122      	bne.n	8007ab2 <HAL_SPI_TransmitReceive+0x2d2>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	1c5a      	adds	r2, r3, #1
 8007a70:	60ba      	str	r2, [r7, #8]
 8007a72:	68fa      	ldr	r2, [r7, #12]
 8007a74:	6812      	ldr	r2, [r2, #0]
 8007a76:	320c      	adds	r2, #12
 8007a78:	781b      	ldrb	r3, [r3, #0]
 8007a7a:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a80:	b29b      	uxth	r3, r3
 8007a82:	3b01      	subs	r3, #1
 8007a84:	b29a      	uxth	r2, r3
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a92:	b29b      	uxth	r3, r3
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d10c      	bne.n	8007ab2 <HAL_SPI_TransmitReceive+0x2d2>
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007aa0:	d107      	bne.n	8007ab2 <HAL_SPI_TransmitReceive+0x2d2>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	681a      	ldr	r2, [r3, #0]
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007ab0:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d017      	beq.n	8007aec <HAL_SPI_TransmitReceive+0x30c>
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	f003 0301 	and.w	r3, r3, #1
 8007ac6:	2b01      	cmp	r3, #1
 8007ac8:	d110      	bne.n	8007aec <HAL_SPI_TransmitReceive+0x30c>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	68d9      	ldr	r1, [r3, #12]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	1c5a      	adds	r2, r3, #1
 8007ad4:	607a      	str	r2, [r7, #4]
 8007ad6:	b2ca      	uxtb	r2, r1
 8007ad8:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	3b01      	subs	r3, #1
 8007ae2:	b29a      	uxth	r2, r3
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8007aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007af2:	d00b      	beq.n	8007b0c <HAL_SPI_TransmitReceive+0x32c>
 8007af4:	f7fe fad8 	bl	80060a8 <HAL_GetTick>
 8007af8:	4602      	mov	r2, r0
 8007afa:	69fb      	ldr	r3, [r7, #28]
 8007afc:	1ad3      	subs	r3, r2, r3
 8007afe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b00:	429a      	cmp	r2, r3
 8007b02:	d803      	bhi.n	8007b0c <HAL_SPI_TransmitReceive+0x32c>
      {
        errorcode = HAL_TIMEOUT;
 8007b04:	2303      	movs	r3, #3
 8007b06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007b0a:	e085      	b.n	8007c18 <HAL_SPI_TransmitReceive+0x438>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d19b      	bne.n	8007a4e <HAL_SPI_TransmitReceive+0x26e>
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b1a:	b29b      	uxth	r3, r3
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d196      	bne.n	8007a4e <HAL_SPI_TransmitReceive+0x26e>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b28:	d11a      	bne.n	8007b60 <HAL_SPI_TransmitReceive+0x380>
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007b2a:	69fb      	ldr	r3, [r7, #28]
 8007b2c:	9300      	str	r3, [sp, #0]
 8007b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b30:	2201      	movs	r2, #1
 8007b32:	2101      	movs	r1, #1
 8007b34:	68f8      	ldr	r0, [r7, #12]
 8007b36:	f000 f87d 	bl	8007c34 <SPI_WaitFlagStateUntilTimeout>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d009      	beq.n	8007b54 <HAL_SPI_TransmitReceive+0x374>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b44:	f043 0202 	orr.w	r2, r3, #2
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007b4c:	2303      	movs	r3, #3
 8007b4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 8007b52:	e061      	b.n	8007c18 <HAL_SPI_TransmitReceive+0x438>
    }
    /* Read CRC */
    tmpreg1 = hspi->Instance->DR;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	68db      	ldr	r3, [r3, #12]
 8007b5a:	b29b      	uxth	r3, r3
 8007b5c:	837b      	strh	r3, [r7, #26]
    /* To avoid GCC warning */
    UNUSED(tmpreg1);
 8007b5e:	8b7b      	ldrh	r3, [r7, #26]
  }

  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	f003 0310 	and.w	r3, r3, #16
 8007b6a:	2b10      	cmp	r3, #16
 8007b6c:	d125      	bne.n	8007bba <HAL_SPI_TransmitReceive+0x3da>
  {
    /* Check if CRC error is valid or not (workaround to be applied or not) */
    if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 8007b6e:	68f8      	ldr	r0, [r7, #12]
 8007b70:	f000 f950 	bl	8007e14 <SPI_ISCRCErrorValid>
 8007b74:	4603      	mov	r3, r0
 8007b76:	2b01      	cmp	r3, #1
 8007b78:	d11a      	bne.n	8007bb0 <HAL_SPI_TransmitReceive+0x3d0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b7e:	f043 0202 	orr.w	r2, r3, #2
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	655a      	str	r2, [r3, #84]	; 0x54

      /* Reset CRC Calculation */
      SPI_RESET_CRC(hspi);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	6819      	ldr	r1, [r3, #0]
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007b94:	400b      	ands	r3, r1
 8007b96:	6013      	str	r3, [r2, #0]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	681a      	ldr	r2, [r3, #0]
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007ba6:	601a      	str	r2, [r3, #0]

   	  errorcode = HAL_ERROR;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007bae:	e004      	b.n	8007bba <HAL_SPI_TransmitReceive+0x3da>
    }
    else
    {
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007bb8:	609a      	str	r2, [r3, #8]
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8007bba:	69fb      	ldr	r3, [r7, #28]
 8007bbc:	9300      	str	r3, [sp, #0]
 8007bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bc0:	2201      	movs	r2, #1
 8007bc2:	2102      	movs	r1, #2
 8007bc4:	68f8      	ldr	r0, [r7, #12]
 8007bc6:	f000 f835 	bl	8007c34 <SPI_WaitFlagStateUntilTimeout>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d003      	beq.n	8007bd8 <HAL_SPI_TransmitReceive+0x3f8>
  {
    errorcode = HAL_TIMEOUT;
 8007bd0:	2303      	movs	r3, #3
 8007bd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007bd6:	e01f      	b.n	8007c18 <HAL_SPI_TransmitReceive+0x438>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8007bd8:	69fa      	ldr	r2, [r7, #28]
 8007bda:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007bdc:	68f8      	ldr	r0, [r7, #12]
 8007bde:	f000 f892 	bl	8007d06 <SPI_CheckFlag_BSY>
 8007be2:	4603      	mov	r3, r0
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d006      	beq.n	8007bf6 <HAL_SPI_TransmitReceive+0x416>
  {
    errorcode = HAL_ERROR;
 8007be8:	2301      	movs	r3, #1
 8007bea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2220      	movs	r2, #32
 8007bf2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007bf4:	e010      	b.n	8007c18 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	689b      	ldr	r3, [r3, #8]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d10b      	bne.n	8007c16 <HAL_SPI_TransmitReceive+0x436>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007bfe:	2300      	movs	r3, #0
 8007c00:	617b      	str	r3, [r7, #20]
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	68db      	ldr	r3, [r3, #12]
 8007c08:	617b      	str	r3, [r7, #20]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	689b      	ldr	r3, [r3, #8]
 8007c10:	617b      	str	r3, [r7, #20]
 8007c12:	697b      	ldr	r3, [r7, #20]
 8007c14:	e000      	b.n	8007c18 <HAL_SPI_TransmitReceive+0x438>
  }
  
error :
 8007c16:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007c28:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3730      	adds	r7, #48	; 0x30
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}

08007c34 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b084      	sub	sp, #16
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	60f8      	str	r0, [r7, #12]
 8007c3c:	60b9      	str	r1, [r7, #8]
 8007c3e:	607a      	str	r2, [r7, #4]
 8007c40:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8007c42:	e04d      	b.n	8007ce0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c4a:	d049      	beq.n	8007ce0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d007      	beq.n	8007c62 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8007c52:	f7fe fa29 	bl	80060a8 <HAL_GetTick>
 8007c56:	4602      	mov	r2, r0
 8007c58:	69bb      	ldr	r3, [r7, #24]
 8007c5a:	1ad3      	subs	r3, r2, r3
 8007c5c:	683a      	ldr	r2, [r7, #0]
 8007c5e:	429a      	cmp	r2, r3
 8007c60:	d83e      	bhi.n	8007ce0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	685a      	ldr	r2, [r3, #4]
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007c70:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	685b      	ldr	r3, [r3, #4]
 8007c76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c7a:	d111      	bne.n	8007ca0 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	689b      	ldr	r3, [r3, #8]
 8007c80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c84:	d004      	beq.n	8007c90 <SPI_WaitFlagStateUntilTimeout+0x5c>
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c8e:	d107      	bne.n	8007ca0 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	681a      	ldr	r2, [r3, #0]
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ca4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ca8:	d110      	bne.n	8007ccc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	6819      	ldr	r1, [r3, #0]
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681a      	ldr	r2, [r3, #0]
 8007cb4:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007cb8:	400b      	ands	r3, r1
 8007cba:	6013      	str	r3, [r2, #0]
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	681a      	ldr	r2, [r3, #0]
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007cca:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2201      	movs	r2, #1
 8007cd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007cdc:	2303      	movs	r3, #3
 8007cde:	e00e      	b.n	8007cfe <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	689a      	ldr	r2, [r3, #8]
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	4013      	ands	r3, r2
 8007cea:	68ba      	ldr	r2, [r7, #8]
 8007cec:	429a      	cmp	r2, r3
 8007cee:	d101      	bne.n	8007cf4 <SPI_WaitFlagStateUntilTimeout+0xc0>
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	e000      	b.n	8007cf6 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	429a      	cmp	r2, r3
 8007cfa:	d1a3      	bne.n	8007c44 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8007cfc:	2300      	movs	r3, #0
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3710      	adds	r7, #16
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}

08007d06 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007d06:	b580      	push	{r7, lr}
 8007d08:	b086      	sub	sp, #24
 8007d0a:	af02      	add	r7, sp, #8
 8007d0c:	60f8      	str	r0, [r7, #12]
 8007d0e:	60b9      	str	r1, [r7, #8]
 8007d10:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	9300      	str	r3, [sp, #0]
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	2180      	movs	r1, #128	; 0x80
 8007d1c:	68f8      	ldr	r0, [r7, #12]
 8007d1e:	f7ff ff89 	bl	8007c34 <SPI_WaitFlagStateUntilTimeout>
 8007d22:	4603      	mov	r3, r0
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d007      	beq.n	8007d38 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d2c:	f043 0220 	orr.w	r2, r3, #32
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8007d34:	2303      	movs	r3, #3
 8007d36:	e000      	b.n	8007d3a <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8007d38:	2300      	movs	r3, #0
}
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	3710      	adds	r7, #16
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}
	...

08007d44 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b082      	sub	sp, #8
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d101      	bne.n	8007d56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007d52:	2301      	movs	r3, #1
 8007d54:	e057      	b.n	8007e06 <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d102      	bne.n	8007d68 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f7ff fa32 	bl	80071cc <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2202      	movs	r2, #2
 8007d6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	681a      	ldr	r2, [r3, #0]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d7e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	685a      	ldr	r2, [r3, #4]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	689b      	ldr	r3, [r3, #8]
 8007d88:	431a      	orrs	r2, r3
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	68db      	ldr	r3, [r3, #12]
 8007d8e:	431a      	orrs	r2, r3
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	691b      	ldr	r3, [r3, #16]
 8007d94:	431a      	orrs	r2, r3
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	695b      	ldr	r3, [r3, #20]
 8007d9a:	431a      	orrs	r2, r3
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	699b      	ldr	r3, [r3, #24]
 8007da0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007da4:	431a      	orrs	r2, r3
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	69db      	ldr	r3, [r3, #28]
 8007daa:	431a      	orrs	r2, r3
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6a1b      	ldr	r3, [r3, #32]
 8007db0:	ea42 0103 	orr.w	r1, r2, r3
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	430a      	orrs	r2, r1
 8007dbe:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	699b      	ldr	r3, [r3, #24]
 8007dc4:	0c1b      	lsrs	r3, r3, #16
 8007dc6:	f003 0104 	and.w	r1, r3, #4
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	430a      	orrs	r2, r1
 8007dd4:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	687a      	ldr	r2, [r7, #4]
 8007ddc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007dde:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	69da      	ldr	r2, [r3, #28]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007dee:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8007df0:	4b07      	ldr	r3, [pc, #28]	; (8007e10 <HAL_SPI_Init+0xcc>)
 8007df2:	2200      	movs	r2, #0
 8007df4:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8007e04:	2300      	movs	r3, #0
}
 8007e06:	4618      	mov	r0, r3
 8007e08:	3708      	adds	r7, #8
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}
 8007e0e:	bf00      	nop
 8007e10:	20001004 	.word	0x20001004

08007e14 <SPI_ISCRCErrorValid>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval CRC error validity (SPI_INVALID_CRC_ERROR or SPI_VALID_CRC_ERROR).  
*/
uint8_t SPI_ISCRCErrorValid(SPI_HandleTypeDef *hspi)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b083      	sub	sp, #12
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  return (SPI_VALID_CRC_ERROR);
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);

  return (SPI_VALID_CRC_ERROR);
 8007e1c:	2301      	movs	r3, #1
#endif
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	370c      	adds	r7, #12
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bc80      	pop	{r7}
 8007e26:	4770      	bx	lr

08007e28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d101      	bne.n	8007e3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e36:	2301      	movs	r3, #1
 8007e38:	e01d      	b.n	8007e76 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e40:	b2db      	uxtb	r3, r3
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d106      	bne.n	8007e54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 f815 	bl	8007e7e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2202      	movs	r2, #2
 8007e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	3304      	adds	r3, #4
 8007e64:	4619      	mov	r1, r3
 8007e66:	4610      	mov	r0, r2
 8007e68:	f000 f8fc 	bl	8008064 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2201      	movs	r2, #1
 8007e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007e74:	2300      	movs	r3, #0
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3708      	adds	r7, #8
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}

08007e7e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007e7e:	b480      	push	{r7}
 8007e80:	b083      	sub	sp, #12
 8007e82:	af00      	add	r7, sp, #0
 8007e84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007e86:	bf00      	nop
 8007e88:	370c      	adds	r7, #12
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bc80      	pop	{r7}
 8007e8e:	4770      	bx	lr

08007e90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b085      	sub	sp, #20
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	68da      	ldr	r2, [r3, #12]
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f042 0201 	orr.w	r2, r2, #1
 8007ea6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	689b      	ldr	r3, [r3, #8]
 8007eae:	f003 0307 	and.w	r3, r3, #7
 8007eb2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	2b06      	cmp	r3, #6
 8007eb8:	d007      	beq.n	8007eca <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	681a      	ldr	r2, [r3, #0]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f042 0201 	orr.w	r2, r2, #1
 8007ec8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007eca:	2300      	movs	r3, #0
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	3714      	adds	r7, #20
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	bc80      	pop	{r7}
 8007ed4:	4770      	bx	lr

08007ed6 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007ed6:	b580      	push	{r7, lr}
 8007ed8:	b082      	sub	sp, #8
 8007eda:	af00      	add	r7, sp, #0
 8007edc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d101      	bne.n	8007ee8 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e01d      	b.n	8007f24 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007eee:	b2db      	uxtb	r3, r3
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d106      	bne.n	8007f02 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f000 f815 	bl	8007f2c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2202      	movs	r2, #2
 8007f06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	3304      	adds	r3, #4
 8007f12:	4619      	mov	r1, r3
 8007f14:	4610      	mov	r0, r2
 8007f16:	f000 f8a5 	bl	8008064 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2201      	movs	r2, #1
 8007f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f22:	2300      	movs	r3, #0
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3708      	adds	r7, #8
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b083      	sub	sp, #12
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8007f34:	bf00      	nop
 8007f36:	370c      	adds	r7, #12
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bc80      	pop	{r7}
 8007f3c:	4770      	bx	lr
	...

08007f40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b084      	sub	sp, #16
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
 8007f48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	2201      	movs	r2, #1
 8007f50:	6839      	ldr	r1, [r7, #0]
 8007f52:	4618      	mov	r0, r3
 8007f54:	f000 fa70 	bl	8008438 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a10      	ldr	r2, [pc, #64]	; (8007fa0 <HAL_TIM_PWM_Start+0x60>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d107      	bne.n	8007f72 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007f70:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	689b      	ldr	r3, [r3, #8]
 8007f78:	f003 0307 	and.w	r3, r3, #7
 8007f7c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2b06      	cmp	r3, #6
 8007f82:	d007      	beq.n	8007f94 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f042 0201 	orr.w	r2, r2, #1
 8007f92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007f94:	2300      	movs	r3, #0
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3710      	adds	r7, #16
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd80      	pop	{r7, pc}
 8007f9e:	bf00      	nop
 8007fa0:	40012c00 	.word	0x40012c00

08007fa4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b084      	sub	sp, #16
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	60f8      	str	r0, [r7, #12]
 8007fac:	60b9      	str	r1, [r7, #8]
 8007fae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fb6:	2b01      	cmp	r3, #1
 8007fb8:	d101      	bne.n	8007fbe <HAL_TIM_OC_ConfigChannel+0x1a>
 8007fba:	2302      	movs	r3, #2
 8007fbc:	e04e      	b.n	800805c <HAL_TIM_OC_ConfigChannel+0xb8>
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2201      	movs	r2, #1
 8007fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2202      	movs	r2, #2
 8007fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2b0c      	cmp	r3, #12
 8007fd2:	d839      	bhi.n	8008048 <HAL_TIM_OC_ConfigChannel+0xa4>
 8007fd4:	a201      	add	r2, pc, #4	; (adr r2, 8007fdc <HAL_TIM_OC_ConfigChannel+0x38>)
 8007fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fda:	bf00      	nop
 8007fdc:	08008011 	.word	0x08008011
 8007fe0:	08008049 	.word	0x08008049
 8007fe4:	08008049 	.word	0x08008049
 8007fe8:	08008049 	.word	0x08008049
 8007fec:	0800801f 	.word	0x0800801f
 8007ff0:	08008049 	.word	0x08008049
 8007ff4:	08008049 	.word	0x08008049
 8007ff8:	08008049 	.word	0x08008049
 8007ffc:	0800802d 	.word	0x0800802d
 8008000:	08008049 	.word	0x08008049
 8008004:	08008049 	.word	0x08008049
 8008008:	08008049 	.word	0x08008049
 800800c:	0800803b 	.word	0x0800803b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	68b9      	ldr	r1, [r7, #8]
 8008016:	4618      	mov	r0, r3
 8008018:	f000 f886 	bl	8008128 <TIM_OC1_SetConfig>
      break;
 800801c:	e015      	b.n	800804a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	68b9      	ldr	r1, [r7, #8]
 8008024:	4618      	mov	r0, r3
 8008026:	f000 f8e5 	bl	80081f4 <TIM_OC2_SetConfig>
      break;
 800802a:	e00e      	b.n	800804a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	68b9      	ldr	r1, [r7, #8]
 8008032:	4618      	mov	r0, r3
 8008034:	f000 f948 	bl	80082c8 <TIM_OC3_SetConfig>
      break;
 8008038:	e007      	b.n	800804a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	68b9      	ldr	r1, [r7, #8]
 8008040:	4618      	mov	r0, r3
 8008042:	f000 f9ab 	bl	800839c <TIM_OC4_SetConfig>
      break;
 8008046:	e000      	b.n	800804a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8008048:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	2201      	movs	r2, #1
 800804e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2200      	movs	r2, #0
 8008056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800805a:	2300      	movs	r3, #0
}
 800805c:	4618      	mov	r0, r3
 800805e:	3710      	adds	r7, #16
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}

08008064 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008064:	b480      	push	{r7}
 8008066:	b085      	sub	sp, #20
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
 800806c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	4a29      	ldr	r2, [pc, #164]	; (800811c <TIM_Base_SetConfig+0xb8>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d00b      	beq.n	8008094 <TIM_Base_SetConfig+0x30>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008082:	d007      	beq.n	8008094 <TIM_Base_SetConfig+0x30>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	4a26      	ldr	r2, [pc, #152]	; (8008120 <TIM_Base_SetConfig+0xbc>)
 8008088:	4293      	cmp	r3, r2
 800808a:	d003      	beq.n	8008094 <TIM_Base_SetConfig+0x30>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	4a25      	ldr	r2, [pc, #148]	; (8008124 <TIM_Base_SetConfig+0xc0>)
 8008090:	4293      	cmp	r3, r2
 8008092:	d108      	bne.n	80080a6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800809a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	68fa      	ldr	r2, [r7, #12]
 80080a2:	4313      	orrs	r3, r2
 80080a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	4a1c      	ldr	r2, [pc, #112]	; (800811c <TIM_Base_SetConfig+0xb8>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d00b      	beq.n	80080c6 <TIM_Base_SetConfig+0x62>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080b4:	d007      	beq.n	80080c6 <TIM_Base_SetConfig+0x62>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	4a19      	ldr	r2, [pc, #100]	; (8008120 <TIM_Base_SetConfig+0xbc>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d003      	beq.n	80080c6 <TIM_Base_SetConfig+0x62>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	4a18      	ldr	r2, [pc, #96]	; (8008124 <TIM_Base_SetConfig+0xc0>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d108      	bne.n	80080d8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	68db      	ldr	r3, [r3, #12]
 80080d2:	68fa      	ldr	r2, [r7, #12]
 80080d4:	4313      	orrs	r3, r2
 80080d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	695b      	ldr	r3, [r3, #20]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	68fa      	ldr	r2, [r7, #12]
 80080ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	689a      	ldr	r2, [r3, #8]
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	681a      	ldr	r2, [r3, #0]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	4a07      	ldr	r2, [pc, #28]	; (800811c <TIM_Base_SetConfig+0xb8>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d103      	bne.n	800810c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	691a      	ldr	r2, [r3, #16]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2201      	movs	r2, #1
 8008110:	615a      	str	r2, [r3, #20]
}
 8008112:	bf00      	nop
 8008114:	3714      	adds	r7, #20
 8008116:	46bd      	mov	sp, r7
 8008118:	bc80      	pop	{r7}
 800811a:	4770      	bx	lr
 800811c:	40012c00 	.word	0x40012c00
 8008120:	40000400 	.word	0x40000400
 8008124:	40000800 	.word	0x40000800

08008128 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008128:	b480      	push	{r7}
 800812a:	b087      	sub	sp, #28
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
 8008130:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6a1b      	ldr	r3, [r3, #32]
 8008136:	f023 0201 	bic.w	r2, r3, #1
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6a1b      	ldr	r3, [r3, #32]
 8008142:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	699b      	ldr	r3, [r3, #24]
 800814e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008156:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	f023 0303 	bic.w	r3, r3, #3
 800815e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	68fa      	ldr	r2, [r7, #12]
 8008166:	4313      	orrs	r3, r2
 8008168:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	f023 0302 	bic.w	r3, r3, #2
 8008170:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	689b      	ldr	r3, [r3, #8]
 8008176:	697a      	ldr	r2, [r7, #20]
 8008178:	4313      	orrs	r3, r2
 800817a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	4a1c      	ldr	r2, [pc, #112]	; (80081f0 <TIM_OC1_SetConfig+0xc8>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d10c      	bne.n	800819e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	f023 0308 	bic.w	r3, r3, #8
 800818a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	68db      	ldr	r3, [r3, #12]
 8008190:	697a      	ldr	r2, [r7, #20]
 8008192:	4313      	orrs	r3, r2
 8008194:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	f023 0304 	bic.w	r3, r3, #4
 800819c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	4a13      	ldr	r2, [pc, #76]	; (80081f0 <TIM_OC1_SetConfig+0xc8>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d111      	bne.n	80081ca <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80081ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80081b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	695b      	ldr	r3, [r3, #20]
 80081ba:	693a      	ldr	r2, [r7, #16]
 80081bc:	4313      	orrs	r3, r2
 80081be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	699b      	ldr	r3, [r3, #24]
 80081c4:	693a      	ldr	r2, [r7, #16]
 80081c6:	4313      	orrs	r3, r2
 80081c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	693a      	ldr	r2, [r7, #16]
 80081ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	68fa      	ldr	r2, [r7, #12]
 80081d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	685a      	ldr	r2, [r3, #4]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	697a      	ldr	r2, [r7, #20]
 80081e2:	621a      	str	r2, [r3, #32]
}
 80081e4:	bf00      	nop
 80081e6:	371c      	adds	r7, #28
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bc80      	pop	{r7}
 80081ec:	4770      	bx	lr
 80081ee:	bf00      	nop
 80081f0:	40012c00 	.word	0x40012c00

080081f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80081f4:	b480      	push	{r7}
 80081f6:	b087      	sub	sp, #28
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
 80081fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6a1b      	ldr	r3, [r3, #32]
 8008202:	f023 0210 	bic.w	r2, r3, #16
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6a1b      	ldr	r3, [r3, #32]
 800820e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	685b      	ldr	r3, [r3, #4]
 8008214:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	699b      	ldr	r3, [r3, #24]
 800821a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008222:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800822a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	021b      	lsls	r3, r3, #8
 8008232:	68fa      	ldr	r2, [r7, #12]
 8008234:	4313      	orrs	r3, r2
 8008236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	f023 0320 	bic.w	r3, r3, #32
 800823e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	689b      	ldr	r3, [r3, #8]
 8008244:	011b      	lsls	r3, r3, #4
 8008246:	697a      	ldr	r2, [r7, #20]
 8008248:	4313      	orrs	r3, r2
 800824a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	4a1d      	ldr	r2, [pc, #116]	; (80082c4 <TIM_OC2_SetConfig+0xd0>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d10d      	bne.n	8008270 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800825a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	68db      	ldr	r3, [r3, #12]
 8008260:	011b      	lsls	r3, r3, #4
 8008262:	697a      	ldr	r2, [r7, #20]
 8008264:	4313      	orrs	r3, r2
 8008266:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800826e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	4a14      	ldr	r2, [pc, #80]	; (80082c4 <TIM_OC2_SetConfig+0xd0>)
 8008274:	4293      	cmp	r3, r2
 8008276:	d113      	bne.n	80082a0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008278:	693b      	ldr	r3, [r7, #16]
 800827a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800827e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008286:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	695b      	ldr	r3, [r3, #20]
 800828c:	009b      	lsls	r3, r3, #2
 800828e:	693a      	ldr	r2, [r7, #16]
 8008290:	4313      	orrs	r3, r2
 8008292:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	699b      	ldr	r3, [r3, #24]
 8008298:	009b      	lsls	r3, r3, #2
 800829a:	693a      	ldr	r2, [r7, #16]
 800829c:	4313      	orrs	r3, r2
 800829e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	693a      	ldr	r2, [r7, #16]
 80082a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	68fa      	ldr	r2, [r7, #12]
 80082aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	685a      	ldr	r2, [r3, #4]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	697a      	ldr	r2, [r7, #20]
 80082b8:	621a      	str	r2, [r3, #32]
}
 80082ba:	bf00      	nop
 80082bc:	371c      	adds	r7, #28
 80082be:	46bd      	mov	sp, r7
 80082c0:	bc80      	pop	{r7}
 80082c2:	4770      	bx	lr
 80082c4:	40012c00 	.word	0x40012c00

080082c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b087      	sub	sp, #28
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
 80082d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6a1b      	ldr	r3, [r3, #32]
 80082d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6a1b      	ldr	r3, [r3, #32]
 80082e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	69db      	ldr	r3, [r3, #28]
 80082ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f023 0303 	bic.w	r3, r3, #3
 80082fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	68fa      	ldr	r2, [r7, #12]
 8008306:	4313      	orrs	r3, r2
 8008308:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008310:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	689b      	ldr	r3, [r3, #8]
 8008316:	021b      	lsls	r3, r3, #8
 8008318:	697a      	ldr	r2, [r7, #20]
 800831a:	4313      	orrs	r3, r2
 800831c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	4a1d      	ldr	r2, [pc, #116]	; (8008398 <TIM_OC3_SetConfig+0xd0>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d10d      	bne.n	8008342 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800832c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	68db      	ldr	r3, [r3, #12]
 8008332:	021b      	lsls	r3, r3, #8
 8008334:	697a      	ldr	r2, [r7, #20]
 8008336:	4313      	orrs	r3, r2
 8008338:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008340:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	4a14      	ldr	r2, [pc, #80]	; (8008398 <TIM_OC3_SetConfig+0xd0>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d113      	bne.n	8008372 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800834a:	693b      	ldr	r3, [r7, #16]
 800834c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008350:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008352:	693b      	ldr	r3, [r7, #16]
 8008354:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008358:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	695b      	ldr	r3, [r3, #20]
 800835e:	011b      	lsls	r3, r3, #4
 8008360:	693a      	ldr	r2, [r7, #16]
 8008362:	4313      	orrs	r3, r2
 8008364:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	699b      	ldr	r3, [r3, #24]
 800836a:	011b      	lsls	r3, r3, #4
 800836c:	693a      	ldr	r2, [r7, #16]
 800836e:	4313      	orrs	r3, r2
 8008370:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	693a      	ldr	r2, [r7, #16]
 8008376:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	68fa      	ldr	r2, [r7, #12]
 800837c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	685a      	ldr	r2, [r3, #4]
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	697a      	ldr	r2, [r7, #20]
 800838a:	621a      	str	r2, [r3, #32]
}
 800838c:	bf00      	nop
 800838e:	371c      	adds	r7, #28
 8008390:	46bd      	mov	sp, r7
 8008392:	bc80      	pop	{r7}
 8008394:	4770      	bx	lr
 8008396:	bf00      	nop
 8008398:	40012c00 	.word	0x40012c00

0800839c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800839c:	b480      	push	{r7}
 800839e:	b087      	sub	sp, #28
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6a1b      	ldr	r3, [r3, #32]
 80083aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6a1b      	ldr	r3, [r3, #32]
 80083b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	685b      	ldr	r3, [r3, #4]
 80083bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	69db      	ldr	r3, [r3, #28]
 80083c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80083ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80083d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	021b      	lsls	r3, r3, #8
 80083da:	68fa      	ldr	r2, [r7, #12]
 80083dc:	4313      	orrs	r3, r2
 80083de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80083e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	689b      	ldr	r3, [r3, #8]
 80083ec:	031b      	lsls	r3, r3, #12
 80083ee:	693a      	ldr	r2, [r7, #16]
 80083f0:	4313      	orrs	r3, r2
 80083f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	4a0f      	ldr	r2, [pc, #60]	; (8008434 <TIM_OC4_SetConfig+0x98>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d109      	bne.n	8008410 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008402:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	695b      	ldr	r3, [r3, #20]
 8008408:	019b      	lsls	r3, r3, #6
 800840a:	697a      	ldr	r2, [r7, #20]
 800840c:	4313      	orrs	r3, r2
 800840e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	697a      	ldr	r2, [r7, #20]
 8008414:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	68fa      	ldr	r2, [r7, #12]
 800841a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	685a      	ldr	r2, [r3, #4]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	693a      	ldr	r2, [r7, #16]
 8008428:	621a      	str	r2, [r3, #32]
}
 800842a:	bf00      	nop
 800842c:	371c      	adds	r7, #28
 800842e:	46bd      	mov	sp, r7
 8008430:	bc80      	pop	{r7}
 8008432:	4770      	bx	lr
 8008434:	40012c00 	.word	0x40012c00

08008438 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008438:	b480      	push	{r7}
 800843a:	b087      	sub	sp, #28
 800843c:	af00      	add	r7, sp, #0
 800843e:	60f8      	str	r0, [r7, #12]
 8008440:	60b9      	str	r1, [r7, #8]
 8008442:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	f003 031f 	and.w	r3, r3, #31
 800844a:	2201      	movs	r2, #1
 800844c:	fa02 f303 	lsl.w	r3, r2, r3
 8008450:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	6a1a      	ldr	r2, [r3, #32]
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	43db      	mvns	r3, r3
 800845a:	401a      	ands	r2, r3
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	6a1a      	ldr	r2, [r3, #32]
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	f003 031f 	and.w	r3, r3, #31
 800846a:	6879      	ldr	r1, [r7, #4]
 800846c:	fa01 f303 	lsl.w	r3, r1, r3
 8008470:	431a      	orrs	r2, r3
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	621a      	str	r2, [r3, #32]
}
 8008476:	bf00      	nop
 8008478:	371c      	adds	r7, #28
 800847a:	46bd      	mov	sp, r7
 800847c:	bc80      	pop	{r7}
 800847e:	4770      	bx	lr

08008480 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b084      	sub	sp, #16
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
 8008488:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	2204      	movs	r2, #4
 8008490:	6839      	ldr	r1, [r7, #0]
 8008492:	4618      	mov	r0, r3
 8008494:	f000 f81e 	bl	80084d4 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80084a6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	689b      	ldr	r3, [r3, #8]
 80084ae:	f003 0307 	and.w	r3, r3, #7
 80084b2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	2b06      	cmp	r3, #6
 80084b8:	d007      	beq.n	80084ca <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	681a      	ldr	r2, [r3, #0]
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f042 0201 	orr.w	r2, r2, #1
 80084c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80084ca:	2300      	movs	r3, #0
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3710      	adds	r7, #16
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b087      	sub	sp, #28
 80084d8:	af00      	add	r7, sp, #0
 80084da:	60f8      	str	r0, [r7, #12]
 80084dc:	60b9      	str	r1, [r7, #8]
 80084de:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	f003 031f 	and.w	r3, r3, #31
 80084e6:	2204      	movs	r2, #4
 80084e8:	fa02 f303 	lsl.w	r3, r2, r3
 80084ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	6a1a      	ldr	r2, [r3, #32]
 80084f2:	697b      	ldr	r3, [r7, #20]
 80084f4:	43db      	mvns	r3, r3
 80084f6:	401a      	ands	r2, r3
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	6a1a      	ldr	r2, [r3, #32]
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	f003 031f 	and.w	r3, r3, #31
 8008506:	6879      	ldr	r1, [r7, #4]
 8008508:	fa01 f303 	lsl.w	r3, r1, r3
 800850c:	431a      	orrs	r2, r3
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	621a      	str	r2, [r3, #32]
}
 8008512:	bf00      	nop
 8008514:	371c      	adds	r7, #28
 8008516:	46bd      	mov	sp, r7
 8008518:	bc80      	pop	{r7}
 800851a:	4770      	bx	lr

0800851c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b082      	sub	sp, #8
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d101      	bne.n	800852e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800852a:	2301      	movs	r3, #1
 800852c:	e03f      	b.n	80085ae <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008534:	b2db      	uxtb	r3, r3
 8008536:	2b00      	cmp	r3, #0
 8008538:	d106      	bne.n	8008548 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2200      	movs	r2, #0
 800853e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f7fc f92e 	bl	80047a4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2224      	movs	r2, #36	; 0x24
 800854c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	68da      	ldr	r2, [r3, #12]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800855e:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f000 fae3 	bl	8008b2c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	691a      	ldr	r2, [r3, #16]
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008574:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	695a      	ldr	r2, [r3, #20]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008584:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	68da      	ldr	r2, [r3, #12]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008594:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2200      	movs	r2, #0
 800859a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2220      	movs	r2, #32
 80085a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2220      	movs	r2, #32
 80085a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80085ac:	2300      	movs	r3, #0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3708      	adds	r7, #8
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}

080085b6 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085b6:	b480      	push	{r7}
 80085b8:	b085      	sub	sp, #20
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	60f8      	str	r0, [r7, #12]
 80085be:	60b9      	str	r1, [r7, #8]
 80085c0:	4613      	mov	r3, r2
 80085c2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80085ca:	b2db      	uxtb	r3, r3
 80085cc:	2b20      	cmp	r3, #32
 80085ce:	d130      	bne.n	8008632 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d002      	beq.n	80085dc <HAL_UART_Transmit_IT+0x26>
 80085d6:	88fb      	ldrh	r3, [r7, #6]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d101      	bne.n	80085e0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80085dc:	2301      	movs	r3, #1
 80085de:	e029      	b.n	8008634 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d101      	bne.n	80085ee <HAL_UART_Transmit_IT+0x38>
 80085ea:	2302      	movs	r3, #2
 80085ec:	e022      	b.n	8008634 <HAL_UART_Transmit_IT+0x7e>
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	2201      	movs	r2, #1
 80085f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	68ba      	ldr	r2, [r7, #8]
 80085fa:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	88fa      	ldrh	r2, [r7, #6]
 8008600:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	88fa      	ldrh	r2, [r7, #6]
 8008606:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2200      	movs	r2, #0
 800860c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2221      	movs	r2, #33	; 0x21
 8008612:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2200      	movs	r2, #0
 800861a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	68da      	ldr	r2, [r3, #12]
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800862c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800862e:	2300      	movs	r3, #0
 8008630:	e000      	b.n	8008634 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8008632:	2302      	movs	r3, #2
  }
}
 8008634:	4618      	mov	r0, r3
 8008636:	3714      	adds	r7, #20
 8008638:	46bd      	mov	sp, r7
 800863a:	bc80      	pop	{r7}
 800863c:	4770      	bx	lr

0800863e <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800863e:	b480      	push	{r7}
 8008640:	b085      	sub	sp, #20
 8008642:	af00      	add	r7, sp, #0
 8008644:	60f8      	str	r0, [r7, #12]
 8008646:	60b9      	str	r1, [r7, #8]
 8008648:	4613      	mov	r3, r2
 800864a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008652:	b2db      	uxtb	r3, r3
 8008654:	2b20      	cmp	r3, #32
 8008656:	d140      	bne.n	80086da <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d002      	beq.n	8008664 <HAL_UART_Receive_IT+0x26>
 800865e:	88fb      	ldrh	r3, [r7, #6]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d101      	bne.n	8008668 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008664:	2301      	movs	r3, #1
 8008666:	e039      	b.n	80086dc <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800866e:	2b01      	cmp	r3, #1
 8008670:	d101      	bne.n	8008676 <HAL_UART_Receive_IT+0x38>
 8008672:	2302      	movs	r3, #2
 8008674:	e032      	b.n	80086dc <HAL_UART_Receive_IT+0x9e>
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	2201      	movs	r2, #1
 800867a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	68ba      	ldr	r2, [r7, #8]
 8008682:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	88fa      	ldrh	r2, [r7, #6]
 8008688:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	88fa      	ldrh	r2, [r7, #6]
 800868e:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2200      	movs	r2, #0
 8008694:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	2222      	movs	r2, #34	; 0x22
 800869a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	2200      	movs	r2, #0
 80086a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	68da      	ldr	r2, [r3, #12]
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80086b4:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	695a      	ldr	r2, [r3, #20]
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f042 0201 	orr.w	r2, r2, #1
 80086c4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	68da      	ldr	r2, [r3, #12]
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f042 0220 	orr.w	r2, r2, #32
 80086d4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80086d6:	2300      	movs	r3, #0
 80086d8:	e000      	b.n	80086dc <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80086da:	2302      	movs	r3, #2
  }
}
 80086dc:	4618      	mov	r0, r3
 80086de:	3714      	adds	r7, #20
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bc80      	pop	{r7}
 80086e4:	4770      	bx	lr
	...

080086e8 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b088      	sub	sp, #32
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	68db      	ldr	r3, [r3, #12]
 80086fe:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	695b      	ldr	r3, [r3, #20]
 8008706:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8008708:	2300      	movs	r3, #0
 800870a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800870c:	2300      	movs	r3, #0
 800870e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008710:	69fb      	ldr	r3, [r7, #28]
 8008712:	f003 030f 	and.w	r3, r3, #15
 8008716:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d10d      	bne.n	800873a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800871e:	69fb      	ldr	r3, [r7, #28]
 8008720:	f003 0320 	and.w	r3, r3, #32
 8008724:	2b00      	cmp	r3, #0
 8008726:	d008      	beq.n	800873a <HAL_UART_IRQHandler+0x52>
 8008728:	69bb      	ldr	r3, [r7, #24]
 800872a:	f003 0320 	and.w	r3, r3, #32
 800872e:	2b00      	cmp	r3, #0
 8008730:	d003      	beq.n	800873a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f000 f979 	bl	8008a2a <UART_Receive_IT>
      return;
 8008738:	e0cb      	b.n	80088d2 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	2b00      	cmp	r3, #0
 800873e:	f000 80ab 	beq.w	8008898 <HAL_UART_IRQHandler+0x1b0>
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	f003 0301 	and.w	r3, r3, #1
 8008748:	2b00      	cmp	r3, #0
 800874a:	d105      	bne.n	8008758 <HAL_UART_IRQHandler+0x70>
 800874c:	69bb      	ldr	r3, [r7, #24]
 800874e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008752:	2b00      	cmp	r3, #0
 8008754:	f000 80a0 	beq.w	8008898 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008758:	69fb      	ldr	r3, [r7, #28]
 800875a:	f003 0301 	and.w	r3, r3, #1
 800875e:	2b00      	cmp	r3, #0
 8008760:	d00a      	beq.n	8008778 <HAL_UART_IRQHandler+0x90>
 8008762:	69bb      	ldr	r3, [r7, #24]
 8008764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008768:	2b00      	cmp	r3, #0
 800876a:	d005      	beq.n	8008778 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008770:	f043 0201 	orr.w	r2, r3, #1
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008778:	69fb      	ldr	r3, [r7, #28]
 800877a:	f003 0304 	and.w	r3, r3, #4
 800877e:	2b00      	cmp	r3, #0
 8008780:	d00a      	beq.n	8008798 <HAL_UART_IRQHandler+0xb0>
 8008782:	697b      	ldr	r3, [r7, #20]
 8008784:	f003 0301 	and.w	r3, r3, #1
 8008788:	2b00      	cmp	r3, #0
 800878a:	d005      	beq.n	8008798 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008790:	f043 0202 	orr.w	r2, r3, #2
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008798:	69fb      	ldr	r3, [r7, #28]
 800879a:	f003 0302 	and.w	r3, r3, #2
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d00a      	beq.n	80087b8 <HAL_UART_IRQHandler+0xd0>
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	f003 0301 	and.w	r3, r3, #1
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d005      	beq.n	80087b8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087b0:	f043 0204 	orr.w	r2, r3, #4
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80087b8:	69fb      	ldr	r3, [r7, #28]
 80087ba:	f003 0308 	and.w	r3, r3, #8
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d00a      	beq.n	80087d8 <HAL_UART_IRQHandler+0xf0>
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	f003 0301 	and.w	r3, r3, #1
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d005      	beq.n	80087d8 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087d0:	f043 0208 	orr.w	r2, r3, #8
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d077      	beq.n	80088d0 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80087e0:	69fb      	ldr	r3, [r7, #28]
 80087e2:	f003 0320 	and.w	r3, r3, #32
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d007      	beq.n	80087fa <HAL_UART_IRQHandler+0x112>
 80087ea:	69bb      	ldr	r3, [r7, #24]
 80087ec:	f003 0320 	and.w	r3, r3, #32
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d002      	beq.n	80087fa <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f000 f918 	bl	8008a2a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	695b      	ldr	r3, [r3, #20]
 8008800:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008804:	2b00      	cmp	r3, #0
 8008806:	bf14      	ite	ne
 8008808:	2301      	movne	r3, #1
 800880a:	2300      	moveq	r3, #0
 800880c:	b2db      	uxtb	r3, r3
 800880e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008814:	f003 0308 	and.w	r3, r3, #8
 8008818:	2b00      	cmp	r3, #0
 800881a:	d102      	bne.n	8008822 <HAL_UART_IRQHandler+0x13a>
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d031      	beq.n	8008886 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f000 f863 	bl	80088ee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	695b      	ldr	r3, [r3, #20]
 800882e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008832:	2b00      	cmp	r3, #0
 8008834:	d023      	beq.n	800887e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	695a      	ldr	r2, [r3, #20]
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008844:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800884a:	2b00      	cmp	r3, #0
 800884c:	d013      	beq.n	8008876 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008852:	4a21      	ldr	r2, [pc, #132]	; (80088d8 <HAL_UART_IRQHandler+0x1f0>)
 8008854:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800885a:	4618      	mov	r0, r3
 800885c:	f7fd fd6c 	bl	8006338 <HAL_DMA_Abort_IT>
 8008860:	4603      	mov	r3, r0
 8008862:	2b00      	cmp	r3, #0
 8008864:	d016      	beq.n	8008894 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800886a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800886c:	687a      	ldr	r2, [r7, #4]
 800886e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008870:	4610      	mov	r0, r2
 8008872:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008874:	e00e      	b.n	8008894 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f7fc f836 	bl	80048e8 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800887c:	e00a      	b.n	8008894 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f7fc f832 	bl	80048e8 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008884:	e006      	b.n	8008894 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	f7fc f82e 	bl	80048e8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2200      	movs	r2, #0
 8008890:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8008892:	e01d      	b.n	80088d0 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008894:	bf00      	nop
    return;
 8008896:	e01b      	b.n	80088d0 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008898:	69fb      	ldr	r3, [r7, #28]
 800889a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d008      	beq.n	80088b4 <HAL_UART_IRQHandler+0x1cc>
 80088a2:	69bb      	ldr	r3, [r7, #24]
 80088a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d003      	beq.n	80088b4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	f000 f84f 	bl	8008950 <UART_Transmit_IT>
    return;
 80088b2:	e00e      	b.n	80088d2 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80088b4:	69fb      	ldr	r3, [r7, #28]
 80088b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d009      	beq.n	80088d2 <HAL_UART_IRQHandler+0x1ea>
 80088be:	69bb      	ldr	r3, [r7, #24]
 80088c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d004      	beq.n	80088d2 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	f000 f896 	bl	80089fa <UART_EndTransmit_IT>
    return;
 80088ce:	e000      	b.n	80088d2 <HAL_UART_IRQHandler+0x1ea>
    return;
 80088d0:	bf00      	nop
  }
}
 80088d2:	3720      	adds	r7, #32
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}
 80088d8:	08008929 	.word	0x08008929

080088dc <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80088dc:	b480      	push	{r7}
 80088de:	b083      	sub	sp, #12
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 80088e4:	bf00      	nop
 80088e6:	370c      	adds	r7, #12
 80088e8:	46bd      	mov	sp, r7
 80088ea:	bc80      	pop	{r7}
 80088ec:	4770      	bx	lr

080088ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80088ee:	b480      	push	{r7}
 80088f0:	b083      	sub	sp, #12
 80088f2:	af00      	add	r7, sp, #0
 80088f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	68da      	ldr	r2, [r3, #12]
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008904:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	695a      	ldr	r2, [r3, #20]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f022 0201 	bic.w	r2, r2, #1
 8008914:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2220      	movs	r2, #32
 800891a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800891e:	bf00      	nop
 8008920:	370c      	adds	r7, #12
 8008922:	46bd      	mov	sp, r7
 8008924:	bc80      	pop	{r7}
 8008926:	4770      	bx	lr

08008928 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b084      	sub	sp, #16
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008934:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2200      	movs	r2, #0
 800893a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2200      	movs	r2, #0
 8008940:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8008942:	68f8      	ldr	r0, [r7, #12]
 8008944:	f7fb ffd0 	bl	80048e8 <HAL_UART_ErrorCallback>
}
 8008948:	bf00      	nop
 800894a:	3710      	adds	r7, #16
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}

08008950 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008950:	b480      	push	{r7}
 8008952:	b085      	sub	sp, #20
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800895e:	b2db      	uxtb	r3, r3
 8008960:	2b21      	cmp	r3, #33	; 0x21
 8008962:	d144      	bne.n	80089ee <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	689b      	ldr	r3, [r3, #8]
 8008968:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800896c:	d11a      	bne.n	80089a4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6a1b      	ldr	r3, [r3, #32]
 8008972:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	881b      	ldrh	r3, [r3, #0]
 8008978:	461a      	mov	r2, r3
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008982:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	691b      	ldr	r3, [r3, #16]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d105      	bne.n	8008998 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6a1b      	ldr	r3, [r3, #32]
 8008990:	1c9a      	adds	r2, r3, #2
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	621a      	str	r2, [r3, #32]
 8008996:	e00e      	b.n	80089b6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6a1b      	ldr	r3, [r3, #32]
 800899c:	1c5a      	adds	r2, r3, #1
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	621a      	str	r2, [r3, #32]
 80089a2:	e008      	b.n	80089b6 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6a1b      	ldr	r3, [r3, #32]
 80089a8:	1c59      	adds	r1, r3, #1
 80089aa:	687a      	ldr	r2, [r7, #4]
 80089ac:	6211      	str	r1, [r2, #32]
 80089ae:	781a      	ldrb	r2, [r3, #0]
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80089ba:	b29b      	uxth	r3, r3
 80089bc:	3b01      	subs	r3, #1
 80089be:	b29b      	uxth	r3, r3
 80089c0:	687a      	ldr	r2, [r7, #4]
 80089c2:	4619      	mov	r1, r3
 80089c4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d10f      	bne.n	80089ea <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	68da      	ldr	r2, [r3, #12]
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80089d8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	68da      	ldr	r2, [r3, #12]
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80089e8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80089ea:	2300      	movs	r3, #0
 80089ec:	e000      	b.n	80089f0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80089ee:	2302      	movs	r3, #2
  }
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	3714      	adds	r7, #20
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bc80      	pop	{r7}
 80089f8:	4770      	bx	lr

080089fa <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80089fa:	b580      	push	{r7, lr}
 80089fc:	b082      	sub	sp, #8
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	68da      	ldr	r2, [r3, #12]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a10:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2220      	movs	r2, #32
 8008a16:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8008a1a:	6878      	ldr	r0, [r7, #4]
 8008a1c:	f7ff ff5e 	bl	80088dc <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8008a20:	2300      	movs	r3, #0
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	3708      	adds	r7, #8
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}

08008a2a <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008a2a:	b580      	push	{r7, lr}
 8008a2c:	b084      	sub	sp, #16
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008a38:	b2db      	uxtb	r3, r3
 8008a3a:	2b22      	cmp	r3, #34	; 0x22
 8008a3c:	d171      	bne.n	8008b22 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	689b      	ldr	r3, [r3, #8]
 8008a42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a46:	d123      	bne.n	8008a90 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a4c:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	691b      	ldr	r3, [r3, #16]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d10e      	bne.n	8008a74 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a62:	b29a      	uxth	r2, r3
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a6c:	1c9a      	adds	r2, r3, #2
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	629a      	str	r2, [r3, #40]	; 0x28
 8008a72:	e029      	b.n	8008ac8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	685b      	ldr	r3, [r3, #4]
 8008a7a:	b29b      	uxth	r3, r3
 8008a7c:	b2db      	uxtb	r3, r3
 8008a7e:	b29a      	uxth	r2, r3
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a88:	1c5a      	adds	r2, r3, #1
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	629a      	str	r2, [r3, #40]	; 0x28
 8008a8e:	e01b      	b.n	8008ac8 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	691b      	ldr	r3, [r3, #16]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d10a      	bne.n	8008aae <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	6858      	ldr	r0, [r3, #4]
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aa2:	1c59      	adds	r1, r3, #1
 8008aa4:	687a      	ldr	r2, [r7, #4]
 8008aa6:	6291      	str	r1, [r2, #40]	; 0x28
 8008aa8:	b2c2      	uxtb	r2, r0
 8008aaa:	701a      	strb	r2, [r3, #0]
 8008aac:	e00c      	b.n	8008ac8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	685b      	ldr	r3, [r3, #4]
 8008ab4:	b2da      	uxtb	r2, r3
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aba:	1c58      	adds	r0, r3, #1
 8008abc:	6879      	ldr	r1, [r7, #4]
 8008abe:	6288      	str	r0, [r1, #40]	; 0x28
 8008ac0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008ac4:	b2d2      	uxtb	r2, r2
 8008ac6:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008acc:	b29b      	uxth	r3, r3
 8008ace:	3b01      	subs	r3, #1
 8008ad0:	b29b      	uxth	r3, r3
 8008ad2:	687a      	ldr	r2, [r7, #4]
 8008ad4:	4619      	mov	r1, r3
 8008ad6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d120      	bne.n	8008b1e <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	68da      	ldr	r2, [r3, #12]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f022 0220 	bic.w	r2, r2, #32
 8008aea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	68da      	ldr	r2, [r3, #12]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008afa:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	695a      	ldr	r2, [r3, #20]
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f022 0201 	bic.w	r2, r2, #1
 8008b0a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2220      	movs	r2, #32
 8008b10:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f7fb fdf3 	bl	8004700 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	e002      	b.n	8008b24 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	e000      	b.n	8008b24 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8008b22:	2302      	movs	r3, #2
  }
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3710      	adds	r7, #16
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b2c:	b5b0      	push	{r4, r5, r7, lr}
 8008b2e:	b084      	sub	sp, #16
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8008b34:	2300      	movs	r3, #0
 8008b36:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	691b      	ldr	r3, [r3, #16]
 8008b3e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	68da      	ldr	r2, [r3, #12]
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	430a      	orrs	r2, r1
 8008b4c:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	689a      	ldr	r2, [r3, #8]
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	691b      	ldr	r3, [r3, #16]
 8008b56:	431a      	orrs	r2, r3
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	695b      	ldr	r3, [r3, #20]
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	68fa      	ldr	r2, [r7, #12]
 8008b60:	4313      	orrs	r3, r2
 8008b62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	68db      	ldr	r3, [r3, #12]
 8008b6a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008b6e:	f023 030c 	bic.w	r3, r3, #12
 8008b72:	687a      	ldr	r2, [r7, #4]
 8008b74:	6812      	ldr	r2, [r2, #0]
 8008b76:	68f9      	ldr	r1, [r7, #12]
 8008b78:	430b      	orrs	r3, r1
 8008b7a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	695b      	ldr	r3, [r3, #20]
 8008b82:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	699a      	ldr	r2, [r3, #24]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	430a      	orrs	r2, r1
 8008b90:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	4a6f      	ldr	r2, [pc, #444]	; (8008d54 <UART_SetConfig+0x228>)
 8008b98:	4293      	cmp	r3, r2
 8008b9a:	d16b      	bne.n	8008c74 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008b9c:	f7fe fae4 	bl	8007168 <HAL_RCC_GetPCLK2Freq>
 8008ba0:	4602      	mov	r2, r0
 8008ba2:	4613      	mov	r3, r2
 8008ba4:	009b      	lsls	r3, r3, #2
 8008ba6:	4413      	add	r3, r2
 8008ba8:	009a      	lsls	r2, r3, #2
 8008baa:	441a      	add	r2, r3
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	009b      	lsls	r3, r3, #2
 8008bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bb6:	4a68      	ldr	r2, [pc, #416]	; (8008d58 <UART_SetConfig+0x22c>)
 8008bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8008bbc:	095b      	lsrs	r3, r3, #5
 8008bbe:	011c      	lsls	r4, r3, #4
 8008bc0:	f7fe fad2 	bl	8007168 <HAL_RCC_GetPCLK2Freq>
 8008bc4:	4602      	mov	r2, r0
 8008bc6:	4613      	mov	r3, r2
 8008bc8:	009b      	lsls	r3, r3, #2
 8008bca:	4413      	add	r3, r2
 8008bcc:	009a      	lsls	r2, r3, #2
 8008bce:	441a      	add	r2, r3
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	009b      	lsls	r3, r3, #2
 8008bd6:	fbb2 f5f3 	udiv	r5, r2, r3
 8008bda:	f7fe fac5 	bl	8007168 <HAL_RCC_GetPCLK2Freq>
 8008bde:	4602      	mov	r2, r0
 8008be0:	4613      	mov	r3, r2
 8008be2:	009b      	lsls	r3, r3, #2
 8008be4:	4413      	add	r3, r2
 8008be6:	009a      	lsls	r2, r3, #2
 8008be8:	441a      	add	r2, r3
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	009b      	lsls	r3, r3, #2
 8008bf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bf4:	4a58      	ldr	r2, [pc, #352]	; (8008d58 <UART_SetConfig+0x22c>)
 8008bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8008bfa:	095b      	lsrs	r3, r3, #5
 8008bfc:	2264      	movs	r2, #100	; 0x64
 8008bfe:	fb02 f303 	mul.w	r3, r2, r3
 8008c02:	1aeb      	subs	r3, r5, r3
 8008c04:	011b      	lsls	r3, r3, #4
 8008c06:	3332      	adds	r3, #50	; 0x32
 8008c08:	4a53      	ldr	r2, [pc, #332]	; (8008d58 <UART_SetConfig+0x22c>)
 8008c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8008c0e:	095b      	lsrs	r3, r3, #5
 8008c10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008c14:	441c      	add	r4, r3
 8008c16:	f7fe faa7 	bl	8007168 <HAL_RCC_GetPCLK2Freq>
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	4613      	mov	r3, r2
 8008c1e:	009b      	lsls	r3, r3, #2
 8008c20:	4413      	add	r3, r2
 8008c22:	009a      	lsls	r2, r3, #2
 8008c24:	441a      	add	r2, r3
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	685b      	ldr	r3, [r3, #4]
 8008c2a:	009b      	lsls	r3, r3, #2
 8008c2c:	fbb2 f5f3 	udiv	r5, r2, r3
 8008c30:	f7fe fa9a 	bl	8007168 <HAL_RCC_GetPCLK2Freq>
 8008c34:	4602      	mov	r2, r0
 8008c36:	4613      	mov	r3, r2
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	4413      	add	r3, r2
 8008c3c:	009a      	lsls	r2, r3, #2
 8008c3e:	441a      	add	r2, r3
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	685b      	ldr	r3, [r3, #4]
 8008c44:	009b      	lsls	r3, r3, #2
 8008c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c4a:	4a43      	ldr	r2, [pc, #268]	; (8008d58 <UART_SetConfig+0x22c>)
 8008c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8008c50:	095b      	lsrs	r3, r3, #5
 8008c52:	2264      	movs	r2, #100	; 0x64
 8008c54:	fb02 f303 	mul.w	r3, r2, r3
 8008c58:	1aeb      	subs	r3, r5, r3
 8008c5a:	011b      	lsls	r3, r3, #4
 8008c5c:	3332      	adds	r3, #50	; 0x32
 8008c5e:	4a3e      	ldr	r2, [pc, #248]	; (8008d58 <UART_SetConfig+0x22c>)
 8008c60:	fba2 2303 	umull	r2, r3, r2, r3
 8008c64:	095b      	lsrs	r3, r3, #5
 8008c66:	f003 020f 	and.w	r2, r3, #15
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	4422      	add	r2, r4
 8008c70:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8008c72:	e06a      	b.n	8008d4a <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8008c74:	f7fe fa64 	bl	8007140 <HAL_RCC_GetPCLK1Freq>
 8008c78:	4602      	mov	r2, r0
 8008c7a:	4613      	mov	r3, r2
 8008c7c:	009b      	lsls	r3, r3, #2
 8008c7e:	4413      	add	r3, r2
 8008c80:	009a      	lsls	r2, r3, #2
 8008c82:	441a      	add	r2, r3
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	009b      	lsls	r3, r3, #2
 8008c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c8e:	4a32      	ldr	r2, [pc, #200]	; (8008d58 <UART_SetConfig+0x22c>)
 8008c90:	fba2 2303 	umull	r2, r3, r2, r3
 8008c94:	095b      	lsrs	r3, r3, #5
 8008c96:	011c      	lsls	r4, r3, #4
 8008c98:	f7fe fa52 	bl	8007140 <HAL_RCC_GetPCLK1Freq>
 8008c9c:	4602      	mov	r2, r0
 8008c9e:	4613      	mov	r3, r2
 8008ca0:	009b      	lsls	r3, r3, #2
 8008ca2:	4413      	add	r3, r2
 8008ca4:	009a      	lsls	r2, r3, #2
 8008ca6:	441a      	add	r2, r3
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	685b      	ldr	r3, [r3, #4]
 8008cac:	009b      	lsls	r3, r3, #2
 8008cae:	fbb2 f5f3 	udiv	r5, r2, r3
 8008cb2:	f7fe fa45 	bl	8007140 <HAL_RCC_GetPCLK1Freq>
 8008cb6:	4602      	mov	r2, r0
 8008cb8:	4613      	mov	r3, r2
 8008cba:	009b      	lsls	r3, r3, #2
 8008cbc:	4413      	add	r3, r2
 8008cbe:	009a      	lsls	r2, r3, #2
 8008cc0:	441a      	add	r2, r3
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	685b      	ldr	r3, [r3, #4]
 8008cc6:	009b      	lsls	r3, r3, #2
 8008cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ccc:	4a22      	ldr	r2, [pc, #136]	; (8008d58 <UART_SetConfig+0x22c>)
 8008cce:	fba2 2303 	umull	r2, r3, r2, r3
 8008cd2:	095b      	lsrs	r3, r3, #5
 8008cd4:	2264      	movs	r2, #100	; 0x64
 8008cd6:	fb02 f303 	mul.w	r3, r2, r3
 8008cda:	1aeb      	subs	r3, r5, r3
 8008cdc:	011b      	lsls	r3, r3, #4
 8008cde:	3332      	adds	r3, #50	; 0x32
 8008ce0:	4a1d      	ldr	r2, [pc, #116]	; (8008d58 <UART_SetConfig+0x22c>)
 8008ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ce6:	095b      	lsrs	r3, r3, #5
 8008ce8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008cec:	441c      	add	r4, r3
 8008cee:	f7fe fa27 	bl	8007140 <HAL_RCC_GetPCLK1Freq>
 8008cf2:	4602      	mov	r2, r0
 8008cf4:	4613      	mov	r3, r2
 8008cf6:	009b      	lsls	r3, r3, #2
 8008cf8:	4413      	add	r3, r2
 8008cfa:	009a      	lsls	r2, r3, #2
 8008cfc:	441a      	add	r2, r3
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	009b      	lsls	r3, r3, #2
 8008d04:	fbb2 f5f3 	udiv	r5, r2, r3
 8008d08:	f7fe fa1a 	bl	8007140 <HAL_RCC_GetPCLK1Freq>
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	4613      	mov	r3, r2
 8008d10:	009b      	lsls	r3, r3, #2
 8008d12:	4413      	add	r3, r2
 8008d14:	009a      	lsls	r2, r3, #2
 8008d16:	441a      	add	r2, r3
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	685b      	ldr	r3, [r3, #4]
 8008d1c:	009b      	lsls	r3, r3, #2
 8008d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d22:	4a0d      	ldr	r2, [pc, #52]	; (8008d58 <UART_SetConfig+0x22c>)
 8008d24:	fba2 2303 	umull	r2, r3, r2, r3
 8008d28:	095b      	lsrs	r3, r3, #5
 8008d2a:	2264      	movs	r2, #100	; 0x64
 8008d2c:	fb02 f303 	mul.w	r3, r2, r3
 8008d30:	1aeb      	subs	r3, r5, r3
 8008d32:	011b      	lsls	r3, r3, #4
 8008d34:	3332      	adds	r3, #50	; 0x32
 8008d36:	4a08      	ldr	r2, [pc, #32]	; (8008d58 <UART_SetConfig+0x22c>)
 8008d38:	fba2 2303 	umull	r2, r3, r2, r3
 8008d3c:	095b      	lsrs	r3, r3, #5
 8008d3e:	f003 020f 	and.w	r2, r3, #15
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4422      	add	r2, r4
 8008d48:	609a      	str	r2, [r3, #8]
}
 8008d4a:	bf00      	nop
 8008d4c:	3710      	adds	r7, #16
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bdb0      	pop	{r4, r5, r7, pc}
 8008d52:	bf00      	nop
 8008d54:	40013800 	.word	0x40013800
 8008d58:	51eb851f 	.word	0x51eb851f

08008d5c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8008d5c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8008d5e:	e003      	b.n	8008d68 <LoopCopyDataInit>

08008d60 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8008d60:	4b12      	ldr	r3, [pc, #72]	; (8008dac <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8008d62:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8008d64:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8008d66:	3104      	adds	r1, #4

08008d68 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8008d68:	4811      	ldr	r0, [pc, #68]	; (8008db0 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8008d6a:	4b12      	ldr	r3, [pc, #72]	; (8008db4 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8008d6c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8008d6e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8008d70:	d3f6      	bcc.n	8008d60 <CopyDataInit>
  ldr r2, =_sbss
 8008d72:	4a11      	ldr	r2, [pc, #68]	; (8008db8 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8008d74:	e002      	b.n	8008d7c <LoopFillZerobss>

08008d76 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8008d76:	2300      	movs	r3, #0
  str r3, [r2], #4
 8008d78:	f842 3b04 	str.w	r3, [r2], #4

08008d7c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8008d7c:	4b0f      	ldr	r3, [pc, #60]	; (8008dbc <LoopPaintStack+0x30>)
  cmp r2, r3
 8008d7e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8008d80:	d3f9      	bcc.n	8008d76 <FillZerobss>

  ldr r3, =0x55555555
 8008d82:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8008d86:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8008d8a:	4a0c      	ldr	r2, [pc, #48]	; (8008dbc <LoopPaintStack+0x30>)

08008d8c <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8008d8c:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8008d90:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8008d92:	d1fb      	bne.n	8008d8c <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008d94:	f7fb ff44 	bl	8004c20 <SystemInit>
    bl  SystemCoreClockUpdate
 8008d98:	f7fb ff76 	bl	8004c88 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8008d9c:	f7fa fae4 	bl	8003368 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8008da0:	f000 f816 	bl	8008dd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8008da4:	f7f8 ff9c 	bl	8001ce0 <main>
  b Infinite_Loop
 8008da8:	f000 b80a 	b.w	8008dc0 <Default_Handler>
  ldr r3, =_sidata
 8008dac:	08012c64 	.word	0x08012c64
  ldr r0, =_sdata
 8008db0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8008db4:	20000a1c 	.word	0x20000a1c
  ldr r2, =_sbss
 8008db8:	20000a1c 	.word	0x20000a1c
  ldr r3, = _ebss
 8008dbc:	20001140 	.word	0x20001140

08008dc0 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008dc0:	e7fe      	b.n	8008dc0 <Default_Handler>
	...

08008dc4 <__errno>:
 8008dc4:	4b01      	ldr	r3, [pc, #4]	; (8008dcc <__errno+0x8>)
 8008dc6:	6818      	ldr	r0, [r3, #0]
 8008dc8:	4770      	bx	lr
 8008dca:	bf00      	nop
 8008dcc:	20000068 	.word	0x20000068

08008dd0 <__libc_init_array>:
 8008dd0:	b570      	push	{r4, r5, r6, lr}
 8008dd2:	2600      	movs	r6, #0
 8008dd4:	4d0c      	ldr	r5, [pc, #48]	; (8008e08 <__libc_init_array+0x38>)
 8008dd6:	4c0d      	ldr	r4, [pc, #52]	; (8008e0c <__libc_init_array+0x3c>)
 8008dd8:	1b64      	subs	r4, r4, r5
 8008dda:	10a4      	asrs	r4, r4, #2
 8008ddc:	42a6      	cmp	r6, r4
 8008dde:	d109      	bne.n	8008df4 <__libc_init_array+0x24>
 8008de0:	f008 f8d4 	bl	8010f8c <_init>
 8008de4:	2600      	movs	r6, #0
 8008de6:	4d0a      	ldr	r5, [pc, #40]	; (8008e10 <__libc_init_array+0x40>)
 8008de8:	4c0a      	ldr	r4, [pc, #40]	; (8008e14 <__libc_init_array+0x44>)
 8008dea:	1b64      	subs	r4, r4, r5
 8008dec:	10a4      	asrs	r4, r4, #2
 8008dee:	42a6      	cmp	r6, r4
 8008df0:	d105      	bne.n	8008dfe <__libc_init_array+0x2e>
 8008df2:	bd70      	pop	{r4, r5, r6, pc}
 8008df4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008df8:	4798      	blx	r3
 8008dfa:	3601      	adds	r6, #1
 8008dfc:	e7ee      	b.n	8008ddc <__libc_init_array+0xc>
 8008dfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e02:	4798      	blx	r3
 8008e04:	3601      	adds	r6, #1
 8008e06:	e7f2      	b.n	8008dee <__libc_init_array+0x1e>
 8008e08:	08012c58 	.word	0x08012c58
 8008e0c:	08012c58 	.word	0x08012c58
 8008e10:	08012c58 	.word	0x08012c58
 8008e14:	08012c60 	.word	0x08012c60

08008e18 <malloc>:
 8008e18:	4b02      	ldr	r3, [pc, #8]	; (8008e24 <malloc+0xc>)
 8008e1a:	4601      	mov	r1, r0
 8008e1c:	6818      	ldr	r0, [r3, #0]
 8008e1e:	f000 b803 	b.w	8008e28 <_malloc_r>
 8008e22:	bf00      	nop
 8008e24:	20000068 	.word	0x20000068

08008e28 <_malloc_r>:
 8008e28:	f101 030b 	add.w	r3, r1, #11
 8008e2c:	2b16      	cmp	r3, #22
 8008e2e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e32:	4605      	mov	r5, r0
 8008e34:	d906      	bls.n	8008e44 <_malloc_r+0x1c>
 8008e36:	f033 0707 	bics.w	r7, r3, #7
 8008e3a:	d504      	bpl.n	8008e46 <_malloc_r+0x1e>
 8008e3c:	230c      	movs	r3, #12
 8008e3e:	602b      	str	r3, [r5, #0]
 8008e40:	2400      	movs	r4, #0
 8008e42:	e1ae      	b.n	80091a2 <_malloc_r+0x37a>
 8008e44:	2710      	movs	r7, #16
 8008e46:	42b9      	cmp	r1, r7
 8008e48:	d8f8      	bhi.n	8008e3c <_malloc_r+0x14>
 8008e4a:	4628      	mov	r0, r5
 8008e4c:	f000 fa36 	bl	80092bc <__malloc_lock>
 8008e50:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8008e54:	4ec3      	ldr	r6, [pc, #780]	; (8009164 <_malloc_r+0x33c>)
 8008e56:	d238      	bcs.n	8008eca <_malloc_r+0xa2>
 8008e58:	f107 0208 	add.w	r2, r7, #8
 8008e5c:	4432      	add	r2, r6
 8008e5e:	6854      	ldr	r4, [r2, #4]
 8008e60:	f1a2 0108 	sub.w	r1, r2, #8
 8008e64:	428c      	cmp	r4, r1
 8008e66:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8008e6a:	d102      	bne.n	8008e72 <_malloc_r+0x4a>
 8008e6c:	68d4      	ldr	r4, [r2, #12]
 8008e6e:	42a2      	cmp	r2, r4
 8008e70:	d010      	beq.n	8008e94 <_malloc_r+0x6c>
 8008e72:	6863      	ldr	r3, [r4, #4]
 8008e74:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8008e78:	f023 0303 	bic.w	r3, r3, #3
 8008e7c:	60ca      	str	r2, [r1, #12]
 8008e7e:	4423      	add	r3, r4
 8008e80:	6091      	str	r1, [r2, #8]
 8008e82:	685a      	ldr	r2, [r3, #4]
 8008e84:	f042 0201 	orr.w	r2, r2, #1
 8008e88:	605a      	str	r2, [r3, #4]
 8008e8a:	4628      	mov	r0, r5
 8008e8c:	f000 fa1c 	bl	80092c8 <__malloc_unlock>
 8008e90:	3408      	adds	r4, #8
 8008e92:	e186      	b.n	80091a2 <_malloc_r+0x37a>
 8008e94:	3302      	adds	r3, #2
 8008e96:	4ab4      	ldr	r2, [pc, #720]	; (8009168 <_malloc_r+0x340>)
 8008e98:	6934      	ldr	r4, [r6, #16]
 8008e9a:	4611      	mov	r1, r2
 8008e9c:	4294      	cmp	r4, r2
 8008e9e:	d077      	beq.n	8008f90 <_malloc_r+0x168>
 8008ea0:	6860      	ldr	r0, [r4, #4]
 8008ea2:	f020 0c03 	bic.w	ip, r0, #3
 8008ea6:	ebac 0007 	sub.w	r0, ip, r7
 8008eaa:	280f      	cmp	r0, #15
 8008eac:	dd48      	ble.n	8008f40 <_malloc_r+0x118>
 8008eae:	19e1      	adds	r1, r4, r7
 8008eb0:	f040 0301 	orr.w	r3, r0, #1
 8008eb4:	f047 0701 	orr.w	r7, r7, #1
 8008eb8:	6067      	str	r7, [r4, #4]
 8008eba:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8008ebe:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8008ec2:	604b      	str	r3, [r1, #4]
 8008ec4:	f844 000c 	str.w	r0, [r4, ip]
 8008ec8:	e7df      	b.n	8008e8a <_malloc_r+0x62>
 8008eca:	0a7b      	lsrs	r3, r7, #9
 8008ecc:	d02a      	beq.n	8008f24 <_malloc_r+0xfc>
 8008ece:	2b04      	cmp	r3, #4
 8008ed0:	d812      	bhi.n	8008ef8 <_malloc_r+0xd0>
 8008ed2:	09bb      	lsrs	r3, r7, #6
 8008ed4:	3338      	adds	r3, #56	; 0x38
 8008ed6:	1c5a      	adds	r2, r3, #1
 8008ed8:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8008edc:	6854      	ldr	r4, [r2, #4]
 8008ede:	f1a2 0c08 	sub.w	ip, r2, #8
 8008ee2:	4564      	cmp	r4, ip
 8008ee4:	d006      	beq.n	8008ef4 <_malloc_r+0xcc>
 8008ee6:	6862      	ldr	r2, [r4, #4]
 8008ee8:	f022 0203 	bic.w	r2, r2, #3
 8008eec:	1bd0      	subs	r0, r2, r7
 8008eee:	280f      	cmp	r0, #15
 8008ef0:	dd1c      	ble.n	8008f2c <_malloc_r+0x104>
 8008ef2:	3b01      	subs	r3, #1
 8008ef4:	3301      	adds	r3, #1
 8008ef6:	e7ce      	b.n	8008e96 <_malloc_r+0x6e>
 8008ef8:	2b14      	cmp	r3, #20
 8008efa:	d801      	bhi.n	8008f00 <_malloc_r+0xd8>
 8008efc:	335b      	adds	r3, #91	; 0x5b
 8008efe:	e7ea      	b.n	8008ed6 <_malloc_r+0xae>
 8008f00:	2b54      	cmp	r3, #84	; 0x54
 8008f02:	d802      	bhi.n	8008f0a <_malloc_r+0xe2>
 8008f04:	0b3b      	lsrs	r3, r7, #12
 8008f06:	336e      	adds	r3, #110	; 0x6e
 8008f08:	e7e5      	b.n	8008ed6 <_malloc_r+0xae>
 8008f0a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8008f0e:	d802      	bhi.n	8008f16 <_malloc_r+0xee>
 8008f10:	0bfb      	lsrs	r3, r7, #15
 8008f12:	3377      	adds	r3, #119	; 0x77
 8008f14:	e7df      	b.n	8008ed6 <_malloc_r+0xae>
 8008f16:	f240 5254 	movw	r2, #1364	; 0x554
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d804      	bhi.n	8008f28 <_malloc_r+0x100>
 8008f1e:	0cbb      	lsrs	r3, r7, #18
 8008f20:	337c      	adds	r3, #124	; 0x7c
 8008f22:	e7d8      	b.n	8008ed6 <_malloc_r+0xae>
 8008f24:	233f      	movs	r3, #63	; 0x3f
 8008f26:	e7d6      	b.n	8008ed6 <_malloc_r+0xae>
 8008f28:	237e      	movs	r3, #126	; 0x7e
 8008f2a:	e7d4      	b.n	8008ed6 <_malloc_r+0xae>
 8008f2c:	2800      	cmp	r0, #0
 8008f2e:	68e1      	ldr	r1, [r4, #12]
 8008f30:	db04      	blt.n	8008f3c <_malloc_r+0x114>
 8008f32:	68a3      	ldr	r3, [r4, #8]
 8008f34:	60d9      	str	r1, [r3, #12]
 8008f36:	608b      	str	r3, [r1, #8]
 8008f38:	18a3      	adds	r3, r4, r2
 8008f3a:	e7a2      	b.n	8008e82 <_malloc_r+0x5a>
 8008f3c:	460c      	mov	r4, r1
 8008f3e:	e7d0      	b.n	8008ee2 <_malloc_r+0xba>
 8008f40:	2800      	cmp	r0, #0
 8008f42:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8008f46:	db07      	blt.n	8008f58 <_malloc_r+0x130>
 8008f48:	44a4      	add	ip, r4
 8008f4a:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8008f4e:	f043 0301 	orr.w	r3, r3, #1
 8008f52:	f8cc 3004 	str.w	r3, [ip, #4]
 8008f56:	e798      	b.n	8008e8a <_malloc_r+0x62>
 8008f58:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8008f5c:	6870      	ldr	r0, [r6, #4]
 8008f5e:	f080 809e 	bcs.w	800909e <_malloc_r+0x276>
 8008f62:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8008f66:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8008f6a:	f04f 0c01 	mov.w	ip, #1
 8008f6e:	fa0c fc0e 	lsl.w	ip, ip, lr
 8008f72:	ea4c 0000 	orr.w	r0, ip, r0
 8008f76:	3201      	adds	r2, #1
 8008f78:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8008f7c:	6070      	str	r0, [r6, #4]
 8008f7e:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8008f82:	3808      	subs	r0, #8
 8008f84:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8008f88:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8008f8c:	f8cc 400c 	str.w	r4, [ip, #12]
 8008f90:	2001      	movs	r0, #1
 8008f92:	109a      	asrs	r2, r3, #2
 8008f94:	fa00 f202 	lsl.w	r2, r0, r2
 8008f98:	6870      	ldr	r0, [r6, #4]
 8008f9a:	4290      	cmp	r0, r2
 8008f9c:	d326      	bcc.n	8008fec <_malloc_r+0x1c4>
 8008f9e:	4210      	tst	r0, r2
 8008fa0:	d106      	bne.n	8008fb0 <_malloc_r+0x188>
 8008fa2:	f023 0303 	bic.w	r3, r3, #3
 8008fa6:	0052      	lsls	r2, r2, #1
 8008fa8:	4210      	tst	r0, r2
 8008faa:	f103 0304 	add.w	r3, r3, #4
 8008fae:	d0fa      	beq.n	8008fa6 <_malloc_r+0x17e>
 8008fb0:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8008fb4:	46c1      	mov	r9, r8
 8008fb6:	469e      	mov	lr, r3
 8008fb8:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8008fbc:	454c      	cmp	r4, r9
 8008fbe:	f040 80b3 	bne.w	8009128 <_malloc_r+0x300>
 8008fc2:	f10e 0e01 	add.w	lr, lr, #1
 8008fc6:	f01e 0f03 	tst.w	lr, #3
 8008fca:	f109 0908 	add.w	r9, r9, #8
 8008fce:	d1f3      	bne.n	8008fb8 <_malloc_r+0x190>
 8008fd0:	0798      	lsls	r0, r3, #30
 8008fd2:	f040 80ec 	bne.w	80091ae <_malloc_r+0x386>
 8008fd6:	6873      	ldr	r3, [r6, #4]
 8008fd8:	ea23 0302 	bic.w	r3, r3, r2
 8008fdc:	6073      	str	r3, [r6, #4]
 8008fde:	6870      	ldr	r0, [r6, #4]
 8008fe0:	0052      	lsls	r2, r2, #1
 8008fe2:	4290      	cmp	r0, r2
 8008fe4:	d302      	bcc.n	8008fec <_malloc_r+0x1c4>
 8008fe6:	2a00      	cmp	r2, #0
 8008fe8:	f040 80ed 	bne.w	80091c6 <_malloc_r+0x39e>
 8008fec:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8008ff0:	f8db 1004 	ldr.w	r1, [fp, #4]
 8008ff4:	f021 0903 	bic.w	r9, r1, #3
 8008ff8:	45b9      	cmp	r9, r7
 8008ffa:	d304      	bcc.n	8009006 <_malloc_r+0x1de>
 8008ffc:	eba9 0207 	sub.w	r2, r9, r7
 8009000:	2a0f      	cmp	r2, #15
 8009002:	f300 8148 	bgt.w	8009296 <_malloc_r+0x46e>
 8009006:	4a59      	ldr	r2, [pc, #356]	; (800916c <_malloc_r+0x344>)
 8009008:	eb0b 0309 	add.w	r3, fp, r9
 800900c:	6811      	ldr	r1, [r2, #0]
 800900e:	2008      	movs	r0, #8
 8009010:	3110      	adds	r1, #16
 8009012:	4439      	add	r1, r7
 8009014:	9301      	str	r3, [sp, #4]
 8009016:	9100      	str	r1, [sp, #0]
 8009018:	f001 fc1c 	bl	800a854 <sysconf>
 800901c:	e9dd 1300 	ldrd	r1, r3, [sp]
 8009020:	4680      	mov	r8, r0
 8009022:	4a53      	ldr	r2, [pc, #332]	; (8009170 <_malloc_r+0x348>)
 8009024:	6810      	ldr	r0, [r2, #0]
 8009026:	3001      	adds	r0, #1
 8009028:	bf1f      	itttt	ne
 800902a:	f101 31ff 	addne.w	r1, r1, #4294967295
 800902e:	4441      	addne	r1, r8
 8009030:	f1c8 0000 	rsbne	r0, r8, #0
 8009034:	4001      	andne	r1, r0
 8009036:	4628      	mov	r0, r5
 8009038:	e9cd 1300 	strd	r1, r3, [sp]
 800903c:	f7fa fa30 	bl	80034a0 <_sbrk_r>
 8009040:	1c42      	adds	r2, r0, #1
 8009042:	4604      	mov	r4, r0
 8009044:	f000 80fb 	beq.w	800923e <_malloc_r+0x416>
 8009048:	9b01      	ldr	r3, [sp, #4]
 800904a:	9900      	ldr	r1, [sp, #0]
 800904c:	4283      	cmp	r3, r0
 800904e:	4a48      	ldr	r2, [pc, #288]	; (8009170 <_malloc_r+0x348>)
 8009050:	d902      	bls.n	8009058 <_malloc_r+0x230>
 8009052:	45b3      	cmp	fp, r6
 8009054:	f040 80f3 	bne.w	800923e <_malloc_r+0x416>
 8009058:	f8df a120 	ldr.w	sl, [pc, #288]	; 800917c <_malloc_r+0x354>
 800905c:	42a3      	cmp	r3, r4
 800905e:	f8da 0000 	ldr.w	r0, [sl]
 8009062:	f108 3cff 	add.w	ip, r8, #4294967295
 8009066:	eb00 0e01 	add.w	lr, r0, r1
 800906a:	f8ca e000 	str.w	lr, [sl]
 800906e:	f040 80ac 	bne.w	80091ca <_malloc_r+0x3a2>
 8009072:	ea13 0f0c 	tst.w	r3, ip
 8009076:	f040 80a8 	bne.w	80091ca <_malloc_r+0x3a2>
 800907a:	68b3      	ldr	r3, [r6, #8]
 800907c:	4449      	add	r1, r9
 800907e:	f041 0101 	orr.w	r1, r1, #1
 8009082:	6059      	str	r1, [r3, #4]
 8009084:	4a3b      	ldr	r2, [pc, #236]	; (8009174 <_malloc_r+0x34c>)
 8009086:	f8da 3000 	ldr.w	r3, [sl]
 800908a:	6811      	ldr	r1, [r2, #0]
 800908c:	428b      	cmp	r3, r1
 800908e:	bf88      	it	hi
 8009090:	6013      	strhi	r3, [r2, #0]
 8009092:	4a39      	ldr	r2, [pc, #228]	; (8009178 <_malloc_r+0x350>)
 8009094:	6811      	ldr	r1, [r2, #0]
 8009096:	428b      	cmp	r3, r1
 8009098:	bf88      	it	hi
 800909a:	6013      	strhi	r3, [r2, #0]
 800909c:	e0cf      	b.n	800923e <_malloc_r+0x416>
 800909e:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 80090a2:	ea4f 225c 	mov.w	r2, ip, lsr #9
 80090a6:	d218      	bcs.n	80090da <_malloc_r+0x2b2>
 80090a8:	ea4f 129c 	mov.w	r2, ip, lsr #6
 80090ac:	3238      	adds	r2, #56	; 0x38
 80090ae:	f102 0e01 	add.w	lr, r2, #1
 80090b2:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 80090b6:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 80090ba:	45f0      	cmp	r8, lr
 80090bc:	d12b      	bne.n	8009116 <_malloc_r+0x2ee>
 80090be:	f04f 0c01 	mov.w	ip, #1
 80090c2:	1092      	asrs	r2, r2, #2
 80090c4:	fa0c f202 	lsl.w	r2, ip, r2
 80090c8:	4310      	orrs	r0, r2
 80090ca:	6070      	str	r0, [r6, #4]
 80090cc:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80090d0:	f8c8 4008 	str.w	r4, [r8, #8]
 80090d4:	f8ce 400c 	str.w	r4, [lr, #12]
 80090d8:	e75a      	b.n	8008f90 <_malloc_r+0x168>
 80090da:	2a14      	cmp	r2, #20
 80090dc:	d801      	bhi.n	80090e2 <_malloc_r+0x2ba>
 80090de:	325b      	adds	r2, #91	; 0x5b
 80090e0:	e7e5      	b.n	80090ae <_malloc_r+0x286>
 80090e2:	2a54      	cmp	r2, #84	; 0x54
 80090e4:	d803      	bhi.n	80090ee <_malloc_r+0x2c6>
 80090e6:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80090ea:	326e      	adds	r2, #110	; 0x6e
 80090ec:	e7df      	b.n	80090ae <_malloc_r+0x286>
 80090ee:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80090f2:	d803      	bhi.n	80090fc <_malloc_r+0x2d4>
 80090f4:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80090f8:	3277      	adds	r2, #119	; 0x77
 80090fa:	e7d8      	b.n	80090ae <_malloc_r+0x286>
 80090fc:	f240 5e54 	movw	lr, #1364	; 0x554
 8009100:	4572      	cmp	r2, lr
 8009102:	bf96      	itet	ls
 8009104:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8009108:	227e      	movhi	r2, #126	; 0x7e
 800910a:	327c      	addls	r2, #124	; 0x7c
 800910c:	e7cf      	b.n	80090ae <_malloc_r+0x286>
 800910e:	f8de e008 	ldr.w	lr, [lr, #8]
 8009112:	45f0      	cmp	r8, lr
 8009114:	d005      	beq.n	8009122 <_malloc_r+0x2fa>
 8009116:	f8de 2004 	ldr.w	r2, [lr, #4]
 800911a:	f022 0203 	bic.w	r2, r2, #3
 800911e:	4562      	cmp	r2, ip
 8009120:	d8f5      	bhi.n	800910e <_malloc_r+0x2e6>
 8009122:	f8de 800c 	ldr.w	r8, [lr, #12]
 8009126:	e7d1      	b.n	80090cc <_malloc_r+0x2a4>
 8009128:	6860      	ldr	r0, [r4, #4]
 800912a:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800912e:	f020 0003 	bic.w	r0, r0, #3
 8009132:	eba0 0a07 	sub.w	sl, r0, r7
 8009136:	f1ba 0f0f 	cmp.w	sl, #15
 800913a:	dd21      	ble.n	8009180 <_malloc_r+0x358>
 800913c:	68a3      	ldr	r3, [r4, #8]
 800913e:	19e2      	adds	r2, r4, r7
 8009140:	f047 0701 	orr.w	r7, r7, #1
 8009144:	6067      	str	r7, [r4, #4]
 8009146:	f8c3 c00c 	str.w	ip, [r3, #12]
 800914a:	f8cc 3008 	str.w	r3, [ip, #8]
 800914e:	f04a 0301 	orr.w	r3, sl, #1
 8009152:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8009156:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800915a:	6053      	str	r3, [r2, #4]
 800915c:	f844 a000 	str.w	sl, [r4, r0]
 8009160:	e693      	b.n	8008e8a <_malloc_r+0x62>
 8009162:	bf00      	nop
 8009164:	20000498 	.word	0x20000498
 8009168:	200004a0 	.word	0x200004a0
 800916c:	20001038 	.word	0x20001038
 8009170:	200008a0 	.word	0x200008a0
 8009174:	20001030 	.word	0x20001030
 8009178:	20001034 	.word	0x20001034
 800917c:	20001008 	.word	0x20001008
 8009180:	f1ba 0f00 	cmp.w	sl, #0
 8009184:	db11      	blt.n	80091aa <_malloc_r+0x382>
 8009186:	4420      	add	r0, r4
 8009188:	6843      	ldr	r3, [r0, #4]
 800918a:	f043 0301 	orr.w	r3, r3, #1
 800918e:	6043      	str	r3, [r0, #4]
 8009190:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8009194:	4628      	mov	r0, r5
 8009196:	f8c3 c00c 	str.w	ip, [r3, #12]
 800919a:	f8cc 3008 	str.w	r3, [ip, #8]
 800919e:	f000 f893 	bl	80092c8 <__malloc_unlock>
 80091a2:	4620      	mov	r0, r4
 80091a4:	b003      	add	sp, #12
 80091a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091aa:	4664      	mov	r4, ip
 80091ac:	e706      	b.n	8008fbc <_malloc_r+0x194>
 80091ae:	f858 0908 	ldr.w	r0, [r8], #-8
 80091b2:	3b01      	subs	r3, #1
 80091b4:	4540      	cmp	r0, r8
 80091b6:	f43f af0b 	beq.w	8008fd0 <_malloc_r+0x1a8>
 80091ba:	e710      	b.n	8008fde <_malloc_r+0x1b6>
 80091bc:	3304      	adds	r3, #4
 80091be:	0052      	lsls	r2, r2, #1
 80091c0:	4210      	tst	r0, r2
 80091c2:	d0fb      	beq.n	80091bc <_malloc_r+0x394>
 80091c4:	e6f4      	b.n	8008fb0 <_malloc_r+0x188>
 80091c6:	4673      	mov	r3, lr
 80091c8:	e7fa      	b.n	80091c0 <_malloc_r+0x398>
 80091ca:	6810      	ldr	r0, [r2, #0]
 80091cc:	3001      	adds	r0, #1
 80091ce:	bf1b      	ittet	ne
 80091d0:	1ae3      	subne	r3, r4, r3
 80091d2:	4473      	addne	r3, lr
 80091d4:	6014      	streq	r4, [r2, #0]
 80091d6:	f8ca 3000 	strne.w	r3, [sl]
 80091da:	f014 0307 	ands.w	r3, r4, #7
 80091de:	bf0e      	itee	eq
 80091e0:	4618      	moveq	r0, r3
 80091e2:	f1c3 0008 	rsbne	r0, r3, #8
 80091e6:	1824      	addne	r4, r4, r0
 80091e8:	1862      	adds	r2, r4, r1
 80091ea:	ea02 010c 	and.w	r1, r2, ip
 80091ee:	4480      	add	r8, r0
 80091f0:	eba8 0801 	sub.w	r8, r8, r1
 80091f4:	ea08 080c 	and.w	r8, r8, ip
 80091f8:	4641      	mov	r1, r8
 80091fa:	4628      	mov	r0, r5
 80091fc:	9301      	str	r3, [sp, #4]
 80091fe:	9200      	str	r2, [sp, #0]
 8009200:	f7fa f94e 	bl	80034a0 <_sbrk_r>
 8009204:	1c43      	adds	r3, r0, #1
 8009206:	e9dd 2300 	ldrd	r2, r3, [sp]
 800920a:	d105      	bne.n	8009218 <_malloc_r+0x3f0>
 800920c:	b32b      	cbz	r3, 800925a <_malloc_r+0x432>
 800920e:	f04f 0800 	mov.w	r8, #0
 8009212:	f1a3 0008 	sub.w	r0, r3, #8
 8009216:	4410      	add	r0, r2
 8009218:	f8da 2000 	ldr.w	r2, [sl]
 800921c:	1b00      	subs	r0, r0, r4
 800921e:	4440      	add	r0, r8
 8009220:	4442      	add	r2, r8
 8009222:	f040 0001 	orr.w	r0, r0, #1
 8009226:	45b3      	cmp	fp, r6
 8009228:	60b4      	str	r4, [r6, #8]
 800922a:	f8ca 2000 	str.w	r2, [sl]
 800922e:	6060      	str	r0, [r4, #4]
 8009230:	f43f af28 	beq.w	8009084 <_malloc_r+0x25c>
 8009234:	f1b9 0f0f 	cmp.w	r9, #15
 8009238:	d812      	bhi.n	8009260 <_malloc_r+0x438>
 800923a:	2301      	movs	r3, #1
 800923c:	6063      	str	r3, [r4, #4]
 800923e:	68b3      	ldr	r3, [r6, #8]
 8009240:	685b      	ldr	r3, [r3, #4]
 8009242:	f023 0303 	bic.w	r3, r3, #3
 8009246:	42bb      	cmp	r3, r7
 8009248:	eba3 0207 	sub.w	r2, r3, r7
 800924c:	d301      	bcc.n	8009252 <_malloc_r+0x42a>
 800924e:	2a0f      	cmp	r2, #15
 8009250:	dc21      	bgt.n	8009296 <_malloc_r+0x46e>
 8009252:	4628      	mov	r0, r5
 8009254:	f000 f838 	bl	80092c8 <__malloc_unlock>
 8009258:	e5f2      	b.n	8008e40 <_malloc_r+0x18>
 800925a:	4610      	mov	r0, r2
 800925c:	4698      	mov	r8, r3
 800925e:	e7db      	b.n	8009218 <_malloc_r+0x3f0>
 8009260:	2205      	movs	r2, #5
 8009262:	f8db 3004 	ldr.w	r3, [fp, #4]
 8009266:	f1a9 090c 	sub.w	r9, r9, #12
 800926a:	f029 0907 	bic.w	r9, r9, #7
 800926e:	f003 0301 	and.w	r3, r3, #1
 8009272:	ea43 0309 	orr.w	r3, r3, r9
 8009276:	f8cb 3004 	str.w	r3, [fp, #4]
 800927a:	f1b9 0f0f 	cmp.w	r9, #15
 800927e:	eb0b 0309 	add.w	r3, fp, r9
 8009282:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8009286:	f67f aefd 	bls.w	8009084 <_malloc_r+0x25c>
 800928a:	4628      	mov	r0, r5
 800928c:	f10b 0108 	add.w	r1, fp, #8
 8009290:	f003 fdc6 	bl	800ce20 <_free_r>
 8009294:	e6f6      	b.n	8009084 <_malloc_r+0x25c>
 8009296:	68b4      	ldr	r4, [r6, #8]
 8009298:	f047 0301 	orr.w	r3, r7, #1
 800929c:	f042 0201 	orr.w	r2, r2, #1
 80092a0:	4427      	add	r7, r4
 80092a2:	6063      	str	r3, [r4, #4]
 80092a4:	60b7      	str	r7, [r6, #8]
 80092a6:	607a      	str	r2, [r7, #4]
 80092a8:	e5ef      	b.n	8008e8a <_malloc_r+0x62>
 80092aa:	bf00      	nop

080092ac <memset>:
 80092ac:	4603      	mov	r3, r0
 80092ae:	4402      	add	r2, r0
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d100      	bne.n	80092b6 <memset+0xa>
 80092b4:	4770      	bx	lr
 80092b6:	f803 1b01 	strb.w	r1, [r3], #1
 80092ba:	e7f9      	b.n	80092b0 <memset+0x4>

080092bc <__malloc_lock>:
 80092bc:	4801      	ldr	r0, [pc, #4]	; (80092c4 <__malloc_lock+0x8>)
 80092be:	f003 bfdf 	b.w	800d280 <__retarget_lock_acquire_recursive>
 80092c2:	bf00      	nop
 80092c4:	20001134 	.word	0x20001134

080092c8 <__malloc_unlock>:
 80092c8:	4801      	ldr	r0, [pc, #4]	; (80092d0 <__malloc_unlock+0x8>)
 80092ca:	f003 bfda 	b.w	800d282 <__retarget_lock_release_recursive>
 80092ce:	bf00      	nop
 80092d0:	20001134 	.word	0x20001134

080092d4 <printf>:
 80092d4:	b40f      	push	{r0, r1, r2, r3}
 80092d6:	b507      	push	{r0, r1, r2, lr}
 80092d8:	4906      	ldr	r1, [pc, #24]	; (80092f4 <printf+0x20>)
 80092da:	ab04      	add	r3, sp, #16
 80092dc:	6808      	ldr	r0, [r1, #0]
 80092de:	f853 2b04 	ldr.w	r2, [r3], #4
 80092e2:	6881      	ldr	r1, [r0, #8]
 80092e4:	9301      	str	r3, [sp, #4]
 80092e6:	f001 fac3 	bl	800a870 <_vfprintf_r>
 80092ea:	b003      	add	sp, #12
 80092ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80092f0:	b004      	add	sp, #16
 80092f2:	4770      	bx	lr
 80092f4:	20000068 	.word	0x20000068

080092f8 <setvbuf>:
 80092f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80092fc:	461d      	mov	r5, r3
 80092fe:	4b59      	ldr	r3, [pc, #356]	; (8009464 <setvbuf+0x16c>)
 8009300:	4604      	mov	r4, r0
 8009302:	681f      	ldr	r7, [r3, #0]
 8009304:	460e      	mov	r6, r1
 8009306:	4690      	mov	r8, r2
 8009308:	b127      	cbz	r7, 8009314 <setvbuf+0x1c>
 800930a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800930c:	b913      	cbnz	r3, 8009314 <setvbuf+0x1c>
 800930e:	4638      	mov	r0, r7
 8009310:	f003 fcf6 	bl	800cd00 <__sinit>
 8009314:	f1b8 0f02 	cmp.w	r8, #2
 8009318:	d006      	beq.n	8009328 <setvbuf+0x30>
 800931a:	f1b8 0f01 	cmp.w	r8, #1
 800931e:	f200 809b 	bhi.w	8009458 <setvbuf+0x160>
 8009322:	2d00      	cmp	r5, #0
 8009324:	f2c0 8098 	blt.w	8009458 <setvbuf+0x160>
 8009328:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800932a:	07db      	lsls	r3, r3, #31
 800932c:	d405      	bmi.n	800933a <setvbuf+0x42>
 800932e:	89a3      	ldrh	r3, [r4, #12]
 8009330:	0598      	lsls	r0, r3, #22
 8009332:	d402      	bmi.n	800933a <setvbuf+0x42>
 8009334:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009336:	f003 ffa3 	bl	800d280 <__retarget_lock_acquire_recursive>
 800933a:	4621      	mov	r1, r4
 800933c:	4638      	mov	r0, r7
 800933e:	f003 fc73 	bl	800cc28 <_fflush_r>
 8009342:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009344:	b141      	cbz	r1, 8009358 <setvbuf+0x60>
 8009346:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800934a:	4299      	cmp	r1, r3
 800934c:	d002      	beq.n	8009354 <setvbuf+0x5c>
 800934e:	4638      	mov	r0, r7
 8009350:	f003 fd66 	bl	800ce20 <_free_r>
 8009354:	2300      	movs	r3, #0
 8009356:	6323      	str	r3, [r4, #48]	; 0x30
 8009358:	2300      	movs	r3, #0
 800935a:	61a3      	str	r3, [r4, #24]
 800935c:	6063      	str	r3, [r4, #4]
 800935e:	89a3      	ldrh	r3, [r4, #12]
 8009360:	0619      	lsls	r1, r3, #24
 8009362:	d503      	bpl.n	800936c <setvbuf+0x74>
 8009364:	4638      	mov	r0, r7
 8009366:	6921      	ldr	r1, [r4, #16]
 8009368:	f003 fd5a 	bl	800ce20 <_free_r>
 800936c:	89a3      	ldrh	r3, [r4, #12]
 800936e:	f1b8 0f02 	cmp.w	r8, #2
 8009372:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8009376:	f023 0303 	bic.w	r3, r3, #3
 800937a:	81a3      	strh	r3, [r4, #12]
 800937c:	d068      	beq.n	8009450 <setvbuf+0x158>
 800937e:	ab01      	add	r3, sp, #4
 8009380:	466a      	mov	r2, sp
 8009382:	4621      	mov	r1, r4
 8009384:	4638      	mov	r0, r7
 8009386:	f003 ff7d 	bl	800d284 <__swhatbuf_r>
 800938a:	89a3      	ldrh	r3, [r4, #12]
 800938c:	4318      	orrs	r0, r3
 800938e:	81a0      	strh	r0, [r4, #12]
 8009390:	bb35      	cbnz	r5, 80093e0 <setvbuf+0xe8>
 8009392:	9d00      	ldr	r5, [sp, #0]
 8009394:	4628      	mov	r0, r5
 8009396:	f7ff fd3f 	bl	8008e18 <malloc>
 800939a:	4606      	mov	r6, r0
 800939c:	2800      	cmp	r0, #0
 800939e:	d152      	bne.n	8009446 <setvbuf+0x14e>
 80093a0:	f8dd 9000 	ldr.w	r9, [sp]
 80093a4:	45a9      	cmp	r9, r5
 80093a6:	d147      	bne.n	8009438 <setvbuf+0x140>
 80093a8:	f04f 35ff 	mov.w	r5, #4294967295
 80093ac:	2200      	movs	r2, #0
 80093ae:	60a2      	str	r2, [r4, #8]
 80093b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80093b4:	6022      	str	r2, [r4, #0]
 80093b6:	6122      	str	r2, [r4, #16]
 80093b8:	2201      	movs	r2, #1
 80093ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093be:	6162      	str	r2, [r4, #20]
 80093c0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80093c2:	f043 0302 	orr.w	r3, r3, #2
 80093c6:	07d2      	lsls	r2, r2, #31
 80093c8:	81a3      	strh	r3, [r4, #12]
 80093ca:	d405      	bmi.n	80093d8 <setvbuf+0xe0>
 80093cc:	f413 7f00 	tst.w	r3, #512	; 0x200
 80093d0:	d102      	bne.n	80093d8 <setvbuf+0xe0>
 80093d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093d4:	f003 ff55 	bl	800d282 <__retarget_lock_release_recursive>
 80093d8:	4628      	mov	r0, r5
 80093da:	b003      	add	sp, #12
 80093dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80093e0:	2e00      	cmp	r6, #0
 80093e2:	d0d7      	beq.n	8009394 <setvbuf+0x9c>
 80093e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093e6:	b913      	cbnz	r3, 80093ee <setvbuf+0xf6>
 80093e8:	4638      	mov	r0, r7
 80093ea:	f003 fc89 	bl	800cd00 <__sinit>
 80093ee:	9b00      	ldr	r3, [sp, #0]
 80093f0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80093f4:	42ab      	cmp	r3, r5
 80093f6:	bf18      	it	ne
 80093f8:	89a3      	ldrhne	r3, [r4, #12]
 80093fa:	6026      	str	r6, [r4, #0]
 80093fc:	bf1c      	itt	ne
 80093fe:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8009402:	81a3      	strhne	r3, [r4, #12]
 8009404:	f1b8 0f01 	cmp.w	r8, #1
 8009408:	bf02      	ittt	eq
 800940a:	89a3      	ldrheq	r3, [r4, #12]
 800940c:	f043 0301 	orreq.w	r3, r3, #1
 8009410:	81a3      	strheq	r3, [r4, #12]
 8009412:	89a2      	ldrh	r2, [r4, #12]
 8009414:	f012 0308 	ands.w	r3, r2, #8
 8009418:	d01c      	beq.n	8009454 <setvbuf+0x15c>
 800941a:	07d3      	lsls	r3, r2, #31
 800941c:	bf41      	itttt	mi
 800941e:	2300      	movmi	r3, #0
 8009420:	426d      	negmi	r5, r5
 8009422:	60a3      	strmi	r3, [r4, #8]
 8009424:	61a5      	strmi	r5, [r4, #24]
 8009426:	bf58      	it	pl
 8009428:	60a5      	strpl	r5, [r4, #8]
 800942a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800942c:	f015 0501 	ands.w	r5, r5, #1
 8009430:	d115      	bne.n	800945e <setvbuf+0x166>
 8009432:	f412 7f00 	tst.w	r2, #512	; 0x200
 8009436:	e7cb      	b.n	80093d0 <setvbuf+0xd8>
 8009438:	4648      	mov	r0, r9
 800943a:	f7ff fced 	bl	8008e18 <malloc>
 800943e:	4606      	mov	r6, r0
 8009440:	2800      	cmp	r0, #0
 8009442:	d0b1      	beq.n	80093a8 <setvbuf+0xb0>
 8009444:	464d      	mov	r5, r9
 8009446:	89a3      	ldrh	r3, [r4, #12]
 8009448:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800944c:	81a3      	strh	r3, [r4, #12]
 800944e:	e7c9      	b.n	80093e4 <setvbuf+0xec>
 8009450:	2500      	movs	r5, #0
 8009452:	e7ab      	b.n	80093ac <setvbuf+0xb4>
 8009454:	60a3      	str	r3, [r4, #8]
 8009456:	e7e8      	b.n	800942a <setvbuf+0x132>
 8009458:	f04f 35ff 	mov.w	r5, #4294967295
 800945c:	e7bc      	b.n	80093d8 <setvbuf+0xe0>
 800945e:	2500      	movs	r5, #0
 8009460:	e7ba      	b.n	80093d8 <setvbuf+0xe0>
 8009462:	bf00      	nop
 8009464:	20000068 	.word	0x20000068

08009468 <sprintf>:
 8009468:	b40e      	push	{r1, r2, r3}
 800946a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800946e:	b500      	push	{lr}
 8009470:	b09c      	sub	sp, #112	; 0x70
 8009472:	ab1d      	add	r3, sp, #116	; 0x74
 8009474:	9002      	str	r0, [sp, #8]
 8009476:	9006      	str	r0, [sp, #24]
 8009478:	9107      	str	r1, [sp, #28]
 800947a:	9104      	str	r1, [sp, #16]
 800947c:	4808      	ldr	r0, [pc, #32]	; (80094a0 <sprintf+0x38>)
 800947e:	4909      	ldr	r1, [pc, #36]	; (80094a4 <sprintf+0x3c>)
 8009480:	f853 2b04 	ldr.w	r2, [r3], #4
 8009484:	9105      	str	r1, [sp, #20]
 8009486:	6800      	ldr	r0, [r0, #0]
 8009488:	a902      	add	r1, sp, #8
 800948a:	9301      	str	r3, [sp, #4]
 800948c:	f000 f80c 	bl	80094a8 <_svfprintf_r>
 8009490:	2200      	movs	r2, #0
 8009492:	9b02      	ldr	r3, [sp, #8]
 8009494:	701a      	strb	r2, [r3, #0]
 8009496:	b01c      	add	sp, #112	; 0x70
 8009498:	f85d eb04 	ldr.w	lr, [sp], #4
 800949c:	b003      	add	sp, #12
 800949e:	4770      	bx	lr
 80094a0:	20000068 	.word	0x20000068
 80094a4:	ffff0208 	.word	0xffff0208

080094a8 <_svfprintf_r>:
 80094a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ac:	b0d3      	sub	sp, #332	; 0x14c
 80094ae:	468b      	mov	fp, r1
 80094b0:	9207      	str	r2, [sp, #28]
 80094b2:	461e      	mov	r6, r3
 80094b4:	4681      	mov	r9, r0
 80094b6:	f003 fedd 	bl	800d274 <_localeconv_r>
 80094ba:	6803      	ldr	r3, [r0, #0]
 80094bc:	4618      	mov	r0, r3
 80094be:	9318      	str	r3, [sp, #96]	; 0x60
 80094c0:	f7f6 fe46 	bl	8000150 <strlen>
 80094c4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80094c8:	9012      	str	r0, [sp, #72]	; 0x48
 80094ca:	061a      	lsls	r2, r3, #24
 80094cc:	d518      	bpl.n	8009500 <_svfprintf_r+0x58>
 80094ce:	f8db 3010 	ldr.w	r3, [fp, #16]
 80094d2:	b9ab      	cbnz	r3, 8009500 <_svfprintf_r+0x58>
 80094d4:	2140      	movs	r1, #64	; 0x40
 80094d6:	4648      	mov	r0, r9
 80094d8:	f7ff fca6 	bl	8008e28 <_malloc_r>
 80094dc:	f8cb 0000 	str.w	r0, [fp]
 80094e0:	f8cb 0010 	str.w	r0, [fp, #16]
 80094e4:	b948      	cbnz	r0, 80094fa <_svfprintf_r+0x52>
 80094e6:	230c      	movs	r3, #12
 80094e8:	f8c9 3000 	str.w	r3, [r9]
 80094ec:	f04f 33ff 	mov.w	r3, #4294967295
 80094f0:	9313      	str	r3, [sp, #76]	; 0x4c
 80094f2:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80094f4:	b053      	add	sp, #332	; 0x14c
 80094f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094fa:	2340      	movs	r3, #64	; 0x40
 80094fc:	f8cb 3014 	str.w	r3, [fp, #20]
 8009500:	2500      	movs	r5, #0
 8009502:	2200      	movs	r2, #0
 8009504:	2300      	movs	r3, #0
 8009506:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800950a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800950e:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8009512:	ac29      	add	r4, sp, #164	; 0xa4
 8009514:	9426      	str	r4, [sp, #152]	; 0x98
 8009516:	9508      	str	r5, [sp, #32]
 8009518:	950e      	str	r5, [sp, #56]	; 0x38
 800951a:	9516      	str	r5, [sp, #88]	; 0x58
 800951c:	9519      	str	r5, [sp, #100]	; 0x64
 800951e:	9513      	str	r5, [sp, #76]	; 0x4c
 8009520:	9b07      	ldr	r3, [sp, #28]
 8009522:	461d      	mov	r5, r3
 8009524:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009528:	b10a      	cbz	r2, 800952e <_svfprintf_r+0x86>
 800952a:	2a25      	cmp	r2, #37	; 0x25
 800952c:	d1f9      	bne.n	8009522 <_svfprintf_r+0x7a>
 800952e:	9b07      	ldr	r3, [sp, #28]
 8009530:	1aef      	subs	r7, r5, r3
 8009532:	d00d      	beq.n	8009550 <_svfprintf_r+0xa8>
 8009534:	e9c4 3700 	strd	r3, r7, [r4]
 8009538:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800953a:	443b      	add	r3, r7
 800953c:	9328      	str	r3, [sp, #160]	; 0xa0
 800953e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009540:	3301      	adds	r3, #1
 8009542:	2b07      	cmp	r3, #7
 8009544:	9327      	str	r3, [sp, #156]	; 0x9c
 8009546:	dc78      	bgt.n	800963a <_svfprintf_r+0x192>
 8009548:	3408      	adds	r4, #8
 800954a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800954c:	443b      	add	r3, r7
 800954e:	9313      	str	r3, [sp, #76]	; 0x4c
 8009550:	782b      	ldrb	r3, [r5, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	f001 8142 	beq.w	800a7dc <_svfprintf_r+0x1334>
 8009558:	2300      	movs	r3, #0
 800955a:	f04f 38ff 	mov.w	r8, #4294967295
 800955e:	469a      	mov	sl, r3
 8009560:	270a      	movs	r7, #10
 8009562:	212b      	movs	r1, #43	; 0x2b
 8009564:	3501      	adds	r5, #1
 8009566:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800956a:	9314      	str	r3, [sp, #80]	; 0x50
 800956c:	462a      	mov	r2, r5
 800956e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009572:	930b      	str	r3, [sp, #44]	; 0x2c
 8009574:	920f      	str	r2, [sp, #60]	; 0x3c
 8009576:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009578:	3b20      	subs	r3, #32
 800957a:	2b5a      	cmp	r3, #90	; 0x5a
 800957c:	f200 85a0 	bhi.w	800a0c0 <_svfprintf_r+0xc18>
 8009580:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009584:	059e007e 	.word	0x059e007e
 8009588:	0086059e 	.word	0x0086059e
 800958c:	059e059e 	.word	0x059e059e
 8009590:	0065059e 	.word	0x0065059e
 8009594:	059e059e 	.word	0x059e059e
 8009598:	00930089 	.word	0x00930089
 800959c:	0090059e 	.word	0x0090059e
 80095a0:	059e0096 	.word	0x059e0096
 80095a4:	00b300b0 	.word	0x00b300b0
 80095a8:	00b300b3 	.word	0x00b300b3
 80095ac:	00b300b3 	.word	0x00b300b3
 80095b0:	00b300b3 	.word	0x00b300b3
 80095b4:	00b300b3 	.word	0x00b300b3
 80095b8:	059e059e 	.word	0x059e059e
 80095bc:	059e059e 	.word	0x059e059e
 80095c0:	059e059e 	.word	0x059e059e
 80095c4:	011d059e 	.word	0x011d059e
 80095c8:	00e0059e 	.word	0x00e0059e
 80095cc:	011d00f3 	.word	0x011d00f3
 80095d0:	011d011d 	.word	0x011d011d
 80095d4:	059e059e 	.word	0x059e059e
 80095d8:	059e059e 	.word	0x059e059e
 80095dc:	059e00c3 	.word	0x059e00c3
 80095e0:	0471059e 	.word	0x0471059e
 80095e4:	059e059e 	.word	0x059e059e
 80095e8:	04b8059e 	.word	0x04b8059e
 80095ec:	04da059e 	.word	0x04da059e
 80095f0:	059e059e 	.word	0x059e059e
 80095f4:	059e04f9 	.word	0x059e04f9
 80095f8:	059e059e 	.word	0x059e059e
 80095fc:	059e059e 	.word	0x059e059e
 8009600:	059e059e 	.word	0x059e059e
 8009604:	011d059e 	.word	0x011d059e
 8009608:	00e0059e 	.word	0x00e0059e
 800960c:	011d00f5 	.word	0x011d00f5
 8009610:	011d011d 	.word	0x011d011d
 8009614:	00f500c6 	.word	0x00f500c6
 8009618:	059e00da 	.word	0x059e00da
 800961c:	059e00d3 	.word	0x059e00d3
 8009620:	0473044e 	.word	0x0473044e
 8009624:	00da04a7 	.word	0x00da04a7
 8009628:	04b8059e 	.word	0x04b8059e
 800962c:	04dc007c 	.word	0x04dc007c
 8009630:	059e059e 	.word	0x059e059e
 8009634:	059e0516 	.word	0x059e0516
 8009638:	007c      	.short	0x007c
 800963a:	4659      	mov	r1, fp
 800963c:	4648      	mov	r0, r9
 800963e:	aa26      	add	r2, sp, #152	; 0x98
 8009640:	f004 fc2a 	bl	800de98 <__ssprint_r>
 8009644:	2800      	cmp	r0, #0
 8009646:	f040 8128 	bne.w	800989a <_svfprintf_r+0x3f2>
 800964a:	ac29      	add	r4, sp, #164	; 0xa4
 800964c:	e77d      	b.n	800954a <_svfprintf_r+0xa2>
 800964e:	4648      	mov	r0, r9
 8009650:	f003 fe10 	bl	800d274 <_localeconv_r>
 8009654:	6843      	ldr	r3, [r0, #4]
 8009656:	4618      	mov	r0, r3
 8009658:	9319      	str	r3, [sp, #100]	; 0x64
 800965a:	f7f6 fd79 	bl	8000150 <strlen>
 800965e:	9016      	str	r0, [sp, #88]	; 0x58
 8009660:	4648      	mov	r0, r9
 8009662:	f003 fe07 	bl	800d274 <_localeconv_r>
 8009666:	6883      	ldr	r3, [r0, #8]
 8009668:	212b      	movs	r1, #43	; 0x2b
 800966a:	930e      	str	r3, [sp, #56]	; 0x38
 800966c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800966e:	b12b      	cbz	r3, 800967c <_svfprintf_r+0x1d4>
 8009670:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009672:	b11b      	cbz	r3, 800967c <_svfprintf_r+0x1d4>
 8009674:	781b      	ldrb	r3, [r3, #0]
 8009676:	b10b      	cbz	r3, 800967c <_svfprintf_r+0x1d4>
 8009678:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800967c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800967e:	e775      	b.n	800956c <_svfprintf_r+0xc4>
 8009680:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009684:	2b00      	cmp	r3, #0
 8009686:	d1f9      	bne.n	800967c <_svfprintf_r+0x1d4>
 8009688:	2320      	movs	r3, #32
 800968a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800968e:	e7f5      	b.n	800967c <_svfprintf_r+0x1d4>
 8009690:	f04a 0a01 	orr.w	sl, sl, #1
 8009694:	e7f2      	b.n	800967c <_svfprintf_r+0x1d4>
 8009696:	f856 3b04 	ldr.w	r3, [r6], #4
 800969a:	2b00      	cmp	r3, #0
 800969c:	9314      	str	r3, [sp, #80]	; 0x50
 800969e:	daed      	bge.n	800967c <_svfprintf_r+0x1d4>
 80096a0:	425b      	negs	r3, r3
 80096a2:	9314      	str	r3, [sp, #80]	; 0x50
 80096a4:	f04a 0a04 	orr.w	sl, sl, #4
 80096a8:	e7e8      	b.n	800967c <_svfprintf_r+0x1d4>
 80096aa:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 80096ae:	e7e5      	b.n	800967c <_svfprintf_r+0x1d4>
 80096b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80096b2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80096b6:	2b2a      	cmp	r3, #42	; 0x2a
 80096b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80096ba:	d110      	bne.n	80096de <_svfprintf_r+0x236>
 80096bc:	f856 0b04 	ldr.w	r0, [r6], #4
 80096c0:	920f      	str	r2, [sp, #60]	; 0x3c
 80096c2:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 80096c6:	e7d9      	b.n	800967c <_svfprintf_r+0x1d4>
 80096c8:	fb07 3808 	mla	r8, r7, r8, r3
 80096cc:	f812 3b01 	ldrb.w	r3, [r2], #1
 80096d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80096d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096d4:	3b30      	subs	r3, #48	; 0x30
 80096d6:	2b09      	cmp	r3, #9
 80096d8:	d9f6      	bls.n	80096c8 <_svfprintf_r+0x220>
 80096da:	920f      	str	r2, [sp, #60]	; 0x3c
 80096dc:	e74b      	b.n	8009576 <_svfprintf_r+0xce>
 80096de:	f04f 0800 	mov.w	r8, #0
 80096e2:	e7f6      	b.n	80096d2 <_svfprintf_r+0x22a>
 80096e4:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 80096e8:	e7c8      	b.n	800967c <_svfprintf_r+0x1d4>
 80096ea:	2300      	movs	r3, #0
 80096ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80096ee:	9314      	str	r3, [sp, #80]	; 0x50
 80096f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096f2:	9814      	ldr	r0, [sp, #80]	; 0x50
 80096f4:	3b30      	subs	r3, #48	; 0x30
 80096f6:	fb07 3300 	mla	r3, r7, r0, r3
 80096fa:	9314      	str	r3, [sp, #80]	; 0x50
 80096fc:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009700:	930b      	str	r3, [sp, #44]	; 0x2c
 8009702:	3b30      	subs	r3, #48	; 0x30
 8009704:	2b09      	cmp	r3, #9
 8009706:	d9f3      	bls.n	80096f0 <_svfprintf_r+0x248>
 8009708:	e7e7      	b.n	80096da <_svfprintf_r+0x232>
 800970a:	f04a 0a08 	orr.w	sl, sl, #8
 800970e:	e7b5      	b.n	800967c <_svfprintf_r+0x1d4>
 8009710:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009712:	781b      	ldrb	r3, [r3, #0]
 8009714:	2b68      	cmp	r3, #104	; 0x68
 8009716:	bf01      	itttt	eq
 8009718:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800971a:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800971e:	3301      	addeq	r3, #1
 8009720:	930f      	streq	r3, [sp, #60]	; 0x3c
 8009722:	bf18      	it	ne
 8009724:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8009728:	e7a8      	b.n	800967c <_svfprintf_r+0x1d4>
 800972a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800972c:	781b      	ldrb	r3, [r3, #0]
 800972e:	2b6c      	cmp	r3, #108	; 0x6c
 8009730:	d105      	bne.n	800973e <_svfprintf_r+0x296>
 8009732:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009734:	3301      	adds	r3, #1
 8009736:	930f      	str	r3, [sp, #60]	; 0x3c
 8009738:	f04a 0a20 	orr.w	sl, sl, #32
 800973c:	e79e      	b.n	800967c <_svfprintf_r+0x1d4>
 800973e:	f04a 0a10 	orr.w	sl, sl, #16
 8009742:	e79b      	b.n	800967c <_svfprintf_r+0x1d4>
 8009744:	4632      	mov	r2, r6
 8009746:	2000      	movs	r0, #0
 8009748:	f852 3b04 	ldr.w	r3, [r2], #4
 800974c:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8009750:	920a      	str	r2, [sp, #40]	; 0x28
 8009752:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8009756:	ab39      	add	r3, sp, #228	; 0xe4
 8009758:	4607      	mov	r7, r0
 800975a:	f04f 0801 	mov.w	r8, #1
 800975e:	4606      	mov	r6, r0
 8009760:	4605      	mov	r5, r0
 8009762:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8009766:	9307      	str	r3, [sp, #28]
 8009768:	e1a9      	b.n	8009abe <_svfprintf_r+0x616>
 800976a:	f04a 0a10 	orr.w	sl, sl, #16
 800976e:	f01a 0f20 	tst.w	sl, #32
 8009772:	d011      	beq.n	8009798 <_svfprintf_r+0x2f0>
 8009774:	3607      	adds	r6, #7
 8009776:	f026 0307 	bic.w	r3, r6, #7
 800977a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800977e:	930a      	str	r3, [sp, #40]	; 0x28
 8009780:	2e00      	cmp	r6, #0
 8009782:	f177 0300 	sbcs.w	r3, r7, #0
 8009786:	da05      	bge.n	8009794 <_svfprintf_r+0x2ec>
 8009788:	232d      	movs	r3, #45	; 0x2d
 800978a:	4276      	negs	r6, r6
 800978c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8009790:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009794:	2301      	movs	r3, #1
 8009796:	e377      	b.n	8009e88 <_svfprintf_r+0x9e0>
 8009798:	1d33      	adds	r3, r6, #4
 800979a:	f01a 0f10 	tst.w	sl, #16
 800979e:	930a      	str	r3, [sp, #40]	; 0x28
 80097a0:	d002      	beq.n	80097a8 <_svfprintf_r+0x300>
 80097a2:	6836      	ldr	r6, [r6, #0]
 80097a4:	17f7      	asrs	r7, r6, #31
 80097a6:	e7eb      	b.n	8009780 <_svfprintf_r+0x2d8>
 80097a8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80097ac:	6836      	ldr	r6, [r6, #0]
 80097ae:	d001      	beq.n	80097b4 <_svfprintf_r+0x30c>
 80097b0:	b236      	sxth	r6, r6
 80097b2:	e7f7      	b.n	80097a4 <_svfprintf_r+0x2fc>
 80097b4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80097b8:	bf18      	it	ne
 80097ba:	b276      	sxtbne	r6, r6
 80097bc:	e7f2      	b.n	80097a4 <_svfprintf_r+0x2fc>
 80097be:	3607      	adds	r6, #7
 80097c0:	f026 0307 	bic.w	r3, r6, #7
 80097c4:	4619      	mov	r1, r3
 80097c6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80097ca:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80097ce:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80097d2:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80097d6:	910a      	str	r1, [sp, #40]	; 0x28
 80097d8:	f04f 32ff 	mov.w	r2, #4294967295
 80097dc:	4630      	mov	r0, r6
 80097de:	4629      	mov	r1, r5
 80097e0:	4b32      	ldr	r3, [pc, #200]	; (80098ac <_svfprintf_r+0x404>)
 80097e2:	f7f7 f913 	bl	8000a0c <__aeabi_dcmpun>
 80097e6:	bb08      	cbnz	r0, 800982c <_svfprintf_r+0x384>
 80097e8:	f04f 32ff 	mov.w	r2, #4294967295
 80097ec:	4630      	mov	r0, r6
 80097ee:	4629      	mov	r1, r5
 80097f0:	4b2e      	ldr	r3, [pc, #184]	; (80098ac <_svfprintf_r+0x404>)
 80097f2:	f7f7 f8ed 	bl	80009d0 <__aeabi_dcmple>
 80097f6:	b9c8      	cbnz	r0, 800982c <_svfprintf_r+0x384>
 80097f8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80097fc:	2200      	movs	r2, #0
 80097fe:	2300      	movs	r3, #0
 8009800:	f7f7 f8dc 	bl	80009bc <__aeabi_dcmplt>
 8009804:	b110      	cbz	r0, 800980c <_svfprintf_r+0x364>
 8009806:	232d      	movs	r3, #45	; 0x2d
 8009808:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800980c:	4a28      	ldr	r2, [pc, #160]	; (80098b0 <_svfprintf_r+0x408>)
 800980e:	4829      	ldr	r0, [pc, #164]	; (80098b4 <_svfprintf_r+0x40c>)
 8009810:	4613      	mov	r3, r2
 8009812:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009814:	2700      	movs	r7, #0
 8009816:	2947      	cmp	r1, #71	; 0x47
 8009818:	bfc8      	it	gt
 800981a:	4603      	movgt	r3, r0
 800981c:	f04f 0803 	mov.w	r8, #3
 8009820:	9307      	str	r3, [sp, #28]
 8009822:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8009826:	463e      	mov	r6, r7
 8009828:	f000 bc24 	b.w	800a074 <_svfprintf_r+0xbcc>
 800982c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009830:	4610      	mov	r0, r2
 8009832:	4619      	mov	r1, r3
 8009834:	f7f7 f8ea 	bl	8000a0c <__aeabi_dcmpun>
 8009838:	4607      	mov	r7, r0
 800983a:	b148      	cbz	r0, 8009850 <_svfprintf_r+0x3a8>
 800983c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800983e:	4a1e      	ldr	r2, [pc, #120]	; (80098b8 <_svfprintf_r+0x410>)
 8009840:	2b00      	cmp	r3, #0
 8009842:	bfb8      	it	lt
 8009844:	232d      	movlt	r3, #45	; 0x2d
 8009846:	481d      	ldr	r0, [pc, #116]	; (80098bc <_svfprintf_r+0x414>)
 8009848:	bfb8      	it	lt
 800984a:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800984e:	e7df      	b.n	8009810 <_svfprintf_r+0x368>
 8009850:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009852:	f023 0320 	bic.w	r3, r3, #32
 8009856:	2b41      	cmp	r3, #65	; 0x41
 8009858:	930c      	str	r3, [sp, #48]	; 0x30
 800985a:	d131      	bne.n	80098c0 <_svfprintf_r+0x418>
 800985c:	2330      	movs	r3, #48	; 0x30
 800985e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8009862:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009864:	f04a 0a02 	orr.w	sl, sl, #2
 8009868:	2b61      	cmp	r3, #97	; 0x61
 800986a:	bf0c      	ite	eq
 800986c:	2378      	moveq	r3, #120	; 0x78
 800986e:	2358      	movne	r3, #88	; 0x58
 8009870:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8009874:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8009878:	f340 81fa 	ble.w	8009c70 <_svfprintf_r+0x7c8>
 800987c:	4648      	mov	r0, r9
 800987e:	f108 0101 	add.w	r1, r8, #1
 8009882:	f7ff fad1 	bl	8008e28 <_malloc_r>
 8009886:	9007      	str	r0, [sp, #28]
 8009888:	2800      	cmp	r0, #0
 800988a:	f040 81f4 	bne.w	8009c76 <_svfprintf_r+0x7ce>
 800988e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8009892:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009896:	f8ab 300c 	strh.w	r3, [fp, #12]
 800989a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800989e:	f013 0f40 	tst.w	r3, #64	; 0x40
 80098a2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80098a4:	bf18      	it	ne
 80098a6:	f04f 33ff 	movne.w	r3, #4294967295
 80098aa:	e621      	b.n	80094f0 <_svfprintf_r+0x48>
 80098ac:	7fefffff 	.word	0x7fefffff
 80098b0:	0801267c 	.word	0x0801267c
 80098b4:	08012680 	.word	0x08012680
 80098b8:	08012684 	.word	0x08012684
 80098bc:	08012688 	.word	0x08012688
 80098c0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80098c4:	f000 81d9 	beq.w	8009c7a <_svfprintf_r+0x7d2>
 80098c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098ca:	2b47      	cmp	r3, #71	; 0x47
 80098cc:	d105      	bne.n	80098da <_svfprintf_r+0x432>
 80098ce:	f1b8 0f00 	cmp.w	r8, #0
 80098d2:	d102      	bne.n	80098da <_svfprintf_r+0x432>
 80098d4:	4647      	mov	r7, r8
 80098d6:	f04f 0801 	mov.w	r8, #1
 80098da:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 80098de:	9315      	str	r3, [sp, #84]	; 0x54
 80098e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80098e2:	1e1d      	subs	r5, r3, #0
 80098e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80098e6:	9308      	str	r3, [sp, #32]
 80098e8:	bfb7      	itett	lt
 80098ea:	462b      	movlt	r3, r5
 80098ec:	2300      	movge	r3, #0
 80098ee:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 80098f2:	232d      	movlt	r3, #45	; 0x2d
 80098f4:	931c      	str	r3, [sp, #112]	; 0x70
 80098f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098f8:	2b41      	cmp	r3, #65	; 0x41
 80098fa:	f040 81d7 	bne.w	8009cac <_svfprintf_r+0x804>
 80098fe:	aa20      	add	r2, sp, #128	; 0x80
 8009900:	4629      	mov	r1, r5
 8009902:	9808      	ldr	r0, [sp, #32]
 8009904:	f004 fa3e 	bl	800dd84 <frexp>
 8009908:	2200      	movs	r2, #0
 800990a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800990e:	f7f6 fde3 	bl	80004d8 <__aeabi_dmul>
 8009912:	4602      	mov	r2, r0
 8009914:	460b      	mov	r3, r1
 8009916:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800991a:	2200      	movs	r2, #0
 800991c:	2300      	movs	r3, #0
 800991e:	f7f7 f843 	bl	80009a8 <__aeabi_dcmpeq>
 8009922:	b108      	cbz	r0, 8009928 <_svfprintf_r+0x480>
 8009924:	2301      	movs	r3, #1
 8009926:	9320      	str	r3, [sp, #128]	; 0x80
 8009928:	4eb4      	ldr	r6, [pc, #720]	; (8009bfc <_svfprintf_r+0x754>)
 800992a:	4bb5      	ldr	r3, [pc, #724]	; (8009c00 <_svfprintf_r+0x758>)
 800992c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800992e:	9d07      	ldr	r5, [sp, #28]
 8009930:	2a61      	cmp	r2, #97	; 0x61
 8009932:	bf18      	it	ne
 8009934:	461e      	movne	r6, r3
 8009936:	9617      	str	r6, [sp, #92]	; 0x5c
 8009938:	f108 36ff 	add.w	r6, r8, #4294967295
 800993c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009940:	2200      	movs	r2, #0
 8009942:	4bb0      	ldr	r3, [pc, #704]	; (8009c04 <_svfprintf_r+0x75c>)
 8009944:	f7f6 fdc8 	bl	80004d8 <__aeabi_dmul>
 8009948:	4602      	mov	r2, r0
 800994a:	460b      	mov	r3, r1
 800994c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009950:	f7f7 f872 	bl	8000a38 <__aeabi_d2iz>
 8009954:	901d      	str	r0, [sp, #116]	; 0x74
 8009956:	f7f6 fd55 	bl	8000404 <__aeabi_i2d>
 800995a:	4602      	mov	r2, r0
 800995c:	460b      	mov	r3, r1
 800995e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009962:	f7f6 fc01 	bl	8000168 <__aeabi_dsub>
 8009966:	4602      	mov	r2, r0
 8009968:	460b      	mov	r3, r1
 800996a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800996e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009970:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009972:	960d      	str	r6, [sp, #52]	; 0x34
 8009974:	5c9b      	ldrb	r3, [r3, r2]
 8009976:	f805 3b01 	strb.w	r3, [r5], #1
 800997a:	1c73      	adds	r3, r6, #1
 800997c:	d006      	beq.n	800998c <_svfprintf_r+0x4e4>
 800997e:	2200      	movs	r2, #0
 8009980:	2300      	movs	r3, #0
 8009982:	3e01      	subs	r6, #1
 8009984:	f7f7 f810 	bl	80009a8 <__aeabi_dcmpeq>
 8009988:	2800      	cmp	r0, #0
 800998a:	d0d7      	beq.n	800993c <_svfprintf_r+0x494>
 800998c:	2200      	movs	r2, #0
 800998e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009992:	4b9d      	ldr	r3, [pc, #628]	; (8009c08 <_svfprintf_r+0x760>)
 8009994:	f7f7 f830 	bl	80009f8 <__aeabi_dcmpgt>
 8009998:	b960      	cbnz	r0, 80099b4 <_svfprintf_r+0x50c>
 800999a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800999e:	2200      	movs	r2, #0
 80099a0:	4b99      	ldr	r3, [pc, #612]	; (8009c08 <_svfprintf_r+0x760>)
 80099a2:	f7f7 f801 	bl	80009a8 <__aeabi_dcmpeq>
 80099a6:	2800      	cmp	r0, #0
 80099a8:	f000 817b 	beq.w	8009ca2 <_svfprintf_r+0x7fa>
 80099ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80099ae:	07d8      	lsls	r0, r3, #31
 80099b0:	f140 8177 	bpl.w	8009ca2 <_svfprintf_r+0x7fa>
 80099b4:	2030      	movs	r0, #48	; 0x30
 80099b6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80099b8:	9524      	str	r5, [sp, #144]	; 0x90
 80099ba:	7bd9      	ldrb	r1, [r3, #15]
 80099bc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80099be:	1e53      	subs	r3, r2, #1
 80099c0:	9324      	str	r3, [sp, #144]	; 0x90
 80099c2:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80099c6:	428b      	cmp	r3, r1
 80099c8:	f000 815a 	beq.w	8009c80 <_svfprintf_r+0x7d8>
 80099cc:	2b39      	cmp	r3, #57	; 0x39
 80099ce:	bf0b      	itete	eq
 80099d0:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80099d2:	3301      	addne	r3, #1
 80099d4:	7a9b      	ldrbeq	r3, [r3, #10]
 80099d6:	b2db      	uxtbne	r3, r3
 80099d8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80099dc:	9b07      	ldr	r3, [sp, #28]
 80099de:	1aeb      	subs	r3, r5, r3
 80099e0:	9308      	str	r3, [sp, #32]
 80099e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80099e4:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80099e6:	2b47      	cmp	r3, #71	; 0x47
 80099e8:	f040 81ad 	bne.w	8009d46 <_svfprintf_r+0x89e>
 80099ec:	1ce9      	adds	r1, r5, #3
 80099ee:	db02      	blt.n	80099f6 <_svfprintf_r+0x54e>
 80099f0:	45a8      	cmp	r8, r5
 80099f2:	f280 81cf 	bge.w	8009d94 <_svfprintf_r+0x8ec>
 80099f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099f8:	3b02      	subs	r3, #2
 80099fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80099fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80099fe:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8009a02:	f021 0120 	bic.w	r1, r1, #32
 8009a06:	2941      	cmp	r1, #65	; 0x41
 8009a08:	bf08      	it	eq
 8009a0a:	320f      	addeq	r2, #15
 8009a0c:	f105 33ff 	add.w	r3, r5, #4294967295
 8009a10:	bf06      	itte	eq
 8009a12:	b2d2      	uxtbeq	r2, r2
 8009a14:	2101      	moveq	r1, #1
 8009a16:	2100      	movne	r1, #0
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8009a1e:	bfb4      	ite	lt
 8009a20:	222d      	movlt	r2, #45	; 0x2d
 8009a22:	222b      	movge	r2, #43	; 0x2b
 8009a24:	9320      	str	r3, [sp, #128]	; 0x80
 8009a26:	bfb8      	it	lt
 8009a28:	f1c5 0301 	rsblt	r3, r5, #1
 8009a2c:	2b09      	cmp	r3, #9
 8009a2e:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8009a32:	f340 819e 	ble.w	8009d72 <_svfprintf_r+0x8ca>
 8009a36:	260a      	movs	r6, #10
 8009a38:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8009a3c:	fb93 f5f6 	sdiv	r5, r3, r6
 8009a40:	4611      	mov	r1, r2
 8009a42:	fb06 3015 	mls	r0, r6, r5, r3
 8009a46:	3030      	adds	r0, #48	; 0x30
 8009a48:	f801 0c01 	strb.w	r0, [r1, #-1]
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	2863      	cmp	r0, #99	; 0x63
 8009a50:	462b      	mov	r3, r5
 8009a52:	f102 32ff 	add.w	r2, r2, #4294967295
 8009a56:	dcf1      	bgt.n	8009a3c <_svfprintf_r+0x594>
 8009a58:	3330      	adds	r3, #48	; 0x30
 8009a5a:	1e88      	subs	r0, r1, #2
 8009a5c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009a60:	4603      	mov	r3, r0
 8009a62:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8009a66:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8009a6a:	42ab      	cmp	r3, r5
 8009a6c:	f0c0 817c 	bcc.w	8009d68 <_svfprintf_r+0x8c0>
 8009a70:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8009a74:	1a52      	subs	r2, r2, r1
 8009a76:	42a8      	cmp	r0, r5
 8009a78:	bf88      	it	hi
 8009a7a:	2200      	movhi	r2, #0
 8009a7c:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8009a80:	441a      	add	r2, r3
 8009a82:	ab22      	add	r3, sp, #136	; 0x88
 8009a84:	1ad3      	subs	r3, r2, r3
 8009a86:	9a08      	ldr	r2, [sp, #32]
 8009a88:	931a      	str	r3, [sp, #104]	; 0x68
 8009a8a:	2a01      	cmp	r2, #1
 8009a8c:	eb03 0802 	add.w	r8, r3, r2
 8009a90:	dc02      	bgt.n	8009a98 <_svfprintf_r+0x5f0>
 8009a92:	f01a 0f01 	tst.w	sl, #1
 8009a96:	d001      	beq.n	8009a9c <_svfprintf_r+0x5f4>
 8009a98:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009a9a:	4498      	add	r8, r3
 8009a9c:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8009aa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009aa4:	9315      	str	r3, [sp, #84]	; 0x54
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	461d      	mov	r5, r3
 8009aaa:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8009aae:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009ab0:	b113      	cbz	r3, 8009ab8 <_svfprintf_r+0x610>
 8009ab2:	232d      	movs	r3, #45	; 0x2d
 8009ab4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009ab8:	2600      	movs	r6, #0
 8009aba:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8009abe:	4546      	cmp	r6, r8
 8009ac0:	4633      	mov	r3, r6
 8009ac2:	bfb8      	it	lt
 8009ac4:	4643      	movlt	r3, r8
 8009ac6:	9315      	str	r3, [sp, #84]	; 0x54
 8009ac8:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009acc:	b113      	cbz	r3, 8009ad4 <_svfprintf_r+0x62c>
 8009ace:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ad0:	3301      	adds	r3, #1
 8009ad2:	9315      	str	r3, [sp, #84]	; 0x54
 8009ad4:	f01a 0302 	ands.w	r3, sl, #2
 8009ad8:	931c      	str	r3, [sp, #112]	; 0x70
 8009ada:	bf1e      	ittt	ne
 8009adc:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8009ade:	3302      	addne	r3, #2
 8009ae0:	9315      	strne	r3, [sp, #84]	; 0x54
 8009ae2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8009ae6:	931d      	str	r3, [sp, #116]	; 0x74
 8009ae8:	d121      	bne.n	8009b2e <_svfprintf_r+0x686>
 8009aea:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009aee:	1a9b      	subs	r3, r3, r2
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	9317      	str	r3, [sp, #92]	; 0x5c
 8009af4:	dd1b      	ble.n	8009b2e <_svfprintf_r+0x686>
 8009af6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009afa:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009afc:	3301      	adds	r3, #1
 8009afe:	2810      	cmp	r0, #16
 8009b00:	4842      	ldr	r0, [pc, #264]	; (8009c0c <_svfprintf_r+0x764>)
 8009b02:	f104 0108 	add.w	r1, r4, #8
 8009b06:	6020      	str	r0, [r4, #0]
 8009b08:	f300 82e6 	bgt.w	800a0d8 <_svfprintf_r+0xc30>
 8009b0c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009b0e:	2b07      	cmp	r3, #7
 8009b10:	4402      	add	r2, r0
 8009b12:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009b16:	6060      	str	r0, [r4, #4]
 8009b18:	f340 82f3 	ble.w	800a102 <_svfprintf_r+0xc5a>
 8009b1c:	4659      	mov	r1, fp
 8009b1e:	4648      	mov	r0, r9
 8009b20:	aa26      	add	r2, sp, #152	; 0x98
 8009b22:	f004 f9b9 	bl	800de98 <__ssprint_r>
 8009b26:	2800      	cmp	r0, #0
 8009b28:	f040 8636 	bne.w	800a798 <_svfprintf_r+0x12f0>
 8009b2c:	ac29      	add	r4, sp, #164	; 0xa4
 8009b2e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009b32:	b173      	cbz	r3, 8009b52 <_svfprintf_r+0x6aa>
 8009b34:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8009b38:	6023      	str	r3, [r4, #0]
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	6063      	str	r3, [r4, #4]
 8009b3e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009b40:	3301      	adds	r3, #1
 8009b42:	9328      	str	r3, [sp, #160]	; 0xa0
 8009b44:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009b46:	3301      	adds	r3, #1
 8009b48:	2b07      	cmp	r3, #7
 8009b4a:	9327      	str	r3, [sp, #156]	; 0x9c
 8009b4c:	f300 82db 	bgt.w	800a106 <_svfprintf_r+0xc5e>
 8009b50:	3408      	adds	r4, #8
 8009b52:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009b54:	b16b      	cbz	r3, 8009b72 <_svfprintf_r+0x6ca>
 8009b56:	ab1f      	add	r3, sp, #124	; 0x7c
 8009b58:	6023      	str	r3, [r4, #0]
 8009b5a:	2302      	movs	r3, #2
 8009b5c:	6063      	str	r3, [r4, #4]
 8009b5e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009b60:	3302      	adds	r3, #2
 8009b62:	9328      	str	r3, [sp, #160]	; 0xa0
 8009b64:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009b66:	3301      	adds	r3, #1
 8009b68:	2b07      	cmp	r3, #7
 8009b6a:	9327      	str	r3, [sp, #156]	; 0x9c
 8009b6c:	f300 82d5 	bgt.w	800a11a <_svfprintf_r+0xc72>
 8009b70:	3408      	adds	r4, #8
 8009b72:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009b74:	2b80      	cmp	r3, #128	; 0x80
 8009b76:	d121      	bne.n	8009bbc <_svfprintf_r+0x714>
 8009b78:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009b7c:	1a9b      	subs	r3, r3, r2
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	9317      	str	r3, [sp, #92]	; 0x5c
 8009b82:	dd1b      	ble.n	8009bbc <_svfprintf_r+0x714>
 8009b84:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009b88:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009b8a:	3301      	adds	r3, #1
 8009b8c:	2810      	cmp	r0, #16
 8009b8e:	4820      	ldr	r0, [pc, #128]	; (8009c10 <_svfprintf_r+0x768>)
 8009b90:	f104 0108 	add.w	r1, r4, #8
 8009b94:	6020      	str	r0, [r4, #0]
 8009b96:	f300 82ca 	bgt.w	800a12e <_svfprintf_r+0xc86>
 8009b9a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009b9c:	2b07      	cmp	r3, #7
 8009b9e:	4402      	add	r2, r0
 8009ba0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009ba4:	6060      	str	r0, [r4, #4]
 8009ba6:	f340 82d7 	ble.w	800a158 <_svfprintf_r+0xcb0>
 8009baa:	4659      	mov	r1, fp
 8009bac:	4648      	mov	r0, r9
 8009bae:	aa26      	add	r2, sp, #152	; 0x98
 8009bb0:	f004 f972 	bl	800de98 <__ssprint_r>
 8009bb4:	2800      	cmp	r0, #0
 8009bb6:	f040 85ef 	bne.w	800a798 <_svfprintf_r+0x12f0>
 8009bba:	ac29      	add	r4, sp, #164	; 0xa4
 8009bbc:	eba6 0608 	sub.w	r6, r6, r8
 8009bc0:	2e00      	cmp	r6, #0
 8009bc2:	dd27      	ble.n	8009c14 <_svfprintf_r+0x76c>
 8009bc4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009bc8:	4811      	ldr	r0, [pc, #68]	; (8009c10 <_svfprintf_r+0x768>)
 8009bca:	2e10      	cmp	r6, #16
 8009bcc:	f103 0301 	add.w	r3, r3, #1
 8009bd0:	f104 0108 	add.w	r1, r4, #8
 8009bd4:	6020      	str	r0, [r4, #0]
 8009bd6:	f300 82c1 	bgt.w	800a15c <_svfprintf_r+0xcb4>
 8009bda:	6066      	str	r6, [r4, #4]
 8009bdc:	2b07      	cmp	r3, #7
 8009bde:	4416      	add	r6, r2
 8009be0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009be4:	f340 82cd 	ble.w	800a182 <_svfprintf_r+0xcda>
 8009be8:	4659      	mov	r1, fp
 8009bea:	4648      	mov	r0, r9
 8009bec:	aa26      	add	r2, sp, #152	; 0x98
 8009bee:	f004 f953 	bl	800de98 <__ssprint_r>
 8009bf2:	2800      	cmp	r0, #0
 8009bf4:	f040 85d0 	bne.w	800a798 <_svfprintf_r+0x12f0>
 8009bf8:	ac29      	add	r4, sp, #164	; 0xa4
 8009bfa:	e00b      	b.n	8009c14 <_svfprintf_r+0x76c>
 8009bfc:	0801268c 	.word	0x0801268c
 8009c00:	0801269d 	.word	0x0801269d
 8009c04:	40300000 	.word	0x40300000
 8009c08:	3fe00000 	.word	0x3fe00000
 8009c0c:	080126b0 	.word	0x080126b0
 8009c10:	080126c0 	.word	0x080126c0
 8009c14:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009c18:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8009c1a:	f040 82b9 	bne.w	800a190 <_svfprintf_r+0xce8>
 8009c1e:	9b07      	ldr	r3, [sp, #28]
 8009c20:	4446      	add	r6, r8
 8009c22:	e9c4 3800 	strd	r3, r8, [r4]
 8009c26:	9628      	str	r6, [sp, #160]	; 0xa0
 8009c28:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009c2a:	3301      	adds	r3, #1
 8009c2c:	2b07      	cmp	r3, #7
 8009c2e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009c30:	f300 82f4 	bgt.w	800a21c <_svfprintf_r+0xd74>
 8009c34:	3408      	adds	r4, #8
 8009c36:	f01a 0f04 	tst.w	sl, #4
 8009c3a:	f040 858e 	bne.w	800a75a <_svfprintf_r+0x12b2>
 8009c3e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8009c42:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009c44:	428a      	cmp	r2, r1
 8009c46:	bfac      	ite	ge
 8009c48:	189b      	addge	r3, r3, r2
 8009c4a:	185b      	addlt	r3, r3, r1
 8009c4c:	9313      	str	r3, [sp, #76]	; 0x4c
 8009c4e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009c50:	b13b      	cbz	r3, 8009c62 <_svfprintf_r+0x7ba>
 8009c52:	4659      	mov	r1, fp
 8009c54:	4648      	mov	r0, r9
 8009c56:	aa26      	add	r2, sp, #152	; 0x98
 8009c58:	f004 f91e 	bl	800de98 <__ssprint_r>
 8009c5c:	2800      	cmp	r0, #0
 8009c5e:	f040 859b 	bne.w	800a798 <_svfprintf_r+0x12f0>
 8009c62:	2300      	movs	r3, #0
 8009c64:	9327      	str	r3, [sp, #156]	; 0x9c
 8009c66:	2f00      	cmp	r7, #0
 8009c68:	f040 85b2 	bne.w	800a7d0 <_svfprintf_r+0x1328>
 8009c6c:	ac29      	add	r4, sp, #164	; 0xa4
 8009c6e:	e0e3      	b.n	8009e38 <_svfprintf_r+0x990>
 8009c70:	ab39      	add	r3, sp, #228	; 0xe4
 8009c72:	9307      	str	r3, [sp, #28]
 8009c74:	e631      	b.n	80098da <_svfprintf_r+0x432>
 8009c76:	9f07      	ldr	r7, [sp, #28]
 8009c78:	e62f      	b.n	80098da <_svfprintf_r+0x432>
 8009c7a:	f04f 0806 	mov.w	r8, #6
 8009c7e:	e62c      	b.n	80098da <_svfprintf_r+0x432>
 8009c80:	f802 0c01 	strb.w	r0, [r2, #-1]
 8009c84:	e69a      	b.n	80099bc <_svfprintf_r+0x514>
 8009c86:	f803 0b01 	strb.w	r0, [r3], #1
 8009c8a:	1aca      	subs	r2, r1, r3
 8009c8c:	2a00      	cmp	r2, #0
 8009c8e:	dafa      	bge.n	8009c86 <_svfprintf_r+0x7de>
 8009c90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009c92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c94:	3201      	adds	r2, #1
 8009c96:	f103 0301 	add.w	r3, r3, #1
 8009c9a:	bfb8      	it	lt
 8009c9c:	2300      	movlt	r3, #0
 8009c9e:	441d      	add	r5, r3
 8009ca0:	e69c      	b.n	80099dc <_svfprintf_r+0x534>
 8009ca2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009ca4:	462b      	mov	r3, r5
 8009ca6:	2030      	movs	r0, #48	; 0x30
 8009ca8:	18a9      	adds	r1, r5, r2
 8009caa:	e7ee      	b.n	8009c8a <_svfprintf_r+0x7e2>
 8009cac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cae:	2b46      	cmp	r3, #70	; 0x46
 8009cb0:	d005      	beq.n	8009cbe <_svfprintf_r+0x816>
 8009cb2:	2b45      	cmp	r3, #69	; 0x45
 8009cb4:	d11b      	bne.n	8009cee <_svfprintf_r+0x846>
 8009cb6:	f108 0601 	add.w	r6, r8, #1
 8009cba:	2302      	movs	r3, #2
 8009cbc:	e001      	b.n	8009cc2 <_svfprintf_r+0x81a>
 8009cbe:	4646      	mov	r6, r8
 8009cc0:	2303      	movs	r3, #3
 8009cc2:	aa24      	add	r2, sp, #144	; 0x90
 8009cc4:	9204      	str	r2, [sp, #16]
 8009cc6:	aa21      	add	r2, sp, #132	; 0x84
 8009cc8:	9203      	str	r2, [sp, #12]
 8009cca:	aa20      	add	r2, sp, #128	; 0x80
 8009ccc:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8009cd0:	9300      	str	r3, [sp, #0]
 8009cd2:	4648      	mov	r0, r9
 8009cd4:	462b      	mov	r3, r5
 8009cd6:	9a08      	ldr	r2, [sp, #32]
 8009cd8:	f002 f95a 	bl	800bf90 <_dtoa_r>
 8009cdc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cde:	9007      	str	r0, [sp, #28]
 8009ce0:	2b47      	cmp	r3, #71	; 0x47
 8009ce2:	d106      	bne.n	8009cf2 <_svfprintf_r+0x84a>
 8009ce4:	f01a 0f01 	tst.w	sl, #1
 8009ce8:	d103      	bne.n	8009cf2 <_svfprintf_r+0x84a>
 8009cea:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8009cec:	e676      	b.n	80099dc <_svfprintf_r+0x534>
 8009cee:	4646      	mov	r6, r8
 8009cf0:	e7e3      	b.n	8009cba <_svfprintf_r+0x812>
 8009cf2:	9b07      	ldr	r3, [sp, #28]
 8009cf4:	4433      	add	r3, r6
 8009cf6:	930d      	str	r3, [sp, #52]	; 0x34
 8009cf8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cfa:	2b46      	cmp	r3, #70	; 0x46
 8009cfc:	d111      	bne.n	8009d22 <_svfprintf_r+0x87a>
 8009cfe:	9b07      	ldr	r3, [sp, #28]
 8009d00:	781b      	ldrb	r3, [r3, #0]
 8009d02:	2b30      	cmp	r3, #48	; 0x30
 8009d04:	d109      	bne.n	8009d1a <_svfprintf_r+0x872>
 8009d06:	2200      	movs	r2, #0
 8009d08:	2300      	movs	r3, #0
 8009d0a:	4629      	mov	r1, r5
 8009d0c:	9808      	ldr	r0, [sp, #32]
 8009d0e:	f7f6 fe4b 	bl	80009a8 <__aeabi_dcmpeq>
 8009d12:	b910      	cbnz	r0, 8009d1a <_svfprintf_r+0x872>
 8009d14:	f1c6 0601 	rsb	r6, r6, #1
 8009d18:	9620      	str	r6, [sp, #128]	; 0x80
 8009d1a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009d1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009d1e:	441a      	add	r2, r3
 8009d20:	920d      	str	r2, [sp, #52]	; 0x34
 8009d22:	2200      	movs	r2, #0
 8009d24:	2300      	movs	r3, #0
 8009d26:	4629      	mov	r1, r5
 8009d28:	9808      	ldr	r0, [sp, #32]
 8009d2a:	f7f6 fe3d 	bl	80009a8 <__aeabi_dcmpeq>
 8009d2e:	b108      	cbz	r0, 8009d34 <_svfprintf_r+0x88c>
 8009d30:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d32:	9324      	str	r3, [sp, #144]	; 0x90
 8009d34:	2230      	movs	r2, #48	; 0x30
 8009d36:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009d38:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009d3a:	4299      	cmp	r1, r3
 8009d3c:	d9d5      	bls.n	8009cea <_svfprintf_r+0x842>
 8009d3e:	1c59      	adds	r1, r3, #1
 8009d40:	9124      	str	r1, [sp, #144]	; 0x90
 8009d42:	701a      	strb	r2, [r3, #0]
 8009d44:	e7f7      	b.n	8009d36 <_svfprintf_r+0x88e>
 8009d46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d48:	2b46      	cmp	r3, #70	; 0x46
 8009d4a:	f47f ae57 	bne.w	80099fc <_svfprintf_r+0x554>
 8009d4e:	f00a 0301 	and.w	r3, sl, #1
 8009d52:	2d00      	cmp	r5, #0
 8009d54:	ea43 0308 	orr.w	r3, r3, r8
 8009d58:	dd18      	ble.n	8009d8c <_svfprintf_r+0x8e4>
 8009d5a:	b383      	cbz	r3, 8009dbe <_svfprintf_r+0x916>
 8009d5c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009d5e:	18eb      	adds	r3, r5, r3
 8009d60:	4498      	add	r8, r3
 8009d62:	2366      	movs	r3, #102	; 0x66
 8009d64:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d66:	e030      	b.n	8009dca <_svfprintf_r+0x922>
 8009d68:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009d6c:	f802 6b01 	strb.w	r6, [r2], #1
 8009d70:	e67b      	b.n	8009a6a <_svfprintf_r+0x5c2>
 8009d72:	b941      	cbnz	r1, 8009d86 <_svfprintf_r+0x8de>
 8009d74:	2230      	movs	r2, #48	; 0x30
 8009d76:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8009d7a:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8009d7e:	3330      	adds	r3, #48	; 0x30
 8009d80:	f802 3b01 	strb.w	r3, [r2], #1
 8009d84:	e67d      	b.n	8009a82 <_svfprintf_r+0x5da>
 8009d86:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8009d8a:	e7f8      	b.n	8009d7e <_svfprintf_r+0x8d6>
 8009d8c:	b1cb      	cbz	r3, 8009dc2 <_svfprintf_r+0x91a>
 8009d8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009d90:	3301      	adds	r3, #1
 8009d92:	e7e5      	b.n	8009d60 <_svfprintf_r+0x8b8>
 8009d94:	9b08      	ldr	r3, [sp, #32]
 8009d96:	429d      	cmp	r5, r3
 8009d98:	db07      	blt.n	8009daa <_svfprintf_r+0x902>
 8009d9a:	f01a 0f01 	tst.w	sl, #1
 8009d9e:	d029      	beq.n	8009df4 <_svfprintf_r+0x94c>
 8009da0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009da2:	eb05 0803 	add.w	r8, r5, r3
 8009da6:	2367      	movs	r3, #103	; 0x67
 8009da8:	e7dc      	b.n	8009d64 <_svfprintf_r+0x8bc>
 8009daa:	9b08      	ldr	r3, [sp, #32]
 8009dac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009dae:	2d00      	cmp	r5, #0
 8009db0:	eb03 0802 	add.w	r8, r3, r2
 8009db4:	dcf7      	bgt.n	8009da6 <_svfprintf_r+0x8fe>
 8009db6:	f1c5 0301 	rsb	r3, r5, #1
 8009dba:	4498      	add	r8, r3
 8009dbc:	e7f3      	b.n	8009da6 <_svfprintf_r+0x8fe>
 8009dbe:	46a8      	mov	r8, r5
 8009dc0:	e7cf      	b.n	8009d62 <_svfprintf_r+0x8ba>
 8009dc2:	2366      	movs	r3, #102	; 0x66
 8009dc4:	f04f 0801 	mov.w	r8, #1
 8009dc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8009dca:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8009dce:	930d      	str	r3, [sp, #52]	; 0x34
 8009dd0:	d023      	beq.n	8009e1a <_svfprintf_r+0x972>
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	2d00      	cmp	r5, #0
 8009dd6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8009dda:	f77f ae68 	ble.w	8009aae <_svfprintf_r+0x606>
 8009dde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009de0:	781b      	ldrb	r3, [r3, #0]
 8009de2:	2bff      	cmp	r3, #255	; 0xff
 8009de4:	d108      	bne.n	8009df8 <_svfprintf_r+0x950>
 8009de6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009dea:	4413      	add	r3, r2
 8009dec:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009dee:	fb02 8803 	mla	r8, r2, r3, r8
 8009df2:	e65c      	b.n	8009aae <_svfprintf_r+0x606>
 8009df4:	46a8      	mov	r8, r5
 8009df6:	e7d6      	b.n	8009da6 <_svfprintf_r+0x8fe>
 8009df8:	42ab      	cmp	r3, r5
 8009dfa:	daf4      	bge.n	8009de6 <_svfprintf_r+0x93e>
 8009dfc:	1aed      	subs	r5, r5, r3
 8009dfe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e00:	785b      	ldrb	r3, [r3, #1]
 8009e02:	b133      	cbz	r3, 8009e12 <_svfprintf_r+0x96a>
 8009e04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e06:	3301      	adds	r3, #1
 8009e08:	930d      	str	r3, [sp, #52]	; 0x34
 8009e0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e0c:	3301      	adds	r3, #1
 8009e0e:	930e      	str	r3, [sp, #56]	; 0x38
 8009e10:	e7e5      	b.n	8009dde <_svfprintf_r+0x936>
 8009e12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e14:	3301      	adds	r3, #1
 8009e16:	930c      	str	r3, [sp, #48]	; 0x30
 8009e18:	e7e1      	b.n	8009dde <_svfprintf_r+0x936>
 8009e1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e1c:	930c      	str	r3, [sp, #48]	; 0x30
 8009e1e:	e646      	b.n	8009aae <_svfprintf_r+0x606>
 8009e20:	4632      	mov	r2, r6
 8009e22:	f852 3b04 	ldr.w	r3, [r2], #4
 8009e26:	f01a 0f20 	tst.w	sl, #32
 8009e2a:	920a      	str	r2, [sp, #40]	; 0x28
 8009e2c:	d009      	beq.n	8009e42 <_svfprintf_r+0x99a>
 8009e2e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009e30:	4610      	mov	r0, r2
 8009e32:	17d1      	asrs	r1, r2, #31
 8009e34:	e9c3 0100 	strd	r0, r1, [r3]
 8009e38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e3a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009e3c:	9307      	str	r3, [sp, #28]
 8009e3e:	f7ff bb6f 	b.w	8009520 <_svfprintf_r+0x78>
 8009e42:	f01a 0f10 	tst.w	sl, #16
 8009e46:	d002      	beq.n	8009e4e <_svfprintf_r+0x9a6>
 8009e48:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009e4a:	601a      	str	r2, [r3, #0]
 8009e4c:	e7f4      	b.n	8009e38 <_svfprintf_r+0x990>
 8009e4e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009e52:	d002      	beq.n	8009e5a <_svfprintf_r+0x9b2>
 8009e54:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009e56:	801a      	strh	r2, [r3, #0]
 8009e58:	e7ee      	b.n	8009e38 <_svfprintf_r+0x990>
 8009e5a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009e5e:	d0f3      	beq.n	8009e48 <_svfprintf_r+0x9a0>
 8009e60:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009e62:	701a      	strb	r2, [r3, #0]
 8009e64:	e7e8      	b.n	8009e38 <_svfprintf_r+0x990>
 8009e66:	f04a 0a10 	orr.w	sl, sl, #16
 8009e6a:	f01a 0f20 	tst.w	sl, #32
 8009e6e:	d01e      	beq.n	8009eae <_svfprintf_r+0xa06>
 8009e70:	3607      	adds	r6, #7
 8009e72:	f026 0307 	bic.w	r3, r6, #7
 8009e76:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009e7a:	930a      	str	r3, [sp, #40]	; 0x28
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009e82:	2200      	movs	r2, #0
 8009e84:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8009e88:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009e8c:	f000 84b1 	beq.w	800a7f2 <_svfprintf_r+0x134a>
 8009e90:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8009e94:	920c      	str	r2, [sp, #48]	; 0x30
 8009e96:	ea56 0207 	orrs.w	r2, r6, r7
 8009e9a:	f040 84b0 	bne.w	800a7fe <_svfprintf_r+0x1356>
 8009e9e:	f1b8 0f00 	cmp.w	r8, #0
 8009ea2:	f000 8103 	beq.w	800a0ac <_svfprintf_r+0xc04>
 8009ea6:	2b01      	cmp	r3, #1
 8009ea8:	f040 84ac 	bne.w	800a804 <_svfprintf_r+0x135c>
 8009eac:	e098      	b.n	8009fe0 <_svfprintf_r+0xb38>
 8009eae:	1d33      	adds	r3, r6, #4
 8009eb0:	f01a 0f10 	tst.w	sl, #16
 8009eb4:	930a      	str	r3, [sp, #40]	; 0x28
 8009eb6:	d001      	beq.n	8009ebc <_svfprintf_r+0xa14>
 8009eb8:	6836      	ldr	r6, [r6, #0]
 8009eba:	e003      	b.n	8009ec4 <_svfprintf_r+0xa1c>
 8009ebc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009ec0:	d002      	beq.n	8009ec8 <_svfprintf_r+0xa20>
 8009ec2:	8836      	ldrh	r6, [r6, #0]
 8009ec4:	2700      	movs	r7, #0
 8009ec6:	e7d9      	b.n	8009e7c <_svfprintf_r+0x9d4>
 8009ec8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009ecc:	d0f4      	beq.n	8009eb8 <_svfprintf_r+0xa10>
 8009ece:	7836      	ldrb	r6, [r6, #0]
 8009ed0:	e7f8      	b.n	8009ec4 <_svfprintf_r+0xa1c>
 8009ed2:	4633      	mov	r3, r6
 8009ed4:	f853 6b04 	ldr.w	r6, [r3], #4
 8009ed8:	2278      	movs	r2, #120	; 0x78
 8009eda:	930a      	str	r3, [sp, #40]	; 0x28
 8009edc:	f647 0330 	movw	r3, #30768	; 0x7830
 8009ee0:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8009ee4:	4ba8      	ldr	r3, [pc, #672]	; (800a188 <_svfprintf_r+0xce0>)
 8009ee6:	2700      	movs	r7, #0
 8009ee8:	931b      	str	r3, [sp, #108]	; 0x6c
 8009eea:	f04a 0a02 	orr.w	sl, sl, #2
 8009eee:	2302      	movs	r3, #2
 8009ef0:	920b      	str	r2, [sp, #44]	; 0x2c
 8009ef2:	e7c6      	b.n	8009e82 <_svfprintf_r+0x9da>
 8009ef4:	4632      	mov	r2, r6
 8009ef6:	2500      	movs	r5, #0
 8009ef8:	f852 3b04 	ldr.w	r3, [r2], #4
 8009efc:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009f00:	9307      	str	r3, [sp, #28]
 8009f02:	920a      	str	r2, [sp, #40]	; 0x28
 8009f04:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8009f08:	d010      	beq.n	8009f2c <_svfprintf_r+0xa84>
 8009f0a:	4642      	mov	r2, r8
 8009f0c:	4629      	mov	r1, r5
 8009f0e:	9807      	ldr	r0, [sp, #28]
 8009f10:	f003 fa24 	bl	800d35c <memchr>
 8009f14:	4607      	mov	r7, r0
 8009f16:	2800      	cmp	r0, #0
 8009f18:	f43f ac85 	beq.w	8009826 <_svfprintf_r+0x37e>
 8009f1c:	9b07      	ldr	r3, [sp, #28]
 8009f1e:	462f      	mov	r7, r5
 8009f20:	462e      	mov	r6, r5
 8009f22:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8009f26:	eba0 0803 	sub.w	r8, r0, r3
 8009f2a:	e5c8      	b.n	8009abe <_svfprintf_r+0x616>
 8009f2c:	9807      	ldr	r0, [sp, #28]
 8009f2e:	f7f6 f90f 	bl	8000150 <strlen>
 8009f32:	462f      	mov	r7, r5
 8009f34:	4680      	mov	r8, r0
 8009f36:	e476      	b.n	8009826 <_svfprintf_r+0x37e>
 8009f38:	f04a 0a10 	orr.w	sl, sl, #16
 8009f3c:	f01a 0f20 	tst.w	sl, #32
 8009f40:	d007      	beq.n	8009f52 <_svfprintf_r+0xaaa>
 8009f42:	3607      	adds	r6, #7
 8009f44:	f026 0307 	bic.w	r3, r6, #7
 8009f48:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009f4c:	930a      	str	r3, [sp, #40]	; 0x28
 8009f4e:	2301      	movs	r3, #1
 8009f50:	e797      	b.n	8009e82 <_svfprintf_r+0x9da>
 8009f52:	1d33      	adds	r3, r6, #4
 8009f54:	f01a 0f10 	tst.w	sl, #16
 8009f58:	930a      	str	r3, [sp, #40]	; 0x28
 8009f5a:	d001      	beq.n	8009f60 <_svfprintf_r+0xab8>
 8009f5c:	6836      	ldr	r6, [r6, #0]
 8009f5e:	e003      	b.n	8009f68 <_svfprintf_r+0xac0>
 8009f60:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009f64:	d002      	beq.n	8009f6c <_svfprintf_r+0xac4>
 8009f66:	8836      	ldrh	r6, [r6, #0]
 8009f68:	2700      	movs	r7, #0
 8009f6a:	e7f0      	b.n	8009f4e <_svfprintf_r+0xaa6>
 8009f6c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009f70:	d0f4      	beq.n	8009f5c <_svfprintf_r+0xab4>
 8009f72:	7836      	ldrb	r6, [r6, #0]
 8009f74:	e7f8      	b.n	8009f68 <_svfprintf_r+0xac0>
 8009f76:	4b85      	ldr	r3, [pc, #532]	; (800a18c <_svfprintf_r+0xce4>)
 8009f78:	f01a 0f20 	tst.w	sl, #32
 8009f7c:	931b      	str	r3, [sp, #108]	; 0x6c
 8009f7e:	d019      	beq.n	8009fb4 <_svfprintf_r+0xb0c>
 8009f80:	3607      	adds	r6, #7
 8009f82:	f026 0307 	bic.w	r3, r6, #7
 8009f86:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009f8a:	930a      	str	r3, [sp, #40]	; 0x28
 8009f8c:	f01a 0f01 	tst.w	sl, #1
 8009f90:	d00a      	beq.n	8009fa8 <_svfprintf_r+0xb00>
 8009f92:	ea56 0307 	orrs.w	r3, r6, r7
 8009f96:	d007      	beq.n	8009fa8 <_svfprintf_r+0xb00>
 8009f98:	2330      	movs	r3, #48	; 0x30
 8009f9a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8009f9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009fa0:	f04a 0a02 	orr.w	sl, sl, #2
 8009fa4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8009fa8:	2302      	movs	r3, #2
 8009faa:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009fae:	e768      	b.n	8009e82 <_svfprintf_r+0x9da>
 8009fb0:	4b75      	ldr	r3, [pc, #468]	; (800a188 <_svfprintf_r+0xce0>)
 8009fb2:	e7e1      	b.n	8009f78 <_svfprintf_r+0xad0>
 8009fb4:	1d33      	adds	r3, r6, #4
 8009fb6:	f01a 0f10 	tst.w	sl, #16
 8009fba:	930a      	str	r3, [sp, #40]	; 0x28
 8009fbc:	d001      	beq.n	8009fc2 <_svfprintf_r+0xb1a>
 8009fbe:	6836      	ldr	r6, [r6, #0]
 8009fc0:	e003      	b.n	8009fca <_svfprintf_r+0xb22>
 8009fc2:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009fc6:	d002      	beq.n	8009fce <_svfprintf_r+0xb26>
 8009fc8:	8836      	ldrh	r6, [r6, #0]
 8009fca:	2700      	movs	r7, #0
 8009fcc:	e7de      	b.n	8009f8c <_svfprintf_r+0xae4>
 8009fce:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009fd2:	d0f4      	beq.n	8009fbe <_svfprintf_r+0xb16>
 8009fd4:	7836      	ldrb	r6, [r6, #0]
 8009fd6:	e7f8      	b.n	8009fca <_svfprintf_r+0xb22>
 8009fd8:	2f00      	cmp	r7, #0
 8009fda:	bf08      	it	eq
 8009fdc:	2e0a      	cmpeq	r6, #10
 8009fde:	d206      	bcs.n	8009fee <_svfprintf_r+0xb46>
 8009fe0:	3630      	adds	r6, #48	; 0x30
 8009fe2:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8009fe6:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8009fea:	f000 bc2d 	b.w	800a848 <_svfprintf_r+0x13a0>
 8009fee:	2300      	movs	r3, #0
 8009ff0:	9308      	str	r3, [sp, #32]
 8009ff2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ff4:	ad52      	add	r5, sp, #328	; 0x148
 8009ff6:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8009ffa:	1e6b      	subs	r3, r5, #1
 8009ffc:	9307      	str	r3, [sp, #28]
 8009ffe:	220a      	movs	r2, #10
 800a000:	2300      	movs	r3, #0
 800a002:	4630      	mov	r0, r6
 800a004:	4639      	mov	r1, r7
 800a006:	f7f7 f8d3 	bl	80011b0 <__aeabi_uldivmod>
 800a00a:	9b08      	ldr	r3, [sp, #32]
 800a00c:	3230      	adds	r2, #48	; 0x30
 800a00e:	3301      	adds	r3, #1
 800a010:	f805 2c01 	strb.w	r2, [r5, #-1]
 800a014:	9308      	str	r3, [sp, #32]
 800a016:	f1ba 0f00 	cmp.w	sl, #0
 800a01a:	d019      	beq.n	800a050 <_svfprintf_r+0xba8>
 800a01c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a01e:	9a08      	ldr	r2, [sp, #32]
 800a020:	781b      	ldrb	r3, [r3, #0]
 800a022:	429a      	cmp	r2, r3
 800a024:	d114      	bne.n	800a050 <_svfprintf_r+0xba8>
 800a026:	2aff      	cmp	r2, #255	; 0xff
 800a028:	d012      	beq.n	800a050 <_svfprintf_r+0xba8>
 800a02a:	2f00      	cmp	r7, #0
 800a02c:	bf08      	it	eq
 800a02e:	2e0a      	cmpeq	r6, #10
 800a030:	d30e      	bcc.n	800a050 <_svfprintf_r+0xba8>
 800a032:	9b07      	ldr	r3, [sp, #28]
 800a034:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a036:	9919      	ldr	r1, [sp, #100]	; 0x64
 800a038:	1a9b      	subs	r3, r3, r2
 800a03a:	4618      	mov	r0, r3
 800a03c:	9307      	str	r3, [sp, #28]
 800a03e:	f003 ff18 	bl	800de72 <strncpy>
 800a042:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a044:	785d      	ldrb	r5, [r3, #1]
 800a046:	b1ed      	cbz	r5, 800a084 <_svfprintf_r+0xbdc>
 800a048:	3301      	adds	r3, #1
 800a04a:	930e      	str	r3, [sp, #56]	; 0x38
 800a04c:	2300      	movs	r3, #0
 800a04e:	9308      	str	r3, [sp, #32]
 800a050:	220a      	movs	r2, #10
 800a052:	2300      	movs	r3, #0
 800a054:	4630      	mov	r0, r6
 800a056:	4639      	mov	r1, r7
 800a058:	f7f7 f8aa 	bl	80011b0 <__aeabi_uldivmod>
 800a05c:	2f00      	cmp	r7, #0
 800a05e:	bf08      	it	eq
 800a060:	2e0a      	cmpeq	r6, #10
 800a062:	d20b      	bcs.n	800a07c <_svfprintf_r+0xbd4>
 800a064:	2700      	movs	r7, #0
 800a066:	9b07      	ldr	r3, [sp, #28]
 800a068:	aa52      	add	r2, sp, #328	; 0x148
 800a06a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a06e:	4646      	mov	r6, r8
 800a070:	eba2 0803 	sub.w	r8, r2, r3
 800a074:	463d      	mov	r5, r7
 800a076:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800a07a:	e520      	b.n	8009abe <_svfprintf_r+0x616>
 800a07c:	4606      	mov	r6, r0
 800a07e:	460f      	mov	r7, r1
 800a080:	9d07      	ldr	r5, [sp, #28]
 800a082:	e7ba      	b.n	8009ffa <_svfprintf_r+0xb52>
 800a084:	9508      	str	r5, [sp, #32]
 800a086:	e7e3      	b.n	800a050 <_svfprintf_r+0xba8>
 800a088:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a08a:	f006 030f 	and.w	r3, r6, #15
 800a08e:	5cd3      	ldrb	r3, [r2, r3]
 800a090:	9a07      	ldr	r2, [sp, #28]
 800a092:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800a096:	0933      	lsrs	r3, r6, #4
 800a098:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800a09c:	9207      	str	r2, [sp, #28]
 800a09e:	093a      	lsrs	r2, r7, #4
 800a0a0:	461e      	mov	r6, r3
 800a0a2:	4617      	mov	r7, r2
 800a0a4:	ea56 0307 	orrs.w	r3, r6, r7
 800a0a8:	d1ee      	bne.n	800a088 <_svfprintf_r+0xbe0>
 800a0aa:	e7db      	b.n	800a064 <_svfprintf_r+0xbbc>
 800a0ac:	b933      	cbnz	r3, 800a0bc <_svfprintf_r+0xc14>
 800a0ae:	f01a 0f01 	tst.w	sl, #1
 800a0b2:	d003      	beq.n	800a0bc <_svfprintf_r+0xc14>
 800a0b4:	2330      	movs	r3, #48	; 0x30
 800a0b6:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800a0ba:	e794      	b.n	8009fe6 <_svfprintf_r+0xb3e>
 800a0bc:	ab52      	add	r3, sp, #328	; 0x148
 800a0be:	e3c3      	b.n	800a848 <_svfprintf_r+0x13a0>
 800a0c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	f000 838a 	beq.w	800a7dc <_svfprintf_r+0x1334>
 800a0c8:	2000      	movs	r0, #0
 800a0ca:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800a0ce:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800a0d2:	960a      	str	r6, [sp, #40]	; 0x28
 800a0d4:	f7ff bb3f 	b.w	8009756 <_svfprintf_r+0x2ae>
 800a0d8:	2010      	movs	r0, #16
 800a0da:	2b07      	cmp	r3, #7
 800a0dc:	4402      	add	r2, r0
 800a0de:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a0e2:	6060      	str	r0, [r4, #4]
 800a0e4:	dd08      	ble.n	800a0f8 <_svfprintf_r+0xc50>
 800a0e6:	4659      	mov	r1, fp
 800a0e8:	4648      	mov	r0, r9
 800a0ea:	aa26      	add	r2, sp, #152	; 0x98
 800a0ec:	f003 fed4 	bl	800de98 <__ssprint_r>
 800a0f0:	2800      	cmp	r0, #0
 800a0f2:	f040 8351 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a0f6:	a929      	add	r1, sp, #164	; 0xa4
 800a0f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a0fa:	460c      	mov	r4, r1
 800a0fc:	3b10      	subs	r3, #16
 800a0fe:	9317      	str	r3, [sp, #92]	; 0x5c
 800a100:	e4f9      	b.n	8009af6 <_svfprintf_r+0x64e>
 800a102:	460c      	mov	r4, r1
 800a104:	e513      	b.n	8009b2e <_svfprintf_r+0x686>
 800a106:	4659      	mov	r1, fp
 800a108:	4648      	mov	r0, r9
 800a10a:	aa26      	add	r2, sp, #152	; 0x98
 800a10c:	f003 fec4 	bl	800de98 <__ssprint_r>
 800a110:	2800      	cmp	r0, #0
 800a112:	f040 8341 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a116:	ac29      	add	r4, sp, #164	; 0xa4
 800a118:	e51b      	b.n	8009b52 <_svfprintf_r+0x6aa>
 800a11a:	4659      	mov	r1, fp
 800a11c:	4648      	mov	r0, r9
 800a11e:	aa26      	add	r2, sp, #152	; 0x98
 800a120:	f003 feba 	bl	800de98 <__ssprint_r>
 800a124:	2800      	cmp	r0, #0
 800a126:	f040 8337 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a12a:	ac29      	add	r4, sp, #164	; 0xa4
 800a12c:	e521      	b.n	8009b72 <_svfprintf_r+0x6ca>
 800a12e:	2010      	movs	r0, #16
 800a130:	2b07      	cmp	r3, #7
 800a132:	4402      	add	r2, r0
 800a134:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a138:	6060      	str	r0, [r4, #4]
 800a13a:	dd08      	ble.n	800a14e <_svfprintf_r+0xca6>
 800a13c:	4659      	mov	r1, fp
 800a13e:	4648      	mov	r0, r9
 800a140:	aa26      	add	r2, sp, #152	; 0x98
 800a142:	f003 fea9 	bl	800de98 <__ssprint_r>
 800a146:	2800      	cmp	r0, #0
 800a148:	f040 8326 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a14c:	a929      	add	r1, sp, #164	; 0xa4
 800a14e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a150:	460c      	mov	r4, r1
 800a152:	3b10      	subs	r3, #16
 800a154:	9317      	str	r3, [sp, #92]	; 0x5c
 800a156:	e515      	b.n	8009b84 <_svfprintf_r+0x6dc>
 800a158:	460c      	mov	r4, r1
 800a15a:	e52f      	b.n	8009bbc <_svfprintf_r+0x714>
 800a15c:	2010      	movs	r0, #16
 800a15e:	2b07      	cmp	r3, #7
 800a160:	4402      	add	r2, r0
 800a162:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a166:	6060      	str	r0, [r4, #4]
 800a168:	dd08      	ble.n	800a17c <_svfprintf_r+0xcd4>
 800a16a:	4659      	mov	r1, fp
 800a16c:	4648      	mov	r0, r9
 800a16e:	aa26      	add	r2, sp, #152	; 0x98
 800a170:	f003 fe92 	bl	800de98 <__ssprint_r>
 800a174:	2800      	cmp	r0, #0
 800a176:	f040 830f 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a17a:	a929      	add	r1, sp, #164	; 0xa4
 800a17c:	460c      	mov	r4, r1
 800a17e:	3e10      	subs	r6, #16
 800a180:	e520      	b.n	8009bc4 <_svfprintf_r+0x71c>
 800a182:	460c      	mov	r4, r1
 800a184:	e546      	b.n	8009c14 <_svfprintf_r+0x76c>
 800a186:	bf00      	nop
 800a188:	0801268c 	.word	0x0801268c
 800a18c:	0801269d 	.word	0x0801269d
 800a190:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a192:	2b65      	cmp	r3, #101	; 0x65
 800a194:	f340 824a 	ble.w	800a62c <_svfprintf_r+0x1184>
 800a198:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a19c:	2200      	movs	r2, #0
 800a19e:	2300      	movs	r3, #0
 800a1a0:	f7f6 fc02 	bl	80009a8 <__aeabi_dcmpeq>
 800a1a4:	2800      	cmp	r0, #0
 800a1a6:	d06a      	beq.n	800a27e <_svfprintf_r+0xdd6>
 800a1a8:	4b6f      	ldr	r3, [pc, #444]	; (800a368 <_svfprintf_r+0xec0>)
 800a1aa:	6023      	str	r3, [r4, #0]
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	441e      	add	r6, r3
 800a1b0:	6063      	str	r3, [r4, #4]
 800a1b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a1b4:	9628      	str	r6, [sp, #160]	; 0xa0
 800a1b6:	3301      	adds	r3, #1
 800a1b8:	2b07      	cmp	r3, #7
 800a1ba:	9327      	str	r3, [sp, #156]	; 0x9c
 800a1bc:	dc38      	bgt.n	800a230 <_svfprintf_r+0xd88>
 800a1be:	3408      	adds	r4, #8
 800a1c0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a1c2:	9a08      	ldr	r2, [sp, #32]
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	db03      	blt.n	800a1d0 <_svfprintf_r+0xd28>
 800a1c8:	f01a 0f01 	tst.w	sl, #1
 800a1cc:	f43f ad33 	beq.w	8009c36 <_svfprintf_r+0x78e>
 800a1d0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a1d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a1d4:	6023      	str	r3, [r4, #0]
 800a1d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a1d8:	6063      	str	r3, [r4, #4]
 800a1da:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a1dc:	4413      	add	r3, r2
 800a1de:	9328      	str	r3, [sp, #160]	; 0xa0
 800a1e0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a1e2:	3301      	adds	r3, #1
 800a1e4:	2b07      	cmp	r3, #7
 800a1e6:	9327      	str	r3, [sp, #156]	; 0x9c
 800a1e8:	dc2c      	bgt.n	800a244 <_svfprintf_r+0xd9c>
 800a1ea:	3408      	adds	r4, #8
 800a1ec:	9b08      	ldr	r3, [sp, #32]
 800a1ee:	1e5d      	subs	r5, r3, #1
 800a1f0:	2d00      	cmp	r5, #0
 800a1f2:	f77f ad20 	ble.w	8009c36 <_svfprintf_r+0x78e>
 800a1f6:	f04f 0810 	mov.w	r8, #16
 800a1fa:	4e5c      	ldr	r6, [pc, #368]	; (800a36c <_svfprintf_r+0xec4>)
 800a1fc:	2d10      	cmp	r5, #16
 800a1fe:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a202:	f104 0108 	add.w	r1, r4, #8
 800a206:	f103 0301 	add.w	r3, r3, #1
 800a20a:	6026      	str	r6, [r4, #0]
 800a20c:	dc24      	bgt.n	800a258 <_svfprintf_r+0xdb0>
 800a20e:	6065      	str	r5, [r4, #4]
 800a210:	2b07      	cmp	r3, #7
 800a212:	4415      	add	r5, r2
 800a214:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800a218:	f340 829c 	ble.w	800a754 <_svfprintf_r+0x12ac>
 800a21c:	4659      	mov	r1, fp
 800a21e:	4648      	mov	r0, r9
 800a220:	aa26      	add	r2, sp, #152	; 0x98
 800a222:	f003 fe39 	bl	800de98 <__ssprint_r>
 800a226:	2800      	cmp	r0, #0
 800a228:	f040 82b6 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a22c:	ac29      	add	r4, sp, #164	; 0xa4
 800a22e:	e502      	b.n	8009c36 <_svfprintf_r+0x78e>
 800a230:	4659      	mov	r1, fp
 800a232:	4648      	mov	r0, r9
 800a234:	aa26      	add	r2, sp, #152	; 0x98
 800a236:	f003 fe2f 	bl	800de98 <__ssprint_r>
 800a23a:	2800      	cmp	r0, #0
 800a23c:	f040 82ac 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a240:	ac29      	add	r4, sp, #164	; 0xa4
 800a242:	e7bd      	b.n	800a1c0 <_svfprintf_r+0xd18>
 800a244:	4659      	mov	r1, fp
 800a246:	4648      	mov	r0, r9
 800a248:	aa26      	add	r2, sp, #152	; 0x98
 800a24a:	f003 fe25 	bl	800de98 <__ssprint_r>
 800a24e:	2800      	cmp	r0, #0
 800a250:	f040 82a2 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a254:	ac29      	add	r4, sp, #164	; 0xa4
 800a256:	e7c9      	b.n	800a1ec <_svfprintf_r+0xd44>
 800a258:	3210      	adds	r2, #16
 800a25a:	2b07      	cmp	r3, #7
 800a25c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a260:	f8c4 8004 	str.w	r8, [r4, #4]
 800a264:	dd08      	ble.n	800a278 <_svfprintf_r+0xdd0>
 800a266:	4659      	mov	r1, fp
 800a268:	4648      	mov	r0, r9
 800a26a:	aa26      	add	r2, sp, #152	; 0x98
 800a26c:	f003 fe14 	bl	800de98 <__ssprint_r>
 800a270:	2800      	cmp	r0, #0
 800a272:	f040 8291 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a276:	a929      	add	r1, sp, #164	; 0xa4
 800a278:	460c      	mov	r4, r1
 800a27a:	3d10      	subs	r5, #16
 800a27c:	e7be      	b.n	800a1fc <_svfprintf_r+0xd54>
 800a27e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a280:	2b00      	cmp	r3, #0
 800a282:	dc75      	bgt.n	800a370 <_svfprintf_r+0xec8>
 800a284:	4b38      	ldr	r3, [pc, #224]	; (800a368 <_svfprintf_r+0xec0>)
 800a286:	6023      	str	r3, [r4, #0]
 800a288:	2301      	movs	r3, #1
 800a28a:	441e      	add	r6, r3
 800a28c:	6063      	str	r3, [r4, #4]
 800a28e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a290:	9628      	str	r6, [sp, #160]	; 0xa0
 800a292:	3301      	adds	r3, #1
 800a294:	2b07      	cmp	r3, #7
 800a296:	9327      	str	r3, [sp, #156]	; 0x9c
 800a298:	dc3e      	bgt.n	800a318 <_svfprintf_r+0xe70>
 800a29a:	3408      	adds	r4, #8
 800a29c:	9908      	ldr	r1, [sp, #32]
 800a29e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a2a0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a2a2:	430a      	orrs	r2, r1
 800a2a4:	f00a 0101 	and.w	r1, sl, #1
 800a2a8:	430a      	orrs	r2, r1
 800a2aa:	f43f acc4 	beq.w	8009c36 <_svfprintf_r+0x78e>
 800a2ae:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a2b0:	6022      	str	r2, [r4, #0]
 800a2b2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a2b4:	4413      	add	r3, r2
 800a2b6:	9328      	str	r3, [sp, #160]	; 0xa0
 800a2b8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a2ba:	6062      	str	r2, [r4, #4]
 800a2bc:	3301      	adds	r3, #1
 800a2be:	2b07      	cmp	r3, #7
 800a2c0:	9327      	str	r3, [sp, #156]	; 0x9c
 800a2c2:	dc33      	bgt.n	800a32c <_svfprintf_r+0xe84>
 800a2c4:	3408      	adds	r4, #8
 800a2c6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a2c8:	2d00      	cmp	r5, #0
 800a2ca:	da1c      	bge.n	800a306 <_svfprintf_r+0xe5e>
 800a2cc:	4623      	mov	r3, r4
 800a2ce:	f04f 0810 	mov.w	r8, #16
 800a2d2:	4e26      	ldr	r6, [pc, #152]	; (800a36c <_svfprintf_r+0xec4>)
 800a2d4:	426d      	negs	r5, r5
 800a2d6:	2d10      	cmp	r5, #16
 800a2d8:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800a2dc:	f104 0408 	add.w	r4, r4, #8
 800a2e0:	f102 0201 	add.w	r2, r2, #1
 800a2e4:	601e      	str	r6, [r3, #0]
 800a2e6:	dc2b      	bgt.n	800a340 <_svfprintf_r+0xe98>
 800a2e8:	605d      	str	r5, [r3, #4]
 800a2ea:	2a07      	cmp	r2, #7
 800a2ec:	440d      	add	r5, r1
 800a2ee:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800a2f2:	dd08      	ble.n	800a306 <_svfprintf_r+0xe5e>
 800a2f4:	4659      	mov	r1, fp
 800a2f6:	4648      	mov	r0, r9
 800a2f8:	aa26      	add	r2, sp, #152	; 0x98
 800a2fa:	f003 fdcd 	bl	800de98 <__ssprint_r>
 800a2fe:	2800      	cmp	r0, #0
 800a300:	f040 824a 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a304:	ac29      	add	r4, sp, #164	; 0xa4
 800a306:	9b07      	ldr	r3, [sp, #28]
 800a308:	9a08      	ldr	r2, [sp, #32]
 800a30a:	6023      	str	r3, [r4, #0]
 800a30c:	9b08      	ldr	r3, [sp, #32]
 800a30e:	6063      	str	r3, [r4, #4]
 800a310:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a312:	4413      	add	r3, r2
 800a314:	9328      	str	r3, [sp, #160]	; 0xa0
 800a316:	e487      	b.n	8009c28 <_svfprintf_r+0x780>
 800a318:	4659      	mov	r1, fp
 800a31a:	4648      	mov	r0, r9
 800a31c:	aa26      	add	r2, sp, #152	; 0x98
 800a31e:	f003 fdbb 	bl	800de98 <__ssprint_r>
 800a322:	2800      	cmp	r0, #0
 800a324:	f040 8238 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a328:	ac29      	add	r4, sp, #164	; 0xa4
 800a32a:	e7b7      	b.n	800a29c <_svfprintf_r+0xdf4>
 800a32c:	4659      	mov	r1, fp
 800a32e:	4648      	mov	r0, r9
 800a330:	aa26      	add	r2, sp, #152	; 0x98
 800a332:	f003 fdb1 	bl	800de98 <__ssprint_r>
 800a336:	2800      	cmp	r0, #0
 800a338:	f040 822e 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a33c:	ac29      	add	r4, sp, #164	; 0xa4
 800a33e:	e7c2      	b.n	800a2c6 <_svfprintf_r+0xe1e>
 800a340:	3110      	adds	r1, #16
 800a342:	2a07      	cmp	r2, #7
 800a344:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800a348:	f8c3 8004 	str.w	r8, [r3, #4]
 800a34c:	dd08      	ble.n	800a360 <_svfprintf_r+0xeb8>
 800a34e:	4659      	mov	r1, fp
 800a350:	4648      	mov	r0, r9
 800a352:	aa26      	add	r2, sp, #152	; 0x98
 800a354:	f003 fda0 	bl	800de98 <__ssprint_r>
 800a358:	2800      	cmp	r0, #0
 800a35a:	f040 821d 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a35e:	ac29      	add	r4, sp, #164	; 0xa4
 800a360:	4623      	mov	r3, r4
 800a362:	3d10      	subs	r5, #16
 800a364:	e7b7      	b.n	800a2d6 <_svfprintf_r+0xe2e>
 800a366:	bf00      	nop
 800a368:	080126ae 	.word	0x080126ae
 800a36c:	080126c0 	.word	0x080126c0
 800a370:	9b08      	ldr	r3, [sp, #32]
 800a372:	42ab      	cmp	r3, r5
 800a374:	bfa8      	it	ge
 800a376:	462b      	movge	r3, r5
 800a378:	2b00      	cmp	r3, #0
 800a37a:	4698      	mov	r8, r3
 800a37c:	dd0b      	ble.n	800a396 <_svfprintf_r+0xeee>
 800a37e:	9b07      	ldr	r3, [sp, #28]
 800a380:	4446      	add	r6, r8
 800a382:	e9c4 3800 	strd	r3, r8, [r4]
 800a386:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a388:	9628      	str	r6, [sp, #160]	; 0xa0
 800a38a:	3301      	adds	r3, #1
 800a38c:	2b07      	cmp	r3, #7
 800a38e:	9327      	str	r3, [sp, #156]	; 0x9c
 800a390:	f300 808f 	bgt.w	800a4b2 <_svfprintf_r+0x100a>
 800a394:	3408      	adds	r4, #8
 800a396:	f1b8 0f00 	cmp.w	r8, #0
 800a39a:	bfb4      	ite	lt
 800a39c:	462e      	movlt	r6, r5
 800a39e:	eba5 0608 	subge.w	r6, r5, r8
 800a3a2:	2e00      	cmp	r6, #0
 800a3a4:	dd1c      	ble.n	800a3e0 <_svfprintf_r+0xf38>
 800a3a6:	f8df 8280 	ldr.w	r8, [pc, #640]	; 800a628 <_svfprintf_r+0x1180>
 800a3aa:	2e10      	cmp	r6, #16
 800a3ac:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a3b0:	f104 0108 	add.w	r1, r4, #8
 800a3b4:	f103 0301 	add.w	r3, r3, #1
 800a3b8:	f8c4 8000 	str.w	r8, [r4]
 800a3bc:	f300 8083 	bgt.w	800a4c6 <_svfprintf_r+0x101e>
 800a3c0:	6066      	str	r6, [r4, #4]
 800a3c2:	2b07      	cmp	r3, #7
 800a3c4:	4416      	add	r6, r2
 800a3c6:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a3ca:	f340 808f 	ble.w	800a4ec <_svfprintf_r+0x1044>
 800a3ce:	4659      	mov	r1, fp
 800a3d0:	4648      	mov	r0, r9
 800a3d2:	aa26      	add	r2, sp, #152	; 0x98
 800a3d4:	f003 fd60 	bl	800de98 <__ssprint_r>
 800a3d8:	2800      	cmp	r0, #0
 800a3da:	f040 81dd 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a3de:	ac29      	add	r4, sp, #164	; 0xa4
 800a3e0:	9b07      	ldr	r3, [sp, #28]
 800a3e2:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 800a3e6:	441d      	add	r5, r3
 800a3e8:	d00c      	beq.n	800a404 <_svfprintf_r+0xf5c>
 800a3ea:	4e8f      	ldr	r6, [pc, #572]	; (800a628 <_svfprintf_r+0x1180>)
 800a3ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d17e      	bne.n	800a4f0 <_svfprintf_r+0x1048>
 800a3f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d17e      	bne.n	800a4f6 <_svfprintf_r+0x104e>
 800a3f8:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800a3fc:	4413      	add	r3, r2
 800a3fe:	429d      	cmp	r5, r3
 800a400:	bf28      	it	cs
 800a402:	461d      	movcs	r5, r3
 800a404:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a406:	9a08      	ldr	r2, [sp, #32]
 800a408:	4293      	cmp	r3, r2
 800a40a:	db02      	blt.n	800a412 <_svfprintf_r+0xf6a>
 800a40c:	f01a 0f01 	tst.w	sl, #1
 800a410:	d00e      	beq.n	800a430 <_svfprintf_r+0xf88>
 800a412:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a414:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a416:	6023      	str	r3, [r4, #0]
 800a418:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a41a:	6063      	str	r3, [r4, #4]
 800a41c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a41e:	4413      	add	r3, r2
 800a420:	9328      	str	r3, [sp, #160]	; 0xa0
 800a422:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a424:	3301      	adds	r3, #1
 800a426:	2b07      	cmp	r3, #7
 800a428:	9327      	str	r3, [sp, #156]	; 0x9c
 800a42a:	f300 80e8 	bgt.w	800a5fe <_svfprintf_r+0x1156>
 800a42e:	3408      	adds	r4, #8
 800a430:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800a432:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 800a436:	440b      	add	r3, r1
 800a438:	1b8e      	subs	r6, r1, r6
 800a43a:	1b5a      	subs	r2, r3, r5
 800a43c:	4296      	cmp	r6, r2
 800a43e:	bfa8      	it	ge
 800a440:	4616      	movge	r6, r2
 800a442:	2e00      	cmp	r6, #0
 800a444:	dd0b      	ble.n	800a45e <_svfprintf_r+0xfb6>
 800a446:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a448:	e9c4 5600 	strd	r5, r6, [r4]
 800a44c:	4433      	add	r3, r6
 800a44e:	9328      	str	r3, [sp, #160]	; 0xa0
 800a450:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a452:	3301      	adds	r3, #1
 800a454:	2b07      	cmp	r3, #7
 800a456:	9327      	str	r3, [sp, #156]	; 0x9c
 800a458:	f300 80db 	bgt.w	800a612 <_svfprintf_r+0x116a>
 800a45c:	3408      	adds	r4, #8
 800a45e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a460:	9b08      	ldr	r3, [sp, #32]
 800a462:	2e00      	cmp	r6, #0
 800a464:	eba3 0505 	sub.w	r5, r3, r5
 800a468:	bfa8      	it	ge
 800a46a:	1bad      	subge	r5, r5, r6
 800a46c:	2d00      	cmp	r5, #0
 800a46e:	f77f abe2 	ble.w	8009c36 <_svfprintf_r+0x78e>
 800a472:	f04f 0810 	mov.w	r8, #16
 800a476:	4e6c      	ldr	r6, [pc, #432]	; (800a628 <_svfprintf_r+0x1180>)
 800a478:	2d10      	cmp	r5, #16
 800a47a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a47e:	f104 0108 	add.w	r1, r4, #8
 800a482:	f103 0301 	add.w	r3, r3, #1
 800a486:	6026      	str	r6, [r4, #0]
 800a488:	f77f aec1 	ble.w	800a20e <_svfprintf_r+0xd66>
 800a48c:	3210      	adds	r2, #16
 800a48e:	2b07      	cmp	r3, #7
 800a490:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a494:	f8c4 8004 	str.w	r8, [r4, #4]
 800a498:	dd08      	ble.n	800a4ac <_svfprintf_r+0x1004>
 800a49a:	4659      	mov	r1, fp
 800a49c:	4648      	mov	r0, r9
 800a49e:	aa26      	add	r2, sp, #152	; 0x98
 800a4a0:	f003 fcfa 	bl	800de98 <__ssprint_r>
 800a4a4:	2800      	cmp	r0, #0
 800a4a6:	f040 8177 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a4aa:	a929      	add	r1, sp, #164	; 0xa4
 800a4ac:	460c      	mov	r4, r1
 800a4ae:	3d10      	subs	r5, #16
 800a4b0:	e7e2      	b.n	800a478 <_svfprintf_r+0xfd0>
 800a4b2:	4659      	mov	r1, fp
 800a4b4:	4648      	mov	r0, r9
 800a4b6:	aa26      	add	r2, sp, #152	; 0x98
 800a4b8:	f003 fcee 	bl	800de98 <__ssprint_r>
 800a4bc:	2800      	cmp	r0, #0
 800a4be:	f040 816b 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a4c2:	ac29      	add	r4, sp, #164	; 0xa4
 800a4c4:	e767      	b.n	800a396 <_svfprintf_r+0xeee>
 800a4c6:	2010      	movs	r0, #16
 800a4c8:	2b07      	cmp	r3, #7
 800a4ca:	4402      	add	r2, r0
 800a4cc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a4d0:	6060      	str	r0, [r4, #4]
 800a4d2:	dd08      	ble.n	800a4e6 <_svfprintf_r+0x103e>
 800a4d4:	4659      	mov	r1, fp
 800a4d6:	4648      	mov	r0, r9
 800a4d8:	aa26      	add	r2, sp, #152	; 0x98
 800a4da:	f003 fcdd 	bl	800de98 <__ssprint_r>
 800a4de:	2800      	cmp	r0, #0
 800a4e0:	f040 815a 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a4e4:	a929      	add	r1, sp, #164	; 0xa4
 800a4e6:	460c      	mov	r4, r1
 800a4e8:	3e10      	subs	r6, #16
 800a4ea:	e75e      	b.n	800a3aa <_svfprintf_r+0xf02>
 800a4ec:	460c      	mov	r4, r1
 800a4ee:	e777      	b.n	800a3e0 <_svfprintf_r+0xf38>
 800a4f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d052      	beq.n	800a59c <_svfprintf_r+0x10f4>
 800a4f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a4f8:	3b01      	subs	r3, #1
 800a4fa:	930c      	str	r3, [sp, #48]	; 0x30
 800a4fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a4fe:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a500:	6023      	str	r3, [r4, #0]
 800a502:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a504:	6063      	str	r3, [r4, #4]
 800a506:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a508:	4413      	add	r3, r2
 800a50a:	9328      	str	r3, [sp, #160]	; 0xa0
 800a50c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a50e:	3301      	adds	r3, #1
 800a510:	2b07      	cmp	r3, #7
 800a512:	9327      	str	r3, [sp, #156]	; 0x9c
 800a514:	dc49      	bgt.n	800a5aa <_svfprintf_r+0x1102>
 800a516:	3408      	adds	r4, #8
 800a518:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800a51c:	eb03 0802 	add.w	r8, r3, r2
 800a520:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a522:	eba8 0805 	sub.w	r8, r8, r5
 800a526:	781b      	ldrb	r3, [r3, #0]
 800a528:	4598      	cmp	r8, r3
 800a52a:	bfa8      	it	ge
 800a52c:	4698      	movge	r8, r3
 800a52e:	f1b8 0f00 	cmp.w	r8, #0
 800a532:	dd0a      	ble.n	800a54a <_svfprintf_r+0x10a2>
 800a534:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a536:	e9c4 5800 	strd	r5, r8, [r4]
 800a53a:	4443      	add	r3, r8
 800a53c:	9328      	str	r3, [sp, #160]	; 0xa0
 800a53e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a540:	3301      	adds	r3, #1
 800a542:	2b07      	cmp	r3, #7
 800a544:	9327      	str	r3, [sp, #156]	; 0x9c
 800a546:	dc3a      	bgt.n	800a5be <_svfprintf_r+0x1116>
 800a548:	3408      	adds	r4, #8
 800a54a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a54c:	f1b8 0f00 	cmp.w	r8, #0
 800a550:	781b      	ldrb	r3, [r3, #0]
 800a552:	bfb4      	ite	lt
 800a554:	4698      	movlt	r8, r3
 800a556:	eba3 0808 	subge.w	r8, r3, r8
 800a55a:	f1b8 0f00 	cmp.w	r8, #0
 800a55e:	dd19      	ble.n	800a594 <_svfprintf_r+0x10ec>
 800a560:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800a564:	f1b8 0f10 	cmp.w	r8, #16
 800a568:	f102 0201 	add.w	r2, r2, #1
 800a56c:	f104 0108 	add.w	r1, r4, #8
 800a570:	6026      	str	r6, [r4, #0]
 800a572:	dc2e      	bgt.n	800a5d2 <_svfprintf_r+0x112a>
 800a574:	4443      	add	r3, r8
 800a576:	2a07      	cmp	r2, #7
 800a578:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a57c:	f8c4 8004 	str.w	r8, [r4, #4]
 800a580:	dd3b      	ble.n	800a5fa <_svfprintf_r+0x1152>
 800a582:	4659      	mov	r1, fp
 800a584:	4648      	mov	r0, r9
 800a586:	aa26      	add	r2, sp, #152	; 0x98
 800a588:	f003 fc86 	bl	800de98 <__ssprint_r>
 800a58c:	2800      	cmp	r0, #0
 800a58e:	f040 8103 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a592:	ac29      	add	r4, sp, #164	; 0xa4
 800a594:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a596:	781b      	ldrb	r3, [r3, #0]
 800a598:	441d      	add	r5, r3
 800a59a:	e727      	b.n	800a3ec <_svfprintf_r+0xf44>
 800a59c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a59e:	3b01      	subs	r3, #1
 800a5a0:	930e      	str	r3, [sp, #56]	; 0x38
 800a5a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a5a4:	3b01      	subs	r3, #1
 800a5a6:	930d      	str	r3, [sp, #52]	; 0x34
 800a5a8:	e7a8      	b.n	800a4fc <_svfprintf_r+0x1054>
 800a5aa:	4659      	mov	r1, fp
 800a5ac:	4648      	mov	r0, r9
 800a5ae:	aa26      	add	r2, sp, #152	; 0x98
 800a5b0:	f003 fc72 	bl	800de98 <__ssprint_r>
 800a5b4:	2800      	cmp	r0, #0
 800a5b6:	f040 80ef 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a5ba:	ac29      	add	r4, sp, #164	; 0xa4
 800a5bc:	e7ac      	b.n	800a518 <_svfprintf_r+0x1070>
 800a5be:	4659      	mov	r1, fp
 800a5c0:	4648      	mov	r0, r9
 800a5c2:	aa26      	add	r2, sp, #152	; 0x98
 800a5c4:	f003 fc68 	bl	800de98 <__ssprint_r>
 800a5c8:	2800      	cmp	r0, #0
 800a5ca:	f040 80e5 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a5ce:	ac29      	add	r4, sp, #164	; 0xa4
 800a5d0:	e7bb      	b.n	800a54a <_svfprintf_r+0x10a2>
 800a5d2:	2010      	movs	r0, #16
 800a5d4:	2a07      	cmp	r2, #7
 800a5d6:	4403      	add	r3, r0
 800a5d8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a5dc:	6060      	str	r0, [r4, #4]
 800a5de:	dd08      	ble.n	800a5f2 <_svfprintf_r+0x114a>
 800a5e0:	4659      	mov	r1, fp
 800a5e2:	4648      	mov	r0, r9
 800a5e4:	aa26      	add	r2, sp, #152	; 0x98
 800a5e6:	f003 fc57 	bl	800de98 <__ssprint_r>
 800a5ea:	2800      	cmp	r0, #0
 800a5ec:	f040 80d4 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a5f0:	a929      	add	r1, sp, #164	; 0xa4
 800a5f2:	460c      	mov	r4, r1
 800a5f4:	f1a8 0810 	sub.w	r8, r8, #16
 800a5f8:	e7b2      	b.n	800a560 <_svfprintf_r+0x10b8>
 800a5fa:	460c      	mov	r4, r1
 800a5fc:	e7ca      	b.n	800a594 <_svfprintf_r+0x10ec>
 800a5fe:	4659      	mov	r1, fp
 800a600:	4648      	mov	r0, r9
 800a602:	aa26      	add	r2, sp, #152	; 0x98
 800a604:	f003 fc48 	bl	800de98 <__ssprint_r>
 800a608:	2800      	cmp	r0, #0
 800a60a:	f040 80c5 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a60e:	ac29      	add	r4, sp, #164	; 0xa4
 800a610:	e70e      	b.n	800a430 <_svfprintf_r+0xf88>
 800a612:	4659      	mov	r1, fp
 800a614:	4648      	mov	r0, r9
 800a616:	aa26      	add	r2, sp, #152	; 0x98
 800a618:	f003 fc3e 	bl	800de98 <__ssprint_r>
 800a61c:	2800      	cmp	r0, #0
 800a61e:	f040 80bb 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a622:	ac29      	add	r4, sp, #164	; 0xa4
 800a624:	e71b      	b.n	800a45e <_svfprintf_r+0xfb6>
 800a626:	bf00      	nop
 800a628:	080126c0 	.word	0x080126c0
 800a62c:	9a08      	ldr	r2, [sp, #32]
 800a62e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a630:	2a01      	cmp	r2, #1
 800a632:	9a07      	ldr	r2, [sp, #28]
 800a634:	f106 0601 	add.w	r6, r6, #1
 800a638:	6022      	str	r2, [r4, #0]
 800a63a:	f04f 0201 	mov.w	r2, #1
 800a63e:	f103 0301 	add.w	r3, r3, #1
 800a642:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a646:	f104 0508 	add.w	r5, r4, #8
 800a64a:	6062      	str	r2, [r4, #4]
 800a64c:	dc02      	bgt.n	800a654 <_svfprintf_r+0x11ac>
 800a64e:	f01a 0f01 	tst.w	sl, #1
 800a652:	d07a      	beq.n	800a74a <_svfprintf_r+0x12a2>
 800a654:	2b07      	cmp	r3, #7
 800a656:	dd08      	ble.n	800a66a <_svfprintf_r+0x11c2>
 800a658:	4659      	mov	r1, fp
 800a65a:	4648      	mov	r0, r9
 800a65c:	aa26      	add	r2, sp, #152	; 0x98
 800a65e:	f003 fc1b 	bl	800de98 <__ssprint_r>
 800a662:	2800      	cmp	r0, #0
 800a664:	f040 8098 	bne.w	800a798 <_svfprintf_r+0x12f0>
 800a668:	ad29      	add	r5, sp, #164	; 0xa4
 800a66a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a66c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a66e:	602b      	str	r3, [r5, #0]
 800a670:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a672:	606b      	str	r3, [r5, #4]
 800a674:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a676:	4413      	add	r3, r2
 800a678:	9328      	str	r3, [sp, #160]	; 0xa0
 800a67a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a67c:	3301      	adds	r3, #1
 800a67e:	2b07      	cmp	r3, #7
 800a680:	9327      	str	r3, [sp, #156]	; 0x9c
 800a682:	dc32      	bgt.n	800a6ea <_svfprintf_r+0x1242>
 800a684:	3508      	adds	r5, #8
 800a686:	9b08      	ldr	r3, [sp, #32]
 800a688:	2200      	movs	r2, #0
 800a68a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a68e:	1e5c      	subs	r4, r3, #1
 800a690:	2300      	movs	r3, #0
 800a692:	f7f6 f989 	bl	80009a8 <__aeabi_dcmpeq>
 800a696:	2800      	cmp	r0, #0
 800a698:	d130      	bne.n	800a6fc <_svfprintf_r+0x1254>
 800a69a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a69c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a69e:	9807      	ldr	r0, [sp, #28]
 800a6a0:	9a08      	ldr	r2, [sp, #32]
 800a6a2:	3101      	adds	r1, #1
 800a6a4:	3b01      	subs	r3, #1
 800a6a6:	3001      	adds	r0, #1
 800a6a8:	4413      	add	r3, r2
 800a6aa:	2907      	cmp	r1, #7
 800a6ac:	e9c5 0400 	strd	r0, r4, [r5]
 800a6b0:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800a6b4:	dd4c      	ble.n	800a750 <_svfprintf_r+0x12a8>
 800a6b6:	4659      	mov	r1, fp
 800a6b8:	4648      	mov	r0, r9
 800a6ba:	aa26      	add	r2, sp, #152	; 0x98
 800a6bc:	f003 fbec 	bl	800de98 <__ssprint_r>
 800a6c0:	2800      	cmp	r0, #0
 800a6c2:	d169      	bne.n	800a798 <_svfprintf_r+0x12f0>
 800a6c4:	ad29      	add	r5, sp, #164	; 0xa4
 800a6c6:	ab22      	add	r3, sp, #136	; 0x88
 800a6c8:	602b      	str	r3, [r5, #0]
 800a6ca:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a6cc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a6ce:	606b      	str	r3, [r5, #4]
 800a6d0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a6d2:	4413      	add	r3, r2
 800a6d4:	9328      	str	r3, [sp, #160]	; 0xa0
 800a6d6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a6d8:	3301      	adds	r3, #1
 800a6da:	2b07      	cmp	r3, #7
 800a6dc:	9327      	str	r3, [sp, #156]	; 0x9c
 800a6de:	f73f ad9d 	bgt.w	800a21c <_svfprintf_r+0xd74>
 800a6e2:	f105 0408 	add.w	r4, r5, #8
 800a6e6:	f7ff baa6 	b.w	8009c36 <_svfprintf_r+0x78e>
 800a6ea:	4659      	mov	r1, fp
 800a6ec:	4648      	mov	r0, r9
 800a6ee:	aa26      	add	r2, sp, #152	; 0x98
 800a6f0:	f003 fbd2 	bl	800de98 <__ssprint_r>
 800a6f4:	2800      	cmp	r0, #0
 800a6f6:	d14f      	bne.n	800a798 <_svfprintf_r+0x12f0>
 800a6f8:	ad29      	add	r5, sp, #164	; 0xa4
 800a6fa:	e7c4      	b.n	800a686 <_svfprintf_r+0x11de>
 800a6fc:	2c00      	cmp	r4, #0
 800a6fe:	dde2      	ble.n	800a6c6 <_svfprintf_r+0x121e>
 800a700:	f04f 0810 	mov.w	r8, #16
 800a704:	4e51      	ldr	r6, [pc, #324]	; (800a84c <_svfprintf_r+0x13a4>)
 800a706:	2c10      	cmp	r4, #16
 800a708:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a70c:	f105 0108 	add.w	r1, r5, #8
 800a710:	f103 0301 	add.w	r3, r3, #1
 800a714:	602e      	str	r6, [r5, #0]
 800a716:	dc07      	bgt.n	800a728 <_svfprintf_r+0x1280>
 800a718:	606c      	str	r4, [r5, #4]
 800a71a:	2b07      	cmp	r3, #7
 800a71c:	4414      	add	r4, r2
 800a71e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800a722:	dcc8      	bgt.n	800a6b6 <_svfprintf_r+0x120e>
 800a724:	460d      	mov	r5, r1
 800a726:	e7ce      	b.n	800a6c6 <_svfprintf_r+0x121e>
 800a728:	3210      	adds	r2, #16
 800a72a:	2b07      	cmp	r3, #7
 800a72c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a730:	f8c5 8004 	str.w	r8, [r5, #4]
 800a734:	dd06      	ble.n	800a744 <_svfprintf_r+0x129c>
 800a736:	4659      	mov	r1, fp
 800a738:	4648      	mov	r0, r9
 800a73a:	aa26      	add	r2, sp, #152	; 0x98
 800a73c:	f003 fbac 	bl	800de98 <__ssprint_r>
 800a740:	bb50      	cbnz	r0, 800a798 <_svfprintf_r+0x12f0>
 800a742:	a929      	add	r1, sp, #164	; 0xa4
 800a744:	460d      	mov	r5, r1
 800a746:	3c10      	subs	r4, #16
 800a748:	e7dd      	b.n	800a706 <_svfprintf_r+0x125e>
 800a74a:	2b07      	cmp	r3, #7
 800a74c:	ddbb      	ble.n	800a6c6 <_svfprintf_r+0x121e>
 800a74e:	e7b2      	b.n	800a6b6 <_svfprintf_r+0x120e>
 800a750:	3508      	adds	r5, #8
 800a752:	e7b8      	b.n	800a6c6 <_svfprintf_r+0x121e>
 800a754:	460c      	mov	r4, r1
 800a756:	f7ff ba6e 	b.w	8009c36 <_svfprintf_r+0x78e>
 800a75a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800a75e:	1a9d      	subs	r5, r3, r2
 800a760:	2d00      	cmp	r5, #0
 800a762:	f77f aa6c 	ble.w	8009c3e <_svfprintf_r+0x796>
 800a766:	f04f 0810 	mov.w	r8, #16
 800a76a:	4e39      	ldr	r6, [pc, #228]	; (800a850 <_svfprintf_r+0x13a8>)
 800a76c:	2d10      	cmp	r5, #16
 800a76e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a772:	6026      	str	r6, [r4, #0]
 800a774:	f103 0301 	add.w	r3, r3, #1
 800a778:	dc17      	bgt.n	800a7aa <_svfprintf_r+0x1302>
 800a77a:	6065      	str	r5, [r4, #4]
 800a77c:	2b07      	cmp	r3, #7
 800a77e:	4415      	add	r5, r2
 800a780:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800a784:	f77f aa5b 	ble.w	8009c3e <_svfprintf_r+0x796>
 800a788:	4659      	mov	r1, fp
 800a78a:	4648      	mov	r0, r9
 800a78c:	aa26      	add	r2, sp, #152	; 0x98
 800a78e:	f003 fb83 	bl	800de98 <__ssprint_r>
 800a792:	2800      	cmp	r0, #0
 800a794:	f43f aa53 	beq.w	8009c3e <_svfprintf_r+0x796>
 800a798:	2f00      	cmp	r7, #0
 800a79a:	f43f a87e 	beq.w	800989a <_svfprintf_r+0x3f2>
 800a79e:	4639      	mov	r1, r7
 800a7a0:	4648      	mov	r0, r9
 800a7a2:	f002 fb3d 	bl	800ce20 <_free_r>
 800a7a6:	f7ff b878 	b.w	800989a <_svfprintf_r+0x3f2>
 800a7aa:	3210      	adds	r2, #16
 800a7ac:	2b07      	cmp	r3, #7
 800a7ae:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a7b2:	f8c4 8004 	str.w	r8, [r4, #4]
 800a7b6:	dc02      	bgt.n	800a7be <_svfprintf_r+0x1316>
 800a7b8:	3408      	adds	r4, #8
 800a7ba:	3d10      	subs	r5, #16
 800a7bc:	e7d6      	b.n	800a76c <_svfprintf_r+0x12c4>
 800a7be:	4659      	mov	r1, fp
 800a7c0:	4648      	mov	r0, r9
 800a7c2:	aa26      	add	r2, sp, #152	; 0x98
 800a7c4:	f003 fb68 	bl	800de98 <__ssprint_r>
 800a7c8:	2800      	cmp	r0, #0
 800a7ca:	d1e5      	bne.n	800a798 <_svfprintf_r+0x12f0>
 800a7cc:	ac29      	add	r4, sp, #164	; 0xa4
 800a7ce:	e7f4      	b.n	800a7ba <_svfprintf_r+0x1312>
 800a7d0:	4639      	mov	r1, r7
 800a7d2:	4648      	mov	r0, r9
 800a7d4:	f002 fb24 	bl	800ce20 <_free_r>
 800a7d8:	f7ff ba48 	b.w	8009c6c <_svfprintf_r+0x7c4>
 800a7dc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	f43f a85b 	beq.w	800989a <_svfprintf_r+0x3f2>
 800a7e4:	4659      	mov	r1, fp
 800a7e6:	4648      	mov	r0, r9
 800a7e8:	aa26      	add	r2, sp, #152	; 0x98
 800a7ea:	f003 fb55 	bl	800de98 <__ssprint_r>
 800a7ee:	f7ff b854 	b.w	800989a <_svfprintf_r+0x3f2>
 800a7f2:	ea56 0207 	orrs.w	r2, r6, r7
 800a7f6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800a7fa:	f43f ab54 	beq.w	8009ea6 <_svfprintf_r+0x9fe>
 800a7fe:	2b01      	cmp	r3, #1
 800a800:	f43f abea 	beq.w	8009fd8 <_svfprintf_r+0xb30>
 800a804:	2b02      	cmp	r3, #2
 800a806:	ab52      	add	r3, sp, #328	; 0x148
 800a808:	9307      	str	r3, [sp, #28]
 800a80a:	f43f ac3d 	beq.w	800a088 <_svfprintf_r+0xbe0>
 800a80e:	9907      	ldr	r1, [sp, #28]
 800a810:	f006 0307 	and.w	r3, r6, #7
 800a814:	460a      	mov	r2, r1
 800a816:	3330      	adds	r3, #48	; 0x30
 800a818:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800a81c:	9207      	str	r2, [sp, #28]
 800a81e:	08f2      	lsrs	r2, r6, #3
 800a820:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800a824:	08f8      	lsrs	r0, r7, #3
 800a826:	4616      	mov	r6, r2
 800a828:	4607      	mov	r7, r0
 800a82a:	ea56 0207 	orrs.w	r2, r6, r7
 800a82e:	d1ee      	bne.n	800a80e <_svfprintf_r+0x1366>
 800a830:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a832:	07d2      	lsls	r2, r2, #31
 800a834:	f57f ac16 	bpl.w	800a064 <_svfprintf_r+0xbbc>
 800a838:	2b30      	cmp	r3, #48	; 0x30
 800a83a:	f43f ac13 	beq.w	800a064 <_svfprintf_r+0xbbc>
 800a83e:	2330      	movs	r3, #48	; 0x30
 800a840:	9a07      	ldr	r2, [sp, #28]
 800a842:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a846:	1e8b      	subs	r3, r1, #2
 800a848:	9307      	str	r3, [sp, #28]
 800a84a:	e40b      	b.n	800a064 <_svfprintf_r+0xbbc>
 800a84c:	080126c0 	.word	0x080126c0
 800a850:	080126b0 	.word	0x080126b0

0800a854 <sysconf>:
 800a854:	2808      	cmp	r0, #8
 800a856:	b508      	push	{r3, lr}
 800a858:	d006      	beq.n	800a868 <sysconf+0x14>
 800a85a:	f7fe fab3 	bl	8008dc4 <__errno>
 800a85e:	2316      	movs	r3, #22
 800a860:	6003      	str	r3, [r0, #0]
 800a862:	f04f 30ff 	mov.w	r0, #4294967295
 800a866:	bd08      	pop	{r3, pc}
 800a868:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800a86c:	e7fb      	b.n	800a866 <sysconf+0x12>
	...

0800a870 <_vfprintf_r>:
 800a870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a874:	b0d3      	sub	sp, #332	; 0x14c
 800a876:	468a      	mov	sl, r1
 800a878:	4691      	mov	r9, r2
 800a87a:	461c      	mov	r4, r3
 800a87c:	461e      	mov	r6, r3
 800a87e:	4683      	mov	fp, r0
 800a880:	f002 fcf8 	bl	800d274 <_localeconv_r>
 800a884:	6803      	ldr	r3, [r0, #0]
 800a886:	4618      	mov	r0, r3
 800a888:	9318      	str	r3, [sp, #96]	; 0x60
 800a88a:	f7f5 fc61 	bl	8000150 <strlen>
 800a88e:	9012      	str	r0, [sp, #72]	; 0x48
 800a890:	f1bb 0f00 	cmp.w	fp, #0
 800a894:	d005      	beq.n	800a8a2 <_vfprintf_r+0x32>
 800a896:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 800a89a:	b913      	cbnz	r3, 800a8a2 <_vfprintf_r+0x32>
 800a89c:	4658      	mov	r0, fp
 800a89e:	f002 fa2f 	bl	800cd00 <__sinit>
 800a8a2:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a8a6:	07da      	lsls	r2, r3, #31
 800a8a8:	d407      	bmi.n	800a8ba <_vfprintf_r+0x4a>
 800a8aa:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a8ae:	059b      	lsls	r3, r3, #22
 800a8b0:	d403      	bmi.n	800a8ba <_vfprintf_r+0x4a>
 800a8b2:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a8b6:	f002 fce3 	bl	800d280 <__retarget_lock_acquire_recursive>
 800a8ba:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 800a8be:	049f      	lsls	r7, r3, #18
 800a8c0:	d409      	bmi.n	800a8d6 <_vfprintf_r+0x66>
 800a8c2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a8c6:	f8aa 300c 	strh.w	r3, [sl, #12]
 800a8ca:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a8ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a8d2:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 800a8d6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a8da:	071d      	lsls	r5, r3, #28
 800a8dc:	d502      	bpl.n	800a8e4 <_vfprintf_r+0x74>
 800a8de:	f8da 3010 	ldr.w	r3, [sl, #16]
 800a8e2:	b9c3      	cbnz	r3, 800a916 <_vfprintf_r+0xa6>
 800a8e4:	4651      	mov	r1, sl
 800a8e6:	4658      	mov	r0, fp
 800a8e8:	f001 fa5c 	bl	800bda4 <__swsetup_r>
 800a8ec:	b198      	cbz	r0, 800a916 <_vfprintf_r+0xa6>
 800a8ee:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a8f2:	07dc      	lsls	r4, r3, #31
 800a8f4:	d506      	bpl.n	800a904 <_vfprintf_r+0x94>
 800a8f6:	f04f 33ff 	mov.w	r3, #4294967295
 800a8fa:	9313      	str	r3, [sp, #76]	; 0x4c
 800a8fc:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800a8fe:	b053      	add	sp, #332	; 0x14c
 800a900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a904:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a908:	0598      	lsls	r0, r3, #22
 800a90a:	d4f4      	bmi.n	800a8f6 <_vfprintf_r+0x86>
 800a90c:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a910:	f002 fcb7 	bl	800d282 <__retarget_lock_release_recursive>
 800a914:	e7ef      	b.n	800a8f6 <_vfprintf_r+0x86>
 800a916:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a91a:	f003 021a 	and.w	r2, r3, #26
 800a91e:	2a0a      	cmp	r2, #10
 800a920:	d115      	bne.n	800a94e <_vfprintf_r+0xde>
 800a922:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 800a926:	2a00      	cmp	r2, #0
 800a928:	db11      	blt.n	800a94e <_vfprintf_r+0xde>
 800a92a:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 800a92e:	07d1      	lsls	r1, r2, #31
 800a930:	d405      	bmi.n	800a93e <_vfprintf_r+0xce>
 800a932:	059a      	lsls	r2, r3, #22
 800a934:	d403      	bmi.n	800a93e <_vfprintf_r+0xce>
 800a936:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a93a:	f002 fca2 	bl	800d282 <__retarget_lock_release_recursive>
 800a93e:	4623      	mov	r3, r4
 800a940:	464a      	mov	r2, r9
 800a942:	4651      	mov	r1, sl
 800a944:	4658      	mov	r0, fp
 800a946:	f001 f9b3 	bl	800bcb0 <__sbprintf>
 800a94a:	9013      	str	r0, [sp, #76]	; 0x4c
 800a94c:	e7d6      	b.n	800a8fc <_vfprintf_r+0x8c>
 800a94e:	2500      	movs	r5, #0
 800a950:	2200      	movs	r2, #0
 800a952:	2300      	movs	r3, #0
 800a954:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800a958:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a95c:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800a960:	ac29      	add	r4, sp, #164	; 0xa4
 800a962:	9426      	str	r4, [sp, #152]	; 0x98
 800a964:	9508      	str	r5, [sp, #32]
 800a966:	950e      	str	r5, [sp, #56]	; 0x38
 800a968:	9516      	str	r5, [sp, #88]	; 0x58
 800a96a:	9519      	str	r5, [sp, #100]	; 0x64
 800a96c:	9513      	str	r5, [sp, #76]	; 0x4c
 800a96e:	464b      	mov	r3, r9
 800a970:	461d      	mov	r5, r3
 800a972:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a976:	b10a      	cbz	r2, 800a97c <_vfprintf_r+0x10c>
 800a978:	2a25      	cmp	r2, #37	; 0x25
 800a97a:	d1f9      	bne.n	800a970 <_vfprintf_r+0x100>
 800a97c:	ebb5 0709 	subs.w	r7, r5, r9
 800a980:	d00d      	beq.n	800a99e <_vfprintf_r+0x12e>
 800a982:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a984:	e9c4 9700 	strd	r9, r7, [r4]
 800a988:	443b      	add	r3, r7
 800a98a:	9328      	str	r3, [sp, #160]	; 0xa0
 800a98c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a98e:	3301      	adds	r3, #1
 800a990:	2b07      	cmp	r3, #7
 800a992:	9327      	str	r3, [sp, #156]	; 0x9c
 800a994:	dc7a      	bgt.n	800aa8c <_vfprintf_r+0x21c>
 800a996:	3408      	adds	r4, #8
 800a998:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a99a:	443b      	add	r3, r7
 800a99c:	9313      	str	r3, [sp, #76]	; 0x4c
 800a99e:	782b      	ldrb	r3, [r5, #0]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	f001 813d 	beq.w	800bc20 <_vfprintf_r+0x13b0>
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	f04f 32ff 	mov.w	r2, #4294967295
 800a9ac:	4698      	mov	r8, r3
 800a9ae:	270a      	movs	r7, #10
 800a9b0:	212b      	movs	r1, #43	; 0x2b
 800a9b2:	3501      	adds	r5, #1
 800a9b4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a9b8:	9207      	str	r2, [sp, #28]
 800a9ba:	9314      	str	r3, [sp, #80]	; 0x50
 800a9bc:	462a      	mov	r2, r5
 800a9be:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a9c2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a9c4:	4613      	mov	r3, r2
 800a9c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a9c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9ca:	3b20      	subs	r3, #32
 800a9cc:	2b5a      	cmp	r3, #90	; 0x5a
 800a9ce:	f200 85a6 	bhi.w	800b51e <_vfprintf_r+0xcae>
 800a9d2:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a9d6:	007e      	.short	0x007e
 800a9d8:	05a405a4 	.word	0x05a405a4
 800a9dc:	05a40086 	.word	0x05a40086
 800a9e0:	05a405a4 	.word	0x05a405a4
 800a9e4:	05a40065 	.word	0x05a40065
 800a9e8:	008905a4 	.word	0x008905a4
 800a9ec:	05a40093 	.word	0x05a40093
 800a9f0:	00960090 	.word	0x00960090
 800a9f4:	00b205a4 	.word	0x00b205a4
 800a9f8:	00b500b5 	.word	0x00b500b5
 800a9fc:	00b500b5 	.word	0x00b500b5
 800aa00:	00b500b5 	.word	0x00b500b5
 800aa04:	00b500b5 	.word	0x00b500b5
 800aa08:	05a400b5 	.word	0x05a400b5
 800aa0c:	05a405a4 	.word	0x05a405a4
 800aa10:	05a405a4 	.word	0x05a405a4
 800aa14:	05a405a4 	.word	0x05a405a4
 800aa18:	05a4011f 	.word	0x05a4011f
 800aa1c:	00f500e2 	.word	0x00f500e2
 800aa20:	011f011f 	.word	0x011f011f
 800aa24:	05a4011f 	.word	0x05a4011f
 800aa28:	05a405a4 	.word	0x05a405a4
 800aa2c:	00c505a4 	.word	0x00c505a4
 800aa30:	05a405a4 	.word	0x05a405a4
 800aa34:	05a40484 	.word	0x05a40484
 800aa38:	05a405a4 	.word	0x05a405a4
 800aa3c:	05a404cb 	.word	0x05a404cb
 800aa40:	05a404ec 	.word	0x05a404ec
 800aa44:	050b05a4 	.word	0x050b05a4
 800aa48:	05a405a4 	.word	0x05a405a4
 800aa4c:	05a405a4 	.word	0x05a405a4
 800aa50:	05a405a4 	.word	0x05a405a4
 800aa54:	05a405a4 	.word	0x05a405a4
 800aa58:	05a4011f 	.word	0x05a4011f
 800aa5c:	00f700e2 	.word	0x00f700e2
 800aa60:	011f011f 	.word	0x011f011f
 800aa64:	00c8011f 	.word	0x00c8011f
 800aa68:	00dc00f7 	.word	0x00dc00f7
 800aa6c:	00d505a4 	.word	0x00d505a4
 800aa70:	046105a4 	.word	0x046105a4
 800aa74:	04ba0486 	.word	0x04ba0486
 800aa78:	05a400dc 	.word	0x05a400dc
 800aa7c:	007c04cb 	.word	0x007c04cb
 800aa80:	05a404ee 	.word	0x05a404ee
 800aa84:	052805a4 	.word	0x052805a4
 800aa88:	007c05a4 	.word	0x007c05a4
 800aa8c:	4651      	mov	r1, sl
 800aa8e:	4658      	mov	r0, fp
 800aa90:	aa26      	add	r2, sp, #152	; 0x98
 800aa92:	f003 fa7c 	bl	800df8e <__sprint_r>
 800aa96:	2800      	cmp	r0, #0
 800aa98:	f040 8127 	bne.w	800acea <_vfprintf_r+0x47a>
 800aa9c:	ac29      	add	r4, sp, #164	; 0xa4
 800aa9e:	e77b      	b.n	800a998 <_vfprintf_r+0x128>
 800aaa0:	4658      	mov	r0, fp
 800aaa2:	f002 fbe7 	bl	800d274 <_localeconv_r>
 800aaa6:	6843      	ldr	r3, [r0, #4]
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	9319      	str	r3, [sp, #100]	; 0x64
 800aaac:	f7f5 fb50 	bl	8000150 <strlen>
 800aab0:	9016      	str	r0, [sp, #88]	; 0x58
 800aab2:	4658      	mov	r0, fp
 800aab4:	f002 fbde 	bl	800d274 <_localeconv_r>
 800aab8:	6883      	ldr	r3, [r0, #8]
 800aaba:	212b      	movs	r1, #43	; 0x2b
 800aabc:	930e      	str	r3, [sp, #56]	; 0x38
 800aabe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aac0:	b12b      	cbz	r3, 800aace <_vfprintf_r+0x25e>
 800aac2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aac4:	b11b      	cbz	r3, 800aace <_vfprintf_r+0x25e>
 800aac6:	781b      	ldrb	r3, [r3, #0]
 800aac8:	b10b      	cbz	r3, 800aace <_vfprintf_r+0x25e>
 800aaca:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800aace:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800aad0:	e774      	b.n	800a9bc <_vfprintf_r+0x14c>
 800aad2:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d1f9      	bne.n	800aace <_vfprintf_r+0x25e>
 800aada:	2320      	movs	r3, #32
 800aadc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800aae0:	e7f5      	b.n	800aace <_vfprintf_r+0x25e>
 800aae2:	f048 0801 	orr.w	r8, r8, #1
 800aae6:	e7f2      	b.n	800aace <_vfprintf_r+0x25e>
 800aae8:	f856 3b04 	ldr.w	r3, [r6], #4
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	9314      	str	r3, [sp, #80]	; 0x50
 800aaf0:	daed      	bge.n	800aace <_vfprintf_r+0x25e>
 800aaf2:	425b      	negs	r3, r3
 800aaf4:	9314      	str	r3, [sp, #80]	; 0x50
 800aaf6:	f048 0804 	orr.w	r8, r8, #4
 800aafa:	e7e8      	b.n	800aace <_vfprintf_r+0x25e>
 800aafc:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800ab00:	e7e5      	b.n	800aace <_vfprintf_r+0x25e>
 800ab02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab04:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab08:	2a2a      	cmp	r2, #42	; 0x2a
 800ab0a:	920b      	str	r2, [sp, #44]	; 0x2c
 800ab0c:	d112      	bne.n	800ab34 <_vfprintf_r+0x2c4>
 800ab0e:	f856 0b04 	ldr.w	r0, [r6], #4
 800ab12:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab14:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 800ab18:	9207      	str	r2, [sp, #28]
 800ab1a:	e7d8      	b.n	800aace <_vfprintf_r+0x25e>
 800ab1c:	9807      	ldr	r0, [sp, #28]
 800ab1e:	fb07 2200 	mla	r2, r7, r0, r2
 800ab22:	9207      	str	r2, [sp, #28]
 800ab24:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab28:	920b      	str	r2, [sp, #44]	; 0x2c
 800ab2a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ab2c:	3a30      	subs	r2, #48	; 0x30
 800ab2e:	2a09      	cmp	r2, #9
 800ab30:	d9f4      	bls.n	800ab1c <_vfprintf_r+0x2ac>
 800ab32:	e748      	b.n	800a9c6 <_vfprintf_r+0x156>
 800ab34:	2200      	movs	r2, #0
 800ab36:	9207      	str	r2, [sp, #28]
 800ab38:	e7f7      	b.n	800ab2a <_vfprintf_r+0x2ba>
 800ab3a:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800ab3e:	e7c6      	b.n	800aace <_vfprintf_r+0x25e>
 800ab40:	2200      	movs	r2, #0
 800ab42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab44:	9214      	str	r2, [sp, #80]	; 0x50
 800ab46:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ab48:	9814      	ldr	r0, [sp, #80]	; 0x50
 800ab4a:	3a30      	subs	r2, #48	; 0x30
 800ab4c:	fb07 2200 	mla	r2, r7, r0, r2
 800ab50:	9214      	str	r2, [sp, #80]	; 0x50
 800ab52:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab56:	920b      	str	r2, [sp, #44]	; 0x2c
 800ab58:	3a30      	subs	r2, #48	; 0x30
 800ab5a:	2a09      	cmp	r2, #9
 800ab5c:	d9f3      	bls.n	800ab46 <_vfprintf_r+0x2d6>
 800ab5e:	e732      	b.n	800a9c6 <_vfprintf_r+0x156>
 800ab60:	f048 0808 	orr.w	r8, r8, #8
 800ab64:	e7b3      	b.n	800aace <_vfprintf_r+0x25e>
 800ab66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab68:	781b      	ldrb	r3, [r3, #0]
 800ab6a:	2b68      	cmp	r3, #104	; 0x68
 800ab6c:	bf01      	itttt	eq
 800ab6e:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800ab70:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 800ab74:	3301      	addeq	r3, #1
 800ab76:	930f      	streq	r3, [sp, #60]	; 0x3c
 800ab78:	bf18      	it	ne
 800ab7a:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800ab7e:	e7a6      	b.n	800aace <_vfprintf_r+0x25e>
 800ab80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab82:	781b      	ldrb	r3, [r3, #0]
 800ab84:	2b6c      	cmp	r3, #108	; 0x6c
 800ab86:	d105      	bne.n	800ab94 <_vfprintf_r+0x324>
 800ab88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab8a:	3301      	adds	r3, #1
 800ab8c:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab8e:	f048 0820 	orr.w	r8, r8, #32
 800ab92:	e79c      	b.n	800aace <_vfprintf_r+0x25e>
 800ab94:	f048 0810 	orr.w	r8, r8, #16
 800ab98:	e799      	b.n	800aace <_vfprintf_r+0x25e>
 800ab9a:	4632      	mov	r2, r6
 800ab9c:	2000      	movs	r0, #0
 800ab9e:	f852 3b04 	ldr.w	r3, [r2], #4
 800aba2:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800aba6:	920a      	str	r2, [sp, #40]	; 0x28
 800aba8:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800abac:	2301      	movs	r3, #1
 800abae:	4607      	mov	r7, r0
 800abb0:	4606      	mov	r6, r0
 800abb2:	4605      	mov	r5, r0
 800abb4:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 800abb8:	9307      	str	r3, [sp, #28]
 800abba:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800abbe:	e1b4      	b.n	800af2a <_vfprintf_r+0x6ba>
 800abc0:	f048 0810 	orr.w	r8, r8, #16
 800abc4:	f018 0f20 	tst.w	r8, #32
 800abc8:	d011      	beq.n	800abee <_vfprintf_r+0x37e>
 800abca:	3607      	adds	r6, #7
 800abcc:	f026 0307 	bic.w	r3, r6, #7
 800abd0:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800abd4:	930a      	str	r3, [sp, #40]	; 0x28
 800abd6:	2e00      	cmp	r6, #0
 800abd8:	f177 0300 	sbcs.w	r3, r7, #0
 800abdc:	da05      	bge.n	800abea <_vfprintf_r+0x37a>
 800abde:	232d      	movs	r3, #45	; 0x2d
 800abe0:	4276      	negs	r6, r6
 800abe2:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800abe6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800abea:	2301      	movs	r3, #1
 800abec:	e388      	b.n	800b300 <_vfprintf_r+0xa90>
 800abee:	1d33      	adds	r3, r6, #4
 800abf0:	f018 0f10 	tst.w	r8, #16
 800abf4:	930a      	str	r3, [sp, #40]	; 0x28
 800abf6:	d002      	beq.n	800abfe <_vfprintf_r+0x38e>
 800abf8:	6836      	ldr	r6, [r6, #0]
 800abfa:	17f7      	asrs	r7, r6, #31
 800abfc:	e7eb      	b.n	800abd6 <_vfprintf_r+0x366>
 800abfe:	f018 0f40 	tst.w	r8, #64	; 0x40
 800ac02:	6836      	ldr	r6, [r6, #0]
 800ac04:	d001      	beq.n	800ac0a <_vfprintf_r+0x39a>
 800ac06:	b236      	sxth	r6, r6
 800ac08:	e7f7      	b.n	800abfa <_vfprintf_r+0x38a>
 800ac0a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800ac0e:	bf18      	it	ne
 800ac10:	b276      	sxtbne	r6, r6
 800ac12:	e7f2      	b.n	800abfa <_vfprintf_r+0x38a>
 800ac14:	3607      	adds	r6, #7
 800ac16:	f026 0307 	bic.w	r3, r6, #7
 800ac1a:	4619      	mov	r1, r3
 800ac1c:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800ac20:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800ac24:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800ac28:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800ac2c:	910a      	str	r1, [sp, #40]	; 0x28
 800ac2e:	f04f 32ff 	mov.w	r2, #4294967295
 800ac32:	4630      	mov	r0, r6
 800ac34:	4629      	mov	r1, r5
 800ac36:	4b3c      	ldr	r3, [pc, #240]	; (800ad28 <_vfprintf_r+0x4b8>)
 800ac38:	f7f5 fee8 	bl	8000a0c <__aeabi_dcmpun>
 800ac3c:	bb00      	cbnz	r0, 800ac80 <_vfprintf_r+0x410>
 800ac3e:	f04f 32ff 	mov.w	r2, #4294967295
 800ac42:	4630      	mov	r0, r6
 800ac44:	4629      	mov	r1, r5
 800ac46:	4b38      	ldr	r3, [pc, #224]	; (800ad28 <_vfprintf_r+0x4b8>)
 800ac48:	f7f5 fec2 	bl	80009d0 <__aeabi_dcmple>
 800ac4c:	b9c0      	cbnz	r0, 800ac80 <_vfprintf_r+0x410>
 800ac4e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ac52:	2200      	movs	r2, #0
 800ac54:	2300      	movs	r3, #0
 800ac56:	f7f5 feb1 	bl	80009bc <__aeabi_dcmplt>
 800ac5a:	b110      	cbz	r0, 800ac62 <_vfprintf_r+0x3f2>
 800ac5c:	232d      	movs	r3, #45	; 0x2d
 800ac5e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800ac62:	4a32      	ldr	r2, [pc, #200]	; (800ad2c <_vfprintf_r+0x4bc>)
 800ac64:	4832      	ldr	r0, [pc, #200]	; (800ad30 <_vfprintf_r+0x4c0>)
 800ac66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac68:	2700      	movs	r7, #0
 800ac6a:	2b47      	cmp	r3, #71	; 0x47
 800ac6c:	bfd4      	ite	le
 800ac6e:	4691      	movle	r9, r2
 800ac70:	4681      	movgt	r9, r0
 800ac72:	2303      	movs	r3, #3
 800ac74:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 800ac78:	9307      	str	r3, [sp, #28]
 800ac7a:	463e      	mov	r6, r7
 800ac7c:	f001 b80e 	b.w	800bc9c <_vfprintf_r+0x142c>
 800ac80:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ac84:	4610      	mov	r0, r2
 800ac86:	4619      	mov	r1, r3
 800ac88:	f7f5 fec0 	bl	8000a0c <__aeabi_dcmpun>
 800ac8c:	4607      	mov	r7, r0
 800ac8e:	b148      	cbz	r0, 800aca4 <_vfprintf_r+0x434>
 800ac90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac92:	4a28      	ldr	r2, [pc, #160]	; (800ad34 <_vfprintf_r+0x4c4>)
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	bfb8      	it	lt
 800ac98:	232d      	movlt	r3, #45	; 0x2d
 800ac9a:	4827      	ldr	r0, [pc, #156]	; (800ad38 <_vfprintf_r+0x4c8>)
 800ac9c:	bfb8      	it	lt
 800ac9e:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800aca2:	e7e0      	b.n	800ac66 <_vfprintf_r+0x3f6>
 800aca4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aca6:	f023 0320 	bic.w	r3, r3, #32
 800acaa:	2b41      	cmp	r3, #65	; 0x41
 800acac:	930c      	str	r3, [sp, #48]	; 0x30
 800acae:	d12e      	bne.n	800ad0e <_vfprintf_r+0x49e>
 800acb0:	2330      	movs	r3, #48	; 0x30
 800acb2:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800acb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800acb8:	f048 0802 	orr.w	r8, r8, #2
 800acbc:	2b61      	cmp	r3, #97	; 0x61
 800acbe:	bf0c      	ite	eq
 800acc0:	2378      	moveq	r3, #120	; 0x78
 800acc2:	2358      	movne	r3, #88	; 0x58
 800acc4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800acc8:	9b07      	ldr	r3, [sp, #28]
 800acca:	2b63      	cmp	r3, #99	; 0x63
 800accc:	dd36      	ble.n	800ad3c <_vfprintf_r+0x4cc>
 800acce:	4658      	mov	r0, fp
 800acd0:	1c59      	adds	r1, r3, #1
 800acd2:	f7fe f8a9 	bl	8008e28 <_malloc_r>
 800acd6:	4681      	mov	r9, r0
 800acd8:	2800      	cmp	r0, #0
 800acda:	f040 8201 	bne.w	800b0e0 <_vfprintf_r+0x870>
 800acde:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800ace2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ace6:	f8aa 300c 	strh.w	r3, [sl, #12]
 800acea:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800acee:	07d9      	lsls	r1, r3, #31
 800acf0:	d407      	bmi.n	800ad02 <_vfprintf_r+0x492>
 800acf2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800acf6:	059a      	lsls	r2, r3, #22
 800acf8:	d403      	bmi.n	800ad02 <_vfprintf_r+0x492>
 800acfa:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800acfe:	f002 fac0 	bl	800d282 <__retarget_lock_release_recursive>
 800ad02:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800ad06:	065b      	lsls	r3, r3, #25
 800ad08:	f57f adf8 	bpl.w	800a8fc <_vfprintf_r+0x8c>
 800ad0c:	e5f3      	b.n	800a8f6 <_vfprintf_r+0x86>
 800ad0e:	9b07      	ldr	r3, [sp, #28]
 800ad10:	3301      	adds	r3, #1
 800ad12:	f000 81e7 	beq.w	800b0e4 <_vfprintf_r+0x874>
 800ad16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad18:	2b47      	cmp	r3, #71	; 0x47
 800ad1a:	d111      	bne.n	800ad40 <_vfprintf_r+0x4d0>
 800ad1c:	9b07      	ldr	r3, [sp, #28]
 800ad1e:	b97b      	cbnz	r3, 800ad40 <_vfprintf_r+0x4d0>
 800ad20:	461f      	mov	r7, r3
 800ad22:	2301      	movs	r3, #1
 800ad24:	9307      	str	r3, [sp, #28]
 800ad26:	e00b      	b.n	800ad40 <_vfprintf_r+0x4d0>
 800ad28:	7fefffff 	.word	0x7fefffff
 800ad2c:	0801267c 	.word	0x0801267c
 800ad30:	08012680 	.word	0x08012680
 800ad34:	08012684 	.word	0x08012684
 800ad38:	08012688 	.word	0x08012688
 800ad3c:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800ad40:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800ad44:	9315      	str	r3, [sp, #84]	; 0x54
 800ad46:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ad48:	1e1d      	subs	r5, r3, #0
 800ad4a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ad4c:	9308      	str	r3, [sp, #32]
 800ad4e:	bfb7      	itett	lt
 800ad50:	462b      	movlt	r3, r5
 800ad52:	2300      	movge	r3, #0
 800ad54:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800ad58:	232d      	movlt	r3, #45	; 0x2d
 800ad5a:	931c      	str	r3, [sp, #112]	; 0x70
 800ad5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad5e:	2b41      	cmp	r3, #65	; 0x41
 800ad60:	f040 81d8 	bne.w	800b114 <_vfprintf_r+0x8a4>
 800ad64:	aa20      	add	r2, sp, #128	; 0x80
 800ad66:	4629      	mov	r1, r5
 800ad68:	9808      	ldr	r0, [sp, #32]
 800ad6a:	f003 f80b 	bl	800dd84 <frexp>
 800ad6e:	2200      	movs	r2, #0
 800ad70:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800ad74:	f7f5 fbb0 	bl	80004d8 <__aeabi_dmul>
 800ad78:	4602      	mov	r2, r0
 800ad7a:	460b      	mov	r3, r1
 800ad7c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ad80:	2200      	movs	r2, #0
 800ad82:	2300      	movs	r3, #0
 800ad84:	f7f5 fe10 	bl	80009a8 <__aeabi_dcmpeq>
 800ad88:	b108      	cbz	r0, 800ad8e <_vfprintf_r+0x51e>
 800ad8a:	2301      	movs	r3, #1
 800ad8c:	9320      	str	r3, [sp, #128]	; 0x80
 800ad8e:	4bb2      	ldr	r3, [pc, #712]	; (800b058 <_vfprintf_r+0x7e8>)
 800ad90:	4eb2      	ldr	r6, [pc, #712]	; (800b05c <_vfprintf_r+0x7ec>)
 800ad92:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ad94:	464d      	mov	r5, r9
 800ad96:	2a61      	cmp	r2, #97	; 0x61
 800ad98:	bf18      	it	ne
 800ad9a:	461e      	movne	r6, r3
 800ad9c:	9b07      	ldr	r3, [sp, #28]
 800ad9e:	9617      	str	r6, [sp, #92]	; 0x5c
 800ada0:	1e5e      	subs	r6, r3, #1
 800ada2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ada6:	2200      	movs	r2, #0
 800ada8:	4bad      	ldr	r3, [pc, #692]	; (800b060 <_vfprintf_r+0x7f0>)
 800adaa:	f7f5 fb95 	bl	80004d8 <__aeabi_dmul>
 800adae:	4602      	mov	r2, r0
 800adb0:	460b      	mov	r3, r1
 800adb2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800adb6:	f7f5 fe3f 	bl	8000a38 <__aeabi_d2iz>
 800adba:	901d      	str	r0, [sp, #116]	; 0x74
 800adbc:	f7f5 fb22 	bl	8000404 <__aeabi_i2d>
 800adc0:	4602      	mov	r2, r0
 800adc2:	460b      	mov	r3, r1
 800adc4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800adc8:	f7f5 f9ce 	bl	8000168 <__aeabi_dsub>
 800adcc:	4602      	mov	r2, r0
 800adce:	460b      	mov	r3, r1
 800add0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800add4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800add6:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800add8:	960d      	str	r6, [sp, #52]	; 0x34
 800adda:	5c9b      	ldrb	r3, [r3, r2]
 800addc:	f805 3b01 	strb.w	r3, [r5], #1
 800ade0:	1c73      	adds	r3, r6, #1
 800ade2:	d006      	beq.n	800adf2 <_vfprintf_r+0x582>
 800ade4:	2200      	movs	r2, #0
 800ade6:	2300      	movs	r3, #0
 800ade8:	3e01      	subs	r6, #1
 800adea:	f7f5 fddd 	bl	80009a8 <__aeabi_dcmpeq>
 800adee:	2800      	cmp	r0, #0
 800adf0:	d0d7      	beq.n	800ada2 <_vfprintf_r+0x532>
 800adf2:	2200      	movs	r2, #0
 800adf4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800adf8:	4b9a      	ldr	r3, [pc, #616]	; (800b064 <_vfprintf_r+0x7f4>)
 800adfa:	f7f5 fdfd 	bl	80009f8 <__aeabi_dcmpgt>
 800adfe:	b960      	cbnz	r0, 800ae1a <_vfprintf_r+0x5aa>
 800ae00:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ae04:	2200      	movs	r2, #0
 800ae06:	4b97      	ldr	r3, [pc, #604]	; (800b064 <_vfprintf_r+0x7f4>)
 800ae08:	f7f5 fdce 	bl	80009a8 <__aeabi_dcmpeq>
 800ae0c:	2800      	cmp	r0, #0
 800ae0e:	f000 817c 	beq.w	800b10a <_vfprintf_r+0x89a>
 800ae12:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ae14:	07da      	lsls	r2, r3, #31
 800ae16:	f140 8178 	bpl.w	800b10a <_vfprintf_r+0x89a>
 800ae1a:	2030      	movs	r0, #48	; 0x30
 800ae1c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ae1e:	9524      	str	r5, [sp, #144]	; 0x90
 800ae20:	7bd9      	ldrb	r1, [r3, #15]
 800ae22:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ae24:	1e53      	subs	r3, r2, #1
 800ae26:	9324      	str	r3, [sp, #144]	; 0x90
 800ae28:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800ae2c:	428b      	cmp	r3, r1
 800ae2e:	f000 815b 	beq.w	800b0e8 <_vfprintf_r+0x878>
 800ae32:	2b39      	cmp	r3, #57	; 0x39
 800ae34:	bf0b      	itete	eq
 800ae36:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800ae38:	3301      	addne	r3, #1
 800ae3a:	7a9b      	ldrbeq	r3, [r3, #10]
 800ae3c:	b2db      	uxtbne	r3, r3
 800ae3e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ae42:	eba5 0309 	sub.w	r3, r5, r9
 800ae46:	9308      	str	r3, [sp, #32]
 800ae48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae4a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800ae4c:	2b47      	cmp	r3, #71	; 0x47
 800ae4e:	f040 81ae 	bne.w	800b1ae <_vfprintf_r+0x93e>
 800ae52:	1ceb      	adds	r3, r5, #3
 800ae54:	db03      	blt.n	800ae5e <_vfprintf_r+0x5ee>
 800ae56:	9b07      	ldr	r3, [sp, #28]
 800ae58:	429d      	cmp	r5, r3
 800ae5a:	f340 81d3 	ble.w	800b204 <_vfprintf_r+0x994>
 800ae5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae60:	3b02      	subs	r3, #2
 800ae62:	930b      	str	r3, [sp, #44]	; 0x2c
 800ae64:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ae66:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800ae6a:	f021 0120 	bic.w	r1, r1, #32
 800ae6e:	2941      	cmp	r1, #65	; 0x41
 800ae70:	bf08      	it	eq
 800ae72:	320f      	addeq	r2, #15
 800ae74:	f105 33ff 	add.w	r3, r5, #4294967295
 800ae78:	bf06      	itte	eq
 800ae7a:	b2d2      	uxtbeq	r2, r2
 800ae7c:	2101      	moveq	r1, #1
 800ae7e:	2100      	movne	r1, #0
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800ae86:	bfb4      	ite	lt
 800ae88:	222d      	movlt	r2, #45	; 0x2d
 800ae8a:	222b      	movge	r2, #43	; 0x2b
 800ae8c:	9320      	str	r3, [sp, #128]	; 0x80
 800ae8e:	bfb8      	it	lt
 800ae90:	f1c5 0301 	rsblt	r3, r5, #1
 800ae94:	2b09      	cmp	r3, #9
 800ae96:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800ae9a:	f340 81a1 	ble.w	800b1e0 <_vfprintf_r+0x970>
 800ae9e:	260a      	movs	r6, #10
 800aea0:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800aea4:	fb93 f5f6 	sdiv	r5, r3, r6
 800aea8:	4611      	mov	r1, r2
 800aeaa:	fb06 3015 	mls	r0, r6, r5, r3
 800aeae:	3030      	adds	r0, #48	; 0x30
 800aeb0:	f801 0c01 	strb.w	r0, [r1, #-1]
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	2863      	cmp	r0, #99	; 0x63
 800aeb8:	462b      	mov	r3, r5
 800aeba:	f102 32ff 	add.w	r2, r2, #4294967295
 800aebe:	dcf1      	bgt.n	800aea4 <_vfprintf_r+0x634>
 800aec0:	3330      	adds	r3, #48	; 0x30
 800aec2:	1e88      	subs	r0, r1, #2
 800aec4:	f802 3c01 	strb.w	r3, [r2, #-1]
 800aec8:	4603      	mov	r3, r0
 800aeca:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800aece:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800aed2:	42ab      	cmp	r3, r5
 800aed4:	f0c0 817f 	bcc.w	800b1d6 <_vfprintf_r+0x966>
 800aed8:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 800aedc:	1a52      	subs	r2, r2, r1
 800aede:	42a8      	cmp	r0, r5
 800aee0:	bf88      	it	hi
 800aee2:	2200      	movhi	r2, #0
 800aee4:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800aee8:	441a      	add	r2, r3
 800aeea:	ab22      	add	r3, sp, #136	; 0x88
 800aeec:	1ad3      	subs	r3, r2, r3
 800aeee:	9a08      	ldr	r2, [sp, #32]
 800aef0:	931a      	str	r3, [sp, #104]	; 0x68
 800aef2:	2a01      	cmp	r2, #1
 800aef4:	4413      	add	r3, r2
 800aef6:	9307      	str	r3, [sp, #28]
 800aef8:	dc02      	bgt.n	800af00 <_vfprintf_r+0x690>
 800aefa:	f018 0f01 	tst.w	r8, #1
 800aefe:	d003      	beq.n	800af08 <_vfprintf_r+0x698>
 800af00:	9b07      	ldr	r3, [sp, #28]
 800af02:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800af04:	4413      	add	r3, r2
 800af06:	9307      	str	r3, [sp, #28]
 800af08:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 800af0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800af10:	9315      	str	r3, [sp, #84]	; 0x54
 800af12:	2300      	movs	r3, #0
 800af14:	461d      	mov	r5, r3
 800af16:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800af1a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800af1c:	b113      	cbz	r3, 800af24 <_vfprintf_r+0x6b4>
 800af1e:	232d      	movs	r3, #45	; 0x2d
 800af20:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800af24:	2600      	movs	r6, #0
 800af26:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 800af2a:	9b07      	ldr	r3, [sp, #28]
 800af2c:	42b3      	cmp	r3, r6
 800af2e:	bfb8      	it	lt
 800af30:	4633      	movlt	r3, r6
 800af32:	9315      	str	r3, [sp, #84]	; 0x54
 800af34:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800af38:	b113      	cbz	r3, 800af40 <_vfprintf_r+0x6d0>
 800af3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800af3c:	3301      	adds	r3, #1
 800af3e:	9315      	str	r3, [sp, #84]	; 0x54
 800af40:	f018 0302 	ands.w	r3, r8, #2
 800af44:	931c      	str	r3, [sp, #112]	; 0x70
 800af46:	bf1e      	ittt	ne
 800af48:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800af4a:	3302      	addne	r3, #2
 800af4c:	9315      	strne	r3, [sp, #84]	; 0x54
 800af4e:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800af52:	931d      	str	r3, [sp, #116]	; 0x74
 800af54:	d121      	bne.n	800af9a <_vfprintf_r+0x72a>
 800af56:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800af5a:	1a9b      	subs	r3, r3, r2
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	9317      	str	r3, [sp, #92]	; 0x5c
 800af60:	dd1b      	ble.n	800af9a <_vfprintf_r+0x72a>
 800af62:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800af66:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800af68:	3301      	adds	r3, #1
 800af6a:	2810      	cmp	r0, #16
 800af6c:	483e      	ldr	r0, [pc, #248]	; (800b068 <_vfprintf_r+0x7f8>)
 800af6e:	f104 0108 	add.w	r1, r4, #8
 800af72:	6020      	str	r0, [r4, #0]
 800af74:	f300 82df 	bgt.w	800b536 <_vfprintf_r+0xcc6>
 800af78:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800af7a:	2b07      	cmp	r3, #7
 800af7c:	4402      	add	r2, r0
 800af7e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800af82:	6060      	str	r0, [r4, #4]
 800af84:	f340 82ec 	ble.w	800b560 <_vfprintf_r+0xcf0>
 800af88:	4651      	mov	r1, sl
 800af8a:	4658      	mov	r0, fp
 800af8c:	aa26      	add	r2, sp, #152	; 0x98
 800af8e:	f002 fffe 	bl	800df8e <__sprint_r>
 800af92:	2800      	cmp	r0, #0
 800af94:	f040 8622 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800af98:	ac29      	add	r4, sp, #164	; 0xa4
 800af9a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800af9e:	b173      	cbz	r3, 800afbe <_vfprintf_r+0x74e>
 800afa0:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800afa4:	6023      	str	r3, [r4, #0]
 800afa6:	2301      	movs	r3, #1
 800afa8:	6063      	str	r3, [r4, #4]
 800afaa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800afac:	3301      	adds	r3, #1
 800afae:	9328      	str	r3, [sp, #160]	; 0xa0
 800afb0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800afb2:	3301      	adds	r3, #1
 800afb4:	2b07      	cmp	r3, #7
 800afb6:	9327      	str	r3, [sp, #156]	; 0x9c
 800afb8:	f300 82d4 	bgt.w	800b564 <_vfprintf_r+0xcf4>
 800afbc:	3408      	adds	r4, #8
 800afbe:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800afc0:	b16b      	cbz	r3, 800afde <_vfprintf_r+0x76e>
 800afc2:	ab1f      	add	r3, sp, #124	; 0x7c
 800afc4:	6023      	str	r3, [r4, #0]
 800afc6:	2302      	movs	r3, #2
 800afc8:	6063      	str	r3, [r4, #4]
 800afca:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800afcc:	3302      	adds	r3, #2
 800afce:	9328      	str	r3, [sp, #160]	; 0xa0
 800afd0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800afd2:	3301      	adds	r3, #1
 800afd4:	2b07      	cmp	r3, #7
 800afd6:	9327      	str	r3, [sp, #156]	; 0x9c
 800afd8:	f300 82ce 	bgt.w	800b578 <_vfprintf_r+0xd08>
 800afdc:	3408      	adds	r4, #8
 800afde:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800afe0:	2b80      	cmp	r3, #128	; 0x80
 800afe2:	d121      	bne.n	800b028 <_vfprintf_r+0x7b8>
 800afe4:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800afe8:	1a9b      	subs	r3, r3, r2
 800afea:	2b00      	cmp	r3, #0
 800afec:	9317      	str	r3, [sp, #92]	; 0x5c
 800afee:	dd1b      	ble.n	800b028 <_vfprintf_r+0x7b8>
 800aff0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800aff4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800aff6:	3301      	adds	r3, #1
 800aff8:	2810      	cmp	r0, #16
 800affa:	481c      	ldr	r0, [pc, #112]	; (800b06c <_vfprintf_r+0x7fc>)
 800affc:	f104 0108 	add.w	r1, r4, #8
 800b000:	6020      	str	r0, [r4, #0]
 800b002:	f300 82c3 	bgt.w	800b58c <_vfprintf_r+0xd1c>
 800b006:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800b008:	2b07      	cmp	r3, #7
 800b00a:	4402      	add	r2, r0
 800b00c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b010:	6060      	str	r0, [r4, #4]
 800b012:	f340 82d0 	ble.w	800b5b6 <_vfprintf_r+0xd46>
 800b016:	4651      	mov	r1, sl
 800b018:	4658      	mov	r0, fp
 800b01a:	aa26      	add	r2, sp, #152	; 0x98
 800b01c:	f002 ffb7 	bl	800df8e <__sprint_r>
 800b020:	2800      	cmp	r0, #0
 800b022:	f040 85db 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b026:	ac29      	add	r4, sp, #164	; 0xa4
 800b028:	9b07      	ldr	r3, [sp, #28]
 800b02a:	1af6      	subs	r6, r6, r3
 800b02c:	2e00      	cmp	r6, #0
 800b02e:	dd28      	ble.n	800b082 <_vfprintf_r+0x812>
 800b030:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b034:	480d      	ldr	r0, [pc, #52]	; (800b06c <_vfprintf_r+0x7fc>)
 800b036:	2e10      	cmp	r6, #16
 800b038:	f103 0301 	add.w	r3, r3, #1
 800b03c:	f104 0108 	add.w	r1, r4, #8
 800b040:	6020      	str	r0, [r4, #0]
 800b042:	f300 82ba 	bgt.w	800b5ba <_vfprintf_r+0xd4a>
 800b046:	6066      	str	r6, [r4, #4]
 800b048:	2b07      	cmp	r3, #7
 800b04a:	4416      	add	r6, r2
 800b04c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800b050:	f340 82c6 	ble.w	800b5e0 <_vfprintf_r+0xd70>
 800b054:	e00c      	b.n	800b070 <_vfprintf_r+0x800>
 800b056:	bf00      	nop
 800b058:	0801269d 	.word	0x0801269d
 800b05c:	0801268c 	.word	0x0801268c
 800b060:	40300000 	.word	0x40300000
 800b064:	3fe00000 	.word	0x3fe00000
 800b068:	080126d0 	.word	0x080126d0
 800b06c:	080126e0 	.word	0x080126e0
 800b070:	4651      	mov	r1, sl
 800b072:	4658      	mov	r0, fp
 800b074:	aa26      	add	r2, sp, #152	; 0x98
 800b076:	f002 ff8a 	bl	800df8e <__sprint_r>
 800b07a:	2800      	cmp	r0, #0
 800b07c:	f040 85ae 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b080:	ac29      	add	r4, sp, #164	; 0xa4
 800b082:	f418 7f80 	tst.w	r8, #256	; 0x100
 800b086:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800b088:	f040 82b0 	bne.w	800b5ec <_vfprintf_r+0xd7c>
 800b08c:	9b07      	ldr	r3, [sp, #28]
 800b08e:	f8c4 9000 	str.w	r9, [r4]
 800b092:	441e      	add	r6, r3
 800b094:	6063      	str	r3, [r4, #4]
 800b096:	9628      	str	r6, [sp, #160]	; 0xa0
 800b098:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b09a:	3301      	adds	r3, #1
 800b09c:	2b07      	cmp	r3, #7
 800b09e:	9327      	str	r3, [sp, #156]	; 0x9c
 800b0a0:	f300 82ea 	bgt.w	800b678 <_vfprintf_r+0xe08>
 800b0a4:	3408      	adds	r4, #8
 800b0a6:	f018 0f04 	tst.w	r8, #4
 800b0aa:	f040 8578 	bne.w	800bb9e <_vfprintf_r+0x132e>
 800b0ae:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800b0b2:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b0b4:	428a      	cmp	r2, r1
 800b0b6:	bfac      	ite	ge
 800b0b8:	189b      	addge	r3, r3, r2
 800b0ba:	185b      	addlt	r3, r3, r1
 800b0bc:	9313      	str	r3, [sp, #76]	; 0x4c
 800b0be:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b0c0:	b13b      	cbz	r3, 800b0d2 <_vfprintf_r+0x862>
 800b0c2:	4651      	mov	r1, sl
 800b0c4:	4658      	mov	r0, fp
 800b0c6:	aa26      	add	r2, sp, #152	; 0x98
 800b0c8:	f002 ff61 	bl	800df8e <__sprint_r>
 800b0cc:	2800      	cmp	r0, #0
 800b0ce:	f040 8585 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	9327      	str	r3, [sp, #156]	; 0x9c
 800b0d6:	2f00      	cmp	r7, #0
 800b0d8:	f040 859c 	bne.w	800bc14 <_vfprintf_r+0x13a4>
 800b0dc:	ac29      	add	r4, sp, #164	; 0xa4
 800b0de:	e0e7      	b.n	800b2b0 <_vfprintf_r+0xa40>
 800b0e0:	4607      	mov	r7, r0
 800b0e2:	e62d      	b.n	800ad40 <_vfprintf_r+0x4d0>
 800b0e4:	2306      	movs	r3, #6
 800b0e6:	e61d      	b.n	800ad24 <_vfprintf_r+0x4b4>
 800b0e8:	f802 0c01 	strb.w	r0, [r2, #-1]
 800b0ec:	e699      	b.n	800ae22 <_vfprintf_r+0x5b2>
 800b0ee:	f803 0b01 	strb.w	r0, [r3], #1
 800b0f2:	1aca      	subs	r2, r1, r3
 800b0f4:	2a00      	cmp	r2, #0
 800b0f6:	dafa      	bge.n	800b0ee <_vfprintf_r+0x87e>
 800b0f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b0fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b0fc:	3201      	adds	r2, #1
 800b0fe:	f103 0301 	add.w	r3, r3, #1
 800b102:	bfb8      	it	lt
 800b104:	2300      	movlt	r3, #0
 800b106:	441d      	add	r5, r3
 800b108:	e69b      	b.n	800ae42 <_vfprintf_r+0x5d2>
 800b10a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b10c:	462b      	mov	r3, r5
 800b10e:	2030      	movs	r0, #48	; 0x30
 800b110:	18a9      	adds	r1, r5, r2
 800b112:	e7ee      	b.n	800b0f2 <_vfprintf_r+0x882>
 800b114:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b116:	2b46      	cmp	r3, #70	; 0x46
 800b118:	d005      	beq.n	800b126 <_vfprintf_r+0x8b6>
 800b11a:	2b45      	cmp	r3, #69	; 0x45
 800b11c:	d11b      	bne.n	800b156 <_vfprintf_r+0x8e6>
 800b11e:	9b07      	ldr	r3, [sp, #28]
 800b120:	1c5e      	adds	r6, r3, #1
 800b122:	2302      	movs	r3, #2
 800b124:	e001      	b.n	800b12a <_vfprintf_r+0x8ba>
 800b126:	2303      	movs	r3, #3
 800b128:	9e07      	ldr	r6, [sp, #28]
 800b12a:	aa24      	add	r2, sp, #144	; 0x90
 800b12c:	9204      	str	r2, [sp, #16]
 800b12e:	aa21      	add	r2, sp, #132	; 0x84
 800b130:	9203      	str	r2, [sp, #12]
 800b132:	aa20      	add	r2, sp, #128	; 0x80
 800b134:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800b138:	9300      	str	r3, [sp, #0]
 800b13a:	4658      	mov	r0, fp
 800b13c:	462b      	mov	r3, r5
 800b13e:	9a08      	ldr	r2, [sp, #32]
 800b140:	f000 ff26 	bl	800bf90 <_dtoa_r>
 800b144:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b146:	4681      	mov	r9, r0
 800b148:	2b47      	cmp	r3, #71	; 0x47
 800b14a:	d106      	bne.n	800b15a <_vfprintf_r+0x8ea>
 800b14c:	f018 0f01 	tst.w	r8, #1
 800b150:	d103      	bne.n	800b15a <_vfprintf_r+0x8ea>
 800b152:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800b154:	e675      	b.n	800ae42 <_vfprintf_r+0x5d2>
 800b156:	9e07      	ldr	r6, [sp, #28]
 800b158:	e7e3      	b.n	800b122 <_vfprintf_r+0x8b2>
 800b15a:	eb09 0306 	add.w	r3, r9, r6
 800b15e:	930d      	str	r3, [sp, #52]	; 0x34
 800b160:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b162:	2b46      	cmp	r3, #70	; 0x46
 800b164:	d111      	bne.n	800b18a <_vfprintf_r+0x91a>
 800b166:	f899 3000 	ldrb.w	r3, [r9]
 800b16a:	2b30      	cmp	r3, #48	; 0x30
 800b16c:	d109      	bne.n	800b182 <_vfprintf_r+0x912>
 800b16e:	2200      	movs	r2, #0
 800b170:	2300      	movs	r3, #0
 800b172:	4629      	mov	r1, r5
 800b174:	9808      	ldr	r0, [sp, #32]
 800b176:	f7f5 fc17 	bl	80009a8 <__aeabi_dcmpeq>
 800b17a:	b910      	cbnz	r0, 800b182 <_vfprintf_r+0x912>
 800b17c:	f1c6 0601 	rsb	r6, r6, #1
 800b180:	9620      	str	r6, [sp, #128]	; 0x80
 800b182:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b184:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b186:	441a      	add	r2, r3
 800b188:	920d      	str	r2, [sp, #52]	; 0x34
 800b18a:	2200      	movs	r2, #0
 800b18c:	2300      	movs	r3, #0
 800b18e:	4629      	mov	r1, r5
 800b190:	9808      	ldr	r0, [sp, #32]
 800b192:	f7f5 fc09 	bl	80009a8 <__aeabi_dcmpeq>
 800b196:	b108      	cbz	r0, 800b19c <_vfprintf_r+0x92c>
 800b198:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b19a:	9324      	str	r3, [sp, #144]	; 0x90
 800b19c:	2230      	movs	r2, #48	; 0x30
 800b19e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b1a0:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b1a2:	4299      	cmp	r1, r3
 800b1a4:	d9d5      	bls.n	800b152 <_vfprintf_r+0x8e2>
 800b1a6:	1c59      	adds	r1, r3, #1
 800b1a8:	9124      	str	r1, [sp, #144]	; 0x90
 800b1aa:	701a      	strb	r2, [r3, #0]
 800b1ac:	e7f7      	b.n	800b19e <_vfprintf_r+0x92e>
 800b1ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b1b0:	2b46      	cmp	r3, #70	; 0x46
 800b1b2:	f47f ae57 	bne.w	800ae64 <_vfprintf_r+0x5f4>
 800b1b6:	9a07      	ldr	r2, [sp, #28]
 800b1b8:	f008 0301 	and.w	r3, r8, #1
 800b1bc:	2d00      	cmp	r5, #0
 800b1be:	ea43 0302 	orr.w	r3, r3, r2
 800b1c2:	dd1a      	ble.n	800b1fa <_vfprintf_r+0x98a>
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d034      	beq.n	800b232 <_vfprintf_r+0x9c2>
 800b1c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b1ca:	18eb      	adds	r3, r5, r3
 800b1cc:	441a      	add	r2, r3
 800b1ce:	9207      	str	r2, [sp, #28]
 800b1d0:	2366      	movs	r3, #102	; 0x66
 800b1d2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b1d4:	e033      	b.n	800b23e <_vfprintf_r+0x9ce>
 800b1d6:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b1da:	f802 6b01 	strb.w	r6, [r2], #1
 800b1de:	e678      	b.n	800aed2 <_vfprintf_r+0x662>
 800b1e0:	b941      	cbnz	r1, 800b1f4 <_vfprintf_r+0x984>
 800b1e2:	2230      	movs	r2, #48	; 0x30
 800b1e4:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800b1e8:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800b1ec:	3330      	adds	r3, #48	; 0x30
 800b1ee:	f802 3b01 	strb.w	r3, [r2], #1
 800b1f2:	e67a      	b.n	800aeea <_vfprintf_r+0x67a>
 800b1f4:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800b1f8:	e7f8      	b.n	800b1ec <_vfprintf_r+0x97c>
 800b1fa:	b1e3      	cbz	r3, 800b236 <_vfprintf_r+0x9c6>
 800b1fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b1fe:	9a07      	ldr	r2, [sp, #28]
 800b200:	3301      	adds	r3, #1
 800b202:	e7e3      	b.n	800b1cc <_vfprintf_r+0x95c>
 800b204:	9b08      	ldr	r3, [sp, #32]
 800b206:	429d      	cmp	r5, r3
 800b208:	db07      	blt.n	800b21a <_vfprintf_r+0x9aa>
 800b20a:	f018 0f01 	tst.w	r8, #1
 800b20e:	d02d      	beq.n	800b26c <_vfprintf_r+0x9fc>
 800b210:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b212:	18eb      	adds	r3, r5, r3
 800b214:	9307      	str	r3, [sp, #28]
 800b216:	2367      	movs	r3, #103	; 0x67
 800b218:	e7db      	b.n	800b1d2 <_vfprintf_r+0x962>
 800b21a:	9b08      	ldr	r3, [sp, #32]
 800b21c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b21e:	2d00      	cmp	r5, #0
 800b220:	4413      	add	r3, r2
 800b222:	9307      	str	r3, [sp, #28]
 800b224:	dcf7      	bgt.n	800b216 <_vfprintf_r+0x9a6>
 800b226:	9a07      	ldr	r2, [sp, #28]
 800b228:	f1c5 0301 	rsb	r3, r5, #1
 800b22c:	441a      	add	r2, r3
 800b22e:	4613      	mov	r3, r2
 800b230:	e7f0      	b.n	800b214 <_vfprintf_r+0x9a4>
 800b232:	9507      	str	r5, [sp, #28]
 800b234:	e7cc      	b.n	800b1d0 <_vfprintf_r+0x960>
 800b236:	2366      	movs	r3, #102	; 0x66
 800b238:	930b      	str	r3, [sp, #44]	; 0x2c
 800b23a:	2301      	movs	r3, #1
 800b23c:	9307      	str	r3, [sp, #28]
 800b23e:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800b242:	930d      	str	r3, [sp, #52]	; 0x34
 800b244:	d025      	beq.n	800b292 <_vfprintf_r+0xa22>
 800b246:	2300      	movs	r3, #0
 800b248:	2d00      	cmp	r5, #0
 800b24a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800b24e:	f77f ae64 	ble.w	800af1a <_vfprintf_r+0x6aa>
 800b252:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b254:	781b      	ldrb	r3, [r3, #0]
 800b256:	2bff      	cmp	r3, #255	; 0xff
 800b258:	d10a      	bne.n	800b270 <_vfprintf_r+0xa00>
 800b25a:	9907      	ldr	r1, [sp, #28]
 800b25c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b260:	4413      	add	r3, r2
 800b262:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b264:	fb02 1303 	mla	r3, r2, r3, r1
 800b268:	9307      	str	r3, [sp, #28]
 800b26a:	e656      	b.n	800af1a <_vfprintf_r+0x6aa>
 800b26c:	9507      	str	r5, [sp, #28]
 800b26e:	e7d2      	b.n	800b216 <_vfprintf_r+0x9a6>
 800b270:	42ab      	cmp	r3, r5
 800b272:	daf2      	bge.n	800b25a <_vfprintf_r+0x9ea>
 800b274:	1aed      	subs	r5, r5, r3
 800b276:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b278:	785b      	ldrb	r3, [r3, #1]
 800b27a:	b133      	cbz	r3, 800b28a <_vfprintf_r+0xa1a>
 800b27c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b27e:	3301      	adds	r3, #1
 800b280:	930d      	str	r3, [sp, #52]	; 0x34
 800b282:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b284:	3301      	adds	r3, #1
 800b286:	930e      	str	r3, [sp, #56]	; 0x38
 800b288:	e7e3      	b.n	800b252 <_vfprintf_r+0x9e2>
 800b28a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b28c:	3301      	adds	r3, #1
 800b28e:	930c      	str	r3, [sp, #48]	; 0x30
 800b290:	e7df      	b.n	800b252 <_vfprintf_r+0x9e2>
 800b292:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b294:	930c      	str	r3, [sp, #48]	; 0x30
 800b296:	e640      	b.n	800af1a <_vfprintf_r+0x6aa>
 800b298:	4632      	mov	r2, r6
 800b29a:	f852 3b04 	ldr.w	r3, [r2], #4
 800b29e:	f018 0f20 	tst.w	r8, #32
 800b2a2:	920a      	str	r2, [sp, #40]	; 0x28
 800b2a4:	d009      	beq.n	800b2ba <_vfprintf_r+0xa4a>
 800b2a6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b2a8:	4610      	mov	r0, r2
 800b2aa:	17d1      	asrs	r1, r2, #31
 800b2ac:	e9c3 0100 	strd	r0, r1, [r3]
 800b2b0:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b2b2:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800b2b6:	f7ff bb5a 	b.w	800a96e <_vfprintf_r+0xfe>
 800b2ba:	f018 0f10 	tst.w	r8, #16
 800b2be:	d002      	beq.n	800b2c6 <_vfprintf_r+0xa56>
 800b2c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b2c2:	601a      	str	r2, [r3, #0]
 800b2c4:	e7f4      	b.n	800b2b0 <_vfprintf_r+0xa40>
 800b2c6:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b2ca:	d002      	beq.n	800b2d2 <_vfprintf_r+0xa62>
 800b2cc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b2ce:	801a      	strh	r2, [r3, #0]
 800b2d0:	e7ee      	b.n	800b2b0 <_vfprintf_r+0xa40>
 800b2d2:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b2d6:	d0f3      	beq.n	800b2c0 <_vfprintf_r+0xa50>
 800b2d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b2da:	701a      	strb	r2, [r3, #0]
 800b2dc:	e7e8      	b.n	800b2b0 <_vfprintf_r+0xa40>
 800b2de:	f048 0810 	orr.w	r8, r8, #16
 800b2e2:	f018 0f20 	tst.w	r8, #32
 800b2e6:	d01e      	beq.n	800b326 <_vfprintf_r+0xab6>
 800b2e8:	3607      	adds	r6, #7
 800b2ea:	f026 0307 	bic.w	r3, r6, #7
 800b2ee:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800b2f2:	930a      	str	r3, [sp, #40]	; 0x28
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800b300:	9a07      	ldr	r2, [sp, #28]
 800b302:	3201      	adds	r2, #1
 800b304:	f000 849b 	beq.w	800bc3e <_vfprintf_r+0x13ce>
 800b308:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800b30c:	920c      	str	r2, [sp, #48]	; 0x30
 800b30e:	ea56 0207 	orrs.w	r2, r6, r7
 800b312:	f040 849a 	bne.w	800bc4a <_vfprintf_r+0x13da>
 800b316:	9a07      	ldr	r2, [sp, #28]
 800b318:	2a00      	cmp	r2, #0
 800b31a:	f000 80f5 	beq.w	800b508 <_vfprintf_r+0xc98>
 800b31e:	2b01      	cmp	r3, #1
 800b320:	f040 8496 	bne.w	800bc50 <_vfprintf_r+0x13e0>
 800b324:	e097      	b.n	800b456 <_vfprintf_r+0xbe6>
 800b326:	1d33      	adds	r3, r6, #4
 800b328:	f018 0f10 	tst.w	r8, #16
 800b32c:	930a      	str	r3, [sp, #40]	; 0x28
 800b32e:	d001      	beq.n	800b334 <_vfprintf_r+0xac4>
 800b330:	6836      	ldr	r6, [r6, #0]
 800b332:	e003      	b.n	800b33c <_vfprintf_r+0xacc>
 800b334:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b338:	d002      	beq.n	800b340 <_vfprintf_r+0xad0>
 800b33a:	8836      	ldrh	r6, [r6, #0]
 800b33c:	2700      	movs	r7, #0
 800b33e:	e7d9      	b.n	800b2f4 <_vfprintf_r+0xa84>
 800b340:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b344:	d0f4      	beq.n	800b330 <_vfprintf_r+0xac0>
 800b346:	7836      	ldrb	r6, [r6, #0]
 800b348:	e7f8      	b.n	800b33c <_vfprintf_r+0xacc>
 800b34a:	4633      	mov	r3, r6
 800b34c:	f853 6b04 	ldr.w	r6, [r3], #4
 800b350:	2278      	movs	r2, #120	; 0x78
 800b352:	930a      	str	r3, [sp, #40]	; 0x28
 800b354:	f647 0330 	movw	r3, #30768	; 0x7830
 800b358:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800b35c:	4ba1      	ldr	r3, [pc, #644]	; (800b5e4 <_vfprintf_r+0xd74>)
 800b35e:	2700      	movs	r7, #0
 800b360:	931b      	str	r3, [sp, #108]	; 0x6c
 800b362:	f048 0802 	orr.w	r8, r8, #2
 800b366:	2302      	movs	r3, #2
 800b368:	920b      	str	r2, [sp, #44]	; 0x2c
 800b36a:	e7c6      	b.n	800b2fa <_vfprintf_r+0xa8a>
 800b36c:	4633      	mov	r3, r6
 800b36e:	2500      	movs	r5, #0
 800b370:	f853 9b04 	ldr.w	r9, [r3], #4
 800b374:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800b378:	930a      	str	r3, [sp, #40]	; 0x28
 800b37a:	9b07      	ldr	r3, [sp, #28]
 800b37c:	1c5e      	adds	r6, r3, #1
 800b37e:	d010      	beq.n	800b3a2 <_vfprintf_r+0xb32>
 800b380:	461a      	mov	r2, r3
 800b382:	4629      	mov	r1, r5
 800b384:	4648      	mov	r0, r9
 800b386:	f001 ffe9 	bl	800d35c <memchr>
 800b38a:	4607      	mov	r7, r0
 800b38c:	2800      	cmp	r0, #0
 800b38e:	f43f ac74 	beq.w	800ac7a <_vfprintf_r+0x40a>
 800b392:	eba0 0309 	sub.w	r3, r0, r9
 800b396:	462f      	mov	r7, r5
 800b398:	462e      	mov	r6, r5
 800b39a:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800b39e:	9307      	str	r3, [sp, #28]
 800b3a0:	e5c3      	b.n	800af2a <_vfprintf_r+0x6ba>
 800b3a2:	4648      	mov	r0, r9
 800b3a4:	f7f4 fed4 	bl	8000150 <strlen>
 800b3a8:	462f      	mov	r7, r5
 800b3aa:	9007      	str	r0, [sp, #28]
 800b3ac:	e465      	b.n	800ac7a <_vfprintf_r+0x40a>
 800b3ae:	f048 0810 	orr.w	r8, r8, #16
 800b3b2:	f018 0f20 	tst.w	r8, #32
 800b3b6:	d007      	beq.n	800b3c8 <_vfprintf_r+0xb58>
 800b3b8:	3607      	adds	r6, #7
 800b3ba:	f026 0307 	bic.w	r3, r6, #7
 800b3be:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800b3c2:	930a      	str	r3, [sp, #40]	; 0x28
 800b3c4:	2301      	movs	r3, #1
 800b3c6:	e798      	b.n	800b2fa <_vfprintf_r+0xa8a>
 800b3c8:	1d33      	adds	r3, r6, #4
 800b3ca:	f018 0f10 	tst.w	r8, #16
 800b3ce:	930a      	str	r3, [sp, #40]	; 0x28
 800b3d0:	d001      	beq.n	800b3d6 <_vfprintf_r+0xb66>
 800b3d2:	6836      	ldr	r6, [r6, #0]
 800b3d4:	e003      	b.n	800b3de <_vfprintf_r+0xb6e>
 800b3d6:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b3da:	d002      	beq.n	800b3e2 <_vfprintf_r+0xb72>
 800b3dc:	8836      	ldrh	r6, [r6, #0]
 800b3de:	2700      	movs	r7, #0
 800b3e0:	e7f0      	b.n	800b3c4 <_vfprintf_r+0xb54>
 800b3e2:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b3e6:	d0f4      	beq.n	800b3d2 <_vfprintf_r+0xb62>
 800b3e8:	7836      	ldrb	r6, [r6, #0]
 800b3ea:	e7f8      	b.n	800b3de <_vfprintf_r+0xb6e>
 800b3ec:	4b7e      	ldr	r3, [pc, #504]	; (800b5e8 <_vfprintf_r+0xd78>)
 800b3ee:	f018 0f20 	tst.w	r8, #32
 800b3f2:	931b      	str	r3, [sp, #108]	; 0x6c
 800b3f4:	d019      	beq.n	800b42a <_vfprintf_r+0xbba>
 800b3f6:	3607      	adds	r6, #7
 800b3f8:	f026 0307 	bic.w	r3, r6, #7
 800b3fc:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800b400:	930a      	str	r3, [sp, #40]	; 0x28
 800b402:	f018 0f01 	tst.w	r8, #1
 800b406:	d00a      	beq.n	800b41e <_vfprintf_r+0xbae>
 800b408:	ea56 0307 	orrs.w	r3, r6, r7
 800b40c:	d007      	beq.n	800b41e <_vfprintf_r+0xbae>
 800b40e:	2330      	movs	r3, #48	; 0x30
 800b410:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800b414:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b416:	f048 0802 	orr.w	r8, r8, #2
 800b41a:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800b41e:	2302      	movs	r3, #2
 800b420:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800b424:	e769      	b.n	800b2fa <_vfprintf_r+0xa8a>
 800b426:	4b6f      	ldr	r3, [pc, #444]	; (800b5e4 <_vfprintf_r+0xd74>)
 800b428:	e7e1      	b.n	800b3ee <_vfprintf_r+0xb7e>
 800b42a:	1d33      	adds	r3, r6, #4
 800b42c:	f018 0f10 	tst.w	r8, #16
 800b430:	930a      	str	r3, [sp, #40]	; 0x28
 800b432:	d001      	beq.n	800b438 <_vfprintf_r+0xbc8>
 800b434:	6836      	ldr	r6, [r6, #0]
 800b436:	e003      	b.n	800b440 <_vfprintf_r+0xbd0>
 800b438:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b43c:	d002      	beq.n	800b444 <_vfprintf_r+0xbd4>
 800b43e:	8836      	ldrh	r6, [r6, #0]
 800b440:	2700      	movs	r7, #0
 800b442:	e7de      	b.n	800b402 <_vfprintf_r+0xb92>
 800b444:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b448:	d0f4      	beq.n	800b434 <_vfprintf_r+0xbc4>
 800b44a:	7836      	ldrb	r6, [r6, #0]
 800b44c:	e7f8      	b.n	800b440 <_vfprintf_r+0xbd0>
 800b44e:	2f00      	cmp	r7, #0
 800b450:	bf08      	it	eq
 800b452:	2e0a      	cmpeq	r6, #10
 800b454:	d206      	bcs.n	800b464 <_vfprintf_r+0xbf4>
 800b456:	3630      	adds	r6, #48	; 0x30
 800b458:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800b45c:	f20d 1947 	addw	r9, sp, #327	; 0x147
 800b460:	f000 bc14 	b.w	800bc8c <_vfprintf_r+0x141c>
 800b464:	2300      	movs	r3, #0
 800b466:	9308      	str	r3, [sp, #32]
 800b468:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b46a:	ad52      	add	r5, sp, #328	; 0x148
 800b46c:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800b470:	220a      	movs	r2, #10
 800b472:	2300      	movs	r3, #0
 800b474:	4630      	mov	r0, r6
 800b476:	4639      	mov	r1, r7
 800b478:	f7f5 fe9a 	bl	80011b0 <__aeabi_uldivmod>
 800b47c:	9b08      	ldr	r3, [sp, #32]
 800b47e:	3230      	adds	r2, #48	; 0x30
 800b480:	3301      	adds	r3, #1
 800b482:	f105 39ff 	add.w	r9, r5, #4294967295
 800b486:	f805 2c01 	strb.w	r2, [r5, #-1]
 800b48a:	9308      	str	r3, [sp, #32]
 800b48c:	f1b8 0f00 	cmp.w	r8, #0
 800b490:	d019      	beq.n	800b4c6 <_vfprintf_r+0xc56>
 800b492:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b494:	9a08      	ldr	r2, [sp, #32]
 800b496:	781b      	ldrb	r3, [r3, #0]
 800b498:	429a      	cmp	r2, r3
 800b49a:	d114      	bne.n	800b4c6 <_vfprintf_r+0xc56>
 800b49c:	2aff      	cmp	r2, #255	; 0xff
 800b49e:	d012      	beq.n	800b4c6 <_vfprintf_r+0xc56>
 800b4a0:	2f00      	cmp	r7, #0
 800b4a2:	bf08      	it	eq
 800b4a4:	2e0a      	cmpeq	r6, #10
 800b4a6:	d30e      	bcc.n	800b4c6 <_vfprintf_r+0xc56>
 800b4a8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b4aa:	9919      	ldr	r1, [sp, #100]	; 0x64
 800b4ac:	eba9 0903 	sub.w	r9, r9, r3
 800b4b0:	461a      	mov	r2, r3
 800b4b2:	4648      	mov	r0, r9
 800b4b4:	f002 fcdd 	bl	800de72 <strncpy>
 800b4b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b4ba:	785d      	ldrb	r5, [r3, #1]
 800b4bc:	b195      	cbz	r5, 800b4e4 <_vfprintf_r+0xc74>
 800b4be:	3301      	adds	r3, #1
 800b4c0:	930e      	str	r3, [sp, #56]	; 0x38
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	9308      	str	r3, [sp, #32]
 800b4c6:	220a      	movs	r2, #10
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	4630      	mov	r0, r6
 800b4cc:	4639      	mov	r1, r7
 800b4ce:	f7f5 fe6f 	bl	80011b0 <__aeabi_uldivmod>
 800b4d2:	2f00      	cmp	r7, #0
 800b4d4:	bf08      	it	eq
 800b4d6:	2e0a      	cmpeq	r6, #10
 800b4d8:	f0c0 83d8 	bcc.w	800bc8c <_vfprintf_r+0x141c>
 800b4dc:	4606      	mov	r6, r0
 800b4de:	460f      	mov	r7, r1
 800b4e0:	464d      	mov	r5, r9
 800b4e2:	e7c5      	b.n	800b470 <_vfprintf_r+0xc00>
 800b4e4:	9508      	str	r5, [sp, #32]
 800b4e6:	e7ee      	b.n	800b4c6 <_vfprintf_r+0xc56>
 800b4e8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b4ea:	f006 030f 	and.w	r3, r6, #15
 800b4ee:	5cd3      	ldrb	r3, [r2, r3]
 800b4f0:	093a      	lsrs	r2, r7, #4
 800b4f2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b4f6:	0933      	lsrs	r3, r6, #4
 800b4f8:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800b4fc:	461e      	mov	r6, r3
 800b4fe:	4617      	mov	r7, r2
 800b500:	ea56 0307 	orrs.w	r3, r6, r7
 800b504:	d1f0      	bne.n	800b4e8 <_vfprintf_r+0xc78>
 800b506:	e3c1      	b.n	800bc8c <_vfprintf_r+0x141c>
 800b508:	b933      	cbnz	r3, 800b518 <_vfprintf_r+0xca8>
 800b50a:	f018 0f01 	tst.w	r8, #1
 800b50e:	d003      	beq.n	800b518 <_vfprintf_r+0xca8>
 800b510:	2330      	movs	r3, #48	; 0x30
 800b512:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800b516:	e7a1      	b.n	800b45c <_vfprintf_r+0xbec>
 800b518:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800b51c:	e3b6      	b.n	800bc8c <_vfprintf_r+0x141c>
 800b51e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b520:	2b00      	cmp	r3, #0
 800b522:	f000 837d 	beq.w	800bc20 <_vfprintf_r+0x13b0>
 800b526:	2000      	movs	r0, #0
 800b528:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800b52c:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800b530:	960a      	str	r6, [sp, #40]	; 0x28
 800b532:	f7ff bb3b 	b.w	800abac <_vfprintf_r+0x33c>
 800b536:	2010      	movs	r0, #16
 800b538:	2b07      	cmp	r3, #7
 800b53a:	4402      	add	r2, r0
 800b53c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b540:	6060      	str	r0, [r4, #4]
 800b542:	dd08      	ble.n	800b556 <_vfprintf_r+0xce6>
 800b544:	4651      	mov	r1, sl
 800b546:	4658      	mov	r0, fp
 800b548:	aa26      	add	r2, sp, #152	; 0x98
 800b54a:	f002 fd20 	bl	800df8e <__sprint_r>
 800b54e:	2800      	cmp	r0, #0
 800b550:	f040 8344 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b554:	a929      	add	r1, sp, #164	; 0xa4
 800b556:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b558:	460c      	mov	r4, r1
 800b55a:	3b10      	subs	r3, #16
 800b55c:	9317      	str	r3, [sp, #92]	; 0x5c
 800b55e:	e500      	b.n	800af62 <_vfprintf_r+0x6f2>
 800b560:	460c      	mov	r4, r1
 800b562:	e51a      	b.n	800af9a <_vfprintf_r+0x72a>
 800b564:	4651      	mov	r1, sl
 800b566:	4658      	mov	r0, fp
 800b568:	aa26      	add	r2, sp, #152	; 0x98
 800b56a:	f002 fd10 	bl	800df8e <__sprint_r>
 800b56e:	2800      	cmp	r0, #0
 800b570:	f040 8334 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b574:	ac29      	add	r4, sp, #164	; 0xa4
 800b576:	e522      	b.n	800afbe <_vfprintf_r+0x74e>
 800b578:	4651      	mov	r1, sl
 800b57a:	4658      	mov	r0, fp
 800b57c:	aa26      	add	r2, sp, #152	; 0x98
 800b57e:	f002 fd06 	bl	800df8e <__sprint_r>
 800b582:	2800      	cmp	r0, #0
 800b584:	f040 832a 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b588:	ac29      	add	r4, sp, #164	; 0xa4
 800b58a:	e528      	b.n	800afde <_vfprintf_r+0x76e>
 800b58c:	2010      	movs	r0, #16
 800b58e:	2b07      	cmp	r3, #7
 800b590:	4402      	add	r2, r0
 800b592:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b596:	6060      	str	r0, [r4, #4]
 800b598:	dd08      	ble.n	800b5ac <_vfprintf_r+0xd3c>
 800b59a:	4651      	mov	r1, sl
 800b59c:	4658      	mov	r0, fp
 800b59e:	aa26      	add	r2, sp, #152	; 0x98
 800b5a0:	f002 fcf5 	bl	800df8e <__sprint_r>
 800b5a4:	2800      	cmp	r0, #0
 800b5a6:	f040 8319 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b5aa:	a929      	add	r1, sp, #164	; 0xa4
 800b5ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b5ae:	460c      	mov	r4, r1
 800b5b0:	3b10      	subs	r3, #16
 800b5b2:	9317      	str	r3, [sp, #92]	; 0x5c
 800b5b4:	e51c      	b.n	800aff0 <_vfprintf_r+0x780>
 800b5b6:	460c      	mov	r4, r1
 800b5b8:	e536      	b.n	800b028 <_vfprintf_r+0x7b8>
 800b5ba:	2010      	movs	r0, #16
 800b5bc:	2b07      	cmp	r3, #7
 800b5be:	4402      	add	r2, r0
 800b5c0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b5c4:	6060      	str	r0, [r4, #4]
 800b5c6:	dd08      	ble.n	800b5da <_vfprintf_r+0xd6a>
 800b5c8:	4651      	mov	r1, sl
 800b5ca:	4658      	mov	r0, fp
 800b5cc:	aa26      	add	r2, sp, #152	; 0x98
 800b5ce:	f002 fcde 	bl	800df8e <__sprint_r>
 800b5d2:	2800      	cmp	r0, #0
 800b5d4:	f040 8302 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b5d8:	a929      	add	r1, sp, #164	; 0xa4
 800b5da:	460c      	mov	r4, r1
 800b5dc:	3e10      	subs	r6, #16
 800b5de:	e527      	b.n	800b030 <_vfprintf_r+0x7c0>
 800b5e0:	460c      	mov	r4, r1
 800b5e2:	e54e      	b.n	800b082 <_vfprintf_r+0x812>
 800b5e4:	0801268c 	.word	0x0801268c
 800b5e8:	0801269d 	.word	0x0801269d
 800b5ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b5ee:	2b65      	cmp	r3, #101	; 0x65
 800b5f0:	f340 8238 	ble.w	800ba64 <_vfprintf_r+0x11f4>
 800b5f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	f7f5 f9d4 	bl	80009a8 <__aeabi_dcmpeq>
 800b600:	2800      	cmp	r0, #0
 800b602:	d06a      	beq.n	800b6da <_vfprintf_r+0xe6a>
 800b604:	4b6e      	ldr	r3, [pc, #440]	; (800b7c0 <_vfprintf_r+0xf50>)
 800b606:	6023      	str	r3, [r4, #0]
 800b608:	2301      	movs	r3, #1
 800b60a:	441e      	add	r6, r3
 800b60c:	6063      	str	r3, [r4, #4]
 800b60e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b610:	9628      	str	r6, [sp, #160]	; 0xa0
 800b612:	3301      	adds	r3, #1
 800b614:	2b07      	cmp	r3, #7
 800b616:	9327      	str	r3, [sp, #156]	; 0x9c
 800b618:	dc38      	bgt.n	800b68c <_vfprintf_r+0xe1c>
 800b61a:	3408      	adds	r4, #8
 800b61c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b61e:	9a08      	ldr	r2, [sp, #32]
 800b620:	4293      	cmp	r3, r2
 800b622:	db03      	blt.n	800b62c <_vfprintf_r+0xdbc>
 800b624:	f018 0f01 	tst.w	r8, #1
 800b628:	f43f ad3d 	beq.w	800b0a6 <_vfprintf_r+0x836>
 800b62c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b62e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b630:	6023      	str	r3, [r4, #0]
 800b632:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b634:	6063      	str	r3, [r4, #4]
 800b636:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b638:	4413      	add	r3, r2
 800b63a:	9328      	str	r3, [sp, #160]	; 0xa0
 800b63c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b63e:	3301      	adds	r3, #1
 800b640:	2b07      	cmp	r3, #7
 800b642:	9327      	str	r3, [sp, #156]	; 0x9c
 800b644:	dc2c      	bgt.n	800b6a0 <_vfprintf_r+0xe30>
 800b646:	3408      	adds	r4, #8
 800b648:	9b08      	ldr	r3, [sp, #32]
 800b64a:	1e5d      	subs	r5, r3, #1
 800b64c:	2d00      	cmp	r5, #0
 800b64e:	f77f ad2a 	ble.w	800b0a6 <_vfprintf_r+0x836>
 800b652:	f04f 0910 	mov.w	r9, #16
 800b656:	4e5b      	ldr	r6, [pc, #364]	; (800b7c4 <_vfprintf_r+0xf54>)
 800b658:	2d10      	cmp	r5, #16
 800b65a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b65e:	f104 0108 	add.w	r1, r4, #8
 800b662:	f103 0301 	add.w	r3, r3, #1
 800b666:	6026      	str	r6, [r4, #0]
 800b668:	dc24      	bgt.n	800b6b4 <_vfprintf_r+0xe44>
 800b66a:	6065      	str	r5, [r4, #4]
 800b66c:	2b07      	cmp	r3, #7
 800b66e:	4415      	add	r5, r2
 800b670:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800b674:	f340 8290 	ble.w	800bb98 <_vfprintf_r+0x1328>
 800b678:	4651      	mov	r1, sl
 800b67a:	4658      	mov	r0, fp
 800b67c:	aa26      	add	r2, sp, #152	; 0x98
 800b67e:	f002 fc86 	bl	800df8e <__sprint_r>
 800b682:	2800      	cmp	r0, #0
 800b684:	f040 82aa 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b688:	ac29      	add	r4, sp, #164	; 0xa4
 800b68a:	e50c      	b.n	800b0a6 <_vfprintf_r+0x836>
 800b68c:	4651      	mov	r1, sl
 800b68e:	4658      	mov	r0, fp
 800b690:	aa26      	add	r2, sp, #152	; 0x98
 800b692:	f002 fc7c 	bl	800df8e <__sprint_r>
 800b696:	2800      	cmp	r0, #0
 800b698:	f040 82a0 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b69c:	ac29      	add	r4, sp, #164	; 0xa4
 800b69e:	e7bd      	b.n	800b61c <_vfprintf_r+0xdac>
 800b6a0:	4651      	mov	r1, sl
 800b6a2:	4658      	mov	r0, fp
 800b6a4:	aa26      	add	r2, sp, #152	; 0x98
 800b6a6:	f002 fc72 	bl	800df8e <__sprint_r>
 800b6aa:	2800      	cmp	r0, #0
 800b6ac:	f040 8296 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b6b0:	ac29      	add	r4, sp, #164	; 0xa4
 800b6b2:	e7c9      	b.n	800b648 <_vfprintf_r+0xdd8>
 800b6b4:	3210      	adds	r2, #16
 800b6b6:	2b07      	cmp	r3, #7
 800b6b8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b6bc:	f8c4 9004 	str.w	r9, [r4, #4]
 800b6c0:	dd08      	ble.n	800b6d4 <_vfprintf_r+0xe64>
 800b6c2:	4651      	mov	r1, sl
 800b6c4:	4658      	mov	r0, fp
 800b6c6:	aa26      	add	r2, sp, #152	; 0x98
 800b6c8:	f002 fc61 	bl	800df8e <__sprint_r>
 800b6cc:	2800      	cmp	r0, #0
 800b6ce:	f040 8285 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b6d2:	a929      	add	r1, sp, #164	; 0xa4
 800b6d4:	460c      	mov	r4, r1
 800b6d6:	3d10      	subs	r5, #16
 800b6d8:	e7be      	b.n	800b658 <_vfprintf_r+0xde8>
 800b6da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	dc73      	bgt.n	800b7c8 <_vfprintf_r+0xf58>
 800b6e0:	4b37      	ldr	r3, [pc, #220]	; (800b7c0 <_vfprintf_r+0xf50>)
 800b6e2:	6023      	str	r3, [r4, #0]
 800b6e4:	2301      	movs	r3, #1
 800b6e6:	441e      	add	r6, r3
 800b6e8:	6063      	str	r3, [r4, #4]
 800b6ea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b6ec:	9628      	str	r6, [sp, #160]	; 0xa0
 800b6ee:	3301      	adds	r3, #1
 800b6f0:	2b07      	cmp	r3, #7
 800b6f2:	9327      	str	r3, [sp, #156]	; 0x9c
 800b6f4:	dc3c      	bgt.n	800b770 <_vfprintf_r+0xf00>
 800b6f6:	3408      	adds	r4, #8
 800b6f8:	9908      	ldr	r1, [sp, #32]
 800b6fa:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b6fc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b6fe:	430a      	orrs	r2, r1
 800b700:	f008 0101 	and.w	r1, r8, #1
 800b704:	430a      	orrs	r2, r1
 800b706:	f43f acce 	beq.w	800b0a6 <_vfprintf_r+0x836>
 800b70a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b70c:	6022      	str	r2, [r4, #0]
 800b70e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b710:	4413      	add	r3, r2
 800b712:	9328      	str	r3, [sp, #160]	; 0xa0
 800b714:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b716:	6062      	str	r2, [r4, #4]
 800b718:	3301      	adds	r3, #1
 800b71a:	2b07      	cmp	r3, #7
 800b71c:	9327      	str	r3, [sp, #156]	; 0x9c
 800b71e:	dc31      	bgt.n	800b784 <_vfprintf_r+0xf14>
 800b720:	3408      	adds	r4, #8
 800b722:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b724:	2d00      	cmp	r5, #0
 800b726:	da1a      	bge.n	800b75e <_vfprintf_r+0xeee>
 800b728:	4623      	mov	r3, r4
 800b72a:	4e26      	ldr	r6, [pc, #152]	; (800b7c4 <_vfprintf_r+0xf54>)
 800b72c:	426d      	negs	r5, r5
 800b72e:	2d10      	cmp	r5, #16
 800b730:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800b734:	f104 0408 	add.w	r4, r4, #8
 800b738:	f102 0201 	add.w	r2, r2, #1
 800b73c:	601e      	str	r6, [r3, #0]
 800b73e:	dc2b      	bgt.n	800b798 <_vfprintf_r+0xf28>
 800b740:	605d      	str	r5, [r3, #4]
 800b742:	2a07      	cmp	r2, #7
 800b744:	440d      	add	r5, r1
 800b746:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800b74a:	dd08      	ble.n	800b75e <_vfprintf_r+0xeee>
 800b74c:	4651      	mov	r1, sl
 800b74e:	4658      	mov	r0, fp
 800b750:	aa26      	add	r2, sp, #152	; 0x98
 800b752:	f002 fc1c 	bl	800df8e <__sprint_r>
 800b756:	2800      	cmp	r0, #0
 800b758:	f040 8240 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b75c:	ac29      	add	r4, sp, #164	; 0xa4
 800b75e:	9b08      	ldr	r3, [sp, #32]
 800b760:	9a08      	ldr	r2, [sp, #32]
 800b762:	6063      	str	r3, [r4, #4]
 800b764:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b766:	f8c4 9000 	str.w	r9, [r4]
 800b76a:	4413      	add	r3, r2
 800b76c:	9328      	str	r3, [sp, #160]	; 0xa0
 800b76e:	e493      	b.n	800b098 <_vfprintf_r+0x828>
 800b770:	4651      	mov	r1, sl
 800b772:	4658      	mov	r0, fp
 800b774:	aa26      	add	r2, sp, #152	; 0x98
 800b776:	f002 fc0a 	bl	800df8e <__sprint_r>
 800b77a:	2800      	cmp	r0, #0
 800b77c:	f040 822e 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b780:	ac29      	add	r4, sp, #164	; 0xa4
 800b782:	e7b9      	b.n	800b6f8 <_vfprintf_r+0xe88>
 800b784:	4651      	mov	r1, sl
 800b786:	4658      	mov	r0, fp
 800b788:	aa26      	add	r2, sp, #152	; 0x98
 800b78a:	f002 fc00 	bl	800df8e <__sprint_r>
 800b78e:	2800      	cmp	r0, #0
 800b790:	f040 8224 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b794:	ac29      	add	r4, sp, #164	; 0xa4
 800b796:	e7c4      	b.n	800b722 <_vfprintf_r+0xeb2>
 800b798:	2010      	movs	r0, #16
 800b79a:	2a07      	cmp	r2, #7
 800b79c:	4401      	add	r1, r0
 800b79e:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800b7a2:	6058      	str	r0, [r3, #4]
 800b7a4:	dd08      	ble.n	800b7b8 <_vfprintf_r+0xf48>
 800b7a6:	4651      	mov	r1, sl
 800b7a8:	4658      	mov	r0, fp
 800b7aa:	aa26      	add	r2, sp, #152	; 0x98
 800b7ac:	f002 fbef 	bl	800df8e <__sprint_r>
 800b7b0:	2800      	cmp	r0, #0
 800b7b2:	f040 8213 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b7b6:	ac29      	add	r4, sp, #164	; 0xa4
 800b7b8:	4623      	mov	r3, r4
 800b7ba:	3d10      	subs	r5, #16
 800b7bc:	e7b7      	b.n	800b72e <_vfprintf_r+0xebe>
 800b7be:	bf00      	nop
 800b7c0:	080126ae 	.word	0x080126ae
 800b7c4:	080126e0 	.word	0x080126e0
 800b7c8:	9b08      	ldr	r3, [sp, #32]
 800b7ca:	42ab      	cmp	r3, r5
 800b7cc:	bfa8      	it	ge
 800b7ce:	462b      	movge	r3, r5
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	9307      	str	r3, [sp, #28]
 800b7d4:	dd0a      	ble.n	800b7ec <_vfprintf_r+0xf7c>
 800b7d6:	441e      	add	r6, r3
 800b7d8:	e9c4 9300 	strd	r9, r3, [r4]
 800b7dc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b7de:	9628      	str	r6, [sp, #160]	; 0xa0
 800b7e0:	3301      	adds	r3, #1
 800b7e2:	2b07      	cmp	r3, #7
 800b7e4:	9327      	str	r3, [sp, #156]	; 0x9c
 800b7e6:	f300 8088 	bgt.w	800b8fa <_vfprintf_r+0x108a>
 800b7ea:	3408      	adds	r4, #8
 800b7ec:	9b07      	ldr	r3, [sp, #28]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	bfb4      	ite	lt
 800b7f2:	462e      	movlt	r6, r5
 800b7f4:	1aee      	subge	r6, r5, r3
 800b7f6:	2e00      	cmp	r6, #0
 800b7f8:	dd19      	ble.n	800b82e <_vfprintf_r+0xfbe>
 800b7fa:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b7fe:	4898      	ldr	r0, [pc, #608]	; (800ba60 <_vfprintf_r+0x11f0>)
 800b800:	2e10      	cmp	r6, #16
 800b802:	f103 0301 	add.w	r3, r3, #1
 800b806:	f104 0108 	add.w	r1, r4, #8
 800b80a:	6020      	str	r0, [r4, #0]
 800b80c:	dc7f      	bgt.n	800b90e <_vfprintf_r+0x109e>
 800b80e:	6066      	str	r6, [r4, #4]
 800b810:	2b07      	cmp	r3, #7
 800b812:	4416      	add	r6, r2
 800b814:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800b818:	f340 808c 	ble.w	800b934 <_vfprintf_r+0x10c4>
 800b81c:	4651      	mov	r1, sl
 800b81e:	4658      	mov	r0, fp
 800b820:	aa26      	add	r2, sp, #152	; 0x98
 800b822:	f002 fbb4 	bl	800df8e <__sprint_r>
 800b826:	2800      	cmp	r0, #0
 800b828:	f040 81d8 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b82c:	ac29      	add	r4, sp, #164	; 0xa4
 800b82e:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800b832:	444d      	add	r5, r9
 800b834:	d00a      	beq.n	800b84c <_vfprintf_r+0xfdc>
 800b836:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d17d      	bne.n	800b938 <_vfprintf_r+0x10c8>
 800b83c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d17d      	bne.n	800b93e <_vfprintf_r+0x10ce>
 800b842:	9b08      	ldr	r3, [sp, #32]
 800b844:	444b      	add	r3, r9
 800b846:	429d      	cmp	r5, r3
 800b848:	bf28      	it	cs
 800b84a:	461d      	movcs	r5, r3
 800b84c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b84e:	9a08      	ldr	r2, [sp, #32]
 800b850:	4293      	cmp	r3, r2
 800b852:	db02      	blt.n	800b85a <_vfprintf_r+0xfea>
 800b854:	f018 0f01 	tst.w	r8, #1
 800b858:	d00e      	beq.n	800b878 <_vfprintf_r+0x1008>
 800b85a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b85c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b85e:	6023      	str	r3, [r4, #0]
 800b860:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b862:	6063      	str	r3, [r4, #4]
 800b864:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b866:	4413      	add	r3, r2
 800b868:	9328      	str	r3, [sp, #160]	; 0xa0
 800b86a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b86c:	3301      	adds	r3, #1
 800b86e:	2b07      	cmp	r3, #7
 800b870:	9327      	str	r3, [sp, #156]	; 0x9c
 800b872:	f300 80e0 	bgt.w	800ba36 <_vfprintf_r+0x11c6>
 800b876:	3408      	adds	r4, #8
 800b878:	9b08      	ldr	r3, [sp, #32]
 800b87a:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800b87c:	eb09 0203 	add.w	r2, r9, r3
 800b880:	1b9e      	subs	r6, r3, r6
 800b882:	1b52      	subs	r2, r2, r5
 800b884:	4296      	cmp	r6, r2
 800b886:	bfa8      	it	ge
 800b888:	4616      	movge	r6, r2
 800b88a:	2e00      	cmp	r6, #0
 800b88c:	dd0b      	ble.n	800b8a6 <_vfprintf_r+0x1036>
 800b88e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b890:	e9c4 5600 	strd	r5, r6, [r4]
 800b894:	4433      	add	r3, r6
 800b896:	9328      	str	r3, [sp, #160]	; 0xa0
 800b898:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b89a:	3301      	adds	r3, #1
 800b89c:	2b07      	cmp	r3, #7
 800b89e:	9327      	str	r3, [sp, #156]	; 0x9c
 800b8a0:	f300 80d3 	bgt.w	800ba4a <_vfprintf_r+0x11da>
 800b8a4:	3408      	adds	r4, #8
 800b8a6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b8a8:	9b08      	ldr	r3, [sp, #32]
 800b8aa:	2e00      	cmp	r6, #0
 800b8ac:	eba3 0505 	sub.w	r5, r3, r5
 800b8b0:	bfa8      	it	ge
 800b8b2:	1bad      	subge	r5, r5, r6
 800b8b4:	2d00      	cmp	r5, #0
 800b8b6:	f77f abf6 	ble.w	800b0a6 <_vfprintf_r+0x836>
 800b8ba:	f04f 0910 	mov.w	r9, #16
 800b8be:	4e68      	ldr	r6, [pc, #416]	; (800ba60 <_vfprintf_r+0x11f0>)
 800b8c0:	2d10      	cmp	r5, #16
 800b8c2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b8c6:	f104 0108 	add.w	r1, r4, #8
 800b8ca:	f103 0301 	add.w	r3, r3, #1
 800b8ce:	6026      	str	r6, [r4, #0]
 800b8d0:	f77f aecb 	ble.w	800b66a <_vfprintf_r+0xdfa>
 800b8d4:	3210      	adds	r2, #16
 800b8d6:	2b07      	cmp	r3, #7
 800b8d8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b8dc:	f8c4 9004 	str.w	r9, [r4, #4]
 800b8e0:	dd08      	ble.n	800b8f4 <_vfprintf_r+0x1084>
 800b8e2:	4651      	mov	r1, sl
 800b8e4:	4658      	mov	r0, fp
 800b8e6:	aa26      	add	r2, sp, #152	; 0x98
 800b8e8:	f002 fb51 	bl	800df8e <__sprint_r>
 800b8ec:	2800      	cmp	r0, #0
 800b8ee:	f040 8175 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b8f2:	a929      	add	r1, sp, #164	; 0xa4
 800b8f4:	460c      	mov	r4, r1
 800b8f6:	3d10      	subs	r5, #16
 800b8f8:	e7e2      	b.n	800b8c0 <_vfprintf_r+0x1050>
 800b8fa:	4651      	mov	r1, sl
 800b8fc:	4658      	mov	r0, fp
 800b8fe:	aa26      	add	r2, sp, #152	; 0x98
 800b900:	f002 fb45 	bl	800df8e <__sprint_r>
 800b904:	2800      	cmp	r0, #0
 800b906:	f040 8169 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b90a:	ac29      	add	r4, sp, #164	; 0xa4
 800b90c:	e76e      	b.n	800b7ec <_vfprintf_r+0xf7c>
 800b90e:	2010      	movs	r0, #16
 800b910:	2b07      	cmp	r3, #7
 800b912:	4402      	add	r2, r0
 800b914:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b918:	6060      	str	r0, [r4, #4]
 800b91a:	dd08      	ble.n	800b92e <_vfprintf_r+0x10be>
 800b91c:	4651      	mov	r1, sl
 800b91e:	4658      	mov	r0, fp
 800b920:	aa26      	add	r2, sp, #152	; 0x98
 800b922:	f002 fb34 	bl	800df8e <__sprint_r>
 800b926:	2800      	cmp	r0, #0
 800b928:	f040 8158 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b92c:	a929      	add	r1, sp, #164	; 0xa4
 800b92e:	460c      	mov	r4, r1
 800b930:	3e10      	subs	r6, #16
 800b932:	e762      	b.n	800b7fa <_vfprintf_r+0xf8a>
 800b934:	460c      	mov	r4, r1
 800b936:	e77a      	b.n	800b82e <_vfprintf_r+0xfbe>
 800b938:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d04b      	beq.n	800b9d6 <_vfprintf_r+0x1166>
 800b93e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b940:	3b01      	subs	r3, #1
 800b942:	930c      	str	r3, [sp, #48]	; 0x30
 800b944:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b946:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b948:	6023      	str	r3, [r4, #0]
 800b94a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b94c:	6063      	str	r3, [r4, #4]
 800b94e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b950:	4413      	add	r3, r2
 800b952:	9328      	str	r3, [sp, #160]	; 0xa0
 800b954:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b956:	3301      	adds	r3, #1
 800b958:	2b07      	cmp	r3, #7
 800b95a:	9327      	str	r3, [sp, #156]	; 0x9c
 800b95c:	dc42      	bgt.n	800b9e4 <_vfprintf_r+0x1174>
 800b95e:	3408      	adds	r4, #8
 800b960:	9b08      	ldr	r3, [sp, #32]
 800b962:	444b      	add	r3, r9
 800b964:	1b5a      	subs	r2, r3, r5
 800b966:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b968:	781b      	ldrb	r3, [r3, #0]
 800b96a:	4293      	cmp	r3, r2
 800b96c:	bfa8      	it	ge
 800b96e:	4613      	movge	r3, r2
 800b970:	2b00      	cmp	r3, #0
 800b972:	461e      	mov	r6, r3
 800b974:	dd0a      	ble.n	800b98c <_vfprintf_r+0x111c>
 800b976:	e9c4 5300 	strd	r5, r3, [r4]
 800b97a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b97c:	4433      	add	r3, r6
 800b97e:	9328      	str	r3, [sp, #160]	; 0xa0
 800b980:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b982:	3301      	adds	r3, #1
 800b984:	2b07      	cmp	r3, #7
 800b986:	9327      	str	r3, [sp, #156]	; 0x9c
 800b988:	dc36      	bgt.n	800b9f8 <_vfprintf_r+0x1188>
 800b98a:	3408      	adds	r4, #8
 800b98c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b98e:	2e00      	cmp	r6, #0
 800b990:	781b      	ldrb	r3, [r3, #0]
 800b992:	bfb4      	ite	lt
 800b994:	461e      	movlt	r6, r3
 800b996:	1b9e      	subge	r6, r3, r6
 800b998:	2e00      	cmp	r6, #0
 800b99a:	dd18      	ble.n	800b9ce <_vfprintf_r+0x115e>
 800b99c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800b9a0:	482f      	ldr	r0, [pc, #188]	; (800ba60 <_vfprintf_r+0x11f0>)
 800b9a2:	2e10      	cmp	r6, #16
 800b9a4:	f102 0201 	add.w	r2, r2, #1
 800b9a8:	f104 0108 	add.w	r1, r4, #8
 800b9ac:	6020      	str	r0, [r4, #0]
 800b9ae:	dc2d      	bgt.n	800ba0c <_vfprintf_r+0x119c>
 800b9b0:	4433      	add	r3, r6
 800b9b2:	2a07      	cmp	r2, #7
 800b9b4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800b9b8:	6066      	str	r6, [r4, #4]
 800b9ba:	dd3a      	ble.n	800ba32 <_vfprintf_r+0x11c2>
 800b9bc:	4651      	mov	r1, sl
 800b9be:	4658      	mov	r0, fp
 800b9c0:	aa26      	add	r2, sp, #152	; 0x98
 800b9c2:	f002 fae4 	bl	800df8e <__sprint_r>
 800b9c6:	2800      	cmp	r0, #0
 800b9c8:	f040 8108 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b9cc:	ac29      	add	r4, sp, #164	; 0xa4
 800b9ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b9d0:	781b      	ldrb	r3, [r3, #0]
 800b9d2:	441d      	add	r5, r3
 800b9d4:	e72f      	b.n	800b836 <_vfprintf_r+0xfc6>
 800b9d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b9d8:	3b01      	subs	r3, #1
 800b9da:	930e      	str	r3, [sp, #56]	; 0x38
 800b9dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b9de:	3b01      	subs	r3, #1
 800b9e0:	930d      	str	r3, [sp, #52]	; 0x34
 800b9e2:	e7af      	b.n	800b944 <_vfprintf_r+0x10d4>
 800b9e4:	4651      	mov	r1, sl
 800b9e6:	4658      	mov	r0, fp
 800b9e8:	aa26      	add	r2, sp, #152	; 0x98
 800b9ea:	f002 fad0 	bl	800df8e <__sprint_r>
 800b9ee:	2800      	cmp	r0, #0
 800b9f0:	f040 80f4 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800b9f4:	ac29      	add	r4, sp, #164	; 0xa4
 800b9f6:	e7b3      	b.n	800b960 <_vfprintf_r+0x10f0>
 800b9f8:	4651      	mov	r1, sl
 800b9fa:	4658      	mov	r0, fp
 800b9fc:	aa26      	add	r2, sp, #152	; 0x98
 800b9fe:	f002 fac6 	bl	800df8e <__sprint_r>
 800ba02:	2800      	cmp	r0, #0
 800ba04:	f040 80ea 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800ba08:	ac29      	add	r4, sp, #164	; 0xa4
 800ba0a:	e7bf      	b.n	800b98c <_vfprintf_r+0x111c>
 800ba0c:	2010      	movs	r0, #16
 800ba0e:	2a07      	cmp	r2, #7
 800ba10:	4403      	add	r3, r0
 800ba12:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800ba16:	6060      	str	r0, [r4, #4]
 800ba18:	dd08      	ble.n	800ba2c <_vfprintf_r+0x11bc>
 800ba1a:	4651      	mov	r1, sl
 800ba1c:	4658      	mov	r0, fp
 800ba1e:	aa26      	add	r2, sp, #152	; 0x98
 800ba20:	f002 fab5 	bl	800df8e <__sprint_r>
 800ba24:	2800      	cmp	r0, #0
 800ba26:	f040 80d9 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800ba2a:	a929      	add	r1, sp, #164	; 0xa4
 800ba2c:	460c      	mov	r4, r1
 800ba2e:	3e10      	subs	r6, #16
 800ba30:	e7b4      	b.n	800b99c <_vfprintf_r+0x112c>
 800ba32:	460c      	mov	r4, r1
 800ba34:	e7cb      	b.n	800b9ce <_vfprintf_r+0x115e>
 800ba36:	4651      	mov	r1, sl
 800ba38:	4658      	mov	r0, fp
 800ba3a:	aa26      	add	r2, sp, #152	; 0x98
 800ba3c:	f002 faa7 	bl	800df8e <__sprint_r>
 800ba40:	2800      	cmp	r0, #0
 800ba42:	f040 80cb 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800ba46:	ac29      	add	r4, sp, #164	; 0xa4
 800ba48:	e716      	b.n	800b878 <_vfprintf_r+0x1008>
 800ba4a:	4651      	mov	r1, sl
 800ba4c:	4658      	mov	r0, fp
 800ba4e:	aa26      	add	r2, sp, #152	; 0x98
 800ba50:	f002 fa9d 	bl	800df8e <__sprint_r>
 800ba54:	2800      	cmp	r0, #0
 800ba56:	f040 80c1 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800ba5a:	ac29      	add	r4, sp, #164	; 0xa4
 800ba5c:	e723      	b.n	800b8a6 <_vfprintf_r+0x1036>
 800ba5e:	bf00      	nop
 800ba60:	080126e0 	.word	0x080126e0
 800ba64:	9a08      	ldr	r2, [sp, #32]
 800ba66:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ba68:	2a01      	cmp	r2, #1
 800ba6a:	f106 0601 	add.w	r6, r6, #1
 800ba6e:	f103 0301 	add.w	r3, r3, #1
 800ba72:	f104 0508 	add.w	r5, r4, #8
 800ba76:	dc03      	bgt.n	800ba80 <_vfprintf_r+0x1210>
 800ba78:	f018 0f01 	tst.w	r8, #1
 800ba7c:	f000 8081 	beq.w	800bb82 <_vfprintf_r+0x1312>
 800ba80:	2201      	movs	r2, #1
 800ba82:	2b07      	cmp	r3, #7
 800ba84:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800ba88:	f8c4 9000 	str.w	r9, [r4]
 800ba8c:	6062      	str	r2, [r4, #4]
 800ba8e:	dd08      	ble.n	800baa2 <_vfprintf_r+0x1232>
 800ba90:	4651      	mov	r1, sl
 800ba92:	4658      	mov	r0, fp
 800ba94:	aa26      	add	r2, sp, #152	; 0x98
 800ba96:	f002 fa7a 	bl	800df8e <__sprint_r>
 800ba9a:	2800      	cmp	r0, #0
 800ba9c:	f040 809e 	bne.w	800bbdc <_vfprintf_r+0x136c>
 800baa0:	ad29      	add	r5, sp, #164	; 0xa4
 800baa2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800baa4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800baa6:	602b      	str	r3, [r5, #0]
 800baa8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800baaa:	606b      	str	r3, [r5, #4]
 800baac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800baae:	4413      	add	r3, r2
 800bab0:	9328      	str	r3, [sp, #160]	; 0xa0
 800bab2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800bab4:	3301      	adds	r3, #1
 800bab6:	2b07      	cmp	r3, #7
 800bab8:	9327      	str	r3, [sp, #156]	; 0x9c
 800baba:	dc32      	bgt.n	800bb22 <_vfprintf_r+0x12b2>
 800babc:	3508      	adds	r5, #8
 800babe:	9b08      	ldr	r3, [sp, #32]
 800bac0:	2200      	movs	r2, #0
 800bac2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bac6:	1e5c      	subs	r4, r3, #1
 800bac8:	2300      	movs	r3, #0
 800baca:	f7f4 ff6d 	bl	80009a8 <__aeabi_dcmpeq>
 800bace:	2800      	cmp	r0, #0
 800bad0:	d130      	bne.n	800bb34 <_vfprintf_r+0x12c4>
 800bad2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800bad4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bad6:	9a08      	ldr	r2, [sp, #32]
 800bad8:	3101      	adds	r1, #1
 800bada:	3b01      	subs	r3, #1
 800badc:	f109 0001 	add.w	r0, r9, #1
 800bae0:	4413      	add	r3, r2
 800bae2:	2907      	cmp	r1, #7
 800bae4:	e9c5 0400 	strd	r0, r4, [r5]
 800bae8:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800baec:	dd52      	ble.n	800bb94 <_vfprintf_r+0x1324>
 800baee:	4651      	mov	r1, sl
 800baf0:	4658      	mov	r0, fp
 800baf2:	aa26      	add	r2, sp, #152	; 0x98
 800baf4:	f002 fa4b 	bl	800df8e <__sprint_r>
 800baf8:	2800      	cmp	r0, #0
 800bafa:	d16f      	bne.n	800bbdc <_vfprintf_r+0x136c>
 800bafc:	ad29      	add	r5, sp, #164	; 0xa4
 800bafe:	ab22      	add	r3, sp, #136	; 0x88
 800bb00:	602b      	str	r3, [r5, #0]
 800bb02:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800bb04:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800bb06:	606b      	str	r3, [r5, #4]
 800bb08:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bb0a:	4413      	add	r3, r2
 800bb0c:	9328      	str	r3, [sp, #160]	; 0xa0
 800bb0e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800bb10:	3301      	adds	r3, #1
 800bb12:	2b07      	cmp	r3, #7
 800bb14:	9327      	str	r3, [sp, #156]	; 0x9c
 800bb16:	f73f adaf 	bgt.w	800b678 <_vfprintf_r+0xe08>
 800bb1a:	f105 0408 	add.w	r4, r5, #8
 800bb1e:	f7ff bac2 	b.w	800b0a6 <_vfprintf_r+0x836>
 800bb22:	4651      	mov	r1, sl
 800bb24:	4658      	mov	r0, fp
 800bb26:	aa26      	add	r2, sp, #152	; 0x98
 800bb28:	f002 fa31 	bl	800df8e <__sprint_r>
 800bb2c:	2800      	cmp	r0, #0
 800bb2e:	d155      	bne.n	800bbdc <_vfprintf_r+0x136c>
 800bb30:	ad29      	add	r5, sp, #164	; 0xa4
 800bb32:	e7c4      	b.n	800babe <_vfprintf_r+0x124e>
 800bb34:	2c00      	cmp	r4, #0
 800bb36:	dde2      	ble.n	800bafe <_vfprintf_r+0x128e>
 800bb38:	f04f 0910 	mov.w	r9, #16
 800bb3c:	4e5a      	ldr	r6, [pc, #360]	; (800bca8 <_vfprintf_r+0x1438>)
 800bb3e:	2c10      	cmp	r4, #16
 800bb40:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800bb44:	f105 0108 	add.w	r1, r5, #8
 800bb48:	f103 0301 	add.w	r3, r3, #1
 800bb4c:	602e      	str	r6, [r5, #0]
 800bb4e:	dc07      	bgt.n	800bb60 <_vfprintf_r+0x12f0>
 800bb50:	606c      	str	r4, [r5, #4]
 800bb52:	2b07      	cmp	r3, #7
 800bb54:	4414      	add	r4, r2
 800bb56:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800bb5a:	dcc8      	bgt.n	800baee <_vfprintf_r+0x127e>
 800bb5c:	460d      	mov	r5, r1
 800bb5e:	e7ce      	b.n	800bafe <_vfprintf_r+0x128e>
 800bb60:	3210      	adds	r2, #16
 800bb62:	2b07      	cmp	r3, #7
 800bb64:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800bb68:	f8c5 9004 	str.w	r9, [r5, #4]
 800bb6c:	dd06      	ble.n	800bb7c <_vfprintf_r+0x130c>
 800bb6e:	4651      	mov	r1, sl
 800bb70:	4658      	mov	r0, fp
 800bb72:	aa26      	add	r2, sp, #152	; 0x98
 800bb74:	f002 fa0b 	bl	800df8e <__sprint_r>
 800bb78:	bb80      	cbnz	r0, 800bbdc <_vfprintf_r+0x136c>
 800bb7a:	a929      	add	r1, sp, #164	; 0xa4
 800bb7c:	460d      	mov	r5, r1
 800bb7e:	3c10      	subs	r4, #16
 800bb80:	e7dd      	b.n	800bb3e <_vfprintf_r+0x12ce>
 800bb82:	2201      	movs	r2, #1
 800bb84:	2b07      	cmp	r3, #7
 800bb86:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800bb8a:	f8c4 9000 	str.w	r9, [r4]
 800bb8e:	6062      	str	r2, [r4, #4]
 800bb90:	ddb5      	ble.n	800bafe <_vfprintf_r+0x128e>
 800bb92:	e7ac      	b.n	800baee <_vfprintf_r+0x127e>
 800bb94:	3508      	adds	r5, #8
 800bb96:	e7b2      	b.n	800bafe <_vfprintf_r+0x128e>
 800bb98:	460c      	mov	r4, r1
 800bb9a:	f7ff ba84 	b.w	800b0a6 <_vfprintf_r+0x836>
 800bb9e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800bba2:	1a9d      	subs	r5, r3, r2
 800bba4:	2d00      	cmp	r5, #0
 800bba6:	f77f aa82 	ble.w	800b0ae <_vfprintf_r+0x83e>
 800bbaa:	f04f 0810 	mov.w	r8, #16
 800bbae:	4e3f      	ldr	r6, [pc, #252]	; (800bcac <_vfprintf_r+0x143c>)
 800bbb0:	2d10      	cmp	r5, #16
 800bbb2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800bbb6:	6026      	str	r6, [r4, #0]
 800bbb8:	f103 0301 	add.w	r3, r3, #1
 800bbbc:	dc17      	bgt.n	800bbee <_vfprintf_r+0x137e>
 800bbbe:	6065      	str	r5, [r4, #4]
 800bbc0:	2b07      	cmp	r3, #7
 800bbc2:	4415      	add	r5, r2
 800bbc4:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800bbc8:	f77f aa71 	ble.w	800b0ae <_vfprintf_r+0x83e>
 800bbcc:	4651      	mov	r1, sl
 800bbce:	4658      	mov	r0, fp
 800bbd0:	aa26      	add	r2, sp, #152	; 0x98
 800bbd2:	f002 f9dc 	bl	800df8e <__sprint_r>
 800bbd6:	2800      	cmp	r0, #0
 800bbd8:	f43f aa69 	beq.w	800b0ae <_vfprintf_r+0x83e>
 800bbdc:	2f00      	cmp	r7, #0
 800bbde:	f43f a884 	beq.w	800acea <_vfprintf_r+0x47a>
 800bbe2:	4639      	mov	r1, r7
 800bbe4:	4658      	mov	r0, fp
 800bbe6:	f001 f91b 	bl	800ce20 <_free_r>
 800bbea:	f7ff b87e 	b.w	800acea <_vfprintf_r+0x47a>
 800bbee:	3210      	adds	r2, #16
 800bbf0:	2b07      	cmp	r3, #7
 800bbf2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800bbf6:	f8c4 8004 	str.w	r8, [r4, #4]
 800bbfa:	dc02      	bgt.n	800bc02 <_vfprintf_r+0x1392>
 800bbfc:	3408      	adds	r4, #8
 800bbfe:	3d10      	subs	r5, #16
 800bc00:	e7d6      	b.n	800bbb0 <_vfprintf_r+0x1340>
 800bc02:	4651      	mov	r1, sl
 800bc04:	4658      	mov	r0, fp
 800bc06:	aa26      	add	r2, sp, #152	; 0x98
 800bc08:	f002 f9c1 	bl	800df8e <__sprint_r>
 800bc0c:	2800      	cmp	r0, #0
 800bc0e:	d1e5      	bne.n	800bbdc <_vfprintf_r+0x136c>
 800bc10:	ac29      	add	r4, sp, #164	; 0xa4
 800bc12:	e7f4      	b.n	800bbfe <_vfprintf_r+0x138e>
 800bc14:	4639      	mov	r1, r7
 800bc16:	4658      	mov	r0, fp
 800bc18:	f001 f902 	bl	800ce20 <_free_r>
 800bc1c:	f7ff ba5e 	b.w	800b0dc <_vfprintf_r+0x86c>
 800bc20:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bc22:	b91b      	cbnz	r3, 800bc2c <_vfprintf_r+0x13bc>
 800bc24:	2300      	movs	r3, #0
 800bc26:	9327      	str	r3, [sp, #156]	; 0x9c
 800bc28:	f7ff b85f 	b.w	800acea <_vfprintf_r+0x47a>
 800bc2c:	4651      	mov	r1, sl
 800bc2e:	4658      	mov	r0, fp
 800bc30:	aa26      	add	r2, sp, #152	; 0x98
 800bc32:	f002 f9ac 	bl	800df8e <__sprint_r>
 800bc36:	2800      	cmp	r0, #0
 800bc38:	d0f4      	beq.n	800bc24 <_vfprintf_r+0x13b4>
 800bc3a:	f7ff b856 	b.w	800acea <_vfprintf_r+0x47a>
 800bc3e:	ea56 0207 	orrs.w	r2, r6, r7
 800bc42:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800bc46:	f43f ab6a 	beq.w	800b31e <_vfprintf_r+0xaae>
 800bc4a:	2b01      	cmp	r3, #1
 800bc4c:	f43f abff 	beq.w	800b44e <_vfprintf_r+0xbde>
 800bc50:	2b02      	cmp	r3, #2
 800bc52:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800bc56:	f43f ac47 	beq.w	800b4e8 <_vfprintf_r+0xc78>
 800bc5a:	08f2      	lsrs	r2, r6, #3
 800bc5c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800bc60:	08f8      	lsrs	r0, r7, #3
 800bc62:	f006 0307 	and.w	r3, r6, #7
 800bc66:	4607      	mov	r7, r0
 800bc68:	4616      	mov	r6, r2
 800bc6a:	3330      	adds	r3, #48	; 0x30
 800bc6c:	ea56 0207 	orrs.w	r2, r6, r7
 800bc70:	4649      	mov	r1, r9
 800bc72:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800bc76:	d1f0      	bne.n	800bc5a <_vfprintf_r+0x13ea>
 800bc78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bc7a:	07d0      	lsls	r0, r2, #31
 800bc7c:	d506      	bpl.n	800bc8c <_vfprintf_r+0x141c>
 800bc7e:	2b30      	cmp	r3, #48	; 0x30
 800bc80:	d004      	beq.n	800bc8c <_vfprintf_r+0x141c>
 800bc82:	2330      	movs	r3, #48	; 0x30
 800bc84:	f809 3c01 	strb.w	r3, [r9, #-1]
 800bc88:	f1a1 0902 	sub.w	r9, r1, #2
 800bc8c:	2700      	movs	r7, #0
 800bc8e:	ab52      	add	r3, sp, #328	; 0x148
 800bc90:	eba3 0309 	sub.w	r3, r3, r9
 800bc94:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800bc98:	9e07      	ldr	r6, [sp, #28]
 800bc9a:	9307      	str	r3, [sp, #28]
 800bc9c:	463d      	mov	r5, r7
 800bc9e:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800bca2:	f7ff b942 	b.w	800af2a <_vfprintf_r+0x6ba>
 800bca6:	bf00      	nop
 800bca8:	080126e0 	.word	0x080126e0
 800bcac:	080126d0 	.word	0x080126d0

0800bcb0 <__sbprintf>:
 800bcb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bcb2:	461f      	mov	r7, r3
 800bcb4:	898b      	ldrh	r3, [r1, #12]
 800bcb6:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800bcba:	f023 0302 	bic.w	r3, r3, #2
 800bcbe:	f8ad 300c 	strh.w	r3, [sp, #12]
 800bcc2:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800bcc4:	4615      	mov	r5, r2
 800bcc6:	9319      	str	r3, [sp, #100]	; 0x64
 800bcc8:	89cb      	ldrh	r3, [r1, #14]
 800bcca:	4606      	mov	r6, r0
 800bccc:	f8ad 300e 	strh.w	r3, [sp, #14]
 800bcd0:	69cb      	ldr	r3, [r1, #28]
 800bcd2:	a816      	add	r0, sp, #88	; 0x58
 800bcd4:	9307      	str	r3, [sp, #28]
 800bcd6:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800bcd8:	460c      	mov	r4, r1
 800bcda:	9309      	str	r3, [sp, #36]	; 0x24
 800bcdc:	ab1a      	add	r3, sp, #104	; 0x68
 800bcde:	9300      	str	r3, [sp, #0]
 800bce0:	9304      	str	r3, [sp, #16]
 800bce2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bce6:	9302      	str	r3, [sp, #8]
 800bce8:	9305      	str	r3, [sp, #20]
 800bcea:	2300      	movs	r3, #0
 800bcec:	9306      	str	r3, [sp, #24]
 800bcee:	f001 fac5 	bl	800d27c <__retarget_lock_init_recursive>
 800bcf2:	462a      	mov	r2, r5
 800bcf4:	463b      	mov	r3, r7
 800bcf6:	4669      	mov	r1, sp
 800bcf8:	4630      	mov	r0, r6
 800bcfa:	f7fe fdb9 	bl	800a870 <_vfprintf_r>
 800bcfe:	1e05      	subs	r5, r0, #0
 800bd00:	db07      	blt.n	800bd12 <__sbprintf+0x62>
 800bd02:	4669      	mov	r1, sp
 800bd04:	4630      	mov	r0, r6
 800bd06:	f000 ff8f 	bl	800cc28 <_fflush_r>
 800bd0a:	2800      	cmp	r0, #0
 800bd0c:	bf18      	it	ne
 800bd0e:	f04f 35ff 	movne.w	r5, #4294967295
 800bd12:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800bd16:	9816      	ldr	r0, [sp, #88]	; 0x58
 800bd18:	065b      	lsls	r3, r3, #25
 800bd1a:	bf42      	ittt	mi
 800bd1c:	89a3      	ldrhmi	r3, [r4, #12]
 800bd1e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800bd22:	81a3      	strhmi	r3, [r4, #12]
 800bd24:	f001 faab 	bl	800d27e <__retarget_lock_close_recursive>
 800bd28:	4628      	mov	r0, r5
 800bd2a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800bd2e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bd30 <_vsnprintf_r>:
 800bd30:	b530      	push	{r4, r5, lr}
 800bd32:	1e14      	subs	r4, r2, #0
 800bd34:	4605      	mov	r5, r0
 800bd36:	b09b      	sub	sp, #108	; 0x6c
 800bd38:	4618      	mov	r0, r3
 800bd3a:	da05      	bge.n	800bd48 <_vsnprintf_r+0x18>
 800bd3c:	238b      	movs	r3, #139	; 0x8b
 800bd3e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd42:	602b      	str	r3, [r5, #0]
 800bd44:	b01b      	add	sp, #108	; 0x6c
 800bd46:	bd30      	pop	{r4, r5, pc}
 800bd48:	f44f 7302 	mov.w	r3, #520	; 0x208
 800bd4c:	f8ad 300c 	strh.w	r3, [sp, #12]
 800bd50:	bf0c      	ite	eq
 800bd52:	4623      	moveq	r3, r4
 800bd54:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bd58:	9302      	str	r3, [sp, #8]
 800bd5a:	9305      	str	r3, [sp, #20]
 800bd5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bd60:	4602      	mov	r2, r0
 800bd62:	9100      	str	r1, [sp, #0]
 800bd64:	9104      	str	r1, [sp, #16]
 800bd66:	f8ad 300e 	strh.w	r3, [sp, #14]
 800bd6a:	4669      	mov	r1, sp
 800bd6c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800bd6e:	4628      	mov	r0, r5
 800bd70:	f7fd fb9a 	bl	80094a8 <_svfprintf_r>
 800bd74:	1c43      	adds	r3, r0, #1
 800bd76:	bfbc      	itt	lt
 800bd78:	238b      	movlt	r3, #139	; 0x8b
 800bd7a:	602b      	strlt	r3, [r5, #0]
 800bd7c:	2c00      	cmp	r4, #0
 800bd7e:	d0e1      	beq.n	800bd44 <_vsnprintf_r+0x14>
 800bd80:	2200      	movs	r2, #0
 800bd82:	9b00      	ldr	r3, [sp, #0]
 800bd84:	701a      	strb	r2, [r3, #0]
 800bd86:	e7dd      	b.n	800bd44 <_vsnprintf_r+0x14>

0800bd88 <vsnprintf>:
 800bd88:	b507      	push	{r0, r1, r2, lr}
 800bd8a:	9300      	str	r3, [sp, #0]
 800bd8c:	4613      	mov	r3, r2
 800bd8e:	460a      	mov	r2, r1
 800bd90:	4601      	mov	r1, r0
 800bd92:	4803      	ldr	r0, [pc, #12]	; (800bda0 <vsnprintf+0x18>)
 800bd94:	6800      	ldr	r0, [r0, #0]
 800bd96:	f7ff ffcb 	bl	800bd30 <_vsnprintf_r>
 800bd9a:	b003      	add	sp, #12
 800bd9c:	f85d fb04 	ldr.w	pc, [sp], #4
 800bda0:	20000068 	.word	0x20000068

0800bda4 <__swsetup_r>:
 800bda4:	b538      	push	{r3, r4, r5, lr}
 800bda6:	4b2a      	ldr	r3, [pc, #168]	; (800be50 <__swsetup_r+0xac>)
 800bda8:	4605      	mov	r5, r0
 800bdaa:	6818      	ldr	r0, [r3, #0]
 800bdac:	460c      	mov	r4, r1
 800bdae:	b118      	cbz	r0, 800bdb8 <__swsetup_r+0x14>
 800bdb0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800bdb2:	b90b      	cbnz	r3, 800bdb8 <__swsetup_r+0x14>
 800bdb4:	f000 ffa4 	bl	800cd00 <__sinit>
 800bdb8:	89a3      	ldrh	r3, [r4, #12]
 800bdba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bdbe:	0718      	lsls	r0, r3, #28
 800bdc0:	d422      	bmi.n	800be08 <__swsetup_r+0x64>
 800bdc2:	06d9      	lsls	r1, r3, #27
 800bdc4:	d407      	bmi.n	800bdd6 <__swsetup_r+0x32>
 800bdc6:	2309      	movs	r3, #9
 800bdc8:	602b      	str	r3, [r5, #0]
 800bdca:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bdce:	f04f 30ff 	mov.w	r0, #4294967295
 800bdd2:	81a3      	strh	r3, [r4, #12]
 800bdd4:	e034      	b.n	800be40 <__swsetup_r+0x9c>
 800bdd6:	0758      	lsls	r0, r3, #29
 800bdd8:	d512      	bpl.n	800be00 <__swsetup_r+0x5c>
 800bdda:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bddc:	b141      	cbz	r1, 800bdf0 <__swsetup_r+0x4c>
 800bdde:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800bde2:	4299      	cmp	r1, r3
 800bde4:	d002      	beq.n	800bdec <__swsetup_r+0x48>
 800bde6:	4628      	mov	r0, r5
 800bde8:	f001 f81a 	bl	800ce20 <_free_r>
 800bdec:	2300      	movs	r3, #0
 800bdee:	6323      	str	r3, [r4, #48]	; 0x30
 800bdf0:	89a3      	ldrh	r3, [r4, #12]
 800bdf2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bdf6:	81a3      	strh	r3, [r4, #12]
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	6063      	str	r3, [r4, #4]
 800bdfc:	6923      	ldr	r3, [r4, #16]
 800bdfe:	6023      	str	r3, [r4, #0]
 800be00:	89a3      	ldrh	r3, [r4, #12]
 800be02:	f043 0308 	orr.w	r3, r3, #8
 800be06:	81a3      	strh	r3, [r4, #12]
 800be08:	6923      	ldr	r3, [r4, #16]
 800be0a:	b94b      	cbnz	r3, 800be20 <__swsetup_r+0x7c>
 800be0c:	89a3      	ldrh	r3, [r4, #12]
 800be0e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800be12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be16:	d003      	beq.n	800be20 <__swsetup_r+0x7c>
 800be18:	4621      	mov	r1, r4
 800be1a:	4628      	mov	r0, r5
 800be1c:	f001 fa5e 	bl	800d2dc <__smakebuf_r>
 800be20:	89a0      	ldrh	r0, [r4, #12]
 800be22:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800be26:	f010 0301 	ands.w	r3, r0, #1
 800be2a:	d00a      	beq.n	800be42 <__swsetup_r+0x9e>
 800be2c:	2300      	movs	r3, #0
 800be2e:	60a3      	str	r3, [r4, #8]
 800be30:	6963      	ldr	r3, [r4, #20]
 800be32:	425b      	negs	r3, r3
 800be34:	61a3      	str	r3, [r4, #24]
 800be36:	6923      	ldr	r3, [r4, #16]
 800be38:	b943      	cbnz	r3, 800be4c <__swsetup_r+0xa8>
 800be3a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800be3e:	d1c4      	bne.n	800bdca <__swsetup_r+0x26>
 800be40:	bd38      	pop	{r3, r4, r5, pc}
 800be42:	0781      	lsls	r1, r0, #30
 800be44:	bf58      	it	pl
 800be46:	6963      	ldrpl	r3, [r4, #20]
 800be48:	60a3      	str	r3, [r4, #8]
 800be4a:	e7f4      	b.n	800be36 <__swsetup_r+0x92>
 800be4c:	2000      	movs	r0, #0
 800be4e:	e7f7      	b.n	800be40 <__swsetup_r+0x9c>
 800be50:	20000068 	.word	0x20000068

0800be54 <register_fini>:
 800be54:	4b02      	ldr	r3, [pc, #8]	; (800be60 <register_fini+0xc>)
 800be56:	b113      	cbz	r3, 800be5e <register_fini+0xa>
 800be58:	4802      	ldr	r0, [pc, #8]	; (800be64 <register_fini+0x10>)
 800be5a:	f000 b805 	b.w	800be68 <atexit>
 800be5e:	4770      	bx	lr
 800be60:	00000000 	.word	0x00000000
 800be64:	0800cd51 	.word	0x0800cd51

0800be68 <atexit>:
 800be68:	2300      	movs	r3, #0
 800be6a:	4601      	mov	r1, r0
 800be6c:	461a      	mov	r2, r3
 800be6e:	4618      	mov	r0, r3
 800be70:	f002 bddc 	b.w	800ea2c <__register_exitproc>

0800be74 <quorem>:
 800be74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be78:	6903      	ldr	r3, [r0, #16]
 800be7a:	690c      	ldr	r4, [r1, #16]
 800be7c:	4607      	mov	r7, r0
 800be7e:	42a3      	cmp	r3, r4
 800be80:	f2c0 8083 	blt.w	800bf8a <quorem+0x116>
 800be84:	3c01      	subs	r4, #1
 800be86:	f100 0514 	add.w	r5, r0, #20
 800be8a:	f101 0814 	add.w	r8, r1, #20
 800be8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800be92:	9301      	str	r3, [sp, #4]
 800be94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800be98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800be9c:	3301      	adds	r3, #1
 800be9e:	429a      	cmp	r2, r3
 800bea0:	fbb2 f6f3 	udiv	r6, r2, r3
 800bea4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bea8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800beac:	d332      	bcc.n	800bf14 <quorem+0xa0>
 800beae:	f04f 0e00 	mov.w	lr, #0
 800beb2:	4640      	mov	r0, r8
 800beb4:	46ac      	mov	ip, r5
 800beb6:	46f2      	mov	sl, lr
 800beb8:	f850 2b04 	ldr.w	r2, [r0], #4
 800bebc:	b293      	uxth	r3, r2
 800bebe:	fb06 e303 	mla	r3, r6, r3, lr
 800bec2:	0c12      	lsrs	r2, r2, #16
 800bec4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800bec8:	fb06 e202 	mla	r2, r6, r2, lr
 800becc:	b29b      	uxth	r3, r3
 800bece:	ebaa 0303 	sub.w	r3, sl, r3
 800bed2:	f8dc a000 	ldr.w	sl, [ip]
 800bed6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800beda:	fa1f fa8a 	uxth.w	sl, sl
 800bede:	4453      	add	r3, sl
 800bee0:	fa1f fa82 	uxth.w	sl, r2
 800bee4:	f8dc 2000 	ldr.w	r2, [ip]
 800bee8:	4581      	cmp	r9, r0
 800beea:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800beee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bef2:	b29b      	uxth	r3, r3
 800bef4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bef8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800befc:	f84c 3b04 	str.w	r3, [ip], #4
 800bf00:	d2da      	bcs.n	800beb8 <quorem+0x44>
 800bf02:	f855 300b 	ldr.w	r3, [r5, fp]
 800bf06:	b92b      	cbnz	r3, 800bf14 <quorem+0xa0>
 800bf08:	9b01      	ldr	r3, [sp, #4]
 800bf0a:	3b04      	subs	r3, #4
 800bf0c:	429d      	cmp	r5, r3
 800bf0e:	461a      	mov	r2, r3
 800bf10:	d32f      	bcc.n	800bf72 <quorem+0xfe>
 800bf12:	613c      	str	r4, [r7, #16]
 800bf14:	4638      	mov	r0, r7
 800bf16:	f001 fc83 	bl	800d820 <__mcmp>
 800bf1a:	2800      	cmp	r0, #0
 800bf1c:	db25      	blt.n	800bf6a <quorem+0xf6>
 800bf1e:	4628      	mov	r0, r5
 800bf20:	f04f 0c00 	mov.w	ip, #0
 800bf24:	3601      	adds	r6, #1
 800bf26:	f858 1b04 	ldr.w	r1, [r8], #4
 800bf2a:	f8d0 e000 	ldr.w	lr, [r0]
 800bf2e:	b28b      	uxth	r3, r1
 800bf30:	ebac 0303 	sub.w	r3, ip, r3
 800bf34:	fa1f f28e 	uxth.w	r2, lr
 800bf38:	4413      	add	r3, r2
 800bf3a:	0c0a      	lsrs	r2, r1, #16
 800bf3c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bf40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bf44:	b29b      	uxth	r3, r3
 800bf46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bf4a:	45c1      	cmp	r9, r8
 800bf4c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bf50:	f840 3b04 	str.w	r3, [r0], #4
 800bf54:	d2e7      	bcs.n	800bf26 <quorem+0xb2>
 800bf56:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bf5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bf5e:	b922      	cbnz	r2, 800bf6a <quorem+0xf6>
 800bf60:	3b04      	subs	r3, #4
 800bf62:	429d      	cmp	r5, r3
 800bf64:	461a      	mov	r2, r3
 800bf66:	d30a      	bcc.n	800bf7e <quorem+0x10a>
 800bf68:	613c      	str	r4, [r7, #16]
 800bf6a:	4630      	mov	r0, r6
 800bf6c:	b003      	add	sp, #12
 800bf6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf72:	6812      	ldr	r2, [r2, #0]
 800bf74:	3b04      	subs	r3, #4
 800bf76:	2a00      	cmp	r2, #0
 800bf78:	d1cb      	bne.n	800bf12 <quorem+0x9e>
 800bf7a:	3c01      	subs	r4, #1
 800bf7c:	e7c6      	b.n	800bf0c <quorem+0x98>
 800bf7e:	6812      	ldr	r2, [r2, #0]
 800bf80:	3b04      	subs	r3, #4
 800bf82:	2a00      	cmp	r2, #0
 800bf84:	d1f0      	bne.n	800bf68 <quorem+0xf4>
 800bf86:	3c01      	subs	r4, #1
 800bf88:	e7eb      	b.n	800bf62 <quorem+0xee>
 800bf8a:	2000      	movs	r0, #0
 800bf8c:	e7ee      	b.n	800bf6c <quorem+0xf8>
	...

0800bf90 <_dtoa_r>:
 800bf90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf94:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800bf96:	b097      	sub	sp, #92	; 0x5c
 800bf98:	4681      	mov	r9, r0
 800bf9a:	4614      	mov	r4, r2
 800bf9c:	461d      	mov	r5, r3
 800bf9e:	4692      	mov	sl, r2
 800bfa0:	469b      	mov	fp, r3
 800bfa2:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800bfa4:	b149      	cbz	r1, 800bfba <_dtoa_r+0x2a>
 800bfa6:	2301      	movs	r3, #1
 800bfa8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bfaa:	4093      	lsls	r3, r2
 800bfac:	608b      	str	r3, [r1, #8]
 800bfae:	604a      	str	r2, [r1, #4]
 800bfb0:	f001 fa2f 	bl	800d412 <_Bfree>
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800bfba:	1e2b      	subs	r3, r5, #0
 800bfbc:	bfad      	iteet	ge
 800bfbe:	2300      	movge	r3, #0
 800bfc0:	2201      	movlt	r2, #1
 800bfc2:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800bfc6:	6033      	strge	r3, [r6, #0]
 800bfc8:	4ba3      	ldr	r3, [pc, #652]	; (800c258 <_dtoa_r+0x2c8>)
 800bfca:	bfb8      	it	lt
 800bfcc:	6032      	strlt	r2, [r6, #0]
 800bfce:	ea33 030b 	bics.w	r3, r3, fp
 800bfd2:	f8cd b00c 	str.w	fp, [sp, #12]
 800bfd6:	d119      	bne.n	800c00c <_dtoa_r+0x7c>
 800bfd8:	f242 730f 	movw	r3, #9999	; 0x270f
 800bfdc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800bfde:	6013      	str	r3, [r2, #0]
 800bfe0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bfe4:	4323      	orrs	r3, r4
 800bfe6:	f000 857b 	beq.w	800cae0 <_dtoa_r+0xb50>
 800bfea:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bfec:	b90b      	cbnz	r3, 800bff2 <_dtoa_r+0x62>
 800bfee:	4b9b      	ldr	r3, [pc, #620]	; (800c25c <_dtoa_r+0x2cc>)
 800bff0:	e020      	b.n	800c034 <_dtoa_r+0xa4>
 800bff2:	4b9a      	ldr	r3, [pc, #616]	; (800c25c <_dtoa_r+0x2cc>)
 800bff4:	9306      	str	r3, [sp, #24]
 800bff6:	3303      	adds	r3, #3
 800bff8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bffa:	6013      	str	r3, [r2, #0]
 800bffc:	9806      	ldr	r0, [sp, #24]
 800bffe:	b017      	add	sp, #92	; 0x5c
 800c000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c004:	4b96      	ldr	r3, [pc, #600]	; (800c260 <_dtoa_r+0x2d0>)
 800c006:	9306      	str	r3, [sp, #24]
 800c008:	3308      	adds	r3, #8
 800c00a:	e7f5      	b.n	800bff8 <_dtoa_r+0x68>
 800c00c:	2200      	movs	r2, #0
 800c00e:	2300      	movs	r3, #0
 800c010:	4650      	mov	r0, sl
 800c012:	4659      	mov	r1, fp
 800c014:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800c018:	f7f4 fcc6 	bl	80009a8 <__aeabi_dcmpeq>
 800c01c:	4607      	mov	r7, r0
 800c01e:	b158      	cbz	r0, 800c038 <_dtoa_r+0xa8>
 800c020:	2301      	movs	r3, #1
 800c022:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c024:	6013      	str	r3, [r2, #0]
 800c026:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c028:	2b00      	cmp	r3, #0
 800c02a:	f000 8556 	beq.w	800cada <_dtoa_r+0xb4a>
 800c02e:	488d      	ldr	r0, [pc, #564]	; (800c264 <_dtoa_r+0x2d4>)
 800c030:	6018      	str	r0, [r3, #0]
 800c032:	1e43      	subs	r3, r0, #1
 800c034:	9306      	str	r3, [sp, #24]
 800c036:	e7e1      	b.n	800bffc <_dtoa_r+0x6c>
 800c038:	ab14      	add	r3, sp, #80	; 0x50
 800c03a:	9301      	str	r3, [sp, #4]
 800c03c:	ab15      	add	r3, sp, #84	; 0x54
 800c03e:	9300      	str	r3, [sp, #0]
 800c040:	4648      	mov	r0, r9
 800c042:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c046:	f001 fc97 	bl	800d978 <__d2b>
 800c04a:	9b03      	ldr	r3, [sp, #12]
 800c04c:	4680      	mov	r8, r0
 800c04e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800c052:	2e00      	cmp	r6, #0
 800c054:	d07f      	beq.n	800c156 <_dtoa_r+0x1c6>
 800c056:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c05a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c05c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800c060:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c064:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800c068:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800c06c:	9713      	str	r7, [sp, #76]	; 0x4c
 800c06e:	2200      	movs	r2, #0
 800c070:	4b7d      	ldr	r3, [pc, #500]	; (800c268 <_dtoa_r+0x2d8>)
 800c072:	f7f4 f879 	bl	8000168 <__aeabi_dsub>
 800c076:	a372      	add	r3, pc, #456	; (adr r3, 800c240 <_dtoa_r+0x2b0>)
 800c078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c07c:	f7f4 fa2c 	bl	80004d8 <__aeabi_dmul>
 800c080:	a371      	add	r3, pc, #452	; (adr r3, 800c248 <_dtoa_r+0x2b8>)
 800c082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c086:	f7f4 f871 	bl	800016c <__adddf3>
 800c08a:	4604      	mov	r4, r0
 800c08c:	4630      	mov	r0, r6
 800c08e:	460d      	mov	r5, r1
 800c090:	f7f4 f9b8 	bl	8000404 <__aeabi_i2d>
 800c094:	a36e      	add	r3, pc, #440	; (adr r3, 800c250 <_dtoa_r+0x2c0>)
 800c096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c09a:	f7f4 fa1d 	bl	80004d8 <__aeabi_dmul>
 800c09e:	4602      	mov	r2, r0
 800c0a0:	460b      	mov	r3, r1
 800c0a2:	4620      	mov	r0, r4
 800c0a4:	4629      	mov	r1, r5
 800c0a6:	f7f4 f861 	bl	800016c <__adddf3>
 800c0aa:	4604      	mov	r4, r0
 800c0ac:	460d      	mov	r5, r1
 800c0ae:	f7f4 fcc3 	bl	8000a38 <__aeabi_d2iz>
 800c0b2:	2200      	movs	r2, #0
 800c0b4:	9003      	str	r0, [sp, #12]
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	4620      	mov	r0, r4
 800c0ba:	4629      	mov	r1, r5
 800c0bc:	f7f4 fc7e 	bl	80009bc <__aeabi_dcmplt>
 800c0c0:	b150      	cbz	r0, 800c0d8 <_dtoa_r+0x148>
 800c0c2:	9803      	ldr	r0, [sp, #12]
 800c0c4:	f7f4 f99e 	bl	8000404 <__aeabi_i2d>
 800c0c8:	4622      	mov	r2, r4
 800c0ca:	462b      	mov	r3, r5
 800c0cc:	f7f4 fc6c 	bl	80009a8 <__aeabi_dcmpeq>
 800c0d0:	b910      	cbnz	r0, 800c0d8 <_dtoa_r+0x148>
 800c0d2:	9b03      	ldr	r3, [sp, #12]
 800c0d4:	3b01      	subs	r3, #1
 800c0d6:	9303      	str	r3, [sp, #12]
 800c0d8:	9b03      	ldr	r3, [sp, #12]
 800c0da:	2b16      	cmp	r3, #22
 800c0dc:	d858      	bhi.n	800c190 <_dtoa_r+0x200>
 800c0de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c0e2:	9a03      	ldr	r2, [sp, #12]
 800c0e4:	4b61      	ldr	r3, [pc, #388]	; (800c26c <_dtoa_r+0x2dc>)
 800c0e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c0ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ee:	f7f4 fc65 	bl	80009bc <__aeabi_dcmplt>
 800c0f2:	2800      	cmp	r0, #0
 800c0f4:	d04e      	beq.n	800c194 <_dtoa_r+0x204>
 800c0f6:	9b03      	ldr	r3, [sp, #12]
 800c0f8:	3b01      	subs	r3, #1
 800c0fa:	9303      	str	r3, [sp, #12]
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	930f      	str	r3, [sp, #60]	; 0x3c
 800c100:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c102:	1b9e      	subs	r6, r3, r6
 800c104:	1e73      	subs	r3, r6, #1
 800c106:	9309      	str	r3, [sp, #36]	; 0x24
 800c108:	bf49      	itett	mi
 800c10a:	f1c6 0301 	rsbmi	r3, r6, #1
 800c10e:	2300      	movpl	r3, #0
 800c110:	9308      	strmi	r3, [sp, #32]
 800c112:	2300      	movmi	r3, #0
 800c114:	bf54      	ite	pl
 800c116:	9308      	strpl	r3, [sp, #32]
 800c118:	9309      	strmi	r3, [sp, #36]	; 0x24
 800c11a:	9b03      	ldr	r3, [sp, #12]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	db3b      	blt.n	800c198 <_dtoa_r+0x208>
 800c120:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c122:	9a03      	ldr	r2, [sp, #12]
 800c124:	4413      	add	r3, r2
 800c126:	9309      	str	r3, [sp, #36]	; 0x24
 800c128:	2300      	movs	r3, #0
 800c12a:	920e      	str	r2, [sp, #56]	; 0x38
 800c12c:	930a      	str	r3, [sp, #40]	; 0x28
 800c12e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c130:	2b09      	cmp	r3, #9
 800c132:	d86b      	bhi.n	800c20c <_dtoa_r+0x27c>
 800c134:	2b05      	cmp	r3, #5
 800c136:	bfc4      	itt	gt
 800c138:	3b04      	subgt	r3, #4
 800c13a:	9320      	strgt	r3, [sp, #128]	; 0x80
 800c13c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c13e:	bfc8      	it	gt
 800c140:	2400      	movgt	r4, #0
 800c142:	f1a3 0302 	sub.w	r3, r3, #2
 800c146:	bfd8      	it	le
 800c148:	2401      	movle	r4, #1
 800c14a:	2b03      	cmp	r3, #3
 800c14c:	d869      	bhi.n	800c222 <_dtoa_r+0x292>
 800c14e:	e8df f003 	tbb	[pc, r3]
 800c152:	392c      	.short	0x392c
 800c154:	5b37      	.short	0x5b37
 800c156:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800c15a:	441e      	add	r6, r3
 800c15c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800c160:	2b20      	cmp	r3, #32
 800c162:	dd10      	ble.n	800c186 <_dtoa_r+0x1f6>
 800c164:	9a03      	ldr	r2, [sp, #12]
 800c166:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800c16a:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800c16e:	409a      	lsls	r2, r3
 800c170:	fa24 f000 	lsr.w	r0, r4, r0
 800c174:	4310      	orrs	r0, r2
 800c176:	f7f4 f935 	bl	80003e4 <__aeabi_ui2d>
 800c17a:	2301      	movs	r3, #1
 800c17c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800c180:	3e01      	subs	r6, #1
 800c182:	9313      	str	r3, [sp, #76]	; 0x4c
 800c184:	e773      	b.n	800c06e <_dtoa_r+0xde>
 800c186:	f1c3 0320 	rsb	r3, r3, #32
 800c18a:	fa04 f003 	lsl.w	r0, r4, r3
 800c18e:	e7f2      	b.n	800c176 <_dtoa_r+0x1e6>
 800c190:	2301      	movs	r3, #1
 800c192:	e7b4      	b.n	800c0fe <_dtoa_r+0x16e>
 800c194:	900f      	str	r0, [sp, #60]	; 0x3c
 800c196:	e7b3      	b.n	800c100 <_dtoa_r+0x170>
 800c198:	9b08      	ldr	r3, [sp, #32]
 800c19a:	9a03      	ldr	r2, [sp, #12]
 800c19c:	1a9b      	subs	r3, r3, r2
 800c19e:	9308      	str	r3, [sp, #32]
 800c1a0:	4253      	negs	r3, r2
 800c1a2:	930a      	str	r3, [sp, #40]	; 0x28
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	930e      	str	r3, [sp, #56]	; 0x38
 800c1a8:	e7c1      	b.n	800c12e <_dtoa_r+0x19e>
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	930b      	str	r3, [sp, #44]	; 0x2c
 800c1ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	dc39      	bgt.n	800c228 <_dtoa_r+0x298>
 800c1b4:	2301      	movs	r3, #1
 800c1b6:	461a      	mov	r2, r3
 800c1b8:	9304      	str	r3, [sp, #16]
 800c1ba:	9307      	str	r3, [sp, #28]
 800c1bc:	9221      	str	r2, [sp, #132]	; 0x84
 800c1be:	e00c      	b.n	800c1da <_dtoa_r+0x24a>
 800c1c0:	2301      	movs	r3, #1
 800c1c2:	e7f3      	b.n	800c1ac <_dtoa_r+0x21c>
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c1c8:	930b      	str	r3, [sp, #44]	; 0x2c
 800c1ca:	9b03      	ldr	r3, [sp, #12]
 800c1cc:	4413      	add	r3, r2
 800c1ce:	9304      	str	r3, [sp, #16]
 800c1d0:	3301      	adds	r3, #1
 800c1d2:	2b01      	cmp	r3, #1
 800c1d4:	9307      	str	r3, [sp, #28]
 800c1d6:	bfb8      	it	lt
 800c1d8:	2301      	movlt	r3, #1
 800c1da:	2200      	movs	r2, #0
 800c1dc:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800c1e0:	2204      	movs	r2, #4
 800c1e2:	f102 0014 	add.w	r0, r2, #20
 800c1e6:	4298      	cmp	r0, r3
 800c1e8:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800c1ec:	d920      	bls.n	800c230 <_dtoa_r+0x2a0>
 800c1ee:	4648      	mov	r0, r9
 800c1f0:	f001 f8ea 	bl	800d3c8 <_Balloc>
 800c1f4:	9006      	str	r0, [sp, #24]
 800c1f6:	2800      	cmp	r0, #0
 800c1f8:	d13e      	bne.n	800c278 <_dtoa_r+0x2e8>
 800c1fa:	4602      	mov	r2, r0
 800c1fc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c200:	4b1b      	ldr	r3, [pc, #108]	; (800c270 <_dtoa_r+0x2e0>)
 800c202:	481c      	ldr	r0, [pc, #112]	; (800c274 <_dtoa_r+0x2e4>)
 800c204:	f002 fc52 	bl	800eaac <__assert_func>
 800c208:	2301      	movs	r3, #1
 800c20a:	e7dc      	b.n	800c1c6 <_dtoa_r+0x236>
 800c20c:	2401      	movs	r4, #1
 800c20e:	2300      	movs	r3, #0
 800c210:	940b      	str	r4, [sp, #44]	; 0x2c
 800c212:	9320      	str	r3, [sp, #128]	; 0x80
 800c214:	f04f 33ff 	mov.w	r3, #4294967295
 800c218:	2200      	movs	r2, #0
 800c21a:	9304      	str	r3, [sp, #16]
 800c21c:	9307      	str	r3, [sp, #28]
 800c21e:	2312      	movs	r3, #18
 800c220:	e7cc      	b.n	800c1bc <_dtoa_r+0x22c>
 800c222:	2301      	movs	r3, #1
 800c224:	930b      	str	r3, [sp, #44]	; 0x2c
 800c226:	e7f5      	b.n	800c214 <_dtoa_r+0x284>
 800c228:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c22a:	9304      	str	r3, [sp, #16]
 800c22c:	9307      	str	r3, [sp, #28]
 800c22e:	e7d4      	b.n	800c1da <_dtoa_r+0x24a>
 800c230:	3101      	adds	r1, #1
 800c232:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800c236:	0052      	lsls	r2, r2, #1
 800c238:	e7d3      	b.n	800c1e2 <_dtoa_r+0x252>
 800c23a:	bf00      	nop
 800c23c:	f3af 8000 	nop.w
 800c240:	636f4361 	.word	0x636f4361
 800c244:	3fd287a7 	.word	0x3fd287a7
 800c248:	8b60c8b3 	.word	0x8b60c8b3
 800c24c:	3fc68a28 	.word	0x3fc68a28
 800c250:	509f79fb 	.word	0x509f79fb
 800c254:	3fd34413 	.word	0x3fd34413
 800c258:	7ff00000 	.word	0x7ff00000
 800c25c:	080126f0 	.word	0x080126f0
 800c260:	080126f4 	.word	0x080126f4
 800c264:	080126af 	.word	0x080126af
 800c268:	3ff80000 	.word	0x3ff80000
 800c26c:	080127f8 	.word	0x080127f8
 800c270:	080126fd 	.word	0x080126fd
 800c274:	0801270e 	.word	0x0801270e
 800c278:	9b06      	ldr	r3, [sp, #24]
 800c27a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800c27e:	9b07      	ldr	r3, [sp, #28]
 800c280:	2b0e      	cmp	r3, #14
 800c282:	f200 80a1 	bhi.w	800c3c8 <_dtoa_r+0x438>
 800c286:	2c00      	cmp	r4, #0
 800c288:	f000 809e 	beq.w	800c3c8 <_dtoa_r+0x438>
 800c28c:	9b03      	ldr	r3, [sp, #12]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	dd34      	ble.n	800c2fc <_dtoa_r+0x36c>
 800c292:	4a96      	ldr	r2, [pc, #600]	; (800c4ec <_dtoa_r+0x55c>)
 800c294:	f003 030f 	and.w	r3, r3, #15
 800c298:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c29c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c2a0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800c2a4:	9b03      	ldr	r3, [sp, #12]
 800c2a6:	05d8      	lsls	r0, r3, #23
 800c2a8:	ea4f 1523 	mov.w	r5, r3, asr #4
 800c2ac:	d516      	bpl.n	800c2dc <_dtoa_r+0x34c>
 800c2ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c2b2:	4b8f      	ldr	r3, [pc, #572]	; (800c4f0 <_dtoa_r+0x560>)
 800c2b4:	2603      	movs	r6, #3
 800c2b6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c2ba:	f7f4 fa37 	bl	800072c <__aeabi_ddiv>
 800c2be:	4682      	mov	sl, r0
 800c2c0:	468b      	mov	fp, r1
 800c2c2:	f005 050f 	and.w	r5, r5, #15
 800c2c6:	4c8a      	ldr	r4, [pc, #552]	; (800c4f0 <_dtoa_r+0x560>)
 800c2c8:	b955      	cbnz	r5, 800c2e0 <_dtoa_r+0x350>
 800c2ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c2ce:	4650      	mov	r0, sl
 800c2d0:	4659      	mov	r1, fp
 800c2d2:	f7f4 fa2b 	bl	800072c <__aeabi_ddiv>
 800c2d6:	4682      	mov	sl, r0
 800c2d8:	468b      	mov	fp, r1
 800c2da:	e028      	b.n	800c32e <_dtoa_r+0x39e>
 800c2dc:	2602      	movs	r6, #2
 800c2de:	e7f2      	b.n	800c2c6 <_dtoa_r+0x336>
 800c2e0:	07e9      	lsls	r1, r5, #31
 800c2e2:	d508      	bpl.n	800c2f6 <_dtoa_r+0x366>
 800c2e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c2e8:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c2ec:	f7f4 f8f4 	bl	80004d8 <__aeabi_dmul>
 800c2f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c2f4:	3601      	adds	r6, #1
 800c2f6:	106d      	asrs	r5, r5, #1
 800c2f8:	3408      	adds	r4, #8
 800c2fa:	e7e5      	b.n	800c2c8 <_dtoa_r+0x338>
 800c2fc:	f000 809f 	beq.w	800c43e <_dtoa_r+0x4ae>
 800c300:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c304:	9b03      	ldr	r3, [sp, #12]
 800c306:	2602      	movs	r6, #2
 800c308:	425c      	negs	r4, r3
 800c30a:	4b78      	ldr	r3, [pc, #480]	; (800c4ec <_dtoa_r+0x55c>)
 800c30c:	f004 020f 	and.w	r2, r4, #15
 800c310:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c314:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c318:	f7f4 f8de 	bl	80004d8 <__aeabi_dmul>
 800c31c:	2300      	movs	r3, #0
 800c31e:	4682      	mov	sl, r0
 800c320:	468b      	mov	fp, r1
 800c322:	4d73      	ldr	r5, [pc, #460]	; (800c4f0 <_dtoa_r+0x560>)
 800c324:	1124      	asrs	r4, r4, #4
 800c326:	2c00      	cmp	r4, #0
 800c328:	d17e      	bne.n	800c428 <_dtoa_r+0x498>
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d1d3      	bne.n	800c2d6 <_dtoa_r+0x346>
 800c32e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c330:	2b00      	cmp	r3, #0
 800c332:	f000 8086 	beq.w	800c442 <_dtoa_r+0x4b2>
 800c336:	2200      	movs	r2, #0
 800c338:	4650      	mov	r0, sl
 800c33a:	4659      	mov	r1, fp
 800c33c:	4b6d      	ldr	r3, [pc, #436]	; (800c4f4 <_dtoa_r+0x564>)
 800c33e:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800c342:	f7f4 fb3b 	bl	80009bc <__aeabi_dcmplt>
 800c346:	2800      	cmp	r0, #0
 800c348:	d07b      	beq.n	800c442 <_dtoa_r+0x4b2>
 800c34a:	9b07      	ldr	r3, [sp, #28]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d078      	beq.n	800c442 <_dtoa_r+0x4b2>
 800c350:	9b04      	ldr	r3, [sp, #16]
 800c352:	2b00      	cmp	r3, #0
 800c354:	dd36      	ble.n	800c3c4 <_dtoa_r+0x434>
 800c356:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c35a:	9b03      	ldr	r3, [sp, #12]
 800c35c:	2200      	movs	r2, #0
 800c35e:	1e5d      	subs	r5, r3, #1
 800c360:	4b65      	ldr	r3, [pc, #404]	; (800c4f8 <_dtoa_r+0x568>)
 800c362:	f7f4 f8b9 	bl	80004d8 <__aeabi_dmul>
 800c366:	4682      	mov	sl, r0
 800c368:	468b      	mov	fp, r1
 800c36a:	9c04      	ldr	r4, [sp, #16]
 800c36c:	3601      	adds	r6, #1
 800c36e:	4630      	mov	r0, r6
 800c370:	f7f4 f848 	bl	8000404 <__aeabi_i2d>
 800c374:	4652      	mov	r2, sl
 800c376:	465b      	mov	r3, fp
 800c378:	f7f4 f8ae 	bl	80004d8 <__aeabi_dmul>
 800c37c:	2200      	movs	r2, #0
 800c37e:	4b5f      	ldr	r3, [pc, #380]	; (800c4fc <_dtoa_r+0x56c>)
 800c380:	f7f3 fef4 	bl	800016c <__adddf3>
 800c384:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c388:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c38c:	9611      	str	r6, [sp, #68]	; 0x44
 800c38e:	2c00      	cmp	r4, #0
 800c390:	d15a      	bne.n	800c448 <_dtoa_r+0x4b8>
 800c392:	2200      	movs	r2, #0
 800c394:	4650      	mov	r0, sl
 800c396:	4659      	mov	r1, fp
 800c398:	4b59      	ldr	r3, [pc, #356]	; (800c500 <_dtoa_r+0x570>)
 800c39a:	f7f3 fee5 	bl	8000168 <__aeabi_dsub>
 800c39e:	4633      	mov	r3, r6
 800c3a0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c3a2:	4682      	mov	sl, r0
 800c3a4:	468b      	mov	fp, r1
 800c3a6:	f7f4 fb27 	bl	80009f8 <__aeabi_dcmpgt>
 800c3aa:	2800      	cmp	r0, #0
 800c3ac:	f040 828b 	bne.w	800c8c6 <_dtoa_r+0x936>
 800c3b0:	4650      	mov	r0, sl
 800c3b2:	4659      	mov	r1, fp
 800c3b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c3b6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c3ba:	f7f4 faff 	bl	80009bc <__aeabi_dcmplt>
 800c3be:	2800      	cmp	r0, #0
 800c3c0:	f040 827f 	bne.w	800c8c2 <_dtoa_r+0x932>
 800c3c4:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800c3c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	f2c0 814d 	blt.w	800c66a <_dtoa_r+0x6da>
 800c3d0:	9a03      	ldr	r2, [sp, #12]
 800c3d2:	2a0e      	cmp	r2, #14
 800c3d4:	f300 8149 	bgt.w	800c66a <_dtoa_r+0x6da>
 800c3d8:	4b44      	ldr	r3, [pc, #272]	; (800c4ec <_dtoa_r+0x55c>)
 800c3da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c3de:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c3e2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c3e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	f280 80d6 	bge.w	800c59a <_dtoa_r+0x60a>
 800c3ee:	9b07      	ldr	r3, [sp, #28]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	f300 80d2 	bgt.w	800c59a <_dtoa_r+0x60a>
 800c3f6:	f040 8263 	bne.w	800c8c0 <_dtoa_r+0x930>
 800c3fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c3fe:	2200      	movs	r2, #0
 800c400:	4b3f      	ldr	r3, [pc, #252]	; (800c500 <_dtoa_r+0x570>)
 800c402:	f7f4 f869 	bl	80004d8 <__aeabi_dmul>
 800c406:	4652      	mov	r2, sl
 800c408:	465b      	mov	r3, fp
 800c40a:	f7f4 faeb 	bl	80009e4 <__aeabi_dcmpge>
 800c40e:	9c07      	ldr	r4, [sp, #28]
 800c410:	4625      	mov	r5, r4
 800c412:	2800      	cmp	r0, #0
 800c414:	f040 823c 	bne.w	800c890 <_dtoa_r+0x900>
 800c418:	2331      	movs	r3, #49	; 0x31
 800c41a:	9e06      	ldr	r6, [sp, #24]
 800c41c:	f806 3b01 	strb.w	r3, [r6], #1
 800c420:	9b03      	ldr	r3, [sp, #12]
 800c422:	3301      	adds	r3, #1
 800c424:	9303      	str	r3, [sp, #12]
 800c426:	e237      	b.n	800c898 <_dtoa_r+0x908>
 800c428:	07e2      	lsls	r2, r4, #31
 800c42a:	d505      	bpl.n	800c438 <_dtoa_r+0x4a8>
 800c42c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c430:	f7f4 f852 	bl	80004d8 <__aeabi_dmul>
 800c434:	2301      	movs	r3, #1
 800c436:	3601      	adds	r6, #1
 800c438:	1064      	asrs	r4, r4, #1
 800c43a:	3508      	adds	r5, #8
 800c43c:	e773      	b.n	800c326 <_dtoa_r+0x396>
 800c43e:	2602      	movs	r6, #2
 800c440:	e775      	b.n	800c32e <_dtoa_r+0x39e>
 800c442:	9d03      	ldr	r5, [sp, #12]
 800c444:	9c07      	ldr	r4, [sp, #28]
 800c446:	e792      	b.n	800c36e <_dtoa_r+0x3de>
 800c448:	9906      	ldr	r1, [sp, #24]
 800c44a:	4b28      	ldr	r3, [pc, #160]	; (800c4ec <_dtoa_r+0x55c>)
 800c44c:	4421      	add	r1, r4
 800c44e:	9112      	str	r1, [sp, #72]	; 0x48
 800c450:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c452:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c456:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800c45a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c45e:	2900      	cmp	r1, #0
 800c460:	d052      	beq.n	800c508 <_dtoa_r+0x578>
 800c462:	2000      	movs	r0, #0
 800c464:	4927      	ldr	r1, [pc, #156]	; (800c504 <_dtoa_r+0x574>)
 800c466:	f7f4 f961 	bl	800072c <__aeabi_ddiv>
 800c46a:	4632      	mov	r2, r6
 800c46c:	463b      	mov	r3, r7
 800c46e:	f7f3 fe7b 	bl	8000168 <__aeabi_dsub>
 800c472:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c476:	9e06      	ldr	r6, [sp, #24]
 800c478:	4659      	mov	r1, fp
 800c47a:	4650      	mov	r0, sl
 800c47c:	f7f4 fadc 	bl	8000a38 <__aeabi_d2iz>
 800c480:	4604      	mov	r4, r0
 800c482:	f7f3 ffbf 	bl	8000404 <__aeabi_i2d>
 800c486:	4602      	mov	r2, r0
 800c488:	460b      	mov	r3, r1
 800c48a:	4650      	mov	r0, sl
 800c48c:	4659      	mov	r1, fp
 800c48e:	f7f3 fe6b 	bl	8000168 <__aeabi_dsub>
 800c492:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c496:	3430      	adds	r4, #48	; 0x30
 800c498:	f806 4b01 	strb.w	r4, [r6], #1
 800c49c:	4682      	mov	sl, r0
 800c49e:	468b      	mov	fp, r1
 800c4a0:	f7f4 fa8c 	bl	80009bc <__aeabi_dcmplt>
 800c4a4:	2800      	cmp	r0, #0
 800c4a6:	d170      	bne.n	800c58a <_dtoa_r+0x5fa>
 800c4a8:	4652      	mov	r2, sl
 800c4aa:	465b      	mov	r3, fp
 800c4ac:	2000      	movs	r0, #0
 800c4ae:	4911      	ldr	r1, [pc, #68]	; (800c4f4 <_dtoa_r+0x564>)
 800c4b0:	f7f3 fe5a 	bl	8000168 <__aeabi_dsub>
 800c4b4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c4b8:	f7f4 fa80 	bl	80009bc <__aeabi_dcmplt>
 800c4bc:	2800      	cmp	r0, #0
 800c4be:	f040 80b6 	bne.w	800c62e <_dtoa_r+0x69e>
 800c4c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c4c4:	429e      	cmp	r6, r3
 800c4c6:	f43f af7d 	beq.w	800c3c4 <_dtoa_r+0x434>
 800c4ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	4b09      	ldr	r3, [pc, #36]	; (800c4f8 <_dtoa_r+0x568>)
 800c4d2:	f7f4 f801 	bl	80004d8 <__aeabi_dmul>
 800c4d6:	2200      	movs	r2, #0
 800c4d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c4dc:	4b06      	ldr	r3, [pc, #24]	; (800c4f8 <_dtoa_r+0x568>)
 800c4de:	4650      	mov	r0, sl
 800c4e0:	4659      	mov	r1, fp
 800c4e2:	f7f3 fff9 	bl	80004d8 <__aeabi_dmul>
 800c4e6:	4682      	mov	sl, r0
 800c4e8:	468b      	mov	fp, r1
 800c4ea:	e7c5      	b.n	800c478 <_dtoa_r+0x4e8>
 800c4ec:	080127f8 	.word	0x080127f8
 800c4f0:	080127d0 	.word	0x080127d0
 800c4f4:	3ff00000 	.word	0x3ff00000
 800c4f8:	40240000 	.word	0x40240000
 800c4fc:	401c0000 	.word	0x401c0000
 800c500:	40140000 	.word	0x40140000
 800c504:	3fe00000 	.word	0x3fe00000
 800c508:	4630      	mov	r0, r6
 800c50a:	4639      	mov	r1, r7
 800c50c:	f7f3 ffe4 	bl	80004d8 <__aeabi_dmul>
 800c510:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c514:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800c516:	9e06      	ldr	r6, [sp, #24]
 800c518:	4659      	mov	r1, fp
 800c51a:	4650      	mov	r0, sl
 800c51c:	f7f4 fa8c 	bl	8000a38 <__aeabi_d2iz>
 800c520:	4604      	mov	r4, r0
 800c522:	f7f3 ff6f 	bl	8000404 <__aeabi_i2d>
 800c526:	4602      	mov	r2, r0
 800c528:	460b      	mov	r3, r1
 800c52a:	4650      	mov	r0, sl
 800c52c:	4659      	mov	r1, fp
 800c52e:	f7f3 fe1b 	bl	8000168 <__aeabi_dsub>
 800c532:	3430      	adds	r4, #48	; 0x30
 800c534:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c536:	f806 4b01 	strb.w	r4, [r6], #1
 800c53a:	429e      	cmp	r6, r3
 800c53c:	4682      	mov	sl, r0
 800c53e:	468b      	mov	fp, r1
 800c540:	f04f 0200 	mov.w	r2, #0
 800c544:	d123      	bne.n	800c58e <_dtoa_r+0x5fe>
 800c546:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c54a:	4bb2      	ldr	r3, [pc, #712]	; (800c814 <_dtoa_r+0x884>)
 800c54c:	f7f3 fe0e 	bl	800016c <__adddf3>
 800c550:	4602      	mov	r2, r0
 800c552:	460b      	mov	r3, r1
 800c554:	4650      	mov	r0, sl
 800c556:	4659      	mov	r1, fp
 800c558:	f7f4 fa4e 	bl	80009f8 <__aeabi_dcmpgt>
 800c55c:	2800      	cmp	r0, #0
 800c55e:	d166      	bne.n	800c62e <_dtoa_r+0x69e>
 800c560:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c564:	2000      	movs	r0, #0
 800c566:	49ab      	ldr	r1, [pc, #684]	; (800c814 <_dtoa_r+0x884>)
 800c568:	f7f3 fdfe 	bl	8000168 <__aeabi_dsub>
 800c56c:	4602      	mov	r2, r0
 800c56e:	460b      	mov	r3, r1
 800c570:	4650      	mov	r0, sl
 800c572:	4659      	mov	r1, fp
 800c574:	f7f4 fa22 	bl	80009bc <__aeabi_dcmplt>
 800c578:	2800      	cmp	r0, #0
 800c57a:	f43f af23 	beq.w	800c3c4 <_dtoa_r+0x434>
 800c57e:	463e      	mov	r6, r7
 800c580:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c584:	3f01      	subs	r7, #1
 800c586:	2b30      	cmp	r3, #48	; 0x30
 800c588:	d0f9      	beq.n	800c57e <_dtoa_r+0x5ee>
 800c58a:	9503      	str	r5, [sp, #12]
 800c58c:	e03e      	b.n	800c60c <_dtoa_r+0x67c>
 800c58e:	4ba2      	ldr	r3, [pc, #648]	; (800c818 <_dtoa_r+0x888>)
 800c590:	f7f3 ffa2 	bl	80004d8 <__aeabi_dmul>
 800c594:	4682      	mov	sl, r0
 800c596:	468b      	mov	fp, r1
 800c598:	e7be      	b.n	800c518 <_dtoa_r+0x588>
 800c59a:	4654      	mov	r4, sl
 800c59c:	f04f 0a00 	mov.w	sl, #0
 800c5a0:	465d      	mov	r5, fp
 800c5a2:	9e06      	ldr	r6, [sp, #24]
 800c5a4:	f8df b270 	ldr.w	fp, [pc, #624]	; 800c818 <_dtoa_r+0x888>
 800c5a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5ac:	4620      	mov	r0, r4
 800c5ae:	4629      	mov	r1, r5
 800c5b0:	f7f4 f8bc 	bl	800072c <__aeabi_ddiv>
 800c5b4:	f7f4 fa40 	bl	8000a38 <__aeabi_d2iz>
 800c5b8:	4607      	mov	r7, r0
 800c5ba:	f7f3 ff23 	bl	8000404 <__aeabi_i2d>
 800c5be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5c2:	f7f3 ff89 	bl	80004d8 <__aeabi_dmul>
 800c5c6:	4602      	mov	r2, r0
 800c5c8:	460b      	mov	r3, r1
 800c5ca:	4620      	mov	r0, r4
 800c5cc:	4629      	mov	r1, r5
 800c5ce:	f7f3 fdcb 	bl	8000168 <__aeabi_dsub>
 800c5d2:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800c5d6:	f806 4b01 	strb.w	r4, [r6], #1
 800c5da:	9c06      	ldr	r4, [sp, #24]
 800c5dc:	9d07      	ldr	r5, [sp, #28]
 800c5de:	1b34      	subs	r4, r6, r4
 800c5e0:	42a5      	cmp	r5, r4
 800c5e2:	4602      	mov	r2, r0
 800c5e4:	460b      	mov	r3, r1
 800c5e6:	d133      	bne.n	800c650 <_dtoa_r+0x6c0>
 800c5e8:	f7f3 fdc0 	bl	800016c <__adddf3>
 800c5ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5f0:	4604      	mov	r4, r0
 800c5f2:	460d      	mov	r5, r1
 800c5f4:	f7f4 fa00 	bl	80009f8 <__aeabi_dcmpgt>
 800c5f8:	b9c0      	cbnz	r0, 800c62c <_dtoa_r+0x69c>
 800c5fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5fe:	4620      	mov	r0, r4
 800c600:	4629      	mov	r1, r5
 800c602:	f7f4 f9d1 	bl	80009a8 <__aeabi_dcmpeq>
 800c606:	b108      	cbz	r0, 800c60c <_dtoa_r+0x67c>
 800c608:	07fb      	lsls	r3, r7, #31
 800c60a:	d40f      	bmi.n	800c62c <_dtoa_r+0x69c>
 800c60c:	4648      	mov	r0, r9
 800c60e:	4641      	mov	r1, r8
 800c610:	f000 feff 	bl	800d412 <_Bfree>
 800c614:	2300      	movs	r3, #0
 800c616:	9803      	ldr	r0, [sp, #12]
 800c618:	7033      	strb	r3, [r6, #0]
 800c61a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c61c:	3001      	adds	r0, #1
 800c61e:	6018      	str	r0, [r3, #0]
 800c620:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c622:	2b00      	cmp	r3, #0
 800c624:	f43f acea 	beq.w	800bffc <_dtoa_r+0x6c>
 800c628:	601e      	str	r6, [r3, #0]
 800c62a:	e4e7      	b.n	800bffc <_dtoa_r+0x6c>
 800c62c:	9d03      	ldr	r5, [sp, #12]
 800c62e:	4633      	mov	r3, r6
 800c630:	461e      	mov	r6, r3
 800c632:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c636:	2a39      	cmp	r2, #57	; 0x39
 800c638:	d106      	bne.n	800c648 <_dtoa_r+0x6b8>
 800c63a:	9a06      	ldr	r2, [sp, #24]
 800c63c:	429a      	cmp	r2, r3
 800c63e:	d1f7      	bne.n	800c630 <_dtoa_r+0x6a0>
 800c640:	2230      	movs	r2, #48	; 0x30
 800c642:	9906      	ldr	r1, [sp, #24]
 800c644:	3501      	adds	r5, #1
 800c646:	700a      	strb	r2, [r1, #0]
 800c648:	781a      	ldrb	r2, [r3, #0]
 800c64a:	3201      	adds	r2, #1
 800c64c:	701a      	strb	r2, [r3, #0]
 800c64e:	e79c      	b.n	800c58a <_dtoa_r+0x5fa>
 800c650:	4652      	mov	r2, sl
 800c652:	465b      	mov	r3, fp
 800c654:	f7f3 ff40 	bl	80004d8 <__aeabi_dmul>
 800c658:	2200      	movs	r2, #0
 800c65a:	2300      	movs	r3, #0
 800c65c:	4604      	mov	r4, r0
 800c65e:	460d      	mov	r5, r1
 800c660:	f7f4 f9a2 	bl	80009a8 <__aeabi_dcmpeq>
 800c664:	2800      	cmp	r0, #0
 800c666:	d09f      	beq.n	800c5a8 <_dtoa_r+0x618>
 800c668:	e7d0      	b.n	800c60c <_dtoa_r+0x67c>
 800c66a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c66c:	2a00      	cmp	r2, #0
 800c66e:	f000 80cb 	beq.w	800c808 <_dtoa_r+0x878>
 800c672:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c674:	2a01      	cmp	r2, #1
 800c676:	f300 80ae 	bgt.w	800c7d6 <_dtoa_r+0x846>
 800c67a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c67c:	2a00      	cmp	r2, #0
 800c67e:	f000 80a6 	beq.w	800c7ce <_dtoa_r+0x83e>
 800c682:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c686:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c688:	9e08      	ldr	r6, [sp, #32]
 800c68a:	9a08      	ldr	r2, [sp, #32]
 800c68c:	2101      	movs	r1, #1
 800c68e:	441a      	add	r2, r3
 800c690:	9208      	str	r2, [sp, #32]
 800c692:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c694:	4648      	mov	r0, r9
 800c696:	441a      	add	r2, r3
 800c698:	9209      	str	r2, [sp, #36]	; 0x24
 800c69a:	f000 ff5b 	bl	800d554 <__i2b>
 800c69e:	4605      	mov	r5, r0
 800c6a0:	2e00      	cmp	r6, #0
 800c6a2:	dd0c      	ble.n	800c6be <_dtoa_r+0x72e>
 800c6a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	dd09      	ble.n	800c6be <_dtoa_r+0x72e>
 800c6aa:	42b3      	cmp	r3, r6
 800c6ac:	bfa8      	it	ge
 800c6ae:	4633      	movge	r3, r6
 800c6b0:	9a08      	ldr	r2, [sp, #32]
 800c6b2:	1af6      	subs	r6, r6, r3
 800c6b4:	1ad2      	subs	r2, r2, r3
 800c6b6:	9208      	str	r2, [sp, #32]
 800c6b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c6ba:	1ad3      	subs	r3, r2, r3
 800c6bc:	9309      	str	r3, [sp, #36]	; 0x24
 800c6be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6c0:	b1f3      	cbz	r3, 800c700 <_dtoa_r+0x770>
 800c6c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	f000 80a3 	beq.w	800c810 <_dtoa_r+0x880>
 800c6ca:	2c00      	cmp	r4, #0
 800c6cc:	dd10      	ble.n	800c6f0 <_dtoa_r+0x760>
 800c6ce:	4629      	mov	r1, r5
 800c6d0:	4622      	mov	r2, r4
 800c6d2:	4648      	mov	r0, r9
 800c6d4:	f000 fff8 	bl	800d6c8 <__pow5mult>
 800c6d8:	4642      	mov	r2, r8
 800c6da:	4601      	mov	r1, r0
 800c6dc:	4605      	mov	r5, r0
 800c6de:	4648      	mov	r0, r9
 800c6e0:	f000 ff4e 	bl	800d580 <__multiply>
 800c6e4:	4607      	mov	r7, r0
 800c6e6:	4641      	mov	r1, r8
 800c6e8:	4648      	mov	r0, r9
 800c6ea:	f000 fe92 	bl	800d412 <_Bfree>
 800c6ee:	46b8      	mov	r8, r7
 800c6f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6f2:	1b1a      	subs	r2, r3, r4
 800c6f4:	d004      	beq.n	800c700 <_dtoa_r+0x770>
 800c6f6:	4641      	mov	r1, r8
 800c6f8:	4648      	mov	r0, r9
 800c6fa:	f000 ffe5 	bl	800d6c8 <__pow5mult>
 800c6fe:	4680      	mov	r8, r0
 800c700:	2101      	movs	r1, #1
 800c702:	4648      	mov	r0, r9
 800c704:	f000 ff26 	bl	800d554 <__i2b>
 800c708:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c70a:	4604      	mov	r4, r0
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	f340 8085 	ble.w	800c81c <_dtoa_r+0x88c>
 800c712:	461a      	mov	r2, r3
 800c714:	4601      	mov	r1, r0
 800c716:	4648      	mov	r0, r9
 800c718:	f000 ffd6 	bl	800d6c8 <__pow5mult>
 800c71c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c71e:	4604      	mov	r4, r0
 800c720:	2b01      	cmp	r3, #1
 800c722:	dd7e      	ble.n	800c822 <_dtoa_r+0x892>
 800c724:	2700      	movs	r7, #0
 800c726:	6923      	ldr	r3, [r4, #16]
 800c728:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c72c:	6918      	ldr	r0, [r3, #16]
 800c72e:	f000 fec3 	bl	800d4b8 <__hi0bits>
 800c732:	f1c0 0020 	rsb	r0, r0, #32
 800c736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c738:	4418      	add	r0, r3
 800c73a:	f010 001f 	ands.w	r0, r0, #31
 800c73e:	f000 808e 	beq.w	800c85e <_dtoa_r+0x8ce>
 800c742:	f1c0 0320 	rsb	r3, r0, #32
 800c746:	2b04      	cmp	r3, #4
 800c748:	f340 8087 	ble.w	800c85a <_dtoa_r+0x8ca>
 800c74c:	f1c0 001c 	rsb	r0, r0, #28
 800c750:	9b08      	ldr	r3, [sp, #32]
 800c752:	4406      	add	r6, r0
 800c754:	4403      	add	r3, r0
 800c756:	9308      	str	r3, [sp, #32]
 800c758:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c75a:	4403      	add	r3, r0
 800c75c:	9309      	str	r3, [sp, #36]	; 0x24
 800c75e:	9b08      	ldr	r3, [sp, #32]
 800c760:	2b00      	cmp	r3, #0
 800c762:	dd05      	ble.n	800c770 <_dtoa_r+0x7e0>
 800c764:	4641      	mov	r1, r8
 800c766:	461a      	mov	r2, r3
 800c768:	4648      	mov	r0, r9
 800c76a:	f000 ffed 	bl	800d748 <__lshift>
 800c76e:	4680      	mov	r8, r0
 800c770:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c772:	2b00      	cmp	r3, #0
 800c774:	dd05      	ble.n	800c782 <_dtoa_r+0x7f2>
 800c776:	4621      	mov	r1, r4
 800c778:	461a      	mov	r2, r3
 800c77a:	4648      	mov	r0, r9
 800c77c:	f000 ffe4 	bl	800d748 <__lshift>
 800c780:	4604      	mov	r4, r0
 800c782:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c784:	2b00      	cmp	r3, #0
 800c786:	d06c      	beq.n	800c862 <_dtoa_r+0x8d2>
 800c788:	4621      	mov	r1, r4
 800c78a:	4640      	mov	r0, r8
 800c78c:	f001 f848 	bl	800d820 <__mcmp>
 800c790:	2800      	cmp	r0, #0
 800c792:	da66      	bge.n	800c862 <_dtoa_r+0x8d2>
 800c794:	9b03      	ldr	r3, [sp, #12]
 800c796:	4641      	mov	r1, r8
 800c798:	3b01      	subs	r3, #1
 800c79a:	9303      	str	r3, [sp, #12]
 800c79c:	220a      	movs	r2, #10
 800c79e:	2300      	movs	r3, #0
 800c7a0:	4648      	mov	r0, r9
 800c7a2:	f000 fe3f 	bl	800d424 <__multadd>
 800c7a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c7a8:	4680      	mov	r8, r0
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	f000 819f 	beq.w	800caee <_dtoa_r+0xb5e>
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	4629      	mov	r1, r5
 800c7b4:	220a      	movs	r2, #10
 800c7b6:	4648      	mov	r0, r9
 800c7b8:	f000 fe34 	bl	800d424 <__multadd>
 800c7bc:	9b04      	ldr	r3, [sp, #16]
 800c7be:	4605      	mov	r5, r0
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	f300 8089 	bgt.w	800c8d8 <_dtoa_r+0x948>
 800c7c6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c7c8:	2b02      	cmp	r3, #2
 800c7ca:	dc52      	bgt.n	800c872 <_dtoa_r+0x8e2>
 800c7cc:	e084      	b.n	800c8d8 <_dtoa_r+0x948>
 800c7ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c7d0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c7d4:	e757      	b.n	800c686 <_dtoa_r+0x6f6>
 800c7d6:	9b07      	ldr	r3, [sp, #28]
 800c7d8:	1e5c      	subs	r4, r3, #1
 800c7da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7dc:	42a3      	cmp	r3, r4
 800c7de:	bfb7      	itett	lt
 800c7e0:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c7e2:	1b1c      	subge	r4, r3, r4
 800c7e4:	1ae2      	sublt	r2, r4, r3
 800c7e6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c7e8:	bfbe      	ittt	lt
 800c7ea:	940a      	strlt	r4, [sp, #40]	; 0x28
 800c7ec:	189b      	addlt	r3, r3, r2
 800c7ee:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c7f0:	9b07      	ldr	r3, [sp, #28]
 800c7f2:	bfb8      	it	lt
 800c7f4:	2400      	movlt	r4, #0
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	bfb7      	itett	lt
 800c7fa:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800c7fe:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800c802:	1a9e      	sublt	r6, r3, r2
 800c804:	2300      	movlt	r3, #0
 800c806:	e740      	b.n	800c68a <_dtoa_r+0x6fa>
 800c808:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c80a:	9e08      	ldr	r6, [sp, #32]
 800c80c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800c80e:	e747      	b.n	800c6a0 <_dtoa_r+0x710>
 800c810:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c812:	e770      	b.n	800c6f6 <_dtoa_r+0x766>
 800c814:	3fe00000 	.word	0x3fe00000
 800c818:	40240000 	.word	0x40240000
 800c81c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c81e:	2b01      	cmp	r3, #1
 800c820:	dc17      	bgt.n	800c852 <_dtoa_r+0x8c2>
 800c822:	f1ba 0f00 	cmp.w	sl, #0
 800c826:	d114      	bne.n	800c852 <_dtoa_r+0x8c2>
 800c828:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c82c:	b99b      	cbnz	r3, 800c856 <_dtoa_r+0x8c6>
 800c82e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800c832:	0d3f      	lsrs	r7, r7, #20
 800c834:	053f      	lsls	r7, r7, #20
 800c836:	b137      	cbz	r7, 800c846 <_dtoa_r+0x8b6>
 800c838:	2701      	movs	r7, #1
 800c83a:	9b08      	ldr	r3, [sp, #32]
 800c83c:	3301      	adds	r3, #1
 800c83e:	9308      	str	r3, [sp, #32]
 800c840:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c842:	3301      	adds	r3, #1
 800c844:	9309      	str	r3, [sp, #36]	; 0x24
 800c846:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c848:	2b00      	cmp	r3, #0
 800c84a:	f47f af6c 	bne.w	800c726 <_dtoa_r+0x796>
 800c84e:	2001      	movs	r0, #1
 800c850:	e771      	b.n	800c736 <_dtoa_r+0x7a6>
 800c852:	2700      	movs	r7, #0
 800c854:	e7f7      	b.n	800c846 <_dtoa_r+0x8b6>
 800c856:	4657      	mov	r7, sl
 800c858:	e7f5      	b.n	800c846 <_dtoa_r+0x8b6>
 800c85a:	d080      	beq.n	800c75e <_dtoa_r+0x7ce>
 800c85c:	4618      	mov	r0, r3
 800c85e:	301c      	adds	r0, #28
 800c860:	e776      	b.n	800c750 <_dtoa_r+0x7c0>
 800c862:	9b07      	ldr	r3, [sp, #28]
 800c864:	2b00      	cmp	r3, #0
 800c866:	dc31      	bgt.n	800c8cc <_dtoa_r+0x93c>
 800c868:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c86a:	2b02      	cmp	r3, #2
 800c86c:	dd2e      	ble.n	800c8cc <_dtoa_r+0x93c>
 800c86e:	9b07      	ldr	r3, [sp, #28]
 800c870:	9304      	str	r3, [sp, #16]
 800c872:	9b04      	ldr	r3, [sp, #16]
 800c874:	b963      	cbnz	r3, 800c890 <_dtoa_r+0x900>
 800c876:	4621      	mov	r1, r4
 800c878:	2205      	movs	r2, #5
 800c87a:	4648      	mov	r0, r9
 800c87c:	f000 fdd2 	bl	800d424 <__multadd>
 800c880:	4601      	mov	r1, r0
 800c882:	4604      	mov	r4, r0
 800c884:	4640      	mov	r0, r8
 800c886:	f000 ffcb 	bl	800d820 <__mcmp>
 800c88a:	2800      	cmp	r0, #0
 800c88c:	f73f adc4 	bgt.w	800c418 <_dtoa_r+0x488>
 800c890:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c892:	9e06      	ldr	r6, [sp, #24]
 800c894:	43db      	mvns	r3, r3
 800c896:	9303      	str	r3, [sp, #12]
 800c898:	2700      	movs	r7, #0
 800c89a:	4621      	mov	r1, r4
 800c89c:	4648      	mov	r0, r9
 800c89e:	f000 fdb8 	bl	800d412 <_Bfree>
 800c8a2:	2d00      	cmp	r5, #0
 800c8a4:	f43f aeb2 	beq.w	800c60c <_dtoa_r+0x67c>
 800c8a8:	b12f      	cbz	r7, 800c8b6 <_dtoa_r+0x926>
 800c8aa:	42af      	cmp	r7, r5
 800c8ac:	d003      	beq.n	800c8b6 <_dtoa_r+0x926>
 800c8ae:	4639      	mov	r1, r7
 800c8b0:	4648      	mov	r0, r9
 800c8b2:	f000 fdae 	bl	800d412 <_Bfree>
 800c8b6:	4629      	mov	r1, r5
 800c8b8:	4648      	mov	r0, r9
 800c8ba:	f000 fdaa 	bl	800d412 <_Bfree>
 800c8be:	e6a5      	b.n	800c60c <_dtoa_r+0x67c>
 800c8c0:	2400      	movs	r4, #0
 800c8c2:	4625      	mov	r5, r4
 800c8c4:	e7e4      	b.n	800c890 <_dtoa_r+0x900>
 800c8c6:	9503      	str	r5, [sp, #12]
 800c8c8:	4625      	mov	r5, r4
 800c8ca:	e5a5      	b.n	800c418 <_dtoa_r+0x488>
 800c8cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	f000 80c4 	beq.w	800ca5c <_dtoa_r+0xacc>
 800c8d4:	9b07      	ldr	r3, [sp, #28]
 800c8d6:	9304      	str	r3, [sp, #16]
 800c8d8:	2e00      	cmp	r6, #0
 800c8da:	dd05      	ble.n	800c8e8 <_dtoa_r+0x958>
 800c8dc:	4629      	mov	r1, r5
 800c8de:	4632      	mov	r2, r6
 800c8e0:	4648      	mov	r0, r9
 800c8e2:	f000 ff31 	bl	800d748 <__lshift>
 800c8e6:	4605      	mov	r5, r0
 800c8e8:	2f00      	cmp	r7, #0
 800c8ea:	d058      	beq.n	800c99e <_dtoa_r+0xa0e>
 800c8ec:	4648      	mov	r0, r9
 800c8ee:	6869      	ldr	r1, [r5, #4]
 800c8f0:	f000 fd6a 	bl	800d3c8 <_Balloc>
 800c8f4:	4606      	mov	r6, r0
 800c8f6:	b920      	cbnz	r0, 800c902 <_dtoa_r+0x972>
 800c8f8:	4602      	mov	r2, r0
 800c8fa:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c8fe:	4b80      	ldr	r3, [pc, #512]	; (800cb00 <_dtoa_r+0xb70>)
 800c900:	e47f      	b.n	800c202 <_dtoa_r+0x272>
 800c902:	692a      	ldr	r2, [r5, #16]
 800c904:	f105 010c 	add.w	r1, r5, #12
 800c908:	3202      	adds	r2, #2
 800c90a:	0092      	lsls	r2, r2, #2
 800c90c:	300c      	adds	r0, #12
 800c90e:	f000 fd33 	bl	800d378 <memcpy>
 800c912:	2201      	movs	r2, #1
 800c914:	4631      	mov	r1, r6
 800c916:	4648      	mov	r0, r9
 800c918:	f000 ff16 	bl	800d748 <__lshift>
 800c91c:	462f      	mov	r7, r5
 800c91e:	4605      	mov	r5, r0
 800c920:	9b06      	ldr	r3, [sp, #24]
 800c922:	9a06      	ldr	r2, [sp, #24]
 800c924:	3301      	adds	r3, #1
 800c926:	9307      	str	r3, [sp, #28]
 800c928:	9b04      	ldr	r3, [sp, #16]
 800c92a:	4413      	add	r3, r2
 800c92c:	930a      	str	r3, [sp, #40]	; 0x28
 800c92e:	f00a 0301 	and.w	r3, sl, #1
 800c932:	9309      	str	r3, [sp, #36]	; 0x24
 800c934:	9b07      	ldr	r3, [sp, #28]
 800c936:	4621      	mov	r1, r4
 800c938:	4640      	mov	r0, r8
 800c93a:	f103 3bff 	add.w	fp, r3, #4294967295
 800c93e:	f7ff fa99 	bl	800be74 <quorem>
 800c942:	4639      	mov	r1, r7
 800c944:	9004      	str	r0, [sp, #16]
 800c946:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c94a:	4640      	mov	r0, r8
 800c94c:	f000 ff68 	bl	800d820 <__mcmp>
 800c950:	462a      	mov	r2, r5
 800c952:	9008      	str	r0, [sp, #32]
 800c954:	4621      	mov	r1, r4
 800c956:	4648      	mov	r0, r9
 800c958:	f000 ff7e 	bl	800d858 <__mdiff>
 800c95c:	68c2      	ldr	r2, [r0, #12]
 800c95e:	4606      	mov	r6, r0
 800c960:	b9fa      	cbnz	r2, 800c9a2 <_dtoa_r+0xa12>
 800c962:	4601      	mov	r1, r0
 800c964:	4640      	mov	r0, r8
 800c966:	f000 ff5b 	bl	800d820 <__mcmp>
 800c96a:	4602      	mov	r2, r0
 800c96c:	4631      	mov	r1, r6
 800c96e:	4648      	mov	r0, r9
 800c970:	920b      	str	r2, [sp, #44]	; 0x2c
 800c972:	f000 fd4e 	bl	800d412 <_Bfree>
 800c976:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c978:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c97a:	9e07      	ldr	r6, [sp, #28]
 800c97c:	ea43 0102 	orr.w	r1, r3, r2
 800c980:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c982:	430b      	orrs	r3, r1
 800c984:	d10f      	bne.n	800c9a6 <_dtoa_r+0xa16>
 800c986:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c98a:	d028      	beq.n	800c9de <_dtoa_r+0xa4e>
 800c98c:	9b08      	ldr	r3, [sp, #32]
 800c98e:	2b00      	cmp	r3, #0
 800c990:	dd02      	ble.n	800c998 <_dtoa_r+0xa08>
 800c992:	9b04      	ldr	r3, [sp, #16]
 800c994:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c998:	f88b a000 	strb.w	sl, [fp]
 800c99c:	e77d      	b.n	800c89a <_dtoa_r+0x90a>
 800c99e:	4628      	mov	r0, r5
 800c9a0:	e7bc      	b.n	800c91c <_dtoa_r+0x98c>
 800c9a2:	2201      	movs	r2, #1
 800c9a4:	e7e2      	b.n	800c96c <_dtoa_r+0x9dc>
 800c9a6:	9b08      	ldr	r3, [sp, #32]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	db04      	blt.n	800c9b6 <_dtoa_r+0xa26>
 800c9ac:	9920      	ldr	r1, [sp, #128]	; 0x80
 800c9ae:	430b      	orrs	r3, r1
 800c9b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c9b2:	430b      	orrs	r3, r1
 800c9b4:	d120      	bne.n	800c9f8 <_dtoa_r+0xa68>
 800c9b6:	2a00      	cmp	r2, #0
 800c9b8:	ddee      	ble.n	800c998 <_dtoa_r+0xa08>
 800c9ba:	4641      	mov	r1, r8
 800c9bc:	2201      	movs	r2, #1
 800c9be:	4648      	mov	r0, r9
 800c9c0:	f000 fec2 	bl	800d748 <__lshift>
 800c9c4:	4621      	mov	r1, r4
 800c9c6:	4680      	mov	r8, r0
 800c9c8:	f000 ff2a 	bl	800d820 <__mcmp>
 800c9cc:	2800      	cmp	r0, #0
 800c9ce:	dc03      	bgt.n	800c9d8 <_dtoa_r+0xa48>
 800c9d0:	d1e2      	bne.n	800c998 <_dtoa_r+0xa08>
 800c9d2:	f01a 0f01 	tst.w	sl, #1
 800c9d6:	d0df      	beq.n	800c998 <_dtoa_r+0xa08>
 800c9d8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c9dc:	d1d9      	bne.n	800c992 <_dtoa_r+0xa02>
 800c9de:	2339      	movs	r3, #57	; 0x39
 800c9e0:	f88b 3000 	strb.w	r3, [fp]
 800c9e4:	4633      	mov	r3, r6
 800c9e6:	461e      	mov	r6, r3
 800c9e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c9ec:	3b01      	subs	r3, #1
 800c9ee:	2a39      	cmp	r2, #57	; 0x39
 800c9f0:	d06a      	beq.n	800cac8 <_dtoa_r+0xb38>
 800c9f2:	3201      	adds	r2, #1
 800c9f4:	701a      	strb	r2, [r3, #0]
 800c9f6:	e750      	b.n	800c89a <_dtoa_r+0x90a>
 800c9f8:	2a00      	cmp	r2, #0
 800c9fa:	dd07      	ble.n	800ca0c <_dtoa_r+0xa7c>
 800c9fc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ca00:	d0ed      	beq.n	800c9de <_dtoa_r+0xa4e>
 800ca02:	f10a 0301 	add.w	r3, sl, #1
 800ca06:	f88b 3000 	strb.w	r3, [fp]
 800ca0a:	e746      	b.n	800c89a <_dtoa_r+0x90a>
 800ca0c:	9b07      	ldr	r3, [sp, #28]
 800ca0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ca10:	f803 ac01 	strb.w	sl, [r3, #-1]
 800ca14:	4293      	cmp	r3, r2
 800ca16:	d041      	beq.n	800ca9c <_dtoa_r+0xb0c>
 800ca18:	4641      	mov	r1, r8
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	220a      	movs	r2, #10
 800ca1e:	4648      	mov	r0, r9
 800ca20:	f000 fd00 	bl	800d424 <__multadd>
 800ca24:	42af      	cmp	r7, r5
 800ca26:	4680      	mov	r8, r0
 800ca28:	f04f 0300 	mov.w	r3, #0
 800ca2c:	f04f 020a 	mov.w	r2, #10
 800ca30:	4639      	mov	r1, r7
 800ca32:	4648      	mov	r0, r9
 800ca34:	d107      	bne.n	800ca46 <_dtoa_r+0xab6>
 800ca36:	f000 fcf5 	bl	800d424 <__multadd>
 800ca3a:	4607      	mov	r7, r0
 800ca3c:	4605      	mov	r5, r0
 800ca3e:	9b07      	ldr	r3, [sp, #28]
 800ca40:	3301      	adds	r3, #1
 800ca42:	9307      	str	r3, [sp, #28]
 800ca44:	e776      	b.n	800c934 <_dtoa_r+0x9a4>
 800ca46:	f000 fced 	bl	800d424 <__multadd>
 800ca4a:	4629      	mov	r1, r5
 800ca4c:	4607      	mov	r7, r0
 800ca4e:	2300      	movs	r3, #0
 800ca50:	220a      	movs	r2, #10
 800ca52:	4648      	mov	r0, r9
 800ca54:	f000 fce6 	bl	800d424 <__multadd>
 800ca58:	4605      	mov	r5, r0
 800ca5a:	e7f0      	b.n	800ca3e <_dtoa_r+0xaae>
 800ca5c:	9b07      	ldr	r3, [sp, #28]
 800ca5e:	9304      	str	r3, [sp, #16]
 800ca60:	9e06      	ldr	r6, [sp, #24]
 800ca62:	4621      	mov	r1, r4
 800ca64:	4640      	mov	r0, r8
 800ca66:	f7ff fa05 	bl	800be74 <quorem>
 800ca6a:	9b06      	ldr	r3, [sp, #24]
 800ca6c:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ca70:	f806 ab01 	strb.w	sl, [r6], #1
 800ca74:	1af2      	subs	r2, r6, r3
 800ca76:	9b04      	ldr	r3, [sp, #16]
 800ca78:	4293      	cmp	r3, r2
 800ca7a:	dd07      	ble.n	800ca8c <_dtoa_r+0xafc>
 800ca7c:	4641      	mov	r1, r8
 800ca7e:	2300      	movs	r3, #0
 800ca80:	220a      	movs	r2, #10
 800ca82:	4648      	mov	r0, r9
 800ca84:	f000 fcce 	bl	800d424 <__multadd>
 800ca88:	4680      	mov	r8, r0
 800ca8a:	e7ea      	b.n	800ca62 <_dtoa_r+0xad2>
 800ca8c:	9b04      	ldr	r3, [sp, #16]
 800ca8e:	2700      	movs	r7, #0
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	bfcc      	ite	gt
 800ca94:	461e      	movgt	r6, r3
 800ca96:	2601      	movle	r6, #1
 800ca98:	9b06      	ldr	r3, [sp, #24]
 800ca9a:	441e      	add	r6, r3
 800ca9c:	4641      	mov	r1, r8
 800ca9e:	2201      	movs	r2, #1
 800caa0:	4648      	mov	r0, r9
 800caa2:	f000 fe51 	bl	800d748 <__lshift>
 800caa6:	4621      	mov	r1, r4
 800caa8:	4680      	mov	r8, r0
 800caaa:	f000 feb9 	bl	800d820 <__mcmp>
 800caae:	2800      	cmp	r0, #0
 800cab0:	dc98      	bgt.n	800c9e4 <_dtoa_r+0xa54>
 800cab2:	d102      	bne.n	800caba <_dtoa_r+0xb2a>
 800cab4:	f01a 0f01 	tst.w	sl, #1
 800cab8:	d194      	bne.n	800c9e4 <_dtoa_r+0xa54>
 800caba:	4633      	mov	r3, r6
 800cabc:	461e      	mov	r6, r3
 800cabe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cac2:	2a30      	cmp	r2, #48	; 0x30
 800cac4:	d0fa      	beq.n	800cabc <_dtoa_r+0xb2c>
 800cac6:	e6e8      	b.n	800c89a <_dtoa_r+0x90a>
 800cac8:	9a06      	ldr	r2, [sp, #24]
 800caca:	429a      	cmp	r2, r3
 800cacc:	d18b      	bne.n	800c9e6 <_dtoa_r+0xa56>
 800cace:	9b03      	ldr	r3, [sp, #12]
 800cad0:	3301      	adds	r3, #1
 800cad2:	9303      	str	r3, [sp, #12]
 800cad4:	2331      	movs	r3, #49	; 0x31
 800cad6:	7013      	strb	r3, [r2, #0]
 800cad8:	e6df      	b.n	800c89a <_dtoa_r+0x90a>
 800cada:	4b0a      	ldr	r3, [pc, #40]	; (800cb04 <_dtoa_r+0xb74>)
 800cadc:	f7ff baaa 	b.w	800c034 <_dtoa_r+0xa4>
 800cae0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	f47f aa8e 	bne.w	800c004 <_dtoa_r+0x74>
 800cae8:	4b07      	ldr	r3, [pc, #28]	; (800cb08 <_dtoa_r+0xb78>)
 800caea:	f7ff baa3 	b.w	800c034 <_dtoa_r+0xa4>
 800caee:	9b04      	ldr	r3, [sp, #16]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	dcb5      	bgt.n	800ca60 <_dtoa_r+0xad0>
 800caf4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800caf6:	2b02      	cmp	r3, #2
 800caf8:	f73f aebb 	bgt.w	800c872 <_dtoa_r+0x8e2>
 800cafc:	e7b0      	b.n	800ca60 <_dtoa_r+0xad0>
 800cafe:	bf00      	nop
 800cb00:	080126fd 	.word	0x080126fd
 800cb04:	080126ae 	.word	0x080126ae
 800cb08:	080126f4 	.word	0x080126f4

0800cb0c <__sflush_r>:
 800cb0c:	898b      	ldrh	r3, [r1, #12]
 800cb0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb12:	4605      	mov	r5, r0
 800cb14:	0718      	lsls	r0, r3, #28
 800cb16:	460c      	mov	r4, r1
 800cb18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cb1c:	d45f      	bmi.n	800cbde <__sflush_r+0xd2>
 800cb1e:	684b      	ldr	r3, [r1, #4]
 800cb20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	818a      	strh	r2, [r1, #12]
 800cb28:	dc05      	bgt.n	800cb36 <__sflush_r+0x2a>
 800cb2a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	dc02      	bgt.n	800cb36 <__sflush_r+0x2a>
 800cb30:	2000      	movs	r0, #0
 800cb32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb36:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cb38:	2e00      	cmp	r6, #0
 800cb3a:	d0f9      	beq.n	800cb30 <__sflush_r+0x24>
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cb42:	682f      	ldr	r7, [r5, #0]
 800cb44:	602b      	str	r3, [r5, #0]
 800cb46:	d036      	beq.n	800cbb6 <__sflush_r+0xaa>
 800cb48:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800cb4a:	89a3      	ldrh	r3, [r4, #12]
 800cb4c:	075a      	lsls	r2, r3, #29
 800cb4e:	d505      	bpl.n	800cb5c <__sflush_r+0x50>
 800cb50:	6863      	ldr	r3, [r4, #4]
 800cb52:	1ac0      	subs	r0, r0, r3
 800cb54:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800cb56:	b10b      	cbz	r3, 800cb5c <__sflush_r+0x50>
 800cb58:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800cb5a:	1ac0      	subs	r0, r0, r3
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	4602      	mov	r2, r0
 800cb60:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cb62:	4628      	mov	r0, r5
 800cb64:	69e1      	ldr	r1, [r4, #28]
 800cb66:	47b0      	blx	r6
 800cb68:	1c43      	adds	r3, r0, #1
 800cb6a:	89a3      	ldrh	r3, [r4, #12]
 800cb6c:	d106      	bne.n	800cb7c <__sflush_r+0x70>
 800cb6e:	6829      	ldr	r1, [r5, #0]
 800cb70:	291d      	cmp	r1, #29
 800cb72:	d830      	bhi.n	800cbd6 <__sflush_r+0xca>
 800cb74:	4a2b      	ldr	r2, [pc, #172]	; (800cc24 <__sflush_r+0x118>)
 800cb76:	40ca      	lsrs	r2, r1
 800cb78:	07d6      	lsls	r6, r2, #31
 800cb7a:	d52c      	bpl.n	800cbd6 <__sflush_r+0xca>
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cb82:	b21b      	sxth	r3, r3
 800cb84:	6062      	str	r2, [r4, #4]
 800cb86:	6922      	ldr	r2, [r4, #16]
 800cb88:	04d9      	lsls	r1, r3, #19
 800cb8a:	81a3      	strh	r3, [r4, #12]
 800cb8c:	6022      	str	r2, [r4, #0]
 800cb8e:	d504      	bpl.n	800cb9a <__sflush_r+0x8e>
 800cb90:	1c42      	adds	r2, r0, #1
 800cb92:	d101      	bne.n	800cb98 <__sflush_r+0x8c>
 800cb94:	682b      	ldr	r3, [r5, #0]
 800cb96:	b903      	cbnz	r3, 800cb9a <__sflush_r+0x8e>
 800cb98:	6520      	str	r0, [r4, #80]	; 0x50
 800cb9a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800cb9c:	602f      	str	r7, [r5, #0]
 800cb9e:	2900      	cmp	r1, #0
 800cba0:	d0c6      	beq.n	800cb30 <__sflush_r+0x24>
 800cba2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800cba6:	4299      	cmp	r1, r3
 800cba8:	d002      	beq.n	800cbb0 <__sflush_r+0xa4>
 800cbaa:	4628      	mov	r0, r5
 800cbac:	f000 f938 	bl	800ce20 <_free_r>
 800cbb0:	2000      	movs	r0, #0
 800cbb2:	6320      	str	r0, [r4, #48]	; 0x30
 800cbb4:	e7bd      	b.n	800cb32 <__sflush_r+0x26>
 800cbb6:	69e1      	ldr	r1, [r4, #28]
 800cbb8:	2301      	movs	r3, #1
 800cbba:	4628      	mov	r0, r5
 800cbbc:	47b0      	blx	r6
 800cbbe:	1c41      	adds	r1, r0, #1
 800cbc0:	d1c3      	bne.n	800cb4a <__sflush_r+0x3e>
 800cbc2:	682b      	ldr	r3, [r5, #0]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d0c0      	beq.n	800cb4a <__sflush_r+0x3e>
 800cbc8:	2b1d      	cmp	r3, #29
 800cbca:	d001      	beq.n	800cbd0 <__sflush_r+0xc4>
 800cbcc:	2b16      	cmp	r3, #22
 800cbce:	d101      	bne.n	800cbd4 <__sflush_r+0xc8>
 800cbd0:	602f      	str	r7, [r5, #0]
 800cbd2:	e7ad      	b.n	800cb30 <__sflush_r+0x24>
 800cbd4:	89a3      	ldrh	r3, [r4, #12]
 800cbd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cbda:	81a3      	strh	r3, [r4, #12]
 800cbdc:	e7a9      	b.n	800cb32 <__sflush_r+0x26>
 800cbde:	690f      	ldr	r7, [r1, #16]
 800cbe0:	2f00      	cmp	r7, #0
 800cbe2:	d0a5      	beq.n	800cb30 <__sflush_r+0x24>
 800cbe4:	079b      	lsls	r3, r3, #30
 800cbe6:	bf18      	it	ne
 800cbe8:	2300      	movne	r3, #0
 800cbea:	680e      	ldr	r6, [r1, #0]
 800cbec:	bf08      	it	eq
 800cbee:	694b      	ldreq	r3, [r1, #20]
 800cbf0:	eba6 0807 	sub.w	r8, r6, r7
 800cbf4:	600f      	str	r7, [r1, #0]
 800cbf6:	608b      	str	r3, [r1, #8]
 800cbf8:	f1b8 0f00 	cmp.w	r8, #0
 800cbfc:	dd98      	ble.n	800cb30 <__sflush_r+0x24>
 800cbfe:	4643      	mov	r3, r8
 800cc00:	463a      	mov	r2, r7
 800cc02:	4628      	mov	r0, r5
 800cc04:	69e1      	ldr	r1, [r4, #28]
 800cc06:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cc08:	47b0      	blx	r6
 800cc0a:	2800      	cmp	r0, #0
 800cc0c:	dc06      	bgt.n	800cc1c <__sflush_r+0x110>
 800cc0e:	89a3      	ldrh	r3, [r4, #12]
 800cc10:	f04f 30ff 	mov.w	r0, #4294967295
 800cc14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc18:	81a3      	strh	r3, [r4, #12]
 800cc1a:	e78a      	b.n	800cb32 <__sflush_r+0x26>
 800cc1c:	4407      	add	r7, r0
 800cc1e:	eba8 0800 	sub.w	r8, r8, r0
 800cc22:	e7e9      	b.n	800cbf8 <__sflush_r+0xec>
 800cc24:	20400001 	.word	0x20400001

0800cc28 <_fflush_r>:
 800cc28:	b538      	push	{r3, r4, r5, lr}
 800cc2a:	460c      	mov	r4, r1
 800cc2c:	4605      	mov	r5, r0
 800cc2e:	b118      	cbz	r0, 800cc38 <_fflush_r+0x10>
 800cc30:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800cc32:	b90b      	cbnz	r3, 800cc38 <_fflush_r+0x10>
 800cc34:	f000 f864 	bl	800cd00 <__sinit>
 800cc38:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800cc3c:	b1b8      	cbz	r0, 800cc6e <_fflush_r+0x46>
 800cc3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cc40:	07db      	lsls	r3, r3, #31
 800cc42:	d404      	bmi.n	800cc4e <_fflush_r+0x26>
 800cc44:	0581      	lsls	r1, r0, #22
 800cc46:	d402      	bmi.n	800cc4e <_fflush_r+0x26>
 800cc48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc4a:	f000 fb19 	bl	800d280 <__retarget_lock_acquire_recursive>
 800cc4e:	4628      	mov	r0, r5
 800cc50:	4621      	mov	r1, r4
 800cc52:	f7ff ff5b 	bl	800cb0c <__sflush_r>
 800cc56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cc58:	4605      	mov	r5, r0
 800cc5a:	07da      	lsls	r2, r3, #31
 800cc5c:	d405      	bmi.n	800cc6a <_fflush_r+0x42>
 800cc5e:	89a3      	ldrh	r3, [r4, #12]
 800cc60:	059b      	lsls	r3, r3, #22
 800cc62:	d402      	bmi.n	800cc6a <_fflush_r+0x42>
 800cc64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc66:	f000 fb0c 	bl	800d282 <__retarget_lock_release_recursive>
 800cc6a:	4628      	mov	r0, r5
 800cc6c:	bd38      	pop	{r3, r4, r5, pc}
 800cc6e:	4605      	mov	r5, r0
 800cc70:	e7fb      	b.n	800cc6a <_fflush_r+0x42>
	...

0800cc74 <std>:
 800cc74:	2300      	movs	r3, #0
 800cc76:	b510      	push	{r4, lr}
 800cc78:	4604      	mov	r4, r0
 800cc7a:	e9c0 3300 	strd	r3, r3, [r0]
 800cc7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cc82:	6083      	str	r3, [r0, #8]
 800cc84:	8181      	strh	r1, [r0, #12]
 800cc86:	6643      	str	r3, [r0, #100]	; 0x64
 800cc88:	81c2      	strh	r2, [r0, #14]
 800cc8a:	6183      	str	r3, [r0, #24]
 800cc8c:	4619      	mov	r1, r3
 800cc8e:	2208      	movs	r2, #8
 800cc90:	305c      	adds	r0, #92	; 0x5c
 800cc92:	f7fc fb0b 	bl	80092ac <memset>
 800cc96:	4b07      	ldr	r3, [pc, #28]	; (800ccb4 <std+0x40>)
 800cc98:	61e4      	str	r4, [r4, #28]
 800cc9a:	6223      	str	r3, [r4, #32]
 800cc9c:	4b06      	ldr	r3, [pc, #24]	; (800ccb8 <std+0x44>)
 800cc9e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cca2:	6263      	str	r3, [r4, #36]	; 0x24
 800cca4:	4b05      	ldr	r3, [pc, #20]	; (800ccbc <std+0x48>)
 800cca6:	62a3      	str	r3, [r4, #40]	; 0x28
 800cca8:	4b05      	ldr	r3, [pc, #20]	; (800ccc0 <std+0x4c>)
 800ccaa:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ccac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ccb0:	f000 bae4 	b.w	800d27c <__retarget_lock_init_recursive>
 800ccb4:	0800dded 	.word	0x0800dded
 800ccb8:	0800de0f 	.word	0x0800de0f
 800ccbc:	0800de47 	.word	0x0800de47
 800ccc0:	0800de6b 	.word	0x0800de6b

0800ccc4 <_cleanup_r>:
 800ccc4:	4901      	ldr	r1, [pc, #4]	; (800cccc <_cleanup_r+0x8>)
 800ccc6:	f000 bab5 	b.w	800d234 <_fwalk_reent>
 800ccca:	bf00      	nop
 800cccc:	0800eb65 	.word	0x0800eb65

0800ccd0 <__sfp_lock_acquire>:
 800ccd0:	4801      	ldr	r0, [pc, #4]	; (800ccd8 <__sfp_lock_acquire+0x8>)
 800ccd2:	f000 bad5 	b.w	800d280 <__retarget_lock_acquire_recursive>
 800ccd6:	bf00      	nop
 800ccd8:	20001138 	.word	0x20001138

0800ccdc <__sfp_lock_release>:
 800ccdc:	4801      	ldr	r0, [pc, #4]	; (800cce4 <__sfp_lock_release+0x8>)
 800ccde:	f000 bad0 	b.w	800d282 <__retarget_lock_release_recursive>
 800cce2:	bf00      	nop
 800cce4:	20001138 	.word	0x20001138

0800cce8 <__sinit_lock_acquire>:
 800cce8:	4801      	ldr	r0, [pc, #4]	; (800ccf0 <__sinit_lock_acquire+0x8>)
 800ccea:	f000 bac9 	b.w	800d280 <__retarget_lock_acquire_recursive>
 800ccee:	bf00      	nop
 800ccf0:	20001133 	.word	0x20001133

0800ccf4 <__sinit_lock_release>:
 800ccf4:	4801      	ldr	r0, [pc, #4]	; (800ccfc <__sinit_lock_release+0x8>)
 800ccf6:	f000 bac4 	b.w	800d282 <__retarget_lock_release_recursive>
 800ccfa:	bf00      	nop
 800ccfc:	20001133 	.word	0x20001133

0800cd00 <__sinit>:
 800cd00:	b510      	push	{r4, lr}
 800cd02:	4604      	mov	r4, r0
 800cd04:	f7ff fff0 	bl	800cce8 <__sinit_lock_acquire>
 800cd08:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800cd0a:	b11a      	cbz	r2, 800cd14 <__sinit+0x14>
 800cd0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd10:	f7ff bff0 	b.w	800ccf4 <__sinit_lock_release>
 800cd14:	4b0d      	ldr	r3, [pc, #52]	; (800cd4c <__sinit+0x4c>)
 800cd16:	2104      	movs	r1, #4
 800cd18:	63e3      	str	r3, [r4, #60]	; 0x3c
 800cd1a:	2303      	movs	r3, #3
 800cd1c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800cd20:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800cd24:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800cd28:	6860      	ldr	r0, [r4, #4]
 800cd2a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800cd2e:	f7ff ffa1 	bl	800cc74 <std>
 800cd32:	2201      	movs	r2, #1
 800cd34:	2109      	movs	r1, #9
 800cd36:	68a0      	ldr	r0, [r4, #8]
 800cd38:	f7ff ff9c 	bl	800cc74 <std>
 800cd3c:	2202      	movs	r2, #2
 800cd3e:	2112      	movs	r1, #18
 800cd40:	68e0      	ldr	r0, [r4, #12]
 800cd42:	f7ff ff97 	bl	800cc74 <std>
 800cd46:	2301      	movs	r3, #1
 800cd48:	63a3      	str	r3, [r4, #56]	; 0x38
 800cd4a:	e7df      	b.n	800cd0c <__sinit+0xc>
 800cd4c:	0800ccc5 	.word	0x0800ccc5

0800cd50 <__libc_fini_array>:
 800cd50:	b538      	push	{r3, r4, r5, lr}
 800cd52:	4d07      	ldr	r5, [pc, #28]	; (800cd70 <__libc_fini_array+0x20>)
 800cd54:	4c07      	ldr	r4, [pc, #28]	; (800cd74 <__libc_fini_array+0x24>)
 800cd56:	1b64      	subs	r4, r4, r5
 800cd58:	10a4      	asrs	r4, r4, #2
 800cd5a:	b91c      	cbnz	r4, 800cd64 <__libc_fini_array+0x14>
 800cd5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd60:	f004 b91a 	b.w	8010f98 <_fini>
 800cd64:	3c01      	subs	r4, #1
 800cd66:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800cd6a:	4798      	blx	r3
 800cd6c:	e7f5      	b.n	800cd5a <__libc_fini_array+0xa>
 800cd6e:	bf00      	nop
 800cd70:	08012c60 	.word	0x08012c60
 800cd74:	08012c64 	.word	0x08012c64

0800cd78 <_malloc_trim_r>:
 800cd78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd7c:	4606      	mov	r6, r0
 800cd7e:	2008      	movs	r0, #8
 800cd80:	460c      	mov	r4, r1
 800cd82:	f7fd fd67 	bl	800a854 <sysconf>
 800cd86:	4680      	mov	r8, r0
 800cd88:	4f22      	ldr	r7, [pc, #136]	; (800ce14 <_malloc_trim_r+0x9c>)
 800cd8a:	4630      	mov	r0, r6
 800cd8c:	f7fc fa96 	bl	80092bc <__malloc_lock>
 800cd90:	68bb      	ldr	r3, [r7, #8]
 800cd92:	685d      	ldr	r5, [r3, #4]
 800cd94:	f025 0503 	bic.w	r5, r5, #3
 800cd98:	1b2c      	subs	r4, r5, r4
 800cd9a:	3c11      	subs	r4, #17
 800cd9c:	4444      	add	r4, r8
 800cd9e:	fbb4 f4f8 	udiv	r4, r4, r8
 800cda2:	3c01      	subs	r4, #1
 800cda4:	fb08 f404 	mul.w	r4, r8, r4
 800cda8:	45a0      	cmp	r8, r4
 800cdaa:	dd05      	ble.n	800cdb8 <_malloc_trim_r+0x40>
 800cdac:	4630      	mov	r0, r6
 800cdae:	f7fc fa8b 	bl	80092c8 <__malloc_unlock>
 800cdb2:	2000      	movs	r0, #0
 800cdb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdb8:	2100      	movs	r1, #0
 800cdba:	4630      	mov	r0, r6
 800cdbc:	f7f6 fb70 	bl	80034a0 <_sbrk_r>
 800cdc0:	68bb      	ldr	r3, [r7, #8]
 800cdc2:	442b      	add	r3, r5
 800cdc4:	4298      	cmp	r0, r3
 800cdc6:	d1f1      	bne.n	800cdac <_malloc_trim_r+0x34>
 800cdc8:	4630      	mov	r0, r6
 800cdca:	4261      	negs	r1, r4
 800cdcc:	f7f6 fb68 	bl	80034a0 <_sbrk_r>
 800cdd0:	3001      	adds	r0, #1
 800cdd2:	d110      	bne.n	800cdf6 <_malloc_trim_r+0x7e>
 800cdd4:	2100      	movs	r1, #0
 800cdd6:	4630      	mov	r0, r6
 800cdd8:	f7f6 fb62 	bl	80034a0 <_sbrk_r>
 800cddc:	68ba      	ldr	r2, [r7, #8]
 800cdde:	1a83      	subs	r3, r0, r2
 800cde0:	2b0f      	cmp	r3, #15
 800cde2:	dde3      	ble.n	800cdac <_malloc_trim_r+0x34>
 800cde4:	490c      	ldr	r1, [pc, #48]	; (800ce18 <_malloc_trim_r+0xa0>)
 800cde6:	f043 0301 	orr.w	r3, r3, #1
 800cdea:	6809      	ldr	r1, [r1, #0]
 800cdec:	6053      	str	r3, [r2, #4]
 800cdee:	1a40      	subs	r0, r0, r1
 800cdf0:	490a      	ldr	r1, [pc, #40]	; (800ce1c <_malloc_trim_r+0xa4>)
 800cdf2:	6008      	str	r0, [r1, #0]
 800cdf4:	e7da      	b.n	800cdac <_malloc_trim_r+0x34>
 800cdf6:	68bb      	ldr	r3, [r7, #8]
 800cdf8:	4a08      	ldr	r2, [pc, #32]	; (800ce1c <_malloc_trim_r+0xa4>)
 800cdfa:	1b2d      	subs	r5, r5, r4
 800cdfc:	f045 0501 	orr.w	r5, r5, #1
 800ce00:	605d      	str	r5, [r3, #4]
 800ce02:	6813      	ldr	r3, [r2, #0]
 800ce04:	4630      	mov	r0, r6
 800ce06:	1b1c      	subs	r4, r3, r4
 800ce08:	6014      	str	r4, [r2, #0]
 800ce0a:	f7fc fa5d 	bl	80092c8 <__malloc_unlock>
 800ce0e:	2001      	movs	r0, #1
 800ce10:	e7d0      	b.n	800cdb4 <_malloc_trim_r+0x3c>
 800ce12:	bf00      	nop
 800ce14:	20000498 	.word	0x20000498
 800ce18:	200008a0 	.word	0x200008a0
 800ce1c:	20001008 	.word	0x20001008

0800ce20 <_free_r>:
 800ce20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce22:	4605      	mov	r5, r0
 800ce24:	460f      	mov	r7, r1
 800ce26:	2900      	cmp	r1, #0
 800ce28:	f000 80b1 	beq.w	800cf8e <_free_r+0x16e>
 800ce2c:	f7fc fa46 	bl	80092bc <__malloc_lock>
 800ce30:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800ce34:	4856      	ldr	r0, [pc, #344]	; (800cf90 <_free_r+0x170>)
 800ce36:	f022 0401 	bic.w	r4, r2, #1
 800ce3a:	f1a7 0308 	sub.w	r3, r7, #8
 800ce3e:	eb03 0c04 	add.w	ip, r3, r4
 800ce42:	6881      	ldr	r1, [r0, #8]
 800ce44:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800ce48:	4561      	cmp	r1, ip
 800ce4a:	f026 0603 	bic.w	r6, r6, #3
 800ce4e:	f002 0201 	and.w	r2, r2, #1
 800ce52:	d11b      	bne.n	800ce8c <_free_r+0x6c>
 800ce54:	4434      	add	r4, r6
 800ce56:	b93a      	cbnz	r2, 800ce68 <_free_r+0x48>
 800ce58:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800ce5c:	1a9b      	subs	r3, r3, r2
 800ce5e:	4414      	add	r4, r2
 800ce60:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800ce64:	60ca      	str	r2, [r1, #12]
 800ce66:	6091      	str	r1, [r2, #8]
 800ce68:	f044 0201 	orr.w	r2, r4, #1
 800ce6c:	605a      	str	r2, [r3, #4]
 800ce6e:	6083      	str	r3, [r0, #8]
 800ce70:	4b48      	ldr	r3, [pc, #288]	; (800cf94 <_free_r+0x174>)
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	42a3      	cmp	r3, r4
 800ce76:	d804      	bhi.n	800ce82 <_free_r+0x62>
 800ce78:	4b47      	ldr	r3, [pc, #284]	; (800cf98 <_free_r+0x178>)
 800ce7a:	4628      	mov	r0, r5
 800ce7c:	6819      	ldr	r1, [r3, #0]
 800ce7e:	f7ff ff7b 	bl	800cd78 <_malloc_trim_r>
 800ce82:	4628      	mov	r0, r5
 800ce84:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ce88:	f7fc ba1e 	b.w	80092c8 <__malloc_unlock>
 800ce8c:	f8cc 6004 	str.w	r6, [ip, #4]
 800ce90:	2a00      	cmp	r2, #0
 800ce92:	d138      	bne.n	800cf06 <_free_r+0xe6>
 800ce94:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800ce98:	f100 0708 	add.w	r7, r0, #8
 800ce9c:	1a5b      	subs	r3, r3, r1
 800ce9e:	440c      	add	r4, r1
 800cea0:	6899      	ldr	r1, [r3, #8]
 800cea2:	42b9      	cmp	r1, r7
 800cea4:	d031      	beq.n	800cf0a <_free_r+0xea>
 800cea6:	68df      	ldr	r7, [r3, #12]
 800cea8:	60cf      	str	r7, [r1, #12]
 800ceaa:	60b9      	str	r1, [r7, #8]
 800ceac:	eb0c 0106 	add.w	r1, ip, r6
 800ceb0:	6849      	ldr	r1, [r1, #4]
 800ceb2:	07c9      	lsls	r1, r1, #31
 800ceb4:	d40b      	bmi.n	800cece <_free_r+0xae>
 800ceb6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800ceba:	4434      	add	r4, r6
 800cebc:	bb3a      	cbnz	r2, 800cf0e <_free_r+0xee>
 800cebe:	4e37      	ldr	r6, [pc, #220]	; (800cf9c <_free_r+0x17c>)
 800cec0:	42b1      	cmp	r1, r6
 800cec2:	d124      	bne.n	800cf0e <_free_r+0xee>
 800cec4:	2201      	movs	r2, #1
 800cec6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ceca:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800cece:	f044 0101 	orr.w	r1, r4, #1
 800ced2:	6059      	str	r1, [r3, #4]
 800ced4:	511c      	str	r4, [r3, r4]
 800ced6:	2a00      	cmp	r2, #0
 800ced8:	d1d3      	bne.n	800ce82 <_free_r+0x62>
 800ceda:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800cede:	d21b      	bcs.n	800cf18 <_free_r+0xf8>
 800cee0:	0961      	lsrs	r1, r4, #5
 800cee2:	08e2      	lsrs	r2, r4, #3
 800cee4:	2401      	movs	r4, #1
 800cee6:	408c      	lsls	r4, r1
 800cee8:	6841      	ldr	r1, [r0, #4]
 800ceea:	3201      	adds	r2, #1
 800ceec:	430c      	orrs	r4, r1
 800ceee:	6044      	str	r4, [r0, #4]
 800cef0:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800cef4:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800cef8:	3908      	subs	r1, #8
 800cefa:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800cefe:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800cf02:	60e3      	str	r3, [r4, #12]
 800cf04:	e7bd      	b.n	800ce82 <_free_r+0x62>
 800cf06:	2200      	movs	r2, #0
 800cf08:	e7d0      	b.n	800ceac <_free_r+0x8c>
 800cf0a:	2201      	movs	r2, #1
 800cf0c:	e7ce      	b.n	800ceac <_free_r+0x8c>
 800cf0e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800cf12:	60ce      	str	r6, [r1, #12]
 800cf14:	60b1      	str	r1, [r6, #8]
 800cf16:	e7da      	b.n	800cece <_free_r+0xae>
 800cf18:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800cf1c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800cf20:	d214      	bcs.n	800cf4c <_free_r+0x12c>
 800cf22:	09a2      	lsrs	r2, r4, #6
 800cf24:	3238      	adds	r2, #56	; 0x38
 800cf26:	1c51      	adds	r1, r2, #1
 800cf28:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800cf2c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800cf30:	428e      	cmp	r6, r1
 800cf32:	d125      	bne.n	800cf80 <_free_r+0x160>
 800cf34:	2401      	movs	r4, #1
 800cf36:	1092      	asrs	r2, r2, #2
 800cf38:	fa04 f202 	lsl.w	r2, r4, r2
 800cf3c:	6844      	ldr	r4, [r0, #4]
 800cf3e:	4322      	orrs	r2, r4
 800cf40:	6042      	str	r2, [r0, #4]
 800cf42:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800cf46:	60b3      	str	r3, [r6, #8]
 800cf48:	60cb      	str	r3, [r1, #12]
 800cf4a:	e79a      	b.n	800ce82 <_free_r+0x62>
 800cf4c:	2a14      	cmp	r2, #20
 800cf4e:	d801      	bhi.n	800cf54 <_free_r+0x134>
 800cf50:	325b      	adds	r2, #91	; 0x5b
 800cf52:	e7e8      	b.n	800cf26 <_free_r+0x106>
 800cf54:	2a54      	cmp	r2, #84	; 0x54
 800cf56:	d802      	bhi.n	800cf5e <_free_r+0x13e>
 800cf58:	0b22      	lsrs	r2, r4, #12
 800cf5a:	326e      	adds	r2, #110	; 0x6e
 800cf5c:	e7e3      	b.n	800cf26 <_free_r+0x106>
 800cf5e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800cf62:	d802      	bhi.n	800cf6a <_free_r+0x14a>
 800cf64:	0be2      	lsrs	r2, r4, #15
 800cf66:	3277      	adds	r2, #119	; 0x77
 800cf68:	e7dd      	b.n	800cf26 <_free_r+0x106>
 800cf6a:	f240 5154 	movw	r1, #1364	; 0x554
 800cf6e:	428a      	cmp	r2, r1
 800cf70:	bf96      	itet	ls
 800cf72:	0ca2      	lsrls	r2, r4, #18
 800cf74:	227e      	movhi	r2, #126	; 0x7e
 800cf76:	327c      	addls	r2, #124	; 0x7c
 800cf78:	e7d5      	b.n	800cf26 <_free_r+0x106>
 800cf7a:	6889      	ldr	r1, [r1, #8]
 800cf7c:	428e      	cmp	r6, r1
 800cf7e:	d004      	beq.n	800cf8a <_free_r+0x16a>
 800cf80:	684a      	ldr	r2, [r1, #4]
 800cf82:	f022 0203 	bic.w	r2, r2, #3
 800cf86:	42a2      	cmp	r2, r4
 800cf88:	d8f7      	bhi.n	800cf7a <_free_r+0x15a>
 800cf8a:	68ce      	ldr	r6, [r1, #12]
 800cf8c:	e7d9      	b.n	800cf42 <_free_r+0x122>
 800cf8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf90:	20000498 	.word	0x20000498
 800cf94:	200008a4 	.word	0x200008a4
 800cf98:	20001038 	.word	0x20001038
 800cf9c:	200004a0 	.word	0x200004a0

0800cfa0 <__sfvwrite_r>:
 800cfa0:	6893      	ldr	r3, [r2, #8]
 800cfa2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfa6:	4606      	mov	r6, r0
 800cfa8:	460c      	mov	r4, r1
 800cfaa:	4690      	mov	r8, r2
 800cfac:	b91b      	cbnz	r3, 800cfb6 <__sfvwrite_r+0x16>
 800cfae:	2000      	movs	r0, #0
 800cfb0:	b003      	add	sp, #12
 800cfb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfb6:	898b      	ldrh	r3, [r1, #12]
 800cfb8:	0718      	lsls	r0, r3, #28
 800cfba:	d550      	bpl.n	800d05e <__sfvwrite_r+0xbe>
 800cfbc:	690b      	ldr	r3, [r1, #16]
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d04d      	beq.n	800d05e <__sfvwrite_r+0xbe>
 800cfc2:	89a3      	ldrh	r3, [r4, #12]
 800cfc4:	f8d8 7000 	ldr.w	r7, [r8]
 800cfc8:	f013 0902 	ands.w	r9, r3, #2
 800cfcc:	d16c      	bne.n	800d0a8 <__sfvwrite_r+0x108>
 800cfce:	f013 0301 	ands.w	r3, r3, #1
 800cfd2:	f000 809c 	beq.w	800d10e <__sfvwrite_r+0x16e>
 800cfd6:	4648      	mov	r0, r9
 800cfd8:	46ca      	mov	sl, r9
 800cfda:	46cb      	mov	fp, r9
 800cfdc:	f1bb 0f00 	cmp.w	fp, #0
 800cfe0:	f000 8103 	beq.w	800d1ea <__sfvwrite_r+0x24a>
 800cfe4:	b950      	cbnz	r0, 800cffc <__sfvwrite_r+0x5c>
 800cfe6:	465a      	mov	r2, fp
 800cfe8:	210a      	movs	r1, #10
 800cfea:	4650      	mov	r0, sl
 800cfec:	f000 f9b6 	bl	800d35c <memchr>
 800cff0:	2800      	cmp	r0, #0
 800cff2:	f000 80ff 	beq.w	800d1f4 <__sfvwrite_r+0x254>
 800cff6:	3001      	adds	r0, #1
 800cff8:	eba0 090a 	sub.w	r9, r0, sl
 800cffc:	6820      	ldr	r0, [r4, #0]
 800cffe:	6921      	ldr	r1, [r4, #16]
 800d000:	45d9      	cmp	r9, fp
 800d002:	464a      	mov	r2, r9
 800d004:	bf28      	it	cs
 800d006:	465a      	movcs	r2, fp
 800d008:	4288      	cmp	r0, r1
 800d00a:	6963      	ldr	r3, [r4, #20]
 800d00c:	f240 80f5 	bls.w	800d1fa <__sfvwrite_r+0x25a>
 800d010:	68a5      	ldr	r5, [r4, #8]
 800d012:	441d      	add	r5, r3
 800d014:	42aa      	cmp	r2, r5
 800d016:	f340 80f0 	ble.w	800d1fa <__sfvwrite_r+0x25a>
 800d01a:	4651      	mov	r1, sl
 800d01c:	462a      	mov	r2, r5
 800d01e:	f000 f9b9 	bl	800d394 <memmove>
 800d022:	6823      	ldr	r3, [r4, #0]
 800d024:	4621      	mov	r1, r4
 800d026:	442b      	add	r3, r5
 800d028:	4630      	mov	r0, r6
 800d02a:	6023      	str	r3, [r4, #0]
 800d02c:	f7ff fdfc 	bl	800cc28 <_fflush_r>
 800d030:	2800      	cmp	r0, #0
 800d032:	d167      	bne.n	800d104 <__sfvwrite_r+0x164>
 800d034:	ebb9 0905 	subs.w	r9, r9, r5
 800d038:	f040 80f7 	bne.w	800d22a <__sfvwrite_r+0x28a>
 800d03c:	4621      	mov	r1, r4
 800d03e:	4630      	mov	r0, r6
 800d040:	f7ff fdf2 	bl	800cc28 <_fflush_r>
 800d044:	2800      	cmp	r0, #0
 800d046:	d15d      	bne.n	800d104 <__sfvwrite_r+0x164>
 800d048:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800d04c:	44aa      	add	sl, r5
 800d04e:	ebab 0b05 	sub.w	fp, fp, r5
 800d052:	1b55      	subs	r5, r2, r5
 800d054:	f8c8 5008 	str.w	r5, [r8, #8]
 800d058:	2d00      	cmp	r5, #0
 800d05a:	d1bf      	bne.n	800cfdc <__sfvwrite_r+0x3c>
 800d05c:	e7a7      	b.n	800cfae <__sfvwrite_r+0xe>
 800d05e:	4621      	mov	r1, r4
 800d060:	4630      	mov	r0, r6
 800d062:	f7fe fe9f 	bl	800bda4 <__swsetup_r>
 800d066:	2800      	cmp	r0, #0
 800d068:	d0ab      	beq.n	800cfc2 <__sfvwrite_r+0x22>
 800d06a:	f04f 30ff 	mov.w	r0, #4294967295
 800d06e:	e79f      	b.n	800cfb0 <__sfvwrite_r+0x10>
 800d070:	e9d7 b900 	ldrd	fp, r9, [r7]
 800d074:	3708      	adds	r7, #8
 800d076:	f1b9 0f00 	cmp.w	r9, #0
 800d07a:	d0f9      	beq.n	800d070 <__sfvwrite_r+0xd0>
 800d07c:	45d1      	cmp	r9, sl
 800d07e:	464b      	mov	r3, r9
 800d080:	465a      	mov	r2, fp
 800d082:	bf28      	it	cs
 800d084:	4653      	movcs	r3, sl
 800d086:	4630      	mov	r0, r6
 800d088:	69e1      	ldr	r1, [r4, #28]
 800d08a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d08c:	47a8      	blx	r5
 800d08e:	2800      	cmp	r0, #0
 800d090:	dd38      	ble.n	800d104 <__sfvwrite_r+0x164>
 800d092:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d096:	4483      	add	fp, r0
 800d098:	eba9 0900 	sub.w	r9, r9, r0
 800d09c:	1a18      	subs	r0, r3, r0
 800d09e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d0a2:	2800      	cmp	r0, #0
 800d0a4:	d1e7      	bne.n	800d076 <__sfvwrite_r+0xd6>
 800d0a6:	e782      	b.n	800cfae <__sfvwrite_r+0xe>
 800d0a8:	f04f 0b00 	mov.w	fp, #0
 800d0ac:	f8df a180 	ldr.w	sl, [pc, #384]	; 800d230 <__sfvwrite_r+0x290>
 800d0b0:	46d9      	mov	r9, fp
 800d0b2:	e7e0      	b.n	800d076 <__sfvwrite_r+0xd6>
 800d0b4:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800d0b8:	3708      	adds	r7, #8
 800d0ba:	f1ba 0f00 	cmp.w	sl, #0
 800d0be:	d0f9      	beq.n	800d0b4 <__sfvwrite_r+0x114>
 800d0c0:	89a3      	ldrh	r3, [r4, #12]
 800d0c2:	68a2      	ldr	r2, [r4, #8]
 800d0c4:	0599      	lsls	r1, r3, #22
 800d0c6:	6820      	ldr	r0, [r4, #0]
 800d0c8:	d563      	bpl.n	800d192 <__sfvwrite_r+0x1f2>
 800d0ca:	4552      	cmp	r2, sl
 800d0cc:	d836      	bhi.n	800d13c <__sfvwrite_r+0x19c>
 800d0ce:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800d0d2:	d033      	beq.n	800d13c <__sfvwrite_r+0x19c>
 800d0d4:	6921      	ldr	r1, [r4, #16]
 800d0d6:	6965      	ldr	r5, [r4, #20]
 800d0d8:	eba0 0b01 	sub.w	fp, r0, r1
 800d0dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d0e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d0e4:	f10b 0201 	add.w	r2, fp, #1
 800d0e8:	106d      	asrs	r5, r5, #1
 800d0ea:	4452      	add	r2, sl
 800d0ec:	4295      	cmp	r5, r2
 800d0ee:	bf38      	it	cc
 800d0f0:	4615      	movcc	r5, r2
 800d0f2:	055b      	lsls	r3, r3, #21
 800d0f4:	d53d      	bpl.n	800d172 <__sfvwrite_r+0x1d2>
 800d0f6:	4629      	mov	r1, r5
 800d0f8:	4630      	mov	r0, r6
 800d0fa:	f7fb fe95 	bl	8008e28 <_malloc_r>
 800d0fe:	b948      	cbnz	r0, 800d114 <__sfvwrite_r+0x174>
 800d100:	230c      	movs	r3, #12
 800d102:	6033      	str	r3, [r6, #0]
 800d104:	89a3      	ldrh	r3, [r4, #12]
 800d106:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d10a:	81a3      	strh	r3, [r4, #12]
 800d10c:	e7ad      	b.n	800d06a <__sfvwrite_r+0xca>
 800d10e:	4699      	mov	r9, r3
 800d110:	469a      	mov	sl, r3
 800d112:	e7d2      	b.n	800d0ba <__sfvwrite_r+0x11a>
 800d114:	465a      	mov	r2, fp
 800d116:	6921      	ldr	r1, [r4, #16]
 800d118:	9001      	str	r0, [sp, #4]
 800d11a:	f000 f92d 	bl	800d378 <memcpy>
 800d11e:	89a2      	ldrh	r2, [r4, #12]
 800d120:	9b01      	ldr	r3, [sp, #4]
 800d122:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800d126:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d12a:	81a2      	strh	r2, [r4, #12]
 800d12c:	4652      	mov	r2, sl
 800d12e:	6123      	str	r3, [r4, #16]
 800d130:	6165      	str	r5, [r4, #20]
 800d132:	445b      	add	r3, fp
 800d134:	eba5 050b 	sub.w	r5, r5, fp
 800d138:	6023      	str	r3, [r4, #0]
 800d13a:	60a5      	str	r5, [r4, #8]
 800d13c:	4552      	cmp	r2, sl
 800d13e:	bf28      	it	cs
 800d140:	4652      	movcs	r2, sl
 800d142:	4655      	mov	r5, sl
 800d144:	4649      	mov	r1, r9
 800d146:	6820      	ldr	r0, [r4, #0]
 800d148:	9201      	str	r2, [sp, #4]
 800d14a:	f000 f923 	bl	800d394 <memmove>
 800d14e:	68a3      	ldr	r3, [r4, #8]
 800d150:	9a01      	ldr	r2, [sp, #4]
 800d152:	1a9b      	subs	r3, r3, r2
 800d154:	60a3      	str	r3, [r4, #8]
 800d156:	6823      	ldr	r3, [r4, #0]
 800d158:	441a      	add	r2, r3
 800d15a:	6022      	str	r2, [r4, #0]
 800d15c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800d160:	44a9      	add	r9, r5
 800d162:	ebaa 0a05 	sub.w	sl, sl, r5
 800d166:	1b45      	subs	r5, r0, r5
 800d168:	f8c8 5008 	str.w	r5, [r8, #8]
 800d16c:	2d00      	cmp	r5, #0
 800d16e:	d1a4      	bne.n	800d0ba <__sfvwrite_r+0x11a>
 800d170:	e71d      	b.n	800cfae <__sfvwrite_r+0xe>
 800d172:	462a      	mov	r2, r5
 800d174:	4630      	mov	r0, r6
 800d176:	f000 fc5b 	bl	800da30 <_realloc_r>
 800d17a:	4603      	mov	r3, r0
 800d17c:	2800      	cmp	r0, #0
 800d17e:	d1d5      	bne.n	800d12c <__sfvwrite_r+0x18c>
 800d180:	4630      	mov	r0, r6
 800d182:	6921      	ldr	r1, [r4, #16]
 800d184:	f7ff fe4c 	bl	800ce20 <_free_r>
 800d188:	89a3      	ldrh	r3, [r4, #12]
 800d18a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d18e:	81a3      	strh	r3, [r4, #12]
 800d190:	e7b6      	b.n	800d100 <__sfvwrite_r+0x160>
 800d192:	6923      	ldr	r3, [r4, #16]
 800d194:	4283      	cmp	r3, r0
 800d196:	d302      	bcc.n	800d19e <__sfvwrite_r+0x1fe>
 800d198:	6961      	ldr	r1, [r4, #20]
 800d19a:	4551      	cmp	r1, sl
 800d19c:	d915      	bls.n	800d1ca <__sfvwrite_r+0x22a>
 800d19e:	4552      	cmp	r2, sl
 800d1a0:	bf28      	it	cs
 800d1a2:	4652      	movcs	r2, sl
 800d1a4:	4615      	mov	r5, r2
 800d1a6:	4649      	mov	r1, r9
 800d1a8:	f000 f8f4 	bl	800d394 <memmove>
 800d1ac:	68a3      	ldr	r3, [r4, #8]
 800d1ae:	6822      	ldr	r2, [r4, #0]
 800d1b0:	1b5b      	subs	r3, r3, r5
 800d1b2:	442a      	add	r2, r5
 800d1b4:	60a3      	str	r3, [r4, #8]
 800d1b6:	6022      	str	r2, [r4, #0]
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d1cf      	bne.n	800d15c <__sfvwrite_r+0x1bc>
 800d1bc:	4621      	mov	r1, r4
 800d1be:	4630      	mov	r0, r6
 800d1c0:	f7ff fd32 	bl	800cc28 <_fflush_r>
 800d1c4:	2800      	cmp	r0, #0
 800d1c6:	d0c9      	beq.n	800d15c <__sfvwrite_r+0x1bc>
 800d1c8:	e79c      	b.n	800d104 <__sfvwrite_r+0x164>
 800d1ca:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800d1ce:	459a      	cmp	sl, r3
 800d1d0:	bf38      	it	cc
 800d1d2:	4653      	movcc	r3, sl
 800d1d4:	fb93 f3f1 	sdiv	r3, r3, r1
 800d1d8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d1da:	434b      	muls	r3, r1
 800d1dc:	464a      	mov	r2, r9
 800d1de:	4630      	mov	r0, r6
 800d1e0:	69e1      	ldr	r1, [r4, #28]
 800d1e2:	47a8      	blx	r5
 800d1e4:	1e05      	subs	r5, r0, #0
 800d1e6:	dcb9      	bgt.n	800d15c <__sfvwrite_r+0x1bc>
 800d1e8:	e78c      	b.n	800d104 <__sfvwrite_r+0x164>
 800d1ea:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800d1ee:	2000      	movs	r0, #0
 800d1f0:	3708      	adds	r7, #8
 800d1f2:	e6f3      	b.n	800cfdc <__sfvwrite_r+0x3c>
 800d1f4:	f10b 0901 	add.w	r9, fp, #1
 800d1f8:	e700      	b.n	800cffc <__sfvwrite_r+0x5c>
 800d1fa:	4293      	cmp	r3, r2
 800d1fc:	dc08      	bgt.n	800d210 <__sfvwrite_r+0x270>
 800d1fe:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d200:	4652      	mov	r2, sl
 800d202:	4630      	mov	r0, r6
 800d204:	69e1      	ldr	r1, [r4, #28]
 800d206:	47a8      	blx	r5
 800d208:	1e05      	subs	r5, r0, #0
 800d20a:	f73f af13 	bgt.w	800d034 <__sfvwrite_r+0x94>
 800d20e:	e779      	b.n	800d104 <__sfvwrite_r+0x164>
 800d210:	4651      	mov	r1, sl
 800d212:	9201      	str	r2, [sp, #4]
 800d214:	f000 f8be 	bl	800d394 <memmove>
 800d218:	9a01      	ldr	r2, [sp, #4]
 800d21a:	68a3      	ldr	r3, [r4, #8]
 800d21c:	4615      	mov	r5, r2
 800d21e:	1a9b      	subs	r3, r3, r2
 800d220:	60a3      	str	r3, [r4, #8]
 800d222:	6823      	ldr	r3, [r4, #0]
 800d224:	4413      	add	r3, r2
 800d226:	6023      	str	r3, [r4, #0]
 800d228:	e704      	b.n	800d034 <__sfvwrite_r+0x94>
 800d22a:	2001      	movs	r0, #1
 800d22c:	e70c      	b.n	800d048 <__sfvwrite_r+0xa8>
 800d22e:	bf00      	nop
 800d230:	7ffffc00 	.word	0x7ffffc00

0800d234 <_fwalk_reent>:
 800d234:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d238:	4606      	mov	r6, r0
 800d23a:	4688      	mov	r8, r1
 800d23c:	2700      	movs	r7, #0
 800d23e:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800d242:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d246:	f1b9 0901 	subs.w	r9, r9, #1
 800d24a:	d505      	bpl.n	800d258 <_fwalk_reent+0x24>
 800d24c:	6824      	ldr	r4, [r4, #0]
 800d24e:	2c00      	cmp	r4, #0
 800d250:	d1f7      	bne.n	800d242 <_fwalk_reent+0xe>
 800d252:	4638      	mov	r0, r7
 800d254:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d258:	89ab      	ldrh	r3, [r5, #12]
 800d25a:	2b01      	cmp	r3, #1
 800d25c:	d907      	bls.n	800d26e <_fwalk_reent+0x3a>
 800d25e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d262:	3301      	adds	r3, #1
 800d264:	d003      	beq.n	800d26e <_fwalk_reent+0x3a>
 800d266:	4629      	mov	r1, r5
 800d268:	4630      	mov	r0, r6
 800d26a:	47c0      	blx	r8
 800d26c:	4307      	orrs	r7, r0
 800d26e:	3568      	adds	r5, #104	; 0x68
 800d270:	e7e9      	b.n	800d246 <_fwalk_reent+0x12>
	...

0800d274 <_localeconv_r>:
 800d274:	4800      	ldr	r0, [pc, #0]	; (800d278 <_localeconv_r+0x4>)
 800d276:	4770      	bx	lr
 800d278:	2000099c 	.word	0x2000099c

0800d27c <__retarget_lock_init_recursive>:
 800d27c:	4770      	bx	lr

0800d27e <__retarget_lock_close_recursive>:
 800d27e:	4770      	bx	lr

0800d280 <__retarget_lock_acquire_recursive>:
 800d280:	4770      	bx	lr

0800d282 <__retarget_lock_release_recursive>:
 800d282:	4770      	bx	lr

0800d284 <__swhatbuf_r>:
 800d284:	b570      	push	{r4, r5, r6, lr}
 800d286:	460e      	mov	r6, r1
 800d288:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d28c:	4614      	mov	r4, r2
 800d28e:	2900      	cmp	r1, #0
 800d290:	461d      	mov	r5, r3
 800d292:	b096      	sub	sp, #88	; 0x58
 800d294:	da09      	bge.n	800d2aa <__swhatbuf_r+0x26>
 800d296:	2200      	movs	r2, #0
 800d298:	89b3      	ldrh	r3, [r6, #12]
 800d29a:	602a      	str	r2, [r5, #0]
 800d29c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800d2a0:	d116      	bne.n	800d2d0 <__swhatbuf_r+0x4c>
 800d2a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d2a6:	6023      	str	r3, [r4, #0]
 800d2a8:	e015      	b.n	800d2d6 <__swhatbuf_r+0x52>
 800d2aa:	466a      	mov	r2, sp
 800d2ac:	f001 fd2e 	bl	800ed0c <_fstat_r>
 800d2b0:	2800      	cmp	r0, #0
 800d2b2:	dbf0      	blt.n	800d296 <__swhatbuf_r+0x12>
 800d2b4:	9a01      	ldr	r2, [sp, #4]
 800d2b6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d2ba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d2be:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d2c2:	425a      	negs	r2, r3
 800d2c4:	415a      	adcs	r2, r3
 800d2c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d2ca:	602a      	str	r2, [r5, #0]
 800d2cc:	6023      	str	r3, [r4, #0]
 800d2ce:	e002      	b.n	800d2d6 <__swhatbuf_r+0x52>
 800d2d0:	2340      	movs	r3, #64	; 0x40
 800d2d2:	4610      	mov	r0, r2
 800d2d4:	6023      	str	r3, [r4, #0]
 800d2d6:	b016      	add	sp, #88	; 0x58
 800d2d8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d2dc <__smakebuf_r>:
 800d2dc:	898b      	ldrh	r3, [r1, #12]
 800d2de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d2e0:	079d      	lsls	r5, r3, #30
 800d2e2:	4606      	mov	r6, r0
 800d2e4:	460c      	mov	r4, r1
 800d2e6:	d507      	bpl.n	800d2f8 <__smakebuf_r+0x1c>
 800d2e8:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800d2ec:	6023      	str	r3, [r4, #0]
 800d2ee:	6123      	str	r3, [r4, #16]
 800d2f0:	2301      	movs	r3, #1
 800d2f2:	6163      	str	r3, [r4, #20]
 800d2f4:	b002      	add	sp, #8
 800d2f6:	bd70      	pop	{r4, r5, r6, pc}
 800d2f8:	466a      	mov	r2, sp
 800d2fa:	ab01      	add	r3, sp, #4
 800d2fc:	f7ff ffc2 	bl	800d284 <__swhatbuf_r>
 800d300:	9900      	ldr	r1, [sp, #0]
 800d302:	4605      	mov	r5, r0
 800d304:	4630      	mov	r0, r6
 800d306:	f7fb fd8f 	bl	8008e28 <_malloc_r>
 800d30a:	b948      	cbnz	r0, 800d320 <__smakebuf_r+0x44>
 800d30c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d310:	059a      	lsls	r2, r3, #22
 800d312:	d4ef      	bmi.n	800d2f4 <__smakebuf_r+0x18>
 800d314:	f023 0303 	bic.w	r3, r3, #3
 800d318:	f043 0302 	orr.w	r3, r3, #2
 800d31c:	81a3      	strh	r3, [r4, #12]
 800d31e:	e7e3      	b.n	800d2e8 <__smakebuf_r+0xc>
 800d320:	4b0d      	ldr	r3, [pc, #52]	; (800d358 <__smakebuf_r+0x7c>)
 800d322:	63f3      	str	r3, [r6, #60]	; 0x3c
 800d324:	89a3      	ldrh	r3, [r4, #12]
 800d326:	6020      	str	r0, [r4, #0]
 800d328:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d32c:	81a3      	strh	r3, [r4, #12]
 800d32e:	9b00      	ldr	r3, [sp, #0]
 800d330:	6120      	str	r0, [r4, #16]
 800d332:	6163      	str	r3, [r4, #20]
 800d334:	9b01      	ldr	r3, [sp, #4]
 800d336:	b15b      	cbz	r3, 800d350 <__smakebuf_r+0x74>
 800d338:	4630      	mov	r0, r6
 800d33a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d33e:	f001 fcf7 	bl	800ed30 <_isatty_r>
 800d342:	b128      	cbz	r0, 800d350 <__smakebuf_r+0x74>
 800d344:	89a3      	ldrh	r3, [r4, #12]
 800d346:	f023 0303 	bic.w	r3, r3, #3
 800d34a:	f043 0301 	orr.w	r3, r3, #1
 800d34e:	81a3      	strh	r3, [r4, #12]
 800d350:	89a0      	ldrh	r0, [r4, #12]
 800d352:	4305      	orrs	r5, r0
 800d354:	81a5      	strh	r5, [r4, #12]
 800d356:	e7cd      	b.n	800d2f4 <__smakebuf_r+0x18>
 800d358:	0800ccc5 	.word	0x0800ccc5

0800d35c <memchr>:
 800d35c:	4603      	mov	r3, r0
 800d35e:	b510      	push	{r4, lr}
 800d360:	b2c9      	uxtb	r1, r1
 800d362:	4402      	add	r2, r0
 800d364:	4293      	cmp	r3, r2
 800d366:	4618      	mov	r0, r3
 800d368:	d101      	bne.n	800d36e <memchr+0x12>
 800d36a:	2000      	movs	r0, #0
 800d36c:	e003      	b.n	800d376 <memchr+0x1a>
 800d36e:	7804      	ldrb	r4, [r0, #0]
 800d370:	3301      	adds	r3, #1
 800d372:	428c      	cmp	r4, r1
 800d374:	d1f6      	bne.n	800d364 <memchr+0x8>
 800d376:	bd10      	pop	{r4, pc}

0800d378 <memcpy>:
 800d378:	440a      	add	r2, r1
 800d37a:	4291      	cmp	r1, r2
 800d37c:	f100 33ff 	add.w	r3, r0, #4294967295
 800d380:	d100      	bne.n	800d384 <memcpy+0xc>
 800d382:	4770      	bx	lr
 800d384:	b510      	push	{r4, lr}
 800d386:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d38a:	4291      	cmp	r1, r2
 800d38c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d390:	d1f9      	bne.n	800d386 <memcpy+0xe>
 800d392:	bd10      	pop	{r4, pc}

0800d394 <memmove>:
 800d394:	4288      	cmp	r0, r1
 800d396:	b510      	push	{r4, lr}
 800d398:	eb01 0402 	add.w	r4, r1, r2
 800d39c:	d902      	bls.n	800d3a4 <memmove+0x10>
 800d39e:	4284      	cmp	r4, r0
 800d3a0:	4623      	mov	r3, r4
 800d3a2:	d807      	bhi.n	800d3b4 <memmove+0x20>
 800d3a4:	1e43      	subs	r3, r0, #1
 800d3a6:	42a1      	cmp	r1, r4
 800d3a8:	d008      	beq.n	800d3bc <memmove+0x28>
 800d3aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d3ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d3b2:	e7f8      	b.n	800d3a6 <memmove+0x12>
 800d3b4:	4601      	mov	r1, r0
 800d3b6:	4402      	add	r2, r0
 800d3b8:	428a      	cmp	r2, r1
 800d3ba:	d100      	bne.n	800d3be <memmove+0x2a>
 800d3bc:	bd10      	pop	{r4, pc}
 800d3be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d3c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d3c6:	e7f7      	b.n	800d3b8 <memmove+0x24>

0800d3c8 <_Balloc>:
 800d3c8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800d3ca:	b570      	push	{r4, r5, r6, lr}
 800d3cc:	4605      	mov	r5, r0
 800d3ce:	460c      	mov	r4, r1
 800d3d0:	b17b      	cbz	r3, 800d3f2 <_Balloc+0x2a>
 800d3d2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800d3d4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d3d8:	b9a0      	cbnz	r0, 800d404 <_Balloc+0x3c>
 800d3da:	2101      	movs	r1, #1
 800d3dc:	fa01 f604 	lsl.w	r6, r1, r4
 800d3e0:	1d72      	adds	r2, r6, #5
 800d3e2:	4628      	mov	r0, r5
 800d3e4:	0092      	lsls	r2, r2, #2
 800d3e6:	f001 fb7f 	bl	800eae8 <_calloc_r>
 800d3ea:	b148      	cbz	r0, 800d400 <_Balloc+0x38>
 800d3ec:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800d3f0:	e00b      	b.n	800d40a <_Balloc+0x42>
 800d3f2:	2221      	movs	r2, #33	; 0x21
 800d3f4:	2104      	movs	r1, #4
 800d3f6:	f001 fb77 	bl	800eae8 <_calloc_r>
 800d3fa:	64e8      	str	r0, [r5, #76]	; 0x4c
 800d3fc:	2800      	cmp	r0, #0
 800d3fe:	d1e8      	bne.n	800d3d2 <_Balloc+0xa>
 800d400:	2000      	movs	r0, #0
 800d402:	bd70      	pop	{r4, r5, r6, pc}
 800d404:	6802      	ldr	r2, [r0, #0]
 800d406:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800d40a:	2300      	movs	r3, #0
 800d40c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d410:	e7f7      	b.n	800d402 <_Balloc+0x3a>

0800d412 <_Bfree>:
 800d412:	b131      	cbz	r1, 800d422 <_Bfree+0x10>
 800d414:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800d416:	684a      	ldr	r2, [r1, #4]
 800d418:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d41c:	6008      	str	r0, [r1, #0]
 800d41e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d422:	4770      	bx	lr

0800d424 <__multadd>:
 800d424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d428:	4698      	mov	r8, r3
 800d42a:	460c      	mov	r4, r1
 800d42c:	2300      	movs	r3, #0
 800d42e:	690e      	ldr	r6, [r1, #16]
 800d430:	4607      	mov	r7, r0
 800d432:	f101 0014 	add.w	r0, r1, #20
 800d436:	6805      	ldr	r5, [r0, #0]
 800d438:	3301      	adds	r3, #1
 800d43a:	b2a9      	uxth	r1, r5
 800d43c:	fb02 8101 	mla	r1, r2, r1, r8
 800d440:	0c2d      	lsrs	r5, r5, #16
 800d442:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800d446:	fb02 c505 	mla	r5, r2, r5, ip
 800d44a:	b289      	uxth	r1, r1
 800d44c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800d450:	429e      	cmp	r6, r3
 800d452:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800d456:	f840 1b04 	str.w	r1, [r0], #4
 800d45a:	dcec      	bgt.n	800d436 <__multadd+0x12>
 800d45c:	f1b8 0f00 	cmp.w	r8, #0
 800d460:	d022      	beq.n	800d4a8 <__multadd+0x84>
 800d462:	68a3      	ldr	r3, [r4, #8]
 800d464:	42b3      	cmp	r3, r6
 800d466:	dc19      	bgt.n	800d49c <__multadd+0x78>
 800d468:	6861      	ldr	r1, [r4, #4]
 800d46a:	4638      	mov	r0, r7
 800d46c:	3101      	adds	r1, #1
 800d46e:	f7ff ffab 	bl	800d3c8 <_Balloc>
 800d472:	4605      	mov	r5, r0
 800d474:	b928      	cbnz	r0, 800d482 <__multadd+0x5e>
 800d476:	4602      	mov	r2, r0
 800d478:	21b5      	movs	r1, #181	; 0xb5
 800d47a:	4b0d      	ldr	r3, [pc, #52]	; (800d4b0 <__multadd+0x8c>)
 800d47c:	480d      	ldr	r0, [pc, #52]	; (800d4b4 <__multadd+0x90>)
 800d47e:	f001 fb15 	bl	800eaac <__assert_func>
 800d482:	6922      	ldr	r2, [r4, #16]
 800d484:	f104 010c 	add.w	r1, r4, #12
 800d488:	3202      	adds	r2, #2
 800d48a:	0092      	lsls	r2, r2, #2
 800d48c:	300c      	adds	r0, #12
 800d48e:	f7ff ff73 	bl	800d378 <memcpy>
 800d492:	4621      	mov	r1, r4
 800d494:	4638      	mov	r0, r7
 800d496:	f7ff ffbc 	bl	800d412 <_Bfree>
 800d49a:	462c      	mov	r4, r5
 800d49c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800d4a0:	3601      	adds	r6, #1
 800d4a2:	f8c3 8014 	str.w	r8, [r3, #20]
 800d4a6:	6126      	str	r6, [r4, #16]
 800d4a8:	4620      	mov	r0, r4
 800d4aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4ae:	bf00      	nop
 800d4b0:	080126fd 	.word	0x080126fd
 800d4b4:	0801276d 	.word	0x0801276d

0800d4b8 <__hi0bits>:
 800d4b8:	0c02      	lsrs	r2, r0, #16
 800d4ba:	0412      	lsls	r2, r2, #16
 800d4bc:	4603      	mov	r3, r0
 800d4be:	b9ca      	cbnz	r2, 800d4f4 <__hi0bits+0x3c>
 800d4c0:	0403      	lsls	r3, r0, #16
 800d4c2:	2010      	movs	r0, #16
 800d4c4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d4c8:	bf04      	itt	eq
 800d4ca:	021b      	lsleq	r3, r3, #8
 800d4cc:	3008      	addeq	r0, #8
 800d4ce:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d4d2:	bf04      	itt	eq
 800d4d4:	011b      	lsleq	r3, r3, #4
 800d4d6:	3004      	addeq	r0, #4
 800d4d8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d4dc:	bf04      	itt	eq
 800d4de:	009b      	lsleq	r3, r3, #2
 800d4e0:	3002      	addeq	r0, #2
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	db05      	blt.n	800d4f2 <__hi0bits+0x3a>
 800d4e6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800d4ea:	f100 0001 	add.w	r0, r0, #1
 800d4ee:	bf08      	it	eq
 800d4f0:	2020      	moveq	r0, #32
 800d4f2:	4770      	bx	lr
 800d4f4:	2000      	movs	r0, #0
 800d4f6:	e7e5      	b.n	800d4c4 <__hi0bits+0xc>

0800d4f8 <__lo0bits>:
 800d4f8:	6803      	ldr	r3, [r0, #0]
 800d4fa:	4602      	mov	r2, r0
 800d4fc:	f013 0007 	ands.w	r0, r3, #7
 800d500:	d00b      	beq.n	800d51a <__lo0bits+0x22>
 800d502:	07d9      	lsls	r1, r3, #31
 800d504:	d422      	bmi.n	800d54c <__lo0bits+0x54>
 800d506:	0798      	lsls	r0, r3, #30
 800d508:	bf49      	itett	mi
 800d50a:	085b      	lsrmi	r3, r3, #1
 800d50c:	089b      	lsrpl	r3, r3, #2
 800d50e:	2001      	movmi	r0, #1
 800d510:	6013      	strmi	r3, [r2, #0]
 800d512:	bf5c      	itt	pl
 800d514:	2002      	movpl	r0, #2
 800d516:	6013      	strpl	r3, [r2, #0]
 800d518:	4770      	bx	lr
 800d51a:	b299      	uxth	r1, r3
 800d51c:	b909      	cbnz	r1, 800d522 <__lo0bits+0x2a>
 800d51e:	2010      	movs	r0, #16
 800d520:	0c1b      	lsrs	r3, r3, #16
 800d522:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d526:	bf04      	itt	eq
 800d528:	0a1b      	lsreq	r3, r3, #8
 800d52a:	3008      	addeq	r0, #8
 800d52c:	0719      	lsls	r1, r3, #28
 800d52e:	bf04      	itt	eq
 800d530:	091b      	lsreq	r3, r3, #4
 800d532:	3004      	addeq	r0, #4
 800d534:	0799      	lsls	r1, r3, #30
 800d536:	bf04      	itt	eq
 800d538:	089b      	lsreq	r3, r3, #2
 800d53a:	3002      	addeq	r0, #2
 800d53c:	07d9      	lsls	r1, r3, #31
 800d53e:	d403      	bmi.n	800d548 <__lo0bits+0x50>
 800d540:	085b      	lsrs	r3, r3, #1
 800d542:	f100 0001 	add.w	r0, r0, #1
 800d546:	d003      	beq.n	800d550 <__lo0bits+0x58>
 800d548:	6013      	str	r3, [r2, #0]
 800d54a:	4770      	bx	lr
 800d54c:	2000      	movs	r0, #0
 800d54e:	4770      	bx	lr
 800d550:	2020      	movs	r0, #32
 800d552:	4770      	bx	lr

0800d554 <__i2b>:
 800d554:	b510      	push	{r4, lr}
 800d556:	460c      	mov	r4, r1
 800d558:	2101      	movs	r1, #1
 800d55a:	f7ff ff35 	bl	800d3c8 <_Balloc>
 800d55e:	4602      	mov	r2, r0
 800d560:	b928      	cbnz	r0, 800d56e <__i2b+0x1a>
 800d562:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d566:	4b04      	ldr	r3, [pc, #16]	; (800d578 <__i2b+0x24>)
 800d568:	4804      	ldr	r0, [pc, #16]	; (800d57c <__i2b+0x28>)
 800d56a:	f001 fa9f 	bl	800eaac <__assert_func>
 800d56e:	2301      	movs	r3, #1
 800d570:	6144      	str	r4, [r0, #20]
 800d572:	6103      	str	r3, [r0, #16]
 800d574:	bd10      	pop	{r4, pc}
 800d576:	bf00      	nop
 800d578:	080126fd 	.word	0x080126fd
 800d57c:	0801276d 	.word	0x0801276d

0800d580 <__multiply>:
 800d580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d584:	4614      	mov	r4, r2
 800d586:	690a      	ldr	r2, [r1, #16]
 800d588:	6923      	ldr	r3, [r4, #16]
 800d58a:	460d      	mov	r5, r1
 800d58c:	429a      	cmp	r2, r3
 800d58e:	bfbe      	ittt	lt
 800d590:	460b      	movlt	r3, r1
 800d592:	4625      	movlt	r5, r4
 800d594:	461c      	movlt	r4, r3
 800d596:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800d59a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d59e:	68ab      	ldr	r3, [r5, #8]
 800d5a0:	6869      	ldr	r1, [r5, #4]
 800d5a2:	eb0a 0709 	add.w	r7, sl, r9
 800d5a6:	42bb      	cmp	r3, r7
 800d5a8:	b085      	sub	sp, #20
 800d5aa:	bfb8      	it	lt
 800d5ac:	3101      	addlt	r1, #1
 800d5ae:	f7ff ff0b 	bl	800d3c8 <_Balloc>
 800d5b2:	b930      	cbnz	r0, 800d5c2 <__multiply+0x42>
 800d5b4:	4602      	mov	r2, r0
 800d5b6:	f240 115d 	movw	r1, #349	; 0x15d
 800d5ba:	4b41      	ldr	r3, [pc, #260]	; (800d6c0 <__multiply+0x140>)
 800d5bc:	4841      	ldr	r0, [pc, #260]	; (800d6c4 <__multiply+0x144>)
 800d5be:	f001 fa75 	bl	800eaac <__assert_func>
 800d5c2:	f100 0614 	add.w	r6, r0, #20
 800d5c6:	4633      	mov	r3, r6
 800d5c8:	2200      	movs	r2, #0
 800d5ca:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800d5ce:	4543      	cmp	r3, r8
 800d5d0:	d31e      	bcc.n	800d610 <__multiply+0x90>
 800d5d2:	f105 0c14 	add.w	ip, r5, #20
 800d5d6:	f104 0314 	add.w	r3, r4, #20
 800d5da:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800d5de:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800d5e2:	9202      	str	r2, [sp, #8]
 800d5e4:	ebac 0205 	sub.w	r2, ip, r5
 800d5e8:	3a15      	subs	r2, #21
 800d5ea:	f022 0203 	bic.w	r2, r2, #3
 800d5ee:	3204      	adds	r2, #4
 800d5f0:	f105 0115 	add.w	r1, r5, #21
 800d5f4:	458c      	cmp	ip, r1
 800d5f6:	bf38      	it	cc
 800d5f8:	2204      	movcc	r2, #4
 800d5fa:	9201      	str	r2, [sp, #4]
 800d5fc:	9a02      	ldr	r2, [sp, #8]
 800d5fe:	9303      	str	r3, [sp, #12]
 800d600:	429a      	cmp	r2, r3
 800d602:	d808      	bhi.n	800d616 <__multiply+0x96>
 800d604:	2f00      	cmp	r7, #0
 800d606:	dc55      	bgt.n	800d6b4 <__multiply+0x134>
 800d608:	6107      	str	r7, [r0, #16]
 800d60a:	b005      	add	sp, #20
 800d60c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d610:	f843 2b04 	str.w	r2, [r3], #4
 800d614:	e7db      	b.n	800d5ce <__multiply+0x4e>
 800d616:	f8b3 a000 	ldrh.w	sl, [r3]
 800d61a:	f1ba 0f00 	cmp.w	sl, #0
 800d61e:	d020      	beq.n	800d662 <__multiply+0xe2>
 800d620:	46b1      	mov	r9, r6
 800d622:	2200      	movs	r2, #0
 800d624:	f105 0e14 	add.w	lr, r5, #20
 800d628:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d62c:	f8d9 b000 	ldr.w	fp, [r9]
 800d630:	b2a1      	uxth	r1, r4
 800d632:	fa1f fb8b 	uxth.w	fp, fp
 800d636:	fb0a b101 	mla	r1, sl, r1, fp
 800d63a:	4411      	add	r1, r2
 800d63c:	f8d9 2000 	ldr.w	r2, [r9]
 800d640:	0c24      	lsrs	r4, r4, #16
 800d642:	0c12      	lsrs	r2, r2, #16
 800d644:	fb0a 2404 	mla	r4, sl, r4, r2
 800d648:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d64c:	b289      	uxth	r1, r1
 800d64e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d652:	45f4      	cmp	ip, lr
 800d654:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d658:	f849 1b04 	str.w	r1, [r9], #4
 800d65c:	d8e4      	bhi.n	800d628 <__multiply+0xa8>
 800d65e:	9901      	ldr	r1, [sp, #4]
 800d660:	5072      	str	r2, [r6, r1]
 800d662:	9a03      	ldr	r2, [sp, #12]
 800d664:	3304      	adds	r3, #4
 800d666:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d66a:	f1b9 0f00 	cmp.w	r9, #0
 800d66e:	d01f      	beq.n	800d6b0 <__multiply+0x130>
 800d670:	46b6      	mov	lr, r6
 800d672:	f04f 0a00 	mov.w	sl, #0
 800d676:	6834      	ldr	r4, [r6, #0]
 800d678:	f105 0114 	add.w	r1, r5, #20
 800d67c:	880a      	ldrh	r2, [r1, #0]
 800d67e:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d682:	b2a4      	uxth	r4, r4
 800d684:	fb09 b202 	mla	r2, r9, r2, fp
 800d688:	4492      	add	sl, r2
 800d68a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d68e:	f84e 4b04 	str.w	r4, [lr], #4
 800d692:	f851 4b04 	ldr.w	r4, [r1], #4
 800d696:	f8be 2000 	ldrh.w	r2, [lr]
 800d69a:	0c24      	lsrs	r4, r4, #16
 800d69c:	fb09 2404 	mla	r4, r9, r4, r2
 800d6a0:	458c      	cmp	ip, r1
 800d6a2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800d6a6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d6aa:	d8e7      	bhi.n	800d67c <__multiply+0xfc>
 800d6ac:	9a01      	ldr	r2, [sp, #4]
 800d6ae:	50b4      	str	r4, [r6, r2]
 800d6b0:	3604      	adds	r6, #4
 800d6b2:	e7a3      	b.n	800d5fc <__multiply+0x7c>
 800d6b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d1a5      	bne.n	800d608 <__multiply+0x88>
 800d6bc:	3f01      	subs	r7, #1
 800d6be:	e7a1      	b.n	800d604 <__multiply+0x84>
 800d6c0:	080126fd 	.word	0x080126fd
 800d6c4:	0801276d 	.word	0x0801276d

0800d6c8 <__pow5mult>:
 800d6c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6cc:	4615      	mov	r5, r2
 800d6ce:	f012 0203 	ands.w	r2, r2, #3
 800d6d2:	4606      	mov	r6, r0
 800d6d4:	460f      	mov	r7, r1
 800d6d6:	d007      	beq.n	800d6e8 <__pow5mult+0x20>
 800d6d8:	4c1a      	ldr	r4, [pc, #104]	; (800d744 <__pow5mult+0x7c>)
 800d6da:	3a01      	subs	r2, #1
 800d6dc:	2300      	movs	r3, #0
 800d6de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d6e2:	f7ff fe9f 	bl	800d424 <__multadd>
 800d6e6:	4607      	mov	r7, r0
 800d6e8:	10ad      	asrs	r5, r5, #2
 800d6ea:	d027      	beq.n	800d73c <__pow5mult+0x74>
 800d6ec:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800d6ee:	b944      	cbnz	r4, 800d702 <__pow5mult+0x3a>
 800d6f0:	f240 2171 	movw	r1, #625	; 0x271
 800d6f4:	4630      	mov	r0, r6
 800d6f6:	f7ff ff2d 	bl	800d554 <__i2b>
 800d6fa:	2300      	movs	r3, #0
 800d6fc:	4604      	mov	r4, r0
 800d6fe:	64b0      	str	r0, [r6, #72]	; 0x48
 800d700:	6003      	str	r3, [r0, #0]
 800d702:	f04f 0900 	mov.w	r9, #0
 800d706:	07eb      	lsls	r3, r5, #31
 800d708:	d50a      	bpl.n	800d720 <__pow5mult+0x58>
 800d70a:	4639      	mov	r1, r7
 800d70c:	4622      	mov	r2, r4
 800d70e:	4630      	mov	r0, r6
 800d710:	f7ff ff36 	bl	800d580 <__multiply>
 800d714:	4680      	mov	r8, r0
 800d716:	4639      	mov	r1, r7
 800d718:	4630      	mov	r0, r6
 800d71a:	f7ff fe7a 	bl	800d412 <_Bfree>
 800d71e:	4647      	mov	r7, r8
 800d720:	106d      	asrs	r5, r5, #1
 800d722:	d00b      	beq.n	800d73c <__pow5mult+0x74>
 800d724:	6820      	ldr	r0, [r4, #0]
 800d726:	b938      	cbnz	r0, 800d738 <__pow5mult+0x70>
 800d728:	4622      	mov	r2, r4
 800d72a:	4621      	mov	r1, r4
 800d72c:	4630      	mov	r0, r6
 800d72e:	f7ff ff27 	bl	800d580 <__multiply>
 800d732:	6020      	str	r0, [r4, #0]
 800d734:	f8c0 9000 	str.w	r9, [r0]
 800d738:	4604      	mov	r4, r0
 800d73a:	e7e4      	b.n	800d706 <__pow5mult+0x3e>
 800d73c:	4638      	mov	r0, r7
 800d73e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d742:	bf00      	nop
 800d744:	080128c0 	.word	0x080128c0

0800d748 <__lshift>:
 800d748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d74c:	460c      	mov	r4, r1
 800d74e:	4607      	mov	r7, r0
 800d750:	4691      	mov	r9, r2
 800d752:	6923      	ldr	r3, [r4, #16]
 800d754:	6849      	ldr	r1, [r1, #4]
 800d756:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d75a:	68a3      	ldr	r3, [r4, #8]
 800d75c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d760:	f108 0601 	add.w	r6, r8, #1
 800d764:	42b3      	cmp	r3, r6
 800d766:	db0b      	blt.n	800d780 <__lshift+0x38>
 800d768:	4638      	mov	r0, r7
 800d76a:	f7ff fe2d 	bl	800d3c8 <_Balloc>
 800d76e:	4605      	mov	r5, r0
 800d770:	b948      	cbnz	r0, 800d786 <__lshift+0x3e>
 800d772:	4602      	mov	r2, r0
 800d774:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d778:	4b27      	ldr	r3, [pc, #156]	; (800d818 <__lshift+0xd0>)
 800d77a:	4828      	ldr	r0, [pc, #160]	; (800d81c <__lshift+0xd4>)
 800d77c:	f001 f996 	bl	800eaac <__assert_func>
 800d780:	3101      	adds	r1, #1
 800d782:	005b      	lsls	r3, r3, #1
 800d784:	e7ee      	b.n	800d764 <__lshift+0x1c>
 800d786:	2300      	movs	r3, #0
 800d788:	f100 0114 	add.w	r1, r0, #20
 800d78c:	f100 0210 	add.w	r2, r0, #16
 800d790:	4618      	mov	r0, r3
 800d792:	4553      	cmp	r3, sl
 800d794:	db33      	blt.n	800d7fe <__lshift+0xb6>
 800d796:	6920      	ldr	r0, [r4, #16]
 800d798:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d79c:	f104 0314 	add.w	r3, r4, #20
 800d7a0:	f019 091f 	ands.w	r9, r9, #31
 800d7a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d7a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d7ac:	d02b      	beq.n	800d806 <__lshift+0xbe>
 800d7ae:	468a      	mov	sl, r1
 800d7b0:	2200      	movs	r2, #0
 800d7b2:	f1c9 0e20 	rsb	lr, r9, #32
 800d7b6:	6818      	ldr	r0, [r3, #0]
 800d7b8:	fa00 f009 	lsl.w	r0, r0, r9
 800d7bc:	4302      	orrs	r2, r0
 800d7be:	f84a 2b04 	str.w	r2, [sl], #4
 800d7c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7c6:	459c      	cmp	ip, r3
 800d7c8:	fa22 f20e 	lsr.w	r2, r2, lr
 800d7cc:	d8f3      	bhi.n	800d7b6 <__lshift+0x6e>
 800d7ce:	ebac 0304 	sub.w	r3, ip, r4
 800d7d2:	3b15      	subs	r3, #21
 800d7d4:	f023 0303 	bic.w	r3, r3, #3
 800d7d8:	3304      	adds	r3, #4
 800d7da:	f104 0015 	add.w	r0, r4, #21
 800d7de:	4584      	cmp	ip, r0
 800d7e0:	bf38      	it	cc
 800d7e2:	2304      	movcc	r3, #4
 800d7e4:	50ca      	str	r2, [r1, r3]
 800d7e6:	b10a      	cbz	r2, 800d7ec <__lshift+0xa4>
 800d7e8:	f108 0602 	add.w	r6, r8, #2
 800d7ec:	3e01      	subs	r6, #1
 800d7ee:	4638      	mov	r0, r7
 800d7f0:	4621      	mov	r1, r4
 800d7f2:	612e      	str	r6, [r5, #16]
 800d7f4:	f7ff fe0d 	bl	800d412 <_Bfree>
 800d7f8:	4628      	mov	r0, r5
 800d7fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7fe:	f842 0f04 	str.w	r0, [r2, #4]!
 800d802:	3301      	adds	r3, #1
 800d804:	e7c5      	b.n	800d792 <__lshift+0x4a>
 800d806:	3904      	subs	r1, #4
 800d808:	f853 2b04 	ldr.w	r2, [r3], #4
 800d80c:	459c      	cmp	ip, r3
 800d80e:	f841 2f04 	str.w	r2, [r1, #4]!
 800d812:	d8f9      	bhi.n	800d808 <__lshift+0xc0>
 800d814:	e7ea      	b.n	800d7ec <__lshift+0xa4>
 800d816:	bf00      	nop
 800d818:	080126fd 	.word	0x080126fd
 800d81c:	0801276d 	.word	0x0801276d

0800d820 <__mcmp>:
 800d820:	4603      	mov	r3, r0
 800d822:	690a      	ldr	r2, [r1, #16]
 800d824:	6900      	ldr	r0, [r0, #16]
 800d826:	b530      	push	{r4, r5, lr}
 800d828:	1a80      	subs	r0, r0, r2
 800d82a:	d10d      	bne.n	800d848 <__mcmp+0x28>
 800d82c:	3314      	adds	r3, #20
 800d82e:	3114      	adds	r1, #20
 800d830:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d834:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d838:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d83c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d840:	4295      	cmp	r5, r2
 800d842:	d002      	beq.n	800d84a <__mcmp+0x2a>
 800d844:	d304      	bcc.n	800d850 <__mcmp+0x30>
 800d846:	2001      	movs	r0, #1
 800d848:	bd30      	pop	{r4, r5, pc}
 800d84a:	42a3      	cmp	r3, r4
 800d84c:	d3f4      	bcc.n	800d838 <__mcmp+0x18>
 800d84e:	e7fb      	b.n	800d848 <__mcmp+0x28>
 800d850:	f04f 30ff 	mov.w	r0, #4294967295
 800d854:	e7f8      	b.n	800d848 <__mcmp+0x28>
	...

0800d858 <__mdiff>:
 800d858:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d85c:	460c      	mov	r4, r1
 800d85e:	4606      	mov	r6, r0
 800d860:	4611      	mov	r1, r2
 800d862:	4620      	mov	r0, r4
 800d864:	4692      	mov	sl, r2
 800d866:	f7ff ffdb 	bl	800d820 <__mcmp>
 800d86a:	1e05      	subs	r5, r0, #0
 800d86c:	d111      	bne.n	800d892 <__mdiff+0x3a>
 800d86e:	4629      	mov	r1, r5
 800d870:	4630      	mov	r0, r6
 800d872:	f7ff fda9 	bl	800d3c8 <_Balloc>
 800d876:	4602      	mov	r2, r0
 800d878:	b928      	cbnz	r0, 800d886 <__mdiff+0x2e>
 800d87a:	f240 2132 	movw	r1, #562	; 0x232
 800d87e:	4b3c      	ldr	r3, [pc, #240]	; (800d970 <__mdiff+0x118>)
 800d880:	483c      	ldr	r0, [pc, #240]	; (800d974 <__mdiff+0x11c>)
 800d882:	f001 f913 	bl	800eaac <__assert_func>
 800d886:	2301      	movs	r3, #1
 800d888:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d88c:	4610      	mov	r0, r2
 800d88e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d892:	bfa4      	itt	ge
 800d894:	4653      	movge	r3, sl
 800d896:	46a2      	movge	sl, r4
 800d898:	4630      	mov	r0, r6
 800d89a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800d89e:	bfa6      	itte	ge
 800d8a0:	461c      	movge	r4, r3
 800d8a2:	2500      	movge	r5, #0
 800d8a4:	2501      	movlt	r5, #1
 800d8a6:	f7ff fd8f 	bl	800d3c8 <_Balloc>
 800d8aa:	4602      	mov	r2, r0
 800d8ac:	b918      	cbnz	r0, 800d8b6 <__mdiff+0x5e>
 800d8ae:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d8b2:	4b2f      	ldr	r3, [pc, #188]	; (800d970 <__mdiff+0x118>)
 800d8b4:	e7e4      	b.n	800d880 <__mdiff+0x28>
 800d8b6:	f100 0814 	add.w	r8, r0, #20
 800d8ba:	f8da 7010 	ldr.w	r7, [sl, #16]
 800d8be:	60c5      	str	r5, [r0, #12]
 800d8c0:	f04f 0c00 	mov.w	ip, #0
 800d8c4:	f10a 0514 	add.w	r5, sl, #20
 800d8c8:	f10a 0010 	add.w	r0, sl, #16
 800d8cc:	46c2      	mov	sl, r8
 800d8ce:	6926      	ldr	r6, [r4, #16]
 800d8d0:	f104 0914 	add.w	r9, r4, #20
 800d8d4:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800d8d8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d8dc:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800d8e0:	f859 3b04 	ldr.w	r3, [r9], #4
 800d8e4:	fa1f f18b 	uxth.w	r1, fp
 800d8e8:	4461      	add	r1, ip
 800d8ea:	fa1f fc83 	uxth.w	ip, r3
 800d8ee:	0c1b      	lsrs	r3, r3, #16
 800d8f0:	eba1 010c 	sub.w	r1, r1, ip
 800d8f4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d8f8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800d8fc:	b289      	uxth	r1, r1
 800d8fe:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800d902:	454e      	cmp	r6, r9
 800d904:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800d908:	f84a 3b04 	str.w	r3, [sl], #4
 800d90c:	d8e6      	bhi.n	800d8dc <__mdiff+0x84>
 800d90e:	1b33      	subs	r3, r6, r4
 800d910:	3b15      	subs	r3, #21
 800d912:	f023 0303 	bic.w	r3, r3, #3
 800d916:	3415      	adds	r4, #21
 800d918:	3304      	adds	r3, #4
 800d91a:	42a6      	cmp	r6, r4
 800d91c:	bf38      	it	cc
 800d91e:	2304      	movcc	r3, #4
 800d920:	441d      	add	r5, r3
 800d922:	4443      	add	r3, r8
 800d924:	461e      	mov	r6, r3
 800d926:	462c      	mov	r4, r5
 800d928:	4574      	cmp	r4, lr
 800d92a:	d30e      	bcc.n	800d94a <__mdiff+0xf2>
 800d92c:	f10e 0103 	add.w	r1, lr, #3
 800d930:	1b49      	subs	r1, r1, r5
 800d932:	f021 0103 	bic.w	r1, r1, #3
 800d936:	3d03      	subs	r5, #3
 800d938:	45ae      	cmp	lr, r5
 800d93a:	bf38      	it	cc
 800d93c:	2100      	movcc	r1, #0
 800d93e:	4419      	add	r1, r3
 800d940:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800d944:	b18b      	cbz	r3, 800d96a <__mdiff+0x112>
 800d946:	6117      	str	r7, [r2, #16]
 800d948:	e7a0      	b.n	800d88c <__mdiff+0x34>
 800d94a:	f854 8b04 	ldr.w	r8, [r4], #4
 800d94e:	fa1f f188 	uxth.w	r1, r8
 800d952:	4461      	add	r1, ip
 800d954:	1408      	asrs	r0, r1, #16
 800d956:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800d95a:	b289      	uxth	r1, r1
 800d95c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d960:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d964:	f846 1b04 	str.w	r1, [r6], #4
 800d968:	e7de      	b.n	800d928 <__mdiff+0xd0>
 800d96a:	3f01      	subs	r7, #1
 800d96c:	e7e8      	b.n	800d940 <__mdiff+0xe8>
 800d96e:	bf00      	nop
 800d970:	080126fd 	.word	0x080126fd
 800d974:	0801276d 	.word	0x0801276d

0800d978 <__d2b>:
 800d978:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800d97c:	2101      	movs	r1, #1
 800d97e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800d982:	4690      	mov	r8, r2
 800d984:	461d      	mov	r5, r3
 800d986:	f7ff fd1f 	bl	800d3c8 <_Balloc>
 800d98a:	4604      	mov	r4, r0
 800d98c:	b930      	cbnz	r0, 800d99c <__d2b+0x24>
 800d98e:	4602      	mov	r2, r0
 800d990:	f240 310a 	movw	r1, #778	; 0x30a
 800d994:	4b24      	ldr	r3, [pc, #144]	; (800da28 <__d2b+0xb0>)
 800d996:	4825      	ldr	r0, [pc, #148]	; (800da2c <__d2b+0xb4>)
 800d998:	f001 f888 	bl	800eaac <__assert_func>
 800d99c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800d9a0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800d9a4:	bb2d      	cbnz	r5, 800d9f2 <__d2b+0x7a>
 800d9a6:	9301      	str	r3, [sp, #4]
 800d9a8:	f1b8 0300 	subs.w	r3, r8, #0
 800d9ac:	d026      	beq.n	800d9fc <__d2b+0x84>
 800d9ae:	4668      	mov	r0, sp
 800d9b0:	9300      	str	r3, [sp, #0]
 800d9b2:	f7ff fda1 	bl	800d4f8 <__lo0bits>
 800d9b6:	9900      	ldr	r1, [sp, #0]
 800d9b8:	b1f0      	cbz	r0, 800d9f8 <__d2b+0x80>
 800d9ba:	9a01      	ldr	r2, [sp, #4]
 800d9bc:	f1c0 0320 	rsb	r3, r0, #32
 800d9c0:	fa02 f303 	lsl.w	r3, r2, r3
 800d9c4:	430b      	orrs	r3, r1
 800d9c6:	40c2      	lsrs	r2, r0
 800d9c8:	6163      	str	r3, [r4, #20]
 800d9ca:	9201      	str	r2, [sp, #4]
 800d9cc:	9b01      	ldr	r3, [sp, #4]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	bf14      	ite	ne
 800d9d2:	2102      	movne	r1, #2
 800d9d4:	2101      	moveq	r1, #1
 800d9d6:	61a3      	str	r3, [r4, #24]
 800d9d8:	6121      	str	r1, [r4, #16]
 800d9da:	b1c5      	cbz	r5, 800da0e <__d2b+0x96>
 800d9dc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d9e0:	4405      	add	r5, r0
 800d9e2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d9e6:	603d      	str	r5, [r7, #0]
 800d9e8:	6030      	str	r0, [r6, #0]
 800d9ea:	4620      	mov	r0, r4
 800d9ec:	b002      	add	sp, #8
 800d9ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d9f6:	e7d6      	b.n	800d9a6 <__d2b+0x2e>
 800d9f8:	6161      	str	r1, [r4, #20]
 800d9fa:	e7e7      	b.n	800d9cc <__d2b+0x54>
 800d9fc:	a801      	add	r0, sp, #4
 800d9fe:	f7ff fd7b 	bl	800d4f8 <__lo0bits>
 800da02:	2101      	movs	r1, #1
 800da04:	9b01      	ldr	r3, [sp, #4]
 800da06:	6121      	str	r1, [r4, #16]
 800da08:	6163      	str	r3, [r4, #20]
 800da0a:	3020      	adds	r0, #32
 800da0c:	e7e5      	b.n	800d9da <__d2b+0x62>
 800da0e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800da12:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800da16:	6038      	str	r0, [r7, #0]
 800da18:	6918      	ldr	r0, [r3, #16]
 800da1a:	f7ff fd4d 	bl	800d4b8 <__hi0bits>
 800da1e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800da22:	6031      	str	r1, [r6, #0]
 800da24:	e7e1      	b.n	800d9ea <__d2b+0x72>
 800da26:	bf00      	nop
 800da28:	080126fd 	.word	0x080126fd
 800da2c:	0801276d 	.word	0x0801276d

0800da30 <_realloc_r>:
 800da30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da34:	460c      	mov	r4, r1
 800da36:	4681      	mov	r9, r0
 800da38:	4611      	mov	r1, r2
 800da3a:	b924      	cbnz	r4, 800da46 <_realloc_r+0x16>
 800da3c:	b003      	add	sp, #12
 800da3e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da42:	f7fb b9f1 	b.w	8008e28 <_malloc_r>
 800da46:	9201      	str	r2, [sp, #4]
 800da48:	f7fb fc38 	bl	80092bc <__malloc_lock>
 800da4c:	9901      	ldr	r1, [sp, #4]
 800da4e:	f101 080b 	add.w	r8, r1, #11
 800da52:	f1b8 0f16 	cmp.w	r8, #22
 800da56:	d90b      	bls.n	800da70 <_realloc_r+0x40>
 800da58:	f038 0807 	bics.w	r8, r8, #7
 800da5c:	d50a      	bpl.n	800da74 <_realloc_r+0x44>
 800da5e:	230c      	movs	r3, #12
 800da60:	f04f 0b00 	mov.w	fp, #0
 800da64:	f8c9 3000 	str.w	r3, [r9]
 800da68:	4658      	mov	r0, fp
 800da6a:	b003      	add	sp, #12
 800da6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da70:	f04f 0810 	mov.w	r8, #16
 800da74:	4588      	cmp	r8, r1
 800da76:	d3f2      	bcc.n	800da5e <_realloc_r+0x2e>
 800da78:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800da7c:	f1a4 0a08 	sub.w	sl, r4, #8
 800da80:	f025 0603 	bic.w	r6, r5, #3
 800da84:	45b0      	cmp	r8, r6
 800da86:	f340 8173 	ble.w	800dd70 <_realloc_r+0x340>
 800da8a:	48aa      	ldr	r0, [pc, #680]	; (800dd34 <_realloc_r+0x304>)
 800da8c:	eb0a 0306 	add.w	r3, sl, r6
 800da90:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800da94:	685a      	ldr	r2, [r3, #4]
 800da96:	459c      	cmp	ip, r3
 800da98:	9001      	str	r0, [sp, #4]
 800da9a:	d005      	beq.n	800daa8 <_realloc_r+0x78>
 800da9c:	f022 0001 	bic.w	r0, r2, #1
 800daa0:	4418      	add	r0, r3
 800daa2:	6840      	ldr	r0, [r0, #4]
 800daa4:	07c7      	lsls	r7, r0, #31
 800daa6:	d427      	bmi.n	800daf8 <_realloc_r+0xc8>
 800daa8:	f022 0203 	bic.w	r2, r2, #3
 800daac:	459c      	cmp	ip, r3
 800daae:	eb06 0702 	add.w	r7, r6, r2
 800dab2:	d119      	bne.n	800dae8 <_realloc_r+0xb8>
 800dab4:	f108 0010 	add.w	r0, r8, #16
 800dab8:	42b8      	cmp	r0, r7
 800daba:	dc1f      	bgt.n	800dafc <_realloc_r+0xcc>
 800dabc:	9a01      	ldr	r2, [sp, #4]
 800dabe:	eba7 0708 	sub.w	r7, r7, r8
 800dac2:	eb0a 0308 	add.w	r3, sl, r8
 800dac6:	f047 0701 	orr.w	r7, r7, #1
 800daca:	6093      	str	r3, [r2, #8]
 800dacc:	605f      	str	r7, [r3, #4]
 800dace:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800dad2:	4648      	mov	r0, r9
 800dad4:	f003 0301 	and.w	r3, r3, #1
 800dad8:	ea43 0308 	orr.w	r3, r3, r8
 800dadc:	f844 3c04 	str.w	r3, [r4, #-4]
 800dae0:	f7fb fbf2 	bl	80092c8 <__malloc_unlock>
 800dae4:	46a3      	mov	fp, r4
 800dae6:	e7bf      	b.n	800da68 <_realloc_r+0x38>
 800dae8:	45b8      	cmp	r8, r7
 800daea:	dc07      	bgt.n	800dafc <_realloc_r+0xcc>
 800daec:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800daf0:	60da      	str	r2, [r3, #12]
 800daf2:	6093      	str	r3, [r2, #8]
 800daf4:	4655      	mov	r5, sl
 800daf6:	e080      	b.n	800dbfa <_realloc_r+0x1ca>
 800daf8:	2200      	movs	r2, #0
 800dafa:	4613      	mov	r3, r2
 800dafc:	07e8      	lsls	r0, r5, #31
 800dafe:	f100 80e8 	bmi.w	800dcd2 <_realloc_r+0x2a2>
 800db02:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800db06:	ebaa 0505 	sub.w	r5, sl, r5
 800db0a:	6868      	ldr	r0, [r5, #4]
 800db0c:	f020 0003 	bic.w	r0, r0, #3
 800db10:	eb00 0b06 	add.w	fp, r0, r6
 800db14:	2b00      	cmp	r3, #0
 800db16:	f000 80a7 	beq.w	800dc68 <_realloc_r+0x238>
 800db1a:	459c      	cmp	ip, r3
 800db1c:	eb02 070b 	add.w	r7, r2, fp
 800db20:	d14b      	bne.n	800dbba <_realloc_r+0x18a>
 800db22:	f108 0310 	add.w	r3, r8, #16
 800db26:	42bb      	cmp	r3, r7
 800db28:	f300 809e 	bgt.w	800dc68 <_realloc_r+0x238>
 800db2c:	46ab      	mov	fp, r5
 800db2e:	68eb      	ldr	r3, [r5, #12]
 800db30:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800db34:	60d3      	str	r3, [r2, #12]
 800db36:	609a      	str	r2, [r3, #8]
 800db38:	1f32      	subs	r2, r6, #4
 800db3a:	2a24      	cmp	r2, #36	; 0x24
 800db3c:	d838      	bhi.n	800dbb0 <_realloc_r+0x180>
 800db3e:	2a13      	cmp	r2, #19
 800db40:	d934      	bls.n	800dbac <_realloc_r+0x17c>
 800db42:	6823      	ldr	r3, [r4, #0]
 800db44:	2a1b      	cmp	r2, #27
 800db46:	60ab      	str	r3, [r5, #8]
 800db48:	6863      	ldr	r3, [r4, #4]
 800db4a:	60eb      	str	r3, [r5, #12]
 800db4c:	d81b      	bhi.n	800db86 <_realloc_r+0x156>
 800db4e:	3408      	adds	r4, #8
 800db50:	f105 0310 	add.w	r3, r5, #16
 800db54:	6822      	ldr	r2, [r4, #0]
 800db56:	601a      	str	r2, [r3, #0]
 800db58:	6862      	ldr	r2, [r4, #4]
 800db5a:	605a      	str	r2, [r3, #4]
 800db5c:	68a2      	ldr	r2, [r4, #8]
 800db5e:	609a      	str	r2, [r3, #8]
 800db60:	9a01      	ldr	r2, [sp, #4]
 800db62:	eba7 0708 	sub.w	r7, r7, r8
 800db66:	eb05 0308 	add.w	r3, r5, r8
 800db6a:	f047 0701 	orr.w	r7, r7, #1
 800db6e:	6093      	str	r3, [r2, #8]
 800db70:	605f      	str	r7, [r3, #4]
 800db72:	686b      	ldr	r3, [r5, #4]
 800db74:	f003 0301 	and.w	r3, r3, #1
 800db78:	ea43 0308 	orr.w	r3, r3, r8
 800db7c:	606b      	str	r3, [r5, #4]
 800db7e:	4648      	mov	r0, r9
 800db80:	f7fb fba2 	bl	80092c8 <__malloc_unlock>
 800db84:	e770      	b.n	800da68 <_realloc_r+0x38>
 800db86:	68a3      	ldr	r3, [r4, #8]
 800db88:	2a24      	cmp	r2, #36	; 0x24
 800db8a:	612b      	str	r3, [r5, #16]
 800db8c:	68e3      	ldr	r3, [r4, #12]
 800db8e:	bf18      	it	ne
 800db90:	3410      	addne	r4, #16
 800db92:	616b      	str	r3, [r5, #20]
 800db94:	bf09      	itett	eq
 800db96:	6923      	ldreq	r3, [r4, #16]
 800db98:	f105 0318 	addne.w	r3, r5, #24
 800db9c:	61ab      	streq	r3, [r5, #24]
 800db9e:	6962      	ldreq	r2, [r4, #20]
 800dba0:	bf02      	ittt	eq
 800dba2:	f105 0320 	addeq.w	r3, r5, #32
 800dba6:	61ea      	streq	r2, [r5, #28]
 800dba8:	3418      	addeq	r4, #24
 800dbaa:	e7d3      	b.n	800db54 <_realloc_r+0x124>
 800dbac:	465b      	mov	r3, fp
 800dbae:	e7d1      	b.n	800db54 <_realloc_r+0x124>
 800dbb0:	4621      	mov	r1, r4
 800dbb2:	4658      	mov	r0, fp
 800dbb4:	f7ff fbee 	bl	800d394 <memmove>
 800dbb8:	e7d2      	b.n	800db60 <_realloc_r+0x130>
 800dbba:	45b8      	cmp	r8, r7
 800dbbc:	dc54      	bgt.n	800dc68 <_realloc_r+0x238>
 800dbbe:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800dbc2:	4628      	mov	r0, r5
 800dbc4:	60da      	str	r2, [r3, #12]
 800dbc6:	6093      	str	r3, [r2, #8]
 800dbc8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800dbcc:	68eb      	ldr	r3, [r5, #12]
 800dbce:	60d3      	str	r3, [r2, #12]
 800dbd0:	609a      	str	r2, [r3, #8]
 800dbd2:	1f32      	subs	r2, r6, #4
 800dbd4:	2a24      	cmp	r2, #36	; 0x24
 800dbd6:	d843      	bhi.n	800dc60 <_realloc_r+0x230>
 800dbd8:	2a13      	cmp	r2, #19
 800dbda:	d908      	bls.n	800dbee <_realloc_r+0x1be>
 800dbdc:	6823      	ldr	r3, [r4, #0]
 800dbde:	2a1b      	cmp	r2, #27
 800dbe0:	60ab      	str	r3, [r5, #8]
 800dbe2:	6863      	ldr	r3, [r4, #4]
 800dbe4:	60eb      	str	r3, [r5, #12]
 800dbe6:	d828      	bhi.n	800dc3a <_realloc_r+0x20a>
 800dbe8:	3408      	adds	r4, #8
 800dbea:	f105 0010 	add.w	r0, r5, #16
 800dbee:	6823      	ldr	r3, [r4, #0]
 800dbf0:	6003      	str	r3, [r0, #0]
 800dbf2:	6863      	ldr	r3, [r4, #4]
 800dbf4:	6043      	str	r3, [r0, #4]
 800dbf6:	68a3      	ldr	r3, [r4, #8]
 800dbf8:	6083      	str	r3, [r0, #8]
 800dbfa:	686a      	ldr	r2, [r5, #4]
 800dbfc:	eba7 0008 	sub.w	r0, r7, r8
 800dc00:	280f      	cmp	r0, #15
 800dc02:	f002 0201 	and.w	r2, r2, #1
 800dc06:	eb05 0307 	add.w	r3, r5, r7
 800dc0a:	f240 80b3 	bls.w	800dd74 <_realloc_r+0x344>
 800dc0e:	eb05 0108 	add.w	r1, r5, r8
 800dc12:	ea48 0202 	orr.w	r2, r8, r2
 800dc16:	f040 0001 	orr.w	r0, r0, #1
 800dc1a:	606a      	str	r2, [r5, #4]
 800dc1c:	6048      	str	r0, [r1, #4]
 800dc1e:	685a      	ldr	r2, [r3, #4]
 800dc20:	4648      	mov	r0, r9
 800dc22:	f042 0201 	orr.w	r2, r2, #1
 800dc26:	605a      	str	r2, [r3, #4]
 800dc28:	3108      	adds	r1, #8
 800dc2a:	f7ff f8f9 	bl	800ce20 <_free_r>
 800dc2e:	4648      	mov	r0, r9
 800dc30:	f7fb fb4a 	bl	80092c8 <__malloc_unlock>
 800dc34:	f105 0b08 	add.w	fp, r5, #8
 800dc38:	e716      	b.n	800da68 <_realloc_r+0x38>
 800dc3a:	68a3      	ldr	r3, [r4, #8]
 800dc3c:	2a24      	cmp	r2, #36	; 0x24
 800dc3e:	612b      	str	r3, [r5, #16]
 800dc40:	68e3      	ldr	r3, [r4, #12]
 800dc42:	bf18      	it	ne
 800dc44:	f105 0018 	addne.w	r0, r5, #24
 800dc48:	616b      	str	r3, [r5, #20]
 800dc4a:	bf09      	itett	eq
 800dc4c:	6923      	ldreq	r3, [r4, #16]
 800dc4e:	3410      	addne	r4, #16
 800dc50:	61ab      	streq	r3, [r5, #24]
 800dc52:	6963      	ldreq	r3, [r4, #20]
 800dc54:	bf02      	ittt	eq
 800dc56:	f105 0020 	addeq.w	r0, r5, #32
 800dc5a:	61eb      	streq	r3, [r5, #28]
 800dc5c:	3418      	addeq	r4, #24
 800dc5e:	e7c6      	b.n	800dbee <_realloc_r+0x1be>
 800dc60:	4621      	mov	r1, r4
 800dc62:	f7ff fb97 	bl	800d394 <memmove>
 800dc66:	e7c8      	b.n	800dbfa <_realloc_r+0x1ca>
 800dc68:	45d8      	cmp	r8, fp
 800dc6a:	dc32      	bgt.n	800dcd2 <_realloc_r+0x2a2>
 800dc6c:	4628      	mov	r0, r5
 800dc6e:	68eb      	ldr	r3, [r5, #12]
 800dc70:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800dc74:	60d3      	str	r3, [r2, #12]
 800dc76:	609a      	str	r2, [r3, #8]
 800dc78:	1f32      	subs	r2, r6, #4
 800dc7a:	2a24      	cmp	r2, #36	; 0x24
 800dc7c:	d825      	bhi.n	800dcca <_realloc_r+0x29a>
 800dc7e:	2a13      	cmp	r2, #19
 800dc80:	d908      	bls.n	800dc94 <_realloc_r+0x264>
 800dc82:	6823      	ldr	r3, [r4, #0]
 800dc84:	2a1b      	cmp	r2, #27
 800dc86:	60ab      	str	r3, [r5, #8]
 800dc88:	6863      	ldr	r3, [r4, #4]
 800dc8a:	60eb      	str	r3, [r5, #12]
 800dc8c:	d80a      	bhi.n	800dca4 <_realloc_r+0x274>
 800dc8e:	3408      	adds	r4, #8
 800dc90:	f105 0010 	add.w	r0, r5, #16
 800dc94:	6823      	ldr	r3, [r4, #0]
 800dc96:	6003      	str	r3, [r0, #0]
 800dc98:	6863      	ldr	r3, [r4, #4]
 800dc9a:	6043      	str	r3, [r0, #4]
 800dc9c:	68a3      	ldr	r3, [r4, #8]
 800dc9e:	6083      	str	r3, [r0, #8]
 800dca0:	465f      	mov	r7, fp
 800dca2:	e7aa      	b.n	800dbfa <_realloc_r+0x1ca>
 800dca4:	68a3      	ldr	r3, [r4, #8]
 800dca6:	2a24      	cmp	r2, #36	; 0x24
 800dca8:	612b      	str	r3, [r5, #16]
 800dcaa:	68e3      	ldr	r3, [r4, #12]
 800dcac:	bf18      	it	ne
 800dcae:	f105 0018 	addne.w	r0, r5, #24
 800dcb2:	616b      	str	r3, [r5, #20]
 800dcb4:	bf09      	itett	eq
 800dcb6:	6923      	ldreq	r3, [r4, #16]
 800dcb8:	3410      	addne	r4, #16
 800dcba:	61ab      	streq	r3, [r5, #24]
 800dcbc:	6963      	ldreq	r3, [r4, #20]
 800dcbe:	bf02      	ittt	eq
 800dcc0:	f105 0020 	addeq.w	r0, r5, #32
 800dcc4:	61eb      	streq	r3, [r5, #28]
 800dcc6:	3418      	addeq	r4, #24
 800dcc8:	e7e4      	b.n	800dc94 <_realloc_r+0x264>
 800dcca:	4621      	mov	r1, r4
 800dccc:	f7ff fb62 	bl	800d394 <memmove>
 800dcd0:	e7e6      	b.n	800dca0 <_realloc_r+0x270>
 800dcd2:	4648      	mov	r0, r9
 800dcd4:	f7fb f8a8 	bl	8008e28 <_malloc_r>
 800dcd8:	4683      	mov	fp, r0
 800dcda:	2800      	cmp	r0, #0
 800dcdc:	f43f af4f 	beq.w	800db7e <_realloc_r+0x14e>
 800dce0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800dce4:	f1a0 0208 	sub.w	r2, r0, #8
 800dce8:	f023 0301 	bic.w	r3, r3, #1
 800dcec:	4453      	add	r3, sl
 800dcee:	4293      	cmp	r3, r2
 800dcf0:	d105      	bne.n	800dcfe <_realloc_r+0x2ce>
 800dcf2:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800dcf6:	f027 0703 	bic.w	r7, r7, #3
 800dcfa:	4437      	add	r7, r6
 800dcfc:	e6fa      	b.n	800daf4 <_realloc_r+0xc4>
 800dcfe:	1f32      	subs	r2, r6, #4
 800dd00:	2a24      	cmp	r2, #36	; 0x24
 800dd02:	d831      	bhi.n	800dd68 <_realloc_r+0x338>
 800dd04:	2a13      	cmp	r2, #19
 800dd06:	d92c      	bls.n	800dd62 <_realloc_r+0x332>
 800dd08:	6823      	ldr	r3, [r4, #0]
 800dd0a:	2a1b      	cmp	r2, #27
 800dd0c:	6003      	str	r3, [r0, #0]
 800dd0e:	6863      	ldr	r3, [r4, #4]
 800dd10:	6043      	str	r3, [r0, #4]
 800dd12:	d811      	bhi.n	800dd38 <_realloc_r+0x308>
 800dd14:	f104 0208 	add.w	r2, r4, #8
 800dd18:	f100 0308 	add.w	r3, r0, #8
 800dd1c:	6811      	ldr	r1, [r2, #0]
 800dd1e:	6019      	str	r1, [r3, #0]
 800dd20:	6851      	ldr	r1, [r2, #4]
 800dd22:	6059      	str	r1, [r3, #4]
 800dd24:	6892      	ldr	r2, [r2, #8]
 800dd26:	609a      	str	r2, [r3, #8]
 800dd28:	4621      	mov	r1, r4
 800dd2a:	4648      	mov	r0, r9
 800dd2c:	f7ff f878 	bl	800ce20 <_free_r>
 800dd30:	e725      	b.n	800db7e <_realloc_r+0x14e>
 800dd32:	bf00      	nop
 800dd34:	20000498 	.word	0x20000498
 800dd38:	68a3      	ldr	r3, [r4, #8]
 800dd3a:	2a24      	cmp	r2, #36	; 0x24
 800dd3c:	6083      	str	r3, [r0, #8]
 800dd3e:	68e3      	ldr	r3, [r4, #12]
 800dd40:	bf18      	it	ne
 800dd42:	f104 0210 	addne.w	r2, r4, #16
 800dd46:	60c3      	str	r3, [r0, #12]
 800dd48:	bf09      	itett	eq
 800dd4a:	6923      	ldreq	r3, [r4, #16]
 800dd4c:	f100 0310 	addne.w	r3, r0, #16
 800dd50:	6103      	streq	r3, [r0, #16]
 800dd52:	6961      	ldreq	r1, [r4, #20]
 800dd54:	bf02      	ittt	eq
 800dd56:	f104 0218 	addeq.w	r2, r4, #24
 800dd5a:	f100 0318 	addeq.w	r3, r0, #24
 800dd5e:	6141      	streq	r1, [r0, #20]
 800dd60:	e7dc      	b.n	800dd1c <_realloc_r+0x2ec>
 800dd62:	4603      	mov	r3, r0
 800dd64:	4622      	mov	r2, r4
 800dd66:	e7d9      	b.n	800dd1c <_realloc_r+0x2ec>
 800dd68:	4621      	mov	r1, r4
 800dd6a:	f7ff fb13 	bl	800d394 <memmove>
 800dd6e:	e7db      	b.n	800dd28 <_realloc_r+0x2f8>
 800dd70:	4637      	mov	r7, r6
 800dd72:	e6bf      	b.n	800daf4 <_realloc_r+0xc4>
 800dd74:	4317      	orrs	r7, r2
 800dd76:	606f      	str	r7, [r5, #4]
 800dd78:	685a      	ldr	r2, [r3, #4]
 800dd7a:	f042 0201 	orr.w	r2, r2, #1
 800dd7e:	605a      	str	r2, [r3, #4]
 800dd80:	e755      	b.n	800dc2e <_realloc_r+0x1fe>
 800dd82:	bf00      	nop

0800dd84 <frexp>:
 800dd84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd86:	4617      	mov	r7, r2
 800dd88:	2200      	movs	r2, #0
 800dd8a:	603a      	str	r2, [r7, #0]
 800dd8c:	4a14      	ldr	r2, [pc, #80]	; (800dde0 <frexp+0x5c>)
 800dd8e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800dd92:	4296      	cmp	r6, r2
 800dd94:	4604      	mov	r4, r0
 800dd96:	460d      	mov	r5, r1
 800dd98:	460b      	mov	r3, r1
 800dd9a:	dc1e      	bgt.n	800ddda <frexp+0x56>
 800dd9c:	4602      	mov	r2, r0
 800dd9e:	4332      	orrs	r2, r6
 800dda0:	d01b      	beq.n	800ddda <frexp+0x56>
 800dda2:	4a10      	ldr	r2, [pc, #64]	; (800dde4 <frexp+0x60>)
 800dda4:	400a      	ands	r2, r1
 800dda6:	b952      	cbnz	r2, 800ddbe <frexp+0x3a>
 800dda8:	2200      	movs	r2, #0
 800ddaa:	4b0f      	ldr	r3, [pc, #60]	; (800dde8 <frexp+0x64>)
 800ddac:	f7f2 fb94 	bl	80004d8 <__aeabi_dmul>
 800ddb0:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800ddb4:	4604      	mov	r4, r0
 800ddb6:	460b      	mov	r3, r1
 800ddb8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800ddbc:	603a      	str	r2, [r7, #0]
 800ddbe:	683a      	ldr	r2, [r7, #0]
 800ddc0:	1536      	asrs	r6, r6, #20
 800ddc2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ddc6:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800ddca:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ddce:	4416      	add	r6, r2
 800ddd0:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800ddd4:	603e      	str	r6, [r7, #0]
 800ddd6:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800ddda:	4620      	mov	r0, r4
 800dddc:	4629      	mov	r1, r5
 800ddde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dde0:	7fefffff 	.word	0x7fefffff
 800dde4:	7ff00000 	.word	0x7ff00000
 800dde8:	43500000 	.word	0x43500000

0800ddec <__sread>:
 800ddec:	b510      	push	{r4, lr}
 800ddee:	460c      	mov	r4, r1
 800ddf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ddf4:	f000 ffd6 	bl	800eda4 <_read_r>
 800ddf8:	2800      	cmp	r0, #0
 800ddfa:	bfab      	itete	ge
 800ddfc:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800ddfe:	89a3      	ldrhlt	r3, [r4, #12]
 800de00:	181b      	addge	r3, r3, r0
 800de02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800de06:	bfac      	ite	ge
 800de08:	6523      	strge	r3, [r4, #80]	; 0x50
 800de0a:	81a3      	strhlt	r3, [r4, #12]
 800de0c:	bd10      	pop	{r4, pc}

0800de0e <__swrite>:
 800de0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de12:	461f      	mov	r7, r3
 800de14:	898b      	ldrh	r3, [r1, #12]
 800de16:	4605      	mov	r5, r0
 800de18:	05db      	lsls	r3, r3, #23
 800de1a:	460c      	mov	r4, r1
 800de1c:	4616      	mov	r6, r2
 800de1e:	d505      	bpl.n	800de2c <__swrite+0x1e>
 800de20:	2302      	movs	r3, #2
 800de22:	2200      	movs	r2, #0
 800de24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de28:	f000 ff98 	bl	800ed5c <_lseek_r>
 800de2c:	89a3      	ldrh	r3, [r4, #12]
 800de2e:	4632      	mov	r2, r6
 800de30:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800de34:	81a3      	strh	r3, [r4, #12]
 800de36:	4628      	mov	r0, r5
 800de38:	463b      	mov	r3, r7
 800de3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800de3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de42:	f000 bde1 	b.w	800ea08 <_write_r>

0800de46 <__sseek>:
 800de46:	b510      	push	{r4, lr}
 800de48:	460c      	mov	r4, r1
 800de4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de4e:	f000 ff85 	bl	800ed5c <_lseek_r>
 800de52:	1c43      	adds	r3, r0, #1
 800de54:	89a3      	ldrh	r3, [r4, #12]
 800de56:	bf15      	itete	ne
 800de58:	6520      	strne	r0, [r4, #80]	; 0x50
 800de5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800de5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800de62:	81a3      	strheq	r3, [r4, #12]
 800de64:	bf18      	it	ne
 800de66:	81a3      	strhne	r3, [r4, #12]
 800de68:	bd10      	pop	{r4, pc}

0800de6a <__sclose>:
 800de6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de6e:	f000 be69 	b.w	800eb44 <_close_r>

0800de72 <strncpy>:
 800de72:	4603      	mov	r3, r0
 800de74:	b510      	push	{r4, lr}
 800de76:	3901      	subs	r1, #1
 800de78:	b132      	cbz	r2, 800de88 <strncpy+0x16>
 800de7a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800de7e:	3a01      	subs	r2, #1
 800de80:	f803 4b01 	strb.w	r4, [r3], #1
 800de84:	2c00      	cmp	r4, #0
 800de86:	d1f7      	bne.n	800de78 <strncpy+0x6>
 800de88:	2100      	movs	r1, #0
 800de8a:	441a      	add	r2, r3
 800de8c:	4293      	cmp	r3, r2
 800de8e:	d100      	bne.n	800de92 <strncpy+0x20>
 800de90:	bd10      	pop	{r4, pc}
 800de92:	f803 1b01 	strb.w	r1, [r3], #1
 800de96:	e7f9      	b.n	800de8c <strncpy+0x1a>

0800de98 <__ssprint_r>:
 800de98:	6893      	ldr	r3, [r2, #8]
 800de9a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de9e:	4680      	mov	r8, r0
 800dea0:	460c      	mov	r4, r1
 800dea2:	4617      	mov	r7, r2
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d061      	beq.n	800df6c <__ssprint_r+0xd4>
 800dea8:	2300      	movs	r3, #0
 800deaa:	469b      	mov	fp, r3
 800deac:	f8d2 a000 	ldr.w	sl, [r2]
 800deb0:	9301      	str	r3, [sp, #4]
 800deb2:	f1bb 0f00 	cmp.w	fp, #0
 800deb6:	d02b      	beq.n	800df10 <__ssprint_r+0x78>
 800deb8:	68a6      	ldr	r6, [r4, #8]
 800deba:	45b3      	cmp	fp, r6
 800debc:	d342      	bcc.n	800df44 <__ssprint_r+0xac>
 800debe:	89a2      	ldrh	r2, [r4, #12]
 800dec0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dec4:	d03e      	beq.n	800df44 <__ssprint_r+0xac>
 800dec6:	6825      	ldr	r5, [r4, #0]
 800dec8:	6921      	ldr	r1, [r4, #16]
 800deca:	eba5 0901 	sub.w	r9, r5, r1
 800dece:	6965      	ldr	r5, [r4, #20]
 800ded0:	f109 0001 	add.w	r0, r9, #1
 800ded4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ded8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dedc:	106d      	asrs	r5, r5, #1
 800dede:	4458      	add	r0, fp
 800dee0:	4285      	cmp	r5, r0
 800dee2:	bf38      	it	cc
 800dee4:	4605      	movcc	r5, r0
 800dee6:	0553      	lsls	r3, r2, #21
 800dee8:	d545      	bpl.n	800df76 <__ssprint_r+0xde>
 800deea:	4629      	mov	r1, r5
 800deec:	4640      	mov	r0, r8
 800deee:	f7fa ff9b 	bl	8008e28 <_malloc_r>
 800def2:	4606      	mov	r6, r0
 800def4:	b9a0      	cbnz	r0, 800df20 <__ssprint_r+0x88>
 800def6:	230c      	movs	r3, #12
 800def8:	f8c8 3000 	str.w	r3, [r8]
 800defc:	89a3      	ldrh	r3, [r4, #12]
 800defe:	f04f 30ff 	mov.w	r0, #4294967295
 800df02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df06:	81a3      	strh	r3, [r4, #12]
 800df08:	2300      	movs	r3, #0
 800df0a:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800df0e:	e02f      	b.n	800df70 <__ssprint_r+0xd8>
 800df10:	f8da 3000 	ldr.w	r3, [sl]
 800df14:	f8da b004 	ldr.w	fp, [sl, #4]
 800df18:	9301      	str	r3, [sp, #4]
 800df1a:	f10a 0a08 	add.w	sl, sl, #8
 800df1e:	e7c8      	b.n	800deb2 <__ssprint_r+0x1a>
 800df20:	464a      	mov	r2, r9
 800df22:	6921      	ldr	r1, [r4, #16]
 800df24:	f7ff fa28 	bl	800d378 <memcpy>
 800df28:	89a2      	ldrh	r2, [r4, #12]
 800df2a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800df2e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800df32:	81a2      	strh	r2, [r4, #12]
 800df34:	6126      	str	r6, [r4, #16]
 800df36:	444e      	add	r6, r9
 800df38:	6026      	str	r6, [r4, #0]
 800df3a:	465e      	mov	r6, fp
 800df3c:	6165      	str	r5, [r4, #20]
 800df3e:	eba5 0509 	sub.w	r5, r5, r9
 800df42:	60a5      	str	r5, [r4, #8]
 800df44:	455e      	cmp	r6, fp
 800df46:	bf28      	it	cs
 800df48:	465e      	movcs	r6, fp
 800df4a:	9901      	ldr	r1, [sp, #4]
 800df4c:	4632      	mov	r2, r6
 800df4e:	6820      	ldr	r0, [r4, #0]
 800df50:	f7ff fa20 	bl	800d394 <memmove>
 800df54:	68a2      	ldr	r2, [r4, #8]
 800df56:	1b92      	subs	r2, r2, r6
 800df58:	60a2      	str	r2, [r4, #8]
 800df5a:	6822      	ldr	r2, [r4, #0]
 800df5c:	4432      	add	r2, r6
 800df5e:	6022      	str	r2, [r4, #0]
 800df60:	68ba      	ldr	r2, [r7, #8]
 800df62:	eba2 030b 	sub.w	r3, r2, fp
 800df66:	60bb      	str	r3, [r7, #8]
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d1d1      	bne.n	800df10 <__ssprint_r+0x78>
 800df6c:	2000      	movs	r0, #0
 800df6e:	6078      	str	r0, [r7, #4]
 800df70:	b003      	add	sp, #12
 800df72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df76:	462a      	mov	r2, r5
 800df78:	4640      	mov	r0, r8
 800df7a:	f7ff fd59 	bl	800da30 <_realloc_r>
 800df7e:	4606      	mov	r6, r0
 800df80:	2800      	cmp	r0, #0
 800df82:	d1d7      	bne.n	800df34 <__ssprint_r+0x9c>
 800df84:	4640      	mov	r0, r8
 800df86:	6921      	ldr	r1, [r4, #16]
 800df88:	f7fe ff4a 	bl	800ce20 <_free_r>
 800df8c:	e7b3      	b.n	800def6 <__ssprint_r+0x5e>

0800df8e <__sprint_r>:
 800df8e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df92:	6893      	ldr	r3, [r2, #8]
 800df94:	4680      	mov	r8, r0
 800df96:	460f      	mov	r7, r1
 800df98:	4614      	mov	r4, r2
 800df9a:	b91b      	cbnz	r3, 800dfa4 <__sprint_r+0x16>
 800df9c:	4618      	mov	r0, r3
 800df9e:	6053      	str	r3, [r2, #4]
 800dfa0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfa4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800dfa6:	049d      	lsls	r5, r3, #18
 800dfa8:	d520      	bpl.n	800dfec <__sprint_r+0x5e>
 800dfaa:	6815      	ldr	r5, [r2, #0]
 800dfac:	3508      	adds	r5, #8
 800dfae:	f04f 0900 	mov.w	r9, #0
 800dfb2:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800dfb6:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800dfba:	45ca      	cmp	sl, r9
 800dfbc:	dc0b      	bgt.n	800dfd6 <__sprint_r+0x48>
 800dfbe:	68a0      	ldr	r0, [r4, #8]
 800dfc0:	f026 0603 	bic.w	r6, r6, #3
 800dfc4:	1b80      	subs	r0, r0, r6
 800dfc6:	60a0      	str	r0, [r4, #8]
 800dfc8:	3508      	adds	r5, #8
 800dfca:	2800      	cmp	r0, #0
 800dfcc:	d1ef      	bne.n	800dfae <__sprint_r+0x20>
 800dfce:	2300      	movs	r3, #0
 800dfd0:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800dfd4:	e7e4      	b.n	800dfa0 <__sprint_r+0x12>
 800dfd6:	463a      	mov	r2, r7
 800dfd8:	4640      	mov	r0, r8
 800dfda:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800dfde:	f000 fe6c 	bl	800ecba <_fputwc_r>
 800dfe2:	1c43      	adds	r3, r0, #1
 800dfe4:	d0f3      	beq.n	800dfce <__sprint_r+0x40>
 800dfe6:	f109 0901 	add.w	r9, r9, #1
 800dfea:	e7e6      	b.n	800dfba <__sprint_r+0x2c>
 800dfec:	f7fe ffd8 	bl	800cfa0 <__sfvwrite_r>
 800dff0:	e7ed      	b.n	800dfce <__sprint_r+0x40>
	...

0800dff4 <_vfiprintf_r>:
 800dff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dff8:	b0bb      	sub	sp, #236	; 0xec
 800dffa:	460f      	mov	r7, r1
 800dffc:	461d      	mov	r5, r3
 800dffe:	461c      	mov	r4, r3
 800e000:	4681      	mov	r9, r0
 800e002:	9202      	str	r2, [sp, #8]
 800e004:	b118      	cbz	r0, 800e00e <_vfiprintf_r+0x1a>
 800e006:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e008:	b90b      	cbnz	r3, 800e00e <_vfiprintf_r+0x1a>
 800e00a:	f7fe fe79 	bl	800cd00 <__sinit>
 800e00e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e010:	07d8      	lsls	r0, r3, #31
 800e012:	d405      	bmi.n	800e020 <_vfiprintf_r+0x2c>
 800e014:	89bb      	ldrh	r3, [r7, #12]
 800e016:	0599      	lsls	r1, r3, #22
 800e018:	d402      	bmi.n	800e020 <_vfiprintf_r+0x2c>
 800e01a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e01c:	f7ff f930 	bl	800d280 <__retarget_lock_acquire_recursive>
 800e020:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800e024:	049a      	lsls	r2, r3, #18
 800e026:	d406      	bmi.n	800e036 <_vfiprintf_r+0x42>
 800e028:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e02c:	81bb      	strh	r3, [r7, #12]
 800e02e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e030:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e034:	667b      	str	r3, [r7, #100]	; 0x64
 800e036:	89bb      	ldrh	r3, [r7, #12]
 800e038:	071e      	lsls	r6, r3, #28
 800e03a:	d501      	bpl.n	800e040 <_vfiprintf_r+0x4c>
 800e03c:	693b      	ldr	r3, [r7, #16]
 800e03e:	b9ab      	cbnz	r3, 800e06c <_vfiprintf_r+0x78>
 800e040:	4639      	mov	r1, r7
 800e042:	4648      	mov	r0, r9
 800e044:	f7fd feae 	bl	800bda4 <__swsetup_r>
 800e048:	b180      	cbz	r0, 800e06c <_vfiprintf_r+0x78>
 800e04a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e04c:	07d8      	lsls	r0, r3, #31
 800e04e:	d506      	bpl.n	800e05e <_vfiprintf_r+0x6a>
 800e050:	f04f 33ff 	mov.w	r3, #4294967295
 800e054:	9303      	str	r3, [sp, #12]
 800e056:	9803      	ldr	r0, [sp, #12]
 800e058:	b03b      	add	sp, #236	; 0xec
 800e05a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e05e:	89bb      	ldrh	r3, [r7, #12]
 800e060:	0599      	lsls	r1, r3, #22
 800e062:	d4f5      	bmi.n	800e050 <_vfiprintf_r+0x5c>
 800e064:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e066:	f7ff f90c 	bl	800d282 <__retarget_lock_release_recursive>
 800e06a:	e7f1      	b.n	800e050 <_vfiprintf_r+0x5c>
 800e06c:	89bb      	ldrh	r3, [r7, #12]
 800e06e:	f003 021a 	and.w	r2, r3, #26
 800e072:	2a0a      	cmp	r2, #10
 800e074:	d113      	bne.n	800e09e <_vfiprintf_r+0xaa>
 800e076:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800e07a:	2a00      	cmp	r2, #0
 800e07c:	db0f      	blt.n	800e09e <_vfiprintf_r+0xaa>
 800e07e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800e080:	07d2      	lsls	r2, r2, #31
 800e082:	d404      	bmi.n	800e08e <_vfiprintf_r+0x9a>
 800e084:	059e      	lsls	r6, r3, #22
 800e086:	d402      	bmi.n	800e08e <_vfiprintf_r+0x9a>
 800e088:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e08a:	f7ff f8fa 	bl	800d282 <__retarget_lock_release_recursive>
 800e08e:	462b      	mov	r3, r5
 800e090:	4639      	mov	r1, r7
 800e092:	4648      	mov	r0, r9
 800e094:	9a02      	ldr	r2, [sp, #8]
 800e096:	f000 fc2d 	bl	800e8f4 <__sbprintf>
 800e09a:	9003      	str	r0, [sp, #12]
 800e09c:	e7db      	b.n	800e056 <_vfiprintf_r+0x62>
 800e09e:	2300      	movs	r3, #0
 800e0a0:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800e0a4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800e0a8:	ae11      	add	r6, sp, #68	; 0x44
 800e0aa:	960e      	str	r6, [sp, #56]	; 0x38
 800e0ac:	9308      	str	r3, [sp, #32]
 800e0ae:	930a      	str	r3, [sp, #40]	; 0x28
 800e0b0:	9303      	str	r3, [sp, #12]
 800e0b2:	9b02      	ldr	r3, [sp, #8]
 800e0b4:	461d      	mov	r5, r3
 800e0b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e0ba:	b10a      	cbz	r2, 800e0c0 <_vfiprintf_r+0xcc>
 800e0bc:	2a25      	cmp	r2, #37	; 0x25
 800e0be:	d1f9      	bne.n	800e0b4 <_vfiprintf_r+0xc0>
 800e0c0:	9b02      	ldr	r3, [sp, #8]
 800e0c2:	ebb5 0803 	subs.w	r8, r5, r3
 800e0c6:	d00d      	beq.n	800e0e4 <_vfiprintf_r+0xf0>
 800e0c8:	e9c6 3800 	strd	r3, r8, [r6]
 800e0cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e0ce:	4443      	add	r3, r8
 800e0d0:	9310      	str	r3, [sp, #64]	; 0x40
 800e0d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e0d4:	3301      	adds	r3, #1
 800e0d6:	2b07      	cmp	r3, #7
 800e0d8:	930f      	str	r3, [sp, #60]	; 0x3c
 800e0da:	dc75      	bgt.n	800e1c8 <_vfiprintf_r+0x1d4>
 800e0dc:	3608      	adds	r6, #8
 800e0de:	9b03      	ldr	r3, [sp, #12]
 800e0e0:	4443      	add	r3, r8
 800e0e2:	9303      	str	r3, [sp, #12]
 800e0e4:	782b      	ldrb	r3, [r5, #0]
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	f000 83c6 	beq.w	800e878 <_vfiprintf_r+0x884>
 800e0ec:	2300      	movs	r3, #0
 800e0ee:	f04f 31ff 	mov.w	r1, #4294967295
 800e0f2:	469a      	mov	sl, r3
 800e0f4:	1c6a      	adds	r2, r5, #1
 800e0f6:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800e0fa:	9101      	str	r1, [sp, #4]
 800e0fc:	9304      	str	r3, [sp, #16]
 800e0fe:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e102:	9202      	str	r2, [sp, #8]
 800e104:	f1a3 0220 	sub.w	r2, r3, #32
 800e108:	2a5a      	cmp	r2, #90	; 0x5a
 800e10a:	f200 830e 	bhi.w	800e72a <_vfiprintf_r+0x736>
 800e10e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800e112:	0098      	.short	0x0098
 800e114:	030c030c 	.word	0x030c030c
 800e118:	030c00a0 	.word	0x030c00a0
 800e11c:	030c030c 	.word	0x030c030c
 800e120:	030c0080 	.word	0x030c0080
 800e124:	00a3030c 	.word	0x00a3030c
 800e128:	030c00ad 	.word	0x030c00ad
 800e12c:	00af00aa 	.word	0x00af00aa
 800e130:	00ca030c 	.word	0x00ca030c
 800e134:	00cd00cd 	.word	0x00cd00cd
 800e138:	00cd00cd 	.word	0x00cd00cd
 800e13c:	00cd00cd 	.word	0x00cd00cd
 800e140:	00cd00cd 	.word	0x00cd00cd
 800e144:	030c00cd 	.word	0x030c00cd
 800e148:	030c030c 	.word	0x030c030c
 800e14c:	030c030c 	.word	0x030c030c
 800e150:	030c030c 	.word	0x030c030c
 800e154:	030c030c 	.word	0x030c030c
 800e158:	010500f7 	.word	0x010500f7
 800e15c:	030c030c 	.word	0x030c030c
 800e160:	030c030c 	.word	0x030c030c
 800e164:	030c030c 	.word	0x030c030c
 800e168:	030c030c 	.word	0x030c030c
 800e16c:	030c030c 	.word	0x030c030c
 800e170:	030c014b 	.word	0x030c014b
 800e174:	030c030c 	.word	0x030c030c
 800e178:	030c0191 	.word	0x030c0191
 800e17c:	030c026f 	.word	0x030c026f
 800e180:	028d030c 	.word	0x028d030c
 800e184:	030c030c 	.word	0x030c030c
 800e188:	030c030c 	.word	0x030c030c
 800e18c:	030c030c 	.word	0x030c030c
 800e190:	030c030c 	.word	0x030c030c
 800e194:	030c030c 	.word	0x030c030c
 800e198:	010700f7 	.word	0x010700f7
 800e19c:	030c030c 	.word	0x030c030c
 800e1a0:	00dd030c 	.word	0x00dd030c
 800e1a4:	00f10107 	.word	0x00f10107
 800e1a8:	00ea030c 	.word	0x00ea030c
 800e1ac:	012e030c 	.word	0x012e030c
 800e1b0:	0180014d 	.word	0x0180014d
 800e1b4:	030c00f1 	.word	0x030c00f1
 800e1b8:	00960191 	.word	0x00960191
 800e1bc:	030c0271 	.word	0x030c0271
 800e1c0:	0065030c 	.word	0x0065030c
 800e1c4:	0096030c 	.word	0x0096030c
 800e1c8:	4639      	mov	r1, r7
 800e1ca:	4648      	mov	r0, r9
 800e1cc:	aa0e      	add	r2, sp, #56	; 0x38
 800e1ce:	f7ff fede 	bl	800df8e <__sprint_r>
 800e1d2:	2800      	cmp	r0, #0
 800e1d4:	f040 832f 	bne.w	800e836 <_vfiprintf_r+0x842>
 800e1d8:	ae11      	add	r6, sp, #68	; 0x44
 800e1da:	e780      	b.n	800e0de <_vfiprintf_r+0xea>
 800e1dc:	4a94      	ldr	r2, [pc, #592]	; (800e430 <_vfiprintf_r+0x43c>)
 800e1de:	f01a 0f20 	tst.w	sl, #32
 800e1e2:	9206      	str	r2, [sp, #24]
 800e1e4:	f000 8224 	beq.w	800e630 <_vfiprintf_r+0x63c>
 800e1e8:	3407      	adds	r4, #7
 800e1ea:	f024 0b07 	bic.w	fp, r4, #7
 800e1ee:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e1f2:	f01a 0f01 	tst.w	sl, #1
 800e1f6:	d009      	beq.n	800e20c <_vfiprintf_r+0x218>
 800e1f8:	ea54 0205 	orrs.w	r2, r4, r5
 800e1fc:	bf1f      	itttt	ne
 800e1fe:	2230      	movne	r2, #48	; 0x30
 800e200:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800e204:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800e208:	f04a 0a02 	orrne.w	sl, sl, #2
 800e20c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800e210:	e10b      	b.n	800e42a <_vfiprintf_r+0x436>
 800e212:	4648      	mov	r0, r9
 800e214:	f7ff f82e 	bl	800d274 <_localeconv_r>
 800e218:	6843      	ldr	r3, [r0, #4]
 800e21a:	4618      	mov	r0, r3
 800e21c:	930a      	str	r3, [sp, #40]	; 0x28
 800e21e:	f7f1 ff97 	bl	8000150 <strlen>
 800e222:	9008      	str	r0, [sp, #32]
 800e224:	4648      	mov	r0, r9
 800e226:	f7ff f825 	bl	800d274 <_localeconv_r>
 800e22a:	6883      	ldr	r3, [r0, #8]
 800e22c:	9307      	str	r3, [sp, #28]
 800e22e:	9b08      	ldr	r3, [sp, #32]
 800e230:	b12b      	cbz	r3, 800e23e <_vfiprintf_r+0x24a>
 800e232:	9b07      	ldr	r3, [sp, #28]
 800e234:	b11b      	cbz	r3, 800e23e <_vfiprintf_r+0x24a>
 800e236:	781b      	ldrb	r3, [r3, #0]
 800e238:	b10b      	cbz	r3, 800e23e <_vfiprintf_r+0x24a>
 800e23a:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800e23e:	9a02      	ldr	r2, [sp, #8]
 800e240:	e75d      	b.n	800e0fe <_vfiprintf_r+0x10a>
 800e242:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e246:	2b00      	cmp	r3, #0
 800e248:	d1f9      	bne.n	800e23e <_vfiprintf_r+0x24a>
 800e24a:	2320      	movs	r3, #32
 800e24c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800e250:	e7f5      	b.n	800e23e <_vfiprintf_r+0x24a>
 800e252:	f04a 0a01 	orr.w	sl, sl, #1
 800e256:	e7f2      	b.n	800e23e <_vfiprintf_r+0x24a>
 800e258:	f854 3b04 	ldr.w	r3, [r4], #4
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	9304      	str	r3, [sp, #16]
 800e260:	daed      	bge.n	800e23e <_vfiprintf_r+0x24a>
 800e262:	425b      	negs	r3, r3
 800e264:	9304      	str	r3, [sp, #16]
 800e266:	f04a 0a04 	orr.w	sl, sl, #4
 800e26a:	e7e8      	b.n	800e23e <_vfiprintf_r+0x24a>
 800e26c:	232b      	movs	r3, #43	; 0x2b
 800e26e:	e7ed      	b.n	800e24c <_vfiprintf_r+0x258>
 800e270:	9a02      	ldr	r2, [sp, #8]
 800e272:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e276:	2b2a      	cmp	r3, #42	; 0x2a
 800e278:	d112      	bne.n	800e2a0 <_vfiprintf_r+0x2ac>
 800e27a:	f854 0b04 	ldr.w	r0, [r4], #4
 800e27e:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800e282:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800e286:	e7da      	b.n	800e23e <_vfiprintf_r+0x24a>
 800e288:	200a      	movs	r0, #10
 800e28a:	9b01      	ldr	r3, [sp, #4]
 800e28c:	fb00 1303 	mla	r3, r0, r3, r1
 800e290:	9301      	str	r3, [sp, #4]
 800e292:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e296:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e29a:	2909      	cmp	r1, #9
 800e29c:	d9f4      	bls.n	800e288 <_vfiprintf_r+0x294>
 800e29e:	e730      	b.n	800e102 <_vfiprintf_r+0x10e>
 800e2a0:	2100      	movs	r1, #0
 800e2a2:	9101      	str	r1, [sp, #4]
 800e2a4:	e7f7      	b.n	800e296 <_vfiprintf_r+0x2a2>
 800e2a6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800e2aa:	e7c8      	b.n	800e23e <_vfiprintf_r+0x24a>
 800e2ac:	2100      	movs	r1, #0
 800e2ae:	9a02      	ldr	r2, [sp, #8]
 800e2b0:	9104      	str	r1, [sp, #16]
 800e2b2:	200a      	movs	r0, #10
 800e2b4:	9904      	ldr	r1, [sp, #16]
 800e2b6:	3b30      	subs	r3, #48	; 0x30
 800e2b8:	fb00 3301 	mla	r3, r0, r1, r3
 800e2bc:	9304      	str	r3, [sp, #16]
 800e2be:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e2c2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e2c6:	2909      	cmp	r1, #9
 800e2c8:	d9f3      	bls.n	800e2b2 <_vfiprintf_r+0x2be>
 800e2ca:	e71a      	b.n	800e102 <_vfiprintf_r+0x10e>
 800e2cc:	9b02      	ldr	r3, [sp, #8]
 800e2ce:	781b      	ldrb	r3, [r3, #0]
 800e2d0:	2b68      	cmp	r3, #104	; 0x68
 800e2d2:	bf01      	itttt	eq
 800e2d4:	9b02      	ldreq	r3, [sp, #8]
 800e2d6:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800e2da:	3301      	addeq	r3, #1
 800e2dc:	9302      	streq	r3, [sp, #8]
 800e2de:	bf18      	it	ne
 800e2e0:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800e2e4:	e7ab      	b.n	800e23e <_vfiprintf_r+0x24a>
 800e2e6:	9b02      	ldr	r3, [sp, #8]
 800e2e8:	781b      	ldrb	r3, [r3, #0]
 800e2ea:	2b6c      	cmp	r3, #108	; 0x6c
 800e2ec:	d105      	bne.n	800e2fa <_vfiprintf_r+0x306>
 800e2ee:	9b02      	ldr	r3, [sp, #8]
 800e2f0:	3301      	adds	r3, #1
 800e2f2:	9302      	str	r3, [sp, #8]
 800e2f4:	f04a 0a20 	orr.w	sl, sl, #32
 800e2f8:	e7a1      	b.n	800e23e <_vfiprintf_r+0x24a>
 800e2fa:	f04a 0a10 	orr.w	sl, sl, #16
 800e2fe:	e79e      	b.n	800e23e <_vfiprintf_r+0x24a>
 800e300:	46a3      	mov	fp, r4
 800e302:	2100      	movs	r1, #0
 800e304:	f85b 3b04 	ldr.w	r3, [fp], #4
 800e308:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800e30c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800e310:	2301      	movs	r3, #1
 800e312:	460d      	mov	r5, r1
 800e314:	9301      	str	r3, [sp, #4]
 800e316:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800e31a:	e0a0      	b.n	800e45e <_vfiprintf_r+0x46a>
 800e31c:	f04a 0a10 	orr.w	sl, sl, #16
 800e320:	f01a 0f20 	tst.w	sl, #32
 800e324:	d010      	beq.n	800e348 <_vfiprintf_r+0x354>
 800e326:	3407      	adds	r4, #7
 800e328:	f024 0b07 	bic.w	fp, r4, #7
 800e32c:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e330:	2c00      	cmp	r4, #0
 800e332:	f175 0300 	sbcs.w	r3, r5, #0
 800e336:	da05      	bge.n	800e344 <_vfiprintf_r+0x350>
 800e338:	232d      	movs	r3, #45	; 0x2d
 800e33a:	4264      	negs	r4, r4
 800e33c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800e340:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800e344:	2301      	movs	r3, #1
 800e346:	e03f      	b.n	800e3c8 <_vfiprintf_r+0x3d4>
 800e348:	f01a 0f10 	tst.w	sl, #16
 800e34c:	f104 0b04 	add.w	fp, r4, #4
 800e350:	d002      	beq.n	800e358 <_vfiprintf_r+0x364>
 800e352:	6824      	ldr	r4, [r4, #0]
 800e354:	17e5      	asrs	r5, r4, #31
 800e356:	e7eb      	b.n	800e330 <_vfiprintf_r+0x33c>
 800e358:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e35c:	6824      	ldr	r4, [r4, #0]
 800e35e:	d001      	beq.n	800e364 <_vfiprintf_r+0x370>
 800e360:	b224      	sxth	r4, r4
 800e362:	e7f7      	b.n	800e354 <_vfiprintf_r+0x360>
 800e364:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e368:	bf18      	it	ne
 800e36a:	b264      	sxtbne	r4, r4
 800e36c:	e7f2      	b.n	800e354 <_vfiprintf_r+0x360>
 800e36e:	f01a 0f20 	tst.w	sl, #32
 800e372:	f854 3b04 	ldr.w	r3, [r4], #4
 800e376:	d005      	beq.n	800e384 <_vfiprintf_r+0x390>
 800e378:	9a03      	ldr	r2, [sp, #12]
 800e37a:	4610      	mov	r0, r2
 800e37c:	17d1      	asrs	r1, r2, #31
 800e37e:	e9c3 0100 	strd	r0, r1, [r3]
 800e382:	e696      	b.n	800e0b2 <_vfiprintf_r+0xbe>
 800e384:	f01a 0f10 	tst.w	sl, #16
 800e388:	d002      	beq.n	800e390 <_vfiprintf_r+0x39c>
 800e38a:	9a03      	ldr	r2, [sp, #12]
 800e38c:	601a      	str	r2, [r3, #0]
 800e38e:	e690      	b.n	800e0b2 <_vfiprintf_r+0xbe>
 800e390:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e394:	d002      	beq.n	800e39c <_vfiprintf_r+0x3a8>
 800e396:	9a03      	ldr	r2, [sp, #12]
 800e398:	801a      	strh	r2, [r3, #0]
 800e39a:	e68a      	b.n	800e0b2 <_vfiprintf_r+0xbe>
 800e39c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e3a0:	d0f3      	beq.n	800e38a <_vfiprintf_r+0x396>
 800e3a2:	9a03      	ldr	r2, [sp, #12]
 800e3a4:	701a      	strb	r2, [r3, #0]
 800e3a6:	e684      	b.n	800e0b2 <_vfiprintf_r+0xbe>
 800e3a8:	f04a 0a10 	orr.w	sl, sl, #16
 800e3ac:	f01a 0f20 	tst.w	sl, #32
 800e3b0:	d01d      	beq.n	800e3ee <_vfiprintf_r+0x3fa>
 800e3b2:	3407      	adds	r4, #7
 800e3b4:	f024 0b07 	bic.w	fp, r4, #7
 800e3b8:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e3bc:	2300      	movs	r3, #0
 800e3be:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800e3c2:	2200      	movs	r2, #0
 800e3c4:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800e3c8:	9a01      	ldr	r2, [sp, #4]
 800e3ca:	3201      	adds	r2, #1
 800e3cc:	f000 8261 	beq.w	800e892 <_vfiprintf_r+0x89e>
 800e3d0:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800e3d4:	9205      	str	r2, [sp, #20]
 800e3d6:	ea54 0205 	orrs.w	r2, r4, r5
 800e3da:	f040 8260 	bne.w	800e89e <_vfiprintf_r+0x8aa>
 800e3de:	9a01      	ldr	r2, [sp, #4]
 800e3e0:	2a00      	cmp	r2, #0
 800e3e2:	f000 8197 	beq.w	800e714 <_vfiprintf_r+0x720>
 800e3e6:	2b01      	cmp	r3, #1
 800e3e8:	f040 825c 	bne.w	800e8a4 <_vfiprintf_r+0x8b0>
 800e3ec:	e136      	b.n	800e65c <_vfiprintf_r+0x668>
 800e3ee:	f01a 0f10 	tst.w	sl, #16
 800e3f2:	f104 0b04 	add.w	fp, r4, #4
 800e3f6:	d001      	beq.n	800e3fc <_vfiprintf_r+0x408>
 800e3f8:	6824      	ldr	r4, [r4, #0]
 800e3fa:	e003      	b.n	800e404 <_vfiprintf_r+0x410>
 800e3fc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e400:	d002      	beq.n	800e408 <_vfiprintf_r+0x414>
 800e402:	8824      	ldrh	r4, [r4, #0]
 800e404:	2500      	movs	r5, #0
 800e406:	e7d9      	b.n	800e3bc <_vfiprintf_r+0x3c8>
 800e408:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e40c:	d0f4      	beq.n	800e3f8 <_vfiprintf_r+0x404>
 800e40e:	7824      	ldrb	r4, [r4, #0]
 800e410:	e7f8      	b.n	800e404 <_vfiprintf_r+0x410>
 800e412:	f647 0330 	movw	r3, #30768	; 0x7830
 800e416:	46a3      	mov	fp, r4
 800e418:	2500      	movs	r5, #0
 800e41a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800e41e:	4b04      	ldr	r3, [pc, #16]	; (800e430 <_vfiprintf_r+0x43c>)
 800e420:	f85b 4b04 	ldr.w	r4, [fp], #4
 800e424:	f04a 0a02 	orr.w	sl, sl, #2
 800e428:	9306      	str	r3, [sp, #24]
 800e42a:	2302      	movs	r3, #2
 800e42c:	e7c9      	b.n	800e3c2 <_vfiprintf_r+0x3ce>
 800e42e:	bf00      	nop
 800e430:	0801268c 	.word	0x0801268c
 800e434:	46a3      	mov	fp, r4
 800e436:	2500      	movs	r5, #0
 800e438:	9b01      	ldr	r3, [sp, #4]
 800e43a:	f85b 8b04 	ldr.w	r8, [fp], #4
 800e43e:	1c5c      	adds	r4, r3, #1
 800e440:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800e444:	f000 80cf 	beq.w	800e5e6 <_vfiprintf_r+0x5f2>
 800e448:	461a      	mov	r2, r3
 800e44a:	4629      	mov	r1, r5
 800e44c:	4640      	mov	r0, r8
 800e44e:	f7fe ff85 	bl	800d35c <memchr>
 800e452:	2800      	cmp	r0, #0
 800e454:	f000 8173 	beq.w	800e73e <_vfiprintf_r+0x74a>
 800e458:	eba0 0308 	sub.w	r3, r0, r8
 800e45c:	9301      	str	r3, [sp, #4]
 800e45e:	9b01      	ldr	r3, [sp, #4]
 800e460:	42ab      	cmp	r3, r5
 800e462:	bfb8      	it	lt
 800e464:	462b      	movlt	r3, r5
 800e466:	9305      	str	r3, [sp, #20]
 800e468:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e46c:	b113      	cbz	r3, 800e474 <_vfiprintf_r+0x480>
 800e46e:	9b05      	ldr	r3, [sp, #20]
 800e470:	3301      	adds	r3, #1
 800e472:	9305      	str	r3, [sp, #20]
 800e474:	f01a 0302 	ands.w	r3, sl, #2
 800e478:	9309      	str	r3, [sp, #36]	; 0x24
 800e47a:	bf1e      	ittt	ne
 800e47c:	9b05      	ldrne	r3, [sp, #20]
 800e47e:	3302      	addne	r3, #2
 800e480:	9305      	strne	r3, [sp, #20]
 800e482:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800e486:	930b      	str	r3, [sp, #44]	; 0x2c
 800e488:	d11f      	bne.n	800e4ca <_vfiprintf_r+0x4d6>
 800e48a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800e48e:	1a9c      	subs	r4, r3, r2
 800e490:	2c00      	cmp	r4, #0
 800e492:	dd1a      	ble.n	800e4ca <_vfiprintf_r+0x4d6>
 800e494:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800e498:	48b4      	ldr	r0, [pc, #720]	; (800e76c <_vfiprintf_r+0x778>)
 800e49a:	2c10      	cmp	r4, #16
 800e49c:	f103 0301 	add.w	r3, r3, #1
 800e4a0:	f106 0108 	add.w	r1, r6, #8
 800e4a4:	6030      	str	r0, [r6, #0]
 800e4a6:	f300 814c 	bgt.w	800e742 <_vfiprintf_r+0x74e>
 800e4aa:	6074      	str	r4, [r6, #4]
 800e4ac:	2b07      	cmp	r3, #7
 800e4ae:	4414      	add	r4, r2
 800e4b0:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e4b4:	f340 8157 	ble.w	800e766 <_vfiprintf_r+0x772>
 800e4b8:	4639      	mov	r1, r7
 800e4ba:	4648      	mov	r0, r9
 800e4bc:	aa0e      	add	r2, sp, #56	; 0x38
 800e4be:	f7ff fd66 	bl	800df8e <__sprint_r>
 800e4c2:	2800      	cmp	r0, #0
 800e4c4:	f040 81b7 	bne.w	800e836 <_vfiprintf_r+0x842>
 800e4c8:	ae11      	add	r6, sp, #68	; 0x44
 800e4ca:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e4ce:	b173      	cbz	r3, 800e4ee <_vfiprintf_r+0x4fa>
 800e4d0:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800e4d4:	6032      	str	r2, [r6, #0]
 800e4d6:	2201      	movs	r2, #1
 800e4d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e4da:	6072      	str	r2, [r6, #4]
 800e4dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e4de:	3301      	adds	r3, #1
 800e4e0:	3201      	adds	r2, #1
 800e4e2:	2b07      	cmp	r3, #7
 800e4e4:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e4e8:	f300 8146 	bgt.w	800e778 <_vfiprintf_r+0x784>
 800e4ec:	3608      	adds	r6, #8
 800e4ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e4f0:	b16b      	cbz	r3, 800e50e <_vfiprintf_r+0x51a>
 800e4f2:	aa0d      	add	r2, sp, #52	; 0x34
 800e4f4:	6032      	str	r2, [r6, #0]
 800e4f6:	2202      	movs	r2, #2
 800e4f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e4fa:	6072      	str	r2, [r6, #4]
 800e4fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e4fe:	3301      	adds	r3, #1
 800e500:	3202      	adds	r2, #2
 800e502:	2b07      	cmp	r3, #7
 800e504:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e508:	f300 813f 	bgt.w	800e78a <_vfiprintf_r+0x796>
 800e50c:	3608      	adds	r6, #8
 800e50e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e510:	2b80      	cmp	r3, #128	; 0x80
 800e512:	d11f      	bne.n	800e554 <_vfiprintf_r+0x560>
 800e514:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800e518:	1a9c      	subs	r4, r3, r2
 800e51a:	2c00      	cmp	r4, #0
 800e51c:	dd1a      	ble.n	800e554 <_vfiprintf_r+0x560>
 800e51e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800e522:	4893      	ldr	r0, [pc, #588]	; (800e770 <_vfiprintf_r+0x77c>)
 800e524:	2c10      	cmp	r4, #16
 800e526:	f103 0301 	add.w	r3, r3, #1
 800e52a:	f106 0108 	add.w	r1, r6, #8
 800e52e:	6030      	str	r0, [r6, #0]
 800e530:	f300 8134 	bgt.w	800e79c <_vfiprintf_r+0x7a8>
 800e534:	6074      	str	r4, [r6, #4]
 800e536:	2b07      	cmp	r3, #7
 800e538:	4414      	add	r4, r2
 800e53a:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e53e:	f340 813f 	ble.w	800e7c0 <_vfiprintf_r+0x7cc>
 800e542:	4639      	mov	r1, r7
 800e544:	4648      	mov	r0, r9
 800e546:	aa0e      	add	r2, sp, #56	; 0x38
 800e548:	f7ff fd21 	bl	800df8e <__sprint_r>
 800e54c:	2800      	cmp	r0, #0
 800e54e:	f040 8172 	bne.w	800e836 <_vfiprintf_r+0x842>
 800e552:	ae11      	add	r6, sp, #68	; 0x44
 800e554:	9b01      	ldr	r3, [sp, #4]
 800e556:	1aec      	subs	r4, r5, r3
 800e558:	2c00      	cmp	r4, #0
 800e55a:	dd1a      	ble.n	800e592 <_vfiprintf_r+0x59e>
 800e55c:	4d84      	ldr	r5, [pc, #528]	; (800e770 <_vfiprintf_r+0x77c>)
 800e55e:	2c10      	cmp	r4, #16
 800e560:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800e564:	f106 0208 	add.w	r2, r6, #8
 800e568:	f103 0301 	add.w	r3, r3, #1
 800e56c:	6035      	str	r5, [r6, #0]
 800e56e:	f300 8129 	bgt.w	800e7c4 <_vfiprintf_r+0x7d0>
 800e572:	6074      	str	r4, [r6, #4]
 800e574:	2b07      	cmp	r3, #7
 800e576:	440c      	add	r4, r1
 800e578:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e57c:	f340 8133 	ble.w	800e7e6 <_vfiprintf_r+0x7f2>
 800e580:	4639      	mov	r1, r7
 800e582:	4648      	mov	r0, r9
 800e584:	aa0e      	add	r2, sp, #56	; 0x38
 800e586:	f7ff fd02 	bl	800df8e <__sprint_r>
 800e58a:	2800      	cmp	r0, #0
 800e58c:	f040 8153 	bne.w	800e836 <_vfiprintf_r+0x842>
 800e590:	ae11      	add	r6, sp, #68	; 0x44
 800e592:	9b01      	ldr	r3, [sp, #4]
 800e594:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e596:	6073      	str	r3, [r6, #4]
 800e598:	4418      	add	r0, r3
 800e59a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e59c:	f8c6 8000 	str.w	r8, [r6]
 800e5a0:	3301      	adds	r3, #1
 800e5a2:	2b07      	cmp	r3, #7
 800e5a4:	9010      	str	r0, [sp, #64]	; 0x40
 800e5a6:	930f      	str	r3, [sp, #60]	; 0x3c
 800e5a8:	f300 811f 	bgt.w	800e7ea <_vfiprintf_r+0x7f6>
 800e5ac:	f106 0308 	add.w	r3, r6, #8
 800e5b0:	f01a 0f04 	tst.w	sl, #4
 800e5b4:	f040 8121 	bne.w	800e7fa <_vfiprintf_r+0x806>
 800e5b8:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800e5bc:	9905      	ldr	r1, [sp, #20]
 800e5be:	428a      	cmp	r2, r1
 800e5c0:	bfac      	ite	ge
 800e5c2:	189b      	addge	r3, r3, r2
 800e5c4:	185b      	addlt	r3, r3, r1
 800e5c6:	9303      	str	r3, [sp, #12]
 800e5c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e5ca:	b13b      	cbz	r3, 800e5dc <_vfiprintf_r+0x5e8>
 800e5cc:	4639      	mov	r1, r7
 800e5ce:	4648      	mov	r0, r9
 800e5d0:	aa0e      	add	r2, sp, #56	; 0x38
 800e5d2:	f7ff fcdc 	bl	800df8e <__sprint_r>
 800e5d6:	2800      	cmp	r0, #0
 800e5d8:	f040 812d 	bne.w	800e836 <_vfiprintf_r+0x842>
 800e5dc:	2300      	movs	r3, #0
 800e5de:	465c      	mov	r4, fp
 800e5e0:	930f      	str	r3, [sp, #60]	; 0x3c
 800e5e2:	ae11      	add	r6, sp, #68	; 0x44
 800e5e4:	e565      	b.n	800e0b2 <_vfiprintf_r+0xbe>
 800e5e6:	4640      	mov	r0, r8
 800e5e8:	f7f1 fdb2 	bl	8000150 <strlen>
 800e5ec:	9001      	str	r0, [sp, #4]
 800e5ee:	e736      	b.n	800e45e <_vfiprintf_r+0x46a>
 800e5f0:	f04a 0a10 	orr.w	sl, sl, #16
 800e5f4:	f01a 0f20 	tst.w	sl, #32
 800e5f8:	d006      	beq.n	800e608 <_vfiprintf_r+0x614>
 800e5fa:	3407      	adds	r4, #7
 800e5fc:	f024 0b07 	bic.w	fp, r4, #7
 800e600:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e604:	2301      	movs	r3, #1
 800e606:	e6dc      	b.n	800e3c2 <_vfiprintf_r+0x3ce>
 800e608:	f01a 0f10 	tst.w	sl, #16
 800e60c:	f104 0b04 	add.w	fp, r4, #4
 800e610:	d001      	beq.n	800e616 <_vfiprintf_r+0x622>
 800e612:	6824      	ldr	r4, [r4, #0]
 800e614:	e003      	b.n	800e61e <_vfiprintf_r+0x62a>
 800e616:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e61a:	d002      	beq.n	800e622 <_vfiprintf_r+0x62e>
 800e61c:	8824      	ldrh	r4, [r4, #0]
 800e61e:	2500      	movs	r5, #0
 800e620:	e7f0      	b.n	800e604 <_vfiprintf_r+0x610>
 800e622:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e626:	d0f4      	beq.n	800e612 <_vfiprintf_r+0x61e>
 800e628:	7824      	ldrb	r4, [r4, #0]
 800e62a:	e7f8      	b.n	800e61e <_vfiprintf_r+0x62a>
 800e62c:	4a51      	ldr	r2, [pc, #324]	; (800e774 <_vfiprintf_r+0x780>)
 800e62e:	e5d6      	b.n	800e1de <_vfiprintf_r+0x1ea>
 800e630:	f01a 0f10 	tst.w	sl, #16
 800e634:	f104 0b04 	add.w	fp, r4, #4
 800e638:	d001      	beq.n	800e63e <_vfiprintf_r+0x64a>
 800e63a:	6824      	ldr	r4, [r4, #0]
 800e63c:	e003      	b.n	800e646 <_vfiprintf_r+0x652>
 800e63e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e642:	d002      	beq.n	800e64a <_vfiprintf_r+0x656>
 800e644:	8824      	ldrh	r4, [r4, #0]
 800e646:	2500      	movs	r5, #0
 800e648:	e5d3      	b.n	800e1f2 <_vfiprintf_r+0x1fe>
 800e64a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e64e:	d0f4      	beq.n	800e63a <_vfiprintf_r+0x646>
 800e650:	7824      	ldrb	r4, [r4, #0]
 800e652:	e7f8      	b.n	800e646 <_vfiprintf_r+0x652>
 800e654:	2d00      	cmp	r5, #0
 800e656:	bf08      	it	eq
 800e658:	2c0a      	cmpeq	r4, #10
 800e65a:	d205      	bcs.n	800e668 <_vfiprintf_r+0x674>
 800e65c:	3430      	adds	r4, #48	; 0x30
 800e65e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800e662:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800e666:	e13b      	b.n	800e8e0 <_vfiprintf_r+0x8ec>
 800e668:	f04f 0a00 	mov.w	sl, #0
 800e66c:	ab3a      	add	r3, sp, #232	; 0xe8
 800e66e:	9309      	str	r3, [sp, #36]	; 0x24
 800e670:	9b05      	ldr	r3, [sp, #20]
 800e672:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e676:	930b      	str	r3, [sp, #44]	; 0x2c
 800e678:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e67a:	220a      	movs	r2, #10
 800e67c:	4620      	mov	r0, r4
 800e67e:	4629      	mov	r1, r5
 800e680:	f103 38ff 	add.w	r8, r3, #4294967295
 800e684:	2300      	movs	r3, #0
 800e686:	f7f2 fd93 	bl	80011b0 <__aeabi_uldivmod>
 800e68a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e68c:	3230      	adds	r2, #48	; 0x30
 800e68e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800e692:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e694:	f10a 0a01 	add.w	sl, sl, #1
 800e698:	b1d3      	cbz	r3, 800e6d0 <_vfiprintf_r+0x6dc>
 800e69a:	9b07      	ldr	r3, [sp, #28]
 800e69c:	781b      	ldrb	r3, [r3, #0]
 800e69e:	4553      	cmp	r3, sl
 800e6a0:	d116      	bne.n	800e6d0 <_vfiprintf_r+0x6dc>
 800e6a2:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800e6a6:	d013      	beq.n	800e6d0 <_vfiprintf_r+0x6dc>
 800e6a8:	2d00      	cmp	r5, #0
 800e6aa:	bf08      	it	eq
 800e6ac:	2c0a      	cmpeq	r4, #10
 800e6ae:	d30f      	bcc.n	800e6d0 <_vfiprintf_r+0x6dc>
 800e6b0:	9b08      	ldr	r3, [sp, #32]
 800e6b2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e6b4:	eba8 0803 	sub.w	r8, r8, r3
 800e6b8:	461a      	mov	r2, r3
 800e6ba:	4640      	mov	r0, r8
 800e6bc:	f7ff fbd9 	bl	800de72 <strncpy>
 800e6c0:	9b07      	ldr	r3, [sp, #28]
 800e6c2:	785b      	ldrb	r3, [r3, #1]
 800e6c4:	b1a3      	cbz	r3, 800e6f0 <_vfiprintf_r+0x6fc>
 800e6c6:	f04f 0a00 	mov.w	sl, #0
 800e6ca:	9b07      	ldr	r3, [sp, #28]
 800e6cc:	3301      	adds	r3, #1
 800e6ce:	9307      	str	r3, [sp, #28]
 800e6d0:	220a      	movs	r2, #10
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	4620      	mov	r0, r4
 800e6d6:	4629      	mov	r1, r5
 800e6d8:	f7f2 fd6a 	bl	80011b0 <__aeabi_uldivmod>
 800e6dc:	2d00      	cmp	r5, #0
 800e6de:	bf08      	it	eq
 800e6e0:	2c0a      	cmpeq	r4, #10
 800e6e2:	f0c0 80fd 	bcc.w	800e8e0 <_vfiprintf_r+0x8ec>
 800e6e6:	4604      	mov	r4, r0
 800e6e8:	460d      	mov	r5, r1
 800e6ea:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800e6ee:	e7c3      	b.n	800e678 <_vfiprintf_r+0x684>
 800e6f0:	469a      	mov	sl, r3
 800e6f2:	e7ed      	b.n	800e6d0 <_vfiprintf_r+0x6dc>
 800e6f4:	9a06      	ldr	r2, [sp, #24]
 800e6f6:	f004 030f 	and.w	r3, r4, #15
 800e6fa:	5cd3      	ldrb	r3, [r2, r3]
 800e6fc:	092a      	lsrs	r2, r5, #4
 800e6fe:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800e702:	0923      	lsrs	r3, r4, #4
 800e704:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800e708:	461c      	mov	r4, r3
 800e70a:	4615      	mov	r5, r2
 800e70c:	ea54 0305 	orrs.w	r3, r4, r5
 800e710:	d1f0      	bne.n	800e6f4 <_vfiprintf_r+0x700>
 800e712:	e0e5      	b.n	800e8e0 <_vfiprintf_r+0x8ec>
 800e714:	b933      	cbnz	r3, 800e724 <_vfiprintf_r+0x730>
 800e716:	f01a 0f01 	tst.w	sl, #1
 800e71a:	d003      	beq.n	800e724 <_vfiprintf_r+0x730>
 800e71c:	2330      	movs	r3, #48	; 0x30
 800e71e:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800e722:	e79e      	b.n	800e662 <_vfiprintf_r+0x66e>
 800e724:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800e728:	e0da      	b.n	800e8e0 <_vfiprintf_r+0x8ec>
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	f000 80a4 	beq.w	800e878 <_vfiprintf_r+0x884>
 800e730:	2100      	movs	r1, #0
 800e732:	46a3      	mov	fp, r4
 800e734:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800e738:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800e73c:	e5e8      	b.n	800e310 <_vfiprintf_r+0x31c>
 800e73e:	4605      	mov	r5, r0
 800e740:	e68d      	b.n	800e45e <_vfiprintf_r+0x46a>
 800e742:	2010      	movs	r0, #16
 800e744:	2b07      	cmp	r3, #7
 800e746:	4402      	add	r2, r0
 800e748:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e74c:	6070      	str	r0, [r6, #4]
 800e74e:	dd07      	ble.n	800e760 <_vfiprintf_r+0x76c>
 800e750:	4639      	mov	r1, r7
 800e752:	4648      	mov	r0, r9
 800e754:	aa0e      	add	r2, sp, #56	; 0x38
 800e756:	f7ff fc1a 	bl	800df8e <__sprint_r>
 800e75a:	2800      	cmp	r0, #0
 800e75c:	d16b      	bne.n	800e836 <_vfiprintf_r+0x842>
 800e75e:	a911      	add	r1, sp, #68	; 0x44
 800e760:	460e      	mov	r6, r1
 800e762:	3c10      	subs	r4, #16
 800e764:	e696      	b.n	800e494 <_vfiprintf_r+0x4a0>
 800e766:	460e      	mov	r6, r1
 800e768:	e6af      	b.n	800e4ca <_vfiprintf_r+0x4d6>
 800e76a:	bf00      	nop
 800e76c:	080128cc 	.word	0x080128cc
 800e770:	080128dc 	.word	0x080128dc
 800e774:	0801269d 	.word	0x0801269d
 800e778:	4639      	mov	r1, r7
 800e77a:	4648      	mov	r0, r9
 800e77c:	aa0e      	add	r2, sp, #56	; 0x38
 800e77e:	f7ff fc06 	bl	800df8e <__sprint_r>
 800e782:	2800      	cmp	r0, #0
 800e784:	d157      	bne.n	800e836 <_vfiprintf_r+0x842>
 800e786:	ae11      	add	r6, sp, #68	; 0x44
 800e788:	e6b1      	b.n	800e4ee <_vfiprintf_r+0x4fa>
 800e78a:	4639      	mov	r1, r7
 800e78c:	4648      	mov	r0, r9
 800e78e:	aa0e      	add	r2, sp, #56	; 0x38
 800e790:	f7ff fbfd 	bl	800df8e <__sprint_r>
 800e794:	2800      	cmp	r0, #0
 800e796:	d14e      	bne.n	800e836 <_vfiprintf_r+0x842>
 800e798:	ae11      	add	r6, sp, #68	; 0x44
 800e79a:	e6b8      	b.n	800e50e <_vfiprintf_r+0x51a>
 800e79c:	2010      	movs	r0, #16
 800e79e:	2b07      	cmp	r3, #7
 800e7a0:	4402      	add	r2, r0
 800e7a2:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e7a6:	6070      	str	r0, [r6, #4]
 800e7a8:	dd07      	ble.n	800e7ba <_vfiprintf_r+0x7c6>
 800e7aa:	4639      	mov	r1, r7
 800e7ac:	4648      	mov	r0, r9
 800e7ae:	aa0e      	add	r2, sp, #56	; 0x38
 800e7b0:	f7ff fbed 	bl	800df8e <__sprint_r>
 800e7b4:	2800      	cmp	r0, #0
 800e7b6:	d13e      	bne.n	800e836 <_vfiprintf_r+0x842>
 800e7b8:	a911      	add	r1, sp, #68	; 0x44
 800e7ba:	460e      	mov	r6, r1
 800e7bc:	3c10      	subs	r4, #16
 800e7be:	e6ae      	b.n	800e51e <_vfiprintf_r+0x52a>
 800e7c0:	460e      	mov	r6, r1
 800e7c2:	e6c7      	b.n	800e554 <_vfiprintf_r+0x560>
 800e7c4:	2010      	movs	r0, #16
 800e7c6:	2b07      	cmp	r3, #7
 800e7c8:	4401      	add	r1, r0
 800e7ca:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800e7ce:	6070      	str	r0, [r6, #4]
 800e7d0:	dd06      	ble.n	800e7e0 <_vfiprintf_r+0x7ec>
 800e7d2:	4639      	mov	r1, r7
 800e7d4:	4648      	mov	r0, r9
 800e7d6:	aa0e      	add	r2, sp, #56	; 0x38
 800e7d8:	f7ff fbd9 	bl	800df8e <__sprint_r>
 800e7dc:	bb58      	cbnz	r0, 800e836 <_vfiprintf_r+0x842>
 800e7de:	aa11      	add	r2, sp, #68	; 0x44
 800e7e0:	4616      	mov	r6, r2
 800e7e2:	3c10      	subs	r4, #16
 800e7e4:	e6bb      	b.n	800e55e <_vfiprintf_r+0x56a>
 800e7e6:	4616      	mov	r6, r2
 800e7e8:	e6d3      	b.n	800e592 <_vfiprintf_r+0x59e>
 800e7ea:	4639      	mov	r1, r7
 800e7ec:	4648      	mov	r0, r9
 800e7ee:	aa0e      	add	r2, sp, #56	; 0x38
 800e7f0:	f7ff fbcd 	bl	800df8e <__sprint_r>
 800e7f4:	b9f8      	cbnz	r0, 800e836 <_vfiprintf_r+0x842>
 800e7f6:	ab11      	add	r3, sp, #68	; 0x44
 800e7f8:	e6da      	b.n	800e5b0 <_vfiprintf_r+0x5bc>
 800e7fa:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e7fe:	1a54      	subs	r4, r2, r1
 800e800:	2c00      	cmp	r4, #0
 800e802:	f77f aed9 	ble.w	800e5b8 <_vfiprintf_r+0x5c4>
 800e806:	2610      	movs	r6, #16
 800e808:	4d39      	ldr	r5, [pc, #228]	; (800e8f0 <_vfiprintf_r+0x8fc>)
 800e80a:	2c10      	cmp	r4, #16
 800e80c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800e810:	601d      	str	r5, [r3, #0]
 800e812:	f102 0201 	add.w	r2, r2, #1
 800e816:	dc1d      	bgt.n	800e854 <_vfiprintf_r+0x860>
 800e818:	605c      	str	r4, [r3, #4]
 800e81a:	2a07      	cmp	r2, #7
 800e81c:	440c      	add	r4, r1
 800e81e:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800e822:	f77f aec9 	ble.w	800e5b8 <_vfiprintf_r+0x5c4>
 800e826:	4639      	mov	r1, r7
 800e828:	4648      	mov	r0, r9
 800e82a:	aa0e      	add	r2, sp, #56	; 0x38
 800e82c:	f7ff fbaf 	bl	800df8e <__sprint_r>
 800e830:	2800      	cmp	r0, #0
 800e832:	f43f aec1 	beq.w	800e5b8 <_vfiprintf_r+0x5c4>
 800e836:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e838:	07d9      	lsls	r1, r3, #31
 800e83a:	d405      	bmi.n	800e848 <_vfiprintf_r+0x854>
 800e83c:	89bb      	ldrh	r3, [r7, #12]
 800e83e:	059a      	lsls	r2, r3, #22
 800e840:	d402      	bmi.n	800e848 <_vfiprintf_r+0x854>
 800e842:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e844:	f7fe fd1d 	bl	800d282 <__retarget_lock_release_recursive>
 800e848:	89bb      	ldrh	r3, [r7, #12]
 800e84a:	065b      	lsls	r3, r3, #25
 800e84c:	f57f ac03 	bpl.w	800e056 <_vfiprintf_r+0x62>
 800e850:	f7ff bbfe 	b.w	800e050 <_vfiprintf_r+0x5c>
 800e854:	3110      	adds	r1, #16
 800e856:	2a07      	cmp	r2, #7
 800e858:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800e85c:	605e      	str	r6, [r3, #4]
 800e85e:	dc02      	bgt.n	800e866 <_vfiprintf_r+0x872>
 800e860:	3308      	adds	r3, #8
 800e862:	3c10      	subs	r4, #16
 800e864:	e7d1      	b.n	800e80a <_vfiprintf_r+0x816>
 800e866:	4639      	mov	r1, r7
 800e868:	4648      	mov	r0, r9
 800e86a:	aa0e      	add	r2, sp, #56	; 0x38
 800e86c:	f7ff fb8f 	bl	800df8e <__sprint_r>
 800e870:	2800      	cmp	r0, #0
 800e872:	d1e0      	bne.n	800e836 <_vfiprintf_r+0x842>
 800e874:	ab11      	add	r3, sp, #68	; 0x44
 800e876:	e7f4      	b.n	800e862 <_vfiprintf_r+0x86e>
 800e878:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e87a:	b913      	cbnz	r3, 800e882 <_vfiprintf_r+0x88e>
 800e87c:	2300      	movs	r3, #0
 800e87e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e880:	e7d9      	b.n	800e836 <_vfiprintf_r+0x842>
 800e882:	4639      	mov	r1, r7
 800e884:	4648      	mov	r0, r9
 800e886:	aa0e      	add	r2, sp, #56	; 0x38
 800e888:	f7ff fb81 	bl	800df8e <__sprint_r>
 800e88c:	2800      	cmp	r0, #0
 800e88e:	d0f5      	beq.n	800e87c <_vfiprintf_r+0x888>
 800e890:	e7d1      	b.n	800e836 <_vfiprintf_r+0x842>
 800e892:	ea54 0205 	orrs.w	r2, r4, r5
 800e896:	f8cd a014 	str.w	sl, [sp, #20]
 800e89a:	f43f ada4 	beq.w	800e3e6 <_vfiprintf_r+0x3f2>
 800e89e:	2b01      	cmp	r3, #1
 800e8a0:	f43f aed8 	beq.w	800e654 <_vfiprintf_r+0x660>
 800e8a4:	2b02      	cmp	r3, #2
 800e8a6:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800e8aa:	f43f af23 	beq.w	800e6f4 <_vfiprintf_r+0x700>
 800e8ae:	08e2      	lsrs	r2, r4, #3
 800e8b0:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800e8b4:	08e8      	lsrs	r0, r5, #3
 800e8b6:	f004 0307 	and.w	r3, r4, #7
 800e8ba:	4605      	mov	r5, r0
 800e8bc:	4614      	mov	r4, r2
 800e8be:	3330      	adds	r3, #48	; 0x30
 800e8c0:	ea54 0205 	orrs.w	r2, r4, r5
 800e8c4:	4641      	mov	r1, r8
 800e8c6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800e8ca:	d1f0      	bne.n	800e8ae <_vfiprintf_r+0x8ba>
 800e8cc:	9a05      	ldr	r2, [sp, #20]
 800e8ce:	07d0      	lsls	r0, r2, #31
 800e8d0:	d506      	bpl.n	800e8e0 <_vfiprintf_r+0x8ec>
 800e8d2:	2b30      	cmp	r3, #48	; 0x30
 800e8d4:	d004      	beq.n	800e8e0 <_vfiprintf_r+0x8ec>
 800e8d6:	2330      	movs	r3, #48	; 0x30
 800e8d8:	f808 3c01 	strb.w	r3, [r8, #-1]
 800e8dc:	f1a1 0802 	sub.w	r8, r1, #2
 800e8e0:	ab3a      	add	r3, sp, #232	; 0xe8
 800e8e2:	eba3 0308 	sub.w	r3, r3, r8
 800e8e6:	9d01      	ldr	r5, [sp, #4]
 800e8e8:	f8dd a014 	ldr.w	sl, [sp, #20]
 800e8ec:	9301      	str	r3, [sp, #4]
 800e8ee:	e5b6      	b.n	800e45e <_vfiprintf_r+0x46a>
 800e8f0:	080128cc 	.word	0x080128cc

0800e8f4 <__sbprintf>:
 800e8f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e8f6:	461f      	mov	r7, r3
 800e8f8:	898b      	ldrh	r3, [r1, #12]
 800e8fa:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800e8fe:	f023 0302 	bic.w	r3, r3, #2
 800e902:	f8ad 300c 	strh.w	r3, [sp, #12]
 800e906:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e908:	4615      	mov	r5, r2
 800e90a:	9319      	str	r3, [sp, #100]	; 0x64
 800e90c:	89cb      	ldrh	r3, [r1, #14]
 800e90e:	4606      	mov	r6, r0
 800e910:	f8ad 300e 	strh.w	r3, [sp, #14]
 800e914:	69cb      	ldr	r3, [r1, #28]
 800e916:	a816      	add	r0, sp, #88	; 0x58
 800e918:	9307      	str	r3, [sp, #28]
 800e91a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800e91c:	460c      	mov	r4, r1
 800e91e:	9309      	str	r3, [sp, #36]	; 0x24
 800e920:	ab1a      	add	r3, sp, #104	; 0x68
 800e922:	9300      	str	r3, [sp, #0]
 800e924:	9304      	str	r3, [sp, #16]
 800e926:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e92a:	9302      	str	r3, [sp, #8]
 800e92c:	9305      	str	r3, [sp, #20]
 800e92e:	2300      	movs	r3, #0
 800e930:	9306      	str	r3, [sp, #24]
 800e932:	f7fe fca3 	bl	800d27c <__retarget_lock_init_recursive>
 800e936:	462a      	mov	r2, r5
 800e938:	463b      	mov	r3, r7
 800e93a:	4669      	mov	r1, sp
 800e93c:	4630      	mov	r0, r6
 800e93e:	f7ff fb59 	bl	800dff4 <_vfiprintf_r>
 800e942:	1e05      	subs	r5, r0, #0
 800e944:	db07      	blt.n	800e956 <__sbprintf+0x62>
 800e946:	4669      	mov	r1, sp
 800e948:	4630      	mov	r0, r6
 800e94a:	f7fe f96d 	bl	800cc28 <_fflush_r>
 800e94e:	2800      	cmp	r0, #0
 800e950:	bf18      	it	ne
 800e952:	f04f 35ff 	movne.w	r5, #4294967295
 800e956:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800e95a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800e95c:	065b      	lsls	r3, r3, #25
 800e95e:	bf42      	ittt	mi
 800e960:	89a3      	ldrhmi	r3, [r4, #12]
 800e962:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800e966:	81a3      	strhmi	r3, [r4, #12]
 800e968:	f7fe fc89 	bl	800d27e <__retarget_lock_close_recursive>
 800e96c:	4628      	mov	r0, r5
 800e96e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800e972:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e974 <__swbuf_r>:
 800e974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e976:	460e      	mov	r6, r1
 800e978:	4614      	mov	r4, r2
 800e97a:	4605      	mov	r5, r0
 800e97c:	b118      	cbz	r0, 800e986 <__swbuf_r+0x12>
 800e97e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e980:	b90b      	cbnz	r3, 800e986 <__swbuf_r+0x12>
 800e982:	f7fe f9bd 	bl	800cd00 <__sinit>
 800e986:	69a3      	ldr	r3, [r4, #24]
 800e988:	60a3      	str	r3, [r4, #8]
 800e98a:	89a3      	ldrh	r3, [r4, #12]
 800e98c:	0719      	lsls	r1, r3, #28
 800e98e:	d529      	bpl.n	800e9e4 <__swbuf_r+0x70>
 800e990:	6923      	ldr	r3, [r4, #16]
 800e992:	b33b      	cbz	r3, 800e9e4 <__swbuf_r+0x70>
 800e994:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e998:	b2f6      	uxtb	r6, r6
 800e99a:	049a      	lsls	r2, r3, #18
 800e99c:	4637      	mov	r7, r6
 800e99e:	d52a      	bpl.n	800e9f6 <__swbuf_r+0x82>
 800e9a0:	6823      	ldr	r3, [r4, #0]
 800e9a2:	6920      	ldr	r0, [r4, #16]
 800e9a4:	1a18      	subs	r0, r3, r0
 800e9a6:	6963      	ldr	r3, [r4, #20]
 800e9a8:	4283      	cmp	r3, r0
 800e9aa:	dc04      	bgt.n	800e9b6 <__swbuf_r+0x42>
 800e9ac:	4621      	mov	r1, r4
 800e9ae:	4628      	mov	r0, r5
 800e9b0:	f7fe f93a 	bl	800cc28 <_fflush_r>
 800e9b4:	b9e0      	cbnz	r0, 800e9f0 <__swbuf_r+0x7c>
 800e9b6:	68a3      	ldr	r3, [r4, #8]
 800e9b8:	3001      	adds	r0, #1
 800e9ba:	3b01      	subs	r3, #1
 800e9bc:	60a3      	str	r3, [r4, #8]
 800e9be:	6823      	ldr	r3, [r4, #0]
 800e9c0:	1c5a      	adds	r2, r3, #1
 800e9c2:	6022      	str	r2, [r4, #0]
 800e9c4:	701e      	strb	r6, [r3, #0]
 800e9c6:	6963      	ldr	r3, [r4, #20]
 800e9c8:	4283      	cmp	r3, r0
 800e9ca:	d004      	beq.n	800e9d6 <__swbuf_r+0x62>
 800e9cc:	89a3      	ldrh	r3, [r4, #12]
 800e9ce:	07db      	lsls	r3, r3, #31
 800e9d0:	d506      	bpl.n	800e9e0 <__swbuf_r+0x6c>
 800e9d2:	2e0a      	cmp	r6, #10
 800e9d4:	d104      	bne.n	800e9e0 <__swbuf_r+0x6c>
 800e9d6:	4621      	mov	r1, r4
 800e9d8:	4628      	mov	r0, r5
 800e9da:	f7fe f925 	bl	800cc28 <_fflush_r>
 800e9de:	b938      	cbnz	r0, 800e9f0 <__swbuf_r+0x7c>
 800e9e0:	4638      	mov	r0, r7
 800e9e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e9e4:	4621      	mov	r1, r4
 800e9e6:	4628      	mov	r0, r5
 800e9e8:	f7fd f9dc 	bl	800bda4 <__swsetup_r>
 800e9ec:	2800      	cmp	r0, #0
 800e9ee:	d0d1      	beq.n	800e994 <__swbuf_r+0x20>
 800e9f0:	f04f 37ff 	mov.w	r7, #4294967295
 800e9f4:	e7f4      	b.n	800e9e0 <__swbuf_r+0x6c>
 800e9f6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e9fa:	81a3      	strh	r3, [r4, #12]
 800e9fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e9fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ea02:	6663      	str	r3, [r4, #100]	; 0x64
 800ea04:	e7cc      	b.n	800e9a0 <__swbuf_r+0x2c>
	...

0800ea08 <_write_r>:
 800ea08:	b538      	push	{r3, r4, r5, lr}
 800ea0a:	4604      	mov	r4, r0
 800ea0c:	4608      	mov	r0, r1
 800ea0e:	4611      	mov	r1, r2
 800ea10:	2200      	movs	r2, #0
 800ea12:	4d05      	ldr	r5, [pc, #20]	; (800ea28 <_write_r+0x20>)
 800ea14:	602a      	str	r2, [r5, #0]
 800ea16:	461a      	mov	r2, r3
 800ea18:	f7f4 fdc8 	bl	80035ac <_write>
 800ea1c:	1c43      	adds	r3, r0, #1
 800ea1e:	d102      	bne.n	800ea26 <_write_r+0x1e>
 800ea20:	682b      	ldr	r3, [r5, #0]
 800ea22:	b103      	cbz	r3, 800ea26 <_write_r+0x1e>
 800ea24:	6023      	str	r3, [r4, #0]
 800ea26:	bd38      	pop	{r3, r4, r5, pc}
 800ea28:	2000113c 	.word	0x2000113c

0800ea2c <__register_exitproc>:
 800ea2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea30:	4d1c      	ldr	r5, [pc, #112]	; (800eaa4 <__register_exitproc+0x78>)
 800ea32:	4606      	mov	r6, r0
 800ea34:	6828      	ldr	r0, [r5, #0]
 800ea36:	4698      	mov	r8, r3
 800ea38:	460f      	mov	r7, r1
 800ea3a:	4691      	mov	r9, r2
 800ea3c:	f7fe fc20 	bl	800d280 <__retarget_lock_acquire_recursive>
 800ea40:	4b19      	ldr	r3, [pc, #100]	; (800eaa8 <__register_exitproc+0x7c>)
 800ea42:	4628      	mov	r0, r5
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800ea4a:	b91c      	cbnz	r4, 800ea54 <__register_exitproc+0x28>
 800ea4c:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800ea50:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800ea54:	6865      	ldr	r5, [r4, #4]
 800ea56:	6800      	ldr	r0, [r0, #0]
 800ea58:	2d1f      	cmp	r5, #31
 800ea5a:	dd05      	ble.n	800ea68 <__register_exitproc+0x3c>
 800ea5c:	f7fe fc11 	bl	800d282 <__retarget_lock_release_recursive>
 800ea60:	f04f 30ff 	mov.w	r0, #4294967295
 800ea64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea68:	b19e      	cbz	r6, 800ea92 <__register_exitproc+0x66>
 800ea6a:	2201      	movs	r2, #1
 800ea6c:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800ea70:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800ea74:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800ea78:	40aa      	lsls	r2, r5
 800ea7a:	4313      	orrs	r3, r2
 800ea7c:	2e02      	cmp	r6, #2
 800ea7e:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800ea82:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800ea86:	bf02      	ittt	eq
 800ea88:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800ea8c:	431a      	orreq	r2, r3
 800ea8e:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800ea92:	1c6b      	adds	r3, r5, #1
 800ea94:	3502      	adds	r5, #2
 800ea96:	6063      	str	r3, [r4, #4]
 800ea98:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800ea9c:	f7fe fbf1 	bl	800d282 <__retarget_lock_release_recursive>
 800eaa0:	2000      	movs	r0, #0
 800eaa2:	e7df      	b.n	800ea64 <__register_exitproc+0x38>
 800eaa4:	200008a8 	.word	0x200008a8
 800eaa8:	08012678 	.word	0x08012678

0800eaac <__assert_func>:
 800eaac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eaae:	4614      	mov	r4, r2
 800eab0:	461a      	mov	r2, r3
 800eab2:	4b09      	ldr	r3, [pc, #36]	; (800ead8 <__assert_func+0x2c>)
 800eab4:	4605      	mov	r5, r0
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	68d8      	ldr	r0, [r3, #12]
 800eaba:	b14c      	cbz	r4, 800ead0 <__assert_func+0x24>
 800eabc:	4b07      	ldr	r3, [pc, #28]	; (800eadc <__assert_func+0x30>)
 800eabe:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eac2:	9100      	str	r1, [sp, #0]
 800eac4:	462b      	mov	r3, r5
 800eac6:	4906      	ldr	r1, [pc, #24]	; (800eae0 <__assert_func+0x34>)
 800eac8:	f000 f8a4 	bl	800ec14 <fiprintf>
 800eacc:	f000 f99f 	bl	800ee0e <abort>
 800ead0:	4b04      	ldr	r3, [pc, #16]	; (800eae4 <__assert_func+0x38>)
 800ead2:	461c      	mov	r4, r3
 800ead4:	e7f3      	b.n	800eabe <__assert_func+0x12>
 800ead6:	bf00      	nop
 800ead8:	20000068 	.word	0x20000068
 800eadc:	080128ec 	.word	0x080128ec
 800eae0:	080128f9 	.word	0x080128f9
 800eae4:	08012927 	.word	0x08012927

0800eae8 <_calloc_r>:
 800eae8:	b510      	push	{r4, lr}
 800eaea:	4351      	muls	r1, r2
 800eaec:	f7fa f99c 	bl	8008e28 <_malloc_r>
 800eaf0:	4604      	mov	r4, r0
 800eaf2:	b198      	cbz	r0, 800eb1c <_calloc_r+0x34>
 800eaf4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800eaf8:	f022 0203 	bic.w	r2, r2, #3
 800eafc:	3a04      	subs	r2, #4
 800eafe:	2a24      	cmp	r2, #36	; 0x24
 800eb00:	d81b      	bhi.n	800eb3a <_calloc_r+0x52>
 800eb02:	2a13      	cmp	r2, #19
 800eb04:	d917      	bls.n	800eb36 <_calloc_r+0x4e>
 800eb06:	2100      	movs	r1, #0
 800eb08:	2a1b      	cmp	r2, #27
 800eb0a:	e9c0 1100 	strd	r1, r1, [r0]
 800eb0e:	d807      	bhi.n	800eb20 <_calloc_r+0x38>
 800eb10:	f100 0308 	add.w	r3, r0, #8
 800eb14:	2200      	movs	r2, #0
 800eb16:	e9c3 2200 	strd	r2, r2, [r3]
 800eb1a:	609a      	str	r2, [r3, #8]
 800eb1c:	4620      	mov	r0, r4
 800eb1e:	bd10      	pop	{r4, pc}
 800eb20:	2a24      	cmp	r2, #36	; 0x24
 800eb22:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800eb26:	bf11      	iteee	ne
 800eb28:	f100 0310 	addne.w	r3, r0, #16
 800eb2c:	6101      	streq	r1, [r0, #16]
 800eb2e:	f100 0318 	addeq.w	r3, r0, #24
 800eb32:	6141      	streq	r1, [r0, #20]
 800eb34:	e7ee      	b.n	800eb14 <_calloc_r+0x2c>
 800eb36:	4603      	mov	r3, r0
 800eb38:	e7ec      	b.n	800eb14 <_calloc_r+0x2c>
 800eb3a:	2100      	movs	r1, #0
 800eb3c:	f7fa fbb6 	bl	80092ac <memset>
 800eb40:	e7ec      	b.n	800eb1c <_calloc_r+0x34>
	...

0800eb44 <_close_r>:
 800eb44:	b538      	push	{r3, r4, r5, lr}
 800eb46:	2300      	movs	r3, #0
 800eb48:	4d05      	ldr	r5, [pc, #20]	; (800eb60 <_close_r+0x1c>)
 800eb4a:	4604      	mov	r4, r0
 800eb4c:	4608      	mov	r0, r1
 800eb4e:	602b      	str	r3, [r5, #0]
 800eb50:	f000 fa20 	bl	800ef94 <_close>
 800eb54:	1c43      	adds	r3, r0, #1
 800eb56:	d102      	bne.n	800eb5e <_close_r+0x1a>
 800eb58:	682b      	ldr	r3, [r5, #0]
 800eb5a:	b103      	cbz	r3, 800eb5e <_close_r+0x1a>
 800eb5c:	6023      	str	r3, [r4, #0]
 800eb5e:	bd38      	pop	{r3, r4, r5, pc}
 800eb60:	2000113c 	.word	0x2000113c

0800eb64 <_fclose_r>:
 800eb64:	b570      	push	{r4, r5, r6, lr}
 800eb66:	4606      	mov	r6, r0
 800eb68:	460c      	mov	r4, r1
 800eb6a:	b911      	cbnz	r1, 800eb72 <_fclose_r+0xe>
 800eb6c:	2500      	movs	r5, #0
 800eb6e:	4628      	mov	r0, r5
 800eb70:	bd70      	pop	{r4, r5, r6, pc}
 800eb72:	b118      	cbz	r0, 800eb7c <_fclose_r+0x18>
 800eb74:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800eb76:	b90b      	cbnz	r3, 800eb7c <_fclose_r+0x18>
 800eb78:	f7fe f8c2 	bl	800cd00 <__sinit>
 800eb7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800eb7e:	07d8      	lsls	r0, r3, #31
 800eb80:	d405      	bmi.n	800eb8e <_fclose_r+0x2a>
 800eb82:	89a3      	ldrh	r3, [r4, #12]
 800eb84:	0599      	lsls	r1, r3, #22
 800eb86:	d402      	bmi.n	800eb8e <_fclose_r+0x2a>
 800eb88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eb8a:	f7fe fb79 	bl	800d280 <__retarget_lock_acquire_recursive>
 800eb8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb92:	b93b      	cbnz	r3, 800eba4 <_fclose_r+0x40>
 800eb94:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800eb96:	f015 0501 	ands.w	r5, r5, #1
 800eb9a:	d1e7      	bne.n	800eb6c <_fclose_r+0x8>
 800eb9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eb9e:	f7fe fb70 	bl	800d282 <__retarget_lock_release_recursive>
 800eba2:	e7e4      	b.n	800eb6e <_fclose_r+0xa>
 800eba4:	4621      	mov	r1, r4
 800eba6:	4630      	mov	r0, r6
 800eba8:	f7fd ffb0 	bl	800cb0c <__sflush_r>
 800ebac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ebae:	4605      	mov	r5, r0
 800ebb0:	b133      	cbz	r3, 800ebc0 <_fclose_r+0x5c>
 800ebb2:	4630      	mov	r0, r6
 800ebb4:	69e1      	ldr	r1, [r4, #28]
 800ebb6:	4798      	blx	r3
 800ebb8:	2800      	cmp	r0, #0
 800ebba:	bfb8      	it	lt
 800ebbc:	f04f 35ff 	movlt.w	r5, #4294967295
 800ebc0:	89a3      	ldrh	r3, [r4, #12]
 800ebc2:	061a      	lsls	r2, r3, #24
 800ebc4:	d503      	bpl.n	800ebce <_fclose_r+0x6a>
 800ebc6:	4630      	mov	r0, r6
 800ebc8:	6921      	ldr	r1, [r4, #16]
 800ebca:	f7fe f929 	bl	800ce20 <_free_r>
 800ebce:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ebd0:	b141      	cbz	r1, 800ebe4 <_fclose_r+0x80>
 800ebd2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800ebd6:	4299      	cmp	r1, r3
 800ebd8:	d002      	beq.n	800ebe0 <_fclose_r+0x7c>
 800ebda:	4630      	mov	r0, r6
 800ebdc:	f7fe f920 	bl	800ce20 <_free_r>
 800ebe0:	2300      	movs	r3, #0
 800ebe2:	6323      	str	r3, [r4, #48]	; 0x30
 800ebe4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800ebe6:	b121      	cbz	r1, 800ebf2 <_fclose_r+0x8e>
 800ebe8:	4630      	mov	r0, r6
 800ebea:	f7fe f919 	bl	800ce20 <_free_r>
 800ebee:	2300      	movs	r3, #0
 800ebf0:	6463      	str	r3, [r4, #68]	; 0x44
 800ebf2:	f7fe f86d 	bl	800ccd0 <__sfp_lock_acquire>
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	81a3      	strh	r3, [r4, #12]
 800ebfa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ebfc:	07db      	lsls	r3, r3, #31
 800ebfe:	d402      	bmi.n	800ec06 <_fclose_r+0xa2>
 800ec00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ec02:	f7fe fb3e 	bl	800d282 <__retarget_lock_release_recursive>
 800ec06:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ec08:	f7fe fb39 	bl	800d27e <__retarget_lock_close_recursive>
 800ec0c:	f7fe f866 	bl	800ccdc <__sfp_lock_release>
 800ec10:	e7ad      	b.n	800eb6e <_fclose_r+0xa>
	...

0800ec14 <fiprintf>:
 800ec14:	b40e      	push	{r1, r2, r3}
 800ec16:	b503      	push	{r0, r1, lr}
 800ec18:	4601      	mov	r1, r0
 800ec1a:	ab03      	add	r3, sp, #12
 800ec1c:	4805      	ldr	r0, [pc, #20]	; (800ec34 <fiprintf+0x20>)
 800ec1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec22:	6800      	ldr	r0, [r0, #0]
 800ec24:	9301      	str	r3, [sp, #4]
 800ec26:	f7ff f9e5 	bl	800dff4 <_vfiprintf_r>
 800ec2a:	b002      	add	sp, #8
 800ec2c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ec30:	b003      	add	sp, #12
 800ec32:	4770      	bx	lr
 800ec34:	20000068 	.word	0x20000068

0800ec38 <__fputwc>:
 800ec38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ec3c:	4680      	mov	r8, r0
 800ec3e:	460e      	mov	r6, r1
 800ec40:	4615      	mov	r5, r2
 800ec42:	f000 f885 	bl	800ed50 <__locale_mb_cur_max>
 800ec46:	2801      	cmp	r0, #1
 800ec48:	4604      	mov	r4, r0
 800ec4a:	d11b      	bne.n	800ec84 <__fputwc+0x4c>
 800ec4c:	1e73      	subs	r3, r6, #1
 800ec4e:	2bfe      	cmp	r3, #254	; 0xfe
 800ec50:	d818      	bhi.n	800ec84 <__fputwc+0x4c>
 800ec52:	f88d 6004 	strb.w	r6, [sp, #4]
 800ec56:	2700      	movs	r7, #0
 800ec58:	f10d 0904 	add.w	r9, sp, #4
 800ec5c:	42a7      	cmp	r7, r4
 800ec5e:	d020      	beq.n	800eca2 <__fputwc+0x6a>
 800ec60:	68ab      	ldr	r3, [r5, #8]
 800ec62:	f817 1009 	ldrb.w	r1, [r7, r9]
 800ec66:	3b01      	subs	r3, #1
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	60ab      	str	r3, [r5, #8]
 800ec6c:	da04      	bge.n	800ec78 <__fputwc+0x40>
 800ec6e:	69aa      	ldr	r2, [r5, #24]
 800ec70:	4293      	cmp	r3, r2
 800ec72:	db1a      	blt.n	800ecaa <__fputwc+0x72>
 800ec74:	290a      	cmp	r1, #10
 800ec76:	d018      	beq.n	800ecaa <__fputwc+0x72>
 800ec78:	682b      	ldr	r3, [r5, #0]
 800ec7a:	1c5a      	adds	r2, r3, #1
 800ec7c:	602a      	str	r2, [r5, #0]
 800ec7e:	7019      	strb	r1, [r3, #0]
 800ec80:	3701      	adds	r7, #1
 800ec82:	e7eb      	b.n	800ec5c <__fputwc+0x24>
 800ec84:	4632      	mov	r2, r6
 800ec86:	4640      	mov	r0, r8
 800ec88:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800ec8c:	a901      	add	r1, sp, #4
 800ec8e:	f000 f89b 	bl	800edc8 <_wcrtomb_r>
 800ec92:	1c42      	adds	r2, r0, #1
 800ec94:	4604      	mov	r4, r0
 800ec96:	d1de      	bne.n	800ec56 <__fputwc+0x1e>
 800ec98:	4606      	mov	r6, r0
 800ec9a:	89ab      	ldrh	r3, [r5, #12]
 800ec9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eca0:	81ab      	strh	r3, [r5, #12]
 800eca2:	4630      	mov	r0, r6
 800eca4:	b003      	add	sp, #12
 800eca6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ecaa:	462a      	mov	r2, r5
 800ecac:	4640      	mov	r0, r8
 800ecae:	f7ff fe61 	bl	800e974 <__swbuf_r>
 800ecb2:	1c43      	adds	r3, r0, #1
 800ecb4:	d1e4      	bne.n	800ec80 <__fputwc+0x48>
 800ecb6:	4606      	mov	r6, r0
 800ecb8:	e7f3      	b.n	800eca2 <__fputwc+0x6a>

0800ecba <_fputwc_r>:
 800ecba:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800ecbc:	b570      	push	{r4, r5, r6, lr}
 800ecbe:	07db      	lsls	r3, r3, #31
 800ecc0:	4605      	mov	r5, r0
 800ecc2:	460e      	mov	r6, r1
 800ecc4:	4614      	mov	r4, r2
 800ecc6:	d405      	bmi.n	800ecd4 <_fputwc_r+0x1a>
 800ecc8:	8993      	ldrh	r3, [r2, #12]
 800ecca:	0598      	lsls	r0, r3, #22
 800eccc:	d402      	bmi.n	800ecd4 <_fputwc_r+0x1a>
 800ecce:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800ecd0:	f7fe fad6 	bl	800d280 <__retarget_lock_acquire_recursive>
 800ecd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecd8:	0499      	lsls	r1, r3, #18
 800ecda:	d406      	bmi.n	800ecea <_fputwc_r+0x30>
 800ecdc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ece0:	81a3      	strh	r3, [r4, #12]
 800ece2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ece4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ece8:	6663      	str	r3, [r4, #100]	; 0x64
 800ecea:	4622      	mov	r2, r4
 800ecec:	4628      	mov	r0, r5
 800ecee:	4631      	mov	r1, r6
 800ecf0:	f7ff ffa2 	bl	800ec38 <__fputwc>
 800ecf4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ecf6:	4605      	mov	r5, r0
 800ecf8:	07da      	lsls	r2, r3, #31
 800ecfa:	d405      	bmi.n	800ed08 <_fputwc_r+0x4e>
 800ecfc:	89a3      	ldrh	r3, [r4, #12]
 800ecfe:	059b      	lsls	r3, r3, #22
 800ed00:	d402      	bmi.n	800ed08 <_fputwc_r+0x4e>
 800ed02:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ed04:	f7fe fabd 	bl	800d282 <__retarget_lock_release_recursive>
 800ed08:	4628      	mov	r0, r5
 800ed0a:	bd70      	pop	{r4, r5, r6, pc}

0800ed0c <_fstat_r>:
 800ed0c:	b538      	push	{r3, r4, r5, lr}
 800ed0e:	2300      	movs	r3, #0
 800ed10:	4d06      	ldr	r5, [pc, #24]	; (800ed2c <_fstat_r+0x20>)
 800ed12:	4604      	mov	r4, r0
 800ed14:	4608      	mov	r0, r1
 800ed16:	4611      	mov	r1, r2
 800ed18:	602b      	str	r3, [r5, #0]
 800ed1a:	f7f4 fb6f 	bl	80033fc <_fstat>
 800ed1e:	1c43      	adds	r3, r0, #1
 800ed20:	d102      	bne.n	800ed28 <_fstat_r+0x1c>
 800ed22:	682b      	ldr	r3, [r5, #0]
 800ed24:	b103      	cbz	r3, 800ed28 <_fstat_r+0x1c>
 800ed26:	6023      	str	r3, [r4, #0]
 800ed28:	bd38      	pop	{r3, r4, r5, pc}
 800ed2a:	bf00      	nop
 800ed2c:	2000113c 	.word	0x2000113c

0800ed30 <_isatty_r>:
 800ed30:	b538      	push	{r3, r4, r5, lr}
 800ed32:	2300      	movs	r3, #0
 800ed34:	4d05      	ldr	r5, [pc, #20]	; (800ed4c <_isatty_r+0x1c>)
 800ed36:	4604      	mov	r4, r0
 800ed38:	4608      	mov	r0, r1
 800ed3a:	602b      	str	r3, [r5, #0]
 800ed3c:	f000 f950 	bl	800efe0 <_isatty>
 800ed40:	1c43      	adds	r3, r0, #1
 800ed42:	d102      	bne.n	800ed4a <_isatty_r+0x1a>
 800ed44:	682b      	ldr	r3, [r5, #0]
 800ed46:	b103      	cbz	r3, 800ed4a <_isatty_r+0x1a>
 800ed48:	6023      	str	r3, [r4, #0]
 800ed4a:	bd38      	pop	{r3, r4, r5, pc}
 800ed4c:	2000113c 	.word	0x2000113c

0800ed50 <__locale_mb_cur_max>:
 800ed50:	4b01      	ldr	r3, [pc, #4]	; (800ed58 <__locale_mb_cur_max+0x8>)
 800ed52:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800ed56:	4770      	bx	lr
 800ed58:	200008ac 	.word	0x200008ac

0800ed5c <_lseek_r>:
 800ed5c:	b538      	push	{r3, r4, r5, lr}
 800ed5e:	4604      	mov	r4, r0
 800ed60:	4608      	mov	r0, r1
 800ed62:	4611      	mov	r1, r2
 800ed64:	2200      	movs	r2, #0
 800ed66:	4d05      	ldr	r5, [pc, #20]	; (800ed7c <_lseek_r+0x20>)
 800ed68:	602a      	str	r2, [r5, #0]
 800ed6a:	461a      	mov	r2, r3
 800ed6c:	f000 f902 	bl	800ef74 <_lseek>
 800ed70:	1c43      	adds	r3, r0, #1
 800ed72:	d102      	bne.n	800ed7a <_lseek_r+0x1e>
 800ed74:	682b      	ldr	r3, [r5, #0]
 800ed76:	b103      	cbz	r3, 800ed7a <_lseek_r+0x1e>
 800ed78:	6023      	str	r3, [r4, #0]
 800ed7a:	bd38      	pop	{r3, r4, r5, pc}
 800ed7c:	2000113c 	.word	0x2000113c

0800ed80 <__ascii_mbtowc>:
 800ed80:	b082      	sub	sp, #8
 800ed82:	b901      	cbnz	r1, 800ed86 <__ascii_mbtowc+0x6>
 800ed84:	a901      	add	r1, sp, #4
 800ed86:	b142      	cbz	r2, 800ed9a <__ascii_mbtowc+0x1a>
 800ed88:	b14b      	cbz	r3, 800ed9e <__ascii_mbtowc+0x1e>
 800ed8a:	7813      	ldrb	r3, [r2, #0]
 800ed8c:	600b      	str	r3, [r1, #0]
 800ed8e:	7812      	ldrb	r2, [r2, #0]
 800ed90:	1e10      	subs	r0, r2, #0
 800ed92:	bf18      	it	ne
 800ed94:	2001      	movne	r0, #1
 800ed96:	b002      	add	sp, #8
 800ed98:	4770      	bx	lr
 800ed9a:	4610      	mov	r0, r2
 800ed9c:	e7fb      	b.n	800ed96 <__ascii_mbtowc+0x16>
 800ed9e:	f06f 0001 	mvn.w	r0, #1
 800eda2:	e7f8      	b.n	800ed96 <__ascii_mbtowc+0x16>

0800eda4 <_read_r>:
 800eda4:	b538      	push	{r3, r4, r5, lr}
 800eda6:	4604      	mov	r4, r0
 800eda8:	4608      	mov	r0, r1
 800edaa:	4611      	mov	r1, r2
 800edac:	2200      	movs	r2, #0
 800edae:	4d05      	ldr	r5, [pc, #20]	; (800edc4 <_read_r+0x20>)
 800edb0:	602a      	str	r2, [r5, #0]
 800edb2:	461a      	mov	r2, r3
 800edb4:	f7f4 fbbc 	bl	8003530 <_read>
 800edb8:	1c43      	adds	r3, r0, #1
 800edba:	d102      	bne.n	800edc2 <_read_r+0x1e>
 800edbc:	682b      	ldr	r3, [r5, #0]
 800edbe:	b103      	cbz	r3, 800edc2 <_read_r+0x1e>
 800edc0:	6023      	str	r3, [r4, #0]
 800edc2:	bd38      	pop	{r3, r4, r5, pc}
 800edc4:	2000113c 	.word	0x2000113c

0800edc8 <_wcrtomb_r>:
 800edc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800edca:	4c09      	ldr	r4, [pc, #36]	; (800edf0 <_wcrtomb_r+0x28>)
 800edcc:	4605      	mov	r5, r0
 800edce:	461e      	mov	r6, r3
 800edd0:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800edd4:	b085      	sub	sp, #20
 800edd6:	b909      	cbnz	r1, 800eddc <_wcrtomb_r+0x14>
 800edd8:	460a      	mov	r2, r1
 800edda:	a901      	add	r1, sp, #4
 800eddc:	47b8      	blx	r7
 800edde:	1c43      	adds	r3, r0, #1
 800ede0:	bf01      	itttt	eq
 800ede2:	2300      	moveq	r3, #0
 800ede4:	6033      	streq	r3, [r6, #0]
 800ede6:	238a      	moveq	r3, #138	; 0x8a
 800ede8:	602b      	streq	r3, [r5, #0]
 800edea:	b005      	add	sp, #20
 800edec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800edee:	bf00      	nop
 800edf0:	200008ac 	.word	0x200008ac

0800edf4 <__ascii_wctomb>:
 800edf4:	4603      	mov	r3, r0
 800edf6:	4608      	mov	r0, r1
 800edf8:	b141      	cbz	r1, 800ee0c <__ascii_wctomb+0x18>
 800edfa:	2aff      	cmp	r2, #255	; 0xff
 800edfc:	d904      	bls.n	800ee08 <__ascii_wctomb+0x14>
 800edfe:	228a      	movs	r2, #138	; 0x8a
 800ee00:	f04f 30ff 	mov.w	r0, #4294967295
 800ee04:	601a      	str	r2, [r3, #0]
 800ee06:	4770      	bx	lr
 800ee08:	2001      	movs	r0, #1
 800ee0a:	700a      	strb	r2, [r1, #0]
 800ee0c:	4770      	bx	lr

0800ee0e <abort>:
 800ee0e:	2006      	movs	r0, #6
 800ee10:	b508      	push	{r3, lr}
 800ee12:	f000 f82d 	bl	800ee70 <raise>
 800ee16:	2001      	movs	r0, #1
 800ee18:	f7f4 fae4 	bl	80033e4 <_exit>

0800ee1c <_raise_r>:
 800ee1c:	291f      	cmp	r1, #31
 800ee1e:	b538      	push	{r3, r4, r5, lr}
 800ee20:	4604      	mov	r4, r0
 800ee22:	460d      	mov	r5, r1
 800ee24:	d904      	bls.n	800ee30 <_raise_r+0x14>
 800ee26:	2316      	movs	r3, #22
 800ee28:	6003      	str	r3, [r0, #0]
 800ee2a:	f04f 30ff 	mov.w	r0, #4294967295
 800ee2e:	bd38      	pop	{r3, r4, r5, pc}
 800ee30:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800ee34:	b112      	cbz	r2, 800ee3c <_raise_r+0x20>
 800ee36:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ee3a:	b94b      	cbnz	r3, 800ee50 <_raise_r+0x34>
 800ee3c:	4620      	mov	r0, r4
 800ee3e:	f000 f831 	bl	800eea4 <_getpid_r>
 800ee42:	462a      	mov	r2, r5
 800ee44:	4601      	mov	r1, r0
 800ee46:	4620      	mov	r0, r4
 800ee48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ee4c:	f000 b818 	b.w	800ee80 <_kill_r>
 800ee50:	2b01      	cmp	r3, #1
 800ee52:	d00a      	beq.n	800ee6a <_raise_r+0x4e>
 800ee54:	1c59      	adds	r1, r3, #1
 800ee56:	d103      	bne.n	800ee60 <_raise_r+0x44>
 800ee58:	2316      	movs	r3, #22
 800ee5a:	6003      	str	r3, [r0, #0]
 800ee5c:	2001      	movs	r0, #1
 800ee5e:	e7e6      	b.n	800ee2e <_raise_r+0x12>
 800ee60:	2400      	movs	r4, #0
 800ee62:	4628      	mov	r0, r5
 800ee64:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ee68:	4798      	blx	r3
 800ee6a:	2000      	movs	r0, #0
 800ee6c:	e7df      	b.n	800ee2e <_raise_r+0x12>
	...

0800ee70 <raise>:
 800ee70:	4b02      	ldr	r3, [pc, #8]	; (800ee7c <raise+0xc>)
 800ee72:	4601      	mov	r1, r0
 800ee74:	6818      	ldr	r0, [r3, #0]
 800ee76:	f7ff bfd1 	b.w	800ee1c <_raise_r>
 800ee7a:	bf00      	nop
 800ee7c:	20000068 	.word	0x20000068

0800ee80 <_kill_r>:
 800ee80:	b538      	push	{r3, r4, r5, lr}
 800ee82:	2300      	movs	r3, #0
 800ee84:	4d06      	ldr	r5, [pc, #24]	; (800eea0 <_kill_r+0x20>)
 800ee86:	4604      	mov	r4, r0
 800ee88:	4608      	mov	r0, r1
 800ee8a:	4611      	mov	r1, r2
 800ee8c:	602b      	str	r3, [r5, #0]
 800ee8e:	f7f4 facb 	bl	8003428 <_kill>
 800ee92:	1c43      	adds	r3, r0, #1
 800ee94:	d102      	bne.n	800ee9c <_kill_r+0x1c>
 800ee96:	682b      	ldr	r3, [r5, #0]
 800ee98:	b103      	cbz	r3, 800ee9c <_kill_r+0x1c>
 800ee9a:	6023      	str	r3, [r4, #0]
 800ee9c:	bd38      	pop	{r3, r4, r5, pc}
 800ee9e:	bf00      	nop
 800eea0:	2000113c 	.word	0x2000113c

0800eea4 <_getpid_r>:
 800eea4:	f7f4 bab9 	b.w	800341a <_getpid>

0800eea8 <findslot>:
 800eea8:	4b0a      	ldr	r3, [pc, #40]	; (800eed4 <findslot+0x2c>)
 800eeaa:	b510      	push	{r4, lr}
 800eeac:	4604      	mov	r4, r0
 800eeae:	6818      	ldr	r0, [r3, #0]
 800eeb0:	b118      	cbz	r0, 800eeba <findslot+0x12>
 800eeb2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800eeb4:	b90b      	cbnz	r3, 800eeba <findslot+0x12>
 800eeb6:	f7fd ff23 	bl	800cd00 <__sinit>
 800eeba:	2c13      	cmp	r4, #19
 800eebc:	d807      	bhi.n	800eece <findslot+0x26>
 800eebe:	4806      	ldr	r0, [pc, #24]	; (800eed8 <findslot+0x30>)
 800eec0:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800eec4:	3201      	adds	r2, #1
 800eec6:	d002      	beq.n	800eece <findslot+0x26>
 800eec8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800eecc:	bd10      	pop	{r4, pc}
 800eece:	2000      	movs	r0, #0
 800eed0:	e7fc      	b.n	800eecc <findslot+0x24>
 800eed2:	bf00      	nop
 800eed4:	20000068 	.word	0x20000068
 800eed8:	2000103c 	.word	0x2000103c

0800eedc <checkerror>:
 800eedc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eede:	1c43      	adds	r3, r0, #1
 800eee0:	4604      	mov	r4, r0
 800eee2:	d109      	bne.n	800eef8 <checkerror+0x1c>
 800eee4:	f7f9 ff6e 	bl	8008dc4 <__errno>
 800eee8:	2613      	movs	r6, #19
 800eeea:	4605      	mov	r5, r0
 800eeec:	2700      	movs	r7, #0
 800eeee:	4630      	mov	r0, r6
 800eef0:	4639      	mov	r1, r7
 800eef2:	beab      	bkpt	0x00ab
 800eef4:	4606      	mov	r6, r0
 800eef6:	602e      	str	r6, [r5, #0]
 800eef8:	4620      	mov	r0, r4
 800eefa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800eefc <_swilseek>:
 800eefc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eefe:	460c      	mov	r4, r1
 800ef00:	4616      	mov	r6, r2
 800ef02:	f7ff ffd1 	bl	800eea8 <findslot>
 800ef06:	4605      	mov	r5, r0
 800ef08:	b940      	cbnz	r0, 800ef1c <_swilseek+0x20>
 800ef0a:	f7f9 ff5b 	bl	8008dc4 <__errno>
 800ef0e:	2309      	movs	r3, #9
 800ef10:	6003      	str	r3, [r0, #0]
 800ef12:	f04f 34ff 	mov.w	r4, #4294967295
 800ef16:	4620      	mov	r0, r4
 800ef18:	b003      	add	sp, #12
 800ef1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef1c:	2e02      	cmp	r6, #2
 800ef1e:	d903      	bls.n	800ef28 <_swilseek+0x2c>
 800ef20:	f7f9 ff50 	bl	8008dc4 <__errno>
 800ef24:	2316      	movs	r3, #22
 800ef26:	e7f3      	b.n	800ef10 <_swilseek+0x14>
 800ef28:	2e01      	cmp	r6, #1
 800ef2a:	d112      	bne.n	800ef52 <_swilseek+0x56>
 800ef2c:	6843      	ldr	r3, [r0, #4]
 800ef2e:	18e4      	adds	r4, r4, r3
 800ef30:	d4f6      	bmi.n	800ef20 <_swilseek+0x24>
 800ef32:	682b      	ldr	r3, [r5, #0]
 800ef34:	260a      	movs	r6, #10
 800ef36:	466f      	mov	r7, sp
 800ef38:	e9cd 3400 	strd	r3, r4, [sp]
 800ef3c:	4630      	mov	r0, r6
 800ef3e:	4639      	mov	r1, r7
 800ef40:	beab      	bkpt	0x00ab
 800ef42:	4606      	mov	r6, r0
 800ef44:	4630      	mov	r0, r6
 800ef46:	f7ff ffc9 	bl	800eedc <checkerror>
 800ef4a:	2800      	cmp	r0, #0
 800ef4c:	dbe1      	blt.n	800ef12 <_swilseek+0x16>
 800ef4e:	606c      	str	r4, [r5, #4]
 800ef50:	e7e1      	b.n	800ef16 <_swilseek+0x1a>
 800ef52:	2e02      	cmp	r6, #2
 800ef54:	d1ed      	bne.n	800ef32 <_swilseek+0x36>
 800ef56:	6803      	ldr	r3, [r0, #0]
 800ef58:	260c      	movs	r6, #12
 800ef5a:	466f      	mov	r7, sp
 800ef5c:	9300      	str	r3, [sp, #0]
 800ef5e:	4630      	mov	r0, r6
 800ef60:	4639      	mov	r1, r7
 800ef62:	beab      	bkpt	0x00ab
 800ef64:	4606      	mov	r6, r0
 800ef66:	4630      	mov	r0, r6
 800ef68:	f7ff ffb8 	bl	800eedc <checkerror>
 800ef6c:	1c43      	adds	r3, r0, #1
 800ef6e:	d0d0      	beq.n	800ef12 <_swilseek+0x16>
 800ef70:	4404      	add	r4, r0
 800ef72:	e7de      	b.n	800ef32 <_swilseek+0x36>

0800ef74 <_lseek>:
 800ef74:	f7ff bfc2 	b.w	800eefc <_swilseek>

0800ef78 <_swiclose>:
 800ef78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ef7a:	2402      	movs	r4, #2
 800ef7c:	9001      	str	r0, [sp, #4]
 800ef7e:	ad01      	add	r5, sp, #4
 800ef80:	4620      	mov	r0, r4
 800ef82:	4629      	mov	r1, r5
 800ef84:	beab      	bkpt	0x00ab
 800ef86:	4604      	mov	r4, r0
 800ef88:	4620      	mov	r0, r4
 800ef8a:	f7ff ffa7 	bl	800eedc <checkerror>
 800ef8e:	b003      	add	sp, #12
 800ef90:	bd30      	pop	{r4, r5, pc}
	...

0800ef94 <_close>:
 800ef94:	b538      	push	{r3, r4, r5, lr}
 800ef96:	4605      	mov	r5, r0
 800ef98:	f7ff ff86 	bl	800eea8 <findslot>
 800ef9c:	4604      	mov	r4, r0
 800ef9e:	b930      	cbnz	r0, 800efae <_close+0x1a>
 800efa0:	f7f9 ff10 	bl	8008dc4 <__errno>
 800efa4:	2309      	movs	r3, #9
 800efa6:	6003      	str	r3, [r0, #0]
 800efa8:	f04f 30ff 	mov.w	r0, #4294967295
 800efac:	bd38      	pop	{r3, r4, r5, pc}
 800efae:	3d01      	subs	r5, #1
 800efb0:	2d01      	cmp	r5, #1
 800efb2:	d809      	bhi.n	800efc8 <_close+0x34>
 800efb4:	4b09      	ldr	r3, [pc, #36]	; (800efdc <_close+0x48>)
 800efb6:	689a      	ldr	r2, [r3, #8]
 800efb8:	691b      	ldr	r3, [r3, #16]
 800efba:	429a      	cmp	r2, r3
 800efbc:	d104      	bne.n	800efc8 <_close+0x34>
 800efbe:	f04f 33ff 	mov.w	r3, #4294967295
 800efc2:	6003      	str	r3, [r0, #0]
 800efc4:	2000      	movs	r0, #0
 800efc6:	e7f1      	b.n	800efac <_close+0x18>
 800efc8:	6820      	ldr	r0, [r4, #0]
 800efca:	f7ff ffd5 	bl	800ef78 <_swiclose>
 800efce:	2800      	cmp	r0, #0
 800efd0:	d1ec      	bne.n	800efac <_close+0x18>
 800efd2:	f04f 33ff 	mov.w	r3, #4294967295
 800efd6:	6023      	str	r3, [r4, #0]
 800efd8:	e7e8      	b.n	800efac <_close+0x18>
 800efda:	bf00      	nop
 800efdc:	2000103c 	.word	0x2000103c

0800efe0 <_isatty>:
 800efe0:	b570      	push	{r4, r5, r6, lr}
 800efe2:	f7ff ff61 	bl	800eea8 <findslot>
 800efe6:	2509      	movs	r5, #9
 800efe8:	4604      	mov	r4, r0
 800efea:	b920      	cbnz	r0, 800eff6 <_isatty+0x16>
 800efec:	f7f9 feea 	bl	8008dc4 <__errno>
 800eff0:	6005      	str	r5, [r0, #0]
 800eff2:	4620      	mov	r0, r4
 800eff4:	bd70      	pop	{r4, r5, r6, pc}
 800eff6:	4628      	mov	r0, r5
 800eff8:	4621      	mov	r1, r4
 800effa:	beab      	bkpt	0x00ab
 800effc:	4604      	mov	r4, r0
 800effe:	2c01      	cmp	r4, #1
 800f000:	d0f7      	beq.n	800eff2 <_isatty+0x12>
 800f002:	f7f9 fedf 	bl	8008dc4 <__errno>
 800f006:	2400      	movs	r4, #0
 800f008:	4605      	mov	r5, r0
 800f00a:	2613      	movs	r6, #19
 800f00c:	4630      	mov	r0, r6
 800f00e:	4621      	mov	r1, r4
 800f010:	beab      	bkpt	0x00ab
 800f012:	4606      	mov	r6, r0
 800f014:	602e      	str	r6, [r5, #0]
 800f016:	e7ec      	b.n	800eff2 <_isatty+0x12>

0800f018 <cos>:
 800f018:	b530      	push	{r4, r5, lr}
 800f01a:	4a1e      	ldr	r2, [pc, #120]	; (800f094 <cos+0x7c>)
 800f01c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f020:	4293      	cmp	r3, r2
 800f022:	b087      	sub	sp, #28
 800f024:	dc04      	bgt.n	800f030 <cos+0x18>
 800f026:	2200      	movs	r2, #0
 800f028:	2300      	movs	r3, #0
 800f02a:	f001 f951 	bl	80102d0 <__kernel_cos>
 800f02e:	e006      	b.n	800f03e <cos+0x26>
 800f030:	4a19      	ldr	r2, [pc, #100]	; (800f098 <cos+0x80>)
 800f032:	4293      	cmp	r3, r2
 800f034:	dd05      	ble.n	800f042 <cos+0x2a>
 800f036:	4602      	mov	r2, r0
 800f038:	460b      	mov	r3, r1
 800f03a:	f7f1 f895 	bl	8000168 <__aeabi_dsub>
 800f03e:	b007      	add	sp, #28
 800f040:	bd30      	pop	{r4, r5, pc}
 800f042:	aa02      	add	r2, sp, #8
 800f044:	f000 fea8 	bl	800fd98 <__ieee754_rem_pio2>
 800f048:	f000 0003 	and.w	r0, r0, #3
 800f04c:	2801      	cmp	r0, #1
 800f04e:	d007      	beq.n	800f060 <cos+0x48>
 800f050:	2802      	cmp	r0, #2
 800f052:	d00f      	beq.n	800f074 <cos+0x5c>
 800f054:	b9a8      	cbnz	r0, 800f082 <cos+0x6a>
 800f056:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f05a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f05e:	e7e4      	b.n	800f02a <cos+0x12>
 800f060:	9000      	str	r0, [sp, #0]
 800f062:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f066:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f06a:	f001 fd39 	bl	8010ae0 <__kernel_sin>
 800f06e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800f072:	e7e4      	b.n	800f03e <cos+0x26>
 800f074:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f078:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f07c:	f001 f928 	bl	80102d0 <__kernel_cos>
 800f080:	e7f5      	b.n	800f06e <cos+0x56>
 800f082:	2301      	movs	r3, #1
 800f084:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f088:	9300      	str	r3, [sp, #0]
 800f08a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f08e:	f001 fd27 	bl	8010ae0 <__kernel_sin>
 800f092:	e7d4      	b.n	800f03e <cos+0x26>
 800f094:	3fe921fb 	.word	0x3fe921fb
 800f098:	7fefffff 	.word	0x7fefffff

0800f09c <round>:
 800f09c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f09e:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800f0a2:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 800f0a6:	2c13      	cmp	r4, #19
 800f0a8:	4602      	mov	r2, r0
 800f0aa:	460b      	mov	r3, r1
 800f0ac:	4606      	mov	r6, r0
 800f0ae:	460d      	mov	r5, r1
 800f0b0:	dc19      	bgt.n	800f0e6 <round+0x4a>
 800f0b2:	2c00      	cmp	r4, #0
 800f0b4:	da09      	bge.n	800f0ca <round+0x2e>
 800f0b6:	3401      	adds	r4, #1
 800f0b8:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800f0bc:	d103      	bne.n	800f0c6 <round+0x2a>
 800f0be:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800f0c2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f0c6:	2200      	movs	r2, #0
 800f0c8:	e02a      	b.n	800f120 <round+0x84>
 800f0ca:	4917      	ldr	r1, [pc, #92]	; (800f128 <round+0x8c>)
 800f0cc:	4121      	asrs	r1, r4
 800f0ce:	ea03 0001 	and.w	r0, r3, r1
 800f0d2:	4302      	orrs	r2, r0
 800f0d4:	d010      	beq.n	800f0f8 <round+0x5c>
 800f0d6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800f0da:	fa42 f404 	asr.w	r4, r2, r4
 800f0de:	4423      	add	r3, r4
 800f0e0:	ea23 0301 	bic.w	r3, r3, r1
 800f0e4:	e7ef      	b.n	800f0c6 <round+0x2a>
 800f0e6:	2c33      	cmp	r4, #51	; 0x33
 800f0e8:	dd09      	ble.n	800f0fe <round+0x62>
 800f0ea:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800f0ee:	d103      	bne.n	800f0f8 <round+0x5c>
 800f0f0:	f7f1 f83c 	bl	800016c <__adddf3>
 800f0f4:	4606      	mov	r6, r0
 800f0f6:	460d      	mov	r5, r1
 800f0f8:	4630      	mov	r0, r6
 800f0fa:	4629      	mov	r1, r5
 800f0fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0fe:	f04f 30ff 	mov.w	r0, #4294967295
 800f102:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800f106:	40f8      	lsrs	r0, r7
 800f108:	4202      	tst	r2, r0
 800f10a:	d0f5      	beq.n	800f0f8 <round+0x5c>
 800f10c:	2101      	movs	r1, #1
 800f10e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800f112:	fa01 f404 	lsl.w	r4, r1, r4
 800f116:	1912      	adds	r2, r2, r4
 800f118:	bf28      	it	cs
 800f11a:	185b      	addcs	r3, r3, r1
 800f11c:	ea22 0200 	bic.w	r2, r2, r0
 800f120:	4619      	mov	r1, r3
 800f122:	4610      	mov	r0, r2
 800f124:	e7e6      	b.n	800f0f4 <round+0x58>
 800f126:	bf00      	nop
 800f128:	000fffff 	.word	0x000fffff

0800f12c <sin>:
 800f12c:	b530      	push	{r4, r5, lr}
 800f12e:	4a20      	ldr	r2, [pc, #128]	; (800f1b0 <sin+0x84>)
 800f130:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f134:	4293      	cmp	r3, r2
 800f136:	b087      	sub	sp, #28
 800f138:	dc06      	bgt.n	800f148 <sin+0x1c>
 800f13a:	2300      	movs	r3, #0
 800f13c:	2200      	movs	r2, #0
 800f13e:	9300      	str	r3, [sp, #0]
 800f140:	2300      	movs	r3, #0
 800f142:	f001 fccd 	bl	8010ae0 <__kernel_sin>
 800f146:	e006      	b.n	800f156 <sin+0x2a>
 800f148:	4a1a      	ldr	r2, [pc, #104]	; (800f1b4 <sin+0x88>)
 800f14a:	4293      	cmp	r3, r2
 800f14c:	dd05      	ble.n	800f15a <sin+0x2e>
 800f14e:	4602      	mov	r2, r0
 800f150:	460b      	mov	r3, r1
 800f152:	f7f1 f809 	bl	8000168 <__aeabi_dsub>
 800f156:	b007      	add	sp, #28
 800f158:	bd30      	pop	{r4, r5, pc}
 800f15a:	aa02      	add	r2, sp, #8
 800f15c:	f000 fe1c 	bl	800fd98 <__ieee754_rem_pio2>
 800f160:	f000 0003 	and.w	r0, r0, #3
 800f164:	2801      	cmp	r0, #1
 800f166:	d009      	beq.n	800f17c <sin+0x50>
 800f168:	2802      	cmp	r0, #2
 800f16a:	d00e      	beq.n	800f18a <sin+0x5e>
 800f16c:	b9c0      	cbnz	r0, 800f1a0 <sin+0x74>
 800f16e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f172:	2301      	movs	r3, #1
 800f174:	9300      	str	r3, [sp, #0]
 800f176:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f17a:	e7e2      	b.n	800f142 <sin+0x16>
 800f17c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f180:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f184:	f001 f8a4 	bl	80102d0 <__kernel_cos>
 800f188:	e7e5      	b.n	800f156 <sin+0x2a>
 800f18a:	2301      	movs	r3, #1
 800f18c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f190:	9300      	str	r3, [sp, #0]
 800f192:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f196:	f001 fca3 	bl	8010ae0 <__kernel_sin>
 800f19a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800f19e:	e7da      	b.n	800f156 <sin+0x2a>
 800f1a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f1a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f1a8:	f001 f892 	bl	80102d0 <__kernel_cos>
 800f1ac:	e7f5      	b.n	800f19a <sin+0x6e>
 800f1ae:	bf00      	nop
 800f1b0:	3fe921fb 	.word	0x3fe921fb
 800f1b4:	7fefffff 	.word	0x7fefffff

0800f1b8 <pow>:
 800f1b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f1bc:	461f      	mov	r7, r3
 800f1be:	4680      	mov	r8, r0
 800f1c0:	4689      	mov	r9, r1
 800f1c2:	4616      	mov	r6, r2
 800f1c4:	f000 f8d0 	bl	800f368 <__ieee754_pow>
 800f1c8:	4b4d      	ldr	r3, [pc, #308]	; (800f300 <pow+0x148>)
 800f1ca:	4604      	mov	r4, r0
 800f1cc:	f993 3000 	ldrsb.w	r3, [r3]
 800f1d0:	460d      	mov	r5, r1
 800f1d2:	3301      	adds	r3, #1
 800f1d4:	d015      	beq.n	800f202 <pow+0x4a>
 800f1d6:	4632      	mov	r2, r6
 800f1d8:	463b      	mov	r3, r7
 800f1da:	4630      	mov	r0, r6
 800f1dc:	4639      	mov	r1, r7
 800f1de:	f7f1 fc15 	bl	8000a0c <__aeabi_dcmpun>
 800f1e2:	b970      	cbnz	r0, 800f202 <pow+0x4a>
 800f1e4:	4642      	mov	r2, r8
 800f1e6:	464b      	mov	r3, r9
 800f1e8:	4640      	mov	r0, r8
 800f1ea:	4649      	mov	r1, r9
 800f1ec:	f7f1 fc0e 	bl	8000a0c <__aeabi_dcmpun>
 800f1f0:	2200      	movs	r2, #0
 800f1f2:	2300      	movs	r3, #0
 800f1f4:	b148      	cbz	r0, 800f20a <pow+0x52>
 800f1f6:	4630      	mov	r0, r6
 800f1f8:	4639      	mov	r1, r7
 800f1fa:	f7f1 fbd5 	bl	80009a8 <__aeabi_dcmpeq>
 800f1fe:	2800      	cmp	r0, #0
 800f200:	d17b      	bne.n	800f2fa <pow+0x142>
 800f202:	4620      	mov	r0, r4
 800f204:	4629      	mov	r1, r5
 800f206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f20a:	4640      	mov	r0, r8
 800f20c:	4649      	mov	r1, r9
 800f20e:	f7f1 fbcb 	bl	80009a8 <__aeabi_dcmpeq>
 800f212:	b1e0      	cbz	r0, 800f24e <pow+0x96>
 800f214:	2200      	movs	r2, #0
 800f216:	2300      	movs	r3, #0
 800f218:	4630      	mov	r0, r6
 800f21a:	4639      	mov	r1, r7
 800f21c:	f7f1 fbc4 	bl	80009a8 <__aeabi_dcmpeq>
 800f220:	2800      	cmp	r0, #0
 800f222:	d16a      	bne.n	800f2fa <pow+0x142>
 800f224:	4630      	mov	r0, r6
 800f226:	4639      	mov	r1, r7
 800f228:	f001 fd13 	bl	8010c52 <finite>
 800f22c:	2800      	cmp	r0, #0
 800f22e:	d0e8      	beq.n	800f202 <pow+0x4a>
 800f230:	2200      	movs	r2, #0
 800f232:	2300      	movs	r3, #0
 800f234:	4630      	mov	r0, r6
 800f236:	4639      	mov	r1, r7
 800f238:	f7f1 fbc0 	bl	80009bc <__aeabi_dcmplt>
 800f23c:	2800      	cmp	r0, #0
 800f23e:	d0e0      	beq.n	800f202 <pow+0x4a>
 800f240:	f7f9 fdc0 	bl	8008dc4 <__errno>
 800f244:	2321      	movs	r3, #33	; 0x21
 800f246:	2400      	movs	r4, #0
 800f248:	6003      	str	r3, [r0, #0]
 800f24a:	4d2e      	ldr	r5, [pc, #184]	; (800f304 <pow+0x14c>)
 800f24c:	e7d9      	b.n	800f202 <pow+0x4a>
 800f24e:	4620      	mov	r0, r4
 800f250:	4629      	mov	r1, r5
 800f252:	f001 fcfe 	bl	8010c52 <finite>
 800f256:	bba8      	cbnz	r0, 800f2c4 <pow+0x10c>
 800f258:	4640      	mov	r0, r8
 800f25a:	4649      	mov	r1, r9
 800f25c:	f001 fcf9 	bl	8010c52 <finite>
 800f260:	b380      	cbz	r0, 800f2c4 <pow+0x10c>
 800f262:	4630      	mov	r0, r6
 800f264:	4639      	mov	r1, r7
 800f266:	f001 fcf4 	bl	8010c52 <finite>
 800f26a:	b358      	cbz	r0, 800f2c4 <pow+0x10c>
 800f26c:	4622      	mov	r2, r4
 800f26e:	462b      	mov	r3, r5
 800f270:	4620      	mov	r0, r4
 800f272:	4629      	mov	r1, r5
 800f274:	f7f1 fbca 	bl	8000a0c <__aeabi_dcmpun>
 800f278:	b160      	cbz	r0, 800f294 <pow+0xdc>
 800f27a:	f7f9 fda3 	bl	8008dc4 <__errno>
 800f27e:	2321      	movs	r3, #33	; 0x21
 800f280:	2200      	movs	r2, #0
 800f282:	6003      	str	r3, [r0, #0]
 800f284:	2300      	movs	r3, #0
 800f286:	4610      	mov	r0, r2
 800f288:	4619      	mov	r1, r3
 800f28a:	f7f1 fa4f 	bl	800072c <__aeabi_ddiv>
 800f28e:	4604      	mov	r4, r0
 800f290:	460d      	mov	r5, r1
 800f292:	e7b6      	b.n	800f202 <pow+0x4a>
 800f294:	f7f9 fd96 	bl	8008dc4 <__errno>
 800f298:	2322      	movs	r3, #34	; 0x22
 800f29a:	2200      	movs	r2, #0
 800f29c:	6003      	str	r3, [r0, #0]
 800f29e:	4649      	mov	r1, r9
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	4640      	mov	r0, r8
 800f2a4:	f7f1 fb8a 	bl	80009bc <__aeabi_dcmplt>
 800f2a8:	2400      	movs	r4, #0
 800f2aa:	b148      	cbz	r0, 800f2c0 <pow+0x108>
 800f2ac:	4630      	mov	r0, r6
 800f2ae:	4639      	mov	r1, r7
 800f2b0:	f001 fd5c 	bl	8010d6c <rint>
 800f2b4:	4632      	mov	r2, r6
 800f2b6:	463b      	mov	r3, r7
 800f2b8:	f7f1 fb76 	bl	80009a8 <__aeabi_dcmpeq>
 800f2bc:	2800      	cmp	r0, #0
 800f2be:	d0c4      	beq.n	800f24a <pow+0x92>
 800f2c0:	4d11      	ldr	r5, [pc, #68]	; (800f308 <pow+0x150>)
 800f2c2:	e79e      	b.n	800f202 <pow+0x4a>
 800f2c4:	2200      	movs	r2, #0
 800f2c6:	2300      	movs	r3, #0
 800f2c8:	4620      	mov	r0, r4
 800f2ca:	4629      	mov	r1, r5
 800f2cc:	f7f1 fb6c 	bl	80009a8 <__aeabi_dcmpeq>
 800f2d0:	2800      	cmp	r0, #0
 800f2d2:	d096      	beq.n	800f202 <pow+0x4a>
 800f2d4:	4640      	mov	r0, r8
 800f2d6:	4649      	mov	r1, r9
 800f2d8:	f001 fcbb 	bl	8010c52 <finite>
 800f2dc:	2800      	cmp	r0, #0
 800f2de:	d090      	beq.n	800f202 <pow+0x4a>
 800f2e0:	4630      	mov	r0, r6
 800f2e2:	4639      	mov	r1, r7
 800f2e4:	f001 fcb5 	bl	8010c52 <finite>
 800f2e8:	2800      	cmp	r0, #0
 800f2ea:	d08a      	beq.n	800f202 <pow+0x4a>
 800f2ec:	f7f9 fd6a 	bl	8008dc4 <__errno>
 800f2f0:	2322      	movs	r3, #34	; 0x22
 800f2f2:	2400      	movs	r4, #0
 800f2f4:	2500      	movs	r5, #0
 800f2f6:	6003      	str	r3, [r0, #0]
 800f2f8:	e783      	b.n	800f202 <pow+0x4a>
 800f2fa:	2400      	movs	r4, #0
 800f2fc:	4d03      	ldr	r5, [pc, #12]	; (800f30c <pow+0x154>)
 800f2fe:	e780      	b.n	800f202 <pow+0x4a>
 800f300:	20000a18 	.word	0x20000a18
 800f304:	fff00000 	.word	0xfff00000
 800f308:	7ff00000 	.word	0x7ff00000
 800f30c:	3ff00000 	.word	0x3ff00000

0800f310 <sqrt>:
 800f310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f312:	4606      	mov	r6, r0
 800f314:	460f      	mov	r7, r1
 800f316:	f000 ff2f 	bl	8010178 <__ieee754_sqrt>
 800f31a:	4b12      	ldr	r3, [pc, #72]	; (800f364 <sqrt+0x54>)
 800f31c:	4604      	mov	r4, r0
 800f31e:	f993 3000 	ldrsb.w	r3, [r3]
 800f322:	460d      	mov	r5, r1
 800f324:	3301      	adds	r3, #1
 800f326:	d019      	beq.n	800f35c <sqrt+0x4c>
 800f328:	4632      	mov	r2, r6
 800f32a:	463b      	mov	r3, r7
 800f32c:	4630      	mov	r0, r6
 800f32e:	4639      	mov	r1, r7
 800f330:	f7f1 fb6c 	bl	8000a0c <__aeabi_dcmpun>
 800f334:	b990      	cbnz	r0, 800f35c <sqrt+0x4c>
 800f336:	2200      	movs	r2, #0
 800f338:	2300      	movs	r3, #0
 800f33a:	4630      	mov	r0, r6
 800f33c:	4639      	mov	r1, r7
 800f33e:	f7f1 fb3d 	bl	80009bc <__aeabi_dcmplt>
 800f342:	b158      	cbz	r0, 800f35c <sqrt+0x4c>
 800f344:	f7f9 fd3e 	bl	8008dc4 <__errno>
 800f348:	2321      	movs	r3, #33	; 0x21
 800f34a:	2200      	movs	r2, #0
 800f34c:	6003      	str	r3, [r0, #0]
 800f34e:	2300      	movs	r3, #0
 800f350:	4610      	mov	r0, r2
 800f352:	4619      	mov	r1, r3
 800f354:	f7f1 f9ea 	bl	800072c <__aeabi_ddiv>
 800f358:	4604      	mov	r4, r0
 800f35a:	460d      	mov	r5, r1
 800f35c:	4620      	mov	r0, r4
 800f35e:	4629      	mov	r1, r5
 800f360:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f362:	bf00      	nop
 800f364:	20000a18 	.word	0x20000a18

0800f368 <__ieee754_pow>:
 800f368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f36c:	b093      	sub	sp, #76	; 0x4c
 800f36e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f372:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800f376:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800f37a:	ea55 0302 	orrs.w	r3, r5, r2
 800f37e:	4607      	mov	r7, r0
 800f380:	4688      	mov	r8, r1
 800f382:	f000 84bf 	beq.w	800fd04 <__ieee754_pow+0x99c>
 800f386:	4b7e      	ldr	r3, [pc, #504]	; (800f580 <__ieee754_pow+0x218>)
 800f388:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800f38c:	429c      	cmp	r4, r3
 800f38e:	4689      	mov	r9, r1
 800f390:	4682      	mov	sl, r0
 800f392:	dc09      	bgt.n	800f3a8 <__ieee754_pow+0x40>
 800f394:	d103      	bne.n	800f39e <__ieee754_pow+0x36>
 800f396:	b978      	cbnz	r0, 800f3b8 <__ieee754_pow+0x50>
 800f398:	42a5      	cmp	r5, r4
 800f39a:	dd02      	ble.n	800f3a2 <__ieee754_pow+0x3a>
 800f39c:	e00c      	b.n	800f3b8 <__ieee754_pow+0x50>
 800f39e:	429d      	cmp	r5, r3
 800f3a0:	dc02      	bgt.n	800f3a8 <__ieee754_pow+0x40>
 800f3a2:	429d      	cmp	r5, r3
 800f3a4:	d10e      	bne.n	800f3c4 <__ieee754_pow+0x5c>
 800f3a6:	b16a      	cbz	r2, 800f3c4 <__ieee754_pow+0x5c>
 800f3a8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f3ac:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f3b0:	ea54 030a 	orrs.w	r3, r4, sl
 800f3b4:	f000 84a6 	beq.w	800fd04 <__ieee754_pow+0x99c>
 800f3b8:	4872      	ldr	r0, [pc, #456]	; (800f584 <__ieee754_pow+0x21c>)
 800f3ba:	b013      	add	sp, #76	; 0x4c
 800f3bc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3c0:	f001 bcce 	b.w	8010d60 <nan>
 800f3c4:	f1b9 0f00 	cmp.w	r9, #0
 800f3c8:	da39      	bge.n	800f43e <__ieee754_pow+0xd6>
 800f3ca:	4b6f      	ldr	r3, [pc, #444]	; (800f588 <__ieee754_pow+0x220>)
 800f3cc:	429d      	cmp	r5, r3
 800f3ce:	dc54      	bgt.n	800f47a <__ieee754_pow+0x112>
 800f3d0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800f3d4:	429d      	cmp	r5, r3
 800f3d6:	f340 84a6 	ble.w	800fd26 <__ieee754_pow+0x9be>
 800f3da:	152b      	asrs	r3, r5, #20
 800f3dc:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f3e0:	2b14      	cmp	r3, #20
 800f3e2:	dd0f      	ble.n	800f404 <__ieee754_pow+0x9c>
 800f3e4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800f3e8:	fa22 f103 	lsr.w	r1, r2, r3
 800f3ec:	fa01 f303 	lsl.w	r3, r1, r3
 800f3f0:	4293      	cmp	r3, r2
 800f3f2:	f040 8498 	bne.w	800fd26 <__ieee754_pow+0x9be>
 800f3f6:	f001 0101 	and.w	r1, r1, #1
 800f3fa:	f1c1 0302 	rsb	r3, r1, #2
 800f3fe:	9300      	str	r3, [sp, #0]
 800f400:	b182      	cbz	r2, 800f424 <__ieee754_pow+0xbc>
 800f402:	e05e      	b.n	800f4c2 <__ieee754_pow+0x15a>
 800f404:	2a00      	cmp	r2, #0
 800f406:	d15a      	bne.n	800f4be <__ieee754_pow+0x156>
 800f408:	f1c3 0314 	rsb	r3, r3, #20
 800f40c:	fa45 f103 	asr.w	r1, r5, r3
 800f410:	fa01 f303 	lsl.w	r3, r1, r3
 800f414:	42ab      	cmp	r3, r5
 800f416:	f040 8483 	bne.w	800fd20 <__ieee754_pow+0x9b8>
 800f41a:	f001 0101 	and.w	r1, r1, #1
 800f41e:	f1c1 0302 	rsb	r3, r1, #2
 800f422:	9300      	str	r3, [sp, #0]
 800f424:	4b59      	ldr	r3, [pc, #356]	; (800f58c <__ieee754_pow+0x224>)
 800f426:	429d      	cmp	r5, r3
 800f428:	d130      	bne.n	800f48c <__ieee754_pow+0x124>
 800f42a:	2e00      	cmp	r6, #0
 800f42c:	f280 8474 	bge.w	800fd18 <__ieee754_pow+0x9b0>
 800f430:	463a      	mov	r2, r7
 800f432:	4643      	mov	r3, r8
 800f434:	2000      	movs	r0, #0
 800f436:	4955      	ldr	r1, [pc, #340]	; (800f58c <__ieee754_pow+0x224>)
 800f438:	f7f1 f978 	bl	800072c <__aeabi_ddiv>
 800f43c:	e02f      	b.n	800f49e <__ieee754_pow+0x136>
 800f43e:	2300      	movs	r3, #0
 800f440:	9300      	str	r3, [sp, #0]
 800f442:	2a00      	cmp	r2, #0
 800f444:	d13d      	bne.n	800f4c2 <__ieee754_pow+0x15a>
 800f446:	4b4e      	ldr	r3, [pc, #312]	; (800f580 <__ieee754_pow+0x218>)
 800f448:	429d      	cmp	r5, r3
 800f44a:	d1eb      	bne.n	800f424 <__ieee754_pow+0xbc>
 800f44c:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800f450:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800f454:	ea53 030a 	orrs.w	r3, r3, sl
 800f458:	f000 8454 	beq.w	800fd04 <__ieee754_pow+0x99c>
 800f45c:	4b4c      	ldr	r3, [pc, #304]	; (800f590 <__ieee754_pow+0x228>)
 800f45e:	429c      	cmp	r4, r3
 800f460:	dd0d      	ble.n	800f47e <__ieee754_pow+0x116>
 800f462:	2e00      	cmp	r6, #0
 800f464:	f280 8454 	bge.w	800fd10 <__ieee754_pow+0x9a8>
 800f468:	f04f 0b00 	mov.w	fp, #0
 800f46c:	f04f 0c00 	mov.w	ip, #0
 800f470:	4658      	mov	r0, fp
 800f472:	4661      	mov	r1, ip
 800f474:	b013      	add	sp, #76	; 0x4c
 800f476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f47a:	2302      	movs	r3, #2
 800f47c:	e7e0      	b.n	800f440 <__ieee754_pow+0xd8>
 800f47e:	2e00      	cmp	r6, #0
 800f480:	daf2      	bge.n	800f468 <__ieee754_pow+0x100>
 800f482:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800f486:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800f48a:	e7f1      	b.n	800f470 <__ieee754_pow+0x108>
 800f48c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800f490:	d108      	bne.n	800f4a4 <__ieee754_pow+0x13c>
 800f492:	463a      	mov	r2, r7
 800f494:	4643      	mov	r3, r8
 800f496:	4638      	mov	r0, r7
 800f498:	4641      	mov	r1, r8
 800f49a:	f7f1 f81d 	bl	80004d8 <__aeabi_dmul>
 800f49e:	4683      	mov	fp, r0
 800f4a0:	468c      	mov	ip, r1
 800f4a2:	e7e5      	b.n	800f470 <__ieee754_pow+0x108>
 800f4a4:	4b3b      	ldr	r3, [pc, #236]	; (800f594 <__ieee754_pow+0x22c>)
 800f4a6:	429e      	cmp	r6, r3
 800f4a8:	d10b      	bne.n	800f4c2 <__ieee754_pow+0x15a>
 800f4aa:	f1b9 0f00 	cmp.w	r9, #0
 800f4ae:	db08      	blt.n	800f4c2 <__ieee754_pow+0x15a>
 800f4b0:	4638      	mov	r0, r7
 800f4b2:	4641      	mov	r1, r8
 800f4b4:	b013      	add	sp, #76	; 0x4c
 800f4b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4ba:	f000 be5d 	b.w	8010178 <__ieee754_sqrt>
 800f4be:	2300      	movs	r3, #0
 800f4c0:	9300      	str	r3, [sp, #0]
 800f4c2:	4638      	mov	r0, r7
 800f4c4:	4641      	mov	r1, r8
 800f4c6:	f001 fbc1 	bl	8010c4c <fabs>
 800f4ca:	4683      	mov	fp, r0
 800f4cc:	468c      	mov	ip, r1
 800f4ce:	f1ba 0f00 	cmp.w	sl, #0
 800f4d2:	d129      	bne.n	800f528 <__ieee754_pow+0x1c0>
 800f4d4:	b124      	cbz	r4, 800f4e0 <__ieee754_pow+0x178>
 800f4d6:	4b2d      	ldr	r3, [pc, #180]	; (800f58c <__ieee754_pow+0x224>)
 800f4d8:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800f4dc:	429a      	cmp	r2, r3
 800f4de:	d123      	bne.n	800f528 <__ieee754_pow+0x1c0>
 800f4e0:	2e00      	cmp	r6, #0
 800f4e2:	da07      	bge.n	800f4f4 <__ieee754_pow+0x18c>
 800f4e4:	465a      	mov	r2, fp
 800f4e6:	4663      	mov	r3, ip
 800f4e8:	2000      	movs	r0, #0
 800f4ea:	4928      	ldr	r1, [pc, #160]	; (800f58c <__ieee754_pow+0x224>)
 800f4ec:	f7f1 f91e 	bl	800072c <__aeabi_ddiv>
 800f4f0:	4683      	mov	fp, r0
 800f4f2:	468c      	mov	ip, r1
 800f4f4:	f1b9 0f00 	cmp.w	r9, #0
 800f4f8:	daba      	bge.n	800f470 <__ieee754_pow+0x108>
 800f4fa:	9b00      	ldr	r3, [sp, #0]
 800f4fc:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f500:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f504:	4323      	orrs	r3, r4
 800f506:	d108      	bne.n	800f51a <__ieee754_pow+0x1b2>
 800f508:	465a      	mov	r2, fp
 800f50a:	4663      	mov	r3, ip
 800f50c:	4658      	mov	r0, fp
 800f50e:	4661      	mov	r1, ip
 800f510:	f7f0 fe2a 	bl	8000168 <__aeabi_dsub>
 800f514:	4602      	mov	r2, r0
 800f516:	460b      	mov	r3, r1
 800f518:	e78e      	b.n	800f438 <__ieee754_pow+0xd0>
 800f51a:	9b00      	ldr	r3, [sp, #0]
 800f51c:	2b01      	cmp	r3, #1
 800f51e:	d1a7      	bne.n	800f470 <__ieee754_pow+0x108>
 800f520:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800f524:	469c      	mov	ip, r3
 800f526:	e7a3      	b.n	800f470 <__ieee754_pow+0x108>
 800f528:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 800f52c:	3b01      	subs	r3, #1
 800f52e:	930c      	str	r3, [sp, #48]	; 0x30
 800f530:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f532:	9b00      	ldr	r3, [sp, #0]
 800f534:	4313      	orrs	r3, r2
 800f536:	d104      	bne.n	800f542 <__ieee754_pow+0x1da>
 800f538:	463a      	mov	r2, r7
 800f53a:	4643      	mov	r3, r8
 800f53c:	4638      	mov	r0, r7
 800f53e:	4641      	mov	r1, r8
 800f540:	e7e6      	b.n	800f510 <__ieee754_pow+0x1a8>
 800f542:	4b15      	ldr	r3, [pc, #84]	; (800f598 <__ieee754_pow+0x230>)
 800f544:	429d      	cmp	r5, r3
 800f546:	f340 80f9 	ble.w	800f73c <__ieee754_pow+0x3d4>
 800f54a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800f54e:	429d      	cmp	r5, r3
 800f550:	4b0f      	ldr	r3, [pc, #60]	; (800f590 <__ieee754_pow+0x228>)
 800f552:	dd09      	ble.n	800f568 <__ieee754_pow+0x200>
 800f554:	429c      	cmp	r4, r3
 800f556:	dc0c      	bgt.n	800f572 <__ieee754_pow+0x20a>
 800f558:	2e00      	cmp	r6, #0
 800f55a:	da85      	bge.n	800f468 <__ieee754_pow+0x100>
 800f55c:	a306      	add	r3, pc, #24	; (adr r3, 800f578 <__ieee754_pow+0x210>)
 800f55e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f562:	4610      	mov	r0, r2
 800f564:	4619      	mov	r1, r3
 800f566:	e798      	b.n	800f49a <__ieee754_pow+0x132>
 800f568:	429c      	cmp	r4, r3
 800f56a:	dbf5      	blt.n	800f558 <__ieee754_pow+0x1f0>
 800f56c:	4b07      	ldr	r3, [pc, #28]	; (800f58c <__ieee754_pow+0x224>)
 800f56e:	429c      	cmp	r4, r3
 800f570:	dd14      	ble.n	800f59c <__ieee754_pow+0x234>
 800f572:	2e00      	cmp	r6, #0
 800f574:	dcf2      	bgt.n	800f55c <__ieee754_pow+0x1f4>
 800f576:	e777      	b.n	800f468 <__ieee754_pow+0x100>
 800f578:	8800759c 	.word	0x8800759c
 800f57c:	7e37e43c 	.word	0x7e37e43c
 800f580:	7ff00000 	.word	0x7ff00000
 800f584:	08012927 	.word	0x08012927
 800f588:	433fffff 	.word	0x433fffff
 800f58c:	3ff00000 	.word	0x3ff00000
 800f590:	3fefffff 	.word	0x3fefffff
 800f594:	3fe00000 	.word	0x3fe00000
 800f598:	41e00000 	.word	0x41e00000
 800f59c:	4661      	mov	r1, ip
 800f59e:	2200      	movs	r2, #0
 800f5a0:	4658      	mov	r0, fp
 800f5a2:	4b61      	ldr	r3, [pc, #388]	; (800f728 <__ieee754_pow+0x3c0>)
 800f5a4:	f7f0 fde0 	bl	8000168 <__aeabi_dsub>
 800f5a8:	a355      	add	r3, pc, #340	; (adr r3, 800f700 <__ieee754_pow+0x398>)
 800f5aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5ae:	4604      	mov	r4, r0
 800f5b0:	460d      	mov	r5, r1
 800f5b2:	f7f0 ff91 	bl	80004d8 <__aeabi_dmul>
 800f5b6:	a354      	add	r3, pc, #336	; (adr r3, 800f708 <__ieee754_pow+0x3a0>)
 800f5b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5bc:	4606      	mov	r6, r0
 800f5be:	460f      	mov	r7, r1
 800f5c0:	4620      	mov	r0, r4
 800f5c2:	4629      	mov	r1, r5
 800f5c4:	f7f0 ff88 	bl	80004d8 <__aeabi_dmul>
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	4682      	mov	sl, r0
 800f5cc:	468b      	mov	fp, r1
 800f5ce:	4620      	mov	r0, r4
 800f5d0:	4629      	mov	r1, r5
 800f5d2:	4b56      	ldr	r3, [pc, #344]	; (800f72c <__ieee754_pow+0x3c4>)
 800f5d4:	f7f0 ff80 	bl	80004d8 <__aeabi_dmul>
 800f5d8:	4602      	mov	r2, r0
 800f5da:	460b      	mov	r3, r1
 800f5dc:	a14c      	add	r1, pc, #304	; (adr r1, 800f710 <__ieee754_pow+0x3a8>)
 800f5de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f5e2:	f7f0 fdc1 	bl	8000168 <__aeabi_dsub>
 800f5e6:	4622      	mov	r2, r4
 800f5e8:	462b      	mov	r3, r5
 800f5ea:	f7f0 ff75 	bl	80004d8 <__aeabi_dmul>
 800f5ee:	4602      	mov	r2, r0
 800f5f0:	460b      	mov	r3, r1
 800f5f2:	2000      	movs	r0, #0
 800f5f4:	494e      	ldr	r1, [pc, #312]	; (800f730 <__ieee754_pow+0x3c8>)
 800f5f6:	f7f0 fdb7 	bl	8000168 <__aeabi_dsub>
 800f5fa:	4622      	mov	r2, r4
 800f5fc:	462b      	mov	r3, r5
 800f5fe:	4680      	mov	r8, r0
 800f600:	4689      	mov	r9, r1
 800f602:	4620      	mov	r0, r4
 800f604:	4629      	mov	r1, r5
 800f606:	f7f0 ff67 	bl	80004d8 <__aeabi_dmul>
 800f60a:	4602      	mov	r2, r0
 800f60c:	460b      	mov	r3, r1
 800f60e:	4640      	mov	r0, r8
 800f610:	4649      	mov	r1, r9
 800f612:	f7f0 ff61 	bl	80004d8 <__aeabi_dmul>
 800f616:	a340      	add	r3, pc, #256	; (adr r3, 800f718 <__ieee754_pow+0x3b0>)
 800f618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f61c:	f7f0 ff5c 	bl	80004d8 <__aeabi_dmul>
 800f620:	4602      	mov	r2, r0
 800f622:	460b      	mov	r3, r1
 800f624:	4650      	mov	r0, sl
 800f626:	4659      	mov	r1, fp
 800f628:	f7f0 fd9e 	bl	8000168 <__aeabi_dsub>
 800f62c:	f04f 0a00 	mov.w	sl, #0
 800f630:	4602      	mov	r2, r0
 800f632:	460b      	mov	r3, r1
 800f634:	4604      	mov	r4, r0
 800f636:	460d      	mov	r5, r1
 800f638:	4630      	mov	r0, r6
 800f63a:	4639      	mov	r1, r7
 800f63c:	f7f0 fd96 	bl	800016c <__adddf3>
 800f640:	4632      	mov	r2, r6
 800f642:	463b      	mov	r3, r7
 800f644:	4650      	mov	r0, sl
 800f646:	468b      	mov	fp, r1
 800f648:	f7f0 fd8e 	bl	8000168 <__aeabi_dsub>
 800f64c:	4602      	mov	r2, r0
 800f64e:	460b      	mov	r3, r1
 800f650:	4620      	mov	r0, r4
 800f652:	4629      	mov	r1, r5
 800f654:	f7f0 fd88 	bl	8000168 <__aeabi_dsub>
 800f658:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f65c:	9b00      	ldr	r3, [sp, #0]
 800f65e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f660:	3b01      	subs	r3, #1
 800f662:	4313      	orrs	r3, r2
 800f664:	f04f 0600 	mov.w	r6, #0
 800f668:	f04f 0200 	mov.w	r2, #0
 800f66c:	bf0c      	ite	eq
 800f66e:	4b31      	ldreq	r3, [pc, #196]	; (800f734 <__ieee754_pow+0x3cc>)
 800f670:	4b2d      	ldrne	r3, [pc, #180]	; (800f728 <__ieee754_pow+0x3c0>)
 800f672:	4604      	mov	r4, r0
 800f674:	460d      	mov	r5, r1
 800f676:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f67a:	e9cd 2300 	strd	r2, r3, [sp]
 800f67e:	4632      	mov	r2, r6
 800f680:	463b      	mov	r3, r7
 800f682:	f7f0 fd71 	bl	8000168 <__aeabi_dsub>
 800f686:	4652      	mov	r2, sl
 800f688:	465b      	mov	r3, fp
 800f68a:	f7f0 ff25 	bl	80004d8 <__aeabi_dmul>
 800f68e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f692:	4680      	mov	r8, r0
 800f694:	4689      	mov	r9, r1
 800f696:	4620      	mov	r0, r4
 800f698:	4629      	mov	r1, r5
 800f69a:	f7f0 ff1d 	bl	80004d8 <__aeabi_dmul>
 800f69e:	4602      	mov	r2, r0
 800f6a0:	460b      	mov	r3, r1
 800f6a2:	4640      	mov	r0, r8
 800f6a4:	4649      	mov	r1, r9
 800f6a6:	f7f0 fd61 	bl	800016c <__adddf3>
 800f6aa:	4632      	mov	r2, r6
 800f6ac:	463b      	mov	r3, r7
 800f6ae:	4680      	mov	r8, r0
 800f6b0:	4689      	mov	r9, r1
 800f6b2:	4650      	mov	r0, sl
 800f6b4:	4659      	mov	r1, fp
 800f6b6:	f7f0 ff0f 	bl	80004d8 <__aeabi_dmul>
 800f6ba:	4604      	mov	r4, r0
 800f6bc:	460d      	mov	r5, r1
 800f6be:	460b      	mov	r3, r1
 800f6c0:	4602      	mov	r2, r0
 800f6c2:	4649      	mov	r1, r9
 800f6c4:	4640      	mov	r0, r8
 800f6c6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800f6ca:	f7f0 fd4f 	bl	800016c <__adddf3>
 800f6ce:	4b1a      	ldr	r3, [pc, #104]	; (800f738 <__ieee754_pow+0x3d0>)
 800f6d0:	4682      	mov	sl, r0
 800f6d2:	4299      	cmp	r1, r3
 800f6d4:	460f      	mov	r7, r1
 800f6d6:	460e      	mov	r6, r1
 800f6d8:	f340 82ed 	ble.w	800fcb6 <__ieee754_pow+0x94e>
 800f6dc:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800f6e0:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800f6e4:	4303      	orrs	r3, r0
 800f6e6:	f000 81e7 	beq.w	800fab8 <__ieee754_pow+0x750>
 800f6ea:	a30d      	add	r3, pc, #52	; (adr r3, 800f720 <__ieee754_pow+0x3b8>)
 800f6ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f6f4:	f7f0 fef0 	bl	80004d8 <__aeabi_dmul>
 800f6f8:	a309      	add	r3, pc, #36	; (adr r3, 800f720 <__ieee754_pow+0x3b8>)
 800f6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6fe:	e6cc      	b.n	800f49a <__ieee754_pow+0x132>
 800f700:	60000000 	.word	0x60000000
 800f704:	3ff71547 	.word	0x3ff71547
 800f708:	f85ddf44 	.word	0xf85ddf44
 800f70c:	3e54ae0b 	.word	0x3e54ae0b
 800f710:	55555555 	.word	0x55555555
 800f714:	3fd55555 	.word	0x3fd55555
 800f718:	652b82fe 	.word	0x652b82fe
 800f71c:	3ff71547 	.word	0x3ff71547
 800f720:	8800759c 	.word	0x8800759c
 800f724:	7e37e43c 	.word	0x7e37e43c
 800f728:	3ff00000 	.word	0x3ff00000
 800f72c:	3fd00000 	.word	0x3fd00000
 800f730:	3fe00000 	.word	0x3fe00000
 800f734:	bff00000 	.word	0xbff00000
 800f738:	408fffff 	.word	0x408fffff
 800f73c:	4bd4      	ldr	r3, [pc, #848]	; (800fa90 <__ieee754_pow+0x728>)
 800f73e:	2200      	movs	r2, #0
 800f740:	ea09 0303 	and.w	r3, r9, r3
 800f744:	b943      	cbnz	r3, 800f758 <__ieee754_pow+0x3f0>
 800f746:	4658      	mov	r0, fp
 800f748:	4661      	mov	r1, ip
 800f74a:	4bd2      	ldr	r3, [pc, #840]	; (800fa94 <__ieee754_pow+0x72c>)
 800f74c:	f7f0 fec4 	bl	80004d8 <__aeabi_dmul>
 800f750:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800f754:	4683      	mov	fp, r0
 800f756:	460c      	mov	r4, r1
 800f758:	1523      	asrs	r3, r4, #20
 800f75a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f75e:	4413      	add	r3, r2
 800f760:	930b      	str	r3, [sp, #44]	; 0x2c
 800f762:	4bcd      	ldr	r3, [pc, #820]	; (800fa98 <__ieee754_pow+0x730>)
 800f764:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f768:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800f76c:	429c      	cmp	r4, r3
 800f76e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f772:	dd08      	ble.n	800f786 <__ieee754_pow+0x41e>
 800f774:	4bc9      	ldr	r3, [pc, #804]	; (800fa9c <__ieee754_pow+0x734>)
 800f776:	429c      	cmp	r4, r3
 800f778:	f340 819c 	ble.w	800fab4 <__ieee754_pow+0x74c>
 800f77c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f77e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800f782:	3301      	adds	r3, #1
 800f784:	930b      	str	r3, [sp, #44]	; 0x2c
 800f786:	2600      	movs	r6, #0
 800f788:	00f3      	lsls	r3, r6, #3
 800f78a:	930d      	str	r3, [sp, #52]	; 0x34
 800f78c:	4bc4      	ldr	r3, [pc, #784]	; (800faa0 <__ieee754_pow+0x738>)
 800f78e:	4658      	mov	r0, fp
 800f790:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f794:	e9d3 3400 	ldrd	r3, r4, [r3]
 800f798:	4629      	mov	r1, r5
 800f79a:	461a      	mov	r2, r3
 800f79c:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800f7a0:	4623      	mov	r3, r4
 800f7a2:	f7f0 fce1 	bl	8000168 <__aeabi_dsub>
 800f7a6:	46da      	mov	sl, fp
 800f7a8:	462b      	mov	r3, r5
 800f7aa:	4652      	mov	r2, sl
 800f7ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800f7b0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f7b4:	f7f0 fcda 	bl	800016c <__adddf3>
 800f7b8:	4602      	mov	r2, r0
 800f7ba:	460b      	mov	r3, r1
 800f7bc:	2000      	movs	r0, #0
 800f7be:	49b9      	ldr	r1, [pc, #740]	; (800faa4 <__ieee754_pow+0x73c>)
 800f7c0:	f7f0 ffb4 	bl	800072c <__aeabi_ddiv>
 800f7c4:	4602      	mov	r2, r0
 800f7c6:	460b      	mov	r3, r1
 800f7c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f7cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f7d0:	f7f0 fe82 	bl	80004d8 <__aeabi_dmul>
 800f7d4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f7d8:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800f7dc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f7e0:	2300      	movs	r3, #0
 800f7e2:	2200      	movs	r2, #0
 800f7e4:	46ab      	mov	fp, r5
 800f7e6:	106d      	asrs	r5, r5, #1
 800f7e8:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800f7ec:	9304      	str	r3, [sp, #16]
 800f7ee:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800f7f2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800f7f6:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800f7fa:	4640      	mov	r0, r8
 800f7fc:	4649      	mov	r1, r9
 800f7fe:	4614      	mov	r4, r2
 800f800:	461d      	mov	r5, r3
 800f802:	f7f0 fe69 	bl	80004d8 <__aeabi_dmul>
 800f806:	4602      	mov	r2, r0
 800f808:	460b      	mov	r3, r1
 800f80a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f80e:	f7f0 fcab 	bl	8000168 <__aeabi_dsub>
 800f812:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f816:	4606      	mov	r6, r0
 800f818:	460f      	mov	r7, r1
 800f81a:	4620      	mov	r0, r4
 800f81c:	4629      	mov	r1, r5
 800f81e:	f7f0 fca3 	bl	8000168 <__aeabi_dsub>
 800f822:	4602      	mov	r2, r0
 800f824:	460b      	mov	r3, r1
 800f826:	4650      	mov	r0, sl
 800f828:	4659      	mov	r1, fp
 800f82a:	f7f0 fc9d 	bl	8000168 <__aeabi_dsub>
 800f82e:	4642      	mov	r2, r8
 800f830:	464b      	mov	r3, r9
 800f832:	f7f0 fe51 	bl	80004d8 <__aeabi_dmul>
 800f836:	4602      	mov	r2, r0
 800f838:	460b      	mov	r3, r1
 800f83a:	4630      	mov	r0, r6
 800f83c:	4639      	mov	r1, r7
 800f83e:	f7f0 fc93 	bl	8000168 <__aeabi_dsub>
 800f842:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f846:	f7f0 fe47 	bl	80004d8 <__aeabi_dmul>
 800f84a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f84e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f852:	4610      	mov	r0, r2
 800f854:	4619      	mov	r1, r3
 800f856:	f7f0 fe3f 	bl	80004d8 <__aeabi_dmul>
 800f85a:	a37b      	add	r3, pc, #492	; (adr r3, 800fa48 <__ieee754_pow+0x6e0>)
 800f85c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f860:	4604      	mov	r4, r0
 800f862:	460d      	mov	r5, r1
 800f864:	f7f0 fe38 	bl	80004d8 <__aeabi_dmul>
 800f868:	a379      	add	r3, pc, #484	; (adr r3, 800fa50 <__ieee754_pow+0x6e8>)
 800f86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f86e:	f7f0 fc7d 	bl	800016c <__adddf3>
 800f872:	4622      	mov	r2, r4
 800f874:	462b      	mov	r3, r5
 800f876:	f7f0 fe2f 	bl	80004d8 <__aeabi_dmul>
 800f87a:	a377      	add	r3, pc, #476	; (adr r3, 800fa58 <__ieee754_pow+0x6f0>)
 800f87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f880:	f7f0 fc74 	bl	800016c <__adddf3>
 800f884:	4622      	mov	r2, r4
 800f886:	462b      	mov	r3, r5
 800f888:	f7f0 fe26 	bl	80004d8 <__aeabi_dmul>
 800f88c:	a374      	add	r3, pc, #464	; (adr r3, 800fa60 <__ieee754_pow+0x6f8>)
 800f88e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f892:	f7f0 fc6b 	bl	800016c <__adddf3>
 800f896:	4622      	mov	r2, r4
 800f898:	462b      	mov	r3, r5
 800f89a:	f7f0 fe1d 	bl	80004d8 <__aeabi_dmul>
 800f89e:	a372      	add	r3, pc, #456	; (adr r3, 800fa68 <__ieee754_pow+0x700>)
 800f8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8a4:	f7f0 fc62 	bl	800016c <__adddf3>
 800f8a8:	4622      	mov	r2, r4
 800f8aa:	462b      	mov	r3, r5
 800f8ac:	f7f0 fe14 	bl	80004d8 <__aeabi_dmul>
 800f8b0:	a36f      	add	r3, pc, #444	; (adr r3, 800fa70 <__ieee754_pow+0x708>)
 800f8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8b6:	f7f0 fc59 	bl	800016c <__adddf3>
 800f8ba:	4622      	mov	r2, r4
 800f8bc:	4606      	mov	r6, r0
 800f8be:	460f      	mov	r7, r1
 800f8c0:	462b      	mov	r3, r5
 800f8c2:	4620      	mov	r0, r4
 800f8c4:	4629      	mov	r1, r5
 800f8c6:	f7f0 fe07 	bl	80004d8 <__aeabi_dmul>
 800f8ca:	4602      	mov	r2, r0
 800f8cc:	460b      	mov	r3, r1
 800f8ce:	4630      	mov	r0, r6
 800f8d0:	4639      	mov	r1, r7
 800f8d2:	f7f0 fe01 	bl	80004d8 <__aeabi_dmul>
 800f8d6:	4604      	mov	r4, r0
 800f8d8:	460d      	mov	r5, r1
 800f8da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f8de:	4642      	mov	r2, r8
 800f8e0:	464b      	mov	r3, r9
 800f8e2:	f7f0 fc43 	bl	800016c <__adddf3>
 800f8e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f8ea:	f7f0 fdf5 	bl	80004d8 <__aeabi_dmul>
 800f8ee:	4622      	mov	r2, r4
 800f8f0:	462b      	mov	r3, r5
 800f8f2:	f7f0 fc3b 	bl	800016c <__adddf3>
 800f8f6:	4642      	mov	r2, r8
 800f8f8:	4606      	mov	r6, r0
 800f8fa:	460f      	mov	r7, r1
 800f8fc:	464b      	mov	r3, r9
 800f8fe:	4640      	mov	r0, r8
 800f900:	4649      	mov	r1, r9
 800f902:	f7f0 fde9 	bl	80004d8 <__aeabi_dmul>
 800f906:	2200      	movs	r2, #0
 800f908:	4b67      	ldr	r3, [pc, #412]	; (800faa8 <__ieee754_pow+0x740>)
 800f90a:	4682      	mov	sl, r0
 800f90c:	468b      	mov	fp, r1
 800f90e:	f7f0 fc2d 	bl	800016c <__adddf3>
 800f912:	4632      	mov	r2, r6
 800f914:	463b      	mov	r3, r7
 800f916:	f7f0 fc29 	bl	800016c <__adddf3>
 800f91a:	9c04      	ldr	r4, [sp, #16]
 800f91c:	460d      	mov	r5, r1
 800f91e:	4622      	mov	r2, r4
 800f920:	460b      	mov	r3, r1
 800f922:	4640      	mov	r0, r8
 800f924:	4649      	mov	r1, r9
 800f926:	f7f0 fdd7 	bl	80004d8 <__aeabi_dmul>
 800f92a:	2200      	movs	r2, #0
 800f92c:	4680      	mov	r8, r0
 800f92e:	4689      	mov	r9, r1
 800f930:	4620      	mov	r0, r4
 800f932:	4629      	mov	r1, r5
 800f934:	4b5c      	ldr	r3, [pc, #368]	; (800faa8 <__ieee754_pow+0x740>)
 800f936:	f7f0 fc17 	bl	8000168 <__aeabi_dsub>
 800f93a:	4652      	mov	r2, sl
 800f93c:	465b      	mov	r3, fp
 800f93e:	f7f0 fc13 	bl	8000168 <__aeabi_dsub>
 800f942:	4602      	mov	r2, r0
 800f944:	460b      	mov	r3, r1
 800f946:	4630      	mov	r0, r6
 800f948:	4639      	mov	r1, r7
 800f94a:	f7f0 fc0d 	bl	8000168 <__aeabi_dsub>
 800f94e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f952:	f7f0 fdc1 	bl	80004d8 <__aeabi_dmul>
 800f956:	4622      	mov	r2, r4
 800f958:	4606      	mov	r6, r0
 800f95a:	460f      	mov	r7, r1
 800f95c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f960:	462b      	mov	r3, r5
 800f962:	f7f0 fdb9 	bl	80004d8 <__aeabi_dmul>
 800f966:	4602      	mov	r2, r0
 800f968:	460b      	mov	r3, r1
 800f96a:	4630      	mov	r0, r6
 800f96c:	4639      	mov	r1, r7
 800f96e:	f7f0 fbfd 	bl	800016c <__adddf3>
 800f972:	4606      	mov	r6, r0
 800f974:	460f      	mov	r7, r1
 800f976:	4602      	mov	r2, r0
 800f978:	460b      	mov	r3, r1
 800f97a:	4640      	mov	r0, r8
 800f97c:	4649      	mov	r1, r9
 800f97e:	f7f0 fbf5 	bl	800016c <__adddf3>
 800f982:	a33d      	add	r3, pc, #244	; (adr r3, 800fa78 <__ieee754_pow+0x710>)
 800f984:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f988:	9c04      	ldr	r4, [sp, #16]
 800f98a:	460d      	mov	r5, r1
 800f98c:	4620      	mov	r0, r4
 800f98e:	f7f0 fda3 	bl	80004d8 <__aeabi_dmul>
 800f992:	4642      	mov	r2, r8
 800f994:	464b      	mov	r3, r9
 800f996:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f99a:	4620      	mov	r0, r4
 800f99c:	4629      	mov	r1, r5
 800f99e:	f7f0 fbe3 	bl	8000168 <__aeabi_dsub>
 800f9a2:	4602      	mov	r2, r0
 800f9a4:	460b      	mov	r3, r1
 800f9a6:	4630      	mov	r0, r6
 800f9a8:	4639      	mov	r1, r7
 800f9aa:	f7f0 fbdd 	bl	8000168 <__aeabi_dsub>
 800f9ae:	a334      	add	r3, pc, #208	; (adr r3, 800fa80 <__ieee754_pow+0x718>)
 800f9b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9b4:	f7f0 fd90 	bl	80004d8 <__aeabi_dmul>
 800f9b8:	a333      	add	r3, pc, #204	; (adr r3, 800fa88 <__ieee754_pow+0x720>)
 800f9ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9be:	4606      	mov	r6, r0
 800f9c0:	460f      	mov	r7, r1
 800f9c2:	4620      	mov	r0, r4
 800f9c4:	4629      	mov	r1, r5
 800f9c6:	f7f0 fd87 	bl	80004d8 <__aeabi_dmul>
 800f9ca:	4602      	mov	r2, r0
 800f9cc:	460b      	mov	r3, r1
 800f9ce:	4630      	mov	r0, r6
 800f9d0:	4639      	mov	r1, r7
 800f9d2:	f7f0 fbcb 	bl	800016c <__adddf3>
 800f9d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f9d8:	4b34      	ldr	r3, [pc, #208]	; (800faac <__ieee754_pow+0x744>)
 800f9da:	4413      	add	r3, r2
 800f9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9e0:	f7f0 fbc4 	bl	800016c <__adddf3>
 800f9e4:	4680      	mov	r8, r0
 800f9e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f9e8:	4689      	mov	r9, r1
 800f9ea:	f7f0 fd0b 	bl	8000404 <__aeabi_i2d>
 800f9ee:	4604      	mov	r4, r0
 800f9f0:	460d      	mov	r5, r1
 800f9f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f9f4:	4b2e      	ldr	r3, [pc, #184]	; (800fab0 <__ieee754_pow+0x748>)
 800f9f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f9fa:	4413      	add	r3, r2
 800f9fc:	e9d3 6700 	ldrd	r6, r7, [r3]
 800fa00:	4642      	mov	r2, r8
 800fa02:	464b      	mov	r3, r9
 800fa04:	f7f0 fbb2 	bl	800016c <__adddf3>
 800fa08:	4632      	mov	r2, r6
 800fa0a:	463b      	mov	r3, r7
 800fa0c:	f7f0 fbae 	bl	800016c <__adddf3>
 800fa10:	4622      	mov	r2, r4
 800fa12:	462b      	mov	r3, r5
 800fa14:	f7f0 fbaa 	bl	800016c <__adddf3>
 800fa18:	f8dd a010 	ldr.w	sl, [sp, #16]
 800fa1c:	4622      	mov	r2, r4
 800fa1e:	462b      	mov	r3, r5
 800fa20:	4650      	mov	r0, sl
 800fa22:	468b      	mov	fp, r1
 800fa24:	f7f0 fba0 	bl	8000168 <__aeabi_dsub>
 800fa28:	4632      	mov	r2, r6
 800fa2a:	463b      	mov	r3, r7
 800fa2c:	f7f0 fb9c 	bl	8000168 <__aeabi_dsub>
 800fa30:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fa34:	f7f0 fb98 	bl	8000168 <__aeabi_dsub>
 800fa38:	4602      	mov	r2, r0
 800fa3a:	460b      	mov	r3, r1
 800fa3c:	4640      	mov	r0, r8
 800fa3e:	4649      	mov	r1, r9
 800fa40:	e608      	b.n	800f654 <__ieee754_pow+0x2ec>
 800fa42:	bf00      	nop
 800fa44:	f3af 8000 	nop.w
 800fa48:	4a454eef 	.word	0x4a454eef
 800fa4c:	3fca7e28 	.word	0x3fca7e28
 800fa50:	93c9db65 	.word	0x93c9db65
 800fa54:	3fcd864a 	.word	0x3fcd864a
 800fa58:	a91d4101 	.word	0xa91d4101
 800fa5c:	3fd17460 	.word	0x3fd17460
 800fa60:	518f264d 	.word	0x518f264d
 800fa64:	3fd55555 	.word	0x3fd55555
 800fa68:	db6fabff 	.word	0xdb6fabff
 800fa6c:	3fdb6db6 	.word	0x3fdb6db6
 800fa70:	33333303 	.word	0x33333303
 800fa74:	3fe33333 	.word	0x3fe33333
 800fa78:	e0000000 	.word	0xe0000000
 800fa7c:	3feec709 	.word	0x3feec709
 800fa80:	dc3a03fd 	.word	0xdc3a03fd
 800fa84:	3feec709 	.word	0x3feec709
 800fa88:	145b01f5 	.word	0x145b01f5
 800fa8c:	be3e2fe0 	.word	0xbe3e2fe0
 800fa90:	7ff00000 	.word	0x7ff00000
 800fa94:	43400000 	.word	0x43400000
 800fa98:	0003988e 	.word	0x0003988e
 800fa9c:	000bb679 	.word	0x000bb679
 800faa0:	08012a38 	.word	0x08012a38
 800faa4:	3ff00000 	.word	0x3ff00000
 800faa8:	40080000 	.word	0x40080000
 800faac:	08012a58 	.word	0x08012a58
 800fab0:	08012a48 	.word	0x08012a48
 800fab4:	2601      	movs	r6, #1
 800fab6:	e667      	b.n	800f788 <__ieee754_pow+0x420>
 800fab8:	a39d      	add	r3, pc, #628	; (adr r3, 800fd30 <__ieee754_pow+0x9c8>)
 800faba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fabe:	4640      	mov	r0, r8
 800fac0:	4649      	mov	r1, r9
 800fac2:	f7f0 fb53 	bl	800016c <__adddf3>
 800fac6:	4622      	mov	r2, r4
 800fac8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800facc:	462b      	mov	r3, r5
 800face:	4650      	mov	r0, sl
 800fad0:	4639      	mov	r1, r7
 800fad2:	f7f0 fb49 	bl	8000168 <__aeabi_dsub>
 800fad6:	4602      	mov	r2, r0
 800fad8:	460b      	mov	r3, r1
 800fada:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fade:	f7f0 ff8b 	bl	80009f8 <__aeabi_dcmpgt>
 800fae2:	2800      	cmp	r0, #0
 800fae4:	f47f ae01 	bne.w	800f6ea <__ieee754_pow+0x382>
 800fae8:	4aa5      	ldr	r2, [pc, #660]	; (800fd80 <__ieee754_pow+0xa18>)
 800faea:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800faee:	4293      	cmp	r3, r2
 800faf0:	f340 8103 	ble.w	800fcfa <__ieee754_pow+0x992>
 800faf4:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800faf8:	2000      	movs	r0, #0
 800fafa:	151b      	asrs	r3, r3, #20
 800fafc:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800fb00:	fa4a f303 	asr.w	r3, sl, r3
 800fb04:	4433      	add	r3, r6
 800fb06:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800fb0a:	4f9e      	ldr	r7, [pc, #632]	; (800fd84 <__ieee754_pow+0xa1c>)
 800fb0c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800fb10:	4117      	asrs	r7, r2
 800fb12:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800fb16:	ea23 0107 	bic.w	r1, r3, r7
 800fb1a:	f1c2 0214 	rsb	r2, r2, #20
 800fb1e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800fb22:	460b      	mov	r3, r1
 800fb24:	fa4a fa02 	asr.w	sl, sl, r2
 800fb28:	2e00      	cmp	r6, #0
 800fb2a:	4602      	mov	r2, r0
 800fb2c:	4629      	mov	r1, r5
 800fb2e:	4620      	mov	r0, r4
 800fb30:	bfb8      	it	lt
 800fb32:	f1ca 0a00 	rsblt	sl, sl, #0
 800fb36:	f7f0 fb17 	bl	8000168 <__aeabi_dsub>
 800fb3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fb3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fb42:	2400      	movs	r4, #0
 800fb44:	4642      	mov	r2, r8
 800fb46:	464b      	mov	r3, r9
 800fb48:	f7f0 fb10 	bl	800016c <__adddf3>
 800fb4c:	a37a      	add	r3, pc, #488	; (adr r3, 800fd38 <__ieee754_pow+0x9d0>)
 800fb4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb52:	4620      	mov	r0, r4
 800fb54:	460d      	mov	r5, r1
 800fb56:	f7f0 fcbf 	bl	80004d8 <__aeabi_dmul>
 800fb5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fb5e:	4606      	mov	r6, r0
 800fb60:	460f      	mov	r7, r1
 800fb62:	4620      	mov	r0, r4
 800fb64:	4629      	mov	r1, r5
 800fb66:	f7f0 faff 	bl	8000168 <__aeabi_dsub>
 800fb6a:	4602      	mov	r2, r0
 800fb6c:	460b      	mov	r3, r1
 800fb6e:	4640      	mov	r0, r8
 800fb70:	4649      	mov	r1, r9
 800fb72:	f7f0 faf9 	bl	8000168 <__aeabi_dsub>
 800fb76:	a372      	add	r3, pc, #456	; (adr r3, 800fd40 <__ieee754_pow+0x9d8>)
 800fb78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb7c:	f7f0 fcac 	bl	80004d8 <__aeabi_dmul>
 800fb80:	a371      	add	r3, pc, #452	; (adr r3, 800fd48 <__ieee754_pow+0x9e0>)
 800fb82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb86:	4680      	mov	r8, r0
 800fb88:	4689      	mov	r9, r1
 800fb8a:	4620      	mov	r0, r4
 800fb8c:	4629      	mov	r1, r5
 800fb8e:	f7f0 fca3 	bl	80004d8 <__aeabi_dmul>
 800fb92:	4602      	mov	r2, r0
 800fb94:	460b      	mov	r3, r1
 800fb96:	4640      	mov	r0, r8
 800fb98:	4649      	mov	r1, r9
 800fb9a:	f7f0 fae7 	bl	800016c <__adddf3>
 800fb9e:	4604      	mov	r4, r0
 800fba0:	460d      	mov	r5, r1
 800fba2:	4602      	mov	r2, r0
 800fba4:	460b      	mov	r3, r1
 800fba6:	4630      	mov	r0, r6
 800fba8:	4639      	mov	r1, r7
 800fbaa:	f7f0 fadf 	bl	800016c <__adddf3>
 800fbae:	4632      	mov	r2, r6
 800fbb0:	463b      	mov	r3, r7
 800fbb2:	4680      	mov	r8, r0
 800fbb4:	4689      	mov	r9, r1
 800fbb6:	f7f0 fad7 	bl	8000168 <__aeabi_dsub>
 800fbba:	4602      	mov	r2, r0
 800fbbc:	460b      	mov	r3, r1
 800fbbe:	4620      	mov	r0, r4
 800fbc0:	4629      	mov	r1, r5
 800fbc2:	f7f0 fad1 	bl	8000168 <__aeabi_dsub>
 800fbc6:	4642      	mov	r2, r8
 800fbc8:	4606      	mov	r6, r0
 800fbca:	460f      	mov	r7, r1
 800fbcc:	464b      	mov	r3, r9
 800fbce:	4640      	mov	r0, r8
 800fbd0:	4649      	mov	r1, r9
 800fbd2:	f7f0 fc81 	bl	80004d8 <__aeabi_dmul>
 800fbd6:	a35e      	add	r3, pc, #376	; (adr r3, 800fd50 <__ieee754_pow+0x9e8>)
 800fbd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbdc:	4604      	mov	r4, r0
 800fbde:	460d      	mov	r5, r1
 800fbe0:	f7f0 fc7a 	bl	80004d8 <__aeabi_dmul>
 800fbe4:	a35c      	add	r3, pc, #368	; (adr r3, 800fd58 <__ieee754_pow+0x9f0>)
 800fbe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbea:	f7f0 fabd 	bl	8000168 <__aeabi_dsub>
 800fbee:	4622      	mov	r2, r4
 800fbf0:	462b      	mov	r3, r5
 800fbf2:	f7f0 fc71 	bl	80004d8 <__aeabi_dmul>
 800fbf6:	a35a      	add	r3, pc, #360	; (adr r3, 800fd60 <__ieee754_pow+0x9f8>)
 800fbf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbfc:	f7f0 fab6 	bl	800016c <__adddf3>
 800fc00:	4622      	mov	r2, r4
 800fc02:	462b      	mov	r3, r5
 800fc04:	f7f0 fc68 	bl	80004d8 <__aeabi_dmul>
 800fc08:	a357      	add	r3, pc, #348	; (adr r3, 800fd68 <__ieee754_pow+0xa00>)
 800fc0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc0e:	f7f0 faab 	bl	8000168 <__aeabi_dsub>
 800fc12:	4622      	mov	r2, r4
 800fc14:	462b      	mov	r3, r5
 800fc16:	f7f0 fc5f 	bl	80004d8 <__aeabi_dmul>
 800fc1a:	a355      	add	r3, pc, #340	; (adr r3, 800fd70 <__ieee754_pow+0xa08>)
 800fc1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc20:	f7f0 faa4 	bl	800016c <__adddf3>
 800fc24:	4622      	mov	r2, r4
 800fc26:	462b      	mov	r3, r5
 800fc28:	f7f0 fc56 	bl	80004d8 <__aeabi_dmul>
 800fc2c:	4602      	mov	r2, r0
 800fc2e:	460b      	mov	r3, r1
 800fc30:	4640      	mov	r0, r8
 800fc32:	4649      	mov	r1, r9
 800fc34:	f7f0 fa98 	bl	8000168 <__aeabi_dsub>
 800fc38:	4604      	mov	r4, r0
 800fc3a:	460d      	mov	r5, r1
 800fc3c:	4602      	mov	r2, r0
 800fc3e:	460b      	mov	r3, r1
 800fc40:	4640      	mov	r0, r8
 800fc42:	4649      	mov	r1, r9
 800fc44:	f7f0 fc48 	bl	80004d8 <__aeabi_dmul>
 800fc48:	2200      	movs	r2, #0
 800fc4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fc4e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800fc52:	4620      	mov	r0, r4
 800fc54:	4629      	mov	r1, r5
 800fc56:	f7f0 fa87 	bl	8000168 <__aeabi_dsub>
 800fc5a:	4602      	mov	r2, r0
 800fc5c:	460b      	mov	r3, r1
 800fc5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fc62:	f7f0 fd63 	bl	800072c <__aeabi_ddiv>
 800fc66:	4632      	mov	r2, r6
 800fc68:	4604      	mov	r4, r0
 800fc6a:	460d      	mov	r5, r1
 800fc6c:	463b      	mov	r3, r7
 800fc6e:	4640      	mov	r0, r8
 800fc70:	4649      	mov	r1, r9
 800fc72:	f7f0 fc31 	bl	80004d8 <__aeabi_dmul>
 800fc76:	4632      	mov	r2, r6
 800fc78:	463b      	mov	r3, r7
 800fc7a:	f7f0 fa77 	bl	800016c <__adddf3>
 800fc7e:	4602      	mov	r2, r0
 800fc80:	460b      	mov	r3, r1
 800fc82:	4620      	mov	r0, r4
 800fc84:	4629      	mov	r1, r5
 800fc86:	f7f0 fa6f 	bl	8000168 <__aeabi_dsub>
 800fc8a:	4642      	mov	r2, r8
 800fc8c:	464b      	mov	r3, r9
 800fc8e:	f7f0 fa6b 	bl	8000168 <__aeabi_dsub>
 800fc92:	4602      	mov	r2, r0
 800fc94:	460b      	mov	r3, r1
 800fc96:	2000      	movs	r0, #0
 800fc98:	493b      	ldr	r1, [pc, #236]	; (800fd88 <__ieee754_pow+0xa20>)
 800fc9a:	f7f0 fa65 	bl	8000168 <__aeabi_dsub>
 800fc9e:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800fca2:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800fca6:	da2b      	bge.n	800fd00 <__ieee754_pow+0x998>
 800fca8:	4652      	mov	r2, sl
 800fcaa:	f001 f8e9 	bl	8010e80 <scalbn>
 800fcae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fcb2:	f7ff bbf2 	b.w	800f49a <__ieee754_pow+0x132>
 800fcb6:	4b35      	ldr	r3, [pc, #212]	; (800fd8c <__ieee754_pow+0xa24>)
 800fcb8:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800fcbc:	429f      	cmp	r7, r3
 800fcbe:	f77f af13 	ble.w	800fae8 <__ieee754_pow+0x780>
 800fcc2:	4b33      	ldr	r3, [pc, #204]	; (800fd90 <__ieee754_pow+0xa28>)
 800fcc4:	440b      	add	r3, r1
 800fcc6:	4303      	orrs	r3, r0
 800fcc8:	d00b      	beq.n	800fce2 <__ieee754_pow+0x97a>
 800fcca:	a32b      	add	r3, pc, #172	; (adr r3, 800fd78 <__ieee754_pow+0xa10>)
 800fccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fcd4:	f7f0 fc00 	bl	80004d8 <__aeabi_dmul>
 800fcd8:	a327      	add	r3, pc, #156	; (adr r3, 800fd78 <__ieee754_pow+0xa10>)
 800fcda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcde:	f7ff bbdc 	b.w	800f49a <__ieee754_pow+0x132>
 800fce2:	4622      	mov	r2, r4
 800fce4:	462b      	mov	r3, r5
 800fce6:	f7f0 fa3f 	bl	8000168 <__aeabi_dsub>
 800fcea:	4642      	mov	r2, r8
 800fcec:	464b      	mov	r3, r9
 800fcee:	f7f0 fe79 	bl	80009e4 <__aeabi_dcmpge>
 800fcf2:	2800      	cmp	r0, #0
 800fcf4:	f43f aef8 	beq.w	800fae8 <__ieee754_pow+0x780>
 800fcf8:	e7e7      	b.n	800fcca <__ieee754_pow+0x962>
 800fcfa:	f04f 0a00 	mov.w	sl, #0
 800fcfe:	e71e      	b.n	800fb3e <__ieee754_pow+0x7d6>
 800fd00:	4621      	mov	r1, r4
 800fd02:	e7d4      	b.n	800fcae <__ieee754_pow+0x946>
 800fd04:	f04f 0b00 	mov.w	fp, #0
 800fd08:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800fd88 <__ieee754_pow+0xa20>
 800fd0c:	f7ff bbb0 	b.w	800f470 <__ieee754_pow+0x108>
 800fd10:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800fd14:	f7ff bbac 	b.w	800f470 <__ieee754_pow+0x108>
 800fd18:	4638      	mov	r0, r7
 800fd1a:	4641      	mov	r1, r8
 800fd1c:	f7ff bbbf 	b.w	800f49e <__ieee754_pow+0x136>
 800fd20:	9200      	str	r2, [sp, #0]
 800fd22:	f7ff bb7f 	b.w	800f424 <__ieee754_pow+0xbc>
 800fd26:	2300      	movs	r3, #0
 800fd28:	f7ff bb69 	b.w	800f3fe <__ieee754_pow+0x96>
 800fd2c:	f3af 8000 	nop.w
 800fd30:	652b82fe 	.word	0x652b82fe
 800fd34:	3c971547 	.word	0x3c971547
 800fd38:	00000000 	.word	0x00000000
 800fd3c:	3fe62e43 	.word	0x3fe62e43
 800fd40:	fefa39ef 	.word	0xfefa39ef
 800fd44:	3fe62e42 	.word	0x3fe62e42
 800fd48:	0ca86c39 	.word	0x0ca86c39
 800fd4c:	be205c61 	.word	0xbe205c61
 800fd50:	72bea4d0 	.word	0x72bea4d0
 800fd54:	3e663769 	.word	0x3e663769
 800fd58:	c5d26bf1 	.word	0xc5d26bf1
 800fd5c:	3ebbbd41 	.word	0x3ebbbd41
 800fd60:	af25de2c 	.word	0xaf25de2c
 800fd64:	3f11566a 	.word	0x3f11566a
 800fd68:	16bebd93 	.word	0x16bebd93
 800fd6c:	3f66c16c 	.word	0x3f66c16c
 800fd70:	5555553e 	.word	0x5555553e
 800fd74:	3fc55555 	.word	0x3fc55555
 800fd78:	c2f8f359 	.word	0xc2f8f359
 800fd7c:	01a56e1f 	.word	0x01a56e1f
 800fd80:	3fe00000 	.word	0x3fe00000
 800fd84:	000fffff 	.word	0x000fffff
 800fd88:	3ff00000 	.word	0x3ff00000
 800fd8c:	4090cbff 	.word	0x4090cbff
 800fd90:	3f6f3400 	.word	0x3f6f3400
 800fd94:	00000000 	.word	0x00000000

0800fd98 <__ieee754_rem_pio2>:
 800fd98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd9c:	4614      	mov	r4, r2
 800fd9e:	4ac4      	ldr	r2, [pc, #784]	; (80100b0 <__ieee754_rem_pio2+0x318>)
 800fda0:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800fda4:	b08d      	sub	sp, #52	; 0x34
 800fda6:	4592      	cmp	sl, r2
 800fda8:	9104      	str	r1, [sp, #16]
 800fdaa:	dc07      	bgt.n	800fdbc <__ieee754_rem_pio2+0x24>
 800fdac:	2200      	movs	r2, #0
 800fdae:	2300      	movs	r3, #0
 800fdb0:	e9c4 0100 	strd	r0, r1, [r4]
 800fdb4:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800fdb8:	2500      	movs	r5, #0
 800fdba:	e024      	b.n	800fe06 <__ieee754_rem_pio2+0x6e>
 800fdbc:	4abd      	ldr	r2, [pc, #756]	; (80100b4 <__ieee754_rem_pio2+0x31c>)
 800fdbe:	4592      	cmp	sl, r2
 800fdc0:	dc72      	bgt.n	800fea8 <__ieee754_rem_pio2+0x110>
 800fdc2:	9b04      	ldr	r3, [sp, #16]
 800fdc4:	4dbc      	ldr	r5, [pc, #752]	; (80100b8 <__ieee754_rem_pio2+0x320>)
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	a3ab      	add	r3, pc, #684	; (adr r3, 8010078 <__ieee754_rem_pio2+0x2e0>)
 800fdca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdce:	dd36      	ble.n	800fe3e <__ieee754_rem_pio2+0xa6>
 800fdd0:	f7f0 f9ca 	bl	8000168 <__aeabi_dsub>
 800fdd4:	45aa      	cmp	sl, r5
 800fdd6:	4606      	mov	r6, r0
 800fdd8:	460f      	mov	r7, r1
 800fdda:	d018      	beq.n	800fe0e <__ieee754_rem_pio2+0x76>
 800fddc:	a3a8      	add	r3, pc, #672	; (adr r3, 8010080 <__ieee754_rem_pio2+0x2e8>)
 800fdde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fde2:	f7f0 f9c1 	bl	8000168 <__aeabi_dsub>
 800fde6:	4602      	mov	r2, r0
 800fde8:	460b      	mov	r3, r1
 800fdea:	4630      	mov	r0, r6
 800fdec:	e9c4 2300 	strd	r2, r3, [r4]
 800fdf0:	4639      	mov	r1, r7
 800fdf2:	f7f0 f9b9 	bl	8000168 <__aeabi_dsub>
 800fdf6:	a3a2      	add	r3, pc, #648	; (adr r3, 8010080 <__ieee754_rem_pio2+0x2e8>)
 800fdf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdfc:	f7f0 f9b4 	bl	8000168 <__aeabi_dsub>
 800fe00:	2501      	movs	r5, #1
 800fe02:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fe06:	4628      	mov	r0, r5
 800fe08:	b00d      	add	sp, #52	; 0x34
 800fe0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe0e:	a39e      	add	r3, pc, #632	; (adr r3, 8010088 <__ieee754_rem_pio2+0x2f0>)
 800fe10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe14:	f7f0 f9a8 	bl	8000168 <__aeabi_dsub>
 800fe18:	a39d      	add	r3, pc, #628	; (adr r3, 8010090 <__ieee754_rem_pio2+0x2f8>)
 800fe1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe1e:	4606      	mov	r6, r0
 800fe20:	460f      	mov	r7, r1
 800fe22:	f7f0 f9a1 	bl	8000168 <__aeabi_dsub>
 800fe26:	4602      	mov	r2, r0
 800fe28:	460b      	mov	r3, r1
 800fe2a:	4630      	mov	r0, r6
 800fe2c:	e9c4 2300 	strd	r2, r3, [r4]
 800fe30:	4639      	mov	r1, r7
 800fe32:	f7f0 f999 	bl	8000168 <__aeabi_dsub>
 800fe36:	a396      	add	r3, pc, #600	; (adr r3, 8010090 <__ieee754_rem_pio2+0x2f8>)
 800fe38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe3c:	e7de      	b.n	800fdfc <__ieee754_rem_pio2+0x64>
 800fe3e:	f7f0 f995 	bl	800016c <__adddf3>
 800fe42:	45aa      	cmp	sl, r5
 800fe44:	4606      	mov	r6, r0
 800fe46:	460f      	mov	r7, r1
 800fe48:	d016      	beq.n	800fe78 <__ieee754_rem_pio2+0xe0>
 800fe4a:	a38d      	add	r3, pc, #564	; (adr r3, 8010080 <__ieee754_rem_pio2+0x2e8>)
 800fe4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe50:	f7f0 f98c 	bl	800016c <__adddf3>
 800fe54:	4602      	mov	r2, r0
 800fe56:	460b      	mov	r3, r1
 800fe58:	4630      	mov	r0, r6
 800fe5a:	e9c4 2300 	strd	r2, r3, [r4]
 800fe5e:	4639      	mov	r1, r7
 800fe60:	f7f0 f982 	bl	8000168 <__aeabi_dsub>
 800fe64:	a386      	add	r3, pc, #536	; (adr r3, 8010080 <__ieee754_rem_pio2+0x2e8>)
 800fe66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe6a:	f7f0 f97f 	bl	800016c <__adddf3>
 800fe6e:	f04f 35ff 	mov.w	r5, #4294967295
 800fe72:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fe76:	e7c6      	b.n	800fe06 <__ieee754_rem_pio2+0x6e>
 800fe78:	a383      	add	r3, pc, #524	; (adr r3, 8010088 <__ieee754_rem_pio2+0x2f0>)
 800fe7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe7e:	f7f0 f975 	bl	800016c <__adddf3>
 800fe82:	a383      	add	r3, pc, #524	; (adr r3, 8010090 <__ieee754_rem_pio2+0x2f8>)
 800fe84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe88:	4606      	mov	r6, r0
 800fe8a:	460f      	mov	r7, r1
 800fe8c:	f7f0 f96e 	bl	800016c <__adddf3>
 800fe90:	4602      	mov	r2, r0
 800fe92:	460b      	mov	r3, r1
 800fe94:	4630      	mov	r0, r6
 800fe96:	e9c4 2300 	strd	r2, r3, [r4]
 800fe9a:	4639      	mov	r1, r7
 800fe9c:	f7f0 f964 	bl	8000168 <__aeabi_dsub>
 800fea0:	a37b      	add	r3, pc, #492	; (adr r3, 8010090 <__ieee754_rem_pio2+0x2f8>)
 800fea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fea6:	e7e0      	b.n	800fe6a <__ieee754_rem_pio2+0xd2>
 800fea8:	4a84      	ldr	r2, [pc, #528]	; (80100bc <__ieee754_rem_pio2+0x324>)
 800feaa:	4592      	cmp	sl, r2
 800feac:	f300 80d5 	bgt.w	801005a <__ieee754_rem_pio2+0x2c2>
 800feb0:	f000 fecc 	bl	8010c4c <fabs>
 800feb4:	a378      	add	r3, pc, #480	; (adr r3, 8010098 <__ieee754_rem_pio2+0x300>)
 800feb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800feba:	4606      	mov	r6, r0
 800febc:	460f      	mov	r7, r1
 800febe:	f7f0 fb0b 	bl	80004d8 <__aeabi_dmul>
 800fec2:	2200      	movs	r2, #0
 800fec4:	4b7e      	ldr	r3, [pc, #504]	; (80100c0 <__ieee754_rem_pio2+0x328>)
 800fec6:	f7f0 f951 	bl	800016c <__adddf3>
 800feca:	f7f0 fdb5 	bl	8000a38 <__aeabi_d2iz>
 800fece:	4605      	mov	r5, r0
 800fed0:	f7f0 fa98 	bl	8000404 <__aeabi_i2d>
 800fed4:	4602      	mov	r2, r0
 800fed6:	460b      	mov	r3, r1
 800fed8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fedc:	a366      	add	r3, pc, #408	; (adr r3, 8010078 <__ieee754_rem_pio2+0x2e0>)
 800fede:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fee2:	f7f0 faf9 	bl	80004d8 <__aeabi_dmul>
 800fee6:	4602      	mov	r2, r0
 800fee8:	460b      	mov	r3, r1
 800feea:	4630      	mov	r0, r6
 800feec:	4639      	mov	r1, r7
 800feee:	f7f0 f93b 	bl	8000168 <__aeabi_dsub>
 800fef2:	a363      	add	r3, pc, #396	; (adr r3, 8010080 <__ieee754_rem_pio2+0x2e8>)
 800fef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fef8:	4680      	mov	r8, r0
 800fefa:	4689      	mov	r9, r1
 800fefc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ff00:	f7f0 faea 	bl	80004d8 <__aeabi_dmul>
 800ff04:	2d1f      	cmp	r5, #31
 800ff06:	4606      	mov	r6, r0
 800ff08:	460f      	mov	r7, r1
 800ff0a:	dc0e      	bgt.n	800ff2a <__ieee754_rem_pio2+0x192>
 800ff0c:	4b6d      	ldr	r3, [pc, #436]	; (80100c4 <__ieee754_rem_pio2+0x32c>)
 800ff0e:	1e6a      	subs	r2, r5, #1
 800ff10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ff14:	4553      	cmp	r3, sl
 800ff16:	d008      	beq.n	800ff2a <__ieee754_rem_pio2+0x192>
 800ff18:	4632      	mov	r2, r6
 800ff1a:	463b      	mov	r3, r7
 800ff1c:	4640      	mov	r0, r8
 800ff1e:	4649      	mov	r1, r9
 800ff20:	f7f0 f922 	bl	8000168 <__aeabi_dsub>
 800ff24:	e9c4 0100 	strd	r0, r1, [r4]
 800ff28:	e013      	b.n	800ff52 <__ieee754_rem_pio2+0x1ba>
 800ff2a:	463b      	mov	r3, r7
 800ff2c:	4632      	mov	r2, r6
 800ff2e:	4640      	mov	r0, r8
 800ff30:	4649      	mov	r1, r9
 800ff32:	f7f0 f919 	bl	8000168 <__aeabi_dsub>
 800ff36:	ea4f 532a 	mov.w	r3, sl, asr #20
 800ff3a:	9305      	str	r3, [sp, #20]
 800ff3c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ff40:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 800ff44:	f1ba 0f10 	cmp.w	sl, #16
 800ff48:	dc1f      	bgt.n	800ff8a <__ieee754_rem_pio2+0x1f2>
 800ff4a:	4602      	mov	r2, r0
 800ff4c:	460b      	mov	r3, r1
 800ff4e:	e9c4 2300 	strd	r2, r3, [r4]
 800ff52:	e9d4 2a00 	ldrd	r2, sl, [r4]
 800ff56:	4640      	mov	r0, r8
 800ff58:	4653      	mov	r3, sl
 800ff5a:	4649      	mov	r1, r9
 800ff5c:	f7f0 f904 	bl	8000168 <__aeabi_dsub>
 800ff60:	4632      	mov	r2, r6
 800ff62:	463b      	mov	r3, r7
 800ff64:	f7f0 f900 	bl	8000168 <__aeabi_dsub>
 800ff68:	460b      	mov	r3, r1
 800ff6a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ff6e:	9904      	ldr	r1, [sp, #16]
 800ff70:	4602      	mov	r2, r0
 800ff72:	2900      	cmp	r1, #0
 800ff74:	f6bf af47 	bge.w	800fe06 <__ieee754_rem_pio2+0x6e>
 800ff78:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 800ff7c:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800ff80:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ff84:	60e3      	str	r3, [r4, #12]
 800ff86:	426d      	negs	r5, r5
 800ff88:	e73d      	b.n	800fe06 <__ieee754_rem_pio2+0x6e>
 800ff8a:	a33f      	add	r3, pc, #252	; (adr r3, 8010088 <__ieee754_rem_pio2+0x2f0>)
 800ff8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ff94:	f7f0 faa0 	bl	80004d8 <__aeabi_dmul>
 800ff98:	4606      	mov	r6, r0
 800ff9a:	460f      	mov	r7, r1
 800ff9c:	4602      	mov	r2, r0
 800ff9e:	460b      	mov	r3, r1
 800ffa0:	4640      	mov	r0, r8
 800ffa2:	4649      	mov	r1, r9
 800ffa4:	f7f0 f8e0 	bl	8000168 <__aeabi_dsub>
 800ffa8:	4602      	mov	r2, r0
 800ffaa:	460b      	mov	r3, r1
 800ffac:	4682      	mov	sl, r0
 800ffae:	468b      	mov	fp, r1
 800ffb0:	4640      	mov	r0, r8
 800ffb2:	4649      	mov	r1, r9
 800ffb4:	f7f0 f8d8 	bl	8000168 <__aeabi_dsub>
 800ffb8:	4632      	mov	r2, r6
 800ffba:	463b      	mov	r3, r7
 800ffbc:	f7f0 f8d4 	bl	8000168 <__aeabi_dsub>
 800ffc0:	a333      	add	r3, pc, #204	; (adr r3, 8010090 <__ieee754_rem_pio2+0x2f8>)
 800ffc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffc6:	4606      	mov	r6, r0
 800ffc8:	460f      	mov	r7, r1
 800ffca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ffce:	f7f0 fa83 	bl	80004d8 <__aeabi_dmul>
 800ffd2:	4632      	mov	r2, r6
 800ffd4:	463b      	mov	r3, r7
 800ffd6:	f7f0 f8c7 	bl	8000168 <__aeabi_dsub>
 800ffda:	4602      	mov	r2, r0
 800ffdc:	460b      	mov	r3, r1
 800ffde:	4606      	mov	r6, r0
 800ffe0:	460f      	mov	r7, r1
 800ffe2:	4650      	mov	r0, sl
 800ffe4:	4659      	mov	r1, fp
 800ffe6:	f7f0 f8bf 	bl	8000168 <__aeabi_dsub>
 800ffea:	9a05      	ldr	r2, [sp, #20]
 800ffec:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fff0:	1ad3      	subs	r3, r2, r3
 800fff2:	2b31      	cmp	r3, #49	; 0x31
 800fff4:	dc06      	bgt.n	8010004 <__ieee754_rem_pio2+0x26c>
 800fff6:	4602      	mov	r2, r0
 800fff8:	460b      	mov	r3, r1
 800fffa:	46d0      	mov	r8, sl
 800fffc:	46d9      	mov	r9, fp
 800fffe:	e9c4 2300 	strd	r2, r3, [r4]
 8010002:	e7a6      	b.n	800ff52 <__ieee754_rem_pio2+0x1ba>
 8010004:	a326      	add	r3, pc, #152	; (adr r3, 80100a0 <__ieee754_rem_pio2+0x308>)
 8010006:	e9d3 2300 	ldrd	r2, r3, [r3]
 801000a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801000e:	f7f0 fa63 	bl	80004d8 <__aeabi_dmul>
 8010012:	4606      	mov	r6, r0
 8010014:	460f      	mov	r7, r1
 8010016:	4602      	mov	r2, r0
 8010018:	460b      	mov	r3, r1
 801001a:	4650      	mov	r0, sl
 801001c:	4659      	mov	r1, fp
 801001e:	f7f0 f8a3 	bl	8000168 <__aeabi_dsub>
 8010022:	4602      	mov	r2, r0
 8010024:	460b      	mov	r3, r1
 8010026:	4680      	mov	r8, r0
 8010028:	4689      	mov	r9, r1
 801002a:	4650      	mov	r0, sl
 801002c:	4659      	mov	r1, fp
 801002e:	f7f0 f89b 	bl	8000168 <__aeabi_dsub>
 8010032:	4632      	mov	r2, r6
 8010034:	463b      	mov	r3, r7
 8010036:	f7f0 f897 	bl	8000168 <__aeabi_dsub>
 801003a:	a31b      	add	r3, pc, #108	; (adr r3, 80100a8 <__ieee754_rem_pio2+0x310>)
 801003c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010040:	4606      	mov	r6, r0
 8010042:	460f      	mov	r7, r1
 8010044:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010048:	f7f0 fa46 	bl	80004d8 <__aeabi_dmul>
 801004c:	4632      	mov	r2, r6
 801004e:	463b      	mov	r3, r7
 8010050:	f7f0 f88a 	bl	8000168 <__aeabi_dsub>
 8010054:	4606      	mov	r6, r0
 8010056:	460f      	mov	r7, r1
 8010058:	e75e      	b.n	800ff18 <__ieee754_rem_pio2+0x180>
 801005a:	4a1b      	ldr	r2, [pc, #108]	; (80100c8 <__ieee754_rem_pio2+0x330>)
 801005c:	4592      	cmp	sl, r2
 801005e:	dd35      	ble.n	80100cc <__ieee754_rem_pio2+0x334>
 8010060:	4602      	mov	r2, r0
 8010062:	460b      	mov	r3, r1
 8010064:	f7f0 f880 	bl	8000168 <__aeabi_dsub>
 8010068:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801006c:	e9c4 0100 	strd	r0, r1, [r4]
 8010070:	e6a2      	b.n	800fdb8 <__ieee754_rem_pio2+0x20>
 8010072:	bf00      	nop
 8010074:	f3af 8000 	nop.w
 8010078:	54400000 	.word	0x54400000
 801007c:	3ff921fb 	.word	0x3ff921fb
 8010080:	1a626331 	.word	0x1a626331
 8010084:	3dd0b461 	.word	0x3dd0b461
 8010088:	1a600000 	.word	0x1a600000
 801008c:	3dd0b461 	.word	0x3dd0b461
 8010090:	2e037073 	.word	0x2e037073
 8010094:	3ba3198a 	.word	0x3ba3198a
 8010098:	6dc9c883 	.word	0x6dc9c883
 801009c:	3fe45f30 	.word	0x3fe45f30
 80100a0:	2e000000 	.word	0x2e000000
 80100a4:	3ba3198a 	.word	0x3ba3198a
 80100a8:	252049c1 	.word	0x252049c1
 80100ac:	397b839a 	.word	0x397b839a
 80100b0:	3fe921fb 	.word	0x3fe921fb
 80100b4:	4002d97b 	.word	0x4002d97b
 80100b8:	3ff921fb 	.word	0x3ff921fb
 80100bc:	413921fb 	.word	0x413921fb
 80100c0:	3fe00000 	.word	0x3fe00000
 80100c4:	08012a68 	.word	0x08012a68
 80100c8:	7fefffff 	.word	0x7fefffff
 80100cc:	ea4f 552a 	mov.w	r5, sl, asr #20
 80100d0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80100d4:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 80100d8:	460f      	mov	r7, r1
 80100da:	4606      	mov	r6, r0
 80100dc:	f7f0 fcac 	bl	8000a38 <__aeabi_d2iz>
 80100e0:	f7f0 f990 	bl	8000404 <__aeabi_i2d>
 80100e4:	4602      	mov	r2, r0
 80100e6:	460b      	mov	r3, r1
 80100e8:	4630      	mov	r0, r6
 80100ea:	4639      	mov	r1, r7
 80100ec:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80100f0:	f7f0 f83a 	bl	8000168 <__aeabi_dsub>
 80100f4:	2200      	movs	r2, #0
 80100f6:	4b1e      	ldr	r3, [pc, #120]	; (8010170 <__ieee754_rem_pio2+0x3d8>)
 80100f8:	f7f0 f9ee 	bl	80004d8 <__aeabi_dmul>
 80100fc:	460f      	mov	r7, r1
 80100fe:	4606      	mov	r6, r0
 8010100:	f7f0 fc9a 	bl	8000a38 <__aeabi_d2iz>
 8010104:	f7f0 f97e 	bl	8000404 <__aeabi_i2d>
 8010108:	4602      	mov	r2, r0
 801010a:	460b      	mov	r3, r1
 801010c:	4630      	mov	r0, r6
 801010e:	4639      	mov	r1, r7
 8010110:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010114:	f7f0 f828 	bl	8000168 <__aeabi_dsub>
 8010118:	2200      	movs	r2, #0
 801011a:	4b15      	ldr	r3, [pc, #84]	; (8010170 <__ieee754_rem_pio2+0x3d8>)
 801011c:	f7f0 f9dc 	bl	80004d8 <__aeabi_dmul>
 8010120:	f04f 0803 	mov.w	r8, #3
 8010124:	2600      	movs	r6, #0
 8010126:	2700      	movs	r7, #0
 8010128:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801012c:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 8010130:	4632      	mov	r2, r6
 8010132:	e879 0102 	ldrd	r0, r1, [r9], #-8
 8010136:	463b      	mov	r3, r7
 8010138:	46c2      	mov	sl, r8
 801013a:	f108 38ff 	add.w	r8, r8, #4294967295
 801013e:	f7f0 fc33 	bl	80009a8 <__aeabi_dcmpeq>
 8010142:	2800      	cmp	r0, #0
 8010144:	d1f4      	bne.n	8010130 <__ieee754_rem_pio2+0x398>
 8010146:	4b0b      	ldr	r3, [pc, #44]	; (8010174 <__ieee754_rem_pio2+0x3dc>)
 8010148:	462a      	mov	r2, r5
 801014a:	9301      	str	r3, [sp, #4]
 801014c:	2302      	movs	r3, #2
 801014e:	4621      	mov	r1, r4
 8010150:	9300      	str	r3, [sp, #0]
 8010152:	a806      	add	r0, sp, #24
 8010154:	4653      	mov	r3, sl
 8010156:	f000 f979 	bl	801044c <__kernel_rem_pio2>
 801015a:	9b04      	ldr	r3, [sp, #16]
 801015c:	4605      	mov	r5, r0
 801015e:	2b00      	cmp	r3, #0
 8010160:	f6bf ae51 	bge.w	800fe06 <__ieee754_rem_pio2+0x6e>
 8010164:	6863      	ldr	r3, [r4, #4]
 8010166:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801016a:	6063      	str	r3, [r4, #4]
 801016c:	68e3      	ldr	r3, [r4, #12]
 801016e:	e707      	b.n	800ff80 <__ieee754_rem_pio2+0x1e8>
 8010170:	41700000 	.word	0x41700000
 8010174:	08012ae8 	.word	0x08012ae8

08010178 <__ieee754_sqrt>:
 8010178:	f8df c150 	ldr.w	ip, [pc, #336]	; 80102cc <__ieee754_sqrt+0x154>
 801017c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010180:	ea3c 0c01 	bics.w	ip, ip, r1
 8010184:	460b      	mov	r3, r1
 8010186:	4606      	mov	r6, r0
 8010188:	460d      	mov	r5, r1
 801018a:	460a      	mov	r2, r1
 801018c:	4607      	mov	r7, r0
 801018e:	4604      	mov	r4, r0
 8010190:	d10e      	bne.n	80101b0 <__ieee754_sqrt+0x38>
 8010192:	4602      	mov	r2, r0
 8010194:	f7f0 f9a0 	bl	80004d8 <__aeabi_dmul>
 8010198:	4602      	mov	r2, r0
 801019a:	460b      	mov	r3, r1
 801019c:	4630      	mov	r0, r6
 801019e:	4629      	mov	r1, r5
 80101a0:	f7ef ffe4 	bl	800016c <__adddf3>
 80101a4:	4606      	mov	r6, r0
 80101a6:	460d      	mov	r5, r1
 80101a8:	4630      	mov	r0, r6
 80101aa:	4629      	mov	r1, r5
 80101ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101b0:	2900      	cmp	r1, #0
 80101b2:	dc0d      	bgt.n	80101d0 <__ieee754_sqrt+0x58>
 80101b4:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 80101b8:	ea5c 0707 	orrs.w	r7, ip, r7
 80101bc:	d0f4      	beq.n	80101a8 <__ieee754_sqrt+0x30>
 80101be:	b139      	cbz	r1, 80101d0 <__ieee754_sqrt+0x58>
 80101c0:	4602      	mov	r2, r0
 80101c2:	f7ef ffd1 	bl	8000168 <__aeabi_dsub>
 80101c6:	4602      	mov	r2, r0
 80101c8:	460b      	mov	r3, r1
 80101ca:	f7f0 faaf 	bl	800072c <__aeabi_ddiv>
 80101ce:	e7e9      	b.n	80101a4 <__ieee754_sqrt+0x2c>
 80101d0:	1512      	asrs	r2, r2, #20
 80101d2:	d074      	beq.n	80102be <__ieee754_sqrt+0x146>
 80101d4:	2000      	movs	r0, #0
 80101d6:	07d5      	lsls	r5, r2, #31
 80101d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80101dc:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 80101e0:	bf5e      	ittt	pl
 80101e2:	0fe3      	lsrpl	r3, r4, #31
 80101e4:	0064      	lslpl	r4, r4, #1
 80101e6:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 80101ea:	0fe3      	lsrs	r3, r4, #31
 80101ec:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80101f0:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 80101f4:	2516      	movs	r5, #22
 80101f6:	4601      	mov	r1, r0
 80101f8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80101fc:	1076      	asrs	r6, r6, #1
 80101fe:	0064      	lsls	r4, r4, #1
 8010200:	188f      	adds	r7, r1, r2
 8010202:	429f      	cmp	r7, r3
 8010204:	bfde      	ittt	le
 8010206:	1bdb      	suble	r3, r3, r7
 8010208:	18b9      	addle	r1, r7, r2
 801020a:	1880      	addle	r0, r0, r2
 801020c:	005b      	lsls	r3, r3, #1
 801020e:	3d01      	subs	r5, #1
 8010210:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8010214:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010218:	ea4f 0444 	mov.w	r4, r4, lsl #1
 801021c:	d1f0      	bne.n	8010200 <__ieee754_sqrt+0x88>
 801021e:	462a      	mov	r2, r5
 8010220:	f04f 0e20 	mov.w	lr, #32
 8010224:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8010228:	428b      	cmp	r3, r1
 801022a:	eb07 0c05 	add.w	ip, r7, r5
 801022e:	dc02      	bgt.n	8010236 <__ieee754_sqrt+0xbe>
 8010230:	d113      	bne.n	801025a <__ieee754_sqrt+0xe2>
 8010232:	45a4      	cmp	ip, r4
 8010234:	d811      	bhi.n	801025a <__ieee754_sqrt+0xe2>
 8010236:	f1bc 0f00 	cmp.w	ip, #0
 801023a:	eb0c 0507 	add.w	r5, ip, r7
 801023e:	da43      	bge.n	80102c8 <__ieee754_sqrt+0x150>
 8010240:	2d00      	cmp	r5, #0
 8010242:	db41      	blt.n	80102c8 <__ieee754_sqrt+0x150>
 8010244:	f101 0801 	add.w	r8, r1, #1
 8010248:	1a5b      	subs	r3, r3, r1
 801024a:	4641      	mov	r1, r8
 801024c:	45a4      	cmp	ip, r4
 801024e:	bf88      	it	hi
 8010250:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8010254:	eba4 040c 	sub.w	r4, r4, ip
 8010258:	443a      	add	r2, r7
 801025a:	005b      	lsls	r3, r3, #1
 801025c:	f1be 0e01 	subs.w	lr, lr, #1
 8010260:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8010264:	ea4f 0757 	mov.w	r7, r7, lsr #1
 8010268:	ea4f 0444 	mov.w	r4, r4, lsl #1
 801026c:	d1dc      	bne.n	8010228 <__ieee754_sqrt+0xb0>
 801026e:	4323      	orrs	r3, r4
 8010270:	d006      	beq.n	8010280 <__ieee754_sqrt+0x108>
 8010272:	1c54      	adds	r4, r2, #1
 8010274:	bf0b      	itete	eq
 8010276:	4672      	moveq	r2, lr
 8010278:	3201      	addne	r2, #1
 801027a:	3001      	addeq	r0, #1
 801027c:	f022 0201 	bicne.w	r2, r2, #1
 8010280:	1043      	asrs	r3, r0, #1
 8010282:	07c1      	lsls	r1, r0, #31
 8010284:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010288:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801028c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8010290:	bf48      	it	mi
 8010292:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8010296:	4610      	mov	r0, r2
 8010298:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 801029c:	e782      	b.n	80101a4 <__ieee754_sqrt+0x2c>
 801029e:	0ae3      	lsrs	r3, r4, #11
 80102a0:	3915      	subs	r1, #21
 80102a2:	0564      	lsls	r4, r4, #21
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d0fa      	beq.n	801029e <__ieee754_sqrt+0x126>
 80102a8:	02de      	lsls	r6, r3, #11
 80102aa:	d50a      	bpl.n	80102c2 <__ieee754_sqrt+0x14a>
 80102ac:	f1c2 0020 	rsb	r0, r2, #32
 80102b0:	fa24 f000 	lsr.w	r0, r4, r0
 80102b4:	1e55      	subs	r5, r2, #1
 80102b6:	4094      	lsls	r4, r2
 80102b8:	4303      	orrs	r3, r0
 80102ba:	1b4a      	subs	r2, r1, r5
 80102bc:	e78a      	b.n	80101d4 <__ieee754_sqrt+0x5c>
 80102be:	4611      	mov	r1, r2
 80102c0:	e7f0      	b.n	80102a4 <__ieee754_sqrt+0x12c>
 80102c2:	005b      	lsls	r3, r3, #1
 80102c4:	3201      	adds	r2, #1
 80102c6:	e7ef      	b.n	80102a8 <__ieee754_sqrt+0x130>
 80102c8:	4688      	mov	r8, r1
 80102ca:	e7bd      	b.n	8010248 <__ieee754_sqrt+0xd0>
 80102cc:	7ff00000 	.word	0x7ff00000

080102d0 <__kernel_cos>:
 80102d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102d4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80102d8:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 80102dc:	4680      	mov	r8, r0
 80102de:	460f      	mov	r7, r1
 80102e0:	e9cd 2300 	strd	r2, r3, [sp]
 80102e4:	da04      	bge.n	80102f0 <__kernel_cos+0x20>
 80102e6:	f7f0 fba7 	bl	8000a38 <__aeabi_d2iz>
 80102ea:	2800      	cmp	r0, #0
 80102ec:	f000 8086 	beq.w	80103fc <__kernel_cos+0x12c>
 80102f0:	4642      	mov	r2, r8
 80102f2:	463b      	mov	r3, r7
 80102f4:	4640      	mov	r0, r8
 80102f6:	4639      	mov	r1, r7
 80102f8:	f7f0 f8ee 	bl	80004d8 <__aeabi_dmul>
 80102fc:	2200      	movs	r2, #0
 80102fe:	4b4e      	ldr	r3, [pc, #312]	; (8010438 <__kernel_cos+0x168>)
 8010300:	4604      	mov	r4, r0
 8010302:	460d      	mov	r5, r1
 8010304:	f7f0 f8e8 	bl	80004d8 <__aeabi_dmul>
 8010308:	a33f      	add	r3, pc, #252	; (adr r3, 8010408 <__kernel_cos+0x138>)
 801030a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801030e:	4682      	mov	sl, r0
 8010310:	468b      	mov	fp, r1
 8010312:	4620      	mov	r0, r4
 8010314:	4629      	mov	r1, r5
 8010316:	f7f0 f8df 	bl	80004d8 <__aeabi_dmul>
 801031a:	a33d      	add	r3, pc, #244	; (adr r3, 8010410 <__kernel_cos+0x140>)
 801031c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010320:	f7ef ff24 	bl	800016c <__adddf3>
 8010324:	4622      	mov	r2, r4
 8010326:	462b      	mov	r3, r5
 8010328:	f7f0 f8d6 	bl	80004d8 <__aeabi_dmul>
 801032c:	a33a      	add	r3, pc, #232	; (adr r3, 8010418 <__kernel_cos+0x148>)
 801032e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010332:	f7ef ff19 	bl	8000168 <__aeabi_dsub>
 8010336:	4622      	mov	r2, r4
 8010338:	462b      	mov	r3, r5
 801033a:	f7f0 f8cd 	bl	80004d8 <__aeabi_dmul>
 801033e:	a338      	add	r3, pc, #224	; (adr r3, 8010420 <__kernel_cos+0x150>)
 8010340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010344:	f7ef ff12 	bl	800016c <__adddf3>
 8010348:	4622      	mov	r2, r4
 801034a:	462b      	mov	r3, r5
 801034c:	f7f0 f8c4 	bl	80004d8 <__aeabi_dmul>
 8010350:	a335      	add	r3, pc, #212	; (adr r3, 8010428 <__kernel_cos+0x158>)
 8010352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010356:	f7ef ff07 	bl	8000168 <__aeabi_dsub>
 801035a:	4622      	mov	r2, r4
 801035c:	462b      	mov	r3, r5
 801035e:	f7f0 f8bb 	bl	80004d8 <__aeabi_dmul>
 8010362:	a333      	add	r3, pc, #204	; (adr r3, 8010430 <__kernel_cos+0x160>)
 8010364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010368:	f7ef ff00 	bl	800016c <__adddf3>
 801036c:	4622      	mov	r2, r4
 801036e:	462b      	mov	r3, r5
 8010370:	f7f0 f8b2 	bl	80004d8 <__aeabi_dmul>
 8010374:	4622      	mov	r2, r4
 8010376:	462b      	mov	r3, r5
 8010378:	f7f0 f8ae 	bl	80004d8 <__aeabi_dmul>
 801037c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010380:	4604      	mov	r4, r0
 8010382:	460d      	mov	r5, r1
 8010384:	4640      	mov	r0, r8
 8010386:	4639      	mov	r1, r7
 8010388:	f7f0 f8a6 	bl	80004d8 <__aeabi_dmul>
 801038c:	460b      	mov	r3, r1
 801038e:	4602      	mov	r2, r0
 8010390:	4629      	mov	r1, r5
 8010392:	4620      	mov	r0, r4
 8010394:	f7ef fee8 	bl	8000168 <__aeabi_dsub>
 8010398:	4b28      	ldr	r3, [pc, #160]	; (801043c <__kernel_cos+0x16c>)
 801039a:	4680      	mov	r8, r0
 801039c:	429e      	cmp	r6, r3
 801039e:	4689      	mov	r9, r1
 80103a0:	dc0e      	bgt.n	80103c0 <__kernel_cos+0xf0>
 80103a2:	4602      	mov	r2, r0
 80103a4:	460b      	mov	r3, r1
 80103a6:	4650      	mov	r0, sl
 80103a8:	4659      	mov	r1, fp
 80103aa:	f7ef fedd 	bl	8000168 <__aeabi_dsub>
 80103ae:	4602      	mov	r2, r0
 80103b0:	2000      	movs	r0, #0
 80103b2:	460b      	mov	r3, r1
 80103b4:	4922      	ldr	r1, [pc, #136]	; (8010440 <__kernel_cos+0x170>)
 80103b6:	f7ef fed7 	bl	8000168 <__aeabi_dsub>
 80103ba:	b003      	add	sp, #12
 80103bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103c0:	2400      	movs	r4, #0
 80103c2:	4b20      	ldr	r3, [pc, #128]	; (8010444 <__kernel_cos+0x174>)
 80103c4:	4622      	mov	r2, r4
 80103c6:	429e      	cmp	r6, r3
 80103c8:	bfcc      	ite	gt
 80103ca:	4d1f      	ldrgt	r5, [pc, #124]	; (8010448 <__kernel_cos+0x178>)
 80103cc:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 80103d0:	462b      	mov	r3, r5
 80103d2:	2000      	movs	r0, #0
 80103d4:	491a      	ldr	r1, [pc, #104]	; (8010440 <__kernel_cos+0x170>)
 80103d6:	f7ef fec7 	bl	8000168 <__aeabi_dsub>
 80103da:	4622      	mov	r2, r4
 80103dc:	4606      	mov	r6, r0
 80103de:	460f      	mov	r7, r1
 80103e0:	462b      	mov	r3, r5
 80103e2:	4650      	mov	r0, sl
 80103e4:	4659      	mov	r1, fp
 80103e6:	f7ef febf 	bl	8000168 <__aeabi_dsub>
 80103ea:	4642      	mov	r2, r8
 80103ec:	464b      	mov	r3, r9
 80103ee:	f7ef febb 	bl	8000168 <__aeabi_dsub>
 80103f2:	4602      	mov	r2, r0
 80103f4:	460b      	mov	r3, r1
 80103f6:	4630      	mov	r0, r6
 80103f8:	4639      	mov	r1, r7
 80103fa:	e7dc      	b.n	80103b6 <__kernel_cos+0xe6>
 80103fc:	2000      	movs	r0, #0
 80103fe:	4910      	ldr	r1, [pc, #64]	; (8010440 <__kernel_cos+0x170>)
 8010400:	e7db      	b.n	80103ba <__kernel_cos+0xea>
 8010402:	bf00      	nop
 8010404:	f3af 8000 	nop.w
 8010408:	be8838d4 	.word	0xbe8838d4
 801040c:	bda8fae9 	.word	0xbda8fae9
 8010410:	bdb4b1c4 	.word	0xbdb4b1c4
 8010414:	3e21ee9e 	.word	0x3e21ee9e
 8010418:	809c52ad 	.word	0x809c52ad
 801041c:	3e927e4f 	.word	0x3e927e4f
 8010420:	19cb1590 	.word	0x19cb1590
 8010424:	3efa01a0 	.word	0x3efa01a0
 8010428:	16c15177 	.word	0x16c15177
 801042c:	3f56c16c 	.word	0x3f56c16c
 8010430:	5555554c 	.word	0x5555554c
 8010434:	3fa55555 	.word	0x3fa55555
 8010438:	3fe00000 	.word	0x3fe00000
 801043c:	3fd33332 	.word	0x3fd33332
 8010440:	3ff00000 	.word	0x3ff00000
 8010444:	3fe90000 	.word	0x3fe90000
 8010448:	3fd20000 	.word	0x3fd20000

0801044c <__kernel_rem_pio2>:
 801044c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010450:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8010454:	9308      	str	r3, [sp, #32]
 8010456:	9101      	str	r1, [sp, #4]
 8010458:	4bc0      	ldr	r3, [pc, #768]	; (801075c <__kernel_rem_pio2+0x310>)
 801045a:	99a2      	ldr	r1, [sp, #648]	; 0x288
 801045c:	f112 0f14 	cmn.w	r2, #20
 8010460:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010464:	bfa8      	it	ge
 8010466:	1ed4      	subge	r4, r2, #3
 8010468:	9304      	str	r3, [sp, #16]
 801046a:	9b08      	ldr	r3, [sp, #32]
 801046c:	bfb8      	it	lt
 801046e:	2400      	movlt	r4, #0
 8010470:	f103 33ff 	add.w	r3, r3, #4294967295
 8010474:	9306      	str	r3, [sp, #24]
 8010476:	bfa4      	itt	ge
 8010478:	2318      	movge	r3, #24
 801047a:	fb94 f4f3 	sdivge	r4, r4, r3
 801047e:	f06f 0317 	mvn.w	r3, #23
 8010482:	fb04 3303 	mla	r3, r4, r3, r3
 8010486:	eb03 0a02 	add.w	sl, r3, r2
 801048a:	9a06      	ldr	r2, [sp, #24]
 801048c:	9b04      	ldr	r3, [sp, #16]
 801048e:	1aa7      	subs	r7, r4, r2
 8010490:	eb03 0802 	add.w	r8, r3, r2
 8010494:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8010496:	2500      	movs	r5, #0
 8010498:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801049c:	2200      	movs	r2, #0
 801049e:	2300      	movs	r3, #0
 80104a0:	9009      	str	r0, [sp, #36]	; 0x24
 80104a2:	ae20      	add	r6, sp, #128	; 0x80
 80104a4:	4545      	cmp	r5, r8
 80104a6:	dd19      	ble.n	80104dc <__kernel_rem_pio2+0x90>
 80104a8:	9b08      	ldr	r3, [sp, #32]
 80104aa:	aa20      	add	r2, sp, #128	; 0x80
 80104ac:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80104b0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80104b4:	f1c3 0301 	rsb	r3, r3, #1
 80104b8:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80104bc:	9307      	str	r3, [sp, #28]
 80104be:	9b07      	ldr	r3, [sp, #28]
 80104c0:	9a04      	ldr	r2, [sp, #16]
 80104c2:	4443      	add	r3, r8
 80104c4:	429a      	cmp	r2, r3
 80104c6:	db35      	blt.n	8010534 <__kernel_rem_pio2+0xe8>
 80104c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80104ca:	2200      	movs	r2, #0
 80104cc:	f1a3 0908 	sub.w	r9, r3, #8
 80104d0:	2300      	movs	r3, #0
 80104d2:	462f      	mov	r7, r5
 80104d4:	2600      	movs	r6, #0
 80104d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80104da:	e01f      	b.n	801051c <__kernel_rem_pio2+0xd0>
 80104dc:	42ef      	cmn	r7, r5
 80104de:	d40b      	bmi.n	80104f8 <__kernel_rem_pio2+0xac>
 80104e0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80104e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80104e8:	f7ef ff8c 	bl	8000404 <__aeabi_i2d>
 80104ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80104f0:	e8e6 0102 	strd	r0, r1, [r6], #8
 80104f4:	3501      	adds	r5, #1
 80104f6:	e7d5      	b.n	80104a4 <__kernel_rem_pio2+0x58>
 80104f8:	4610      	mov	r0, r2
 80104fa:	4619      	mov	r1, r3
 80104fc:	e7f8      	b.n	80104f0 <__kernel_rem_pio2+0xa4>
 80104fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010502:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8010506:	f7ef ffe7 	bl	80004d8 <__aeabi_dmul>
 801050a:	4602      	mov	r2, r0
 801050c:	460b      	mov	r3, r1
 801050e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010512:	f7ef fe2b 	bl	800016c <__adddf3>
 8010516:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801051a:	3601      	adds	r6, #1
 801051c:	9b06      	ldr	r3, [sp, #24]
 801051e:	3f08      	subs	r7, #8
 8010520:	429e      	cmp	r6, r3
 8010522:	ddec      	ble.n	80104fe <__kernel_rem_pio2+0xb2>
 8010524:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010528:	3508      	adds	r5, #8
 801052a:	e8eb 2302 	strd	r2, r3, [fp], #8
 801052e:	f108 0801 	add.w	r8, r8, #1
 8010532:	e7c4      	b.n	80104be <__kernel_rem_pio2+0x72>
 8010534:	9b04      	ldr	r3, [sp, #16]
 8010536:	aa0c      	add	r2, sp, #48	; 0x30
 8010538:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801053c:	930b      	str	r3, [sp, #44]	; 0x2c
 801053e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8010540:	9f04      	ldr	r7, [sp, #16]
 8010542:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8010546:	930a      	str	r3, [sp, #40]	; 0x28
 8010548:	463e      	mov	r6, r7
 801054a:	ab98      	add	r3, sp, #608	; 0x260
 801054c:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8010550:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010554:	f8cd b008 	str.w	fp, [sp, #8]
 8010558:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 801055c:	2e00      	cmp	r6, #0
 801055e:	dc71      	bgt.n	8010644 <__kernel_rem_pio2+0x1f8>
 8010560:	4652      	mov	r2, sl
 8010562:	4620      	mov	r0, r4
 8010564:	4629      	mov	r1, r5
 8010566:	f000 fc8b 	bl	8010e80 <scalbn>
 801056a:	2200      	movs	r2, #0
 801056c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8010570:	4604      	mov	r4, r0
 8010572:	460d      	mov	r5, r1
 8010574:	f7ef ffb0 	bl	80004d8 <__aeabi_dmul>
 8010578:	f000 fb72 	bl	8010c60 <floor>
 801057c:	2200      	movs	r2, #0
 801057e:	4b78      	ldr	r3, [pc, #480]	; (8010760 <__kernel_rem_pio2+0x314>)
 8010580:	f7ef ffaa 	bl	80004d8 <__aeabi_dmul>
 8010584:	4602      	mov	r2, r0
 8010586:	460b      	mov	r3, r1
 8010588:	4620      	mov	r0, r4
 801058a:	4629      	mov	r1, r5
 801058c:	f7ef fdec 	bl	8000168 <__aeabi_dsub>
 8010590:	460d      	mov	r5, r1
 8010592:	4604      	mov	r4, r0
 8010594:	f7f0 fa50 	bl	8000a38 <__aeabi_d2iz>
 8010598:	9007      	str	r0, [sp, #28]
 801059a:	f7ef ff33 	bl	8000404 <__aeabi_i2d>
 801059e:	4602      	mov	r2, r0
 80105a0:	460b      	mov	r3, r1
 80105a2:	4620      	mov	r0, r4
 80105a4:	4629      	mov	r1, r5
 80105a6:	f7ef fddf 	bl	8000168 <__aeabi_dsub>
 80105aa:	f1ba 0f00 	cmp.w	sl, #0
 80105ae:	4680      	mov	r8, r0
 80105b0:	4689      	mov	r9, r1
 80105b2:	dd70      	ble.n	8010696 <__kernel_rem_pio2+0x24a>
 80105b4:	1e7a      	subs	r2, r7, #1
 80105b6:	ab0c      	add	r3, sp, #48	; 0x30
 80105b8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80105bc:	9c07      	ldr	r4, [sp, #28]
 80105be:	f1ca 0118 	rsb	r1, sl, #24
 80105c2:	fa40 f301 	asr.w	r3, r0, r1
 80105c6:	441c      	add	r4, r3
 80105c8:	408b      	lsls	r3, r1
 80105ca:	1ac0      	subs	r0, r0, r3
 80105cc:	ab0c      	add	r3, sp, #48	; 0x30
 80105ce:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80105d2:	f1ca 0317 	rsb	r3, sl, #23
 80105d6:	9407      	str	r4, [sp, #28]
 80105d8:	fa40 f303 	asr.w	r3, r0, r3
 80105dc:	9302      	str	r3, [sp, #8]
 80105de:	9b02      	ldr	r3, [sp, #8]
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	dd66      	ble.n	80106b2 <__kernel_rem_pio2+0x266>
 80105e4:	2200      	movs	r2, #0
 80105e6:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80105ea:	4614      	mov	r4, r2
 80105ec:	9b07      	ldr	r3, [sp, #28]
 80105ee:	3301      	adds	r3, #1
 80105f0:	9307      	str	r3, [sp, #28]
 80105f2:	4297      	cmp	r7, r2
 80105f4:	f300 809f 	bgt.w	8010736 <__kernel_rem_pio2+0x2ea>
 80105f8:	f1ba 0f00 	cmp.w	sl, #0
 80105fc:	dd07      	ble.n	801060e <__kernel_rem_pio2+0x1c2>
 80105fe:	f1ba 0f01 	cmp.w	sl, #1
 8010602:	f000 80b9 	beq.w	8010778 <__kernel_rem_pio2+0x32c>
 8010606:	f1ba 0f02 	cmp.w	sl, #2
 801060a:	f000 80bf 	beq.w	801078c <__kernel_rem_pio2+0x340>
 801060e:	9b02      	ldr	r3, [sp, #8]
 8010610:	2b02      	cmp	r3, #2
 8010612:	d14e      	bne.n	80106b2 <__kernel_rem_pio2+0x266>
 8010614:	4642      	mov	r2, r8
 8010616:	464b      	mov	r3, r9
 8010618:	2000      	movs	r0, #0
 801061a:	4952      	ldr	r1, [pc, #328]	; (8010764 <__kernel_rem_pio2+0x318>)
 801061c:	f7ef fda4 	bl	8000168 <__aeabi_dsub>
 8010620:	4680      	mov	r8, r0
 8010622:	4689      	mov	r9, r1
 8010624:	2c00      	cmp	r4, #0
 8010626:	d044      	beq.n	80106b2 <__kernel_rem_pio2+0x266>
 8010628:	4652      	mov	r2, sl
 801062a:	2000      	movs	r0, #0
 801062c:	494d      	ldr	r1, [pc, #308]	; (8010764 <__kernel_rem_pio2+0x318>)
 801062e:	f000 fc27 	bl	8010e80 <scalbn>
 8010632:	4602      	mov	r2, r0
 8010634:	460b      	mov	r3, r1
 8010636:	4640      	mov	r0, r8
 8010638:	4649      	mov	r1, r9
 801063a:	f7ef fd95 	bl	8000168 <__aeabi_dsub>
 801063e:	4680      	mov	r8, r0
 8010640:	4689      	mov	r9, r1
 8010642:	e036      	b.n	80106b2 <__kernel_rem_pio2+0x266>
 8010644:	2200      	movs	r2, #0
 8010646:	4b48      	ldr	r3, [pc, #288]	; (8010768 <__kernel_rem_pio2+0x31c>)
 8010648:	4620      	mov	r0, r4
 801064a:	4629      	mov	r1, r5
 801064c:	f7ef ff44 	bl	80004d8 <__aeabi_dmul>
 8010650:	f7f0 f9f2 	bl	8000a38 <__aeabi_d2iz>
 8010654:	f7ef fed6 	bl	8000404 <__aeabi_i2d>
 8010658:	2200      	movs	r2, #0
 801065a:	4b44      	ldr	r3, [pc, #272]	; (801076c <__kernel_rem_pio2+0x320>)
 801065c:	4680      	mov	r8, r0
 801065e:	4689      	mov	r9, r1
 8010660:	f7ef ff3a 	bl	80004d8 <__aeabi_dmul>
 8010664:	4602      	mov	r2, r0
 8010666:	460b      	mov	r3, r1
 8010668:	4620      	mov	r0, r4
 801066a:	4629      	mov	r1, r5
 801066c:	f7ef fd7c 	bl	8000168 <__aeabi_dsub>
 8010670:	f7f0 f9e2 	bl	8000a38 <__aeabi_d2iz>
 8010674:	9b02      	ldr	r3, [sp, #8]
 8010676:	3e01      	subs	r6, #1
 8010678:	f843 0b04 	str.w	r0, [r3], #4
 801067c:	9302      	str	r3, [sp, #8]
 801067e:	ab70      	add	r3, sp, #448	; 0x1c0
 8010680:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010684:	4640      	mov	r0, r8
 8010686:	e9d3 2300 	ldrd	r2, r3, [r3]
 801068a:	4649      	mov	r1, r9
 801068c:	f7ef fd6e 	bl	800016c <__adddf3>
 8010690:	4604      	mov	r4, r0
 8010692:	460d      	mov	r5, r1
 8010694:	e762      	b.n	801055c <__kernel_rem_pio2+0x110>
 8010696:	d105      	bne.n	80106a4 <__kernel_rem_pio2+0x258>
 8010698:	1e7b      	subs	r3, r7, #1
 801069a:	aa0c      	add	r2, sp, #48	; 0x30
 801069c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80106a0:	15c3      	asrs	r3, r0, #23
 80106a2:	e79b      	b.n	80105dc <__kernel_rem_pio2+0x190>
 80106a4:	2200      	movs	r2, #0
 80106a6:	4b32      	ldr	r3, [pc, #200]	; (8010770 <__kernel_rem_pio2+0x324>)
 80106a8:	f7f0 f99c 	bl	80009e4 <__aeabi_dcmpge>
 80106ac:	2800      	cmp	r0, #0
 80106ae:	d13f      	bne.n	8010730 <__kernel_rem_pio2+0x2e4>
 80106b0:	9002      	str	r0, [sp, #8]
 80106b2:	2200      	movs	r2, #0
 80106b4:	2300      	movs	r3, #0
 80106b6:	4640      	mov	r0, r8
 80106b8:	4649      	mov	r1, r9
 80106ba:	f7f0 f975 	bl	80009a8 <__aeabi_dcmpeq>
 80106be:	2800      	cmp	r0, #0
 80106c0:	f000 80b5 	beq.w	801082e <__kernel_rem_pio2+0x3e2>
 80106c4:	1e7c      	subs	r4, r7, #1
 80106c6:	4623      	mov	r3, r4
 80106c8:	2200      	movs	r2, #0
 80106ca:	9904      	ldr	r1, [sp, #16]
 80106cc:	428b      	cmp	r3, r1
 80106ce:	da64      	bge.n	801079a <__kernel_rem_pio2+0x34e>
 80106d0:	2a00      	cmp	r2, #0
 80106d2:	d078      	beq.n	80107c6 <__kernel_rem_pio2+0x37a>
 80106d4:	ab0c      	add	r3, sp, #48	; 0x30
 80106d6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80106da:	f1aa 0a18 	sub.w	sl, sl, #24
 80106de:	2b00      	cmp	r3, #0
 80106e0:	f000 80a3 	beq.w	801082a <__kernel_rem_pio2+0x3de>
 80106e4:	4652      	mov	r2, sl
 80106e6:	2000      	movs	r0, #0
 80106e8:	491e      	ldr	r1, [pc, #120]	; (8010764 <__kernel_rem_pio2+0x318>)
 80106ea:	f000 fbc9 	bl	8010e80 <scalbn>
 80106ee:	46a2      	mov	sl, r4
 80106f0:	4606      	mov	r6, r0
 80106f2:	460f      	mov	r7, r1
 80106f4:	f04f 0800 	mov.w	r8, #0
 80106f8:	00e3      	lsls	r3, r4, #3
 80106fa:	9306      	str	r3, [sp, #24]
 80106fc:	f8df 9068 	ldr.w	r9, [pc, #104]	; 8010768 <__kernel_rem_pio2+0x31c>
 8010700:	ab70      	add	r3, sp, #448	; 0x1c0
 8010702:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 8010706:	f1ba 0f00 	cmp.w	sl, #0
 801070a:	f280 80c6 	bge.w	801089a <__kernel_rem_pio2+0x44e>
 801070e:	4627      	mov	r7, r4
 8010710:	f04f 0800 	mov.w	r8, #0
 8010714:	2f00      	cmp	r7, #0
 8010716:	f2c0 80f3 	blt.w	8010900 <__kernel_rem_pio2+0x4b4>
 801071a:	4b16      	ldr	r3, [pc, #88]	; (8010774 <__kernel_rem_pio2+0x328>)
 801071c:	f04f 0a00 	mov.w	sl, #0
 8010720:	461d      	mov	r5, r3
 8010722:	ab70      	add	r3, sp, #448	; 0x1c0
 8010724:	f04f 0b00 	mov.w	fp, #0
 8010728:	2600      	movs	r6, #0
 801072a:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 801072e:	e0d9      	b.n	80108e4 <__kernel_rem_pio2+0x498>
 8010730:	2302      	movs	r3, #2
 8010732:	9302      	str	r3, [sp, #8]
 8010734:	e756      	b.n	80105e4 <__kernel_rem_pio2+0x198>
 8010736:	f8db 3000 	ldr.w	r3, [fp]
 801073a:	b954      	cbnz	r4, 8010752 <__kernel_rem_pio2+0x306>
 801073c:	b123      	cbz	r3, 8010748 <__kernel_rem_pio2+0x2fc>
 801073e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8010742:	f8cb 3000 	str.w	r3, [fp]
 8010746:	2301      	movs	r3, #1
 8010748:	461c      	mov	r4, r3
 801074a:	3201      	adds	r2, #1
 801074c:	f10b 0b04 	add.w	fp, fp, #4
 8010750:	e74f      	b.n	80105f2 <__kernel_rem_pio2+0x1a6>
 8010752:	1acb      	subs	r3, r1, r3
 8010754:	f8cb 3000 	str.w	r3, [fp]
 8010758:	4623      	mov	r3, r4
 801075a:	e7f5      	b.n	8010748 <__kernel_rem_pio2+0x2fc>
 801075c:	08012c30 	.word	0x08012c30
 8010760:	40200000 	.word	0x40200000
 8010764:	3ff00000 	.word	0x3ff00000
 8010768:	3e700000 	.word	0x3e700000
 801076c:	41700000 	.word	0x41700000
 8010770:	3fe00000 	.word	0x3fe00000
 8010774:	08012bf0 	.word	0x08012bf0
 8010778:	1e7a      	subs	r2, r7, #1
 801077a:	ab0c      	add	r3, sp, #48	; 0x30
 801077c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010780:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8010784:	a90c      	add	r1, sp, #48	; 0x30
 8010786:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801078a:	e740      	b.n	801060e <__kernel_rem_pio2+0x1c2>
 801078c:	1e7a      	subs	r2, r7, #1
 801078e:	ab0c      	add	r3, sp, #48	; 0x30
 8010790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010794:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8010798:	e7f4      	b.n	8010784 <__kernel_rem_pio2+0x338>
 801079a:	a90c      	add	r1, sp, #48	; 0x30
 801079c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80107a0:	3b01      	subs	r3, #1
 80107a2:	430a      	orrs	r2, r1
 80107a4:	e791      	b.n	80106ca <__kernel_rem_pio2+0x27e>
 80107a6:	3401      	adds	r4, #1
 80107a8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80107ac:	2a00      	cmp	r2, #0
 80107ae:	d0fa      	beq.n	80107a6 <__kernel_rem_pio2+0x35a>
 80107b0:	9b08      	ldr	r3, [sp, #32]
 80107b2:	1c7e      	adds	r6, r7, #1
 80107b4:	18fd      	adds	r5, r7, r3
 80107b6:	ab20      	add	r3, sp, #128	; 0x80
 80107b8:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80107bc:	443c      	add	r4, r7
 80107be:	42b4      	cmp	r4, r6
 80107c0:	da04      	bge.n	80107cc <__kernel_rem_pio2+0x380>
 80107c2:	4627      	mov	r7, r4
 80107c4:	e6c0      	b.n	8010548 <__kernel_rem_pio2+0xfc>
 80107c6:	2401      	movs	r4, #1
 80107c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80107ca:	e7ed      	b.n	80107a8 <__kernel_rem_pio2+0x35c>
 80107cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80107ce:	462f      	mov	r7, r5
 80107d0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80107d4:	f7ef fe16 	bl	8000404 <__aeabi_i2d>
 80107d8:	f04f 0b00 	mov.w	fp, #0
 80107dc:	f04f 0800 	mov.w	r8, #0
 80107e0:	f04f 0900 	mov.w	r9, #0
 80107e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80107e6:	e8e7 0102 	strd	r0, r1, [r7], #8
 80107ea:	3b08      	subs	r3, #8
 80107ec:	9302      	str	r3, [sp, #8]
 80107ee:	9b06      	ldr	r3, [sp, #24]
 80107f0:	459b      	cmp	fp, r3
 80107f2:	dd07      	ble.n	8010804 <__kernel_rem_pio2+0x3b8>
 80107f4:	ab70      	add	r3, sp, #448	; 0x1c0
 80107f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80107fa:	463d      	mov	r5, r7
 80107fc:	e9c3 8900 	strd	r8, r9, [r3]
 8010800:	3601      	adds	r6, #1
 8010802:	e7dc      	b.n	80107be <__kernel_rem_pio2+0x372>
 8010804:	9902      	ldr	r1, [sp, #8]
 8010806:	f10b 0b01 	add.w	fp, fp, #1
 801080a:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 801080e:	9102      	str	r1, [sp, #8]
 8010810:	e875 0102 	ldrd	r0, r1, [r5], #-8
 8010814:	f7ef fe60 	bl	80004d8 <__aeabi_dmul>
 8010818:	4602      	mov	r2, r0
 801081a:	460b      	mov	r3, r1
 801081c:	4640      	mov	r0, r8
 801081e:	4649      	mov	r1, r9
 8010820:	f7ef fca4 	bl	800016c <__adddf3>
 8010824:	4680      	mov	r8, r0
 8010826:	4689      	mov	r9, r1
 8010828:	e7e1      	b.n	80107ee <__kernel_rem_pio2+0x3a2>
 801082a:	3c01      	subs	r4, #1
 801082c:	e752      	b.n	80106d4 <__kernel_rem_pio2+0x288>
 801082e:	f1ca 0200 	rsb	r2, sl, #0
 8010832:	4640      	mov	r0, r8
 8010834:	4649      	mov	r1, r9
 8010836:	f000 fb23 	bl	8010e80 <scalbn>
 801083a:	2200      	movs	r2, #0
 801083c:	4ba5      	ldr	r3, [pc, #660]	; (8010ad4 <__kernel_rem_pio2+0x688>)
 801083e:	4604      	mov	r4, r0
 8010840:	460d      	mov	r5, r1
 8010842:	f7f0 f8cf 	bl	80009e4 <__aeabi_dcmpge>
 8010846:	b1f8      	cbz	r0, 8010888 <__kernel_rem_pio2+0x43c>
 8010848:	2200      	movs	r2, #0
 801084a:	4ba3      	ldr	r3, [pc, #652]	; (8010ad8 <__kernel_rem_pio2+0x68c>)
 801084c:	4620      	mov	r0, r4
 801084e:	4629      	mov	r1, r5
 8010850:	f7ef fe42 	bl	80004d8 <__aeabi_dmul>
 8010854:	f7f0 f8f0 	bl	8000a38 <__aeabi_d2iz>
 8010858:	4606      	mov	r6, r0
 801085a:	f7ef fdd3 	bl	8000404 <__aeabi_i2d>
 801085e:	2200      	movs	r2, #0
 8010860:	4b9c      	ldr	r3, [pc, #624]	; (8010ad4 <__kernel_rem_pio2+0x688>)
 8010862:	f7ef fe39 	bl	80004d8 <__aeabi_dmul>
 8010866:	460b      	mov	r3, r1
 8010868:	4602      	mov	r2, r0
 801086a:	4629      	mov	r1, r5
 801086c:	4620      	mov	r0, r4
 801086e:	f7ef fc7b 	bl	8000168 <__aeabi_dsub>
 8010872:	f7f0 f8e1 	bl	8000a38 <__aeabi_d2iz>
 8010876:	1c7c      	adds	r4, r7, #1
 8010878:	ab0c      	add	r3, sp, #48	; 0x30
 801087a:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 801087e:	f10a 0a18 	add.w	sl, sl, #24
 8010882:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8010886:	e72d      	b.n	80106e4 <__kernel_rem_pio2+0x298>
 8010888:	4620      	mov	r0, r4
 801088a:	4629      	mov	r1, r5
 801088c:	f7f0 f8d4 	bl	8000a38 <__aeabi_d2iz>
 8010890:	ab0c      	add	r3, sp, #48	; 0x30
 8010892:	463c      	mov	r4, r7
 8010894:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8010898:	e724      	b.n	80106e4 <__kernel_rem_pio2+0x298>
 801089a:	ab0c      	add	r3, sp, #48	; 0x30
 801089c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80108a0:	f7ef fdb0 	bl	8000404 <__aeabi_i2d>
 80108a4:	4632      	mov	r2, r6
 80108a6:	463b      	mov	r3, r7
 80108a8:	f7ef fe16 	bl	80004d8 <__aeabi_dmul>
 80108ac:	4642      	mov	r2, r8
 80108ae:	e86b 0102 	strd	r0, r1, [fp], #-8
 80108b2:	464b      	mov	r3, r9
 80108b4:	4630      	mov	r0, r6
 80108b6:	4639      	mov	r1, r7
 80108b8:	f7ef fe0e 	bl	80004d8 <__aeabi_dmul>
 80108bc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80108c0:	4606      	mov	r6, r0
 80108c2:	460f      	mov	r7, r1
 80108c4:	e71f      	b.n	8010706 <__kernel_rem_pio2+0x2ba>
 80108c6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80108ca:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80108ce:	f7ef fe03 	bl	80004d8 <__aeabi_dmul>
 80108d2:	4602      	mov	r2, r0
 80108d4:	460b      	mov	r3, r1
 80108d6:	4650      	mov	r0, sl
 80108d8:	4659      	mov	r1, fp
 80108da:	f7ef fc47 	bl	800016c <__adddf3>
 80108de:	4682      	mov	sl, r0
 80108e0:	468b      	mov	fp, r1
 80108e2:	3601      	adds	r6, #1
 80108e4:	9b04      	ldr	r3, [sp, #16]
 80108e6:	429e      	cmp	r6, r3
 80108e8:	dc01      	bgt.n	80108ee <__kernel_rem_pio2+0x4a2>
 80108ea:	45b0      	cmp	r8, r6
 80108ec:	daeb      	bge.n	80108c6 <__kernel_rem_pio2+0x47a>
 80108ee:	ab48      	add	r3, sp, #288	; 0x120
 80108f0:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80108f4:	e9c3 ab00 	strd	sl, fp, [r3]
 80108f8:	3f01      	subs	r7, #1
 80108fa:	f108 0801 	add.w	r8, r8, #1
 80108fe:	e709      	b.n	8010714 <__kernel_rem_pio2+0x2c8>
 8010900:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8010902:	2b02      	cmp	r3, #2
 8010904:	dc09      	bgt.n	801091a <__kernel_rem_pio2+0x4ce>
 8010906:	2b00      	cmp	r3, #0
 8010908:	dc34      	bgt.n	8010974 <__kernel_rem_pio2+0x528>
 801090a:	d05e      	beq.n	80109ca <__kernel_rem_pio2+0x57e>
 801090c:	9b07      	ldr	r3, [sp, #28]
 801090e:	f003 0007 	and.w	r0, r3, #7
 8010912:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8010916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801091a:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 801091c:	2b03      	cmp	r3, #3
 801091e:	d1f5      	bne.n	801090c <__kernel_rem_pio2+0x4c0>
 8010920:	9a06      	ldr	r2, [sp, #24]
 8010922:	ab48      	add	r3, sp, #288	; 0x120
 8010924:	441a      	add	r2, r3
 8010926:	4615      	mov	r5, r2
 8010928:	4692      	mov	sl, r2
 801092a:	46a3      	mov	fp, r4
 801092c:	f1bb 0f00 	cmp.w	fp, #0
 8010930:	dc7a      	bgt.n	8010a28 <__kernel_rem_pio2+0x5dc>
 8010932:	46aa      	mov	sl, r5
 8010934:	46a3      	mov	fp, r4
 8010936:	f1bb 0f01 	cmp.w	fp, #1
 801093a:	f300 8094 	bgt.w	8010a66 <__kernel_rem_pio2+0x61a>
 801093e:	2700      	movs	r7, #0
 8010940:	463e      	mov	r6, r7
 8010942:	2c01      	cmp	r4, #1
 8010944:	f300 80ae 	bgt.w	8010aa4 <__kernel_rem_pio2+0x658>
 8010948:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 801094c:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 8010950:	9b02      	ldr	r3, [sp, #8]
 8010952:	2b00      	cmp	r3, #0
 8010954:	f040 80b0 	bne.w	8010ab8 <__kernel_rem_pio2+0x66c>
 8010958:	4603      	mov	r3, r0
 801095a:	462a      	mov	r2, r5
 801095c:	9801      	ldr	r0, [sp, #4]
 801095e:	e9c0 2300 	strd	r2, r3, [r0]
 8010962:	4622      	mov	r2, r4
 8010964:	460b      	mov	r3, r1
 8010966:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801096a:	463a      	mov	r2, r7
 801096c:	4633      	mov	r3, r6
 801096e:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8010972:	e7cb      	b.n	801090c <__kernel_rem_pio2+0x4c0>
 8010974:	2000      	movs	r0, #0
 8010976:	9a06      	ldr	r2, [sp, #24]
 8010978:	ab48      	add	r3, sp, #288	; 0x120
 801097a:	441a      	add	r2, r3
 801097c:	4615      	mov	r5, r2
 801097e:	46a0      	mov	r8, r4
 8010980:	4601      	mov	r1, r0
 8010982:	f1b8 0f00 	cmp.w	r8, #0
 8010986:	da3c      	bge.n	8010a02 <__kernel_rem_pio2+0x5b6>
 8010988:	9b02      	ldr	r3, [sp, #8]
 801098a:	2b00      	cmp	r3, #0
 801098c:	d040      	beq.n	8010a10 <__kernel_rem_pio2+0x5c4>
 801098e:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 8010992:	4602      	mov	r2, r0
 8010994:	462b      	mov	r3, r5
 8010996:	9d01      	ldr	r5, [sp, #4]
 8010998:	2601      	movs	r6, #1
 801099a:	e9c5 2300 	strd	r2, r3, [r5]
 801099e:	460b      	mov	r3, r1
 80109a0:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80109a4:	f7ef fbe0 	bl	8000168 <__aeabi_dsub>
 80109a8:	4684      	mov	ip, r0
 80109aa:	460f      	mov	r7, r1
 80109ac:	ad48      	add	r5, sp, #288	; 0x120
 80109ae:	42b4      	cmp	r4, r6
 80109b0:	f105 0508 	add.w	r5, r5, #8
 80109b4:	da2e      	bge.n	8010a14 <__kernel_rem_pio2+0x5c8>
 80109b6:	9b02      	ldr	r3, [sp, #8]
 80109b8:	b10b      	cbz	r3, 80109be <__kernel_rem_pio2+0x572>
 80109ba:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80109be:	4662      	mov	r2, ip
 80109c0:	463b      	mov	r3, r7
 80109c2:	9901      	ldr	r1, [sp, #4]
 80109c4:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80109c8:	e7a0      	b.n	801090c <__kernel_rem_pio2+0x4c0>
 80109ca:	9a06      	ldr	r2, [sp, #24]
 80109cc:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 80109ce:	ab48      	add	r3, sp, #288	; 0x120
 80109d0:	441a      	add	r2, r3
 80109d2:	4615      	mov	r5, r2
 80109d4:	4637      	mov	r7, r6
 80109d6:	2c00      	cmp	r4, #0
 80109d8:	da09      	bge.n	80109ee <__kernel_rem_pio2+0x5a2>
 80109da:	9b02      	ldr	r3, [sp, #8]
 80109dc:	b10b      	cbz	r3, 80109e2 <__kernel_rem_pio2+0x596>
 80109de:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80109e2:	4632      	mov	r2, r6
 80109e4:	463b      	mov	r3, r7
 80109e6:	9901      	ldr	r1, [sp, #4]
 80109e8:	e9c1 2300 	strd	r2, r3, [r1]
 80109ec:	e78e      	b.n	801090c <__kernel_rem_pio2+0x4c0>
 80109ee:	4630      	mov	r0, r6
 80109f0:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80109f4:	4639      	mov	r1, r7
 80109f6:	f7ef fbb9 	bl	800016c <__adddf3>
 80109fa:	3c01      	subs	r4, #1
 80109fc:	4606      	mov	r6, r0
 80109fe:	460f      	mov	r7, r1
 8010a00:	e7e9      	b.n	80109d6 <__kernel_rem_pio2+0x58a>
 8010a02:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8010a06:	f7ef fbb1 	bl	800016c <__adddf3>
 8010a0a:	f108 38ff 	add.w	r8, r8, #4294967295
 8010a0e:	e7b8      	b.n	8010982 <__kernel_rem_pio2+0x536>
 8010a10:	460d      	mov	r5, r1
 8010a12:	e7be      	b.n	8010992 <__kernel_rem_pio2+0x546>
 8010a14:	4660      	mov	r0, ip
 8010a16:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010a1a:	4639      	mov	r1, r7
 8010a1c:	f7ef fba6 	bl	800016c <__adddf3>
 8010a20:	3601      	adds	r6, #1
 8010a22:	4684      	mov	ip, r0
 8010a24:	460f      	mov	r7, r1
 8010a26:	e7c2      	b.n	80109ae <__kernel_rem_pio2+0x562>
 8010a28:	e9da 6700 	ldrd	r6, r7, [sl]
 8010a2c:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 8010a30:	4632      	mov	r2, r6
 8010a32:	463b      	mov	r3, r7
 8010a34:	4640      	mov	r0, r8
 8010a36:	4649      	mov	r1, r9
 8010a38:	f7ef fb98 	bl	800016c <__adddf3>
 8010a3c:	4602      	mov	r2, r0
 8010a3e:	460b      	mov	r3, r1
 8010a40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010a44:	4640      	mov	r0, r8
 8010a46:	4649      	mov	r1, r9
 8010a48:	f7ef fb8e 	bl	8000168 <__aeabi_dsub>
 8010a4c:	4632      	mov	r2, r6
 8010a4e:	463b      	mov	r3, r7
 8010a50:	f7ef fb8c 	bl	800016c <__adddf3>
 8010a54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010a58:	e86a 0102 	strd	r0, r1, [sl], #-8
 8010a5c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010a60:	e9ca 2300 	strd	r2, r3, [sl]
 8010a64:	e762      	b.n	801092c <__kernel_rem_pio2+0x4e0>
 8010a66:	e9da 8900 	ldrd	r8, r9, [sl]
 8010a6a:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 8010a6e:	4642      	mov	r2, r8
 8010a70:	464b      	mov	r3, r9
 8010a72:	4630      	mov	r0, r6
 8010a74:	4639      	mov	r1, r7
 8010a76:	f7ef fb79 	bl	800016c <__adddf3>
 8010a7a:	4602      	mov	r2, r0
 8010a7c:	460b      	mov	r3, r1
 8010a7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010a82:	4630      	mov	r0, r6
 8010a84:	4639      	mov	r1, r7
 8010a86:	f7ef fb6f 	bl	8000168 <__aeabi_dsub>
 8010a8a:	4642      	mov	r2, r8
 8010a8c:	464b      	mov	r3, r9
 8010a8e:	f7ef fb6d 	bl	800016c <__adddf3>
 8010a92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010a96:	e86a 0102 	strd	r0, r1, [sl], #-8
 8010a9a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010a9e:	e9ca 2300 	strd	r2, r3, [sl]
 8010aa2:	e748      	b.n	8010936 <__kernel_rem_pio2+0x4ea>
 8010aa4:	4638      	mov	r0, r7
 8010aa6:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8010aaa:	4631      	mov	r1, r6
 8010aac:	f7ef fb5e 	bl	800016c <__adddf3>
 8010ab0:	3c01      	subs	r4, #1
 8010ab2:	4607      	mov	r7, r0
 8010ab4:	460e      	mov	r6, r1
 8010ab6:	e744      	b.n	8010942 <__kernel_rem_pio2+0x4f6>
 8010ab8:	9b01      	ldr	r3, [sp, #4]
 8010aba:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8010abe:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8010ac2:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8010ac6:	e9c3 0401 	strd	r0, r4, [r3, #4]
 8010aca:	e9c3 1703 	strd	r1, r7, [r3, #12]
 8010ace:	601d      	str	r5, [r3, #0]
 8010ad0:	615e      	str	r6, [r3, #20]
 8010ad2:	e71b      	b.n	801090c <__kernel_rem_pio2+0x4c0>
 8010ad4:	41700000 	.word	0x41700000
 8010ad8:	3e700000 	.word	0x3e700000
 8010adc:	00000000 	.word	0x00000000

08010ae0 <__kernel_sin>:
 8010ae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ae4:	b086      	sub	sp, #24
 8010ae6:	e9cd 2300 	strd	r2, r3, [sp]
 8010aea:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010aee:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8010af2:	4682      	mov	sl, r0
 8010af4:	460c      	mov	r4, r1
 8010af6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8010af8:	da03      	bge.n	8010b02 <__kernel_sin+0x22>
 8010afa:	f7ef ff9d 	bl	8000a38 <__aeabi_d2iz>
 8010afe:	2800      	cmp	r0, #0
 8010b00:	d050      	beq.n	8010ba4 <__kernel_sin+0xc4>
 8010b02:	4652      	mov	r2, sl
 8010b04:	4623      	mov	r3, r4
 8010b06:	4650      	mov	r0, sl
 8010b08:	4621      	mov	r1, r4
 8010b0a:	f7ef fce5 	bl	80004d8 <__aeabi_dmul>
 8010b0e:	4606      	mov	r6, r0
 8010b10:	460f      	mov	r7, r1
 8010b12:	4602      	mov	r2, r0
 8010b14:	460b      	mov	r3, r1
 8010b16:	4650      	mov	r0, sl
 8010b18:	4621      	mov	r1, r4
 8010b1a:	f7ef fcdd 	bl	80004d8 <__aeabi_dmul>
 8010b1e:	a33e      	add	r3, pc, #248	; (adr r3, 8010c18 <__kernel_sin+0x138>)
 8010b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b24:	4680      	mov	r8, r0
 8010b26:	4689      	mov	r9, r1
 8010b28:	4630      	mov	r0, r6
 8010b2a:	4639      	mov	r1, r7
 8010b2c:	f7ef fcd4 	bl	80004d8 <__aeabi_dmul>
 8010b30:	a33b      	add	r3, pc, #236	; (adr r3, 8010c20 <__kernel_sin+0x140>)
 8010b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b36:	f7ef fb17 	bl	8000168 <__aeabi_dsub>
 8010b3a:	4632      	mov	r2, r6
 8010b3c:	463b      	mov	r3, r7
 8010b3e:	f7ef fccb 	bl	80004d8 <__aeabi_dmul>
 8010b42:	a339      	add	r3, pc, #228	; (adr r3, 8010c28 <__kernel_sin+0x148>)
 8010b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b48:	f7ef fb10 	bl	800016c <__adddf3>
 8010b4c:	4632      	mov	r2, r6
 8010b4e:	463b      	mov	r3, r7
 8010b50:	f7ef fcc2 	bl	80004d8 <__aeabi_dmul>
 8010b54:	a336      	add	r3, pc, #216	; (adr r3, 8010c30 <__kernel_sin+0x150>)
 8010b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b5a:	f7ef fb05 	bl	8000168 <__aeabi_dsub>
 8010b5e:	4632      	mov	r2, r6
 8010b60:	463b      	mov	r3, r7
 8010b62:	f7ef fcb9 	bl	80004d8 <__aeabi_dmul>
 8010b66:	a334      	add	r3, pc, #208	; (adr r3, 8010c38 <__kernel_sin+0x158>)
 8010b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b6c:	f7ef fafe 	bl	800016c <__adddf3>
 8010b70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010b74:	b9dd      	cbnz	r5, 8010bae <__kernel_sin+0xce>
 8010b76:	4602      	mov	r2, r0
 8010b78:	460b      	mov	r3, r1
 8010b7a:	4630      	mov	r0, r6
 8010b7c:	4639      	mov	r1, r7
 8010b7e:	f7ef fcab 	bl	80004d8 <__aeabi_dmul>
 8010b82:	a32f      	add	r3, pc, #188	; (adr r3, 8010c40 <__kernel_sin+0x160>)
 8010b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b88:	f7ef faee 	bl	8000168 <__aeabi_dsub>
 8010b8c:	4642      	mov	r2, r8
 8010b8e:	464b      	mov	r3, r9
 8010b90:	f7ef fca2 	bl	80004d8 <__aeabi_dmul>
 8010b94:	4602      	mov	r2, r0
 8010b96:	460b      	mov	r3, r1
 8010b98:	4650      	mov	r0, sl
 8010b9a:	4621      	mov	r1, r4
 8010b9c:	f7ef fae6 	bl	800016c <__adddf3>
 8010ba0:	4682      	mov	sl, r0
 8010ba2:	460c      	mov	r4, r1
 8010ba4:	4650      	mov	r0, sl
 8010ba6:	4621      	mov	r1, r4
 8010ba8:	b006      	add	sp, #24
 8010baa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010bae:	2200      	movs	r2, #0
 8010bb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010bb4:	4b24      	ldr	r3, [pc, #144]	; (8010c48 <__kernel_sin+0x168>)
 8010bb6:	f7ef fc8f 	bl	80004d8 <__aeabi_dmul>
 8010bba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010bbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010bc2:	4640      	mov	r0, r8
 8010bc4:	4649      	mov	r1, r9
 8010bc6:	f7ef fc87 	bl	80004d8 <__aeabi_dmul>
 8010bca:	4602      	mov	r2, r0
 8010bcc:	460b      	mov	r3, r1
 8010bce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010bd2:	f7ef fac9 	bl	8000168 <__aeabi_dsub>
 8010bd6:	4632      	mov	r2, r6
 8010bd8:	463b      	mov	r3, r7
 8010bda:	f7ef fc7d 	bl	80004d8 <__aeabi_dmul>
 8010bde:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010be2:	f7ef fac1 	bl	8000168 <__aeabi_dsub>
 8010be6:	a316      	add	r3, pc, #88	; (adr r3, 8010c40 <__kernel_sin+0x160>)
 8010be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bec:	4606      	mov	r6, r0
 8010bee:	460f      	mov	r7, r1
 8010bf0:	4640      	mov	r0, r8
 8010bf2:	4649      	mov	r1, r9
 8010bf4:	f7ef fc70 	bl	80004d8 <__aeabi_dmul>
 8010bf8:	4602      	mov	r2, r0
 8010bfa:	460b      	mov	r3, r1
 8010bfc:	4630      	mov	r0, r6
 8010bfe:	4639      	mov	r1, r7
 8010c00:	f7ef fab4 	bl	800016c <__adddf3>
 8010c04:	4602      	mov	r2, r0
 8010c06:	460b      	mov	r3, r1
 8010c08:	4650      	mov	r0, sl
 8010c0a:	4621      	mov	r1, r4
 8010c0c:	f7ef faac 	bl	8000168 <__aeabi_dsub>
 8010c10:	e7c6      	b.n	8010ba0 <__kernel_sin+0xc0>
 8010c12:	bf00      	nop
 8010c14:	f3af 8000 	nop.w
 8010c18:	5acfd57c 	.word	0x5acfd57c
 8010c1c:	3de5d93a 	.word	0x3de5d93a
 8010c20:	8a2b9ceb 	.word	0x8a2b9ceb
 8010c24:	3e5ae5e6 	.word	0x3e5ae5e6
 8010c28:	57b1fe7d 	.word	0x57b1fe7d
 8010c2c:	3ec71de3 	.word	0x3ec71de3
 8010c30:	19c161d5 	.word	0x19c161d5
 8010c34:	3f2a01a0 	.word	0x3f2a01a0
 8010c38:	1110f8a6 	.word	0x1110f8a6
 8010c3c:	3f811111 	.word	0x3f811111
 8010c40:	55555549 	.word	0x55555549
 8010c44:	3fc55555 	.word	0x3fc55555
 8010c48:	3fe00000 	.word	0x3fe00000

08010c4c <fabs>:
 8010c4c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010c50:	4770      	bx	lr

08010c52 <finite>:
 8010c52:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8010c56:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8010c5a:	0fc0      	lsrs	r0, r0, #31
 8010c5c:	4770      	bx	lr
	...

08010c60 <floor>:
 8010c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c64:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8010c68:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8010c6c:	2e13      	cmp	r6, #19
 8010c6e:	4602      	mov	r2, r0
 8010c70:	460b      	mov	r3, r1
 8010c72:	4607      	mov	r7, r0
 8010c74:	460c      	mov	r4, r1
 8010c76:	4605      	mov	r5, r0
 8010c78:	dc34      	bgt.n	8010ce4 <floor+0x84>
 8010c7a:	2e00      	cmp	r6, #0
 8010c7c:	da15      	bge.n	8010caa <floor+0x4a>
 8010c7e:	a334      	add	r3, pc, #208	; (adr r3, 8010d50 <floor+0xf0>)
 8010c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c84:	f7ef fa72 	bl	800016c <__adddf3>
 8010c88:	2200      	movs	r2, #0
 8010c8a:	2300      	movs	r3, #0
 8010c8c:	f7ef feb4 	bl	80009f8 <__aeabi_dcmpgt>
 8010c90:	b140      	cbz	r0, 8010ca4 <floor+0x44>
 8010c92:	2c00      	cmp	r4, #0
 8010c94:	da59      	bge.n	8010d4a <floor+0xea>
 8010c96:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8010c9a:	ea57 0503 	orrs.w	r5, r7, r3
 8010c9e:	d001      	beq.n	8010ca4 <floor+0x44>
 8010ca0:	2500      	movs	r5, #0
 8010ca2:	4c2d      	ldr	r4, [pc, #180]	; (8010d58 <floor+0xf8>)
 8010ca4:	4623      	mov	r3, r4
 8010ca6:	462f      	mov	r7, r5
 8010ca8:	e025      	b.n	8010cf6 <floor+0x96>
 8010caa:	4a2c      	ldr	r2, [pc, #176]	; (8010d5c <floor+0xfc>)
 8010cac:	fa42 f806 	asr.w	r8, r2, r6
 8010cb0:	ea01 0208 	and.w	r2, r1, r8
 8010cb4:	4302      	orrs	r2, r0
 8010cb6:	d01e      	beq.n	8010cf6 <floor+0x96>
 8010cb8:	a325      	add	r3, pc, #148	; (adr r3, 8010d50 <floor+0xf0>)
 8010cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cbe:	f7ef fa55 	bl	800016c <__adddf3>
 8010cc2:	2200      	movs	r2, #0
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	f7ef fe97 	bl	80009f8 <__aeabi_dcmpgt>
 8010cca:	2800      	cmp	r0, #0
 8010ccc:	d0ea      	beq.n	8010ca4 <floor+0x44>
 8010cce:	2c00      	cmp	r4, #0
 8010cd0:	bfbe      	ittt	lt
 8010cd2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8010cd6:	fa43 f606 	asrlt.w	r6, r3, r6
 8010cda:	19a4      	addlt	r4, r4, r6
 8010cdc:	2500      	movs	r5, #0
 8010cde:	ea24 0408 	bic.w	r4, r4, r8
 8010ce2:	e7df      	b.n	8010ca4 <floor+0x44>
 8010ce4:	2e33      	cmp	r6, #51	; 0x33
 8010ce6:	dd0a      	ble.n	8010cfe <floor+0x9e>
 8010ce8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8010cec:	d103      	bne.n	8010cf6 <floor+0x96>
 8010cee:	f7ef fa3d 	bl	800016c <__adddf3>
 8010cf2:	4607      	mov	r7, r0
 8010cf4:	460b      	mov	r3, r1
 8010cf6:	4638      	mov	r0, r7
 8010cf8:	4619      	mov	r1, r3
 8010cfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010cfe:	f04f 32ff 	mov.w	r2, #4294967295
 8010d02:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8010d06:	fa22 f808 	lsr.w	r8, r2, r8
 8010d0a:	ea18 0f00 	tst.w	r8, r0
 8010d0e:	d0f2      	beq.n	8010cf6 <floor+0x96>
 8010d10:	a30f      	add	r3, pc, #60	; (adr r3, 8010d50 <floor+0xf0>)
 8010d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d16:	f7ef fa29 	bl	800016c <__adddf3>
 8010d1a:	2200      	movs	r2, #0
 8010d1c:	2300      	movs	r3, #0
 8010d1e:	f7ef fe6b 	bl	80009f8 <__aeabi_dcmpgt>
 8010d22:	2800      	cmp	r0, #0
 8010d24:	d0be      	beq.n	8010ca4 <floor+0x44>
 8010d26:	2c00      	cmp	r4, #0
 8010d28:	da02      	bge.n	8010d30 <floor+0xd0>
 8010d2a:	2e14      	cmp	r6, #20
 8010d2c:	d103      	bne.n	8010d36 <floor+0xd6>
 8010d2e:	3401      	adds	r4, #1
 8010d30:	ea25 0508 	bic.w	r5, r5, r8
 8010d34:	e7b6      	b.n	8010ca4 <floor+0x44>
 8010d36:	2301      	movs	r3, #1
 8010d38:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8010d3c:	fa03 f606 	lsl.w	r6, r3, r6
 8010d40:	4435      	add	r5, r6
 8010d42:	42bd      	cmp	r5, r7
 8010d44:	bf38      	it	cc
 8010d46:	18e4      	addcc	r4, r4, r3
 8010d48:	e7f2      	b.n	8010d30 <floor+0xd0>
 8010d4a:	2500      	movs	r5, #0
 8010d4c:	462c      	mov	r4, r5
 8010d4e:	e7a9      	b.n	8010ca4 <floor+0x44>
 8010d50:	8800759c 	.word	0x8800759c
 8010d54:	7e37e43c 	.word	0x7e37e43c
 8010d58:	bff00000 	.word	0xbff00000
 8010d5c:	000fffff 	.word	0x000fffff

08010d60 <nan>:
 8010d60:	2000      	movs	r0, #0
 8010d62:	4901      	ldr	r1, [pc, #4]	; (8010d68 <nan+0x8>)
 8010d64:	4770      	bx	lr
 8010d66:	bf00      	nop
 8010d68:	7ff80000 	.word	0x7ff80000

08010d6c <rint>:
 8010d6c:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 8010d70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010d72:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 8010d76:	2f13      	cmp	r7, #19
 8010d78:	4602      	mov	r2, r0
 8010d7a:	460b      	mov	r3, r1
 8010d7c:	460c      	mov	r4, r1
 8010d7e:	4605      	mov	r5, r0
 8010d80:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 8010d84:	dc59      	bgt.n	8010e3a <rint+0xce>
 8010d86:	2f00      	cmp	r7, #0
 8010d88:	da2a      	bge.n	8010de0 <rint+0x74>
 8010d8a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010d8e:	4301      	orrs	r1, r0
 8010d90:	d022      	beq.n	8010dd8 <rint+0x6c>
 8010d92:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8010d96:	4301      	orrs	r1, r0
 8010d98:	424d      	negs	r5, r1
 8010d9a:	430d      	orrs	r5, r1
 8010d9c:	4936      	ldr	r1, [pc, #216]	; (8010e78 <rint+0x10c>)
 8010d9e:	0c5c      	lsrs	r4, r3, #17
 8010da0:	0b2d      	lsrs	r5, r5, #12
 8010da2:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 8010da6:	0464      	lsls	r4, r4, #17
 8010da8:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8010dac:	ea45 0304 	orr.w	r3, r5, r4
 8010db0:	e9d1 4500 	ldrd	r4, r5, [r1]
 8010db4:	4620      	mov	r0, r4
 8010db6:	4629      	mov	r1, r5
 8010db8:	f7ef f9d8 	bl	800016c <__adddf3>
 8010dbc:	e9cd 0100 	strd	r0, r1, [sp]
 8010dc0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010dc4:	462b      	mov	r3, r5
 8010dc6:	4622      	mov	r2, r4
 8010dc8:	f7ef f9ce 	bl	8000168 <__aeabi_dsub>
 8010dcc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010dd0:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 8010dd4:	4602      	mov	r2, r0
 8010dd6:	460b      	mov	r3, r1
 8010dd8:	4610      	mov	r0, r2
 8010dda:	4619      	mov	r1, r3
 8010ddc:	b003      	add	sp, #12
 8010dde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010de0:	4926      	ldr	r1, [pc, #152]	; (8010e7c <rint+0x110>)
 8010de2:	4139      	asrs	r1, r7
 8010de4:	ea03 0001 	and.w	r0, r3, r1
 8010de8:	4310      	orrs	r0, r2
 8010dea:	d0f5      	beq.n	8010dd8 <rint+0x6c>
 8010dec:	084b      	lsrs	r3, r1, #1
 8010dee:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 8010df2:	ea52 0501 	orrs.w	r5, r2, r1
 8010df6:	d00c      	beq.n	8010e12 <rint+0xa6>
 8010df8:	ea24 0303 	bic.w	r3, r4, r3
 8010dfc:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8010e00:	2f13      	cmp	r7, #19
 8010e02:	bf0c      	ite	eq
 8010e04:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8010e08:	2500      	movne	r5, #0
 8010e0a:	fa44 f707 	asr.w	r7, r4, r7
 8010e0e:	ea43 0407 	orr.w	r4, r3, r7
 8010e12:	4919      	ldr	r1, [pc, #100]	; (8010e78 <rint+0x10c>)
 8010e14:	4623      	mov	r3, r4
 8010e16:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 8010e1a:	462a      	mov	r2, r5
 8010e1c:	e9d6 4500 	ldrd	r4, r5, [r6]
 8010e20:	4620      	mov	r0, r4
 8010e22:	4629      	mov	r1, r5
 8010e24:	f7ef f9a2 	bl	800016c <__adddf3>
 8010e28:	e9cd 0100 	strd	r0, r1, [sp]
 8010e2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010e30:	4622      	mov	r2, r4
 8010e32:	462b      	mov	r3, r5
 8010e34:	f7ef f998 	bl	8000168 <__aeabi_dsub>
 8010e38:	e7cc      	b.n	8010dd4 <rint+0x68>
 8010e3a:	2f33      	cmp	r7, #51	; 0x33
 8010e3c:	dd05      	ble.n	8010e4a <rint+0xde>
 8010e3e:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 8010e42:	d1c9      	bne.n	8010dd8 <rint+0x6c>
 8010e44:	f7ef f992 	bl	800016c <__adddf3>
 8010e48:	e7c4      	b.n	8010dd4 <rint+0x68>
 8010e4a:	f04f 31ff 	mov.w	r1, #4294967295
 8010e4e:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 8010e52:	fa21 f10c 	lsr.w	r1, r1, ip
 8010e56:	4208      	tst	r0, r1
 8010e58:	d0be      	beq.n	8010dd8 <rint+0x6c>
 8010e5a:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 8010e5e:	bf18      	it	ne
 8010e60:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 8010e64:	ea4f 0351 	mov.w	r3, r1, lsr #1
 8010e68:	bf1e      	ittt	ne
 8010e6a:	ea20 0303 	bicne.w	r3, r0, r3
 8010e6e:	fa45 fc0c 	asrne.w	ip, r5, ip
 8010e72:	ea43 050c 	orrne.w	r5, r3, ip
 8010e76:	e7cc      	b.n	8010e12 <rint+0xa6>
 8010e78:	08012c40 	.word	0x08012c40
 8010e7c:	000fffff 	.word	0x000fffff

08010e80 <scalbn>:
 8010e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e82:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8010e86:	4604      	mov	r4, r0
 8010e88:	460d      	mov	r5, r1
 8010e8a:	4617      	mov	r7, r2
 8010e8c:	460b      	mov	r3, r1
 8010e8e:	b996      	cbnz	r6, 8010eb6 <scalbn+0x36>
 8010e90:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010e94:	4303      	orrs	r3, r0
 8010e96:	d039      	beq.n	8010f0c <scalbn+0x8c>
 8010e98:	4b35      	ldr	r3, [pc, #212]	; (8010f70 <scalbn+0xf0>)
 8010e9a:	2200      	movs	r2, #0
 8010e9c:	f7ef fb1c 	bl	80004d8 <__aeabi_dmul>
 8010ea0:	4b34      	ldr	r3, [pc, #208]	; (8010f74 <scalbn+0xf4>)
 8010ea2:	4604      	mov	r4, r0
 8010ea4:	429f      	cmp	r7, r3
 8010ea6:	460d      	mov	r5, r1
 8010ea8:	da0f      	bge.n	8010eca <scalbn+0x4a>
 8010eaa:	a32d      	add	r3, pc, #180	; (adr r3, 8010f60 <scalbn+0xe0>)
 8010eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eb0:	f7ef fb12 	bl	80004d8 <__aeabi_dmul>
 8010eb4:	e006      	b.n	8010ec4 <scalbn+0x44>
 8010eb6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8010eba:	4296      	cmp	r6, r2
 8010ebc:	d10a      	bne.n	8010ed4 <scalbn+0x54>
 8010ebe:	4602      	mov	r2, r0
 8010ec0:	f7ef f954 	bl	800016c <__adddf3>
 8010ec4:	4604      	mov	r4, r0
 8010ec6:	460d      	mov	r5, r1
 8010ec8:	e020      	b.n	8010f0c <scalbn+0x8c>
 8010eca:	460b      	mov	r3, r1
 8010ecc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8010ed0:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8010ed4:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8010ed8:	19b9      	adds	r1, r7, r6
 8010eda:	4291      	cmp	r1, r2
 8010edc:	dd0e      	ble.n	8010efc <scalbn+0x7c>
 8010ede:	a322      	add	r3, pc, #136	; (adr r3, 8010f68 <scalbn+0xe8>)
 8010ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ee4:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8010ee8:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8010eec:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8010ef0:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8010ef4:	4820      	ldr	r0, [pc, #128]	; (8010f78 <scalbn+0xf8>)
 8010ef6:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8010efa:	e7d9      	b.n	8010eb0 <scalbn+0x30>
 8010efc:	2900      	cmp	r1, #0
 8010efe:	dd08      	ble.n	8010f12 <scalbn+0x92>
 8010f00:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010f04:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010f08:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8010f0c:	4620      	mov	r0, r4
 8010f0e:	4629      	mov	r1, r5
 8010f10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010f12:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8010f16:	da16      	bge.n	8010f46 <scalbn+0xc6>
 8010f18:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010f1c:	429f      	cmp	r7, r3
 8010f1e:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8010f22:	dd08      	ble.n	8010f36 <scalbn+0xb6>
 8010f24:	4c15      	ldr	r4, [pc, #84]	; (8010f7c <scalbn+0xfc>)
 8010f26:	4814      	ldr	r0, [pc, #80]	; (8010f78 <scalbn+0xf8>)
 8010f28:	f363 74df 	bfi	r4, r3, #31, #1
 8010f2c:	a30e      	add	r3, pc, #56	; (adr r3, 8010f68 <scalbn+0xe8>)
 8010f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f32:	4621      	mov	r1, r4
 8010f34:	e7bc      	b.n	8010eb0 <scalbn+0x30>
 8010f36:	4c12      	ldr	r4, [pc, #72]	; (8010f80 <scalbn+0x100>)
 8010f38:	4812      	ldr	r0, [pc, #72]	; (8010f84 <scalbn+0x104>)
 8010f3a:	f363 74df 	bfi	r4, r3, #31, #1
 8010f3e:	a308      	add	r3, pc, #32	; (adr r3, 8010f60 <scalbn+0xe0>)
 8010f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f44:	e7f5      	b.n	8010f32 <scalbn+0xb2>
 8010f46:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010f4a:	3136      	adds	r1, #54	; 0x36
 8010f4c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010f50:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8010f54:	4620      	mov	r0, r4
 8010f56:	4629      	mov	r1, r5
 8010f58:	2200      	movs	r2, #0
 8010f5a:	4b0b      	ldr	r3, [pc, #44]	; (8010f88 <scalbn+0x108>)
 8010f5c:	e7a8      	b.n	8010eb0 <scalbn+0x30>
 8010f5e:	bf00      	nop
 8010f60:	c2f8f359 	.word	0xc2f8f359
 8010f64:	01a56e1f 	.word	0x01a56e1f
 8010f68:	8800759c 	.word	0x8800759c
 8010f6c:	7e37e43c 	.word	0x7e37e43c
 8010f70:	43500000 	.word	0x43500000
 8010f74:	ffff3cb0 	.word	0xffff3cb0
 8010f78:	8800759c 	.word	0x8800759c
 8010f7c:	7e37e43c 	.word	0x7e37e43c
 8010f80:	01a56e1f 	.word	0x01a56e1f
 8010f84:	c2f8f359 	.word	0xc2f8f359
 8010f88:	3c900000 	.word	0x3c900000

08010f8c <_init>:
 8010f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f8e:	bf00      	nop
 8010f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010f92:	bc08      	pop	{r3}
 8010f94:	469e      	mov	lr, r3
 8010f96:	4770      	bx	lr

08010f98 <_fini>:
 8010f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f9a:	bf00      	nop
 8010f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010f9e:	bc08      	pop	{r3}
 8010fa0:	469e      	mov	lr, r3
 8010fa2:	4770      	bx	lr
