# Loading project Practice
# Compile of mod13.v was successful.
# Load canceled
# Compile of mod13.v was successful.
vsim work.mod13
# vsim work.mod13 
# Start time: 20:18:36 on Aug 26,2023
# Loading work.mod13
# Loading work.master_slave
add wave -position insertpoint sim:/mod13/*
force -freeze sim:/mod13/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/mod13/clr 0 0
run
noforce sim:/mod13/clr
run
run
run
run
run
run
run
run
run
run
run
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 1350 ps ###############
#       Signal: /mod13/q @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms4/n1 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n4 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n5 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/qb @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms4/n2 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n3 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n6 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/q @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms3/n1 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n4 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n5 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/qb @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms4/ct @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n2 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n3 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n6 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/q @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms2/n6 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms2/n3 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/ct @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/qb @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms2/n5 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms2/n4 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#   Active process: /mod13/ms2/#NAND#7 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:7
#   Active process: /mod13/ms2/#NAND#13 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:13
#   Active process: /mod13/ms2/#NAND#5 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:5
#   Active process: /mod13/ms2/#NAND#14 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:14
#   Active process: /mod13/ms2/#NAND#8 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:8
#   Active process: /mod13/ms2/#NAND#12 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:12
#   Active process: /mod13/ms2/#NAND#6 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:6
#   Active process: /mod13/ms2/#NAND#15 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:15
#   Active process: /mod13/ms3/#NOT#10 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:10
#   Active process: /mod13/ms3/#NAND#12 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:12
#   Active process: /mod13/ms3/#NAND#8 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:8
#   Active process: /mod13/ms3/#NAND#5 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:5
#   Active process: /mod13/ms3/#NAND#14 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:14
#   Active process: /mod13/ms3/#NAND#13 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:13
#   Active process: /mod13/ms3/#NAND#7 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:7
#   Active process: /mod13/ms3/#NAND#6 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:6
#   Active process: /mod13/ms3/#NAND#15 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:15
#   Active process: /mod13/ms4/#NOT#10 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:10
#   Active process: /mod13/ms4/#NAND#12 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:12
#   Active process: /mod13/ms4/#NAND#8 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:8
#   Active process: /mod13/ms4/#NAND#5 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:5
#   Active process: /mod13/ms4/#NAND#14 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:14
#   Active process: /mod13/ms4/#NAND#13 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:13
#   Active process: /mod13/ms4/#NAND#7 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:7
#   Active process: /mod13/ms4/#NAND#6 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:6
#   Active process: /mod13/ms4/#NAND#15 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:15
#   Active process: /mod13/#NAND#13 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/mod13.v:13
#       Signal: /mod13/qb @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms4/n2 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n3 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n6 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/q @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms4/n1 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n4 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n5 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/ct @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/qb @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms3/n2 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n3 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n6 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/q @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms3/n1 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n4 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n5 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/ct @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/qb @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms2/n5 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms2/n4 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/q @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms2/n6 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms2/n3 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#   Active process: /mod13/ms2/#NAND#8 @ sub-iteration 3
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:8
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1350 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1350 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1350 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1350 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1350 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1350 ps.
quit -sim
# End time: 20:37:11 on Aug 26,2023, Elapsed time: 0:18:35
# Errors: 6, Warnings: 4
# Compile of mod13.v was successful.
vsim work.mod13
# vsim work.mod13 
# Start time: 20:41:59 on Aug 26,2023
# Loading work.mod13
# Loading work.master_slave
add wave -position insertpoint  \
sim:/mod13/clk \
sim:/mod13/clr \
sim:/mod13/q
force -freeze sim:/mod13/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/mod13/clr 0 0
run
noforce sim:/mod13/clr
run
run
run
run
run
run
run
run
run
run
run
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 1350 ps ###############
#       Signal: /mod13/qb @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms4/n2 @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n3 @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n6 @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/q @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms4/n1 @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n4 @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n5 @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/ct @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/qb @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms3/n2 @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n3 @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n6 @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/q @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms3/n1 @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n4 @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n5 @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/w @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:13)
#       Signal: /mod13/ms3/ct @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/qb @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms2/n5 @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms2/n4 @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/q @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms2/n6 @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms2/n3 @ sub-iteration 0 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#   Active process: /mod13/ms2/#NAND#8 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:8
#   Active process: /mod13/ms2/#NAND#12 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:12
#   Active process: /mod13/ms2/#NAND#6 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:6
#   Active process: /mod13/ms2/#NAND#15 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:15
#   Active process: /mod13/ms3/#NOT#10 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:10
#   Active process: /mod13/#OR#13 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/mod13.v:13
#   Active process: /mod13/ms2/#NAND#7 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:7
#   Active process: /mod13/ms2/#NAND#13 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:13
#   Active process: /mod13/ms2/#NAND#5 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:5
#   Active process: /mod13/ms2/#NAND#14 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:14
#   Active process: /mod13/ms3/#NAND#13 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:13
#   Active process: /mod13/ms3/#NAND#7 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:7
#   Active process: /mod13/ms3/#NAND#6 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:6
#   Active process: /mod13/ms4/#NOT#10 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:10
#   Active process: /mod13/ms3/#NAND#15 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:15
#   Active process: /mod13/ms3/#NAND#12 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:12
#   Active process: /mod13/ms3/#NAND#8 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:8
#   Active process: /mod13/ms3/#NAND#5 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:5
#   Active process: /mod13/ms3/#NAND#14 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:14
#   Active process: /mod13/ms4/#NAND#13 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:13
#   Active process: /mod13/ms4/#NAND#7 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:7
#   Active process: /mod13/ms4/#NAND#6 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:6
#   Active process: /mod13/#NAND#14 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/mod13.v:14
#   Active process: /mod13/ms4/#NAND#15 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:15
#   Active process: /mod13/ms4/#NAND#12 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:12
#   Active process: /mod13/ms4/#NAND#8 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:8
#   Active process: /mod13/ms4/#NAND#5 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:5
#   Active process: /mod13/ms4/#NAND#14 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:14
#       Signal: /mod13/q @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms4/n1 @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n4 @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n5 @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/qb @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms4/n2 @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n3 @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n6 @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/q @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms3/n1 @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n4 @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n5 @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/qb @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms4/ct @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n2 @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n3 @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms3/n6 @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/q @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms2/n6 @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms2/n3 @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/w @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:13)
#       Signal: /mod13/ms3/ct @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/qb @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms2/n5 @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms2/n4 @ sub-iteration 2 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#   Active process: /mod13/ms2/#NAND#7 @ sub-iteration 3
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:7
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1350 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1350 ps.
quit -sim
# End time: 20:45:59 on Aug 26,2023, Elapsed time: 0:04:00
# Errors: 2, Warnings: 2
# Compile of MOD10.v was successful.
# Compile of mod13.v was successful.
# Compile of mod13.v was successful.
vsim work.mod13
# vsim work.mod13 
# Start time: 20:46:45 on Aug 26,2023
# Loading work.mod13
# Loading work.master_slave
add wave -position insertpoint  \
sim:/mod13/clk \
sim:/mod13/clr \
sim:/mod13/q
force -freeze sim:/mod13/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/mod13/clr 0 0
run
force -freeze sim:/mod13/clr St1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
noforce sim:/mod13/clr
run
run
run
run
run
run
run
run
run
run
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 2850 ps ###############
#       Signal: /mod13/q @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms4/n6 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n3 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/qb @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms4/n5 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n4 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#   Active process: /mod13/ms4/#NAND#7 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:7
#   Active process: /mod13/ms4/#NAND#13 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:13
#   Active process: /mod13/ms4/#NAND#5 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:5
#   Active process: /mod13/ms4/#NAND#14 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:14
#   Active process: /mod13/ms4/#NAND#8 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:8
#   Active process: /mod13/ms4/#NAND#12 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:12
#   Active process: /mod13/ms4/#NAND#6 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:6
#   Active process: /mod13/ms4/#NAND#15 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:15
#   Active process: /mod13/#NAND#14 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/mod13.v:14
#       Signal: /mod13/qb @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms4/n5 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n4 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/q @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms4/n6 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n3 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#   Active process: /mod13/ms4/#NAND#8 @ sub-iteration 3
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:8
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 2850 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 2850 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 2850 ps.
# Compile of mod13.v was successful.
vsim work.mod13
# End time: 20:50:59 on Aug 26,2023, Elapsed time: 0:04:14
# Errors: 3, Warnings: 5
# vsim work.mod13 
# Start time: 20:50:59 on Aug 26,2023
# Loading work.mod13
# Loading work.master_slave
add wave -position insertpoint  \
sim:/mod13/clk \
sim:/mod13/clr \
sim:/mod13/q
force -freeze sim:/mod13/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/mod13/clr 0 0
run
force -freeze sim:/mod13/clr St0 0
noforce sim:/mod13/clr
run
run
run
run
run
run
run
run
run
run
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 1250 ps ###############
#       Signal: /mod13/q @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms4/n6 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n3 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/qb @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms4/n5 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n4 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#   Active process: /mod13/ms4/#NAND#7 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:7
#   Active process: /mod13/ms4/#NAND#13 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:13
#   Active process: /mod13/ms4/#NAND#5 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:5
#   Active process: /mod13/ms4/#NAND#14 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:14
#   Active process: /mod13/ms4/#NAND#8 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:8
#   Active process: /mod13/ms4/#NAND#12 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:12
#   Active process: /mod13/ms4/#NAND#6 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:6
#   Active process: /mod13/ms4/#NAND#15 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:15
#   Active process: /mod13/#NAND#14 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/mod13.v:14
#       Signal: /mod13/qb @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms4/n5 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n4 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/q @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms4/n6 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n3 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#   Active process: /mod13/ms4/#NAND#8 @ sub-iteration 3
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:8
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1250 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1250 ps.
quit -sim
# End time: 20:52:17 on Aug 26,2023, Elapsed time: 0:01:18
# Errors: 2, Warnings: 1
vsim work.mod10
# vsim work.mod10 
# Start time: 20:52:26 on Aug 26,2023
# Loading work.mod10
# Loading work.master_slave
add wave -position insertpoint  \
sim:/mod10/clr \
sim:/mod10/clk \
sim:/mod10/q
add wave -position insertpoint  \
sim:/mod10/qb
run
force -freeze sim:/mod10/clr 0 0
force -freeze sim:/mod10/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
noforce sim:/mod10/clk
run
run
restart -f
force -freeze sim:/mod10/clr 0 0
force -freeze sim:/mod10/clk 0 0
run
noforce sim:/mod10/clr
run
run
noforce sim:/mod10/clr
run
force -freeze sim:/mod10/clr St0 0
run
run
run
run
run
run
run
restart -f
force -freeze sim:/mod10/clr 0 0
force -freeze sim:/mod10/clk 1 0, 0 {50 ps} -r 100
run
force -freeze sim:/mod10/clr St1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 20:56:15 on Aug 26,2023, Elapsed time: 0:03:49
# Errors: 0, Warnings: 1
# Compile of MOD10.v was successful.
vsim work.master_slave
# vsim work.master_slave 
# Start time: 21:06:26 on Aug 26,2023
# Loading work.master_slave
add wave -position insertpoint  \
sim:/master_slave/j \
sim:/master_slave/k \
sim:/master_slave/clk \
sim:/master_slave/clr \
sim:/master_slave/q \
sim:/master_slave/qb
force -freeze sim:/master_slave/j 0 0
force -freeze sim:/master_slave/k 0 0
force -freeze sim:/master_slave/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/master_slave/clr 0 0
run
force -freeze sim:/master_slave/clr 1 0
run
run
run
force -freeze sim:/master_slave/j St1 0
run
force -freeze sim:/master_slave/j St0 0
force -freeze sim:/master_slave/k St1 0
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/master_slave/j 1 0
force -freeze sim:/master_slave/k 1 0
force -freeze sim:/master_slave/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/master_slave/clr 0 0
run
force -freeze sim:/master_slave/clr 1 0
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 21:17:56 on Aug 26,2023, Elapsed time: 0:11:30
# Errors: 0, Warnings: 1
# Compile of MOD10.v was successful.
# Compile of MOD10.v was successful.
vsim work.mod10
# vsim work.mod10 
# Start time: 21:20:25 on Aug 26,2023
# Loading work.mod10
# Loading work.master_slave
add wave -position insertpoint  \
sim:/mod10/clk
add wave -position insertpoint  \
sim:/mod10/q
add wave -position insertpoint  \
sim:/mod10/clr
force -freeze sim:/mod10/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/mod10/clr 0 0
run
force -freeze sim:/mod10/clr St1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
noforce sim:/mod10/clr
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/mod10/qb
run
run
run
run
run
run
run
run
run
run
# Compile of MOD10.v was successful.
quit -sim
# End time: 21:23:07 on Aug 26,2023, Elapsed time: 0:02:42
# Errors: 0, Warnings: 4
# Compile of mod13.v was successful.
# Compile of mod13.v was successful.
# Compile of mod13.v was successful.
vsim work.mod13
# vsim work.mod13 
# Start time: 21:23:34 on Aug 26,2023
# Loading work.mod13
# Loading work.master_slave
add wave -position insertpoint  \
sim:/mod13/clk \
sim:/mod13/clr \
sim:/mod13/q
force -freeze sim:/mod13/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/mod13/clr 0 0
run
noforce sim:/mod13/clr
run
run
run
run
run
run
run
run
run
run
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 1250 ps ###############
#       Signal: /mod13/q @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms4/n6 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n3 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/qb @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms4/n5 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n4 @ sub-iteration 0 at Value St1 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#   Active process: /mod13/ms4/#NAND#7 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:7
#   Active process: /mod13/ms4/#NAND#13 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:13
#   Active process: /mod13/ms4/#NAND#5 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:5
#   Active process: /mod13/ms4/#NAND#14 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:14
#   Active process: /mod13/ms4/#NAND#8 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:8
#   Active process: /mod13/ms4/#NAND#12 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:12
#   Active process: /mod13/#NAND#7 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/mod13.v:7
#   Active process: /mod13/ms4/#NAND#6 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:6
#   Active process: /mod13/ms4/#NAND#15 @ sub-iteration 1
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:15
#       Signal: /mod13/qb @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:6)
#       Signal: /mod13/ms4/n5 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n4 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/q @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/mod13.v:4)
#       Signal: /mod13/ms4/n6 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#       Signal: /mod13/ms4/n3 @ sub-iteration 2 at Value St0 (/home/silicon/HDL/LastDayPractice/JK_flip_flop.v:4)
#   Active process: /mod13/ms4/#NAND#8 @ sub-iteration 3
#     Source: /home/silicon/HDL/LastDayPractice/JK_flip_flop.v:8
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1250 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1250 ps.
quit -sim
# End time: 21:26:42 on Aug 26,2023, Elapsed time: 0:03:08
# Errors: 2, Warnings: 4
# Compile of mod13.v was successful.
# Compile of mod13.v was successful.
vsim work.mod13
# vsim work.mod13 
# Start time: 21:26:54 on Aug 26,2023
# Loading work.mod13
# Loading work.master_slave
add wave -position insertpoint  \
sim:/mod13/clk \
sim:/mod13/clr
add wave -position insertpoint  \
sim:/mod13/q
force -freeze sim:/mod13/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/mod13/clr 0 0
run
noforce sim:/mod13/clr
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 21:28:44 on Aug 26,2023, Elapsed time: 0:01:50
# Errors: 0, Warnings: 3
# Compile of mod13.v failed with 3 errors.
# Compile of mod13.v failed with 3 errors.
# Compile of mod13.v failed with 3 errors.
# Compile of mod13.v failed with 3 errors.
# Compile of mod13.v failed with 3 errors.
# Compile of mod13.v was successful.
vsim work.mod13
# vsim work.mod13 
# Start time: 21:30:00 on Aug 26,2023
# Loading work.mod13
# Loading work.master_slave
add wave -position insertpoint  \
sim:/mod13/clk \
sim:/mod13/clr
add wave -position insertpoint  \
sim:/mod13/q
force -freeze sim:/mod13/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/mod13/clr 0 0
run
run
noforce sim:/mod13/clr
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 21:30:52 on Aug 26,2023, Elapsed time: 0:00:52
# Errors: 0, Warnings: 7
# Compile of mod13.v was successful.
vsim work.mod10
# vsim work.mod10 
# Start time: 21:31:50 on Aug 26,2023
# Loading work.mod10
# Loading work.master_slave
add wave -position insertpoint  \
sim:/mod10/clk
add wave -position insertpoint  \
sim:/mod10/q
add wave -position insertpoint  \
sim:/mod10/clr
force -freeze sim:/mod10/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/mod10/clr 0 0
run
noforce sim:/mod10/clr
run
run
run
run
run
run
run
run
run
run
run
# End time: 21:33:12 on Aug 26,2023, Elapsed time: 0:01:22
# Errors: 0, Warnings: 2
