

================================================================
== Vitis HLS Report for 'Block_entry211_proc'
================================================================
* Date:           Sat Jan 17 14:13:18 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_proj_split
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.217 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|      130|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      130|       29|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_done           |   9|          2|    1|          2|
    |processed_bytes   |   9|          2|   64|        128|
    |processed_cycles  |   9|          2|   64|        128|
    +------------------+----+-----------+-----+-----------+
    |Total             |  27|          6|  129|        258|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   1|   0|    1|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |processed_bytes_preg   |  64|   0|   64|          0|
    |processed_cycles_preg  |  64|   0|   64|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 130|   0|  130|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Block_entry211_proc|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Block_entry211_proc|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Block_entry211_proc|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Block_entry211_proc|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  Block_entry211_proc|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Block_entry211_proc|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Block_entry211_proc|  return value|
|p_read                   |   in|   64|     ap_none|               p_read|        scalar|
|processed_bytes          |  out|   64|      ap_vld|      processed_bytes|       pointer|
|processed_bytes_ap_vld   |  out|    1|      ap_vld|      processed_bytes|       pointer|
|processed_cycles         |  out|   64|      ap_vld|     processed_cycles|       pointer|
|processed_cycles_ap_vld  |  out|    1|      ap_vld|     processed_cycles|       pointer|
+-------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 2 [1/1] (1.21ns)   --->   "%p_read_3 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:222]   --->   Operation 2 'read' 'p_read_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%write_ln222 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %processed_bytes, i64 %p_read_3" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:222]   --->   Operation 3 'write' 'write_ln222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%write_ln223 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %processed_cycles, i64 %p_read_3" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:223]   --->   Operation 4 'write' 'write_ln223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 5 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ processed_bytes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ processed_cycles]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_3    (read ) [ 00]
write_ln222 (write) [ 00]
write_ln223 (write) [ 00]
ret_ln0     (ret  ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="processed_bytes">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processed_bytes"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="processed_cycles">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processed_cycles"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1004" name="p_read_3_read_fu_10">
<pin_list>
<pin id="11" dir="0" index="0" bw="64" slack="0"/>
<pin id="12" dir="0" index="1" bw="64" slack="0"/>
<pin id="13" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="16" class="1004" name="write_ln222_write_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="0" slack="0"/>
<pin id="18" dir="0" index="1" bw="64" slack="0"/>
<pin id="19" dir="0" index="2" bw="64" slack="0"/>
<pin id="20" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="write_ln223_write_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="0" slack="0"/>
<pin id="26" dir="0" index="1" bw="64" slack="0"/>
<pin id="27" dir="0" index="2" bw="64" slack="0"/>
<pin id="28" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln223/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="14"><net_src comp="6" pin="0"/><net_sink comp="10" pin=0"/></net>

<net id="15"><net_src comp="0" pin="0"/><net_sink comp="10" pin=1"/></net>

<net id="21"><net_src comp="8" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="22"><net_src comp="2" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="23"><net_src comp="10" pin="2"/><net_sink comp="16" pin=2"/></net>

<net id="29"><net_src comp="8" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="30"><net_src comp="4" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="31"><net_src comp="10" pin="2"/><net_sink comp="24" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: processed_bytes | {1 }
	Port: processed_cycles | {1 }
 - Input state : 
	Port: Block_entry211_proc : p_read | {1 }
	Port: Block_entry211_proc : processed_bytes | {}
	Port: Block_entry211_proc : processed_cycles | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|   read   |   p_read_3_read_fu_10   |
|----------|-------------------------|
|   write  | write_ln222_write_fu_16 |
|          | write_ln223_write_fu_24 |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
