# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab2.srcs/sources_1/new/regr.vhd" \
"../../../../Lab2.srcs/sources_1/new/sqrt.vhd" \
"../../../../Lab2.srcs/sources_1/new/sqrtPath.vhd" \
"../../../../Lab2.srcs/sources_1/new/sqrtctl.vhd" \
"../../../../Lab2.srcs/sim_1/new/sqrt_tb.vhd" \

# Do not sort compile order
nosort
