{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665765129625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665765129626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 11:32:08 2022 " "Processing started: Fri Oct 14 11:32:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665765129626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765129626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765129627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665765129806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665765129806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i5SEXT.sv 1 1 " "Found 1 design units, including 1 entities, in source file i5SEXT.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i5SEXT " "Found entity 1: i5SEXT" {  } { { "i5SEXT.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/i5SEXT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferMUX.sv 1 1 " "Found 1 design units, including 1 entities, in source file bufferMUX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bufferMUX " "Found entity 1: bufferMUX" {  } { { "bufferMUX.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "provided/test_memory.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file provided/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "provided/synchronizers.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135271 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "provided/synchronizers.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135271 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "provided/synchronizers.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "provided/slc3_testtop.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "provided/slc3_sramtop.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665765135272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "provided/slc3_sramtop.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665765135272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "provided/slc3_sramtop.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/SLC3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file provided/SLC3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "provided/SLC3_2.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "provided/slc3.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "provided/memory_contents.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/memory_contents.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/Mem2IO.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/Mem2IO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "provided/Mem2IO.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/ISDU.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/ISDU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "provided/ISDU.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "provided/Instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file provided/Instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "provided/Instantiateram.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg_16.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "o16MUX21.sv 1 1 " "Found 1 design units, including 1 entities, in source file o16MUX21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 o16MUX21 " "Found entity 1: o16MUX21" {  } { { "o16MUX21.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/o16MUX21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "o3MUX.sv 1 1 " "Found 1 design units, including 1 entities, in source file o3MUX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 o3MUX " "Found entity 1: o3MUX" {  } { { "o3MUX.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/o3MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "o16MUX31.sv 1 1 " "Found 1 design units, including 1 entities, in source file o16MUX31.sv" { { "Info" "ISGN_ENTITY_NAME" "1 o16MUX31 " "Found entity 1: o16MUX31" {  } { { "o16MUX31.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/o16MUX31.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "o16MUX41.sv 1 1 " "Found 1 design units, including 1 entities, in source file o16MUX41.sv" { { "Info" "ISGN_ENTITY_NAME" "1 o16MUX41 " "Found entity 1: o16MUX41" {  } { { "o16MUX41.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/o16MUX41.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i6SEXT.sv 1 1 " "Found 1 design units, including 1 entities, in source file i6SEXT.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i6SEXT " "Found entity 1: i6SEXT" {  } { { "i6SEXT.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/i6SEXT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i9SEXT.sv 1 1 " "Found 1 design units, including 1 entities, in source file i9SEXT.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i9SEXT " "Found entity 1: i9SEXT" {  } { { "i9SEXT.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/i9SEXT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i11SEXT.sv 1 1 " "Found 1 design units, including 1 entities, in source file i11SEXT.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i11SEXT " "Found entity 1: i11SEXT" {  } { { "i11SEXT.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/i11SEXT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135281 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665765135281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file HexDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_L51.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_L51.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_L51 " "Found entity 1: testbench_L51" {  } { { "testbench_L51.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/testbench_L51.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BEN_cal.sv 1 1 " "Found 1 design units, including 1 entities, in source file BEN_cal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN_cal " "Found entity 1: BEN_cal" {  } { { "BEN_cal.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/BEN_cal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_L52.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_L52.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_L52 " "Found entity 1: testbench_L52" {  } { { "testbench_L52.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/testbench_L52.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665765135284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765135284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_testtop " "Elaborating entity \"slc3_testtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665765135319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "provided/slc3_testtop.sv" "button_sync\[0\]" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "provided/slc3_testtop.sv" "slc" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_drivers\[0\]\"" {  } { { "provided/slc3.sv" "hex_drivers\[0\]" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferMUX slc3:slc\|bufferMUX:bufferMUX " "Elaborating entity \"bufferMUX\" for hierarchy \"slc3:slc\|bufferMUX:bufferMUX\"" {  } { { "provided/slc3.sv" "bufferMUX" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135340 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bufferMUX.sv(10) " "Verilog HDL Case Statement information at bufferMUX.sv(10): all case item expressions in this case statement are onehot" {  } { { "bufferMUX.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/bufferMUX.sv" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1665765135340 "|slc3_testtop|slc3:slc|bufferMUX:bufferMUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "o16MUX21 slc3:slc\|o16MUX21:MIO " "Elaborating entity \"o16MUX21\" for hierarchy \"slc3:slc\|o16MUX21:MIO\"" {  } { { "provided/slc3.sv" "MIO" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i6SEXT slc3:slc\|i6SEXT:i6 " "Elaborating entity \"i6SEXT\" for hierarchy \"slc3:slc\|i6SEXT:i6\"" {  } { { "provided/slc3.sv" "i6" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i9SEXT slc3:slc\|i9SEXT:i9 " "Elaborating entity \"i9SEXT\" for hierarchy \"slc3:slc\|i9SEXT:i9\"" {  } { { "provided/slc3.sv" "i9" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i11SEXT slc3:slc\|i11SEXT:i11 " "Elaborating entity \"i11SEXT\" for hierarchy \"slc3:slc\|i11SEXT:i11\"" {  } { { "provided/slc3.sv" "i11" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "o16MUX41 slc3:slc\|o16MUX41:ADDR2 " "Elaborating entity \"o16MUX41\" for hierarchy \"slc3:slc\|o16MUX41:ADDR2\"" {  } { { "provided/slc3.sv" "ADDR2" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i5SEXT slc3:slc\|i5SEXT:i5 " "Elaborating entity \"i5SEXT\" for hierarchy \"slc3:slc\|i5SEXT:i5\"" {  } { { "provided/slc3.sv" "i5" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU slc3:slc\|ALU:Compute " "Elaborating entity \"ALU\" for hierarchy \"slc3:slc\|ALU:Compute\"" {  } { { "provided/slc3.sv" "Compute" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 slc3:slc\|reg_16:MAR_reg " "Elaborating entity \"reg_16\" for hierarchy \"slc3:slc\|reg_16:MAR_reg\"" {  } { { "provided/slc3.sv" "MAR_reg" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file slc3:slc\|reg_file:regfile " "Elaborating entity \"reg_file\" for hierarchy \"slc3:slc\|reg_file:regfile\"" {  } { { "provided/slc3.sv" "regfile" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "o3MUX slc3:slc\|reg_file:regfile\|o3MUX:Destination " "Elaborating entity \"o3MUX\" for hierarchy \"slc3:slc\|reg_file:regfile\|o3MUX:Destination\"" {  } { { "reg_file.sv" "Destination" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/reg_file.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN_cal slc3:slc\|BEN_cal:Br_En " "Elaborating entity \"BEN_cal\" for hierarchy \"slc3:slc\|BEN_cal:Br_En\"" {  } { { "provided/slc3.sv" "Br_En" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "provided/slc3.sv" "memory_subsystem" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "provided/slc3.sv" "state_controller" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135379 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(205) " "Verilog HDL Case Statement information at ISDU.sv(205): all case item expressions in this case statement are onehot" {  } { { "provided/ISDU.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/ISDU.sv" 205 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1665765135381 "|slc3_testtop|slc3:slc|ISDU:state_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:mem " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:mem\"" {  } { { "provided/slc3_testtop.sv" "mem" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/slc3_testtop.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135393 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readout test_memory.sv(32) " "Output port \"readout\" at test_memory.sv(32) has no driver" {  } { { "provided/test_memory.sv" "" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1665765135398 "|slc3_testtop|test_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:mem\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:mem\|memory_parser:parser\"" {  } { { "provided/test_memory.sv" "parser" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765135401 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "memory_parser " "Entity \"memory_parser\" contains only dangling pins" {  } { { "provided/test_memory.sv" "parser" { Text "/home/ajinusnlch/Documents/GitHub/385-FA2022/Lab5/provided/test_memory.sv" 71 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1665765135405 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665765136156 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665765136794 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665765136887 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665765136887 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "768 " "Implemented 768 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665765136955 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665765136955 ""} { "Info" "ICUT_CUT_TM_LCELLS" "717 " "Implemented 717 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665765136955 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665765136955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "948 " "Peak virtual memory: 948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665765136961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 11:32:16 2022 " "Processing ended: Fri Oct 14 11:32:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665765136961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665765136961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665765136961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665765136961 ""}
