/*
 * STM32 MCU - RCC (Reset and Clock Control).
 *
 * Copyright (c) 2015 Liviu Ionescu.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, see <http://www.gnu.org/licenses/>.
 */

#ifndef STM32_RCC_H_
#define STM32_RCC_H_

#include "qemu/osdep.h"

#include <hw/cortexm/peripheral.h>
#include <hw/cortexm/stm62/capabilities.h>

// ----------------------------------------------------------------------------

#define DEVICE_PATH_STM32_RCC DEVICE_PATH_STM32 "RCC"

#define STM32_RCC_SIZEOF_ENABLING_BITFIELD (sizeof(DEVICE_PATH_STM32_RCC)+32)

// ----------------------------------------------------------------------------

#define TYPE_STM32_RCC TYPE_STM32_PREFIX "rcc" TYPE_PERIPHERAL_SUFFIX

// ----------------------------------------------------------------------------

// Parent definitions.
#define TYPE_STM32_RCC_PARENT TYPE_PERIPHERAL
typedef PeripheralClass STM32RCCParentClass;
typedef PeripheralState STM32RCCParentState;

// ----------------------------------------------------------------------------

// Class definitions.
#define STM32_RCC_GET_CLASS(obj) \
    OBJECT_GET_CLASS(STM32RCCClass, (obj), TYPE_STM32_RCC)
#define STM32_RCC_CLASS(klass) \
    OBJECT_CLASS_CHECK(STM32RCCClass, (klass), TYPE_STM32_RCC)

typedef struct {
    // private:
    STM32RCCParentClass parent_class;
    // public:

    // None, so far.
} STM32RCCClass;

// ----------------------------------------------------------------------------

// Instance definitions.
#define STM32_RCC_STATE(obj) \
    OBJECT_CHECK(STM32RCCState, (obj), TYPE_STM32_RCC)

typedef struct {
    // private:
    STM32RCCParentState parent_obj;
    // public:

    const STM32Capabilities *capabilities;

    // Properties
    uint32_t cpu_freq_hz;
    uint32_t hse_freq_hz;
    uint32_t lse_freq_hz;
    uint32_t hsi_freq_hz;
    uint32_t lsi_freq_hz;

    union {
        // DO NOT EDIT! Automatically generated!
        struct {
            // F0 RCC (Reset and clock control) registers.
            struct {
                Object *cr; // 0x0 Clock control register
                Object *cfgr; // 0x4 Clock configuration register (RCC_CFGR)
                Object *cir; // 0x8 Clock interrupt register (RCC_CIR)
                Object *apb2rstr; // 0xC APB2 peripheral reset register (RCC_APB2RSTR)
                Object *apb1rstr; // 0x10 APB1 peripheral reset register (RCC_APB1RSTR)
                Object *ahbenr; // 0x14 AHB Peripheral Clock enable register (RCC_AHBENR)
                Object *apb2enr; // 0x18 APB2 peripheral clock enable register (RCC_APB2ENR)
                Object *apb1enr; // 0x1C APB1 peripheral clock enable register (RCC_APB1ENR)
                Object *bdcr; // 0x20 Backup domain control register (RCC_BDCR)
                Object *csr; // 0x24 Control/status register (RCC_CSR)
                Object *ahbrstr; // 0x28 AHB peripheral reset register
                Object *cfgr2; // 0x2C Clock configuration register 2
                Object *cfgr3; // 0x30 Clock configuration register 3
                Object *cr2; // 0x34 Clock control register 2
            } reg;

            struct {

                // CR (Clock control register) bitfields.
                struct {
                    Object *hsion; // [0:0] Internal High Speed clock enable
                    Object *hsirdy; // [1:1] Internal High Speed clock ready flag
                    Object *hsitrim; // [3:7] Internal High Speed clock trimming
                    Object *hsical; // [8:15] Internal High Speed clock Calibration
                    Object *hseon; // [16:16] External High Speed clock enable
                    Object *hserdy; // [17:17] External High Speed clock ready flag
                    Object *hsebyp; // [18:18] External High Speed clock Bypass
                    Object *csson; // [19:19] Clock Security System enable
                    Object *pllon; // [24:24] PLL enable
                    Object *pllrdy; // [25:25] PLL clock ready flag
                } cr;

                // CFGR (Clock configuration register (RCC_CFGR)) bitfields.
                struct {
                    Object *sw; // [0:1] System clock Switch
                    Object *sws; // [2:3] System Clock Switch Status
                    Object *hpre; // [4:7] AHB prescaler
                    Object *ppre; // [8:10] APB Low speed prescaler (APB1)
                    Object *adcpre; // [14:14] ADC prescaler
                    Object *pllsrc; // [15:16] PLL input clock source
                    Object *pllxtpre; // [17:17] HSE divider for PLL entry
                    Object *pllmul; // [18:21] PLL Multiplication Factor
                    Object *mco; // [24:26] Microcontroller clock output
                    Object *mcopre; // [28:30] Microcontroller Clock Output Prescaler
                    Object *pllnodiv; // [31:31] PLL clock not divided for MCO
                } cfgr;

                // CIR (Clock interrupt register (RCC_CIR)) bitfields.
                struct {
                    Object *lsirdyf; // [0:0] LSI Ready Interrupt flag
                    Object *lserdyf; // [1:1] LSE Ready Interrupt flag
                    Object *hsirdyf; // [2:2] HSI Ready Interrupt flag
                    Object *hserdyf; // [3:3] HSE Ready Interrupt flag
                    Object *pllrdyf; // [4:4] PLL Ready Interrupt flag
                    Object *hsi14rdyf; // [5:5] HSI14 ready interrupt flag
                    Object *hsi48rdyf; // [6:6] HSI48 ready interrupt flag
                    Object *cssf; // [7:7] Clock Security System Interrupt flag
                    Object *lsirdyie; // [8:8] LSI Ready Interrupt Enable
                    Object *lserdyie; // [9:9] LSE Ready Interrupt Enable
                    Object *hsirdyie; // [10:10] HSI Ready Interrupt Enable
                    Object *hserdyie; // [11:11] HSE Ready Interrupt Enable
                    Object *pllrdyie; // [12:12] PLL Ready Interrupt Enable
                    Object *hsi14rdye; // [13:13] HSI14 ready interrupt enable
                    Object *hsi48rdyie; // [14:14] HSI48 ready interrupt enable
                    Object *lsirdyc; // [16:16] LSI Ready Interrupt Clear
                    Object *lserdyc; // [17:17] LSE Ready Interrupt Clear
                    Object *hsirdyc; // [18:18] HSI Ready Interrupt Clear
                    Object *hserdyc; // [19:19] HSE Ready Interrupt Clear
                    Object *pllrdyc; // [20:20] PLL Ready Interrupt Clear
                    Object *hsi14rdyc; // [21:21] HSI 14 MHz Ready Interrupt Clear
                    Object *hsi48rdyc; // [22:22] HSI48 Ready Interrupt Clear
                    Object *cssc; // [23:23] Clock security system interrupt clear
                } cir;

                // APB2RSTR (APB2 peripheral reset register (RCC_APB2RSTR)) bitfields.
                struct {
                    Object *syscfgrst; // [0:0] SYSCFG and COMP reset
                    Object *adcrst; // [9:9] ADC interface reset
                    Object *tim1rst; // [11:11] TIM1 timer reset
                    Object *spi1rst; // [12:12] SPI 1 reset
                    Object *usart1rst; // [14:14] USART1 reset
                    Object *tim15rst; // [16:16] TIM15 timer reset
                    Object *tim16rst; // [17:17] TIM16 timer reset
                    Object *tim17rst; // [18:18] TIM17 timer reset
                    Object *dbgmcurst; // [22:22] Debug MCU reset
                } apb2rstr;

                // APB1RSTR (APB1 peripheral reset register (RCC_APB1RSTR)) bitfields.
                struct {
                    Object *tim2rst; // [0:0] Timer 2 reset
                    Object *tim3rst; // [1:1] Timer 3 reset
                    Object *tim6rst; // [4:4] Timer 6 reset
                    Object *tim7rst; // [5:5] TIM7 timer reset
                    Object *tim14rst; // [8:8] Timer 14 reset
                    Object *wwdgrst; // [11:11] Window watchdog reset
                    Object *spi2rst; // [14:14] SPI2 reset
                    Object *usart2rst; // [17:17] USART 2 reset
                    Object *usart3rst; // [18:18] USART3 reset
                    Object *usart4rst; // [19:19] USART4 reset
                    Object *usart5rst; // [20:20] USART5 reset
                    Object *i2c1rst; // [21:21] I2C1 reset
                    Object *i2c2rst; // [22:22] I2C2 reset
                    Object *usbrst; // [23:23] USB interface reset
                    Object *canrst; // [25:25] CAN interface reset
                    Object *crsrst; // [27:27] Clock Recovery System interface reset
                    Object *pwrrst; // [28:28] Power interface reset
                    Object *dacrst; // [29:29] DAC interface reset
                    Object *cecrst; // [30:30] HDMI CEC reset
                } apb1rstr;

                // AHBENR (AHB Peripheral Clock enable register (RCC_AHBENR)) bitfields.
                struct {
                    Object *dma1en; // [0:0] DMA1 clock enable
                    Object *dma2en; // [1:1] DMA2 clock enable
                    Object *sramen; // [2:2] SRAM interface clock enable
                    Object *flitfen; // [4:4] FLITF clock enable
                    Object *crcen; // [6:6] CRC clock enable
                    Object *iopaen; // [17:17] I/O port A clock enable
                    Object *iopben; // [18:18] I/O port B clock enable
                    Object *iopcen; // [19:19] I/O port C clock enable
                    Object *iopden; // [20:20] I/O port D clock enable
                    Object *iopfen; // [22:22] I/O port F clock enable
                    Object *tscen; // [24:24] Touch sensing controller clock enable
                } ahbenr;

                // APB2ENR (APB2 peripheral clock enable register (RCC_APB2ENR)) bitfields.
                struct {
                    Object *syscfgen; // [0:0] SYSCFG clock enable
                    Object *adcen; // [9:9] ADC 1 interface clock enable
                    Object *tim1en; // [11:11] TIM1 Timer clock enable
                    Object *spi1en; // [12:12] SPI 1 clock enable
                    Object *usart1en; // [14:14] USART1 clock enable
                    Object *tim15en; // [16:16] TIM15 timer clock enable
                    Object *tim16en; // [17:17] TIM16 timer clock enable
                    Object *tim17en; // [18:18] TIM17 timer clock enable
                    Object *dbgmcuen; // [22:22] MCU debug module clock enable
                } apb2enr;

                // APB1ENR (APB1 peripheral clock enable register (RCC_APB1ENR)) bitfields.
                struct {
                    Object *tim2en; // [0:0] Timer 2 clock enable
                    Object *tim3en; // [1:1] Timer 3 clock enable
                    Object *tim6en; // [4:4] Timer 6 clock enable
                    Object *tim7en; // [5:5] TIM7 timer clock enable
                    Object *tim14en; // [8:8] Timer 14 clock enable
                    Object *wwdgen; // [11:11] Window watchdog clock enable
                    Object *spi2en; // [14:14] SPI 2 clock enable
                    Object *usart2en; // [17:17] USART 2 clock enable
                    Object *usart3en; // [18:18] USART3 clock enable
                    Object *usart4en; // [19:19] USART4 clock enable
                    Object *usart5en; // [20:20] USART5 clock enable
                    Object *i2c1en; // [21:21] I2C 1 clock enable
                    Object *i2c2en; // [22:22] I2C 2 clock enable
                    Object *usbrst; // [23:23] USB interface clock enable
                    Object *canen; // [25:25] CAN interface clock enable
                    Object *crsen; // [27:27] Clock Recovery System interface clock enable
                    Object *pwren; // [28:28] Power interface clock enable
                    Object *dacen; // [29:29] DAC interface clock enable
                    Object *cecen; // [30:30] HDMI CEC interface clock enable
                } apb1enr;

                // BDCR (Backup domain control register (RCC_BDCR)) bitfields.
                struct {
                    Object *lseon; // [0:0] External Low Speed oscillator enable
                    Object *lserdy; // [1:1] External Low Speed oscillator ready
                    Object *lsebyp; // [2:2] External Low Speed oscillator bypass
                    Object *lsedrv; // [3:4] LSE oscillator drive capability
                    Object *rtcsel; // [8:9] RTC clock source selection
                    Object *rtcen; // [15:15] RTC clock enable
                    Object *bdrst; // [16:16] Backup domain software reset
                } bdcr;

                // CSR (Control/status register (RCC_CSR)) bitfields.
                struct {
                    Object *lsion; // [0:0] Internal low speed oscillator enable
                    Object *lsirdy; // [1:1] Internal low speed oscillator ready
                    // rt_w, 1 = clear the reset flags
                    Object *rmvf; // [24:24] Remove reset flag
                    Object *oblrstf; // [25:25] Option byte loader reset flag
                    Object *pinrstf; // [26:26] PIN reset flag
                    Object *porrstf; // [27:27] POR/PDR reset flag
                    Object *sftrstf; // [28:28] Software reset flag
                    Object *iwdgrstf; // [29:29] Independent watchdog reset flag
                    Object *wwdgrstf; // [30:30] Window watchdog reset flag
                    Object *lpwrrstf; // [31:31] Low-power reset flag
                } csr;

                // AHBRSTR (AHB peripheral reset register) bitfields.
                struct {
                    Object *ioparst; // [17:17] I/O port A reset
                    Object *iopbrst; // [18:18] I/O port B reset
                    Object *iopcrst; // [19:19] I/O port C reset
                    Object *iopdrst; // [20:20] I/O port D reset
                    Object *iopfrst; // [22:22] I/O port F reset
                    Object *tscrst; // [24:24] Touch sensing controller reset
                } ahbrstr;

                // CFGR2 (Clock configuration register 2) bitfields.
                struct {
                    Object *prediv; // [0:3] PREDIV division factor
                } cfgr2;

                // CFGR3 (Clock configuration register 3) bitfields.
                struct {
                    Object *usart1sw; // [0:1] USART1 clock source selection
                    Object *i2c1sw; // [4:4] I2C1 clock source selection
                    Object *cecsw; // [6:6] HDMI CEC clock source selection
                    Object *usbsw; // [7:7] USB clock source selection
                    Object *adcsw; // [8:8] ADC clock source selection
                    Object *usart2sw; // [16:17] USART2 clock source selection
                } cfgr3;

                // CR2 (Clock control register 2) bitfields.
                struct {
                    Object *hsi14on; // [0:0] HSI14 clock enable
                    Object *hsi14rdy; // [1:1] HR14 clock ready flag
                    Object *hsi14dis; // [2:2] HSI14 clock request from ADC disable
                    Object *hsi14trim; // [3:7] HSI14 clock trimming
                    Object *hsi14cal; // [8:15] HSI14 clock calibration
                    Object *hsi48on; // [16:16] HSI48 clock enable
                    Object *hsi48rdy; // [17:17] HSI48 clock ready flag
                    Object *hsi48cal; // [24:24] HSI48 factory clock calibration
                } cr2;
            } fld;
        } f0;

        // DO NOT EDIT! Automatically generated!
        struct {
            // F1 RCC (Reset and clock control) registers.
            struct {
                Object *cr; // 0x0 Clock control register
                Object *cfgr; // 0x4 Clock configuration register (RCC_CFGR)
                Object *cir; // 0x8 Clock interrupt register (RCC_CIR)
                Object *apb2rstr; // 0xC APB2 peripheral reset register (RCC_APB2RSTR)
                Object *apb1rstr; // 0x10 APB1 peripheral reset register (RCC_APB1RSTR)
                Object *ahbenr; // 0x14 AHB Peripheral Clock enable register (RCC_AHBENR)
                Object *apb2enr; // 0x18 APB2 peripheral clock enable register (RCC_APB2ENR)
                Object *apb1enr; // 0x1C APB1 peripheral clock enable register (RCC_APB1ENR)
                Object *bdcr; // 0x20 Backup domain control register (RCC_BDCR)
                Object *csr; // 0x24 Control/status register (RCC_CSR)

                // F107
                Object *ahbrstr; // 0x28 (AHB peripheral clock reset register (RCC_AHBRSTR))
                Object *cfgr2; // 0x2C (Clock configuration register2 (RCC_CFGR2))

            } reg;

            struct {

                // CR (Clock control register) bitfields.
                struct {
                    Object *hsion; // [0:0] Internal High Speed clock enable
                    Object *hsirdy; // [1:1] Internal High Speed clock ready flag
                    Object *hsitrim; // [3:7] Internal High Speed clock trimming
                    Object *hsical; // [8:15] Internal High Speed clock Calibration
                    Object *hseon; // [16:16] External High Speed clock enable
                    Object *hserdy; // [17:17] External High Speed clock ready flag
                    Object *hsebyp; // [18:18] External High Speed clock Bypass
                    Object *csson; // [19:19] Clock Security System enable
                    Object *pllon; // [24:24] PLL enable
                    Object *pllrdy; // [25:25] PLL clock ready flag

                    // F107
                    Object *pll2on; // [26:26] PLL2 enable
                    Object *pll2rdy; // [27:27] PLL2 clock ready flag
                    Object *pll3on; // [28:28] PLL3 enable
                    Object *pll3rdy; // [29:29] PLL3 clock ready flag

                } cr;

                // CFGR (Clock configuration register (RCC_CFGR)) bitfields.
                struct {
                    Object *sw; // [0:1] System clock Switch
                    Object *sws; // [2:3] System Clock Switch Status
                    Object *hpre; // [4:7] AHB prescaler
                    Object *ppre1; // [8:10] APB Low speed prescaler (APB1)
                    Object *ppre2; // [11:13] APB High speed prescaler (APB2)
                    Object *adcpre; // [14:15] ADC prescaler
                    Object *pllsrc; // [16:16] PLL entry clock source
                    Object *pllxtpre; // [17:17] HSE divider for PLL entry
                    Object *pllmul; // [18:21] PLL Multiplication Factor
                    Object *otgfspre; // [22:22] USB OTG FS prescaler
                    Object *mco; // [24:26] Microcontroller clock output
                } cfgr;

                // CIR (Clock interrupt register (RCC_CIR)) bitfields.
                struct {
                    Object *lsirdyf; // [0:0] LSI Ready Interrupt flag
                    Object *lserdyf; // [1:1] LSE Ready Interrupt flag
                    Object *hsirdyf; // [2:2] HSI Ready Interrupt flag
                    Object *hserdyf; // [3:3] HSE Ready Interrupt flag
                    Object *pllrdyf; // [4:4] PLL Ready Interrupt flag

                    // F107
                    Object *pll2rdyf; // [5:5] PLL2 Ready Interrupt flag
                    Object *pll3rdyf; // [6:6] PLL3 Ready Interrupt flag

                    Object *cssf; // [7:7] Clock Security System Interrupt flag
                    Object *lsirdyie; // [8:8] LSI Ready Interrupt Enable
                    Object *lserdyie; // [9:9] LSE Ready Interrupt Enable
                    Object *hsirdyie; // [10:10] HSI Ready Interrupt Enable
                    Object *hserdyie; // [11:11] HSE Ready Interrupt Enable
                    Object *pllrdyie; // [12:12] PLL Ready Interrupt Enable

                    // F107
                    Object *pll2rdyie; // [13:13] PLL2 Ready Interrupt Enable
                    Object *pll3rdyie; // [14:14] PLL3 Ready Interrupt Enable

                    Object *lsirdyc; // [16:16] LSI Ready Interrupt Clear
                    Object *lserdyc; // [17:17] LSE Ready Interrupt Clear
                    Object *hsirdyc; // [18:18] HSI Ready Interrupt Clear
                    Object *hserdyc; // [19:19] HSE Ready Interrupt Clear
                    Object *pllrdyc; // [20:20] PLL Ready Interrupt Clear

                    // F107
                    Object *pll2rdyc; // [21:21] PLL2 Ready Interrupt Clear
                    Object *pll3rdyc; // [22:22] PLL3 Ready Interrupt Clear

                    Object *cssc; // [23:23] Clock security system interrupt clear
                } cir;

                // APB2RSTR (APB2 peripheral reset register (RCC_APB2RSTR)) bitfields.
                struct {
                    Object *afiorst; // [0:0] Alternate function I/O reset
                    Object *ioparst; // [2:2] IO port A reset
                    Object *iopbrst; // [3:3] IO port B reset
                    Object *iopcrst; // [4:4] IO port C reset
                    Object *iopdrst; // [5:5] IO port D reset
                    Object *ioperst; // [6:6] IO port E reset
                    Object *iopfrst; // [7:7] IO port F reset
                    Object *iopgrst; // [8:8] IO port G reset
                    Object *adc1rst; // [9:9] ADC 1 interface reset
                    Object *adc2rst; // [10:10] ADC 2 interface reset
                    Object *tim1rst; // [11:11] TIM1 timer reset
                    Object *spi1rst; // [12:12] SPI 1 reset
                    Object *tim8rst; // [13:13] TIM8 timer reset
                    Object *usart1rst; // [14:14] USART1 reset
                    Object *adc3rst; // [15:15] ADC 3 interface reset
                    Object *tim9rst; // [19:19] TIM9 timer reset
                    Object *tim10rst; // [20:20] TIM10 timer reset
                    Object *tim11rst; // [21:21] TIM11 timer reset
                } apb2rstr;

                // APB1RSTR (APB1 peripheral reset register (RCC_APB1RSTR)) bitfields.
                struct {
                    Object *tim2rst; // [0:0] Timer 2 reset
                    Object *tim3rst; // [1:1] Timer 3 reset
                    Object *tim4rst; // [2:2] Timer 4 reset
                    Object *tim5rst; // [3:3] Timer 5 reset
                    Object *tim6rst; // [4:4] Timer 6 reset
                    Object *tim7rst; // [5:5] Timer 7 reset
                    Object *tim12rst; // [6:6] Timer 12 reset
                    Object *tim13rst; // [7:7] Timer 13 reset
                    Object *tim14rst; // [8:8] Timer 14 reset
                    Object *wwdgrst; // [11:11] Window watchdog reset
                    Object *spi2rst; // [14:14] SPI2 reset
                    Object *spi3rst; // [15:15] SPI3 reset
                    Object *usart2rst; // [17:17] USART 2 reset
                    Object *usart3rst; // [18:18] USART 3 reset
                    Object *uart4rst; // [19:19] UART 4 reset
                    Object *uart5rst; // [20:20] UART 5 reset

                    // F107
                    Object *usart4rst; // [19:19] USART 4 reset
                    Object *usart5rst; // [20:20] USART 5 reset

                    Object *i2c1rst; // [21:21] I2C1 reset
                    Object *i2c2rst; // [22:22] I2C2 reset
                    Object *usbrst; // [23:23] USB reset
                    Object *canrst; // [25:25] CAN reset

                    // F107
                    Object *can1rst; // [25:25] CAN1 reset
                    Object *can2rst; // [26:26] CAN2 reset

                    Object *bkprst; // [27:27] Backup interface reset
                    Object *pwrrst; // [28:28] Power interface reset
                    Object *dacrst; // [29:29] DAC interface reset
                } apb1rstr;

                // AHBENR (AHB Peripheral Clock enable register (RCC_AHBENR)) bitfields.
                struct {
                    Object *dma1en; // [0:0] DMA1 clock enable
                    Object *dma2en; // [1:1] DMA2 clock enable
                    Object *sramen; // [2:2] SRAM interface clock enable
                    Object *flitfen; // [4:4] FLITF clock enable
                    Object *crcen; // [6:6] CRC clock enable
                    Object *fsmcen; // [8:8] FSMC clock enable
                    Object *sdioen; // [10:10] SDIO clock enable

                    // F107
                    Object *otgfsen; // [12:12] USB OTG FS clock enable
                    Object *ethmacen; // [14:14] Ethernet MAC clock enable
                    Object *ethmactxen; // [15:15] Ethernet MAC TX clock enable
                    Object *ethmacrxen; // [16:16] Ethernet MAC RX clock enable

                } ahbenr;

                // APB2ENR (APB2 peripheral clock enable register (RCC_APB2ENR)) bitfields.
                struct {
                    Object *afioen; // [0:0] Alternate function I/O clock enable
                    Object *iopaen; // [2:2] I/O port A clock enable
                    Object *iopben; // [3:3] I/O port B clock enable
                    Object *iopcen; // [4:4] I/O port C clock enable
                    Object *iopden; // [5:5] I/O port D clock enable
                    Object *iopeen; // [6:6] I/O port E clock enable
                    Object *iopfen; // [7:7] I/O port F clock enable
                    Object *iopgen; // [8:8] I/O port G clock enable
                    Object *adc1en; // [9:9] ADC 1 interface clock enable
                    Object *adc2en; // [10:10] ADC 2 interface clock enable
                    Object *tim1en; // [11:11] TIM1 Timer clock enable
                    Object *spi1en; // [12:12] SPI 1 clock enable
                    Object *tim8en; // [13:13] TIM8 Timer clock enable
                    Object *usart1en; // [14:14] USART1 clock enable
                    Object *adc3en; // [15:15] ADC3 interface clock enable
                    Object *tim9en; // [19:19] TIM9 Timer clock enable
                    Object *tim10en; // [20:20] TIM10 Timer clock enable
                    Object *tim11en; // [21:21] TIM11 Timer clock enable
                } apb2enr;

                // APB1ENR (APB1 peripheral clock enable register (RCC_APB1ENR)) bitfields.
                struct {
                    Object *tim2en; // [0:0] Timer 2 clock enable
                    Object *tim3en; // [1:1] Timer 3 clock enable
                    Object *tim4en; // [2:2] Timer 4 clock enable
                    Object *tim5en; // [3:3] Timer 5 clock enable
                    Object *tim6en; // [4:4] Timer 6 clock enable
                    Object *tim7en; // [5:5] Timer 7 clock enable
                    Object *tim12en; // [6:6] Timer 12 clock enable
                    Object *tim13en; // [7:7] Timer 13 clock enable
                    Object *tim14en; // [8:8] Timer 14 clock enable
                    Object *wwdgen; // [11:11] Window watchdog clock enable
                    Object *spi2en; // [14:14] SPI 2 clock enable
                    Object *spi3en; // [15:15] SPI 3 clock enable
                    Object *usart2en; // [17:17] USART 2 clock enable
                    Object *usart3en; // [18:18] USART 3 clock enable
                    Object *uart4en; // [19:19] UART 4 clock enable
                    Object *uart5en; // [20:20] UART 5 clock enable
                    Object *i2c1en; // [21:21] I2C 1 clock enable
                    Object *i2c2en; // [22:22] I2C 2 clock enable
                    Object *usben; // [23:23] USB clock enable
                    Object *canen; // [25:25] CAN clock enable

                    // F107
                    Object *can1en; // [25:25] CAN1 clock enable
                    Object *can2en; // [26:26] CAN2 clock enable

                    Object *bkpen; // [27:27] Backup interface clock enable
                    Object *pwren; // [28:28] Power interface clock enable
                    Object *dacen; // [29:29] DAC interface clock enable
                } apb1enr;

                // BDCR (Backup domain control register (RCC_BDCR)) bitfields.
                struct {
                    Object *lseon; // [0:0] External Low Speed oscillator enable
                    Object *lserdy; // [1:1] External Low Speed oscillator ready
                    Object *lsebyp; // [2:2] External Low Speed oscillator bypass
                    Object *rtcsel; // [8:9] RTC clock source selection
                    Object *rtcen; // [15:15] RTC clock enable
                    Object *bdrst; // [16:16] Backup domain software reset
                } bdcr;

                // CSR (Control/status register (RCC_CSR)) bitfields.
                struct {
                    Object *lsion; // [0:0] Internal low speed oscillator enable
                    Object *lsirdy; // [1:1] Internal low speed oscillator ready
                    Object *rmvf; // [24:24] Remove reset flag
                    Object *pinrstf; // [26:26] PIN reset flag
                    Object *porrstf; // [27:27] POR/PDR reset flag
                    Object *sftrstf; // [28:28] Software reset flag
                    Object *iwdgrstf; // [29:29] Independent watchdog reset flag
                    Object *wwdgrstf; // [30:30] Window watchdog reset flag
                    Object *lpwrrstf; // [31:31] Low-power reset flag
                } csr;

                // F107
                // AHBRSTR (AHB peripheral clock reset register (RCC_AHBRSTR)) bitfields.
                struct {
                    Object *otgfsrst; // [12:12] USB OTG FS reset
                    Object *ethmacrst; // [14:14] Ethernet MAC reset
                } ahbrstr;

                // F107
                // CFGR2 (Clock configuration register2 (RCC_CFGR2)) bitfields.
                struct {
                    Object *prediv1; // [0:3] PREDIV1 division factor
                    Object *prediv2; // [4:7] PREDIV2 division factor
                    Object *pll2mul; // [8:11] PLL2 Multiplication Factor
                    Object *pll3mul; // [12:15] PLL3 Multiplication Factor
                    Object *prediv1src; // [16:16] PREDIV1 entry clock source
                    Object *i2s2src; // [17:17] I2S2 clock source
                    Object *i2s3src; // [18:18] I2S3 clock source
                } cfgr2;

            } fld;
        } f1;

        // DO NOT EDIT! Automatically generated!
        struct {
            // F4 RCC (Reset and clock control) registers.
            struct {
                Object *cr; // 0x0 Clock control register
                Object *pllcfgr; // 0x4 PLL configuration register
                Object *cfgr; // 0x8 Clock configuration register
                Object *cir; // 0xC Clock interrupt register
                Object *ahb1rstr; // 0x10 AHB1 peripheral reset register
                Object *ahb2rstr; // 0x14 AHB2 peripheral reset register
                Object *ahb3rstr; // 0x18 AHB3 peripheral reset register
                Object *apb1rstr; // 0x20 APB1 peripheral reset register
                Object *apb2rstr; // 0x24 APB2 peripheral reset register
                Object *ahb1enr; // 0x30 AHB1 peripheral clock register
                Object *ahb2enr; // 0x34 AHB2 peripheral clock enable register
                Object *ahb3enr; // 0x38 AHB3 peripheral clock enable register
                Object *apb1enr; // 0x40 APB1 peripheral clock enable register
                Object *apb2enr; // 0x44 APB2 peripheral clock enable register
                Object *ahb1lpenr; // 0x50 AHB1 peripheral clock enable in low power mode register
                Object *ahb2lpenr; // 0x54 AHB2 peripheral clock enable in low power mode register
                Object *ahb3lpenr; // 0x58 AHB3 peripheral clock enable in low power mode register
                Object *apb1lpenr; // 0x60 APB1 peripheral clock enable in low power mode register
                Object *apb2lpenr; // 0x64 APB2 peripheral clock enabled in low power mode register
                Object *bdcr; // 0x70 Backup domain control register
                Object *csr; // 0x74 Clock control & status register
                Object *sscgr; // 0x80 Spread spectrum clock generation register
                Object *plli2scfgr; // 0x84 PLLI2S configuration register

                // F429
                Object *pllsaicfgr; // 0x88 (PLLSAICFGR)
                Object *dckcfgr; // 0x8C (DCKCFGR)

            } reg;

            struct {
                // CR (Clock control register) bitfields.
                struct {
                    Object *hsion; // [0:0] Internal high-speed clock enable
                    Object *hsirdy; // [1:1] Internal high-speed clock ready flag
                    Object *hsitrim; // [3:7] Internal high-speed clock trimming
                    Object *hsical; // [8:15] Internal high-speed clock calibration
                    Object *hseon; // [16:16] HSE clock enable
                    Object *hserdy; // [17:17] HSE clock ready flag
                    Object *hsebyp; // [18:18] HSE clock bypass
                    Object *csson; // [19:19] Clock security system enable
                    Object *pllon; // [24:24] Main PLL (PLL) enable
                    Object *pllrdy; // [25:25] Main PLL (PLL) clock ready flag
                    Object *plli2son; // [26:26] PLLI2S enable
                    Object *plli2srdy; // [27:27] PLLI2S clock ready flag
                } cr;

                // PLLCFGR (PLL configuration register) bitfields.
                struct {
                    Object *pllm; // [0:5] Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock
                    Object *plln; // [6:14] Main PLL (PLL) multiplication factor for VCO
                    Object *pllp; // [16:17] Main PLL (PLL) division factor for main system clock
                    Object *pllsrc; // [22:22] Main PLL(PLL) and audio PLL (PLLI2S) entry clock source
                    Object *pllq; // [24:27] Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks
                } pllcfgr;

                // CFGR (Clock configuration register) bitfields.
                struct {
                    Object *sw; // [0:1] System clock switch
                    Object *sws; // [2:3] System clock switch status
                    Object *hpre; // [4:7] AHB prescaler
                    Object *ppre1; // [10:12] APB Low speed prescaler (APB1)
                    Object *ppre2; // [13:15] APB high-speed prescaler (APB2)
                    Object *rtcpre; // [16:20] HSE division factor for RTC clock
                    Object *mco1; // [21:22] Microcontroller clock output 1
                    Object *i2ssrc; // [23:23] I2S clock selection
                    Object *mco1pre; // [24:26] MCO1 prescaler
                    Object *mco2pre; // [27:29] MCO2 prescaler
                    Object *mco2; // [30:31] Microcontroller clock output 2
                } cfgr;

                // CIR (Clock interrupt register) bitfields.
                struct {
                    Object *lsirdyf; // [0:0] LSI ready interrupt flag
                    Object *lserdyf; // [1:1] LSE ready interrupt flag
                    Object *hsirdyf; // [2:2] HSI ready interrupt flag
                    Object *hserdyf; // [3:3] HSE ready interrupt flag
                    Object *pllrdyf; // [4:4] Main PLL (PLL) ready interrupt flag
                    Object *plli2srdyf; // [5:5] PLLI2S ready interrupt flag

                    // F429
                    Object *pllsairdyf; // [6:6] PLLSAI ready interrupt flag

                    Object *cssf; // [7:7] Clock security system interrupt flag
                    Object *lsirdyie; // [8:8] LSI ready interrupt enable
                    Object *lserdyie; // [9:9] LSE ready interrupt enable
                    Object *hsirdyie; // [10:10] HSI ready interrupt enable
                    Object *hserdyie; // [11:11] HSE ready interrupt enable
                    Object *pllrdyie; // [12:12] Main PLL (PLL) ready interrupt enable
                    Object *plli2srdyie; // [13:13] PLLI2S ready interrupt enable

                    // F429
                    Object *pllsairdyie; // [14:14] PLLSAI Ready Interrupt Enable

                    Object *lsirdyc; // [16:16] LSI ready interrupt clear
                    Object *lserdyc; // [17:17] LSE ready interrupt clear
                    Object *hsirdyc; // [18:18] HSI ready interrupt clear
                    Object *hserdyc; // [19:19] HSE ready interrupt clear
                    Object *pllrdyc; // [20:20] Main PLL(PLL) ready interrupt clear
                    Object *plli2srdyc; // [21:21] PLLI2S ready interrupt clear

                    // F429
                    Object *pllsairdyc; // [22:22] PLLSAI Ready Interrupt Clear

                    Object *cssc; // [23:23] Clock security system interrupt clear
                } cir;

                // AHB1RSTR (AHB1 peripheral reset register) bitfields.
                struct {
                    Object *gpioarst; // [0:0] IO port A reset
                    Object *gpiobrst; // [1:1] IO port B reset
                    Object *gpiocrst; // [2:2] IO port C reset
                    Object *gpiodrst; // [3:3] IO port D reset
                    Object *gpioerst; // [4:4] IO port E reset
                    Object *gpiofrst; // [5:5] IO port F reset
                    Object *gpiogrst; // [6:6] IO port G reset
                    Object *gpiohrst; // [7:7] IO port H reset
                    Object *gpioirst; // [8:8] IO port I reset

                    //F429
                    Object *gpiojrst; // [9:9] IO port J reset
                    Object *gpiokrst; // [10:10] IO port K reset

                    Object *crcrst; // [12:12] CRC reset
                    Object *dma1rst; // [21:21] DMA2 reset
                    Object *dma2rst; // [22:22] DMA2 reset

                    // F429
                    Object *dma2drst; // [23:23] DMA2D reset

                    Object *ethmacrst; // [25:25] Ethernet MAC reset
                    Object *otghsrst; // [29:29] USB OTG HS module reset
                } ahb1rstr;

                // AHB2RSTR (AHB2 peripheral reset register) bitfields.
                struct {
                    Object *dcmirst; // [0:0] Camera interface reset
                    Object *rngrst; // [6:6] Random number generator module reset
                    Object *otgfsrst; // [7:7] USB OTG FS module reset
                } ahb2rstr;

                // AHB3RSTR (AHB3 peripheral reset register) bitfields.
                struct {
                    Object *fsmcrst; // [0:0] Flexible static memory controller module reset

                    // F429
                    Object *fmcrst; // [0:0] Flexible memory controller module reset

                } ahb3rstr;

                // APB1RSTR (APB1 peripheral reset register) bitfields.
                struct {
                    Object *tim2rst; // [0:0] TIM2 reset
                    Object *tim3rst; // [1:1] TIM3 reset
                    Object *tim4rst; // [2:2] TIM4 reset
                    Object *tim5rst; // [3:3] TIM5 reset
                    Object *tim6rst; // [4:4] TIM6 reset
                    Object *tim7rst; // [5:5] TIM7 reset
                    Object *tim12rst; // [6:6] TIM12 reset
                    Object *tim13rst; // [7:7] TIM13 reset
                    Object *tim14rst; // [8:8] TIM14 reset
                    Object *wwdgrst; // [11:11] Window watchdog reset
                    Object *spi2rst; // [14:14] SPI 2 reset
                    Object *spi3rst; // [15:15] SPI 3 reset
                    Object *uart2rst; // [17:17] USART 2 reset
                    Object *uart3rst; // [18:18] USART 3 reset
                    Object *uart4rst; // [19:19] USART 4 reset
                    Object *uart5rst; // [20:20] USART 5 reset
                    Object *i2c1rst; // [21:21] I2C 1 reset
                    Object *i2c2rst; // [22:22] I2C 2 reset
                    Object *i2c3rst; // [23:23] I2C3 reset
                    Object *can1rst; // [25:25] CAN1 reset
                    Object *can2rst; // [26:26] CAN2 reset
                    Object *pwrrst; // [28:28] Power interface reset
                    Object *dacrst; // [29:29] DAC reset

                    // F429
                    Object *uart7rst; // [30:30] UART7 reset
                    Object *uart8rst; // [31:31] UART8 reset

                } apb1rstr;

                // APB2RSTR (APB2 peripheral reset register) bitfields.
                struct {
                    Object *tim1rst; // [0:0] TIM1 reset
                    Object *tim8rst; // [1:1] TIM8 reset
                    Object *usart1rst; // [4:4] USART1 reset
                    Object *usart6rst; // [5:5] USART6 reset
                    Object *adcrst; // [8:8] ADC interface reset (common to all ADCs)
                    Object *sdiorst; // [11:11] SDIO reset
                    Object *spi1rst; // [12:12] SPI 1 reset

                    // F429
                    Object *spi4rst; // [13:13] SPI4 reset

                    Object *syscfgrst; // [14:14] System configuration controller reset
                    Object *tim9rst; // [16:16] TIM9 reset
                    Object *tim10rst; // [17:17] TIM10 reset
                    Object *tim11rst; // [18:18] TIM11 reset

                    // F429
                    Object *spi5rst; // [20:20] SPI5 reset
                    Object *spi6rst; // [21:21] SPI6 reset
                    Object *sai1rst; // [22:22] SAI1 reset
                    Object *ltdcrst; // [26:26] LTDC reset

                } apb2rstr;

                // AHB1ENR (AHB1 peripheral clock register) bitfields.
                struct {
                    Object *gpioaen; // [0:0] IO port A clock enable
                    Object *gpioben; // [1:1] IO port B clock enable
                    Object *gpiocen; // [2:2] IO port C clock enable
                    Object *gpioden; // [3:3] IO port D clock enable
                    Object *gpioeen; // [4:4] IO port E clock enable
                    Object *gpiofen; // [5:5] IO port F clock enable
                    Object *gpiogen; // [6:6] IO port G clock enable
                    Object *gpiohen; // [7:7] IO port H clock enable
                    Object *gpioien; // [8:8] IO port I clock enable

                    // F429
                    Object *gpiojen; // [9:9] IO port J clock enable
                    Object *gpioken; // [10:10] IO port K clock enable

                    Object *crcen; // [12:12] CRC clock enable
                    Object *bkpsramen; // [18:18] Backup SRAM interface clock enable

                    // F429
                    Object *ccmdataramen; // [20:20] CCM data RAM clock enable

                    Object *dma1en; // [21:21] DMA1 clock enable
                    Object *dma2en; // [22:22] DMA2 clock enable

                    // F429
                    Object *dma2den; // [23:23] DMA2D clock enable

                    Object *ethmacen; // [25:25] Ethernet MAC clock enable
                    Object *ethmactxen; // [26:26] Ethernet Transmission clock enable
                    Object *ethmacrxen; // [27:27] Ethernet Reception clock enable
                    Object *ethmacptpen; // [28:28] Ethernet PTP clock enable
                    Object *otghsen; // [29:29] USB OTG HS clock enable
                    Object *otghsulpien; // [30:30] USB OTG HSULPI clock enable
                } ahb1enr;

                // AHB2ENR (AHB2 peripheral clock enable register) bitfields.
                struct {
                    Object *dcmien; // [0:0] Camera interface enable
                    Object *rngen; // [6:6] Random number generator clock enable
                    Object *otgfsen; // [7:7] USB OTG FS clock enable
                } ahb2enr;

                // AHB3ENR (AHB3 peripheral clock enable register) bitfields.
                struct {
                    Object *fsmcen; // [0:0] Flexible static memory controller module clock enable

                    // F429
                    Object *fmcen; // [0:0] Flexible memory controller module clock enable

                } ahb3enr;

                // APB1ENR (APB1 peripheral clock enable register) bitfields.
                struct {
                    Object *tim2en; // [0:0] TIM2 clock enable
                    Object *tim3en; // [1:1] TIM3 clock enable
                    Object *tim4en; // [2:2] TIM4 clock enable
                    Object *tim5en; // [3:3] TIM5 clock enable
                    Object *tim6en; // [4:4] TIM6 clock enable
                    Object *tim7en; // [5:5] TIM7 clock enable
                    Object *tim12en; // [6:6] TIM12 clock enable
                    Object *tim13en; // [7:7] TIM13 clock enable
                    Object *tim14en; // [8:8] TIM14 clock enable
                    Object *wwdgen; // [11:11] Window watchdog clock enable
                    Object *spi2en; // [14:14] SPI2 clock enable
                    Object *spi3en; // [15:15] SPI3 clock enable
                    Object *usart2en; // [17:17] USART 2 clock enable
                    Object *usart3en; // [18:18] USART3 clock enable
                    Object *uart4en; // [19:19] UART4 clock enable
                    Object *uart5en; // [20:20] UART5 clock enable
                    Object *i2c1en; // [21:21] I2C1 clock enable
                    Object *i2c2en; // [22:22] I2C2 clock enable
                    Object *i2c3en; // [23:23] I2C3 clock enable
                    Object *can1en; // [25:25] CAN 1 clock enable
                    Object *can2en; // [26:26] CAN 2 clock enable
                    Object *pwren; // [28:28] Power interface clock enable
                    Object *dacen; // [29:29] DAC interface clock enable

                    // F429
                    Object *uart7enr; // [30:30] UART7 clock enable
                    Object *uart8enr; // [31:31] UART8 clock enable

                } apb1enr;

                // APB2ENR (APB2 peripheral clock enable register) bitfields.
                struct {
                    Object *tim1en; // [0:0] TIM1 clock enable
                    Object *tim8en; // [1:1] TIM8 clock enable
                    Object *usart1en; // [4:4] USART1 clock enable
                    Object *usart6en; // [5:5] USART6 clock enable
                    Object *adc1en; // [8:8] ADC1 clock enable
                    Object *adc2en; // [9:9] ADC2 clock enable
                    Object *adc3en; // [10:10] ADC3 clock enable
                    Object *sdioen; // [11:11] SDIO clock enable
                    Object *spi1en; // [12:12] SPI1 clock enable

                    // F411
                    Object *spi4en; // [13:13] SPI4 clock enable
                    // F429
                    Object *spi4enr; // [13:13] SPI4 clock enable

                    Object *syscfgen; // [14:14] System configuration controller clock enable
                    Object *tim9en; // [16:16] TIM9 clock enable
                    Object *tim10en; // [17:17] TIM10 clock enable
                    Object *tim11en; // [18:18] TIM11 clock enable

                    // F429
                    Object *spi5enr; // [20:20] SPI5 clock enable
                    Object *spi6enr; // [21:21] SPI6 clock enable
                    Object *sai1en; // [22:22] SAI1 clock enable
                    Object *ltdcen; // [26:26] LTDC clock enable

                } apb2enr;

                // AHB1LPENR (AHB1 peripheral clock enable in low power mode register) bitfields.
                struct {
                    Object *gpioalpen; // [0:0] IO port A clock enable during sleep mode
                    Object *gpioblpen; // [1:1] IO port B clock enable during Sleep mode
                    Object *gpioclpen; // [2:2] IO port C clock enable during Sleep mode
                    Object *gpiodlpen; // [3:3] IO port D clock enable during Sleep mode
                    Object *gpioelpen; // [4:4] IO port E clock enable during Sleep mode
                    Object *gpioflpen; // [5:5] IO port F clock enable during Sleep mode
                    Object *gpioglpen; // [6:6] IO port G clock enable during Sleep mode
                    Object *gpiohlpen; // [7:7] IO port H clock enable during Sleep mode
                    Object *gpioilpen; // [8:8] IO port I clock enable during Sleep mode

                    // F429
                    Object *gpiojlpen; // [9:9] IO port J clock enable during Sleep mode
                    Object *gpioklpen; // [10:10] IO port K clock enable during Sleep mode

                    Object *crclpen; // [12:12] CRC clock enable during Sleep mode
                    Object *flitflpen; // [15:15] Flash interface clock enable during Sleep mode
                    Object *sram1lpen; // [16:16] SRAM 1interface clock enable during Sleep mode
                    Object *sram2lpen; // [17:17] SRAM 2 interface clock enable during Sleep mode
                    Object *bkpsramlpen; // [18:18] Backup SRAM interface clock enable during Sleep mode

                    // F429
                    Object *sram3lpen; // [19:19] SRAM 3 interface clock enable during Sleep mode

                    Object *dma1lpen; // [21:21] DMA1 clock enable during Sleep mode
                    Object *dma2lpen; // [22:22] DMA2 clock enable during Sleep mode

                    // F429
                    Object *dma2dlpen; // [23:23] DMA2D clock enable during Sleep mode

                    Object *ethmaclpen; // [25:25] Ethernet MAC clock enable during Sleep mode
                    Object *ethmactxlpen; // [26:26] Ethernet transmission clock enable during Sleep mode
                    Object *ethmacrxlpen; // [27:27] Ethernet reception clock enable during Sleep mode
                    Object *ethmacptplpen; // [28:28] Ethernet PTP clock enable during Sleep mode
                    Object *otghslpen; // [29:29] USB OTG HS clock enable during Sleep mode
                    Object *otghsulpilpen; // [30:30] USB OTG HS ULPI clock enable during Sleep mode
                } ahb1lpenr;

                // AHB2LPENR (AHB2 peripheral clock enable in low power mode register) bitfields.
                struct {
                    Object *dcmilpen; // [0:0] Camera interface enable during Sleep mode
                    Object *rnglpen; // [6:6] Random number generator clock enable during Sleep mode
                    Object *otgfslpen; // [7:7] USB OTG FS clock enable during Sleep mode
                } ahb2lpenr;

                // AHB3LPENR (AHB3 peripheral clock enable in low power mode register) bitfields.
                struct {
                    Object *fsmclpen; // [0:0] Flexible static memory controller module clock enable during Sleep mode

                    // F429
                    Object *fmclpen; // [0:0] Flexible memory controller module clock enable during Sleep mode

                } ahb3lpenr;

                // APB1LPENR (APB1 peripheral clock enable in low power mode register) bitfields.
                struct {
                    Object *tim2lpen; // [0:0] TIM2 clock enable during Sleep mode
                    Object *tim3lpen; // [1:1] TIM3 clock enable during Sleep mode
                    Object *tim4lpen; // [2:2] TIM4 clock enable during Sleep mode
                    Object *tim5lpen; // [3:3] TIM5 clock enable during Sleep mode
                    Object *tim6lpen; // [4:4] TIM6 clock enable during Sleep mode
                    Object *tim7lpen; // [5:5] TIM7 clock enable during Sleep mode
                    Object *tim12lpen; // [6:6] TIM12 clock enable during Sleep mode
                    Object *tim13lpen; // [7:7] TIM13 clock enable during Sleep mode
                    Object *tim14lpen; // [8:8] TIM14 clock enable during Sleep mode
                    Object *wwdglpen; // [11:11] Window watchdog clock enable during Sleep mode
                    Object *spi2lpen; // [14:14] SPI2 clock enable during Sleep mode
                    Object *spi3lpen; // [15:15] SPI3 clock enable during Sleep mode
                    Object *usart2lpen; // [17:17] USART2 clock enable during Sleep mode
                    Object *usart3lpen; // [18:18] USART3 clock enable during Sleep mode
                    Object *uart4lpen; // [19:19] UART4 clock enable during Sleep mode
                    Object *uart5lpen; // [20:20] UART5 clock enable during Sleep mode
                    Object *i2c1lpen; // [21:21] I2C1 clock enable during Sleep mode
                    Object *i2c2lpen; // [22:22] I2C2 clock enable during Sleep mode
                    Object *i2c3lpen; // [23:23] I2C3 clock enable during Sleep mode
                    Object *can1lpen; // [25:25] CAN 1 clock enable during Sleep mode
                    Object *can2lpen; // [26:26] CAN 2 clock enable during Sleep mode
                    Object *pwrlpen; // [28:28] Power interface clock enable during Sleep mode
                    Object *daclpen; // [29:29] DAC interface clock enable during Sleep mode

                    // F429
                    Object *uart7lpen; // [30:30] UART7 clock enable during Sleep mode
                    Object *uart8lpen; // [31:31] UART8 clock enable during Sleep mode

                } apb1lpenr;

                // APB2LPENR (APB2 peripheral clock enabled in low power mode register) bitfields.
                struct {
                    Object *tim1lpen; // [0:0] TIM1 clock enable during Sleep mode
                    Object *tim8lpen; // [1:1] TIM8 clock enable during Sleep mode
                    Object *usart1lpen; // [4:4] USART1 clock enable during Sleep mode
                    Object *usart6lpen; // [5:5] USART6 clock enable during Sleep mode
                    Object *adc1lpen; // [8:8] ADC1 clock enable during Sleep mode
                    Object *adc2lpen; // [9:9] ADC2 clock enable during Sleep mode
                    Object *adc3lpen; // [10:10] ADC 3 clock enable during Sleep mode
                    Object *sdiolpen; // [11:11] SDIO clock enable during Sleep mode
                    Object *spi1lpen; // [12:12] SPI 1 clock enable during Sleep mode

                    // F429
                    Object *spi4lpen; // [13:13] SPI 4 clock enable during Sleep mode

                    Object *syscfglpen; // [14:14] System configuration controller clock enable during Sleep mode
                    Object *tim9lpen; // [16:16] TIM9 clock enable during sleep mode
                    Object *tim10lpen; // [17:17] TIM10 clock enable during Sleep mode
                    Object *tim11lpen; // [18:18] TIM11 clock enable during Sleep mode

                    // F429
                    Object *spi5lpen; // [20:20] SPI 5 clock enable during Sleep mode
                    Object *spi6lpen; // [21:21] SPI 6 clock enable during Sleep mode
                    Object *sai1lpen; // [22:22] SAI1 clock enable
                    Object *ltdclpen; // [26:26] LTDC clock enable

                } apb2lpenr;

                // BDCR (Backup domain control register) bitfields.
                struct {
                    Object *lseon; // [0:0] External low-speed oscillator enable
                    Object *lserdy; // [1:1] External low-speed oscillator ready
                    Object *lsebyp; // [2:2] External low-speed oscillator bypass
                    Object *rtcsel; // [8:9] RTC clock source selection
                    Object *rtcen; // [15:15] RTC clock enable
                    Object *bdrst; // [16:16] Backup domain software reset
                } bdcr;

                // CSR (Clock control & status register) bitfields.
                // Errata: The RM0090 manual refers to wdgrstf as IWDGRSTF
                struct {
                    Object *lsion; // [0:0] Internal low-speed oscillator enable
                    Object *lsirdy; // [1:1] Internal low-speed oscillator ready
                    Object *rmvf; // [24:24] Remove reset flag
                    Object *borrstf; // [25:25] BOR reset flag
                    Object *padrstf; // [26:26] PIN reset flag
                    Object *porrstf; // [27:27] POR/PDR reset flag
                    Object *sftrstf; // [28:28] Software reset flag
                    Object *wdgrstf; // [29:29] Independent watchdog reset flag
                    Object *wwdgrstf; // [30:30] Window watchdog reset flag
                    Object *lpwrrstf; // [31:31] Low-power reset flag
                } csr;

                // SSCGR (Spread spectrum clock generation register) bitfields.
                struct {
                    Object *modper; // [0:12] Modulation period
                    Object *incstep; // [13:27] Incrementation step
                    Object *spreadsel; // [30:30] Spread Select
                    Object *sscgen; // [31:31] Spread spectrum modulation enable
                } sscgr;

                // PLLI2SCFGR (PLLI2S configuration register) bitfields.
                struct {
                    Object *plli2snx; // [6:14] PLLI2S multiplication factor for VCO
                    Object *plli2srx; // [28:30] PLLI2S division factor for I2S clocks

                    // F429
                    Object *plli2sn; // [6:14] PLLI2S multiplication factor for VCO
                    Object *plli2sq; // [24:27] PLLI2S division factor for SAI1 clock
                    Object *plli2sr; // [28:30] PLLI2S division factor for I2S clocks

                } plli2scfgr;

                // F429
                // PLLSAICFGR (PLLSAICFGR) bitfields.
                struct {
                    Object *pllsain; // [6:14] PLLSAIN
                    Object *pllsaiq; // [24:27] PLLSAIN
                    Object *pllsair; // [28:30] PLLSAIN
                } pllsaicfgr;

                // F429
                // DCKCFGR (DCKCFGR) bitfields.
                struct {
                    Object *plli2sdivq; // [0:4] PLLI2SDIVQ
                    Object *pllsaidivq; // [8:12] PLLSAIDIVQ
                    Object *pllsaidivr; // [16:17] PLLSAIDIVR
                    Object *sai1asrc; // [20:21] SAI1ASRC
                    Object *sai1bsrc; // [22:23] SAI1BSRC
                    Object *timpre; // [24:24] TIMPRE
                } dckcfgr;

            } fld;
        } f4;
    } u;

} STM32RCCState;

// ----------------------------------------------------------------------------

#endif /* STM32_RCC_H_ */
