
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Jun  9 15:54:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/data/pul/project_1.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/data/pul/project_1.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13536
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1029.266 ; gain = 468.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/data/pul/project_1.srcs/sources_1/new/main.vhd:46]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/data/pul/project_1.srcs/sources_1/new/main.vhd:103]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/data/pul/project_1.srcs/sources_1/new/main.vhd:104]
INFO: [Synth 8-3491] module 'lcd' declared at 'C:/data/pul/project_1.srcs/sources_1/new/lcd.vhd:24' bound to instance 'lcd_inst' of component 'lcd' [C:/data/pul/project_1.srcs/sources_1/new/main.vhd:109]
INFO: [Synth 8-638] synthesizing module 'lcd' [C:/data/pul/project_1.srcs/sources_1/new/lcd.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'lcd' (0#1) [C:/data/pul/project_1.srcs/sources_1/new/lcd.vhd:50]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/data/pul/project_1.srcs/sources_1/new/debouncer.vhd:5' bound to instance 'debouncer_inst' of component 'debouncer' [C:/data/pul/project_1.srcs/sources_1/new/main.vhd:130]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/data/pul/project_1.srcs/sources_1/new/debouncer.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [C:/data/pul/project_1.srcs/sources_1/new/debouncer.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [C:/data/pul/project_1.srcs/sources_1/new/main.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element delay_done_reg was removed.  [C:/data/pul/project_1.srcs/sources_1/new/lcd.vhd:119]
WARNING: [Synth 8-3848] Net LED in module/entity main does not have driver. [C:/data/pul/project_1.srcs/sources_1/new/main.vhd:38]
WARNING: [Synth 8-3848] Net SPI_SCK in module/entity main does not have driver. [C:/data/pul/project_1.srcs/sources_1/new/main.vhd:39]
WARNING: [Synth 8-3848] Net SPI_MOSI in module/entity main does not have driver. [C:/data/pul/project_1.srcs/sources_1/new/main.vhd:40]
WARNING: [Synth 8-3848] Net SPI_SS in module/entity main does not have driver. [C:/data/pul/project_1.srcs/sources_1/new/main.vhd:41]
WARNING: [Synth 8-3848] Net LDAC in module/entity main does not have driver. [C:/data/pul/project_1.srcs/sources_1/new/main.vhd:42]
WARNING: [Synth 8-7129] Port send_data in module lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[0] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_SCK in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_MOSI in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_SS in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LDAC in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1138.078 ; gain = 577.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1138.078 ; gain = 577.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1138.078 ; gain = 577.199
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1138.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc]
WARNING: [Vivado 12-584] No ports matched 'Button[0]'. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Button[1]'. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Button[2]'. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Button[3]'. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BUTTON[3]'. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BUTTON[2]'. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BUTTON[1]'. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BUTTON[1]'. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BUTTON[2]'. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BUTTON[3]'. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/data/pul/project_1.srcs/constrs_1/new/pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1226.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1226.891 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1226.891 ; gain = 666.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1226.891 ; gain = 666.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1226.891 ; gain = 666.012
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cmd_state_reg' in module 'lcd'
INFO: [Synth 8-802] inferred FSM for state register 'master_cmd_state_reg' in module 'lcd'
INFO: [Synth 8-802] inferred FSM for state register 'combined_lcd_state_reg' in module 'main'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                              000 |                              000
                 state_0 |                              001 |                              001
                 state_1 |                              010 |                              010
                 state_2 |                              011 |                              011
                 state_3 |                              100 |                              100
                 state_4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_state_reg' using encoding 'sequential' in module 'lcd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             master_idle |                               00 |                              000
            master_clear |                               01 |                              001
             master_home |                               10 |                              010
        master_send_wait |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'master_cmd_state_reg' using encoding 'sequential' in module 'lcd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              init_start |                00000000000000001 |                            00000
               init_cmd1 |                00000000000000010 |                            00001
               init_cmd2 |                00000000000000100 |                            00010
               init_cmd3 |                00000000000001000 |                            00011
               init_cmd4 |                00000000000010000 |                            00100
               init_cmd5 |                00000000000100000 |                            00101
               init_cmd6 |                00000000001000000 |                            00110
               init_done |                00000000010000000 |                            00111
           clear_display |                00000000100000000 |                            01000
          set_cursor_0_0 |                00000001000000000 |                            01001
             send_char_1 |                00000010000000000 |                            01010
       wait_after_char_1 |                00000100000000000 |                            01011
             send_char_2 |                00001000000000000 |                            01100
       wait_after_char_2 |                00010000000000000 |                            01101
             send_char_3 |                00100000000000000 |                            01110
       wait_after_char_3 |                01000000000000000 |                            01111
                    done |                10000000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'combined_lcd_state_reg' using encoding 'one-hot' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1226.891 ; gain = 666.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	  17 Input   28 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   6 Input   21 Bit        Muxes := 1     
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 16    
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	  17 Input    8 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 11    
	   6 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 4     
	  17 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port LED[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[0] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_SCK in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_MOSI in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPI_SS in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LDAC in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1226.891 ; gain = 666.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1328.832 ; gain = 767.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1359.695 ; gain = 798.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1360.215 ; gain = 799.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1555.848 ; gain = 994.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1555.848 ; gain = 994.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1555.848 ; gain = 994.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1555.848 ; gain = 994.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1555.848 ; gain = 994.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1555.848 ; gain = 994.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    29|
|3     |LUT1   |    35|
|4     |LUT2   |    57|
|5     |LUT3   |    15|
|6     |LUT4   |    18|
|7     |LUT5   |    32|
|8     |LUT6   |    24|
|9     |FDRE   |   125|
|10    |FDSE   |    13|
|11    |IBUF   |     2|
|12    |OBUF   |     6|
|13    |OBUFT  |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1555.848 ; gain = 994.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1555.848 ; gain = 906.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1555.848 ; gain = 994.969
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1565.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1568.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 73f9dfaf
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 44 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1568.707 ; gain = 1198.008
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1568.707 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/data/pul/project_1.runs/synth_1/main.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  9 15:54:26 2025...
