-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2024.1/1091966 Production Release                   
-- Build Date:               Wed Feb 14 09:07:18 PST 2024                        
                                                                                 
-- Generated by:             u110020015@ws41                                     
-- Generated date:           Wed May 22 01:04:27 CST 2024                        

Solution Settings: In_copy.v4
  Current state: schedule
  Project: Catapult

Design Input Files Specified
  $PROJECT_HOME/hls_c/In_copy.h
    $MGC_HOME/shared/include/ac_int.h
    $MGC_HOME/shared/include/ac_math.h
      $MGC_HOME/shared/include/ac_math/ac_abs.h
        $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_float.h
        $MGC_HOME/shared/include/ac_complex.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_shift.h
          $MGC_HOME/shared/include/ac_math/ac_normalize.h
      $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_std_float.h
      $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
      $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
      $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
      $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
      $MGC_HOME/shared/include/ac_math/ac_barrel_shift.h
      $MGC_HOME/shared/include/ac_math/ac_div.h
      $MGC_HOME/shared/include/ac_math/ac_hcordic.h
      $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
      $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
      $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
      $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
      $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
      $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
      $MGC_HOME/shared/include/ac_math/ac_sqrt.h
      $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
      $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
      $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
      $MGC_HOME/shared/include/ac_float_add_tree.h
    $MGC_HOME/shared/include/ac_channel.h
    $MGC_HOME/shared/include/mc_scverify.h

Processes/Blocks in Design
  Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
  ------------- ----------------------- ------- ---------- ------------ -- --------
  /In_copy/run                       12    4097       4098            1  0          
  Design Total:                      12    4097       4098            1  0          
  
Clock Information
  Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
  ------------ ------ ------ ----------------- ----------- ------------------------
  clk          rising 10.000             20.00    0.000000 /In_copy/run             
  
I/O Data Ranges
  Port             Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  ---------------- ---- -------- --------- --------- ------- -------- --------
  clk              IN   Unsigned         1                                     
  rst              IN   Unsigned         1                                     
  arst_n           IN   Unsigned         1                                     
  in_data:rsc.dat  IN   Unsigned        32                                     
  in_data:rsc.vld  IN   Unsigned         1                                     
  qin:rsc.q        IN   Unsigned        64                                     
  ap_done:rsc.rdy  IN   Unsigned         1                                     
  ap_start:rsc.dat IN   Unsigned         1                                     
  ap_start:rsc.vld IN   Unsigned         1                                     
  mode:rsc.dat     IN   Unsigned         1                                     
  in_data:rsc.rdy  OUT  Unsigned         1                                     
  qin:rsc.adr      OUT  Unsigned        10                                     
  qin:rsc.d        OUT  Unsigned        64                                     
  qin:rsc.we       OUT  Unsigned         1                                     
  qin:rsc.en       OUT  Unsigned         1                                     
  qin.triosy.lz    OUT  Unsigned         1                                     
  ap_done:rsc.dat  OUT  Unsigned         1                                     
  ap_done:rsc.vld  OUT  Unsigned         1                                     
  ap_start:rsc.rdy OUT  Unsigned         1                                     
  mode.triosy.lz   OUT  Unsigned         1                                     
  
Memory Resources
  Resource Name: /In_copy/in_data:rsc
    Memory Component: ccs_in_wait                  Size:         1 x 32
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable         Indices Phys Memory Address     
    ---------------- ------- -----------------------
    /In_copy/in_data    0:31 00000000-00000000 (0-0) 
    
  Resource Name: /In_copy/qin:rsc
    Memory Component: ccs_ram_sync_singleport      Size:         1024 x 64
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable     Indices Phys Memory Address        
    ------------ ------- --------------------------
    /In_copy/qin    0:63 000003ff-00000000 (1023-0) 
    
  Resource Name: /In_copy/ap_done:rsc
    Memory Component: ccs_out_wait                 Size:         1 x 1
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable         Indices Phys Memory Address     
    ---------------- ------- -----------------------
    /In_copy/ap_done     0:0 00000000-00000000 (0-0) 
    
  Resource Name: /In_copy/ap_start:rsc
    Memory Component: ccs_in_wait                  Size:         1 x 1
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable          Indices Phys Memory Address     
    ----------------- ------- -----------------------
    /In_copy/ap_start     0:0 00000000-00000000 (0-0) 
    
  Resource Name: /In_copy/mode:rsc
    Memory Component: ccs_in                       Size:         1 x 1
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable      Indices Phys Memory Address     
    ------------- ------- -----------------------
    /In_copy/mode     0:0 00000000-00000000 (0-0) 
    
C++ to Interface Mappings
  Resource/Fields C++ Type Interface Range Range Expression(x) x=step+offset Expression Limits 
  --------------- -------- --------------- ------------------- ------------- -----------------
  
Multi-Cycle (Combinational) Component Usage
  Instance Component Name Cycles 
  -------- -------------- ------
  
Loops
  Process      Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
  ------------ ---------------- ---------- ------- ------------- --------- ------ ---- --------
  /In_copy/run run:rlp            Infinite       1         4099  40.99 us                       
  /In_copy/run  main              Infinite       2         4098  40.98 us                       
  /In_copy/run   for                  1024       4         4096  40.96 us                       
  
Loop Execution Profile
  Process      Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  ------------ ---------------- ------------ -------------------------- ----------------- --------
  /In_copy/run run:rlp                    1                        0.02             4098           
  /In_copy/run  main                      2                        0.05             4098           
  /In_copy/run   for                   4096                       99.93             4096           
  
End of Report
