{
   "DESIGN_NAME": "pes_decoder",
    "VERILOG_FILES": "/home/hardhik/OpenLane/openlane/pes_decoder/src/pes_decoder.v",
    "DIE_AREA": "0.0 0.0 200 200",
    "FP_PDN_VPITCH": 25,
    "FP_PDN_HPITCH": 25,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "PL_TARGET_DENSITY": 0.95,
    "FP_SIZING": "absolute",
    "SYNTH_AUTONAME": 1,
    "GLB_RESIZER_MAX_WIRE_LENGTH": 6000,
    "PL_RESIZER_MAX_WIRE_LENGTH": 6000,
    "PL_BASIC_PLACEMENET": 0,
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 12.0
    
    
}
