*design* DebussyLib (btIdent Verdi_T-2022.06)
Command arguments:
    +define+verilog
    -sv
    -f rtl_list.f
        ../rtl/gf1024_mul_pb_k5_flat.v
        ../rtl/rs544_syndrome_consts_M32_forward.svh
        ../rtl/syndrome_lal32.sv
    -f sim_list.f
        ../testbench/tb_syndrome_lal32_ref_math.sv
        ../testbench/tb_syndrome_lal32_ref_math_negedge.sv


*Error* Module ref_syndrome redefined
"../testbench/tb_syndrome_lal32_ref_math_negedge.sv", 21: 
Highest level modules:
gf1024_mul_const
tb_syndrome_lal32_ref_math
tb_syndrome_lal32_ref_math_negedge

Total	1 error(s),   0 warning(s)
