Acknowledgments
We thank S.P. Seng and M. Weinhardt for producing some of
the diagrams in this paper. The support of UK Engineering and
Physical Sciences Research Council (Grant numbers GR/
L24366, GR/L54356, GR/L59658, and GR/N66599), Xilinx,
Incorporated, and a UK Overseas Research Student Award is
gratefully acknowledged.