head	1.4;
access;
symbols
	OPENBSD_4_7:1.2.0.4
	OPENBSD_4_7_BASE:1.2
	OPENBSD_4_6:1.2.0.2
	OPENBSD_4_6_BASE:1.2
	OPENBSD_4_5:1.1.1.4.0.6
	OPENBSD_4_5_BASE:1.1.1.4
	OPENBSD_4_4:1.1.1.4.0.4
	OPENBSD_4_4_BASE:1.1.1.4
	OPENBSD_4_3_BASE:1.1.1.4
	OPENBSD_4_3:1.1.1.4.0.2
	v2_2_0_90:1.1.1.4
	v2_2_0:1.1.1.4
	OPENBSD_4_2:1.1.1.3.0.2
	OPENBSD_4_2_BASE:1.1.1.3
	v1_7_4:1.1.1.3
	v1_7_3:1.1.1.2
	v1_7_2:1.1.1.1
	xorg:1.1.1;
locks; strict;
comment	@ * @;


1.4
date	2010.05.23.21.28.34;	author oga;	state dead;
branches;
next	1.3;

1.3
date	2010.05.10.22.32.29;	author oga;	state Exp;
branches;
next	1.2;

1.2
date	2009.06.25.20.16.43;	author matthieu;	state Exp;
branches;
next	1.1;

1.1
date	2006.11.26.20.06.47;	author matthieu;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2006.11.26.20.06.47;	author matthieu;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2006.12.16.21.02.00;	author matthieu;	state Exp;
branches;
next	1.1.1.3;

1.1.1.3
date	2007.03.03.09.49.33;	author matthieu;	state Exp;
branches;
next	1.1.1.4;

1.1.1.4
date	2007.11.24.19.44.45;	author matthieu;	state Exp;
branches;
next	;


desc
@@


1.4
log
@Pull in the changes in rendering that I skipped when i backported
changes from later intel versions (after the UMS removal). 95% of this
is the xvmc reworks that makes that code even halfway sane. xvmc is now
enabled by default on 965+.

Tested by many on tech@@, thanks!

ok matthieu@@
@
text
@
#ifndef _I830_DRI_H
#define _I830_DRI_H

#include "xf86drm.h"
#include "i830_common.h"

#define I830_MAX_DRAWABLES 256

#define I830_MAJOR_VERSION 1
#define I830_MINOR_VERSION 9
#define I830_PATCHLEVEL 0

#define I830_REG_SIZE 0x80000

typedef struct _I830DRIRec {
	drm_handle_t regs;
	drmSize regsSize;

	drmSize unused1;	/* backbufferSize */
	drm_handle_t unused2;	/* backbuffer */

	drmSize unused3;	/* depthbufferSize */
	drm_handle_t unused4;	/* depthbuffer */

	drmSize unused5;	/* rotatedSize / */
	drm_handle_t unused6;	/* rotatedbuffer */

	drm_handle_t unused7;	/* textures */
	int unused8;		/* textureSize */

	drm_handle_t unused9;	/* agp_buffers */
	drmSize unused10;	/* agp_buf_size */

	int deviceID;
	int width;
	int height;
	int mem;
	int cpp;
	int bitsPerPixel;

	int unused11[8];	/* was front/back/depth/rotated offset/pitch */

	int unused12;		/* logTextureGranularity */
	int unused13;		/* textureOffset */

	int irq;
	int sarea_priv_offset;
} I830DRIRec, *I830DRIPtr;

typedef struct {
	/* Nothing here yet */
	int dummy;
} I830ConfigPrivRec, *I830ConfigPrivPtr;

typedef struct {
	/* Nothing here yet */
	int dummy;
} I830DRIContextRec, *I830DRIContextPtr;

#endif
@


1.3
log
@Update the intel driver to 2.9.1 plus backports.

2.9.1 is the last version of the intel DDX that supports UMS (User
modesetting), with 2.10 onwards being purely KMS only. As such, this
driver contains backports of almost every correctness or performance
related fix to the rendering layer in later intel drivers. This driver
*REQUIRES* a GEM enabled kernel. it claims to support non-gem mode but
this is essentially unmaintained and due to the way the abstraciton
works is slow, if it works at all (it often does not). You have been
warned.

tested by many many people on tech over the last few weeks.
@
text
@@


1.2
log
@update to xf86-video-intel 2.7.1. Tested by many.
@
text
@a0 1
/* $XFree86: xc/programs/Xserver/hw/xfree86/drivers/i810/i830_dri.h,v 1.6 2003/09/28 20:15:59 alanh Exp $ */
d17 2
a18 2
   drm_handle_t regs;
   drmSize regsSize;
d20 2
a21 2
   drmSize unused1; /* backbufferSize */
   drm_handle_t unused2; /* backbuffer */
d23 2
a24 2
   drmSize unused3; /* depthbufferSize */
   drm_handle_t unused4; /* depthbuffer */
d26 2
a27 2
   drmSize unused5; /* rotatedSize /*/
   drm_handle_t unused6; /* rotatedbuffer */
d29 2
a30 2
   drm_handle_t unused7; /* textures */
   int unused8; /* textureSize */
d32 2
a33 2
   drm_handle_t unused9; /* agp_buffers */
   drmSize unused10; /* agp_buf_size */
d35 6
a40 6
   int deviceID;
   int width;
   int height;
   int mem;
   int cpp;
   int bitsPerPixel;
d42 1
a42 1
   int unused11[8]; /* was front/back/depth/rotated offset/pitch */
d44 2
a45 2
   int unused12; /* logTextureGranularity */
   int unused13; /* textureOffset */
d47 2
a48 2
   int irq;
   int sarea_priv_offset;
d52 2
a53 2
   /* Nothing here yet */
   int dummy;
d57 2
a58 2
   /* Nothing here yet */
   int dummy;
@


1.1
log
@Initial revision
@
text
@d12 2
a13 2
#define I830_MINOR_VERSION 7
#define I830_PATCHLEVEL 2
a60 1

@


1.1.1.1
log
@Importing xf86-video-i810 1.7.2
@
text
@@


1.1.1.2
log
@xf86-video-intel 1.7.3
@
text
@d13 1
a13 1
#define I830_PATCHLEVEL 3
@


1.1.1.3
log
@Import xf86-video-i810 version 1.7.4
@
text
@d13 1
a13 1
#define I830_PATCHLEVEL 4
@


1.1.1.4
log
@xf86-video-intel 2.2.0
@
text
@d12 2
a13 2
#define I830_MINOR_VERSION 9
#define I830_PATCHLEVEL 0
@


