JDF B
//$Header: G:/synario/lev110/examples/cpld/ispGDX2/verilog/mux4to1_16/rcs/mux4to1_16.syn 1.7 2003/11/26 02:04:06Z xqzhou Exp xqzhou $
// Created by Version 2.0 
PROJECT Multiplexer
DESIGN mux4to1_16 Normal
DEVKIT LX256V-5F484C2R
ENTRY Schematic/Verilog HDL
TESTFIXTURE mux4to1_t.tf
MODULE mux4to1_16.v
MODSTYLE mux4to1_16 Normal
SYNTHESIS_TOOL Synplify
