module vecAdd {

extern proc vecAdd(A: [] real(32), B: [] real(32), C: [] real(32), lo: int(32), hi: int(32), nelem: int(32), dev_num: int(32));

}
