{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701460409683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701460409684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 15:53:29 2023 " "Processing started: Fri Dec 01 15:53:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701460409684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460409684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter_test -c filter_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter_test -c filter_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460409684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701460409978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701460409979 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "communication.v(67) " "Verilog HDL information at communication.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "communication.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/communication.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701460416938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "communication.v 1 1 " "Found 1 design units, including 1 entities, in source file communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 communication " "Found entity 1: communication" {  } { { "communication.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/communication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460416939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460416939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460416941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460416941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.v 1 1 " "Found 1 design units, including 1 entities, in source file tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "TX.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460416942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460416942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460416943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460416943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DPRAM " "Found entity 1: DPRAM" {  } { { "DPRAM.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/DPRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460416944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460416944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram_test.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/ram_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460416945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460416945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_test.v 1 1 " "Found 1 design units, including 1 entities, in source file filter_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_test " "Found entity 1: filter_test" {  } { { "filter_test.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/filter_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460416947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460416947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp.v 1 1 " "Found 1 design units, including 1 entities, in source file lp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LP " "Found entity 1: LP" {  } { { "LP.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460416948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460416948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lp/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (lp) " "Found design unit 1: dspba_library_package (lp)" {  } { { "LP/dspba_library_package.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file lp/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "LP/dspba_library.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417322 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "LP/dspba_library.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417322 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "LP/dspba_library.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417322 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "LP/dspba_library.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417322 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "LP/dspba_library.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417322 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "LP/dspba_library.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file lp/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (lp) " "Found design unit 1: auk_dspip_math_pkg_hpfir (lp)" {  } { { "LP/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417324 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "LP/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lp/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (lp) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (lp)" {  } { { "LP/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lp/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417327 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lp/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417329 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lp/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "LP/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417330 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "LP/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lp/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "LP/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417332 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "LP/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lp/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LP/altera_avalon_sc_fifo.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp/lp_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lp/lp_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LP_0002_rtl_core-normal " "Found design unit 1: LP_0002_rtl_core-normal" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/LP_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417345 ""} { "Info" "ISGN_ENTITY_NAME" "1 LP_0002_rtl_core " "Found entity 1: LP_0002_rtl_core" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/LP_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp/lp_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lp/lp_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LP_0002_ast-struct " "Found design unit 1: LP_0002_ast-struct" {  } { { "LP/LP_0002_ast.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/LP_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417346 ""} { "Info" "ISGN_ENTITY_NAME" "1 LP_0002_ast " "Found entity 1: LP_0002_ast" {  } { { "LP/LP_0002_ast.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/LP_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp/lp_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lp/lp_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LP_0002-syn " "Found design unit 1: LP_0002-syn" {  } { { "LP/LP_0002.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/LP_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417347 ""} { "Info" "ISGN_ENTITY_NAME" "1 LP_0002 " "Found entity 1: LP_0002" {  } { { "LP/LP_0002.vhd" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/LP/LP_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modelsim/filter_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file modelsim/filter_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_test_tb " "Found entity 1: filter_test_tb" {  } { { "Modelsim/filter_test_tb.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/Modelsim/filter_test_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417350 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.v(174) " "Verilog HDL information at controller.v(174): always construct contains both blocking and non-blocking assignments" {  } { { "controller.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/controller.v" 174 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701460417351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtered_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file filtered_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 filtered_ram " "Found entity 1: filtered_ram" {  } { { "filtered_ram.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/filtered_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delays_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file delays_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 delays_ram " "Found entity 1: delays_ram" {  } { { "delays_ram.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/delays_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file output_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_ram " "Found entity 1: output_ram" {  } { { "output_ram.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/output_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processed_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file processed_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 processed_ram " "Found entity 1: processed_ram" {  } { { "processed_ram.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/processed_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_ram " "Found entity 1: sum_ram" {  } { { "sum_ram.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/sum_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460417360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417360 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "com_start controller.v(184) " "Verilog HDL error at controller.v(184): object \"com_start\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "controller.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/controller.v" 184 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701460417476 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "com_stop controller.v(186) " "Verilog HDL error at controller.v(186): object \"com_stop\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "controller.v" "" { Text "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/controller.v" 186 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1701460417476 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/output_files/filter_test.map.smsg " "Generated suppressed messages file C:/Users/macdo/OneDrive/Documents/ECED 4260/Project/Repo/Filter/output_files/filter_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417568 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701460417660 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 01 15:53:37 2023 " "Processing ended: Fri Dec 01 15:53:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701460417660 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701460417660 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701460417660 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460417660 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460418259 ""}
