$date
	Thu Apr 28 15:52:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module CPU $end
$var reg 1 ! clk $end
$upscope $end
$scope module CPU $end
$var reg 16 " instruction [15:0] $end
$upscope $end
$scope module CPU $end
$var wire 16 # bus [15:0] $end
$upscope $end
$scope module CPU $end
$var wire 16 $ tmp_alu [15:0] $end
$upscope $end
$scope module CPU $end
$var reg 16 % \Rx[0] [15:0] $end
$upscope $end
$enddefinitions $end
#100000
$dumpvars
b11 %
b11 $
bx #
b1000011100011 "
0!
$end
#110000
b11000000000010 "
#150000
b1 #
b1 $
1!
#151000
bx #
b1 %
#200000
0!
#210000
b1001000000000000 "
#250000
1!
