bram_weights_1.v,verilog,xil_defaultlib,../../../../Tiny_YOLO_HW.gen/sources_1/ip/bram_weights_1/sim/bram_weights_1.v,incdir="../../../../../../../Xilinx-tools/2025.1/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
