
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005337                       # Number of seconds simulated
sim_ticks                                  5337166000                       # Number of ticks simulated
final_tick                                 5337166000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 319778                       # Simulator instruction rate (inst/s)
host_op_rate                                   697470                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              123636222                       # Simulator tick rate (ticks/s)
host_mem_usage                                 810536                       # Number of bytes of host memory used
host_seconds                                    43.17                       # Real time elapsed on the host
sim_insts                                    13804271                       # Number of instructions simulated
sim_ops                                      30108598                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   5337166000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            20160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            11136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               31296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        20160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          20160                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               315                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               174                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  489                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             3777286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data             2086501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                5863786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        3777286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3777286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            3777286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data            2086501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               5863786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                          489                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        489                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   31296                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    31296                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                102                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 48                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 59                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 49                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                 4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                24                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     5337053000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    489                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      303                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      132                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       35                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          104                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     275.076923                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    169.072462                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    299.241880                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            41     39.42%     39.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           25     24.04%     63.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           16     15.38%     78.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            4      3.85%     82.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            5      4.81%     87.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      2.88%     90.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.96%     91.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            9      8.65%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           104                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      10291000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 19459750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2445000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      21044.99                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 39794.99                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          5.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       5.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.05                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.05                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       377                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.10                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    10914218.81                       # Average gap between requests
system.mem_ctrl.pageHitRate                     77.10                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    449820                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2056320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               4070940                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                187680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         15025770                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          3190080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1269310140                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1298817135                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             243.353333                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            5327691750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        311000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        1826000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    5286490500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      8307750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        7272000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     32958750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    349860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    170775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1435140                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               3211380                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                235200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         15684690                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          2972640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1269521940                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1297884105                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             243.178516                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            5329196500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        426000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1826000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    5287373500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      7741250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        5399250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     34400000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5337166000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  302940                       # Number of BP lookups
system.cpu.branchPred.condPredicted            302940                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               555                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               302579                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     256                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 85                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          302579                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             100369                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           202210                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          428                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5337166000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4601830                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2001638                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            64                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            14                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5337166000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5337166000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1102272                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           132                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5337166000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5337167                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1111670                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13815614                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      302940                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             100625                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4210187                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1294                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           477                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1102173                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   301                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5323038                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              5.660619                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.345245                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1218209     22.89%     22.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      198      0.00%     22.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   100263      1.88%     24.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   100333      1.88%     26.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   100227      1.88%     28.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   300210      5.64%     34.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      285      0.01%     34.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   300203      5.64%     39.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3203110     60.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5323038                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.056760                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.588567                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1010221                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                208109                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   4003548                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                100513                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    647                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               30129120                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                    647                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1110556                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    4502                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            778                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   4003653                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                202902                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               30126961                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 100053                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   2765                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            33029247                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              73966682                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         32338461                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          22002667                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              33009321                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    19926                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 25                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    901491                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4602535                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2002308                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            599961                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           100007                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   30123096                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  76                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  30118082                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                99                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           14573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        21856                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             68                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5323038                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         5.658063                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.847812                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               17700      0.33%      0.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              101297      1.90%      2.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              101113      1.90%      4.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              400632      7.53%     11.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              900637     16.92%     28.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1000582     18.80%     47.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              900540     16.92%     64.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              600331     11.28%     75.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1300206     24.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5323038                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     115      0.03%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                400027     99.97%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      6      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     3      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            200302      0.67%      0.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9813279     32.58%     33.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               100006      0.33%     33.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1400043      4.65%     38.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            12000606     39.85%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1001762      3.33%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              801633      2.66%     84.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3600299     11.95%     96.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1200152      3.98%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30118082                       # Type of FU issued
system.cpu.iq.rate                           5.643084                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      400159                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013286                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           29557237                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12134725                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12115398                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            36402223                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           18003084                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18000850                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               11916824                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                18401115                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           800004                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1770                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1287                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    647                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1916                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1978                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            30123172                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                52                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4602535                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2002308                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 36                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1970                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             64                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            102                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          640                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  742                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              30116810                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4601827                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1272                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6603464                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   301425                       # Number of branches executed
system.cpu.iew.exec_stores                    2001637                       # Number of stores executed
system.cpu.iew.exec_rate                     5.642846                       # Inst execution rate
system.cpu.iew.wb_sent                       30116514                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      30116248                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  24310759                       # num instructions producing a value
system.cpu.iew.wb_consumers                  46916190                       # num instructions consuming a value
system.cpu.iew.wb_rate                       5.642740                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.518174                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           14573                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               582                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5320709                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     5.658757                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.070246                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        17397      0.33%      0.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1301145     24.45%     24.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       200776      3.77%     28.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       100605      1.89%     30.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       100367      1.89%     32.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       300124      5.64%     37.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       100151      1.88%     39.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           60      0.00%     39.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3200084     60.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5320709                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             13804271                       # Number of instructions committed
system.cpu.commit.committedOps               30108598                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6601786                       # Number of memory references committed
system.cpu.commit.loads                       4600765                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     300933                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18000288                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  16708472                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   87                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       200038      0.66%      0.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9806642     32.57%     33.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          100005      0.33%     33.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          1400021      4.65%     38.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       12000106     39.86%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1000741      3.32%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         800869      2.66%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      3600024     11.96%     96.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1200152      3.99%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          30108598                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3200084                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     32243796                       # The number of ROB reads
system.cpu.rob.rob_writes                    60248699                       # The number of ROB writes
system.cpu.timesIdled                             195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           14129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    13804271                       # Number of Instructions Simulated
system.cpu.committedOps                      30108598                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.386632                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.386632                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.586442                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.586442                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 32321469                       # number of integer regfile reads
system.cpu.int_regfile_writes                13912542                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  22000850                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 16800688                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  10606889                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2304196                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 9007685                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5337166000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           154.620204                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5802500                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               176                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          32968.750000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            222000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   154.620204                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.150996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.150996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          155                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11605730                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11605730                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5337166000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      3801569                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3801569                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2000931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000931                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       5802500                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5802500                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      5802500                       # number of overall hits
system.cpu.dcache.overall_hits::total         5802500                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           186                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           91                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          277                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            277                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          277                       # number of overall misses
system.cpu.dcache.overall_misses::total           277                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     20847000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20847000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     10040000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10040000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     30887000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     30887000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     30887000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     30887000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      3801755                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3801755                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2001022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2001022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      5802777                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5802777                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      5802777                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5802777                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000045                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000048                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000048                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 112080.645161                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 112080.645161                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 110329.670330                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 110329.670330                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 111505.415162                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 111505.415162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 111505.415162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 111505.415162                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          449                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.818182                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          100                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          101                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          101                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           86                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           90                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          176                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          176                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     11088000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11088000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9776000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9776000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     20864000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20864000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     20864000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20864000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000030                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000030                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 128930.232558                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 128930.232558                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 108622.222222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108622.222222                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 118545.454545                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 118545.454545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 118545.454545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 118545.454545                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5337166000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               134                       # number of replacements
system.cpu.icache.tags.tagsinuse           211.460233                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1101720                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               347                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3174.985591                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   211.460233                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.826017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.826017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          187                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2204693                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2204693                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5337166000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1101720                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1101720                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1101720                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1101720                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1101720                       # number of overall hits
system.cpu.icache.overall_hits::total         1101720                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          453                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           453                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          453                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            453                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          453                       # number of overall misses
system.cpu.icache.overall_misses::total           453                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     44803999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44803999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     44803999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44803999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     44803999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44803999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1102173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1102173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1102173                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1102173                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1102173                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1102173                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000411                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000411                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000411                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000411                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000411                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000411                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 98905.075055                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98905.075055                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 98905.075055                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98905.075055                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 98905.075055                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98905.075055                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          105                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          105                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          105                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          348                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          348                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          348                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          348                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          348                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          348                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     35755999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35755999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     35755999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35755999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     35755999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35755999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000316                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000316                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000316                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000316                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000316                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000316                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 102747.123563                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102747.123563                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 102747.123563                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102747.123563                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 102747.123563                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102747.123563                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests            658                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   5337166000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 433                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               134                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 90                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                90                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            434                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          827                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          352                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1179                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        22080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        11264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    33344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                524                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.013359                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.114915                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      517     98.66%     98.66% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      1.34%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  524                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               658000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1041000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              528999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5337166000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              445.719494                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    166                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  489                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.339468                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   293.087644                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   152.631850                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.071555                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.037264                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.108818                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          447                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.119385                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 5737                       # Number of tag accesses
system.l2cache.tags.data_accesses                5737                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   5337166000                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadSharedReq_hits::cpu.inst           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           32                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               30                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  32                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              30                       # number of overall hits
system.l2cache.overall_hits::cpu.data               2                       # number of overall hits
system.l2cache.overall_hits::total                 32                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data           90                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             90                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          316                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data           84                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          400                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            316                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            174                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               490                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           316                       # number of overall misses
system.l2cache.overall_misses::cpu.data           174                       # number of overall misses
system.l2cache.overall_misses::total              490                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data      9506000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      9506000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     34067000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     10777000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     44844000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     34067000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     20283000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     54350000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     34067000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     20283000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     54350000                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::cpu.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           90                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          346                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data           86                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          432                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          346                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          176                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             522                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          346                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          176                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            522                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.913295                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.976744                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.925926                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.913295                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.988636                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.938697                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.913295                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.988636                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.938697                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 105622.222222                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 105622.222222                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 107806.962025                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 128297.619048                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total       112110                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 107806.962025                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 116568.965517                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 110918.367347                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 107806.962025                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 116568.965517                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 110918.367347                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data           90                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           90                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          316                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data           84                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          400                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          316                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          174                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          490                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          316                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          174                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          490                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data      7706000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      7706000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     27767000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      9097000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     36864000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     27767000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     16803000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     44570000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     27767000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     16803000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     44570000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.913295                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.976744                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.925926                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.913295                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.988636                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.938697                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.913295                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.988636                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.938697                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 85622.222222                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 85622.222222                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 87870.253165                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 108297.619048                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        92160                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 87870.253165                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 96568.965517                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 90959.183673                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 87870.253165                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 96568.965517                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 90959.183673                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           489                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5337166000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                399                       # Transaction distribution
system.membus.trans_dist::ReadExReq                90                       # Transaction distribution
system.membus.trans_dist::ReadExResp               90                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           399                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        31296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        31296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               489                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     489    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 489                       # Request fanout histogram
system.membus.reqLayer2.occupancy              489000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2591750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
