Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 13:10:04 2024
| Host         : eecs-digital-25 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 mag_gen/coeff_mags_out_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            wav_sum_out/sine_outputs_weighted_lut_reg[1][0][10]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 4.843ns (52.312%)  route 4.415ns (47.688%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_raw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clock/O
                         net (fo=2690, estimated)     1.549     5.057    mag_gen/clk_100mhz
    SLICE_X34Y22         FDRE                                         r  mag_gen/coeff_mags_out_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     5.575 r  mag_gen/coeff_mags_out_reg[2][6]/Q
                         net (fo=1, estimated)        0.985     6.560    mag_gen/mags_out_coeffs[2][6]
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.684 r  mag_gen/p_0_out__0_i_42/O
                         net (fo=1, estimated)        0.797     7.481    mag_gen/p_0_out__0_i_42_n_0
    SLICE_X35Y21         LUT3 (Prop_lut3_I2_O)        0.152     7.633 r  mag_gen/p_0_out__0_i_9/O
                         net (fo=1, estimated)        1.150     8.783    wav_sum_out/A[8]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      4.049    12.832 r  wav_sum_out/p_0_out__0/P[10]
                         net (fo=40, estimated)       1.483    14.315    wav_sum_out/p_0_out__0__0[10]
    SLICE_X43Y29         FDRE                                         r  wav_sum_out/sine_outputs_weighted_lut_reg[1][0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_raw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clock/O
                         net (fo=2690, estimated)     1.439    14.774    wav_sum_out/clk_100mhz
    SLICE_X43Y29         FDRE                                         r  wav_sum_out/sine_outputs_weighted_lut_reg[1][0][10]/C
                         clock pessimism              0.181    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)       -0.101    14.818    wav_sum_out/sine_outputs_weighted_lut_reg[1][0][10]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.315    
  -------------------------------------------------------------------
                         slack                                  0.503    




