(S (NP (DT The) (NNP Sphynx) (NN project)) (VP (VBD was) (NP (DT an) (JJ exploratory) (NN study) (S (VP (TO to) (VP (VB discover) (SBAR (WHNP (WP what)) (S (VP (MD might) (VP (VB be) (VP (VBN done) (S (VP (TO to) (VP (VB improve) (NP (NP (DT the) (JJ heavy) (NN replication)) (PP (IN of) (PP (IN in) (HYPH -) (NP (NNS structions))))) (PP (IN in) (NP (NP (JJ independent) (NN instruction) (NNS caches)) (PP (IN for) (NP (DT a) (ADJP (ADVP (RB massively)) (JJ parallel)) (NN machine))))) (SBAR (WHADVP (WRB where)) (S (NP (DT a) (JJ single) (NN program)) (VP (VBZ is) (VP (VBG executing) (PP (IN across) (NP (NP (DT all)) (PP (IN of) (NP (DT the) (NNS cores)))))))))))))))))))))) (. .))
(S (SBAR (IN While) (S (NP (NP (DT a) (NN machine)) (PP (IN with) (NP (NP (QP (RB only) (JJ many)) (NNS cores)) (-LRB- -LRB-) (NP (QP (JJR fewer) (IN than) (CD 50))) (-RRB- -RRB-)))) (VP (MD might) (RB not) (VP (VB have) (S (NP (DT any) (NNS issues)) (VP (VBG replicating) (NP (DT the) (NNS instructions)) (PP (IN for) (NP (DT each) (NN core))))) (, ,) (SBAR (IN as) (S (NP (PRP we)) (VP (VBP approach) (NP (DT the) (NN era)) (SBAR (WHADVP (WRB where)) (S (NP (NP (NNS thousands)) (PP (IN of) (NP (NNS cores)))) (VP (MD can) (VP (VB be) (VP (VBN placed) (PP (IN on) (NP (CD one) (NN chip))))))))))))))) (, ,) (NP (NP (DT the) (NN overhead)) (PP (IN of) (NP (NN instruction) (NN replication)))) (VP (MD may) (VP (VB become) (ADJP (RB unacceptably) (JJ large)))) (. .))
(S (NP (PRP We)) (VP (VBP believe) (SBAR (IN that) (S (NP (NP (DT a) (JJ large) (NN amount)) (PP (IN of) (NP (NN sharing)))) (VP (MD should) (VP (VB be) (ADJP (JJ possible)) (SBAR (WHADVP (WRB when)) (S (NP (DT the) (NN ma) (HYPH -) (NN chine)) (VP (VBZ is) (VP (VBN configured) (PP (IN for) (NP (NP (DT all)) (PP (IN of) (NP (DT the) (NNS threads))))) (S (VP (TO to) (VP (VB issue) (PP (IN from) (NP (NP (DT the) (JJ same) (NN set)) (PP (IN of) (NP (NNS instructions))))))))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP propose) (NP (NP (DT a) (NN technique)) (SBAR (WHNP (WDT that)) (S (VP (VBZ allows) (S (VP (VBG sharing) (NP (DT an) (NN instruction) (NN cache)) (PP (IN among) (NP (NP (DT a) (NN number)) (PP (IN of) (NP (JJ independent) (NN processor) (NNS cores))))) (S (VP (TO to) (VP (VP (VB allow) (PP (IN for) (NP (NN inter-thread) (NN sharing)))) (CC and) (VP (VB reuse) (PP (IN of) (NP (NN instruction) (NN memory)))))))))))))) (. .))
(S (SBAR (IN While) (S (NP (PRP we)) (VP (VBP do) (RB not) (VP (VB have) (S (NP (NN test) (NNS cases)) (VP (TO to) (VP (VB demonstrate) (NP (NP (DT the) (JJ potential) (NN magnitude)) (PP (IN of) (NP (NP (NN performance) (NNS gains)) (SBAR (WHNP (WDT that)) (S (VP (MD could) (VP (VB be) (VP (VBN achieved)))))))))))))))) (, ,) (NP (NP (DT the) (NN potential)) (PP (IN for) (S (VP (VBG sharing))))) (VP (VBZ reduces) (NP (NP (DT the) (ADJP (JJ die)) (NN area)) (VP (VBN required) (PP (IN for) (NP (NN instruction) (NN storage))) (PP (IN on) (NP (NN chip)))))) (. .))
