Loading plugins phase: Elapsed time ==> 0s.247ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\jrdia\OneDrive\Sync\Documents\GitHub\PSoC-Composite-Decoder\Composite_Decoder.cydsn\Composite_Decoder.cyprj -d CY8C5888AXI-LP096 -s C:\Users\jrdia\OneDrive\Sync\Documents\GitHub\PSoC-Composite-Decoder\Composite_Decoder.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.571ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.146ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Composite_Decoder.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jrdia\OneDrive\Sync\Documents\GitHub\PSoC-Composite-Decoder\Composite_Decoder.cydsn\Composite_Decoder.cyprj -dcpsoc3 Composite_Decoder.v -verilog
======================================================================

======================================================================
Compiling:  Composite_Decoder.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jrdia\OneDrive\Sync\Documents\GitHub\PSoC-Composite-Decoder\Composite_Decoder.cydsn\Composite_Decoder.cyprj -dcpsoc3 Composite_Decoder.v -verilog
======================================================================

======================================================================
Compiling:  Composite_Decoder.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jrdia\OneDrive\Sync\Documents\GitHub\PSoC-Composite-Decoder\Composite_Decoder.cydsn\Composite_Decoder.cyprj -dcpsoc3 -verilog Composite_Decoder.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Sep 21 23:21:54 2017


======================================================================
Compiling:  Composite_Decoder.v
Program  :   vpp
Options  :    -yv2 -q10 Composite_Decoder.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Sep 21 23:21:54 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Composite_Decoder.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Composite_Decoder.v (line 2876, col 52):  Note: Substituting module 'cmp_vv_vv' for '>'.
Composite_Decoder.v (line 2998, col 52):  Note: Substituting module 'cmp_vv_vv' for '>'.
Composite_Decoder.v (line 3009, col 54):  Note: Substituting module 'cmp_vv_vv' for '<'.
Composite_Decoder.v (line 3106, col 54):  Note: Substituting module 'cmp_vv_vv' for '>='.
Composite_Decoder.v (line 3221, col 53):  Note: Substituting module 'cmp_vv_vv' for '<'.
Composite_Decoder.v (line 3507, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Composite_Decoder.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jrdia\OneDrive\Sync\Documents\GitHub\PSoC-Composite-Decoder\Composite_Decoder.cydsn\Composite_Decoder.cyprj -dcpsoc3 -verilog Composite_Decoder.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Sep 21 23:21:54 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jrdia\OneDrive\Sync\Documents\GitHub\PSoC-Composite-Decoder\Composite_Decoder.cydsn\codegentemp\Composite_Decoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\jrdia\OneDrive\Sync\Documents\GitHub\PSoC-Composite-Decoder\Composite_Decoder.cydsn\codegentemp\Composite_Decoder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Composite_Decoder.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jrdia\OneDrive\Sync\Documents\GitHub\PSoC-Composite-Decoder\Composite_Decoder.cydsn\Composite_Decoder.cyprj -dcpsoc3 -verilog Composite_Decoder.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Sep 21 23:21:56 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jrdia\OneDrive\Sync\Documents\GitHub\PSoC-Composite-Decoder\Composite_Decoder.cydsn\codegentemp\Composite_Decoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\jrdia\OneDrive\Sync\Documents\GitHub\PSoC-Composite-Decoder\Composite_Decoder.cydsn\codegentemp\Composite_Decoder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_132
	Net_133
	Net_134
	Net_135
	\FreqDiv_1:MODULE_1:b_31\
	\FreqDiv_1:MODULE_1:b_30\
	\FreqDiv_1:MODULE_1:b_29\
	\FreqDiv_1:MODULE_1:b_28\
	\FreqDiv_1:MODULE_1:b_27\
	\FreqDiv_1:MODULE_1:b_26\
	\FreqDiv_1:MODULE_1:b_25\
	\FreqDiv_1:MODULE_1:b_24\
	\FreqDiv_1:MODULE_1:b_23\
	\FreqDiv_1:MODULE_1:b_22\
	\FreqDiv_1:MODULE_1:b_21\
	\FreqDiv_1:MODULE_1:b_20\
	\FreqDiv_1:MODULE_1:b_19\
	\FreqDiv_1:MODULE_1:b_18\
	\FreqDiv_1:MODULE_1:b_17\
	\FreqDiv_1:MODULE_1:b_16\
	\FreqDiv_1:MODULE_1:b_15\
	\FreqDiv_1:MODULE_1:b_14\
	\FreqDiv_1:MODULE_1:b_13\
	\FreqDiv_1:MODULE_1:b_12\
	\FreqDiv_1:MODULE_1:b_11\
	\FreqDiv_1:MODULE_1:b_10\
	\FreqDiv_1:MODULE_1:b_9\
	\FreqDiv_1:MODULE_1:b_8\
	\FreqDiv_1:MODULE_1:b_7\
	\FreqDiv_1:MODULE_1:b_6\
	\FreqDiv_1:MODULE_1:b_5\
	\FreqDiv_1:MODULE_1:b_4\
	\FreqDiv_1:MODULE_1:b_3\
	\FreqDiv_1:MODULE_1:b_2\
	\FreqDiv_1:MODULE_1:b_1\
	\FreqDiv_1:MODULE_1:b_0\
	\FreqDiv_1:MODULE_1:g2:a0:a_31\
	\FreqDiv_1:MODULE_1:g2:a0:a_30\
	\FreqDiv_1:MODULE_1:g2:a0:a_29\
	\FreqDiv_1:MODULE_1:g2:a0:a_28\
	\FreqDiv_1:MODULE_1:g2:a0:a_27\
	\FreqDiv_1:MODULE_1:g2:a0:a_26\
	\FreqDiv_1:MODULE_1:g2:a0:a_25\
	\FreqDiv_1:MODULE_1:g2:a0:a_24\
	\FreqDiv_1:MODULE_1:g2:a0:b_31\
	\FreqDiv_1:MODULE_1:g2:a0:b_30\
	\FreqDiv_1:MODULE_1:g2:a0:b_29\
	\FreqDiv_1:MODULE_1:g2:a0:b_28\
	\FreqDiv_1:MODULE_1:g2:a0:b_27\
	\FreqDiv_1:MODULE_1:g2:a0:b_26\
	\FreqDiv_1:MODULE_1:g2:a0:b_25\
	\FreqDiv_1:MODULE_1:g2:a0:b_24\
	\FreqDiv_1:MODULE_1:g2:a0:b_23\
	\FreqDiv_1:MODULE_1:g2:a0:b_22\
	\FreqDiv_1:MODULE_1:g2:a0:b_21\
	\FreqDiv_1:MODULE_1:g2:a0:b_20\
	\FreqDiv_1:MODULE_1:g2:a0:b_19\
	\FreqDiv_1:MODULE_1:g2:a0:b_18\
	\FreqDiv_1:MODULE_1:g2:a0:b_17\
	\FreqDiv_1:MODULE_1:g2:a0:b_16\
	\FreqDiv_1:MODULE_1:g2:a0:b_15\
	\FreqDiv_1:MODULE_1:g2:a0:b_14\
	\FreqDiv_1:MODULE_1:g2:a0:b_13\
	\FreqDiv_1:MODULE_1:g2:a0:b_12\
	\FreqDiv_1:MODULE_1:g2:a0:b_11\
	\FreqDiv_1:MODULE_1:g2:a0:b_10\
	\FreqDiv_1:MODULE_1:g2:a0:b_9\
	\FreqDiv_1:MODULE_1:g2:a0:b_8\
	\FreqDiv_1:MODULE_1:g2:a0:b_7\
	\FreqDiv_1:MODULE_1:g2:a0:b_6\
	\FreqDiv_1:MODULE_1:g2:a0:b_5\
	\FreqDiv_1:MODULE_1:g2:a0:b_4\
	\FreqDiv_1:MODULE_1:g2:a0:b_3\
	\FreqDiv_1:MODULE_1:g2:a0:b_2\
	\FreqDiv_1:MODULE_1:g2:a0:b_1\
	\FreqDiv_1:MODULE_1:g2:a0:b_0\
	\FreqDiv_1:MODULE_1:g2:a0:s_31\
	\FreqDiv_1:MODULE_1:g2:a0:s_30\
	\FreqDiv_1:MODULE_1:g2:a0:s_29\
	\FreqDiv_1:MODULE_1:g2:a0:s_28\
	\FreqDiv_1:MODULE_1:g2:a0:s_27\
	\FreqDiv_1:MODULE_1:g2:a0:s_26\
	\FreqDiv_1:MODULE_1:g2:a0:s_25\
	\FreqDiv_1:MODULE_1:g2:a0:s_24\
	\FreqDiv_1:MODULE_1:g2:a0:s_23\
	\FreqDiv_1:MODULE_1:g2:a0:s_22\
	\FreqDiv_1:MODULE_1:g2:a0:s_21\
	\FreqDiv_1:MODULE_1:g2:a0:s_20\
	\FreqDiv_1:MODULE_1:g2:a0:s_19\
	\FreqDiv_1:MODULE_1:g2:a0:s_18\
	\FreqDiv_1:MODULE_1:g2:a0:s_17\
	\FreqDiv_1:MODULE_1:g2:a0:s_16\
	\FreqDiv_1:MODULE_1:g2:a0:s_15\
	\FreqDiv_1:MODULE_1:g2:a0:s_14\
	\FreqDiv_1:MODULE_1:g2:a0:s_13\
	\FreqDiv_1:MODULE_1:g2:a0:s_12\
	\FreqDiv_1:MODULE_1:g2:a0:s_11\
	\FreqDiv_1:MODULE_1:g2:a0:s_10\
	\FreqDiv_1:MODULE_1:g2:a0:s_9\
	\FreqDiv_1:MODULE_1:g2:a0:s_8\
	\FreqDiv_1:MODULE_1:g2:a0:s_7\
	\FreqDiv_1:MODULE_1:g2:a0:s_6\
	\FreqDiv_1:MODULE_1:g2:a0:s_5\
	\FreqDiv_1:MODULE_1:g2:a0:s_4\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:Net_101\
	\PWM_1:Net_96\
	\PWM_1:PWMUDB:MODULE_2:b_31\
	\PWM_1:PWMUDB:MODULE_2:b_30\
	\PWM_1:PWMUDB:MODULE_2:b_29\
	\PWM_1:PWMUDB:MODULE_2:b_28\
	\PWM_1:PWMUDB:MODULE_2:b_27\
	\PWM_1:PWMUDB:MODULE_2:b_26\
	\PWM_1:PWMUDB:MODULE_2:b_25\
	\PWM_1:PWMUDB:MODULE_2:b_24\
	\PWM_1:PWMUDB:MODULE_2:b_23\
	\PWM_1:PWMUDB:MODULE_2:b_22\
	\PWM_1:PWMUDB:MODULE_2:b_21\
	\PWM_1:PWMUDB:MODULE_2:b_20\
	\PWM_1:PWMUDB:MODULE_2:b_19\
	\PWM_1:PWMUDB:MODULE_2:b_18\
	\PWM_1:PWMUDB:MODULE_2:b_17\
	\PWM_1:PWMUDB:MODULE_2:b_16\
	\PWM_1:PWMUDB:MODULE_2:b_15\
	\PWM_1:PWMUDB:MODULE_2:b_14\
	\PWM_1:PWMUDB:MODULE_2:b_13\
	\PWM_1:PWMUDB:MODULE_2:b_12\
	\PWM_1:PWMUDB:MODULE_2:b_11\
	\PWM_1:PWMUDB:MODULE_2:b_10\
	\PWM_1:PWMUDB:MODULE_2:b_9\
	\PWM_1:PWMUDB:MODULE_2:b_8\
	\PWM_1:PWMUDB:MODULE_2:b_7\
	\PWM_1:PWMUDB:MODULE_2:b_6\
	\PWM_1:PWMUDB:MODULE_2:b_5\
	\PWM_1:PWMUDB:MODULE_2:b_4\
	\PWM_1:PWMUDB:MODULE_2:b_3\
	\PWM_1:PWMUDB:MODULE_2:b_2\
	\PWM_1:PWMUDB:MODULE_2:b_1\
	\PWM_1:PWMUDB:MODULE_2:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1581
	Net_1576
	Net_3871
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\FreqDiv_2:MODULE_3:b_31\
	\FreqDiv_2:MODULE_3:b_30\
	\FreqDiv_2:MODULE_3:b_29\
	\FreqDiv_2:MODULE_3:b_28\
	\FreqDiv_2:MODULE_3:b_27\
	\FreqDiv_2:MODULE_3:b_26\
	\FreqDiv_2:MODULE_3:b_25\
	\FreqDiv_2:MODULE_3:b_24\
	\FreqDiv_2:MODULE_3:b_23\
	\FreqDiv_2:MODULE_3:b_22\
	\FreqDiv_2:MODULE_3:b_21\
	\FreqDiv_2:MODULE_3:b_20\
	\FreqDiv_2:MODULE_3:b_19\
	\FreqDiv_2:MODULE_3:b_18\
	\FreqDiv_2:MODULE_3:b_17\
	\FreqDiv_2:MODULE_3:b_16\
	\FreqDiv_2:MODULE_3:b_15\
	\FreqDiv_2:MODULE_3:b_14\
	\FreqDiv_2:MODULE_3:b_13\
	\FreqDiv_2:MODULE_3:b_12\
	\FreqDiv_2:MODULE_3:b_11\
	\FreqDiv_2:MODULE_3:b_10\
	\FreqDiv_2:MODULE_3:b_9\
	\FreqDiv_2:MODULE_3:b_8\
	\FreqDiv_2:MODULE_3:b_7\
	\FreqDiv_2:MODULE_3:b_6\
	\FreqDiv_2:MODULE_3:b_5\
	\FreqDiv_2:MODULE_3:b_4\
	\FreqDiv_2:MODULE_3:b_3\
	\FreqDiv_2:MODULE_3:b_2\
	\FreqDiv_2:MODULE_3:b_1\
	\FreqDiv_2:MODULE_3:b_0\
	\FreqDiv_2:MODULE_3:g2:a0:a_31\
	\FreqDiv_2:MODULE_3:g2:a0:a_30\
	\FreqDiv_2:MODULE_3:g2:a0:a_29\
	\FreqDiv_2:MODULE_3:g2:a0:a_28\
	\FreqDiv_2:MODULE_3:g2:a0:a_27\
	\FreqDiv_2:MODULE_3:g2:a0:a_26\
	\FreqDiv_2:MODULE_3:g2:a0:a_25\
	\FreqDiv_2:MODULE_3:g2:a0:a_24\
	\FreqDiv_2:MODULE_3:g2:a0:b_31\
	\FreqDiv_2:MODULE_3:g2:a0:b_30\
	\FreqDiv_2:MODULE_3:g2:a0:b_29\
	\FreqDiv_2:MODULE_3:g2:a0:b_28\
	\FreqDiv_2:MODULE_3:g2:a0:b_27\
	\FreqDiv_2:MODULE_3:g2:a0:b_26\
	\FreqDiv_2:MODULE_3:g2:a0:b_25\
	\FreqDiv_2:MODULE_3:g2:a0:b_24\
	\FreqDiv_2:MODULE_3:g2:a0:b_23\
	\FreqDiv_2:MODULE_3:g2:a0:b_22\
	\FreqDiv_2:MODULE_3:g2:a0:b_21\
	\FreqDiv_2:MODULE_3:g2:a0:b_20\
	\FreqDiv_2:MODULE_3:g2:a0:b_19\
	\FreqDiv_2:MODULE_3:g2:a0:b_18\
	\FreqDiv_2:MODULE_3:g2:a0:b_17\
	\FreqDiv_2:MODULE_3:g2:a0:b_16\
	\FreqDiv_2:MODULE_3:g2:a0:b_15\
	\FreqDiv_2:MODULE_3:g2:a0:b_14\
	\FreqDiv_2:MODULE_3:g2:a0:b_13\
	\FreqDiv_2:MODULE_3:g2:a0:b_12\
	\FreqDiv_2:MODULE_3:g2:a0:b_11\
	\FreqDiv_2:MODULE_3:g2:a0:b_10\
	\FreqDiv_2:MODULE_3:g2:a0:b_9\
	\FreqDiv_2:MODULE_3:g2:a0:b_8\
	\FreqDiv_2:MODULE_3:g2:a0:b_7\
	\FreqDiv_2:MODULE_3:g2:a0:b_6\
	\FreqDiv_2:MODULE_3:g2:a0:b_5\
	\FreqDiv_2:MODULE_3:g2:a0:b_4\
	\FreqDiv_2:MODULE_3:g2:a0:b_3\
	\FreqDiv_2:MODULE_3:g2:a0:b_2\
	\FreqDiv_2:MODULE_3:g2:a0:b_1\
	\FreqDiv_2:MODULE_3:g2:a0:b_0\
	\FreqDiv_2:MODULE_3:g2:a0:s_31\
	\FreqDiv_2:MODULE_3:g2:a0:s_30\
	\FreqDiv_2:MODULE_3:g2:a0:s_29\
	\FreqDiv_2:MODULE_3:g2:a0:s_28\
	\FreqDiv_2:MODULE_3:g2:a0:s_27\
	\FreqDiv_2:MODULE_3:g2:a0:s_26\
	\FreqDiv_2:MODULE_3:g2:a0:s_25\
	\FreqDiv_2:MODULE_3:g2:a0:s_24\
	\FreqDiv_2:MODULE_3:g2:a0:s_23\
	\FreqDiv_2:MODULE_3:g2:a0:s_22\
	\FreqDiv_2:MODULE_3:g2:a0:s_21\
	\FreqDiv_2:MODULE_3:g2:a0:s_20\
	\FreqDiv_2:MODULE_3:g2:a0:s_19\
	\FreqDiv_2:MODULE_3:g2:a0:s_18\
	\FreqDiv_2:MODULE_3:g2:a0:s_17\
	\FreqDiv_2:MODULE_3:g2:a0:s_16\
	\FreqDiv_2:MODULE_3:g2:a0:s_15\
	\FreqDiv_2:MODULE_3:g2:a0:s_14\
	\FreqDiv_2:MODULE_3:g2:a0:s_13\
	\FreqDiv_2:MODULE_3:g2:a0:s_12\
	\FreqDiv_2:MODULE_3:g2:a0:s_11\
	\FreqDiv_2:MODULE_3:g2:a0:s_10\
	\FreqDiv_2:MODULE_3:g2:a0:s_9\
	\FreqDiv_2:MODULE_3:g2:a0:s_8\
	\FreqDiv_2:MODULE_3:g2:a0:s_7\
	\FreqDiv_2:MODULE_3:g2:a0:s_6\
	\FreqDiv_2:MODULE_3:g2:a0:s_5\
	\FreqDiv_2:MODULE_3:g2:a0:s_4\
	\FreqDiv_2:MODULE_3:g2:a0:s_3\
	\FreqDiv_2:MODULE_3:g2:a0:s_2\
	\FreqDiv_2:MODULE_3:g2:a0:s_1\
	\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\ShiftReg_1:Net_1\
	\ShiftReg_1:bSR:ctrl_f0_full\
	\Trigger_Comp:Net_9\
	\BasicCounter_2:MODULE_4:b_31\
	\BasicCounter_2:MODULE_4:b_30\
	\BasicCounter_2:MODULE_4:b_29\
	\BasicCounter_2:MODULE_4:b_28\
	\BasicCounter_2:MODULE_4:b_27\
	\BasicCounter_2:MODULE_4:b_26\
	\BasicCounter_2:MODULE_4:b_25\
	\BasicCounter_2:MODULE_4:b_24\
	\BasicCounter_2:MODULE_4:b_23\
	\BasicCounter_2:MODULE_4:b_22\
	\BasicCounter_2:MODULE_4:b_21\
	\BasicCounter_2:MODULE_4:b_20\
	\BasicCounter_2:MODULE_4:b_19\
	\BasicCounter_2:MODULE_4:b_18\
	\BasicCounter_2:MODULE_4:b_17\
	\BasicCounter_2:MODULE_4:b_16\
	\BasicCounter_2:MODULE_4:b_15\
	\BasicCounter_2:MODULE_4:b_14\
	\BasicCounter_2:MODULE_4:b_13\
	\BasicCounter_2:MODULE_4:b_12\
	\BasicCounter_2:MODULE_4:b_11\
	\BasicCounter_2:MODULE_4:b_10\
	\BasicCounter_2:MODULE_4:b_9\
	\BasicCounter_2:MODULE_4:b_8\
	\BasicCounter_2:MODULE_4:b_7\
	\BasicCounter_2:MODULE_4:b_6\
	\BasicCounter_2:MODULE_4:b_5\
	\BasicCounter_2:MODULE_4:b_4\
	\BasicCounter_2:MODULE_4:b_3\
	\BasicCounter_2:MODULE_4:b_2\
	\BasicCounter_2:MODULE_4:b_1\
	\BasicCounter_2:MODULE_4:b_0\
	\BasicCounter_2:MODULE_4:g2:a0:a_31\
	\BasicCounter_2:MODULE_4:g2:a0:a_30\
	\BasicCounter_2:MODULE_4:g2:a0:a_29\
	\BasicCounter_2:MODULE_4:g2:a0:a_28\
	\BasicCounter_2:MODULE_4:g2:a0:a_27\
	\BasicCounter_2:MODULE_4:g2:a0:a_26\
	\BasicCounter_2:MODULE_4:g2:a0:a_25\
	\BasicCounter_2:MODULE_4:g2:a0:a_24\
	\BasicCounter_2:MODULE_4:g2:a0:b_31\
	\BasicCounter_2:MODULE_4:g2:a0:b_30\
	\BasicCounter_2:MODULE_4:g2:a0:b_29\
	\BasicCounter_2:MODULE_4:g2:a0:b_28\
	\BasicCounter_2:MODULE_4:g2:a0:b_27\
	\BasicCounter_2:MODULE_4:g2:a0:b_26\
	\BasicCounter_2:MODULE_4:g2:a0:b_25\
	\BasicCounter_2:MODULE_4:g2:a0:b_24\
	\BasicCounter_2:MODULE_4:g2:a0:b_23\
	\BasicCounter_2:MODULE_4:g2:a0:b_22\
	\BasicCounter_2:MODULE_4:g2:a0:b_21\
	\BasicCounter_2:MODULE_4:g2:a0:b_20\
	\BasicCounter_2:MODULE_4:g2:a0:b_19\
	\BasicCounter_2:MODULE_4:g2:a0:b_18\
	\BasicCounter_2:MODULE_4:g2:a0:b_17\
	\BasicCounter_2:MODULE_4:g2:a0:b_16\
	\BasicCounter_2:MODULE_4:g2:a0:b_15\
	\BasicCounter_2:MODULE_4:g2:a0:b_14\
	\BasicCounter_2:MODULE_4:g2:a0:b_13\
	\BasicCounter_2:MODULE_4:g2:a0:b_12\
	\BasicCounter_2:MODULE_4:g2:a0:b_11\
	\BasicCounter_2:MODULE_4:g2:a0:b_10\
	\BasicCounter_2:MODULE_4:g2:a0:b_9\
	\BasicCounter_2:MODULE_4:g2:a0:b_8\
	\BasicCounter_2:MODULE_4:g2:a0:b_7\
	\BasicCounter_2:MODULE_4:g2:a0:b_6\
	\BasicCounter_2:MODULE_4:g2:a0:b_5\
	\BasicCounter_2:MODULE_4:g2:a0:b_4\
	\BasicCounter_2:MODULE_4:g2:a0:b_3\
	\BasicCounter_2:MODULE_4:g2:a0:b_2\
	\BasicCounter_2:MODULE_4:g2:a0:b_1\
	\BasicCounter_2:MODULE_4:g2:a0:b_0\
	\BasicCounter_2:MODULE_4:g2:a0:s_31\
	\BasicCounter_2:MODULE_4:g2:a0:s_30\
	\BasicCounter_2:MODULE_4:g2:a0:s_29\
	\BasicCounter_2:MODULE_4:g2:a0:s_28\
	\BasicCounter_2:MODULE_4:g2:a0:s_27\
	\BasicCounter_2:MODULE_4:g2:a0:s_26\
	\BasicCounter_2:MODULE_4:g2:a0:s_25\
	\BasicCounter_2:MODULE_4:g2:a0:s_24\
	\BasicCounter_2:MODULE_4:g2:a0:s_23\
	\BasicCounter_2:MODULE_4:g2:a0:s_22\
	\BasicCounter_2:MODULE_4:g2:a0:s_21\
	\BasicCounter_2:MODULE_4:g2:a0:s_20\
	\BasicCounter_2:MODULE_4:g2:a0:s_19\
	\BasicCounter_2:MODULE_4:g2:a0:s_18\
	\BasicCounter_2:MODULE_4:g2:a0:s_17\
	\BasicCounter_2:MODULE_4:g2:a0:s_16\
	\BasicCounter_2:MODULE_4:g2:a0:s_15\
	\BasicCounter_2:MODULE_4:g2:a0:s_14\
	\BasicCounter_2:MODULE_4:g2:a0:s_13\
	\BasicCounter_2:MODULE_4:g2:a0:s_12\
	\BasicCounter_2:MODULE_4:g2:a0:s_11\
	\BasicCounter_2:MODULE_4:g2:a0:s_10\
	\BasicCounter_2:MODULE_4:g2:a0:s_9\
	\BasicCounter_2:MODULE_4:g2:a0:s_8\
	\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	\BasicCounter_1:MODULE_5:b_31\
	\BasicCounter_1:MODULE_5:b_30\
	\BasicCounter_1:MODULE_5:b_29\
	\BasicCounter_1:MODULE_5:b_28\
	\BasicCounter_1:MODULE_5:b_27\
	\BasicCounter_1:MODULE_5:b_26\
	\BasicCounter_1:MODULE_5:b_25\
	\BasicCounter_1:MODULE_5:b_24\
	\BasicCounter_1:MODULE_5:b_23\
	\BasicCounter_1:MODULE_5:b_22\
	\BasicCounter_1:MODULE_5:b_21\
	\BasicCounter_1:MODULE_5:b_20\
	\BasicCounter_1:MODULE_5:b_19\
	\BasicCounter_1:MODULE_5:b_18\
	\BasicCounter_1:MODULE_5:b_17\
	\BasicCounter_1:MODULE_5:b_16\
	\BasicCounter_1:MODULE_5:b_15\
	\BasicCounter_1:MODULE_5:b_14\
	\BasicCounter_1:MODULE_5:b_13\
	\BasicCounter_1:MODULE_5:b_12\
	\BasicCounter_1:MODULE_5:b_11\
	\BasicCounter_1:MODULE_5:b_10\
	\BasicCounter_1:MODULE_5:b_9\
	\BasicCounter_1:MODULE_5:b_8\
	\BasicCounter_1:MODULE_5:b_7\
	\BasicCounter_1:MODULE_5:b_6\
	\BasicCounter_1:MODULE_5:b_5\
	\BasicCounter_1:MODULE_5:b_4\
	\BasicCounter_1:MODULE_5:b_3\
	\BasicCounter_1:MODULE_5:b_2\
	\BasicCounter_1:MODULE_5:b_1\
	\BasicCounter_1:MODULE_5:b_0\
	\BasicCounter_1:MODULE_5:g2:a0:a_31\
	\BasicCounter_1:MODULE_5:g2:a0:a_30\
	\BasicCounter_1:MODULE_5:g2:a0:a_29\
	\BasicCounter_1:MODULE_5:g2:a0:a_28\
	\BasicCounter_1:MODULE_5:g2:a0:a_27\
	\BasicCounter_1:MODULE_5:g2:a0:a_26\
	\BasicCounter_1:MODULE_5:g2:a0:a_25\
	\BasicCounter_1:MODULE_5:g2:a0:a_24\
	\BasicCounter_1:MODULE_5:g2:a0:b_31\
	\BasicCounter_1:MODULE_5:g2:a0:b_30\
	\BasicCounter_1:MODULE_5:g2:a0:b_29\
	\BasicCounter_1:MODULE_5:g2:a0:b_28\
	\BasicCounter_1:MODULE_5:g2:a0:b_27\
	\BasicCounter_1:MODULE_5:g2:a0:b_26\
	\BasicCounter_1:MODULE_5:g2:a0:b_25\
	\BasicCounter_1:MODULE_5:g2:a0:b_24\
	\BasicCounter_1:MODULE_5:g2:a0:b_23\
	\BasicCounter_1:MODULE_5:g2:a0:b_22\
	\BasicCounter_1:MODULE_5:g2:a0:b_21\
	\BasicCounter_1:MODULE_5:g2:a0:b_20\
	\BasicCounter_1:MODULE_5:g2:a0:b_19\
	\BasicCounter_1:MODULE_5:g2:a0:b_18\
	\BasicCounter_1:MODULE_5:g2:a0:b_17\
	\BasicCounter_1:MODULE_5:g2:a0:b_16\
	\BasicCounter_1:MODULE_5:g2:a0:b_15\
	\BasicCounter_1:MODULE_5:g2:a0:b_14\
	\BasicCounter_1:MODULE_5:g2:a0:b_13\
	\BasicCounter_1:MODULE_5:g2:a0:b_12\
	\BasicCounter_1:MODULE_5:g2:a0:b_11\
	\BasicCounter_1:MODULE_5:g2:a0:b_10\
	\BasicCounter_1:MODULE_5:g2:a0:b_9\
	\BasicCounter_1:MODULE_5:g2:a0:b_8\
	\BasicCounter_1:MODULE_5:g2:a0:b_7\
	\BasicCounter_1:MODULE_5:g2:a0:b_6\
	\BasicCounter_1:MODULE_5:g2:a0:b_5\
	\BasicCounter_1:MODULE_5:g2:a0:b_4\
	\BasicCounter_1:MODULE_5:g2:a0:b_3\
	\BasicCounter_1:MODULE_5:g2:a0:b_2\
	\BasicCounter_1:MODULE_5:g2:a0:b_1\
	\BasicCounter_1:MODULE_5:g2:a0:b_0\
	\BasicCounter_1:MODULE_5:g2:a0:s_31\
	\BasicCounter_1:MODULE_5:g2:a0:s_30\
	\BasicCounter_1:MODULE_5:g2:a0:s_29\
	\BasicCounter_1:MODULE_5:g2:a0:s_28\
	\BasicCounter_1:MODULE_5:g2:a0:s_27\
	\BasicCounter_1:MODULE_5:g2:a0:s_26\
	\BasicCounter_1:MODULE_5:g2:a0:s_25\
	\BasicCounter_1:MODULE_5:g2:a0:s_24\
	\BasicCounter_1:MODULE_5:g2:a0:s_23\
	\BasicCounter_1:MODULE_5:g2:a0:s_22\
	\BasicCounter_1:MODULE_5:g2:a0:s_21\
	\BasicCounter_1:MODULE_5:g2:a0:s_20\
	\BasicCounter_1:MODULE_5:g2:a0:s_19\
	\BasicCounter_1:MODULE_5:g2:a0:s_18\
	\BasicCounter_1:MODULE_5:g2:a0:s_17\
	\BasicCounter_1:MODULE_5:g2:a0:s_16\
	\BasicCounter_1:MODULE_5:g2:a0:s_15\
	\BasicCounter_1:MODULE_5:g2:a0:s_14\
	\BasicCounter_1:MODULE_5:g2:a0:s_13\
	\BasicCounter_1:MODULE_5:g2:a0:s_12\
	\BasicCounter_1:MODULE_5:g2:a0:s_11\
	\BasicCounter_1:MODULE_5:g2:a0:s_10\
	\BasicCounter_1:MODULE_5:g2:a0:s_9\
	\BasicCounter_1:MODULE_5:g2:a0:s_8\
	\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	\BasicCounter_4:MODULE_6:b_31\
	\BasicCounter_4:MODULE_6:b_30\
	\BasicCounter_4:MODULE_6:b_29\
	\BasicCounter_4:MODULE_6:b_28\
	\BasicCounter_4:MODULE_6:b_27\
	\BasicCounter_4:MODULE_6:b_26\
	\BasicCounter_4:MODULE_6:b_25\
	\BasicCounter_4:MODULE_6:b_24\
	\BasicCounter_4:MODULE_6:b_23\
	\BasicCounter_4:MODULE_6:b_22\
	\BasicCounter_4:MODULE_6:b_21\
	\BasicCounter_4:MODULE_6:b_20\
	\BasicCounter_4:MODULE_6:b_19\
	\BasicCounter_4:MODULE_6:b_18\
	\BasicCounter_4:MODULE_6:b_17\
	\BasicCounter_4:MODULE_6:b_16\
	\BasicCounter_4:MODULE_6:b_15\
	\BasicCounter_4:MODULE_6:b_14\
	\BasicCounter_4:MODULE_6:b_13\
	\BasicCounter_4:MODULE_6:b_12\
	\BasicCounter_4:MODULE_6:b_11\
	\BasicCounter_4:MODULE_6:b_10\
	\BasicCounter_4:MODULE_6:b_9\
	\BasicCounter_4:MODULE_6:b_8\
	\BasicCounter_4:MODULE_6:b_7\
	\BasicCounter_4:MODULE_6:b_6\
	\BasicCounter_4:MODULE_6:b_5\
	\BasicCounter_4:MODULE_6:b_4\
	\BasicCounter_4:MODULE_6:b_3\
	\BasicCounter_4:MODULE_6:b_2\
	\BasicCounter_4:MODULE_6:b_1\
	\BasicCounter_4:MODULE_6:b_0\
	\BasicCounter_4:MODULE_6:g2:a0:a_31\
	\BasicCounter_4:MODULE_6:g2:a0:a_30\
	\BasicCounter_4:MODULE_6:g2:a0:a_29\
	\BasicCounter_4:MODULE_6:g2:a0:a_28\
	\BasicCounter_4:MODULE_6:g2:a0:a_27\
	\BasicCounter_4:MODULE_6:g2:a0:a_26\
	\BasicCounter_4:MODULE_6:g2:a0:a_25\
	\BasicCounter_4:MODULE_6:g2:a0:a_24\
	\BasicCounter_4:MODULE_6:g2:a0:b_31\
	\BasicCounter_4:MODULE_6:g2:a0:b_30\
	\BasicCounter_4:MODULE_6:g2:a0:b_29\
	\BasicCounter_4:MODULE_6:g2:a0:b_28\
	\BasicCounter_4:MODULE_6:g2:a0:b_27\
	\BasicCounter_4:MODULE_6:g2:a0:b_26\
	\BasicCounter_4:MODULE_6:g2:a0:b_25\
	\BasicCounter_4:MODULE_6:g2:a0:b_24\
	\BasicCounter_4:MODULE_6:g2:a0:b_23\
	\BasicCounter_4:MODULE_6:g2:a0:b_22\
	\BasicCounter_4:MODULE_6:g2:a0:b_21\
	\BasicCounter_4:MODULE_6:g2:a0:b_20\
	\BasicCounter_4:MODULE_6:g2:a0:b_19\
	\BasicCounter_4:MODULE_6:g2:a0:b_18\
	\BasicCounter_4:MODULE_6:g2:a0:b_17\
	\BasicCounter_4:MODULE_6:g2:a0:b_16\
	\BasicCounter_4:MODULE_6:g2:a0:b_15\
	\BasicCounter_4:MODULE_6:g2:a0:b_14\
	\BasicCounter_4:MODULE_6:g2:a0:b_13\
	\BasicCounter_4:MODULE_6:g2:a0:b_12\
	\BasicCounter_4:MODULE_6:g2:a0:b_11\
	\BasicCounter_4:MODULE_6:g2:a0:b_10\
	\BasicCounter_4:MODULE_6:g2:a0:b_9\
	\BasicCounter_4:MODULE_6:g2:a0:b_8\
	\BasicCounter_4:MODULE_6:g2:a0:b_7\
	\BasicCounter_4:MODULE_6:g2:a0:b_6\
	\BasicCounter_4:MODULE_6:g2:a0:b_5\
	\BasicCounter_4:MODULE_6:g2:a0:b_4\
	\BasicCounter_4:MODULE_6:g2:a0:b_3\
	\BasicCounter_4:MODULE_6:g2:a0:b_2\
	\BasicCounter_4:MODULE_6:g2:a0:b_1\
	\BasicCounter_4:MODULE_6:g2:a0:b_0\
	\BasicCounter_4:MODULE_6:g2:a0:s_31\
	\BasicCounter_4:MODULE_6:g2:a0:s_30\
	\BasicCounter_4:MODULE_6:g2:a0:s_29\
	\BasicCounter_4:MODULE_6:g2:a0:s_28\
	\BasicCounter_4:MODULE_6:g2:a0:s_27\
	\BasicCounter_4:MODULE_6:g2:a0:s_26\
	\BasicCounter_4:MODULE_6:g2:a0:s_25\
	\BasicCounter_4:MODULE_6:g2:a0:s_24\
	\BasicCounter_4:MODULE_6:g2:a0:s_23\
	\BasicCounter_4:MODULE_6:g2:a0:s_22\
	\BasicCounter_4:MODULE_6:g2:a0:s_21\
	\BasicCounter_4:MODULE_6:g2:a0:s_20\
	\BasicCounter_4:MODULE_6:g2:a0:s_19\
	\BasicCounter_4:MODULE_6:g2:a0:s_18\
	\BasicCounter_4:MODULE_6:g2:a0:s_17\
	\BasicCounter_4:MODULE_6:g2:a0:s_16\
	\BasicCounter_4:MODULE_6:g2:a0:s_15\
	\BasicCounter_4:MODULE_6:g2:a0:s_14\
	\BasicCounter_4:MODULE_6:g2:a0:s_13\
	\BasicCounter_4:MODULE_6:g2:a0:s_12\
	\BasicCounter_4:MODULE_6:g2:a0:s_11\
	\BasicCounter_4:MODULE_6:g2:a0:s_10\
	\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	\BasicCounter_5:MODULE_7:b_31\
	\BasicCounter_5:MODULE_7:b_30\
	\BasicCounter_5:MODULE_7:b_29\
	\BasicCounter_5:MODULE_7:b_28\
	\BasicCounter_5:MODULE_7:b_27\
	\BasicCounter_5:MODULE_7:b_26\
	\BasicCounter_5:MODULE_7:b_25\
	\BasicCounter_5:MODULE_7:b_24\
	\BasicCounter_5:MODULE_7:b_23\
	\BasicCounter_5:MODULE_7:b_22\
	\BasicCounter_5:MODULE_7:b_21\
	\BasicCounter_5:MODULE_7:b_20\
	\BasicCounter_5:MODULE_7:b_19\
	\BasicCounter_5:MODULE_7:b_18\
	\BasicCounter_5:MODULE_7:b_17\
	\BasicCounter_5:MODULE_7:b_16\
	\BasicCounter_5:MODULE_7:b_15\
	\BasicCounter_5:MODULE_7:b_14\
	\BasicCounter_5:MODULE_7:b_13\
	\BasicCounter_5:MODULE_7:b_12\
	\BasicCounter_5:MODULE_7:b_11\
	\BasicCounter_5:MODULE_7:b_10\
	\BasicCounter_5:MODULE_7:b_9\
	\BasicCounter_5:MODULE_7:b_8\
	\BasicCounter_5:MODULE_7:b_7\
	\BasicCounter_5:MODULE_7:b_6\
	\BasicCounter_5:MODULE_7:b_5\
	\BasicCounter_5:MODULE_7:b_4\
	\BasicCounter_5:MODULE_7:b_3\
	\BasicCounter_5:MODULE_7:b_2\
	\BasicCounter_5:MODULE_7:b_1\
	\BasicCounter_5:MODULE_7:b_0\
	\BasicCounter_5:MODULE_7:g2:a0:a_31\
	\BasicCounter_5:MODULE_7:g2:a0:a_30\
	\BasicCounter_5:MODULE_7:g2:a0:a_29\
	\BasicCounter_5:MODULE_7:g2:a0:a_28\
	\BasicCounter_5:MODULE_7:g2:a0:a_27\
	\BasicCounter_5:MODULE_7:g2:a0:a_26\
	\BasicCounter_5:MODULE_7:g2:a0:a_25\
	\BasicCounter_5:MODULE_7:g2:a0:a_24\
	\BasicCounter_5:MODULE_7:g2:a0:b_31\
	\BasicCounter_5:MODULE_7:g2:a0:b_30\
	\BasicCounter_5:MODULE_7:g2:a0:b_29\
	\BasicCounter_5:MODULE_7:g2:a0:b_28\
	\BasicCounter_5:MODULE_7:g2:a0:b_27\
	\BasicCounter_5:MODULE_7:g2:a0:b_26\
	\BasicCounter_5:MODULE_7:g2:a0:b_25\
	\BasicCounter_5:MODULE_7:g2:a0:b_24\
	\BasicCounter_5:MODULE_7:g2:a0:b_23\
	\BasicCounter_5:MODULE_7:g2:a0:b_22\
	\BasicCounter_5:MODULE_7:g2:a0:b_21\
	\BasicCounter_5:MODULE_7:g2:a0:b_20\
	\BasicCounter_5:MODULE_7:g2:a0:b_19\
	\BasicCounter_5:MODULE_7:g2:a0:b_18\
	\BasicCounter_5:MODULE_7:g2:a0:b_17\
	\BasicCounter_5:MODULE_7:g2:a0:b_16\
	\BasicCounter_5:MODULE_7:g2:a0:b_15\
	\BasicCounter_5:MODULE_7:g2:a0:b_14\
	\BasicCounter_5:MODULE_7:g2:a0:b_13\
	\BasicCounter_5:MODULE_7:g2:a0:b_12\
	\BasicCounter_5:MODULE_7:g2:a0:b_11\
	\BasicCounter_5:MODULE_7:g2:a0:b_10\
	\BasicCounter_5:MODULE_7:g2:a0:b_9\
	\BasicCounter_5:MODULE_7:g2:a0:b_8\
	\BasicCounter_5:MODULE_7:g2:a0:b_7\
	\BasicCounter_5:MODULE_7:g2:a0:b_6\
	\BasicCounter_5:MODULE_7:g2:a0:b_5\
	\BasicCounter_5:MODULE_7:g2:a0:b_4\
	\BasicCounter_5:MODULE_7:g2:a0:b_3\
	\BasicCounter_5:MODULE_7:g2:a0:b_2\
	\BasicCounter_5:MODULE_7:g2:a0:b_1\
	\BasicCounter_5:MODULE_7:g2:a0:b_0\
	\BasicCounter_5:MODULE_7:g2:a0:s_31\
	\BasicCounter_5:MODULE_7:g2:a0:s_30\
	\BasicCounter_5:MODULE_7:g2:a0:s_29\
	\BasicCounter_5:MODULE_7:g2:a0:s_28\
	\BasicCounter_5:MODULE_7:g2:a0:s_27\
	\BasicCounter_5:MODULE_7:g2:a0:s_26\
	\BasicCounter_5:MODULE_7:g2:a0:s_25\
	\BasicCounter_5:MODULE_7:g2:a0:s_24\
	\BasicCounter_5:MODULE_7:g2:a0:s_23\
	\BasicCounter_5:MODULE_7:g2:a0:s_22\
	\BasicCounter_5:MODULE_7:g2:a0:s_21\
	\BasicCounter_5:MODULE_7:g2:a0:s_20\
	\BasicCounter_5:MODULE_7:g2:a0:s_19\
	\BasicCounter_5:MODULE_7:g2:a0:s_18\
	\BasicCounter_5:MODULE_7:g2:a0:s_17\
	\BasicCounter_5:MODULE_7:g2:a0:s_16\
	\BasicCounter_5:MODULE_7:g2:a0:s_15\
	\BasicCounter_5:MODULE_7:g2:a0:s_14\
	\BasicCounter_5:MODULE_7:g2:a0:s_13\
	\BasicCounter_5:MODULE_7:g2:a0:s_12\
	\BasicCounter_5:MODULE_7:g2:a0:s_11\
	\BasicCounter_5:MODULE_7:g2:a0:s_10\
	\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	\BasicCounter_3:MODULE_8:b_31\
	\BasicCounter_3:MODULE_8:b_30\
	\BasicCounter_3:MODULE_8:b_29\
	\BasicCounter_3:MODULE_8:b_28\
	\BasicCounter_3:MODULE_8:b_27\
	\BasicCounter_3:MODULE_8:b_26\
	\BasicCounter_3:MODULE_8:b_25\
	\BasicCounter_3:MODULE_8:b_24\
	\BasicCounter_3:MODULE_8:b_23\
	\BasicCounter_3:MODULE_8:b_22\
	\BasicCounter_3:MODULE_8:b_21\
	\BasicCounter_3:MODULE_8:b_20\
	\BasicCounter_3:MODULE_8:b_19\
	\BasicCounter_3:MODULE_8:b_18\
	\BasicCounter_3:MODULE_8:b_17\
	\BasicCounter_3:MODULE_8:b_16\
	\BasicCounter_3:MODULE_8:b_15\
	\BasicCounter_3:MODULE_8:b_14\
	\BasicCounter_3:MODULE_8:b_13\
	\BasicCounter_3:MODULE_8:b_12\
	\BasicCounter_3:MODULE_8:b_11\
	\BasicCounter_3:MODULE_8:b_10\
	\BasicCounter_3:MODULE_8:b_9\
	\BasicCounter_3:MODULE_8:b_8\
	\BasicCounter_3:MODULE_8:b_7\
	\BasicCounter_3:MODULE_8:b_6\
	\BasicCounter_3:MODULE_8:b_5\
	\BasicCounter_3:MODULE_8:b_4\
	\BasicCounter_3:MODULE_8:b_3\
	\BasicCounter_3:MODULE_8:b_2\
	\BasicCounter_3:MODULE_8:b_1\
	\BasicCounter_3:MODULE_8:b_0\
	\BasicCounter_3:MODULE_8:g2:a0:a_31\
	\BasicCounter_3:MODULE_8:g2:a0:a_30\
	\BasicCounter_3:MODULE_8:g2:a0:a_29\
	\BasicCounter_3:MODULE_8:g2:a0:a_28\
	\BasicCounter_3:MODULE_8:g2:a0:a_27\
	\BasicCounter_3:MODULE_8:g2:a0:a_26\
	\BasicCounter_3:MODULE_8:g2:a0:a_25\
	\BasicCounter_3:MODULE_8:g2:a0:a_24\
	\BasicCounter_3:MODULE_8:g2:a0:b_31\
	\BasicCounter_3:MODULE_8:g2:a0:b_30\
	\BasicCounter_3:MODULE_8:g2:a0:b_29\
	\BasicCounter_3:MODULE_8:g2:a0:b_28\
	\BasicCounter_3:MODULE_8:g2:a0:b_27\
	\BasicCounter_3:MODULE_8:g2:a0:b_26\
	\BasicCounter_3:MODULE_8:g2:a0:b_25\
	\BasicCounter_3:MODULE_8:g2:a0:b_24\
	\BasicCounter_3:MODULE_8:g2:a0:b_23\
	\BasicCounter_3:MODULE_8:g2:a0:b_22\
	\BasicCounter_3:MODULE_8:g2:a0:b_21\
	\BasicCounter_3:MODULE_8:g2:a0:b_20\
	\BasicCounter_3:MODULE_8:g2:a0:b_19\
	\BasicCounter_3:MODULE_8:g2:a0:b_18\
	\BasicCounter_3:MODULE_8:g2:a0:b_17\
	\BasicCounter_3:MODULE_8:g2:a0:b_16\
	\BasicCounter_3:MODULE_8:g2:a0:b_15\
	\BasicCounter_3:MODULE_8:g2:a0:b_14\
	\BasicCounter_3:MODULE_8:g2:a0:b_13\
	\BasicCounter_3:MODULE_8:g2:a0:b_12\
	\BasicCounter_3:MODULE_8:g2:a0:b_11\
	\BasicCounter_3:MODULE_8:g2:a0:b_10\
	\BasicCounter_3:MODULE_8:g2:a0:b_9\
	\BasicCounter_3:MODULE_8:g2:a0:b_8\
	\BasicCounter_3:MODULE_8:g2:a0:b_7\
	\BasicCounter_3:MODULE_8:g2:a0:b_6\
	\BasicCounter_3:MODULE_8:g2:a0:b_5\
	\BasicCounter_3:MODULE_8:g2:a0:b_4\
	\BasicCounter_3:MODULE_8:g2:a0:b_3\
	\BasicCounter_3:MODULE_8:g2:a0:b_2\
	\BasicCounter_3:MODULE_8:g2:a0:b_1\
	\BasicCounter_3:MODULE_8:g2:a0:b_0\
	\BasicCounter_3:MODULE_8:g2:a0:s_31\
	\BasicCounter_3:MODULE_8:g2:a0:s_30\
	\BasicCounter_3:MODULE_8:g2:a0:s_29\
	\BasicCounter_3:MODULE_8:g2:a0:s_28\
	\BasicCounter_3:MODULE_8:g2:a0:s_27\
	\BasicCounter_3:MODULE_8:g2:a0:s_26\
	\BasicCounter_3:MODULE_8:g2:a0:s_25\
	\BasicCounter_3:MODULE_8:g2:a0:s_24\
	\BasicCounter_3:MODULE_8:g2:a0:s_23\
	\BasicCounter_3:MODULE_8:g2:a0:s_22\
	\BasicCounter_3:MODULE_8:g2:a0:s_21\
	\BasicCounter_3:MODULE_8:g2:a0:s_20\
	\BasicCounter_3:MODULE_8:g2:a0:s_19\
	\BasicCounter_3:MODULE_8:g2:a0:s_18\
	\BasicCounter_3:MODULE_8:g2:a0:s_17\
	\BasicCounter_3:MODULE_8:g2:a0:s_16\
	\BasicCounter_3:MODULE_8:g2:a0:s_15\
	\BasicCounter_3:MODULE_8:g2:a0:s_14\
	\BasicCounter_3:MODULE_8:g2:a0:s_13\
	\BasicCounter_3:MODULE_8:g2:a0:s_12\
	\BasicCounter_3:MODULE_8:g2:a0:s_11\
	\BasicCounter_3:MODULE_8:g2:a0:s_10\
	\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Pixel_ShiftReg:Net_1\
	\Pixel_ShiftReg:Net_2\
	\Pixel_ShiftReg:bSR:ctrl_f0_full\
	Net_1951
	\Comp_1:Net_9\
	\BasicCounter_6:MODULE_9:b_31\
	\BasicCounter_6:MODULE_9:b_30\
	\BasicCounter_6:MODULE_9:b_29\
	\BasicCounter_6:MODULE_9:b_28\
	\BasicCounter_6:MODULE_9:b_27\
	\BasicCounter_6:MODULE_9:b_26\
	\BasicCounter_6:MODULE_9:b_25\
	\BasicCounter_6:MODULE_9:b_24\
	\BasicCounter_6:MODULE_9:b_23\
	\BasicCounter_6:MODULE_9:b_22\
	\BasicCounter_6:MODULE_9:b_21\
	\BasicCounter_6:MODULE_9:b_20\
	\BasicCounter_6:MODULE_9:b_19\
	\BasicCounter_6:MODULE_9:b_18\
	\BasicCounter_6:MODULE_9:b_17\
	\BasicCounter_6:MODULE_9:b_16\
	\BasicCounter_6:MODULE_9:b_15\
	\BasicCounter_6:MODULE_9:b_14\
	\BasicCounter_6:MODULE_9:b_13\
	\BasicCounter_6:MODULE_9:b_12\
	\BasicCounter_6:MODULE_9:b_11\
	\BasicCounter_6:MODULE_9:b_10\
	\BasicCounter_6:MODULE_9:b_9\
	\BasicCounter_6:MODULE_9:b_8\
	\BasicCounter_6:MODULE_9:b_7\
	\BasicCounter_6:MODULE_9:b_6\
	\BasicCounter_6:MODULE_9:b_5\
	\BasicCounter_6:MODULE_9:b_4\
	\BasicCounter_6:MODULE_9:b_3\
	\BasicCounter_6:MODULE_9:b_2\
	\BasicCounter_6:MODULE_9:b_1\
	\BasicCounter_6:MODULE_9:b_0\
	\BasicCounter_6:MODULE_9:g2:a0:a_31\
	\BasicCounter_6:MODULE_9:g2:a0:a_30\
	\BasicCounter_6:MODULE_9:g2:a0:a_29\
	\BasicCounter_6:MODULE_9:g2:a0:a_28\
	\BasicCounter_6:MODULE_9:g2:a0:a_27\
	\BasicCounter_6:MODULE_9:g2:a0:a_26\
	\BasicCounter_6:MODULE_9:g2:a0:a_25\
	\BasicCounter_6:MODULE_9:g2:a0:a_24\
	\BasicCounter_6:MODULE_9:g2:a0:b_31\
	\BasicCounter_6:MODULE_9:g2:a0:b_30\
	\BasicCounter_6:MODULE_9:g2:a0:b_29\
	\BasicCounter_6:MODULE_9:g2:a0:b_28\
	\BasicCounter_6:MODULE_9:g2:a0:b_27\
	\BasicCounter_6:MODULE_9:g2:a0:b_26\
	\BasicCounter_6:MODULE_9:g2:a0:b_25\
	\BasicCounter_6:MODULE_9:g2:a0:b_24\
	\BasicCounter_6:MODULE_9:g2:a0:b_23\
	\BasicCounter_6:MODULE_9:g2:a0:b_22\
	\BasicCounter_6:MODULE_9:g2:a0:b_21\
	\BasicCounter_6:MODULE_9:g2:a0:b_20\
	\BasicCounter_6:MODULE_9:g2:a0:b_19\
	\BasicCounter_6:MODULE_9:g2:a0:b_18\
	\BasicCounter_6:MODULE_9:g2:a0:b_17\
	\BasicCounter_6:MODULE_9:g2:a0:b_16\
	\BasicCounter_6:MODULE_9:g2:a0:b_15\
	\BasicCounter_6:MODULE_9:g2:a0:b_14\
	\BasicCounter_6:MODULE_9:g2:a0:b_13\
	\BasicCounter_6:MODULE_9:g2:a0:b_12\
	\BasicCounter_6:MODULE_9:g2:a0:b_11\
	\BasicCounter_6:MODULE_9:g2:a0:b_10\
	\BasicCounter_6:MODULE_9:g2:a0:b_9\
	\BasicCounter_6:MODULE_9:g2:a0:b_8\
	\BasicCounter_6:MODULE_9:g2:a0:b_7\
	\BasicCounter_6:MODULE_9:g2:a0:b_6\
	\BasicCounter_6:MODULE_9:g2:a0:b_5\
	\BasicCounter_6:MODULE_9:g2:a0:b_4\
	\BasicCounter_6:MODULE_9:g2:a0:b_3\
	\BasicCounter_6:MODULE_9:g2:a0:b_2\
	\BasicCounter_6:MODULE_9:g2:a0:b_1\
	\BasicCounter_6:MODULE_9:g2:a0:b_0\
	\BasicCounter_6:MODULE_9:g2:a0:s_31\
	\BasicCounter_6:MODULE_9:g2:a0:s_30\
	\BasicCounter_6:MODULE_9:g2:a0:s_29\
	\BasicCounter_6:MODULE_9:g2:a0:s_28\
	\BasicCounter_6:MODULE_9:g2:a0:s_27\
	\BasicCounter_6:MODULE_9:g2:a0:s_26\
	\BasicCounter_6:MODULE_9:g2:a0:s_25\
	\BasicCounter_6:MODULE_9:g2:a0:s_24\
	\BasicCounter_6:MODULE_9:g2:a0:s_23\
	\BasicCounter_6:MODULE_9:g2:a0:s_22\
	\BasicCounter_6:MODULE_9:g2:a0:s_21\
	\BasicCounter_6:MODULE_9:g2:a0:s_20\
	\BasicCounter_6:MODULE_9:g2:a0:s_19\
	\BasicCounter_6:MODULE_9:g2:a0:s_18\
	\BasicCounter_6:MODULE_9:g2:a0:s_17\
	\BasicCounter_6:MODULE_9:g2:a0:s_16\
	\BasicCounter_6:MODULE_9:g2:a0:s_15\
	\BasicCounter_6:MODULE_9:g2:a0:s_14\
	\BasicCounter_6:MODULE_9:g2:a0:s_13\
	\BasicCounter_6:MODULE_9:g2:a0:s_12\
	\BasicCounter_6:MODULE_9:g2:a0:s_11\
	\BasicCounter_6:MODULE_9:g2:a0:s_10\
	\BasicCounter_6:MODULE_9:g2:a0:s_9\
	\BasicCounter_6:MODULE_9:g2:a0:s_8\
	\BasicCounter_6:MODULE_9:g2:a0:s_7\
	\BasicCounter_6:MODULE_9:g2:a0:s_6\
	\BasicCounter_6:MODULE_9:g2:a0:s_5\
	\BasicCounter_6:MODULE_9:g2:a0:s_4\
	\BasicCounter_6:MODULE_9:g2:a0:s_3\
	\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Pixel_ShiftReg_1:Net_1\
	\Pixel_ShiftReg_1:Net_2\
	\Pixel_ShiftReg_1:bSR:ctrl_f0_full\
	Net_6179
	\UART_1:BUART:reset_sr\
	Net_6355
	Net_6356
	\UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	Net_6350
	\UART_1:BUART:sRX:MODULE_13:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_14:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_14:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_14:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_14:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_14:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_14:lt\
	\UART_1:BUART:sRX:MODULE_14:eq\
	\UART_1:BUART:sRX:MODULE_14:gt\
	\UART_1:BUART:sRX:MODULE_14:gte\
	\UART_1:BUART:sRX:MODULE_14:lte\
	\MODULE_15:g1:a0:gx:u0:xnor_array_6\
	\MODULE_15:g1:a0:gx:u0:xnor_array_3\
	\MODULE_15:g1:a0:gx:u0:xnor_array_0\
	\MODULE_15:g1:a0:gx:u0:aeqb_0\
	\MODULE_15:g1:a0:gx:u0:eq_0\
	\MODULE_15:g1:a0:gx:u0:eq_1\
	\MODULE_15:g1:a0:gx:u0:eq_2\
	\MODULE_15:g1:a0:gx:u0:eq_3\
	\MODULE_15:g1:a0:gx:u0:eq_4\
	\MODULE_15:g1:a0:gx:u0:eq_5\
	\MODULE_15:g1:a0:gx:u0:eq_6\
	\MODULE_15:g1:a0:gx:u0:eq_7\
	\MODULE_15:g1:a0:gx:u0:eqi_0\
	\MODULE_15:g1:a0:gx:u0:aeqb_1\
	\MODULE_15:g1:a0:gx:u0:albi_0\
	\MODULE_15:g1:a0:xeq\
	\MODULE_15:g1:a0:xneq\
	\MODULE_15:g1:a0:xlt\
	\MODULE_15:g1:a0:xlte\
	\MODULE_15:g1:a0:xgte\
	\MODULE_15:lt\
	\MODULE_15:eq\
	\MODULE_15:gte\
	\MODULE_15:lte\
	\MODULE_15:neq\
	\MODULE_16:g1:a0:gx:u0:xnor_array_6\
	\MODULE_16:g1:a0:gx:u0:xnor_array_3\
	\MODULE_16:g1:a0:gx:u0:xnor_array_0\
	\MODULE_16:g1:a0:gx:u0:aeqb_0\
	\MODULE_16:g1:a0:gx:u0:eq_0\
	\MODULE_16:g1:a0:gx:u0:eq_1\
	\MODULE_16:g1:a0:gx:u0:eq_2\
	\MODULE_16:g1:a0:gx:u0:eq_3\
	\MODULE_16:g1:a0:gx:u0:eq_4\
	\MODULE_16:g1:a0:gx:u0:eq_5\
	\MODULE_16:g1:a0:gx:u0:eq_6\
	\MODULE_16:g1:a0:gx:u0:eq_7\
	\MODULE_16:g1:a0:gx:u0:eqi_0\
	\MODULE_16:g1:a0:gx:u0:aeqb_1\
	\MODULE_16:g1:a0:gx:u0:albi_0\
	\MODULE_16:g1:a0:xeq\
	\MODULE_16:g1:a0:xneq\
	\MODULE_16:g1:a0:xlt\
	\MODULE_16:g1:a0:xlte\
	\MODULE_16:g1:a0:xgte\
	\MODULE_16:lt\
	\MODULE_16:eq\
	\MODULE_16:gte\
	\MODULE_16:lte\
	\MODULE_16:neq\
	\MODULE_17:g1:a0:gx:u0:xnor_array_9\
	\MODULE_17:g1:a0:gx:u0:aeqb_0\
	\MODULE_17:g1:a0:gx:u0:aeqb_1\
	\MODULE_17:g1:a0:gx:u0:eq_8\
	\MODULE_17:g1:a0:gx:u0:eq_9\
	\MODULE_17:g1:a0:gx:u0:eqi_1\
	\MODULE_17:g1:a0:gx:u0:aeqb_2\
	\MODULE_17:g1:a0:gx:u0:agbi_0\
	\MODULE_17:g1:a0:xeq\
	\MODULE_17:g1:a0:xneq\
	\MODULE_17:g1:a0:xlte\
	\MODULE_17:g1:a0:xgt\
	\MODULE_17:g1:a0:xgte\
	\MODULE_17:eq\
	\MODULE_17:gt\
	\MODULE_17:gte\
	\MODULE_17:lte\
	\MODULE_17:neq\
	\MODULE_18:g1:a0:gx:u0:xnor_array_9\
	\MODULE_18:g1:a0:gx:u0:aeqb_0\
	\MODULE_18:g1:a0:gx:u0:aeqb_1\
	\MODULE_18:g1:a0:gx:u0:eq_8\
	\MODULE_18:g1:a0:gx:u0:eq_9\
	\MODULE_18:g1:a0:gx:u0:eqi_1\
	\MODULE_18:g1:a0:gx:u0:aeqb_2\
	\MODULE_18:g1:a0:gx:u0:agbi_0\
	\MODULE_18:g1:a0:xeq\
	\MODULE_18:g1:a0:xneq\
	\MODULE_18:g1:a0:xlt\
	\MODULE_18:g1:a0:xlte\
	\MODULE_18:g1:a0:xgt\
	\MODULE_18:lt\
	\MODULE_18:eq\
	\MODULE_18:gt\
	\MODULE_18:lte\
	\MODULE_18:neq\
	\MODULE_19:g1:a0:gx:u0:xnor_array_9\
	\MODULE_19:g1:a0:gx:u0:aeqb_0\
	\MODULE_19:g1:a0:gx:u0:aeqb_1\
	\MODULE_19:g1:a0:gx:u0:eq_8\
	\MODULE_19:g1:a0:gx:u0:eq_9\
	\MODULE_19:g1:a0:gx:u0:eqi_1\
	\MODULE_19:g1:a0:gx:u0:aeqb_2\
	\MODULE_19:g1:a0:gx:u0:agbi_0\
	\MODULE_19:g1:a0:xeq\
	\MODULE_19:g1:a0:xneq\
	\MODULE_19:g1:a0:xlte\
	\MODULE_19:g1:a0:xgt\
	\MODULE_19:g1:a0:xgte\
	\MODULE_19:eq\
	\MODULE_19:gt\
	\MODULE_19:gte\
	\MODULE_19:lte\
	\MODULE_19:neq\
	\MODULE_20:g1:a0:gx:u0:albi_1\
	\MODULE_20:g1:a0:gx:u0:agbi_1\
	\MODULE_20:g1:a0:gx:u0:lt_0\
	\MODULE_20:g1:a0:gx:u0:gt_0\
	\MODULE_20:g1:a0:gx:u0:lt_1\
	\MODULE_20:g1:a0:gx:u0:gt_1\
	\MODULE_20:g1:a0:gx:u0:lt_2\
	\MODULE_20:g1:a0:gx:u0:gt_2\
	\MODULE_20:g1:a0:gx:u0:lti_0\
	\MODULE_20:g1:a0:gx:u0:gti_0\
	\MODULE_20:g1:a0:gx:u0:albi_0\
	\MODULE_20:g1:a0:gx:u0:agbi_0\
	\MODULE_20:g1:a0:xneq\
	\MODULE_20:g1:a0:xlt\
	\MODULE_20:g1:a0:xlte\
	\MODULE_20:g1:a0:xgt\
	\MODULE_20:g1:a0:xgte\
	\MODULE_20:lt\
	\MODULE_20:gt\
	\MODULE_20:gte\
	\MODULE_20:lte\
	\MODULE_20:neq\

    Synthesized names
	\FreqDiv_1:add_vi_vv_MODGEN_1_31\
	\FreqDiv_1:add_vi_vv_MODGEN_1_30\
	\FreqDiv_1:add_vi_vv_MODGEN_1_29\
	\FreqDiv_1:add_vi_vv_MODGEN_1_28\
	\FreqDiv_1:add_vi_vv_MODGEN_1_27\
	\FreqDiv_1:add_vi_vv_MODGEN_1_26\
	\FreqDiv_1:add_vi_vv_MODGEN_1_25\
	\FreqDiv_1:add_vi_vv_MODGEN_1_24\
	\FreqDiv_1:add_vi_vv_MODGEN_1_23\
	\FreqDiv_1:add_vi_vv_MODGEN_1_22\
	\FreqDiv_1:add_vi_vv_MODGEN_1_21\
	\FreqDiv_1:add_vi_vv_MODGEN_1_20\
	\FreqDiv_1:add_vi_vv_MODGEN_1_19\
	\FreqDiv_1:add_vi_vv_MODGEN_1_18\
	\FreqDiv_1:add_vi_vv_MODGEN_1_17\
	\FreqDiv_1:add_vi_vv_MODGEN_1_16\
	\FreqDiv_1:add_vi_vv_MODGEN_1_15\
	\FreqDiv_1:add_vi_vv_MODGEN_1_14\
	\FreqDiv_1:add_vi_vv_MODGEN_1_13\
	\FreqDiv_1:add_vi_vv_MODGEN_1_12\
	\FreqDiv_1:add_vi_vv_MODGEN_1_11\
	\FreqDiv_1:add_vi_vv_MODGEN_1_10\
	\FreqDiv_1:add_vi_vv_MODGEN_1_9\
	\FreqDiv_1:add_vi_vv_MODGEN_1_8\
	\FreqDiv_1:add_vi_vv_MODGEN_1_7\
	\FreqDiv_1:add_vi_vv_MODGEN_1_6\
	\FreqDiv_1:add_vi_vv_MODGEN_1_5\
	\FreqDiv_1:add_vi_vv_MODGEN_1_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_2\
	\FreqDiv_2:add_vi_vv_MODGEN_3_31\
	\FreqDiv_2:add_vi_vv_MODGEN_3_30\
	\FreqDiv_2:add_vi_vv_MODGEN_3_29\
	\FreqDiv_2:add_vi_vv_MODGEN_3_28\
	\FreqDiv_2:add_vi_vv_MODGEN_3_27\
	\FreqDiv_2:add_vi_vv_MODGEN_3_26\
	\FreqDiv_2:add_vi_vv_MODGEN_3_25\
	\FreqDiv_2:add_vi_vv_MODGEN_3_24\
	\FreqDiv_2:add_vi_vv_MODGEN_3_23\
	\FreqDiv_2:add_vi_vv_MODGEN_3_22\
	\FreqDiv_2:add_vi_vv_MODGEN_3_21\
	\FreqDiv_2:add_vi_vv_MODGEN_3_20\
	\FreqDiv_2:add_vi_vv_MODGEN_3_19\
	\FreqDiv_2:add_vi_vv_MODGEN_3_18\
	\FreqDiv_2:add_vi_vv_MODGEN_3_17\
	\FreqDiv_2:add_vi_vv_MODGEN_3_16\
	\FreqDiv_2:add_vi_vv_MODGEN_3_15\
	\FreqDiv_2:add_vi_vv_MODGEN_3_14\
	\FreqDiv_2:add_vi_vv_MODGEN_3_13\
	\FreqDiv_2:add_vi_vv_MODGEN_3_12\
	\FreqDiv_2:add_vi_vv_MODGEN_3_11\
	\FreqDiv_2:add_vi_vv_MODGEN_3_10\
	\FreqDiv_2:add_vi_vv_MODGEN_3_9\
	\FreqDiv_2:add_vi_vv_MODGEN_3_8\
	\FreqDiv_2:add_vi_vv_MODGEN_3_7\
	\FreqDiv_2:add_vi_vv_MODGEN_3_6\
	\FreqDiv_2:add_vi_vv_MODGEN_3_5\
	\FreqDiv_2:add_vi_vv_MODGEN_3_4\
	\FreqDiv_2:add_vi_vv_MODGEN_3_3\
	\FreqDiv_2:add_vi_vv_MODGEN_3_2\
	\FreqDiv_2:add_vi_vv_MODGEN_3_1\
	\BasicCounter_2:add_vi_vv_MODGEN_4_31\
	\BasicCounter_2:add_vi_vv_MODGEN_4_30\
	\BasicCounter_2:add_vi_vv_MODGEN_4_29\
	\BasicCounter_2:add_vi_vv_MODGEN_4_28\
	\BasicCounter_2:add_vi_vv_MODGEN_4_27\
	\BasicCounter_2:add_vi_vv_MODGEN_4_26\
	\BasicCounter_2:add_vi_vv_MODGEN_4_25\
	\BasicCounter_2:add_vi_vv_MODGEN_4_24\
	\BasicCounter_2:add_vi_vv_MODGEN_4_23\
	\BasicCounter_2:add_vi_vv_MODGEN_4_22\
	\BasicCounter_2:add_vi_vv_MODGEN_4_21\
	\BasicCounter_2:add_vi_vv_MODGEN_4_20\
	\BasicCounter_2:add_vi_vv_MODGEN_4_19\
	\BasicCounter_2:add_vi_vv_MODGEN_4_18\
	\BasicCounter_2:add_vi_vv_MODGEN_4_17\
	\BasicCounter_2:add_vi_vv_MODGEN_4_16\
	\BasicCounter_2:add_vi_vv_MODGEN_4_15\
	\BasicCounter_2:add_vi_vv_MODGEN_4_14\
	\BasicCounter_2:add_vi_vv_MODGEN_4_13\
	\BasicCounter_2:add_vi_vv_MODGEN_4_12\
	\BasicCounter_2:add_vi_vv_MODGEN_4_11\
	\BasicCounter_2:add_vi_vv_MODGEN_4_10\
	\BasicCounter_2:add_vi_vv_MODGEN_4_9\
	\BasicCounter_2:add_vi_vv_MODGEN_4_8\
	\BasicCounter_1:add_vi_vv_MODGEN_6_31\
	\BasicCounter_1:add_vi_vv_MODGEN_6_30\
	\BasicCounter_1:add_vi_vv_MODGEN_6_29\
	\BasicCounter_1:add_vi_vv_MODGEN_6_28\
	\BasicCounter_1:add_vi_vv_MODGEN_6_27\
	\BasicCounter_1:add_vi_vv_MODGEN_6_26\
	\BasicCounter_1:add_vi_vv_MODGEN_6_25\
	\BasicCounter_1:add_vi_vv_MODGEN_6_24\
	\BasicCounter_1:add_vi_vv_MODGEN_6_23\
	\BasicCounter_1:add_vi_vv_MODGEN_6_22\
	\BasicCounter_1:add_vi_vv_MODGEN_6_21\
	\BasicCounter_1:add_vi_vv_MODGEN_6_20\
	\BasicCounter_1:add_vi_vv_MODGEN_6_19\
	\BasicCounter_1:add_vi_vv_MODGEN_6_18\
	\BasicCounter_1:add_vi_vv_MODGEN_6_17\
	\BasicCounter_1:add_vi_vv_MODGEN_6_16\
	\BasicCounter_1:add_vi_vv_MODGEN_6_15\
	\BasicCounter_1:add_vi_vv_MODGEN_6_14\
	\BasicCounter_1:add_vi_vv_MODGEN_6_13\
	\BasicCounter_1:add_vi_vv_MODGEN_6_12\
	\BasicCounter_1:add_vi_vv_MODGEN_6_11\
	\BasicCounter_1:add_vi_vv_MODGEN_6_10\
	\BasicCounter_1:add_vi_vv_MODGEN_6_9\
	\BasicCounter_1:add_vi_vv_MODGEN_6_8\
	\BasicCounter_4:add_vi_vv_MODGEN_8_31\
	\BasicCounter_4:add_vi_vv_MODGEN_8_30\
	\BasicCounter_4:add_vi_vv_MODGEN_8_29\
	\BasicCounter_4:add_vi_vv_MODGEN_8_28\
	\BasicCounter_4:add_vi_vv_MODGEN_8_27\
	\BasicCounter_4:add_vi_vv_MODGEN_8_26\
	\BasicCounter_4:add_vi_vv_MODGEN_8_25\
	\BasicCounter_4:add_vi_vv_MODGEN_8_24\
	\BasicCounter_4:add_vi_vv_MODGEN_8_23\
	\BasicCounter_4:add_vi_vv_MODGEN_8_22\
	\BasicCounter_4:add_vi_vv_MODGEN_8_21\
	\BasicCounter_4:add_vi_vv_MODGEN_8_20\
	\BasicCounter_4:add_vi_vv_MODGEN_8_19\
	\BasicCounter_4:add_vi_vv_MODGEN_8_18\
	\BasicCounter_4:add_vi_vv_MODGEN_8_17\
	\BasicCounter_4:add_vi_vv_MODGEN_8_16\
	\BasicCounter_4:add_vi_vv_MODGEN_8_15\
	\BasicCounter_4:add_vi_vv_MODGEN_8_14\
	\BasicCounter_4:add_vi_vv_MODGEN_8_13\
	\BasicCounter_4:add_vi_vv_MODGEN_8_12\
	\BasicCounter_4:add_vi_vv_MODGEN_8_11\
	\BasicCounter_4:add_vi_vv_MODGEN_8_10\
	\BasicCounter_5:add_vi_vv_MODGEN_10_31\
	\BasicCounter_5:add_vi_vv_MODGEN_10_30\
	\BasicCounter_5:add_vi_vv_MODGEN_10_29\
	\BasicCounter_5:add_vi_vv_MODGEN_10_28\
	\BasicCounter_5:add_vi_vv_MODGEN_10_27\
	\BasicCounter_5:add_vi_vv_MODGEN_10_26\
	\BasicCounter_5:add_vi_vv_MODGEN_10_25\
	\BasicCounter_5:add_vi_vv_MODGEN_10_24\
	\BasicCounter_5:add_vi_vv_MODGEN_10_23\
	\BasicCounter_5:add_vi_vv_MODGEN_10_22\
	\BasicCounter_5:add_vi_vv_MODGEN_10_21\
	\BasicCounter_5:add_vi_vv_MODGEN_10_20\
	\BasicCounter_5:add_vi_vv_MODGEN_10_19\
	\BasicCounter_5:add_vi_vv_MODGEN_10_18\
	\BasicCounter_5:add_vi_vv_MODGEN_10_17\
	\BasicCounter_5:add_vi_vv_MODGEN_10_16\
	\BasicCounter_5:add_vi_vv_MODGEN_10_15\
	\BasicCounter_5:add_vi_vv_MODGEN_10_14\
	\BasicCounter_5:add_vi_vv_MODGEN_10_13\
	\BasicCounter_5:add_vi_vv_MODGEN_10_12\
	\BasicCounter_5:add_vi_vv_MODGEN_10_11\
	\BasicCounter_5:add_vi_vv_MODGEN_10_10\
	\BasicCounter_3:add_vi_vv_MODGEN_13_31\
	\BasicCounter_3:add_vi_vv_MODGEN_13_30\
	\BasicCounter_3:add_vi_vv_MODGEN_13_29\
	\BasicCounter_3:add_vi_vv_MODGEN_13_28\
	\BasicCounter_3:add_vi_vv_MODGEN_13_27\
	\BasicCounter_3:add_vi_vv_MODGEN_13_26\
	\BasicCounter_3:add_vi_vv_MODGEN_13_25\
	\BasicCounter_3:add_vi_vv_MODGEN_13_24\
	\BasicCounter_3:add_vi_vv_MODGEN_13_23\
	\BasicCounter_3:add_vi_vv_MODGEN_13_22\
	\BasicCounter_3:add_vi_vv_MODGEN_13_21\
	\BasicCounter_3:add_vi_vv_MODGEN_13_20\
	\BasicCounter_3:add_vi_vv_MODGEN_13_19\
	\BasicCounter_3:add_vi_vv_MODGEN_13_18\
	\BasicCounter_3:add_vi_vv_MODGEN_13_17\
	\BasicCounter_3:add_vi_vv_MODGEN_13_16\
	\BasicCounter_3:add_vi_vv_MODGEN_13_15\
	\BasicCounter_3:add_vi_vv_MODGEN_13_14\
	\BasicCounter_3:add_vi_vv_MODGEN_13_13\
	\BasicCounter_3:add_vi_vv_MODGEN_13_12\
	\BasicCounter_3:add_vi_vv_MODGEN_13_11\
	\BasicCounter_3:add_vi_vv_MODGEN_13_10\
	\BasicCounter_6:add_vi_vv_MODGEN_15_31\
	\BasicCounter_6:add_vi_vv_MODGEN_15_30\
	\BasicCounter_6:add_vi_vv_MODGEN_15_29\
	\BasicCounter_6:add_vi_vv_MODGEN_15_28\
	\BasicCounter_6:add_vi_vv_MODGEN_15_27\
	\BasicCounter_6:add_vi_vv_MODGEN_15_26\
	\BasicCounter_6:add_vi_vv_MODGEN_15_25\
	\BasicCounter_6:add_vi_vv_MODGEN_15_24\
	\BasicCounter_6:add_vi_vv_MODGEN_15_23\
	\BasicCounter_6:add_vi_vv_MODGEN_15_22\
	\BasicCounter_6:add_vi_vv_MODGEN_15_21\
	\BasicCounter_6:add_vi_vv_MODGEN_15_20\
	\BasicCounter_6:add_vi_vv_MODGEN_15_19\
	\BasicCounter_6:add_vi_vv_MODGEN_15_18\
	\BasicCounter_6:add_vi_vv_MODGEN_15_17\
	\BasicCounter_6:add_vi_vv_MODGEN_15_16\
	\BasicCounter_6:add_vi_vv_MODGEN_15_15\
	\BasicCounter_6:add_vi_vv_MODGEN_15_14\
	\BasicCounter_6:add_vi_vv_MODGEN_15_13\
	\BasicCounter_6:add_vi_vv_MODGEN_15_12\
	\BasicCounter_6:add_vi_vv_MODGEN_15_11\
	\BasicCounter_6:add_vi_vv_MODGEN_15_10\
	\BasicCounter_6:add_vi_vv_MODGEN_15_9\
	\BasicCounter_6:add_vi_vv_MODGEN_15_8\
	\BasicCounter_6:add_vi_vv_MODGEN_15_7\
	\BasicCounter_6:add_vi_vv_MODGEN_15_6\
	\BasicCounter_6:add_vi_vv_MODGEN_15_5\
	\BasicCounter_6:add_vi_vv_MODGEN_15_4\
	\BasicCounter_6:add_vi_vv_MODGEN_15_3\

Deleted 1135 User equations/components.
Deleted 232 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD_Data_Reg:rst\ to \LCD_Data_Reg:clk\
Aliasing zero to \LCD_Data_Reg:clk\
Aliasing one to tmpOE__LCD_7_net_0
Aliasing tmpOE__LCD_6_net_0 to tmpOE__LCD_7_net_0
Aliasing tmpOE__LCD_5_net_0 to tmpOE__LCD_7_net_0
Aliasing tmpOE__LCD_4_net_0 to tmpOE__LCD_7_net_0
Aliasing tmpOE__LCD_3_net_0 to tmpOE__LCD_7_net_0
Aliasing tmpOE__LCD_2_net_0 to tmpOE__LCD_7_net_0
Aliasing tmpOE__LCD_1_net_0 to tmpOE__LCD_7_net_0
Aliasing tmpOE__LCD_0_net_0 to tmpOE__LCD_7_net_0
Aliasing tmpOE__LCD_RST_net_0 to tmpOE__LCD_7_net_0
Aliasing tmpOE__LCD_CS_net_0 to tmpOE__LCD_7_net_0
Aliasing tmpOE__LCD_RS_net_0 to tmpOE__LCD_7_net_0
Aliasing \LCD_WR_REG:clk\ to \LCD_Data_Reg:clk\
Aliasing \LCD_WR_REG:rst\ to \LCD_Data_Reg:clk\
Aliasing tmpOE__LCD_RD_net_0 to tmpOE__LCD_7_net_0
Aliasing Net_896 to tmpOE__LCD_7_net_0
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_23\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_22\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_21\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_20\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_19\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_18\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_17\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_16\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_15\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_14\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_13\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_12\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_11\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_10\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_9\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_8\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_7\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_6\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_5\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_4\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LCD_7_net_0
Aliasing \PWM_1:PWMUDB:hwCapture\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__LCD_7_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:pwm_temp\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LCD_7_net_0
Aliasing tmpOE__LCD_WR_net_0 to tmpOE__LCD_7_net_0
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_23\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_22\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_21\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_20\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_19\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_18\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_17\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_16\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_15\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_14\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_13\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_12\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_11\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_10\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_9\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_8\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_7\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_6\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_5\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_4\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_3\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_2\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:a_1\ to \LCD_Data_Reg:clk\
Aliasing \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LCD_7_net_0
Aliasing tmpOE__Pin_2_net_0 to tmpOE__LCD_7_net_0
Aliasing tmpOE__Pin_4_net_0 to tmpOE__LCD_7_net_0
Aliasing Net_281 to \LCD_Data_Reg:clk\
Aliasing tmpOE__Pin_1_net_0 to tmpOE__LCD_7_net_0
Aliasing Net_173 to \LCD_Data_Reg:clk\
Aliasing tmpOE__Pin_7_net_0 to tmpOE__LCD_7_net_0
Aliasing tmpOE__Pin_6_net_0 to tmpOE__LCD_7_net_0
Aliasing tmpOE__Pin_5_net_0 to tmpOE__LCD_7_net_0
Aliasing tmpOE__Pin_3_net_0 to tmpOE__LCD_7_net_0
Aliasing \ShiftReg_1:Net_2\ to tmpOE__LCD_7_net_0
Aliasing \ShiftReg_1:bSR:status_1\ to \LCD_Data_Reg:clk\
Aliasing \ShiftReg_1:bSR:store\ to \LCD_Data_Reg:clk\
Aliasing \Trigger_Reference:Net_83\ to \LCD_Data_Reg:clk\
Aliasing \Trigger_Reference:Net_81\ to \LCD_Data_Reg:clk\
Aliasing \Trigger_Reference:Net_82\ to \LCD_Data_Reg:clk\
Aliasing tmpOE__Composite_Pin_net_0 to tmpOE__LCD_7_net_0
Aliasing \Trigger_Comp:clock\ to \LCD_Data_Reg:clk\
Aliasing Net_1597_7 to \LCD_Data_Reg:clk\
Aliasing Net_1597_6 to \LCD_Data_Reg:clk\
Aliasing Net_1597_5 to \LCD_Data_Reg:clk\
Aliasing Net_1597_4 to \LCD_Data_Reg:clk\
Aliasing Net_1597_3 to tmpOE__LCD_7_net_0
Aliasing Net_1597_2 to \LCD_Data_Reg:clk\
Aliasing Net_1597_1 to tmpOE__LCD_7_net_0
Aliasing Net_1597_0 to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:a_23\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:a_22\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:a_21\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:a_20\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:a_19\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:a_18\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:a_17\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:a_16\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:a_15\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:a_14\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:a_13\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:a_12\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:a_11\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:a_10\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:a_9\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:a_8\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LCD_7_net_0
Aliasing Net_1598_7 to \LCD_Data_Reg:clk\
Aliasing Net_1598_6 to \LCD_Data_Reg:clk\
Aliasing Net_1598_5 to \LCD_Data_Reg:clk\
Aliasing Net_1598_4 to tmpOE__LCD_7_net_0
Aliasing Net_1598_3 to tmpOE__LCD_7_net_0
Aliasing Net_1598_2 to \LCD_Data_Reg:clk\
Aliasing Net_1598_1 to \LCD_Data_Reg:clk\
Aliasing Net_1598_0 to \LCD_Data_Reg:clk\
Aliasing tmpOE__Pin_8_net_0 to tmpOE__LCD_7_net_0
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_23\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_22\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_21\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_20\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_19\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_18\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_17\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_16\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_15\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_14\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_13\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_12\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_11\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_10\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_9\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_1:MODULE_5:g2:a0:a_8\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LCD_7_net_0
Aliasing Net_1649 to tmpOE__LCD_7_net_0
Aliasing \BasicCounter_4:MODULE_6:g2:a0:a_23\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_4:MODULE_6:g2:a0:a_22\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_4:MODULE_6:g2:a0:a_21\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_4:MODULE_6:g2:a0:a_20\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_4:MODULE_6:g2:a0:a_19\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_4:MODULE_6:g2:a0:a_18\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_4:MODULE_6:g2:a0:a_17\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_4:MODULE_6:g2:a0:a_16\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_4:MODULE_6:g2:a0:a_15\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_4:MODULE_6:g2:a0:a_14\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_4:MODULE_6:g2:a0:a_13\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_4:MODULE_6:g2:a0:a_12\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_4:MODULE_6:g2:a0:a_11\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_4:MODULE_6:g2:a0:a_10\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LCD_7_net_0
Aliasing Net_1660_9 to \LCD_Data_Reg:clk\
Aliasing Net_1660_8 to \LCD_Data_Reg:clk\
Aliasing Net_1660_7 to tmpOE__LCD_7_net_0
Aliasing Net_1660_6 to tmpOE__LCD_7_net_0
Aliasing Net_1660_5 to tmpOE__LCD_7_net_0
Aliasing Net_1660_4 to tmpOE__LCD_7_net_0
Aliasing Net_1660_3 to \LCD_Data_Reg:clk\
Aliasing Net_1660_2 to \LCD_Data_Reg:clk\
Aliasing Net_1660_1 to \LCD_Data_Reg:clk\
Aliasing Net_1660_0 to \LCD_Data_Reg:clk\
Aliasing tmpOE__Pin_9_net_0 to tmpOE__LCD_7_net_0
Aliasing Net_4836 to \LCD_Data_Reg:clk\
Aliasing Net_4582 to Net_322
Aliasing Net_3067 to Net_1596
Aliasing Net_1698 to tmpOE__LCD_7_net_0
Aliasing \BasicCounter_5:MODULE_7:g2:a0:a_23\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_5:MODULE_7:g2:a0:a_22\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_5:MODULE_7:g2:a0:a_21\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_5:MODULE_7:g2:a0:a_20\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_5:MODULE_7:g2:a0:a_19\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_5:MODULE_7:g2:a0:a_18\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_5:MODULE_7:g2:a0:a_17\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_5:MODULE_7:g2:a0:a_16\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_5:MODULE_7:g2:a0:a_15\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_5:MODULE_7:g2:a0:a_14\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_5:MODULE_7:g2:a0:a_13\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_5:MODULE_7:g2:a0:a_12\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_5:MODULE_7:g2:a0:a_11\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_5:MODULE_7:g2:a0:a_10\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LCD_7_net_0
Aliasing Net_1700_9 to \LCD_Data_Reg:clk\
Aliasing Net_1700_8 to tmpOE__LCD_7_net_0
Aliasing Net_1700_7 to \LCD_Data_Reg:clk\
Aliasing Net_1700_6 to \LCD_Data_Reg:clk\
Aliasing Net_1700_5 to tmpOE__LCD_7_net_0
Aliasing Net_1700_4 to \LCD_Data_Reg:clk\
Aliasing Net_1700_3 to tmpOE__LCD_7_net_0
Aliasing Net_1700_2 to tmpOE__LCD_7_net_0
Aliasing Net_1700_1 to \LCD_Data_Reg:clk\
Aliasing Net_1700_0 to \LCD_Data_Reg:clk\
Aliasing tmpOE__Pin_10_net_0 to tmpOE__LCD_7_net_0
Aliasing Net_1801_9 to \LCD_Data_Reg:clk\
Aliasing Net_1801_8 to tmpOE__LCD_7_net_0
Aliasing Net_1801_7 to \LCD_Data_Reg:clk\
Aliasing Net_1801_6 to \LCD_Data_Reg:clk\
Aliasing Net_1801_5 to tmpOE__LCD_7_net_0
Aliasing Net_1801_4 to tmpOE__LCD_7_net_0
Aliasing Net_1801_3 to tmpOE__LCD_7_net_0
Aliasing Net_1801_2 to tmpOE__LCD_7_net_0
Aliasing Net_1801_1 to tmpOE__LCD_7_net_0
Aliasing Net_1801_0 to tmpOE__LCD_7_net_0
Aliasing \BasicCounter_3:MODULE_8:g2:a0:a_23\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_3:MODULE_8:g2:a0:a_22\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_3:MODULE_8:g2:a0:a_21\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_3:MODULE_8:g2:a0:a_20\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_3:MODULE_8:g2:a0:a_19\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_3:MODULE_8:g2:a0:a_18\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_3:MODULE_8:g2:a0:a_17\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_3:MODULE_8:g2:a0:a_16\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_3:MODULE_8:g2:a0:a_15\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_3:MODULE_8:g2:a0:a_14\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_3:MODULE_8:g2:a0:a_13\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_3:MODULE_8:g2:a0:a_12\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_3:MODULE_8:g2:a0:a_11\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_3:MODULE_8:g2:a0:a_10\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LCD_7_net_0
Aliasing tmpOE__Pin_11_net_0 to tmpOE__LCD_7_net_0
Aliasing tmpOE__Pin_12_net_0 to tmpOE__LCD_7_net_0
Aliasing Net_1950 to \LCD_Data_Reg:clk\
Aliasing \Pixel_ShiftReg:bSR:final_load\ to \LCD_Data_Reg:clk\
Aliasing \Comp_1:clock\ to \LCD_Data_Reg:clk\
Aliasing tmpOE__Pin_13_net_0 to tmpOE__LCD_7_net_0
Aliasing Net_3356_2 to tmpOE__LCD_7_net_0
Aliasing Net_3356_1 to tmpOE__LCD_7_net_0
Aliasing Net_3356_0 to tmpOE__LCD_7_net_0
Aliasing tmpOE__Pin_14_net_0 to tmpOE__LCD_7_net_0
Aliasing Net_3358 to \LCD_Data_Reg:clk\
Aliasing Net_3357 to tmpOE__LCD_7_net_0
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_23\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_22\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_21\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_20\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_19\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_18\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_17\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_16\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_15\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_14\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_13\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_12\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_11\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_10\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_9\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_8\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_7\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_6\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_5\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_4\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:a_3\ to \LCD_Data_Reg:clk\
Aliasing \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LCD_7_net_0
Aliasing \Pixel_ShiftReg_1:bSR:status_2\ to \LCD_Data_Reg:clk\
Aliasing \Pixel_ShiftReg_1:bSR:final_load\ to \LCD_Data_Reg:clk\
Aliasing \Pixel_ShiftReg_1:bSR:status_1\ to \LCD_Data_Reg:clk\
Aliasing \Pixel_ShiftReg_1:bSR:reset\ to \LCD_Data_Reg:clk\
Aliasing \Pixel_ShiftReg_1:bSR:store\ to \LCD_Data_Reg:clk\
Aliasing \VDAC8_1:Net_83\ to \LCD_Data_Reg:clk\
Aliasing \VDAC8_1:Net_81\ to \LCD_Data_Reg:clk\
Aliasing \VDAC8_1:Net_82\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:tx_hd_send_break\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:HalfDuplexSend\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:FinalParityType_1\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:FinalParityType_0\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:tx_status_6\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:tx_status_5\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:tx_status_4\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LCD_7_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN11_1\ to \UART_1:BUART:sRX:s23Poll:MODIN10_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN11_0\ to \UART_1:BUART:sRX:s23Poll:MODIN10_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:newb_1\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:newb_0\ to tmpOE__LCD_7_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN12_1\ to \UART_1:BUART:sRX:s23Poll:MODIN10_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN12_0\ to \UART_1:BUART:sRX:s23Poll:MODIN10_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to tmpOE__LCD_7_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:rx_status_1\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_6\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_5\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_4\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_6\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_5\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_4\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_3\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_2\ to tmpOE__LCD_7_net_0
Aliasing \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_1\ to tmpOE__LCD_7_net_0
Aliasing \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_0\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:aeqb_0\ to tmpOE__LCD_7_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__LCD_7_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__LCD_7_net_0
Aliasing MODIN14_7 to \BasicCounter_2:MODIN4_7\
Aliasing MODIN14_6 to \BasicCounter_2:MODIN4_6\
Aliasing MODIN14_5 to \BasicCounter_2:MODIN4_5\
Aliasing MODIN14_4 to \BasicCounter_2:MODIN4_4\
Aliasing MODIN14_3 to \BasicCounter_2:MODIN4_3\
Aliasing MODIN14_2 to \BasicCounter_2:MODIN4_2\
Aliasing MODIN14_1 to \BasicCounter_2:MODIN4_1\
Aliasing MODIN14_0 to \BasicCounter_2:MODIN4_0\
Aliasing \MODULE_15:g1:a0:gx:u0:albi_3\ to \LCD_Data_Reg:clk\
Aliasing \MODULE_15:g1:a0:gx:u0:agbi_3\ to \LCD_Data_Reg:clk\
Aliasing MODIN16_7 to \BasicCounter_1:MODIN5_7\
Aliasing MODIN16_6 to \BasicCounter_1:MODIN5_6\
Aliasing MODIN16_5 to \BasicCounter_1:MODIN5_5\
Aliasing MODIN16_4 to \BasicCounter_1:MODIN5_4\
Aliasing MODIN16_3 to \BasicCounter_1:MODIN5_3\
Aliasing MODIN16_2 to \BasicCounter_1:MODIN5_2\
Aliasing MODIN16_1 to \BasicCounter_1:MODIN5_1\
Aliasing MODIN16_0 to \BasicCounter_1:MODIN5_0\
Aliasing \MODULE_16:g1:a0:gx:u0:albi_3\ to \LCD_Data_Reg:clk\
Aliasing \MODULE_16:g1:a0:gx:u0:agbi_3\ to \LCD_Data_Reg:clk\
Aliasing MODIN18_9 to \BasicCounter_4:MODIN6_9\
Aliasing MODIN18_8 to \BasicCounter_4:MODIN6_8\
Aliasing MODIN18_7 to \BasicCounter_4:MODIN6_7\
Aliasing MODIN18_6 to \BasicCounter_4:MODIN6_6\
Aliasing MODIN18_5 to \BasicCounter_4:MODIN6_5\
Aliasing MODIN18_4 to \BasicCounter_4:MODIN6_4\
Aliasing MODIN18_3 to \BasicCounter_4:MODIN6_3\
Aliasing MODIN18_2 to \BasicCounter_4:MODIN6_2\
Aliasing MODIN18_1 to \BasicCounter_4:MODIN6_1\
Aliasing MODIN18_0 to \BasicCounter_4:MODIN6_0\
Aliasing \MODULE_17:g1:a0:gx:u0:albi_4\ to \LCD_Data_Reg:clk\
Aliasing \MODULE_17:g1:a0:gx:u0:agbi_4\ to \LCD_Data_Reg:clk\
Aliasing MODIN20_9 to \BasicCounter_5:MODIN7_9\
Aliasing MODIN20_8 to \BasicCounter_5:MODIN7_8\
Aliasing MODIN20_7 to \BasicCounter_5:MODIN7_7\
Aliasing MODIN20_6 to \BasicCounter_5:MODIN7_6\
Aliasing MODIN20_5 to \BasicCounter_5:MODIN7_5\
Aliasing MODIN20_4 to \BasicCounter_5:MODIN7_4\
Aliasing MODIN20_3 to \BasicCounter_5:MODIN7_3\
Aliasing MODIN20_2 to \BasicCounter_5:MODIN7_2\
Aliasing MODIN20_1 to \BasicCounter_5:MODIN7_1\
Aliasing MODIN20_0 to \BasicCounter_5:MODIN7_0\
Aliasing \MODULE_18:g1:a0:gx:u0:albi_4\ to \LCD_Data_Reg:clk\
Aliasing \MODULE_18:g1:a0:gx:u0:agbi_4\ to \LCD_Data_Reg:clk\
Aliasing MODIN22_9 to \BasicCounter_3:MODIN8_9\
Aliasing MODIN22_8 to \BasicCounter_3:MODIN8_8\
Aliasing MODIN22_7 to \BasicCounter_3:MODIN8_7\
Aliasing MODIN22_6 to \BasicCounter_3:MODIN8_6\
Aliasing MODIN22_5 to \BasicCounter_3:MODIN8_5\
Aliasing MODIN22_4 to \BasicCounter_3:MODIN8_4\
Aliasing MODIN22_3 to \BasicCounter_3:MODIN8_3\
Aliasing MODIN22_2 to \BasicCounter_3:MODIN8_2\
Aliasing MODIN22_1 to \BasicCounter_3:MODIN8_1\
Aliasing MODIN22_0 to \BasicCounter_3:MODIN8_0\
Aliasing \MODULE_19:g1:a0:gx:u0:albi_4\ to \LCD_Data_Reg:clk\
Aliasing \MODULE_19:g1:a0:gx:u0:agbi_4\ to \LCD_Data_Reg:clk\
Aliasing MODIN24_2 to \BasicCounter_6:MODIN9_2\
Aliasing MODIN24_1 to \BasicCounter_6:MODIN9_1\
Aliasing MODIN24_0 to \BasicCounter_6:MODIN9_0\
Aliasing \MODULE_20:g1:a0:gx:u0:aeqb_0\ to tmpOE__LCD_7_net_0
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__LCD_7_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to \LCD_Data_Reg:clk\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LCD_7_net_0
Aliasing \Pixel_ShiftReg:bSR:load_reg\\D\ to \LCD_Data_Reg:clk\
Aliasing \Pixel_ShiftReg_1:bSR:load_reg\\D\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:reset_reg\\D\ to \LCD_Data_Reg:clk\
Aliasing \UART_1:BUART:rx_break_status\\D\ to \LCD_Data_Reg:clk\
Removing Lhs of wire \LCD_Data_Reg:rst\[1] = \LCD_Data_Reg:clk\[0]
Removing Rhs of wire Net_154[2] = \LCD_Data_Reg:control_out_0\[3]
Removing Rhs of wire Net_154[2] = \LCD_Data_Reg:control_0\[26]
Removing Rhs of wire Net_1[4] = \LCD_Data_Reg:control_out_1\[5]
Removing Rhs of wire Net_1[4] = \LCD_Data_Reg:control_1\[25]
Removing Rhs of wire Net_158[6] = \LCD_Data_Reg:control_out_2\[7]
Removing Rhs of wire Net_158[6] = \LCD_Data_Reg:control_2\[24]
Removing Rhs of wire Net_3[8] = \LCD_Data_Reg:control_out_3\[9]
Removing Rhs of wire Net_3[8] = \LCD_Data_Reg:control_3\[23]
Removing Rhs of wire Net_5[10] = \LCD_Data_Reg:control_out_4\[11]
Removing Rhs of wire Net_5[10] = \LCD_Data_Reg:control_4\[22]
Removing Rhs of wire Net_6[12] = \LCD_Data_Reg:control_out_5\[13]
Removing Rhs of wire Net_6[12] = \LCD_Data_Reg:control_5\[21]
Removing Rhs of wire Net_7[14] = \LCD_Data_Reg:control_out_6\[15]
Removing Rhs of wire Net_7[14] = \LCD_Data_Reg:control_6\[20]
Removing Rhs of wire Net_8[16] = \LCD_Data_Reg:control_out_7\[17]
Removing Rhs of wire Net_8[16] = \LCD_Data_Reg:control_7\[19]
Removing Rhs of wire zero[33] = \LCD_Data_Reg:clk\[0]
Removing Lhs of wire one[34] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__LCD_6_net_0[37] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__LCD_5_net_0[44] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__LCD_4_net_0[51] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__LCD_3_net_0[58] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__LCD_2_net_0[65] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__LCD_1_net_0[72] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__LCD_0_net_0[79] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__LCD_RST_net_0[86] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__LCD_CS_net_0[92] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__LCD_RS_net_0[98] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \LCD_WR_REG:clk\[103] = zero[33]
Removing Lhs of wire \LCD_WR_REG:rst\[104] = zero[33]
Removing Rhs of wire Net_38[105] = \LCD_WR_REG:control_out_0\[106]
Removing Rhs of wire Net_38[105] = \LCD_WR_REG:control_0\[129]
Removing Rhs of wire Net_31[107] = \LCD_WR_REG:control_out_1\[108]
Removing Rhs of wire Net_31[107] = \LCD_WR_REG:control_1\[128]
Removing Rhs of wire Net_178[109] = \LCD_WR_REG:control_out_2\[110]
Removing Rhs of wire Net_178[109] = \LCD_WR_REG:control_2\[127]
Removing Rhs of wire Net_640[111] = \LCD_WR_REG:control_out_3\[112]
Removing Rhs of wire Net_640[111] = \LCD_WR_REG:control_3\[126]
Removing Lhs of wire tmpOE__LCD_RD_net_0[131] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_896[138] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_3\[144] = \FreqDiv_1:MODULE_1:g2:a0:s_3\[304]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_2\[145] = \FreqDiv_1:MODULE_1:g2:a0:s_2\[305]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_1\[146] = \FreqDiv_1:MODULE_1:g2:a0:s_1\[306]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_0\[147] = \FreqDiv_1:MODULE_1:g2:a0:s_0\[307]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_23\[188] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_22\[189] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_21\[190] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_20\[191] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_19\[192] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_18\[193] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_17\[194] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_16\[195] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_15\[196] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_14\[197] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_13\[198] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_12\[199] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_11\[200] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_10\[201] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_9\[202] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_8\[203] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_7\[204] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_6\[205] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_5\[206] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_4\[207] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_3\[208] = \FreqDiv_1:MODIN1_3\[209]
Removing Lhs of wire \FreqDiv_1:MODIN1_3\[209] = \FreqDiv_1:count_3\[140]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_2\[210] = \FreqDiv_1:MODIN1_2\[211]
Removing Lhs of wire \FreqDiv_1:MODIN1_2\[211] = \FreqDiv_1:count_2\[141]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_1\[212] = \FreqDiv_1:MODIN1_1\[213]
Removing Lhs of wire \FreqDiv_1:MODIN1_1\[213] = \FreqDiv_1:count_1\[142]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_0\[214] = \FreqDiv_1:MODIN1_0\[215]
Removing Lhs of wire \FreqDiv_1:MODIN1_0\[215] = \FreqDiv_1:count_0\[143]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[345] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[346] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[360] = \PWM_1:PWMUDB:control_7\[352]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[370] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[371] = \PWM_1:PWMUDB:control_7\[352]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[375] = \PWM_1:PWMUDB:trig_rise\[373]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[378] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[379] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[380] = \PWM_1:PWMUDB:runmode_enable\[376]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[383] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[384] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[385] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[386] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[389] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_1\[393] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\[611]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_0\[395] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\[612]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[396] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[397] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[398] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[399] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[401] = \PWM_1:PWMUDB:tc_i\[377]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[402] = \PWM_1:PWMUDB:runmode_enable\[376]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[403] = zero[33]
Removing Rhs of wire Net_2788[448] = \PWM_1:PWMUDB:pwm1_i_reg\[441]
Removing Rhs of wire Net_3681[449] = \PWM_1:PWMUDB:pwm2_i_reg\[443]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[450] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\[493] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\[494] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\[495] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\[496] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\[497] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\[498] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\[499] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\[500] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\[501] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\[502] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\[503] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\[504] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\[505] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\[506] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\[507] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\[508] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\[509] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\[510] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\[511] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\[512] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\[513] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\[514] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_1\[515] = \PWM_1:PWMUDB:MODIN2_1\[516]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN2_1\[516] = \PWM_1:PWMUDB:dith_count_1\[392]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_0\[517] = \PWM_1:PWMUDB:MODIN2_0\[518]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN2_0\[518] = \PWM_1:PWMUDB:dith_count_0\[394]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[650] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[651] = tmpOE__LCD_7_net_0[28]
Removing Rhs of wire Net_129[661] = \mux_1:tmp__mux_1_reg\[659]
Removing Lhs of wire tmpOE__LCD_WR_net_0[663] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_3_0\[672] = \FreqDiv_2:MODULE_3:g2:a0:s_0\[832]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_23\[713] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_22\[714] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_21\[715] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_20\[716] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_19\[717] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_18\[718] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_17\[719] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_16\[720] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_15\[721] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_14\[722] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_13\[723] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_12\[724] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_11\[725] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_10\[726] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_9\[727] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_8\[728] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_7\[729] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_6\[730] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_5\[731] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_4\[732] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_3\[733] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_2\[734] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_1\[735] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:a_0\[736] = \FreqDiv_2:MODIN3_0\[737]
Removing Lhs of wire \FreqDiv_2:MODIN3_0\[737] = \FreqDiv_2:count_0\[671]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[870] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[871] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__Pin_2_net_0[873] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__Pin_4_net_0[879] = tmpOE__LCD_7_net_0[28]
Removing Rhs of wire Net_1585[880] = \PulseConvert_1:out_pulse\[989]
Removing Lhs of wire Net_281[885] = zero[33]
Removing Lhs of wire tmpOE__Pin_1_net_0[887] = tmpOE__LCD_7_net_0[28]
Removing Rhs of wire Net_155[892] = \mux_2:tmp__mux_2_reg\[893]
Removing Rhs of wire Net_88[894] = \ShiftReg_1:bSR:so_8\[969]
Removing Lhs of wire Net_173[895] = zero[33]
Removing Lhs of wire tmpOE__Pin_7_net_0[897] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__Pin_6_net_0[904] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__Pin_5_net_0[910] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__Pin_3_net_0[916] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \ShiftReg_1:Net_350\[921] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \ShiftReg_1:Net_2\[922] = tmpOE__LCD_7_net_0[28]
Removing Rhs of wire \ShiftReg_1:bSR:ctrl_clk_enable\[924] = \ShiftReg_1:bSR:control_0\[925]
Removing Lhs of wire \ShiftReg_1:bSR:status_2\[937] = zero[33]
Removing Rhs of wire \ShiftReg_1:bSR:status_0\[938] = \ShiftReg_1:bSR:final_load\[939]
Removing Lhs of wire \ShiftReg_1:bSR:status_1\[940] = zero[33]
Removing Rhs of wire \ShiftReg_1:bSR:status_3\[941] = \ShiftReg_1:bSR:f0_blk_stat_final\[942]
Removing Rhs of wire \ShiftReg_1:bSR:status_3\[941] = \ShiftReg_1:bSR:f0_blk_stat_8\[952]
Removing Rhs of wire \ShiftReg_1:bSR:status_4\[943] = \ShiftReg_1:bSR:f0_bus_stat_final\[944]
Removing Rhs of wire \ShiftReg_1:bSR:status_4\[943] = \ShiftReg_1:bSR:f0_bus_stat_8\[953]
Removing Rhs of wire \ShiftReg_1:bSR:status_5\[945] = \ShiftReg_1:bSR:f1_blk_stat_final\[946]
Removing Rhs of wire \ShiftReg_1:bSR:status_5\[945] = \ShiftReg_1:bSR:f1_blk_stat_8\[954]
Removing Rhs of wire \ShiftReg_1:bSR:status_6\[947] = \ShiftReg_1:bSR:f1_bus_stat_final\[948]
Removing Rhs of wire \ShiftReg_1:bSR:status_6\[947] = \ShiftReg_1:bSR:f1_bus_stat_8\[955]
Removing Lhs of wire \ShiftReg_1:bSR:store\[957] = zero[33]
Removing Lhs of wire \Trigger_Reference:Net_83\[997] = zero[33]
Removing Lhs of wire \Trigger_Reference:Net_81\[998] = zero[33]
Removing Lhs of wire \Trigger_Reference:Net_82\[999] = zero[33]
Removing Lhs of wire tmpOE__Composite_Pin_net_0[1004] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \Trigger_Comp:clock\[1011] = zero[33]
Removing Rhs of wire Net_246[1013] = \Trigger_Comp:Net_1\[1012]
Removing Lhs of wire Net_1597_7[1016] = zero[33]
Removing Lhs of wire Net_1597_6[1017] = zero[33]
Removing Lhs of wire Net_1597_5[1018] = zero[33]
Removing Lhs of wire Net_1597_4[1019] = zero[33]
Removing Lhs of wire Net_1597_3[1020] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1597_2[1021] = zero[33]
Removing Lhs of wire Net_1597_1[1022] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1597_0[1023] = zero[33]
Removing Rhs of wire Vblank_Signal[1026] = cy_srff_1[1253]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_4_7\[1027] = \BasicCounter_2:MODULE_4:g2:a0:s_7\[1194]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_4_6\[1029] = \BasicCounter_2:MODULE_4:g2:a0:s_6\[1195]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_4_5\[1031] = \BasicCounter_2:MODULE_4:g2:a0:s_5\[1196]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_4_4\[1033] = \BasicCounter_2:MODULE_4:g2:a0:s_4\[1197]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_4_3\[1035] = \BasicCounter_2:MODULE_4:g2:a0:s_3\[1198]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_4_2\[1037] = \BasicCounter_2:MODULE_4:g2:a0:s_2\[1199]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_4_1\[1039] = \BasicCounter_2:MODULE_4:g2:a0:s_1\[1200]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_4_0\[1041] = \BasicCounter_2:MODULE_4:g2:a0:s_0\[1201]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_23\[1082] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_22\[1083] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_21\[1084] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_20\[1085] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_19\[1086] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_18\[1087] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_17\[1088] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_16\[1089] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_15\[1090] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_14\[1091] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_13\[1092] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_12\[1093] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_11\[1094] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_10\[1095] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_9\[1096] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_8\[1097] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_7\[1098] = \BasicCounter_2:MODIN4_7\[1099]
Removing Lhs of wire \BasicCounter_2:MODIN4_7\[1099] = Net_269_7[1024]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_6\[1100] = \BasicCounter_2:MODIN4_6\[1101]
Removing Lhs of wire \BasicCounter_2:MODIN4_6\[1101] = Net_269_6[1028]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_5\[1102] = \BasicCounter_2:MODIN4_5\[1103]
Removing Lhs of wire \BasicCounter_2:MODIN4_5\[1103] = Net_269_5[1030]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_4\[1104] = \BasicCounter_2:MODIN4_4\[1105]
Removing Lhs of wire \BasicCounter_2:MODIN4_4\[1105] = Net_269_4[1032]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_3\[1106] = \BasicCounter_2:MODIN4_3\[1107]
Removing Lhs of wire \BasicCounter_2:MODIN4_3\[1107] = Net_269_3[1034]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_2\[1108] = \BasicCounter_2:MODIN4_2\[1109]
Removing Lhs of wire \BasicCounter_2:MODIN4_2\[1109] = Net_269_2[1036]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_1\[1110] = \BasicCounter_2:MODIN4_1\[1111]
Removing Lhs of wire \BasicCounter_2:MODIN4_1\[1111] = Net_269_1[1038]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:a_0\[1112] = \BasicCounter_2:MODIN4_0\[1113]
Removing Lhs of wire \BasicCounter_2:MODIN4_0\[1113] = Net_269_0[1040]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1239] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1240] = tmpOE__LCD_7_net_0[28]
Removing Rhs of wire Net_261[1241] = cmp_vv_vv_MODGEN_5[1242]
Removing Rhs of wire Net_261[1241] = \MODULE_15:g1:a0:xgt\[3165]
Removing Rhs of wire Net_261[1241] = \MODULE_15:g1:a0:gx:u0:agbi_0\[3160]
Removing Lhs of wire Net_1598_7[1243] = zero[33]
Removing Lhs of wire Net_1598_6[1244] = zero[33]
Removing Lhs of wire Net_1598_5[1245] = zero[33]
Removing Lhs of wire Net_1598_4[1246] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1598_3[1247] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1598_2[1248] = zero[33]
Removing Lhs of wire Net_1598_1[1249] = zero[33]
Removing Lhs of wire Net_1598_0[1250] = zero[33]
Removing Rhs of wire Net_264[1254] = cmp_vv_vv_MODGEN_7[1478]
Removing Rhs of wire Net_264[1254] = \MODULE_16:g1:a0:xgt\[3295]
Removing Rhs of wire Net_264[1254] = \MODULE_16:g1:a0:gx:u0:agbi_0\[3290]
Removing Lhs of wire tmpOE__Pin_8_net_0[1256] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_6_7\[1264] = \BasicCounter_1:MODULE_5:g2:a0:s_7\[1431]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_6_6\[1266] = \BasicCounter_1:MODULE_5:g2:a0:s_6\[1432]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_6_5\[1268] = \BasicCounter_1:MODULE_5:g2:a0:s_5\[1433]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_6_4\[1270] = \BasicCounter_1:MODULE_5:g2:a0:s_4\[1434]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_6_3\[1272] = \BasicCounter_1:MODULE_5:g2:a0:s_3\[1435]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_6_2\[1274] = \BasicCounter_1:MODULE_5:g2:a0:s_2\[1436]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_6_1\[1276] = \BasicCounter_1:MODULE_5:g2:a0:s_1\[1437]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_6_0\[1278] = \BasicCounter_1:MODULE_5:g2:a0:s_0\[1438]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_23\[1319] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_22\[1320] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_21\[1321] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_20\[1322] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_19\[1323] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_18\[1324] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_17\[1325] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_16\[1326] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_15\[1327] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_14\[1328] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_13\[1329] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_12\[1330] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_11\[1331] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_10\[1332] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_9\[1333] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_8\[1334] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_7\[1335] = \BasicCounter_1:MODIN5_7\[1336]
Removing Lhs of wire \BasicCounter_1:MODIN5_7\[1336] = Net_255_7[1263]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_6\[1337] = \BasicCounter_1:MODIN5_6\[1338]
Removing Lhs of wire \BasicCounter_1:MODIN5_6\[1338] = Net_255_6[1265]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_5\[1339] = \BasicCounter_1:MODIN5_5\[1340]
Removing Lhs of wire \BasicCounter_1:MODIN5_5\[1340] = Net_255_5[1267]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_4\[1341] = \BasicCounter_1:MODIN5_4\[1342]
Removing Lhs of wire \BasicCounter_1:MODIN5_4\[1342] = Net_255_4[1269]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_3\[1343] = \BasicCounter_1:MODIN5_3\[1344]
Removing Lhs of wire \BasicCounter_1:MODIN5_3\[1344] = Net_255_3[1271]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_2\[1345] = \BasicCounter_1:MODIN5_2\[1346]
Removing Lhs of wire \BasicCounter_1:MODIN5_2\[1346] = Net_255_2[1273]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_1\[1347] = \BasicCounter_1:MODIN5_1\[1348]
Removing Lhs of wire \BasicCounter_1:MODIN5_1\[1348] = Net_255_1[1275]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:a_0\[1349] = \BasicCounter_1:MODIN5_0\[1350]
Removing Lhs of wire \BasicCounter_1:MODIN5_0\[1350] = Net_255_0[1277]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1476] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1477] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1649[1480] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \BasicCounter_4:add_vi_vv_MODGEN_8_9\[1481] = \BasicCounter_4:MODULE_6:g2:a0:s_9\[1650]
Removing Lhs of wire \BasicCounter_4:add_vi_vv_MODGEN_8_8\[1483] = \BasicCounter_4:MODULE_6:g2:a0:s_8\[1651]
Removing Lhs of wire \BasicCounter_4:add_vi_vv_MODGEN_8_7\[1485] = \BasicCounter_4:MODULE_6:g2:a0:s_7\[1652]
Removing Lhs of wire \BasicCounter_4:add_vi_vv_MODGEN_8_6\[1487] = \BasicCounter_4:MODULE_6:g2:a0:s_6\[1653]
Removing Lhs of wire \BasicCounter_4:add_vi_vv_MODGEN_8_5\[1489] = \BasicCounter_4:MODULE_6:g2:a0:s_5\[1654]
Removing Lhs of wire \BasicCounter_4:add_vi_vv_MODGEN_8_4\[1491] = \BasicCounter_4:MODULE_6:g2:a0:s_4\[1655]
Removing Lhs of wire \BasicCounter_4:add_vi_vv_MODGEN_8_3\[1493] = \BasicCounter_4:MODULE_6:g2:a0:s_3\[1656]
Removing Lhs of wire \BasicCounter_4:add_vi_vv_MODGEN_8_2\[1495] = \BasicCounter_4:MODULE_6:g2:a0:s_2\[1657]
Removing Lhs of wire \BasicCounter_4:add_vi_vv_MODGEN_8_1\[1497] = \BasicCounter_4:MODULE_6:g2:a0:s_1\[1658]
Removing Lhs of wire \BasicCounter_4:add_vi_vv_MODGEN_8_0\[1499] = \BasicCounter_4:MODULE_6:g2:a0:s_0\[1659]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_23\[1540] = zero[33]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_22\[1541] = zero[33]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_21\[1542] = zero[33]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_20\[1543] = zero[33]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_19\[1544] = zero[33]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_18\[1545] = zero[33]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_17\[1546] = zero[33]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_16\[1547] = zero[33]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_15\[1548] = zero[33]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_14\[1549] = zero[33]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_13\[1550] = zero[33]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_12\[1551] = zero[33]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_11\[1552] = zero[33]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_10\[1553] = zero[33]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_9\[1554] = \BasicCounter_4:MODIN6_9\[1555]
Removing Lhs of wire \BasicCounter_4:MODIN6_9\[1555] = Net_1658_9[1479]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_8\[1556] = \BasicCounter_4:MODIN6_8\[1557]
Removing Lhs of wire \BasicCounter_4:MODIN6_8\[1557] = Net_1658_8[1482]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_7\[1558] = \BasicCounter_4:MODIN6_7\[1559]
Removing Lhs of wire \BasicCounter_4:MODIN6_7\[1559] = Net_1658_7[1484]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_6\[1560] = \BasicCounter_4:MODIN6_6\[1561]
Removing Lhs of wire \BasicCounter_4:MODIN6_6\[1561] = Net_1658_6[1486]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_5\[1562] = \BasicCounter_4:MODIN6_5\[1563]
Removing Lhs of wire \BasicCounter_4:MODIN6_5\[1563] = Net_1658_5[1488]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_4\[1564] = \BasicCounter_4:MODIN6_4\[1565]
Removing Lhs of wire \BasicCounter_4:MODIN6_4\[1565] = Net_1658_4[1490]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_3\[1566] = \BasicCounter_4:MODIN6_3\[1567]
Removing Lhs of wire \BasicCounter_4:MODIN6_3\[1567] = Net_1658_3[1492]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_2\[1568] = \BasicCounter_4:MODIN6_2\[1569]
Removing Lhs of wire \BasicCounter_4:MODIN6_2\[1569] = Net_1658_2[1494]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_1\[1570] = \BasicCounter_4:MODIN6_1\[1571]
Removing Lhs of wire \BasicCounter_4:MODIN6_1\[1571] = Net_1658_1[1496]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:a_0\[1572] = \BasicCounter_4:MODIN6_0\[1573]
Removing Lhs of wire \BasicCounter_4:MODIN6_0\[1573] = Net_1658_0[1498]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1697] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1698] = tmpOE__LCD_7_net_0[28]
Removing Rhs of wire Net_1659[1699] = cmp_vv_vv_MODGEN_9[1700]
Removing Rhs of wire Net_1659[1699] = \MODULE_17:g1:a0:xlt\[3456]
Removing Rhs of wire Net_1659[1699] = \MODULE_17:g1:a0:gx:u0:albi_0\[3452]
Removing Lhs of wire Net_1660_9[1701] = zero[33]
Removing Lhs of wire Net_1660_8[1702] = zero[33]
Removing Lhs of wire Net_1660_7[1703] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1660_6[1704] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1660_5[1705] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1660_4[1706] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1660_3[1707] = zero[33]
Removing Lhs of wire Net_1660_2[1708] = zero[33]
Removing Lhs of wire Net_1660_1[1709] = zero[33]
Removing Lhs of wire Net_1660_0[1710] = zero[33]
Removing Lhs of wire tmpOE__Pin_9_net_0[1712] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_4836[1713] = zero[33]
Removing Lhs of wire Net_4582[1718] = Net_322[1025]
Removing Lhs of wire Net_3067[1722] = Net_1596[1015]
Removing Lhs of wire Net_1698[1723] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \BasicCounter_5:add_vi_vv_MODGEN_10_9\[1724] = \BasicCounter_5:MODULE_7:g2:a0:s_9\[1893]
Removing Lhs of wire \BasicCounter_5:add_vi_vv_MODGEN_10_8\[1726] = \BasicCounter_5:MODULE_7:g2:a0:s_8\[1894]
Removing Lhs of wire \BasicCounter_5:add_vi_vv_MODGEN_10_7\[1728] = \BasicCounter_5:MODULE_7:g2:a0:s_7\[1895]
Removing Lhs of wire \BasicCounter_5:add_vi_vv_MODGEN_10_6\[1730] = \BasicCounter_5:MODULE_7:g2:a0:s_6\[1896]
Removing Lhs of wire \BasicCounter_5:add_vi_vv_MODGEN_10_5\[1732] = \BasicCounter_5:MODULE_7:g2:a0:s_5\[1897]
Removing Lhs of wire \BasicCounter_5:add_vi_vv_MODGEN_10_4\[1734] = \BasicCounter_5:MODULE_7:g2:a0:s_4\[1898]
Removing Lhs of wire \BasicCounter_5:add_vi_vv_MODGEN_10_3\[1736] = \BasicCounter_5:MODULE_7:g2:a0:s_3\[1899]
Removing Lhs of wire \BasicCounter_5:add_vi_vv_MODGEN_10_2\[1738] = \BasicCounter_5:MODULE_7:g2:a0:s_2\[1900]
Removing Lhs of wire \BasicCounter_5:add_vi_vv_MODGEN_10_1\[1740] = \BasicCounter_5:MODULE_7:g2:a0:s_1\[1901]
Removing Lhs of wire \BasicCounter_5:add_vi_vv_MODGEN_10_0\[1742] = \BasicCounter_5:MODULE_7:g2:a0:s_0\[1902]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_23\[1783] = zero[33]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_22\[1784] = zero[33]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_21\[1785] = zero[33]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_20\[1786] = zero[33]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_19\[1787] = zero[33]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_18\[1788] = zero[33]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_17\[1789] = zero[33]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_16\[1790] = zero[33]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_15\[1791] = zero[33]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_14\[1792] = zero[33]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_13\[1793] = zero[33]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_12\[1794] = zero[33]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_11\[1795] = zero[33]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_10\[1796] = zero[33]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_9\[1797] = \BasicCounter_5:MODIN7_9\[1798]
Removing Lhs of wire \BasicCounter_5:MODIN7_9\[1798] = Net_477_9[1721]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_8\[1799] = \BasicCounter_5:MODIN7_8\[1800]
Removing Lhs of wire \BasicCounter_5:MODIN7_8\[1800] = Net_477_8[1725]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_7\[1801] = \BasicCounter_5:MODIN7_7\[1802]
Removing Lhs of wire \BasicCounter_5:MODIN7_7\[1802] = Net_477_7[1727]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_6\[1803] = \BasicCounter_5:MODIN7_6\[1804]
Removing Lhs of wire \BasicCounter_5:MODIN7_6\[1804] = Net_477_6[1729]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_5\[1805] = \BasicCounter_5:MODIN7_5\[1806]
Removing Lhs of wire \BasicCounter_5:MODIN7_5\[1806] = Net_477_5[1731]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_4\[1807] = \BasicCounter_5:MODIN7_4\[1808]
Removing Lhs of wire \BasicCounter_5:MODIN7_4\[1808] = Net_477_4[1733]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_3\[1809] = \BasicCounter_5:MODIN7_3\[1810]
Removing Lhs of wire \BasicCounter_5:MODIN7_3\[1810] = Net_477_3[1735]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_2\[1811] = \BasicCounter_5:MODIN7_2\[1812]
Removing Lhs of wire \BasicCounter_5:MODIN7_2\[1812] = Net_477_2[1737]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_1\[1813] = \BasicCounter_5:MODIN7_1\[1814]
Removing Lhs of wire \BasicCounter_5:MODIN7_1\[1814] = Net_477_1[1739]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:a_0\[1815] = \BasicCounter_5:MODIN7_0\[1816]
Removing Lhs of wire \BasicCounter_5:MODIN7_0\[1816] = Net_477_0[1741]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1940] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1941] = tmpOE__LCD_7_net_0[28]
Removing Rhs of wire Net_1725[1942] = cmp_vv_vv_MODGEN_11[1943]
Removing Rhs of wire Net_1725[1942] = \MODULE_18:g1:a0:xgte\[3622]
Removing Lhs of wire Net_1700_9[1944] = zero[33]
Removing Lhs of wire Net_1700_8[1945] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1700_7[1946] = zero[33]
Removing Lhs of wire Net_1700_6[1947] = zero[33]
Removing Lhs of wire Net_1700_5[1948] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1700_4[1949] = zero[33]
Removing Lhs of wire Net_1700_3[1950] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1700_2[1951] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1700_1[1952] = zero[33]
Removing Lhs of wire Net_1700_0[1953] = zero[33]
Removing Lhs of wire Net_472[1957] = cy_srff_2[1956]
Removing Rhs of wire Net_4958[1958] = \Pixel_ShiftReg_1:bSR:so_32_0\[2568]
Removing Lhs of wire tmpOE__Pin_10_net_0[1961] = tmpOE__LCD_7_net_0[28]
Removing Rhs of wire Net_1802[1967] = cmp_vv_vv_MODGEN_12[1968]
Removing Rhs of wire Net_1802[1967] = \MODULE_19:g1:a0:xlt\[3782]
Removing Rhs of wire Net_1802[1967] = \MODULE_19:g1:a0:gx:u0:albi_0\[3778]
Removing Lhs of wire Net_1801_9[1969] = zero[33]
Removing Lhs of wire Net_1801_8[1970] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1801_7[1971] = zero[33]
Removing Lhs of wire Net_1801_6[1972] = zero[33]
Removing Lhs of wire Net_1801_5[1973] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1801_4[1974] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1801_3[1975] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1801_2[1976] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1801_1[1977] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_1801_0[1978] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \BasicCounter_3:add_vi_vv_MODGEN_13_9\[1982] = \BasicCounter_3:MODULE_8:g2:a0:s_9\[2151]
Removing Lhs of wire \BasicCounter_3:add_vi_vv_MODGEN_13_8\[1984] = \BasicCounter_3:MODULE_8:g2:a0:s_8\[2152]
Removing Lhs of wire \BasicCounter_3:add_vi_vv_MODGEN_13_7\[1986] = \BasicCounter_3:MODULE_8:g2:a0:s_7\[2153]
Removing Lhs of wire \BasicCounter_3:add_vi_vv_MODGEN_13_6\[1988] = \BasicCounter_3:MODULE_8:g2:a0:s_6\[2154]
Removing Lhs of wire \BasicCounter_3:add_vi_vv_MODGEN_13_5\[1990] = \BasicCounter_3:MODULE_8:g2:a0:s_5\[2155]
Removing Lhs of wire \BasicCounter_3:add_vi_vv_MODGEN_13_4\[1992] = \BasicCounter_3:MODULE_8:g2:a0:s_4\[2156]
Removing Lhs of wire \BasicCounter_3:add_vi_vv_MODGEN_13_3\[1994] = \BasicCounter_3:MODULE_8:g2:a0:s_3\[2157]
Removing Lhs of wire \BasicCounter_3:add_vi_vv_MODGEN_13_2\[1996] = \BasicCounter_3:MODULE_8:g2:a0:s_2\[2158]
Removing Lhs of wire \BasicCounter_3:add_vi_vv_MODGEN_13_1\[1998] = \BasicCounter_3:MODULE_8:g2:a0:s_1\[2159]
Removing Lhs of wire \BasicCounter_3:add_vi_vv_MODGEN_13_0\[2000] = \BasicCounter_3:MODULE_8:g2:a0:s_0\[2160]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_23\[2041] = zero[33]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_22\[2042] = zero[33]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_21\[2043] = zero[33]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_20\[2044] = zero[33]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_19\[2045] = zero[33]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_18\[2046] = zero[33]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_17\[2047] = zero[33]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_16\[2048] = zero[33]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_15\[2049] = zero[33]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_14\[2050] = zero[33]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_13\[2051] = zero[33]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_12\[2052] = zero[33]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_11\[2053] = zero[33]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_10\[2054] = zero[33]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_9\[2055] = \BasicCounter_3:MODIN8_9\[2056]
Removing Lhs of wire \BasicCounter_3:MODIN8_9\[2056] = Net_436_9[1980]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_8\[2057] = \BasicCounter_3:MODIN8_8\[2058]
Removing Lhs of wire \BasicCounter_3:MODIN8_8\[2058] = Net_436_8[1983]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_7\[2059] = \BasicCounter_3:MODIN8_7\[2060]
Removing Lhs of wire \BasicCounter_3:MODIN8_7\[2060] = Net_436_7[1985]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_6\[2061] = \BasicCounter_3:MODIN8_6\[2062]
Removing Lhs of wire \BasicCounter_3:MODIN8_6\[2062] = Net_436_6[1987]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_5\[2063] = \BasicCounter_3:MODIN8_5\[2064]
Removing Lhs of wire \BasicCounter_3:MODIN8_5\[2064] = Net_436_5[1989]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_4\[2065] = \BasicCounter_3:MODIN8_4\[2066]
Removing Lhs of wire \BasicCounter_3:MODIN8_4\[2066] = Net_436_4[1991]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_3\[2067] = \BasicCounter_3:MODIN8_3\[2068]
Removing Lhs of wire \BasicCounter_3:MODIN8_3\[2068] = Net_436_3[1993]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_2\[2069] = \BasicCounter_3:MODIN8_2\[2070]
Removing Lhs of wire \BasicCounter_3:MODIN8_2\[2070] = Net_436_2[1995]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_1\[2071] = \BasicCounter_3:MODIN8_1\[2072]
Removing Lhs of wire \BasicCounter_3:MODIN8_1\[2072] = Net_436_1[1997]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:a_0\[2073] = \BasicCounter_3:MODIN8_0\[2074]
Removing Lhs of wire \BasicCounter_3:MODIN8_0\[2074] = Net_436_0[1999]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[2198] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[2199] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__Pin_11_net_0[2204] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__Pin_12_net_0[2210] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \Pixel_ShiftReg:Net_350\[2217] = Net_3863[2218]
Removing Rhs of wire Net_3863[2218] = \Comp_1:Net_1\[2288]
Removing Rhs of wire \Pixel_ShiftReg:bSR:ctrl_clk_enable\[2221] = \Pixel_ShiftReg:bSR:control_0\[2222]
Removing Lhs of wire \Pixel_ShiftReg:bSR:status_2\[2234] = zero[33]
Removing Lhs of wire Net_1950[2235] = zero[33]
Removing Lhs of wire \Pixel_ShiftReg:bSR:status_0\[2236] = zero[33]
Removing Lhs of wire \Pixel_ShiftReg:bSR:final_load\[2237] = zero[33]
Removing Lhs of wire \Pixel_ShiftReg:bSR:status_1\[2238] = Net_3330[2239]
Removing Rhs of wire Net_3330[2239] = cy_srff_3[2731]
Removing Rhs of wire \Pixel_ShiftReg:bSR:status_3\[2240] = \Pixel_ShiftReg:bSR:f0_blk_stat_final\[2241]
Removing Rhs of wire \Pixel_ShiftReg:bSR:status_3\[2240] = \Pixel_ShiftReg:bSR:f0_blk_stat_8\[2251]
Removing Rhs of wire \Pixel_ShiftReg:bSR:status_4\[2242] = \Pixel_ShiftReg:bSR:f0_bus_stat_final\[2243]
Removing Rhs of wire \Pixel_ShiftReg:bSR:status_4\[2242] = \Pixel_ShiftReg:bSR:f0_bus_stat_8\[2252]
Removing Rhs of wire \Pixel_ShiftReg:bSR:status_5\[2244] = \Pixel_ShiftReg:bSR:f1_blk_stat_final\[2245]
Removing Rhs of wire \Pixel_ShiftReg:bSR:status_5\[2244] = \Pixel_ShiftReg:bSR:f1_blk_stat_8\[2253]
Removing Rhs of wire \Pixel_ShiftReg:bSR:status_6\[2246] = \Pixel_ShiftReg:bSR:f1_bus_stat_final\[2247]
Removing Rhs of wire \Pixel_ShiftReg:bSR:status_6\[2246] = \Pixel_ShiftReg:bSR:f1_bus_stat_8\[2254]
Removing Lhs of wire \Comp_1:clock\[2287] = zero[33]
Removing Lhs of wire tmpOE__Pin_13_net_0[2293] = tmpOE__LCD_7_net_0[28]
Removing Rhs of wire Net_3390[2298] = cmp_vv_vv_MODGEN_14[2299]
Removing Rhs of wire Net_3390[2298] = \MODULE_20:g1:a0:xeq\[3836]
Removing Rhs of wire Net_3390[2298] = \MODULE_20:g1:a0:gx:u0:aeqb_1\[3823]
Removing Lhs of wire Net_3356_2[2301] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_3356_1[2302] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_3356_0[2303] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__Pin_14_net_0[2305] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire Net_3358[2311] = zero[33]
Removing Lhs of wire Net_3357[2312] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \BasicCounter_6:add_vi_vv_MODGEN_15_2\[2313] = \BasicCounter_6:MODULE_9:g2:a0:s_2\[2475]
Removing Lhs of wire \BasicCounter_6:add_vi_vv_MODGEN_15_1\[2315] = \BasicCounter_6:MODULE_9:g2:a0:s_1\[2476]
Removing Lhs of wire \BasicCounter_6:add_vi_vv_MODGEN_15_0\[2317] = \BasicCounter_6:MODULE_9:g2:a0:s_0\[2477]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_23\[2358] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_22\[2359] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_21\[2360] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_20\[2361] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_19\[2362] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_18\[2363] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_17\[2364] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_16\[2365] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_15\[2366] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_14\[2367] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_13\[2368] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_12\[2369] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_11\[2370] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_10\[2371] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_9\[2372] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_8\[2373] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_7\[2374] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_6\[2375] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_5\[2376] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_4\[2377] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_3\[2378] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_2\[2379] = \BasicCounter_6:MODIN9_2\[2380]
Removing Lhs of wire \BasicCounter_6:MODIN9_2\[2380] = Net_3354_2[2310]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_1\[2381] = \BasicCounter_6:MODIN9_1\[2382]
Removing Lhs of wire \BasicCounter_6:MODIN9_1\[2382] = Net_3354_1[2314]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:a_0\[2383] = \BasicCounter_6:MODIN9_0\[2384]
Removing Lhs of wire \BasicCounter_6:MODIN9_0\[2384] = Net_3354_0[2316]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[2515] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[2516] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \Pixel_ShiftReg_1:Net_350\[2519] = Net_1596[1015]
Removing Rhs of wire \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\[2522] = \Pixel_ShiftReg_1:bSR:control_0\[2523]
Removing Lhs of wire \Pixel_ShiftReg_1:bSR:status_2\[2535] = zero[33]
Removing Lhs of wire \Pixel_ShiftReg_1:bSR:status_0\[2536] = zero[33]
Removing Lhs of wire \Pixel_ShiftReg_1:bSR:final_load\[2537] = zero[33]
Removing Lhs of wire \Pixel_ShiftReg_1:bSR:status_1\[2538] = zero[33]
Removing Rhs of wire \Pixel_ShiftReg_1:bSR:status_3\[2539] = \Pixel_ShiftReg_1:bSR:f0_blk_stat_final\[2540]
Removing Rhs of wire \Pixel_ShiftReg_1:bSR:status_3\[2539] = \Pixel_ShiftReg_1:bSR:f0_blk_stat_32_3\[2550]
Removing Rhs of wire \Pixel_ShiftReg_1:bSR:status_4\[2541] = \Pixel_ShiftReg_1:bSR:f0_bus_stat_final\[2542]
Removing Rhs of wire \Pixel_ShiftReg_1:bSR:status_4\[2541] = \Pixel_ShiftReg_1:bSR:f0_bus_stat_32_3\[2551]
Removing Rhs of wire \Pixel_ShiftReg_1:bSR:status_5\[2543] = \Pixel_ShiftReg_1:bSR:f1_blk_stat_final\[2544]
Removing Rhs of wire \Pixel_ShiftReg_1:bSR:status_5\[2543] = \Pixel_ShiftReg_1:bSR:f1_blk_stat_32_3\[2552]
Removing Rhs of wire \Pixel_ShiftReg_1:bSR:status_6\[2545] = \Pixel_ShiftReg_1:bSR:f1_bus_stat_final\[2546]
Removing Rhs of wire \Pixel_ShiftReg_1:bSR:status_6\[2545] = \Pixel_ShiftReg_1:bSR:f1_bus_stat_32_3\[2553]
Removing Lhs of wire \Pixel_ShiftReg_1:bSR:reset\[2555] = zero[33]
Removing Lhs of wire \Pixel_ShiftReg_1:bSR:store\[2556] = zero[33]
Removing Lhs of wire \VDAC8_1:Net_83\[2734] = zero[33]
Removing Lhs of wire \VDAC8_1:Net_81\[2735] = zero[33]
Removing Lhs of wire \VDAC8_1:Net_82\[2736] = zero[33]
Removing Lhs of wire \UART_1:Net_61\[2746] = \UART_1:Net_9\[2745]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[2750] = zero[33]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[2751] = zero[33]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[2752] = zero[33]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[2753] = zero[33]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[2754] = zero[33]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[2755] = zero[33]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[2756] = zero[33]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[2757] = zero[33]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[2769] = \UART_1:BUART:tx_bitclk_dp\[2805]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[2815] = \UART_1:BUART:tx_counter_dp\[2806]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[2816] = zero[33]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[2817] = zero[33]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[2818] = zero[33]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[2820] = \UART_1:BUART:tx_fifo_empty\[2783]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[2822] = \UART_1:BUART:tx_fifo_notfull\[2782]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[2882] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_1\[2890] = \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:s_1\[2901]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_0\[2892] = \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:s_0\[2902]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_17\[2893] = \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_0\[2918]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_18\[2894] = \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[2932]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:a_1\[2895] = \UART_1:BUART:sRX:s23Poll:MODIN10_1\[2896]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN10_1\[2896] = \UART_1:BUART:pollcount_1\[2888]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:a_0\[2897] = \UART_1:BUART:sRX:s23Poll:MODIN10_0\[2898]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN10_0\[2898] = \UART_1:BUART:pollcount_0\[2891]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2904] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2905] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:newa_1\[2906] = \UART_1:BUART:pollcount_1\[2888]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN11_1\[2907] = \UART_1:BUART:pollcount_1\[2888]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:newa_0\[2908] = \UART_1:BUART:pollcount_0\[2891]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN11_0\[2909] = \UART_1:BUART:pollcount_0\[2891]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:newb_1\[2910] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:newb_0\[2911] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:dataa_1\[2912] = \UART_1:BUART:pollcount_1\[2888]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:dataa_0\[2913] = \UART_1:BUART:pollcount_0\[2891]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:datab_1\[2914] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:datab_0\[2915] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[2920] = \UART_1:BUART:pollcount_1\[2888]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN12_1\[2921] = \UART_1:BUART:pollcount_1\[2888]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[2922] = \UART_1:BUART:pollcount_0\[2891]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN12_0\[2923] = \UART_1:BUART:pollcount_0\[2891]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[2924] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[2925] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[2926] = \UART_1:BUART:pollcount_1\[2888]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[2927] = \UART_1:BUART:pollcount_0\[2891]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[2928] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[2929] = zero[33]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[2936] = zero[33]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[2937] = \UART_1:BUART:rx_parity_error_status\[2938]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[2939] = \UART_1:BUART:rx_stop_bit_error\[2940]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_19\[2950] = \UART_1:BUART:sRX:MODULE_13:g2:a0:lta_0\[2999]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_20\[2954] = \UART_1:BUART:sRX:MODULE_14:g1:a0:xneq\[3021]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_6\[2955] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_5\[2956] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_4\[2957] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_3\[2958] = \UART_1:BUART:sRX:MODIN13_6\[2959]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN13_6\[2959] = \UART_1:BUART:rx_count_6\[2877]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_2\[2960] = \UART_1:BUART:sRX:MODIN13_5\[2961]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN13_5\[2961] = \UART_1:BUART:rx_count_5\[2878]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_1\[2962] = \UART_1:BUART:sRX:MODIN13_4\[2963]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN13_4\[2963] = \UART_1:BUART:rx_count_4\[2879]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:newa_0\[2964] = \UART_1:BUART:sRX:MODIN13_3\[2965]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN13_3\[2965] = \UART_1:BUART:rx_count_3\[2880]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_6\[2966] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_5\[2967] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_4\[2968] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_3\[2969] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_2\[2970] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_1\[2971] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:newb_0\[2972] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:dataa_6\[2973] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:dataa_5\[2974] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:dataa_4\[2975] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:dataa_3\[2976] = \UART_1:BUART:rx_count_6\[2877]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:dataa_2\[2977] = \UART_1:BUART:rx_count_5\[2878]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:dataa_1\[2978] = \UART_1:BUART:rx_count_4\[2879]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:dataa_0\[2979] = \UART_1:BUART:rx_count_3\[2880]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:datab_6\[2980] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:datab_5\[2981] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:datab_4\[2982] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:datab_3\[2983] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:datab_2\[2984] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:datab_1\[2985] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_13:g2:a0:datab_0\[2986] = zero[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_14:g1:a0:newa_0\[3001] = \UART_1:BUART:rx_postpoll\[2836]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_14:g1:a0:newb_0\[3002] = \UART_1:BUART:rx_parity_bit\[2953]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_14:g1:a0:dataa_0\[3003] = \UART_1:BUART:rx_postpoll\[2836]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_14:g1:a0:datab_0\[3004] = \UART_1:BUART:rx_parity_bit\[2953]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:a_0\[3005] = \UART_1:BUART:rx_postpoll\[2836]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:b_0\[3006] = \UART_1:BUART:rx_parity_bit\[2953]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:aeqb_0\[3008] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:eq_0\[3009] = \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:xnor_array_0\[3007]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:eqi_0\[3010] = \UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:xnor_array_0\[3007]
Removing Lhs of wire tmpOE__Rx_1_net_0[3032] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire tmpOE__Tx_1_net_0[3037] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_15:g1:a0:newa_7\[3042] = Net_269_7[1024]
Removing Lhs of wire MODIN14_7[3043] = Net_269_7[1024]
Removing Lhs of wire \MODULE_15:g1:a0:newa_6\[3044] = Net_269_6[1028]
Removing Lhs of wire MODIN14_6[3045] = Net_269_6[1028]
Removing Lhs of wire \MODULE_15:g1:a0:newa_5\[3046] = Net_269_5[1030]
Removing Lhs of wire MODIN14_5[3047] = Net_269_5[1030]
Removing Lhs of wire \MODULE_15:g1:a0:newa_4\[3048] = Net_269_4[1032]
Removing Lhs of wire MODIN14_4[3049] = Net_269_4[1032]
Removing Lhs of wire \MODULE_15:g1:a0:newa_3\[3050] = Net_269_3[1034]
Removing Lhs of wire MODIN14_3[3051] = Net_269_3[1034]
Removing Lhs of wire \MODULE_15:g1:a0:newa_2\[3052] = Net_269_2[1036]
Removing Lhs of wire MODIN14_2[3053] = Net_269_2[1036]
Removing Lhs of wire \MODULE_15:g1:a0:newa_1\[3054] = Net_269_1[1038]
Removing Lhs of wire MODIN14_1[3055] = Net_269_1[1038]
Removing Lhs of wire \MODULE_15:g1:a0:newa_0\[3056] = Net_269_0[1040]
Removing Lhs of wire MODIN14_0[3057] = Net_269_0[1040]
Removing Lhs of wire \MODULE_15:g1:a0:newb_7\[3058] = MODIN15_7[3059]
Removing Lhs of wire MODIN15_7[3059] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:newb_6\[3060] = MODIN15_6[3061]
Removing Lhs of wire MODIN15_6[3061] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:newb_5\[3062] = MODIN15_5[3063]
Removing Lhs of wire MODIN15_5[3063] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:newb_4\[3064] = MODIN15_4[3065]
Removing Lhs of wire MODIN15_4[3065] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_15:g1:a0:newb_3\[3066] = MODIN15_3[3067]
Removing Lhs of wire MODIN15_3[3067] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_15:g1:a0:newb_2\[3068] = MODIN15_2[3069]
Removing Lhs of wire MODIN15_2[3069] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:newb_1\[3070] = MODIN15_1[3071]
Removing Lhs of wire MODIN15_1[3071] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:newb_0\[3072] = MODIN15_0[3073]
Removing Lhs of wire MODIN15_0[3073] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_7\[3074] = Net_269_7[1024]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_6\[3075] = Net_269_6[1028]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_5\[3076] = Net_269_5[1030]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_4\[3077] = Net_269_4[1032]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_3\[3078] = Net_269_3[1034]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_2\[3079] = Net_269_2[1036]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_1\[3080] = Net_269_1[1038]
Removing Lhs of wire \MODULE_15:g1:a0:dataa_0\[3081] = Net_269_0[1040]
Removing Lhs of wire \MODULE_15:g1:a0:datab_7\[3082] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:datab_6\[3083] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:datab_5\[3084] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:datab_4\[3085] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_15:g1:a0:datab_3\[3086] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_15:g1:a0:datab_2\[3087] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:datab_1\[3088] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:datab_0\[3089] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_7\[3090] = Net_269_7[1024]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_6\[3091] = Net_269_6[1028]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_5\[3092] = Net_269_5[1030]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_4\[3093] = Net_269_4[1032]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_3\[3094] = Net_269_3[1034]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_2\[3095] = Net_269_2[1036]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_1\[3096] = Net_269_1[1038]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:a_0\[3097] = Net_269_0[1040]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_7\[3098] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_6\[3099] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_5\[3100] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_4\[3101] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_3\[3102] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_2\[3103] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_1\[3104] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:b_0\[3105] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:albi_3\[3125] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:agbi_3\[3126] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:newa_7\[3172] = Net_255_7[1263]
Removing Lhs of wire MODIN16_7[3173] = Net_255_7[1263]
Removing Lhs of wire \MODULE_16:g1:a0:newa_6\[3174] = Net_255_6[1265]
Removing Lhs of wire MODIN16_6[3175] = Net_255_6[1265]
Removing Lhs of wire \MODULE_16:g1:a0:newa_5\[3176] = Net_255_5[1267]
Removing Lhs of wire MODIN16_5[3177] = Net_255_5[1267]
Removing Lhs of wire \MODULE_16:g1:a0:newa_4\[3178] = Net_255_4[1269]
Removing Lhs of wire MODIN16_4[3179] = Net_255_4[1269]
Removing Lhs of wire \MODULE_16:g1:a0:newa_3\[3180] = Net_255_3[1271]
Removing Lhs of wire MODIN16_3[3181] = Net_255_3[1271]
Removing Lhs of wire \MODULE_16:g1:a0:newa_2\[3182] = Net_255_2[1273]
Removing Lhs of wire MODIN16_2[3183] = Net_255_2[1273]
Removing Lhs of wire \MODULE_16:g1:a0:newa_1\[3184] = Net_255_1[1275]
Removing Lhs of wire MODIN16_1[3185] = Net_255_1[1275]
Removing Lhs of wire \MODULE_16:g1:a0:newa_0\[3186] = Net_255_0[1277]
Removing Lhs of wire MODIN16_0[3187] = Net_255_0[1277]
Removing Lhs of wire \MODULE_16:g1:a0:newb_7\[3188] = MODIN17_7[3189]
Removing Lhs of wire MODIN17_7[3189] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:newb_6\[3190] = MODIN17_6[3191]
Removing Lhs of wire MODIN17_6[3191] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:newb_5\[3192] = MODIN17_5[3193]
Removing Lhs of wire MODIN17_5[3193] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:newb_4\[3194] = MODIN17_4[3195]
Removing Lhs of wire MODIN17_4[3195] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:newb_3\[3196] = MODIN17_3[3197]
Removing Lhs of wire MODIN17_3[3197] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_16:g1:a0:newb_2\[3198] = MODIN17_2[3199]
Removing Lhs of wire MODIN17_2[3199] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:newb_1\[3200] = MODIN17_1[3201]
Removing Lhs of wire MODIN17_1[3201] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_16:g1:a0:newb_0\[3202] = MODIN17_0[3203]
Removing Lhs of wire MODIN17_0[3203] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_7\[3204] = Net_255_7[1263]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_6\[3205] = Net_255_6[1265]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_5\[3206] = Net_255_5[1267]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_4\[3207] = Net_255_4[1269]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_3\[3208] = Net_255_3[1271]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_2\[3209] = Net_255_2[1273]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_1\[3210] = Net_255_1[1275]
Removing Lhs of wire \MODULE_16:g1:a0:dataa_0\[3211] = Net_255_0[1277]
Removing Lhs of wire \MODULE_16:g1:a0:datab_7\[3212] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:datab_6\[3213] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:datab_5\[3214] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:datab_4\[3215] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:datab_3\[3216] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_16:g1:a0:datab_2\[3217] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:datab_1\[3218] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_16:g1:a0:datab_0\[3219] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_7\[3220] = Net_255_7[1263]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_6\[3221] = Net_255_6[1265]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_5\[3222] = Net_255_5[1267]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_4\[3223] = Net_255_4[1269]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_3\[3224] = Net_255_3[1271]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_2\[3225] = Net_255_2[1273]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_1\[3226] = Net_255_1[1275]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:a_0\[3227] = Net_255_0[1277]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_7\[3228] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_6\[3229] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_5\[3230] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_4\[3231] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_3\[3232] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_2\[3233] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_1\[3234] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:b_0\[3235] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:albi_3\[3255] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:agbi_3\[3256] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:newa_9\[3302] = Net_1658_9[1479]
Removing Lhs of wire MODIN18_9[3303] = Net_1658_9[1479]
Removing Lhs of wire \MODULE_17:g1:a0:newa_8\[3304] = Net_1658_8[1482]
Removing Lhs of wire MODIN18_8[3305] = Net_1658_8[1482]
Removing Lhs of wire \MODULE_17:g1:a0:newa_7\[3306] = Net_1658_7[1484]
Removing Lhs of wire MODIN18_7[3307] = Net_1658_7[1484]
Removing Lhs of wire \MODULE_17:g1:a0:newa_6\[3308] = Net_1658_6[1486]
Removing Lhs of wire MODIN18_6[3309] = Net_1658_6[1486]
Removing Lhs of wire \MODULE_17:g1:a0:newa_5\[3310] = Net_1658_5[1488]
Removing Lhs of wire MODIN18_5[3311] = Net_1658_5[1488]
Removing Lhs of wire \MODULE_17:g1:a0:newa_4\[3312] = Net_1658_4[1490]
Removing Lhs of wire MODIN18_4[3313] = Net_1658_4[1490]
Removing Lhs of wire \MODULE_17:g1:a0:newa_3\[3314] = Net_1658_3[1492]
Removing Lhs of wire MODIN18_3[3315] = Net_1658_3[1492]
Removing Lhs of wire \MODULE_17:g1:a0:newa_2\[3316] = Net_1658_2[1494]
Removing Lhs of wire MODIN18_2[3317] = Net_1658_2[1494]
Removing Lhs of wire \MODULE_17:g1:a0:newa_1\[3318] = Net_1658_1[1496]
Removing Lhs of wire MODIN18_1[3319] = Net_1658_1[1496]
Removing Lhs of wire \MODULE_17:g1:a0:newa_0\[3320] = Net_1658_0[1498]
Removing Lhs of wire MODIN18_0[3321] = Net_1658_0[1498]
Removing Lhs of wire \MODULE_17:g1:a0:newb_9\[3322] = MODIN19_9[3323]
Removing Lhs of wire MODIN19_9[3323] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:newb_8\[3324] = MODIN19_8[3325]
Removing Lhs of wire MODIN19_8[3325] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:newb_7\[3326] = MODIN19_7[3327]
Removing Lhs of wire MODIN19_7[3327] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_17:g1:a0:newb_6\[3328] = MODIN19_6[3329]
Removing Lhs of wire MODIN19_6[3329] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_17:g1:a0:newb_5\[3330] = MODIN19_5[3331]
Removing Lhs of wire MODIN19_5[3331] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_17:g1:a0:newb_4\[3332] = MODIN19_4[3333]
Removing Lhs of wire MODIN19_4[3333] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_17:g1:a0:newb_3\[3334] = MODIN19_3[3335]
Removing Lhs of wire MODIN19_3[3335] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:newb_2\[3336] = MODIN19_2[3337]
Removing Lhs of wire MODIN19_2[3337] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:newb_1\[3338] = MODIN19_1[3339]
Removing Lhs of wire MODIN19_1[3339] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:newb_0\[3340] = MODIN19_0[3341]
Removing Lhs of wire MODIN19_0[3341] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_9\[3342] = Net_1658_9[1479]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_8\[3343] = Net_1658_8[1482]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_7\[3344] = Net_1658_7[1484]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_6\[3345] = Net_1658_6[1486]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_5\[3346] = Net_1658_5[1488]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_4\[3347] = Net_1658_4[1490]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_3\[3348] = Net_1658_3[1492]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_2\[3349] = Net_1658_2[1494]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_1\[3350] = Net_1658_1[1496]
Removing Lhs of wire \MODULE_17:g1:a0:dataa_0\[3351] = Net_1658_0[1498]
Removing Lhs of wire \MODULE_17:g1:a0:datab_9\[3352] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:datab_8\[3353] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:datab_7\[3354] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_17:g1:a0:datab_6\[3355] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_17:g1:a0:datab_5\[3356] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_17:g1:a0:datab_4\[3357] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_17:g1:a0:datab_3\[3358] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:datab_2\[3359] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:datab_1\[3360] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:datab_0\[3361] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_9\[3362] = Net_1658_9[1479]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_8\[3363] = Net_1658_8[1482]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_7\[3364] = Net_1658_7[1484]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_6\[3365] = Net_1658_6[1486]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_5\[3366] = Net_1658_5[1488]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_4\[3367] = Net_1658_4[1490]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_3\[3368] = Net_1658_3[1492]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_2\[3369] = Net_1658_2[1494]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_1\[3370] = Net_1658_1[1496]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:a_0\[3371] = Net_1658_0[1498]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_9\[3372] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_8\[3373] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_7\[3374] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_6\[3375] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_5\[3376] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_4\[3377] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_3\[3378] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_2\[3379] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_1\[3380] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:b_0\[3381] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:eq_0\[3393] = \MODULE_17:g1:a0:gx:u0:xnor_array_0\[3391]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:albi_4\[3408] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:agbi_4\[3409] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:newa_9\[3465] = Net_477_9[1721]
Removing Lhs of wire MODIN20_9[3466] = Net_477_9[1721]
Removing Lhs of wire \MODULE_18:g1:a0:newa_8\[3467] = Net_477_8[1725]
Removing Lhs of wire MODIN20_8[3468] = Net_477_8[1725]
Removing Lhs of wire \MODULE_18:g1:a0:newa_7\[3469] = Net_477_7[1727]
Removing Lhs of wire MODIN20_7[3470] = Net_477_7[1727]
Removing Lhs of wire \MODULE_18:g1:a0:newa_6\[3471] = Net_477_6[1729]
Removing Lhs of wire MODIN20_6[3472] = Net_477_6[1729]
Removing Lhs of wire \MODULE_18:g1:a0:newa_5\[3473] = Net_477_5[1731]
Removing Lhs of wire MODIN20_5[3474] = Net_477_5[1731]
Removing Lhs of wire \MODULE_18:g1:a0:newa_4\[3475] = Net_477_4[1733]
Removing Lhs of wire MODIN20_4[3476] = Net_477_4[1733]
Removing Lhs of wire \MODULE_18:g1:a0:newa_3\[3477] = Net_477_3[1735]
Removing Lhs of wire MODIN20_3[3478] = Net_477_3[1735]
Removing Lhs of wire \MODULE_18:g1:a0:newa_2\[3479] = Net_477_2[1737]
Removing Lhs of wire MODIN20_2[3480] = Net_477_2[1737]
Removing Lhs of wire \MODULE_18:g1:a0:newa_1\[3481] = Net_477_1[1739]
Removing Lhs of wire MODIN20_1[3482] = Net_477_1[1739]
Removing Lhs of wire \MODULE_18:g1:a0:newa_0\[3483] = Net_477_0[1741]
Removing Lhs of wire MODIN20_0[3484] = Net_477_0[1741]
Removing Lhs of wire \MODULE_18:g1:a0:newb_9\[3485] = MODIN21_9[3486]
Removing Lhs of wire MODIN21_9[3486] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:newb_8\[3487] = MODIN21_8[3488]
Removing Lhs of wire MODIN21_8[3488] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_18:g1:a0:newb_7\[3489] = MODIN21_7[3490]
Removing Lhs of wire MODIN21_7[3490] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:newb_6\[3491] = MODIN21_6[3492]
Removing Lhs of wire MODIN21_6[3492] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:newb_5\[3493] = MODIN21_5[3494]
Removing Lhs of wire MODIN21_5[3494] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_18:g1:a0:newb_4\[3495] = MODIN21_4[3496]
Removing Lhs of wire MODIN21_4[3496] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:newb_3\[3497] = MODIN21_3[3498]
Removing Lhs of wire MODIN21_3[3498] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_18:g1:a0:newb_2\[3499] = MODIN21_2[3500]
Removing Lhs of wire MODIN21_2[3500] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_18:g1:a0:newb_1\[3501] = MODIN21_1[3502]
Removing Lhs of wire MODIN21_1[3502] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:newb_0\[3503] = MODIN21_0[3504]
Removing Lhs of wire MODIN21_0[3504] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_9\[3505] = Net_477_9[1721]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_8\[3506] = Net_477_8[1725]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_7\[3507] = Net_477_7[1727]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_6\[3508] = Net_477_6[1729]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_5\[3509] = Net_477_5[1731]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_4\[3510] = Net_477_4[1733]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_3\[3511] = Net_477_3[1735]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_2\[3512] = Net_477_2[1737]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_1\[3513] = Net_477_1[1739]
Removing Lhs of wire \MODULE_18:g1:a0:dataa_0\[3514] = Net_477_0[1741]
Removing Lhs of wire \MODULE_18:g1:a0:datab_9\[3515] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:datab_8\[3516] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_18:g1:a0:datab_7\[3517] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:datab_6\[3518] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:datab_5\[3519] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_18:g1:a0:datab_4\[3520] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:datab_3\[3521] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_18:g1:a0:datab_2\[3522] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_18:g1:a0:datab_1\[3523] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:datab_0\[3524] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_9\[3525] = Net_477_9[1721]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_8\[3526] = Net_477_8[1725]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_7\[3527] = Net_477_7[1727]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_6\[3528] = Net_477_6[1729]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_5\[3529] = Net_477_5[1731]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_4\[3530] = Net_477_4[1733]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_3\[3531] = Net_477_3[1735]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_2\[3532] = Net_477_2[1737]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_1\[3533] = Net_477_1[1739]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:a_0\[3534] = Net_477_0[1741]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_9\[3535] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_8\[3536] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_7\[3537] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_6\[3538] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_5\[3539] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_4\[3540] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_3\[3541] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_2\[3542] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_1\[3543] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:b_0\[3544] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:eq_0\[3556] = \MODULE_18:g1:a0:gx:u0:xnor_array_0\[3554]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:albi_4\[3571] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:agbi_4\[3572] = zero[33]
Removing Lhs of wire \MODULE_19:g1:a0:newa_9\[3628] = Net_436_9[1980]
Removing Lhs of wire MODIN22_9[3629] = Net_436_9[1980]
Removing Lhs of wire \MODULE_19:g1:a0:newa_8\[3630] = Net_436_8[1983]
Removing Lhs of wire MODIN22_8[3631] = Net_436_8[1983]
Removing Lhs of wire \MODULE_19:g1:a0:newa_7\[3632] = Net_436_7[1985]
Removing Lhs of wire MODIN22_7[3633] = Net_436_7[1985]
Removing Lhs of wire \MODULE_19:g1:a0:newa_6\[3634] = Net_436_6[1987]
Removing Lhs of wire MODIN22_6[3635] = Net_436_6[1987]
Removing Lhs of wire \MODULE_19:g1:a0:newa_5\[3636] = Net_436_5[1989]
Removing Lhs of wire MODIN22_5[3637] = Net_436_5[1989]
Removing Lhs of wire \MODULE_19:g1:a0:newa_4\[3638] = Net_436_4[1991]
Removing Lhs of wire MODIN22_4[3639] = Net_436_4[1991]
Removing Lhs of wire \MODULE_19:g1:a0:newa_3\[3640] = Net_436_3[1993]
Removing Lhs of wire MODIN22_3[3641] = Net_436_3[1993]
Removing Lhs of wire \MODULE_19:g1:a0:newa_2\[3642] = Net_436_2[1995]
Removing Lhs of wire MODIN22_2[3643] = Net_436_2[1995]
Removing Lhs of wire \MODULE_19:g1:a0:newa_1\[3644] = Net_436_1[1997]
Removing Lhs of wire MODIN22_1[3645] = Net_436_1[1997]
Removing Lhs of wire \MODULE_19:g1:a0:newa_0\[3646] = Net_436_0[1999]
Removing Lhs of wire MODIN22_0[3647] = Net_436_0[1999]
Removing Lhs of wire \MODULE_19:g1:a0:newb_9\[3648] = MODIN23_9[3649]
Removing Lhs of wire MODIN23_9[3649] = zero[33]
Removing Lhs of wire \MODULE_19:g1:a0:newb_8\[3650] = MODIN23_8[3651]
Removing Lhs of wire MODIN23_8[3651] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:newb_7\[3652] = MODIN23_7[3653]
Removing Lhs of wire MODIN23_7[3653] = zero[33]
Removing Lhs of wire \MODULE_19:g1:a0:newb_6\[3654] = MODIN23_6[3655]
Removing Lhs of wire MODIN23_6[3655] = zero[33]
Removing Lhs of wire \MODULE_19:g1:a0:newb_5\[3656] = MODIN23_5[3657]
Removing Lhs of wire MODIN23_5[3657] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:newb_4\[3658] = MODIN23_4[3659]
Removing Lhs of wire MODIN23_4[3659] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:newb_3\[3660] = MODIN23_3[3661]
Removing Lhs of wire MODIN23_3[3661] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:newb_2\[3662] = MODIN23_2[3663]
Removing Lhs of wire MODIN23_2[3663] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:newb_1\[3664] = MODIN23_1[3665]
Removing Lhs of wire MODIN23_1[3665] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:newb_0\[3666] = MODIN23_0[3667]
Removing Lhs of wire MODIN23_0[3667] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_9\[3668] = Net_436_9[1980]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_8\[3669] = Net_436_8[1983]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_7\[3670] = Net_436_7[1985]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_6\[3671] = Net_436_6[1987]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_5\[3672] = Net_436_5[1989]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_4\[3673] = Net_436_4[1991]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_3\[3674] = Net_436_3[1993]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_2\[3675] = Net_436_2[1995]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_1\[3676] = Net_436_1[1997]
Removing Lhs of wire \MODULE_19:g1:a0:dataa_0\[3677] = Net_436_0[1999]
Removing Lhs of wire \MODULE_19:g1:a0:datab_9\[3678] = zero[33]
Removing Lhs of wire \MODULE_19:g1:a0:datab_8\[3679] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:datab_7\[3680] = zero[33]
Removing Lhs of wire \MODULE_19:g1:a0:datab_6\[3681] = zero[33]
Removing Lhs of wire \MODULE_19:g1:a0:datab_5\[3682] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:datab_4\[3683] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:datab_3\[3684] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:datab_2\[3685] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:datab_1\[3686] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:datab_0\[3687] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_9\[3688] = Net_436_9[1980]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_8\[3689] = Net_436_8[1983]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_7\[3690] = Net_436_7[1985]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_6\[3691] = Net_436_6[1987]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_5\[3692] = Net_436_5[1989]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_4\[3693] = Net_436_4[1991]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_3\[3694] = Net_436_3[1993]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_2\[3695] = Net_436_2[1995]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_1\[3696] = Net_436_1[1997]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:a_0\[3697] = Net_436_0[1999]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_9\[3698] = zero[33]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_8\[3699] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_7\[3700] = zero[33]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_6\[3701] = zero[33]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_5\[3702] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_4\[3703] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_3\[3704] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_2\[3705] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_1\[3706] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:b_0\[3707] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:eq_0\[3719] = \MODULE_19:g1:a0:gx:u0:xnor_array_0\[3717]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:albi_4\[3734] = zero[33]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:agbi_4\[3735] = zero[33]
Removing Lhs of wire \MODULE_20:g1:a0:newa_2\[3791] = Net_3354_2[2310]
Removing Lhs of wire MODIN24_2[3792] = Net_3354_2[2310]
Removing Lhs of wire \MODULE_20:g1:a0:newa_1\[3793] = Net_3354_1[2314]
Removing Lhs of wire MODIN24_1[3794] = Net_3354_1[2314]
Removing Lhs of wire \MODULE_20:g1:a0:newa_0\[3795] = Net_3354_0[2316]
Removing Lhs of wire MODIN24_0[3796] = Net_3354_0[2316]
Removing Lhs of wire \MODULE_20:g1:a0:newb_2\[3797] = MODIN25_2[3798]
Removing Lhs of wire MODIN25_2[3798] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_20:g1:a0:newb_1\[3799] = MODIN25_1[3800]
Removing Lhs of wire MODIN25_1[3800] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_20:g1:a0:newb_0\[3801] = MODIN25_0[3802]
Removing Lhs of wire MODIN25_0[3802] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_20:g1:a0:dataa_2\[3803] = Net_3354_2[2310]
Removing Lhs of wire \MODULE_20:g1:a0:dataa_1\[3804] = Net_3354_1[2314]
Removing Lhs of wire \MODULE_20:g1:a0:dataa_0\[3805] = Net_3354_0[2316]
Removing Lhs of wire \MODULE_20:g1:a0:datab_2\[3806] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_20:g1:a0:datab_1\[3807] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_20:g1:a0:datab_0\[3808] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_20:g1:a0:gx:u0:a_2\[3809] = Net_3354_2[2310]
Removing Lhs of wire \MODULE_20:g1:a0:gx:u0:a_1\[3810] = Net_3354_1[2314]
Removing Lhs of wire \MODULE_20:g1:a0:gx:u0:a_0\[3811] = Net_3354_0[2316]
Removing Lhs of wire \MODULE_20:g1:a0:gx:u0:b_2\[3812] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_20:g1:a0:gx:u0:b_1\[3813] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_20:g1:a0:gx:u0:b_0\[3814] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_20:g1:a0:gx:u0:aeqb_0\[3818] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \MODULE_20:g1:a0:gx:u0:eq_0\[3819] = \MODULE_20:g1:a0:gx:u0:xnor_array_0\[3817]
Removing Lhs of wire \MODULE_20:g1:a0:gx:u0:eqi_0\[3822] = \MODULE_20:g1:a0:gx:u0:eq_2\[3821]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[3853] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[3854] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[3855] = Net_924[139]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[3858] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[3861] = \PWM_1:PWMUDB:pwm_i\[440]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[3862] = \PWM_1:PWMUDB:pwm1_i\[442]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[3863] = \PWM_1:PWMUDB:pwm2_i\[444]
Removing Lhs of wire \ShiftReg_1:bSR:load_reg\\D\[3868] = Net_2788[448]
Removing Lhs of wire \Pixel_ShiftReg:bSR:load_reg\\D\[3920] = zero[33]
Removing Lhs of wire \Pixel_ShiftReg_1:bSR:load_reg\\D\[3924] = zero[33]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[3926] = zero[33]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[3941] = \UART_1:BUART:rx_bitclk_pre\[2871]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[3950] = \UART_1:BUART:rx_parity_error_pre\[2948]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[3951] = zero[33]

------------------------------------------------------
Aliased 0 equations, 1081 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__LCD_7_net_0' (cost = 0):
tmpOE__LCD_7_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_155' (cost = 8):
Net_155 <= ((not Net_178 and Net_88));

Note:  Expanding virtual equation for 'Net_895' (cost = 0):
Net_895 <= (not Net_1133);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:trig_rise\' (cost = 1):
\PWM_1:PWMUDB:trig_rise\ <= ((not \PWM_1:PWMUDB:trig_last\ and Net_924));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:compare1\' (cost = 1):
\PWM_1:PWMUDB:compare1\ <= ((not \PWM_1:PWMUDB:cmp1_eq\ and not \PWM_1:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:compare2\' (cost = 1):
\PWM_1:PWMUDB:compare2\ <= ((not \PWM_1:PWMUDB:cmp2_eq\ and not \PWM_1:PWMUDB:cmp2_less\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 1):
\PWM_1:PWMUDB:cmp1\ <= ((not \PWM_1:PWMUDB:cmp1_eq\ and not \PWM_1:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp2\' (cost = 1):
\PWM_1:PWMUDB:cmp2\ <= ((not \PWM_1:PWMUDB:cmp2_eq\ and not \PWM_1:PWMUDB:cmp2_less\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_985' (cost = 2):
Net_985 <= (not Net_643
	OR not Net_3681);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:s_0\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:s_0\ <= (not \FreqDiv_2:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_2:count_0\);

Note:  Expanding virtual equation for 'Net_1596' (cost = 0):
Net_1596 <= (not Net_246);

Note:  Expanding virtual equation for 'Net_322' (cost = 0):
Net_322 <= (not Vblank_Signal);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_269_0);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:s_0\' (cost = 0):
\BasicCounter_2:MODULE_4:g2:a0:s_0\ <= (not Net_269_0);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_255_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:s_0\ <= (not Net_255_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((Net_1658_8 and \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:s_8\' (cost = 2):
\BasicCounter_4:MODULE_6:g2:a0:s_8\ <= ((not \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_1658_8)
	OR (not Net_1658_8 and \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_1658_0);

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:s_0\' (cost = 0):
\BasicCounter_4:MODULE_6:g2:a0:s_0\ <= (not Net_1658_0);

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((Net_1658_9 and Net_1658_8 and \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((Net_477_8 and \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:s_8\' (cost = 2):
\BasicCounter_5:MODULE_7:g2:a0:s_8\ <= ((not \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_477_8)
	OR (not Net_477_8 and \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_477_0);

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:s_0\' (cost = 0):
\BasicCounter_5:MODULE_7:g2:a0:s_0\ <= (not Net_477_0);

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((Net_477_9 and Net_477_8 and \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for 'Net_2890' (cost = 0):
Net_2890 <= (not Net_3553);

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((Net_436_8 and \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:s_8\' (cost = 2):
\BasicCounter_3:MODULE_8:g2:a0:s_8\ <= ((not \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_436_8)
	OR (not Net_436_8 and \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_436_0);

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:s_0\' (cost = 0):
\BasicCounter_3:MODULE_8:g2:a0:s_0\ <= (not Net_436_0);

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((Net_436_9 and Net_436_8 and \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_3354_0);

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:s_0\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:s_0\ <= (not Net_3354_0);

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_13:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_13:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_13:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_13:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_13:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_13:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_13:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_13:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_13:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_13:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_13:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_13:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_13:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_13:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_13:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_13:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_13:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_13:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_13:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_13:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_13:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_13:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_13:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_13:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_13:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_13:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_7\ <= (not Net_269_7);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_5\ <= (not Net_269_5);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_4\ <= (Net_269_4);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_2\ <= (not Net_269_2);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:xnor_array_1\ <= (not Net_269_1);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:gt_6\ <= (Net_269_6);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:albi_2\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:albi_2\ <= (\MODULE_15:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:agbi_2\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:agbi_2\ <= (\MODULE_15:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:lt_3\ <= (not Net_269_3);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_4\' (cost = 2):
\MODULE_15:g1:a0:gx:u0:lt_4\ <= (not Net_269_3
	OR not Net_269_4);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:gt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:gt_0\ <= (Net_269_0);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_15:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_15:g1:a0:gx:u0:gt_1\ <= (Net_269_0
	OR Net_269_1);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_7\ <= (not Net_255_7);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_5\ <= (not Net_255_5);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_4\ <= (not Net_255_4);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_2\ <= (not Net_255_2);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:xnor_array_1\ <= (Net_255_1);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:gt_6\ <= (Net_255_6);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:albi_2\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:albi_2\ <= (\MODULE_16:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:agbi_2\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:agbi_2\ <= (\MODULE_16:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:lt_3\ <= (not Net_255_3);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_4\' (cost = 1):
\MODULE_16:g1:a0:gx:u0:lt_4\ <= ((not Net_255_4 and not Net_255_3));

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:gt_4\ <= (Net_255_4);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:gt_0\ <= (Net_255_0);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_16:g1:a0:gx:u0:lt_1\ <= (not Net_255_1);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_16:g1:a0:gx:u0:gt_1\ <= ((Net_255_1 and Net_255_0));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_8\ <= (not Net_1658_8);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_7\ <= (Net_1658_7);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_6\ <= (Net_1658_6);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_5\ <= (Net_1658_5);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_4\ <= (Net_1658_4);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_3\ <= (not Net_1658_3);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_2\ <= (not Net_1658_2);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_1\ <= (not Net_1658_1);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:xnor_array_0\ <= (not Net_1658_0);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_17:g1:a0:gx:u0:eq_1\ <= ((not Net_1658_1 and not Net_1658_0));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_17:g1:a0:gx:u0:eq_2\ <= ((not Net_1658_2 and not Net_1658_1 and not Net_1658_0));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_17:g1:a0:gx:u0:eq_3\ <= ((not Net_1658_3 and not Net_1658_2 and not Net_1658_1 and not Net_1658_0));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_17:g1:a0:gx:u0:eq_4\ <= ((not Net_1658_3 and not Net_1658_2 and not Net_1658_1 and not Net_1658_0 and Net_1658_4));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_17:g1:a0:gx:u0:eq_5\ <= ((not Net_1658_3 and not Net_1658_2 and not Net_1658_1 and not Net_1658_0 and Net_1658_5 and Net_1658_4));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_17:g1:a0:gx:u0:eq_6\ <= ((not Net_1658_3 and not Net_1658_2 and not Net_1658_1 and not Net_1658_0 and Net_1658_6 and Net_1658_5 and Net_1658_4));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:albi_3\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:albi_3\ <= (\MODULE_17:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:agbi_3\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:agbi_3\ <= (\MODULE_17:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:lt_6\ <= (not Net_1658_6);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:gt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:lt_7\' (cost = 2):
\MODULE_17:g1:a0:gx:u0:lt_7\ <= (not Net_1658_6
	OR not Net_1658_7);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:gt_7\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:gt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:albi_2\' (cost = 4):
\MODULE_17:g1:a0:gx:u0:albi_2\ <= ((not \MODULE_17:g1:a0:gx:u0:gti_3\ and \MODULE_17:g1:a0:gx:u0:lti_2\)
	OR \MODULE_17:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:agbi_2\' (cost = 4):
\MODULE_17:g1:a0:gx:u0:agbi_2\ <= ((not \MODULE_17:g1:a0:gx:u0:lti_3\ and \MODULE_17:g1:a0:gx:u0:gti_2\)
	OR \MODULE_17:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:gt_3\ <= (Net_1658_3);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:lt_4\ <= (not Net_1658_4);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:gt_4\' (cost = 1):
\MODULE_17:g1:a0:gx:u0:gt_4\ <= ((Net_1658_4 and Net_1658_3));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:gt_0\ <= (Net_1658_0);

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_17:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_17:g1:a0:gx:u0:gt_1\ <= (Net_1658_0
	OR Net_1658_1);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_8\ <= (Net_477_8);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_7\ <= (not Net_477_7);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_6\ <= (not Net_477_6);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_5\ <= (Net_477_5);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_4\ <= (not Net_477_4);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_3\ <= (Net_477_3);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_2\ <= (Net_477_2);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_1\ <= (not Net_477_1);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:xnor_array_0\ <= (not Net_477_0);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_18:g1:a0:gx:u0:eq_1\ <= ((not Net_477_1 and not Net_477_0));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_18:g1:a0:gx:u0:eq_2\ <= ((not Net_477_1 and not Net_477_0 and Net_477_2));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_18:g1:a0:gx:u0:eq_3\ <= ((not Net_477_1 and not Net_477_0 and Net_477_3 and Net_477_2));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_18:g1:a0:gx:u0:eq_4\ <= ((not Net_477_4 and not Net_477_1 and not Net_477_0 and Net_477_3 and Net_477_2));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_18:g1:a0:gx:u0:eq_5\ <= ((not Net_477_4 and not Net_477_1 and not Net_477_0 and Net_477_5 and Net_477_3 and Net_477_2));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_18:g1:a0:gx:u0:eq_6\ <= ((not Net_477_6 and not Net_477_4 and not Net_477_1 and not Net_477_0 and Net_477_5 and Net_477_3 and Net_477_2));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:albi_3\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:albi_3\ <= (\MODULE_18:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:agbi_3\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:agbi_3\ <= (\MODULE_18:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:gt_6\ <= (Net_477_6);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:lt_7\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:lt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:gt_7\' (cost = 2):
\MODULE_18:g1:a0:gx:u0:gt_7\ <= (Net_477_6
	OR Net_477_7);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:albi_2\' (cost = 4):
\MODULE_18:g1:a0:gx:u0:albi_2\ <= ((not \MODULE_18:g1:a0:gx:u0:gti_3\ and \MODULE_18:g1:a0:gx:u0:lti_2\)
	OR \MODULE_18:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:agbi_2\' (cost = 4):
\MODULE_18:g1:a0:gx:u0:agbi_2\ <= ((not \MODULE_18:g1:a0:gx:u0:lti_3\ and \MODULE_18:g1:a0:gx:u0:gti_2\)
	OR \MODULE_18:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:lt_3\ <= (not Net_477_3);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:lt_4\' (cost = 1):
\MODULE_18:g1:a0:gx:u0:lt_4\ <= ((not Net_477_4 and not Net_477_3));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:gt_4\ <= (Net_477_4);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:albi_1\' (cost = 3):
\MODULE_18:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_18:g1:a0:gx:u0:gti_3\ and not \MODULE_18:g1:a0:gx:u0:gti_2\ and \MODULE_18:g1:a0:gx:u0:lti_1\)
	OR \MODULE_18:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_18:g1:a0:gx:u0:gti_3\ and \MODULE_18:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:agbi_1\' (cost = 3):
\MODULE_18:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_18:g1:a0:gx:u0:lti_3\ and not \MODULE_18:g1:a0:gx:u0:lti_2\ and \MODULE_18:g1:a0:gx:u0:gti_1\)
	OR \MODULE_18:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_18:g1:a0:gx:u0:lti_3\ and \MODULE_18:g1:a0:gx:u0:gti_2\));

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:gt_0\ <= (Net_477_0);

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_18:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_18:g1:a0:gx:u0:gt_1\ <= (Net_477_0
	OR Net_477_1);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_8\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_8\ <= (Net_436_8);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_7\ <= (not Net_436_7);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_6\ <= (not Net_436_6);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_5\ <= (Net_436_5);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_4\ <= (Net_436_4);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_3\ <= (Net_436_3);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_2\ <= (Net_436_2);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_1\ <= (Net_436_1);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:xnor_array_0\ <= (Net_436_0);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_1\ <= ((Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_2\ <= ((Net_436_2 and Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_3\ <= ((Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_4\ <= ((Net_436_4 and Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_5\ <= ((Net_436_5 and Net_436_4 and Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_19:g1:a0:gx:u0:eq_6\ <= ((not Net_436_6 and Net_436_5 and Net_436_4 and Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:albi_3\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:albi_3\ <= (\MODULE_19:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:agbi_3\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:agbi_3\ <= (\MODULE_19:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:gt_6\ <= (Net_436_6);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:lt_7\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:lt_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:gt_7\' (cost = 2):
\MODULE_19:g1:a0:gx:u0:gt_7\ <= (Net_436_6
	OR Net_436_7);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:albi_2\' (cost = 4):
\MODULE_19:g1:a0:gx:u0:albi_2\ <= ((not \MODULE_19:g1:a0:gx:u0:gti_3\ and \MODULE_19:g1:a0:gx:u0:lti_2\)
	OR \MODULE_19:g1:a0:gx:u0:lti_3\);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:agbi_2\' (cost = 4):
\MODULE_19:g1:a0:gx:u0:agbi_2\ <= ((not \MODULE_19:g1:a0:gx:u0:lti_3\ and \MODULE_19:g1:a0:gx:u0:gti_2\)
	OR \MODULE_19:g1:a0:gx:u0:gti_3\);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:lt_3\ <= (not Net_436_3);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:lt_4\' (cost = 2):
\MODULE_19:g1:a0:gx:u0:lt_4\ <= (not Net_436_3
	OR not Net_436_4);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:gt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:lt_0\ <= (not Net_436_0);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:lt_1\' (cost = 2):
\MODULE_19:g1:a0:gx:u0:lt_1\ <= (not Net_436_0
	OR not Net_436_1);

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:gt_1\' (cost = 0):
\MODULE_19:g1:a0:gx:u0:gt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_20:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_20:g1:a0:gx:u0:xnor_array_2\ <= (Net_3354_2);

Note:  Expanding virtual equation for '\MODULE_20:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_20:g1:a0:gx:u0:xnor_array_1\ <= (Net_3354_1);

Note:  Expanding virtual equation for '\MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= (Net_3354_0);

Note:  Expanding virtual equation for '\MODULE_20:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_20:g1:a0:gx:u0:eq_1\ <= ((Net_3354_1 and Net_3354_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_1\' (cost = 8):
\FreqDiv_1:MODULE_1:g2:a0:s_1\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_269_1 and Net_269_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:s_1\' (cost = 2):
\BasicCounter_2:MODULE_4:g2:a0:s_1\ <= ((not Net_269_0 and Net_269_1)
	OR (not Net_269_1 and Net_269_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:albi_1\' (cost = 2):
\MODULE_15:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_15:g1:a0:gx:u0:gti_2\ and \MODULE_15:g1:a0:gx:u0:lti_1\)
	OR \MODULE_15:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\MODULE_15:g1:a0:gx:u0:agbi_1\' (cost = 2):
\MODULE_15:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_15:g1:a0:gx:u0:lti_2\ and \MODULE_15:g1:a0:gx:u0:gti_1\)
	OR \MODULE_15:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:albi_1\' (cost = 2):
\MODULE_16:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_16:g1:a0:gx:u0:gti_2\ and \MODULE_16:g1:a0:gx:u0:lti_1\)
	OR \MODULE_16:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\MODULE_16:g1:a0:gx:u0:agbi_1\' (cost = 2):
\MODULE_16:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_16:g1:a0:gx:u0:lti_2\ and \MODULE_16:g1:a0:gx:u0:gti_1\)
	OR \MODULE_16:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_255_1 and Net_255_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_5:g2:a0:s_1\ <= ((not Net_255_0 and Net_255_1)
	OR (not Net_255_1 and Net_255_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:s_9\' (cost = 3):
\BasicCounter_4:MODULE_6:g2:a0:s_9\ <= ((not Net_1658_8 and Net_1658_9)
	OR (not \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_1658_9)
	OR (not Net_1658_9 and Net_1658_8 and \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_1658_1 and Net_1658_0));

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:s_1\' (cost = 2):
\BasicCounter_4:MODULE_6:g2:a0:s_1\ <= ((not Net_1658_0 and Net_1658_1)
	OR (not Net_1658_1 and Net_1658_0));

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:albi_1\' (cost = 3):
\MODULE_17:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_17:g1:a0:gx:u0:gti_3\ and not \MODULE_17:g1:a0:gx:u0:gti_2\ and \MODULE_17:g1:a0:gx:u0:lti_1\)
	OR \MODULE_17:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_17:g1:a0:gx:u0:gti_3\ and \MODULE_17:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for '\MODULE_17:g1:a0:gx:u0:agbi_1\' (cost = 3):
\MODULE_17:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_17:g1:a0:gx:u0:lti_3\ and not \MODULE_17:g1:a0:gx:u0:lti_2\ and \MODULE_17:g1:a0:gx:u0:gti_1\)
	OR \MODULE_17:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_17:g1:a0:gx:u0:lti_3\ and \MODULE_17:g1:a0:gx:u0:gti_2\));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:s_9\' (cost = 3):
\BasicCounter_5:MODULE_7:g2:a0:s_9\ <= ((not Net_477_8 and Net_477_9)
	OR (not \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_477_9)
	OR (not Net_477_9 and Net_477_8 and \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_477_1 and Net_477_0));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:s_1\' (cost = 2):
\BasicCounter_5:MODULE_7:g2:a0:s_1\ <= ((not Net_477_0 and Net_477_1)
	OR (not Net_477_1 and Net_477_0));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_18:g1:a0:gx:u0:albi_0\' (cost = 4):
\MODULE_18:g1:a0:gx:u0:albi_0\ <= ((not \MODULE_18:g1:a0:gx:u0:gti_3\ and not \MODULE_18:g1:a0:gx:u0:gti_2\ and not \MODULE_18:g1:a0:gx:u0:gti_1\ and \MODULE_18:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_18:g1:a0:gx:u0:gti_3\ and \MODULE_18:g1:a0:gx:u0:lti_2\)
	OR \MODULE_18:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_18:g1:a0:gx:u0:gti_3\ and not \MODULE_18:g1:a0:gx:u0:gti_2\ and \MODULE_18:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:albi_1\' (cost = 3):
\MODULE_19:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_19:g1:a0:gx:u0:gti_3\ and not \MODULE_19:g1:a0:gx:u0:gti_2\ and \MODULE_19:g1:a0:gx:u0:lti_1\)
	OR \MODULE_19:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_19:g1:a0:gx:u0:gti_3\ and \MODULE_19:g1:a0:gx:u0:lti_2\));

Note:  Expanding virtual equation for '\MODULE_19:g1:a0:gx:u0:agbi_1\' (cost = 3):
\MODULE_19:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_19:g1:a0:gx:u0:lti_3\ and not \MODULE_19:g1:a0:gx:u0:lti_2\ and \MODULE_19:g1:a0:gx:u0:gti_1\)
	OR \MODULE_19:g1:a0:gx:u0:gti_3\
	OR (not \MODULE_19:g1:a0:gx:u0:lti_3\ and \MODULE_19:g1:a0:gx:u0:gti_2\));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:s_9\' (cost = 3):
\BasicCounter_3:MODULE_8:g2:a0:s_9\ <= ((not Net_436_8 and Net_436_9)
	OR (not \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_436_9)
	OR (not Net_436_9 and Net_436_8 and \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:s_1\' (cost = 2):
\BasicCounter_3:MODULE_8:g2:a0:s_1\ <= ((not Net_436_0 and Net_436_1)
	OR (not Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_20:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_20:g1:a0:gx:u0:eq_2\ <= ((Net_3354_2 and Net_3354_1 and Net_3354_0));

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_3354_1 and Net_3354_0));

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:s_1\' (cost = 2):
\BasicCounter_6:MODULE_9:g2:a0:s_1\ <= ((not Net_3354_0 and Net_3354_1)
	OR (not Net_3354_1 and Net_3354_0));

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_3354_2 and Net_3354_1 and Net_3354_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_10:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_2\' (cost = 12):
\FreqDiv_1:MODULE_1:g2:a0:s_2\ <= ((not \FreqDiv_1:count_1\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_269_2 and Net_269_1 and Net_269_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:s_2\' (cost = 3):
\BasicCounter_2:MODULE_4:g2:a0:s_2\ <= ((not Net_269_1 and Net_269_2)
	OR (not Net_269_0 and Net_269_2)
	OR (not Net_269_2 and Net_269_1 and Net_269_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_261' (cost = 6):
Net_261 <= ((not \MODULE_15:g1:a0:gx:u0:lti_2\ and not \MODULE_15:g1:a0:gx:u0:lti_1\ and \MODULE_15:g1:a0:gx:u0:gti_0\)
	OR \MODULE_15:g1:a0:gx:u0:gti_2\
	OR (not \MODULE_15:g1:a0:gx:u0:lti_2\ and \MODULE_15:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for 'Net_264' (cost = 9):
Net_264 <= ((not \MODULE_16:g1:a0:gx:u0:lti_2\ and not \MODULE_16:g1:a0:gx:u0:lti_1\ and \MODULE_16:g1:a0:gx:u0:gti_0\)
	OR \MODULE_16:g1:a0:gx:u0:gti_2\
	OR (not \MODULE_16:g1:a0:gx:u0:lti_2\ and \MODULE_16:g1:a0:gx:u0:gti_1\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_255_2 and Net_255_1 and Net_255_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:s_2\' (cost = 3):
\BasicCounter_1:MODULE_5:g2:a0:s_2\ <= ((not Net_255_1 and Net_255_2)
	OR (not Net_255_0 and Net_255_2)
	OR (not Net_255_2 and Net_255_1 and Net_255_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_1658_2 and Net_1658_1 and Net_1658_0));

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:s_2\' (cost = 3):
\BasicCounter_4:MODULE_6:g2:a0:s_2\ <= ((not Net_1658_1 and Net_1658_2)
	OR (not Net_1658_0 and Net_1658_2)
	OR (not Net_1658_2 and Net_1658_1 and Net_1658_0));

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1659' (cost = 4):
Net_1659 <= ((not \MODULE_17:g1:a0:gx:u0:gti_3\ and not \MODULE_17:g1:a0:gx:u0:gti_2\ and not \MODULE_17:g1:a0:gx:u0:gti_1\ and \MODULE_17:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_17:g1:a0:gx:u0:gti_3\ and \MODULE_17:g1:a0:gx:u0:lti_2\)
	OR \MODULE_17:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_17:g1:a0:gx:u0:gti_3\ and not \MODULE_17:g1:a0:gx:u0:gti_2\ and \MODULE_17:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for 'Net_1765' (cost = 4):
Net_1765 <= ((not Vblank_Signal and not \MODULE_17:g1:a0:gx:u0:gti_3\ and not \MODULE_17:g1:a0:gx:u0:gti_2\ and not \MODULE_17:g1:a0:gx:u0:gti_1\ and \MODULE_17:g1:a0:gx:u0:lti_0\)
	OR (not Vblank_Signal and not \MODULE_17:g1:a0:gx:u0:gti_3\ and \MODULE_17:g1:a0:gx:u0:lti_2\)
	OR (not Vblank_Signal and \MODULE_17:g1:a0:gx:u0:lti_3\)
	OR (not Vblank_Signal and not \MODULE_17:g1:a0:gx:u0:gti_3\ and not \MODULE_17:g1:a0:gx:u0:gti_2\ and \MODULE_17:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_477_2 and Net_477_1 and Net_477_0));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:s_2\' (cost = 3):
\BasicCounter_5:MODULE_7:g2:a0:s_2\ <= ((not Net_477_1 and Net_477_2)
	OR (not Net_477_0 and Net_477_2)
	OR (not Net_477_2 and Net_477_1 and Net_477_0));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1725' (cost = 4):
Net_1725 <= ((not \MODULE_18:g1:a0:gx:u0:lti_3\ and not \MODULE_18:g1:a0:gx:u0:lti_2\ and not \MODULE_18:g1:a0:gx:u0:lti_1\ and not \MODULE_18:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_18:g1:a0:gx:u0:lti_3\ and not \MODULE_18:g1:a0:gx:u0:lti_2\ and not \MODULE_18:g1:a0:gx:u0:lti_1\ and \MODULE_18:g1:a0:gx:u0:gti_1\)
	OR (not \MODULE_18:g1:a0:gx:u0:lti_3\ and not \MODULE_18:g1:a0:gx:u0:lti_2\ and \MODULE_18:g1:a0:gx:u0:gti_2\)
	OR (not \MODULE_18:g1:a0:gx:u0:lti_3\ and \MODULE_18:g1:a0:gx:u0:gti_3\));

Note:  Virtual signal Net_1802 with ( cost: 924 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_1802 <= ((not \MODULE_19:g1:a0:gx:u0:gti_3\ and not \MODULE_19:g1:a0:gx:u0:gti_2\ and not \MODULE_19:g1:a0:gx:u0:gti_1\ and \MODULE_19:g1:a0:gx:u0:lti_0\)
	OR (not \MODULE_19:g1:a0:gx:u0:gti_3\ and \MODULE_19:g1:a0:gx:u0:lti_2\)
	OR \MODULE_19:g1:a0:gx:u0:lti_3\
	OR (not \MODULE_19:g1:a0:gx:u0:gti_3\ and not \MODULE_19:g1:a0:gx:u0:gti_2\ and \MODULE_19:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_436_2 and Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:s_2\' (cost = 3):
\BasicCounter_3:MODULE_8:g2:a0:s_2\ <= ((not Net_436_1 and Net_436_2)
	OR (not Net_436_0 and Net_436_2)
	OR (not Net_436_2 and Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_4508' (cost = 1):
Net_4508 <= ((Net_1802 and Net_3553));

Note:  Expanding virtual equation for 'Net_3390' (cost = 1):
Net_3390 <= ((Net_3354_2 and Net_3354_1 and Net_3354_0));

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:s_2\' (cost = 3):
\BasicCounter_6:MODULE_9:g2:a0:s_2\ <= ((not Net_3354_1 and Net_3354_2)
	OR (not Net_3354_0 and Net_3354_2)
	OR (not Net_3354_2 and Net_3354_1 and Net_3354_0));

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_6354 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_6354 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_6354 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_14:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_6354 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_6354 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_3\' (cost = 16):
\FreqDiv_1:MODULE_1:g2:a0:s_3\ <= ((not \FreqDiv_1:count_2\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_269_3 and Net_269_2 and Net_269_1 and Net_269_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:s_3\' (cost = 4):
\BasicCounter_2:MODULE_4:g2:a0:s_3\ <= ((not Net_269_2 and Net_269_3)
	OR (not Net_269_1 and Net_269_3)
	OR (not Net_269_0 and Net_269_3)
	OR (not Net_269_3 and Net_269_2 and Net_269_1 and Net_269_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_255_3 and Net_255_2 and Net_255_1 and Net_255_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:s_3\' (cost = 4):
\BasicCounter_1:MODULE_5:g2:a0:s_3\ <= ((not Net_255_2 and Net_255_3)
	OR (not Net_255_1 and Net_255_3)
	OR (not Net_255_0 and Net_255_3)
	OR (not Net_255_3 and Net_255_2 and Net_255_1 and Net_255_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_1658_3 and Net_1658_2 and Net_1658_1 and Net_1658_0));

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:s_3\' (cost = 4):
\BasicCounter_4:MODULE_6:g2:a0:s_3\ <= ((not Net_1658_2 and Net_1658_3)
	OR (not Net_1658_1 and Net_1658_3)
	OR (not Net_1658_0 and Net_1658_3)
	OR (not Net_1658_3 and Net_1658_2 and Net_1658_1 and Net_1658_0));

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_477_3 and Net_477_2 and Net_477_1 and Net_477_0));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:s_3\' (cost = 4):
\BasicCounter_5:MODULE_7:g2:a0:s_3\ <= ((not Net_477_2 and Net_477_3)
	OR (not Net_477_1 and Net_477_3)
	OR (not Net_477_0 and Net_477_3)
	OR (not Net_477_3 and Net_477_2 and Net_477_1 and Net_477_0));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:s_3\' (cost = 4):
\BasicCounter_3:MODULE_8:g2:a0:s_3\ <= ((not Net_436_2 and Net_436_3)
	OR (not Net_436_1 and Net_436_3)
	OR (not Net_436_0 and Net_436_3)
	OR (not Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_269_4 and Net_269_3 and Net_269_2 and Net_269_1 and Net_269_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:s_4\' (cost = 5):
\BasicCounter_2:MODULE_4:g2:a0:s_4\ <= ((not Net_269_3 and Net_269_4)
	OR (not Net_269_2 and Net_269_4)
	OR (not Net_269_1 and Net_269_4)
	OR (not Net_269_0 and Net_269_4)
	OR (not Net_269_4 and Net_269_3 and Net_269_2 and Net_269_1 and Net_269_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_255_4 and Net_255_3 and Net_255_2 and Net_255_1 and Net_255_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:s_4\' (cost = 5):
\BasicCounter_1:MODULE_5:g2:a0:s_4\ <= ((not Net_255_3 and Net_255_4)
	OR (not Net_255_2 and Net_255_4)
	OR (not Net_255_1 and Net_255_4)
	OR (not Net_255_0 and Net_255_4)
	OR (not Net_255_4 and Net_255_3 and Net_255_2 and Net_255_1 and Net_255_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_1658_4 and Net_1658_3 and Net_1658_2 and Net_1658_1 and Net_1658_0));

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:s_4\' (cost = 5):
\BasicCounter_4:MODULE_6:g2:a0:s_4\ <= ((not Net_1658_3 and Net_1658_4)
	OR (not Net_1658_2 and Net_1658_4)
	OR (not Net_1658_1 and Net_1658_4)
	OR (not Net_1658_0 and Net_1658_4)
	OR (not Net_1658_4 and Net_1658_3 and Net_1658_2 and Net_1658_1 and Net_1658_0));

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_477_4 and Net_477_3 and Net_477_2 and Net_477_1 and Net_477_0));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:s_4\' (cost = 5):
\BasicCounter_5:MODULE_7:g2:a0:s_4\ <= ((not Net_477_3 and Net_477_4)
	OR (not Net_477_2 and Net_477_4)
	OR (not Net_477_1 and Net_477_4)
	OR (not Net_477_0 and Net_477_4)
	OR (not Net_477_4 and Net_477_3 and Net_477_2 and Net_477_1 and Net_477_0));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_436_4 and Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:s_4\' (cost = 5):
\BasicCounter_3:MODULE_8:g2:a0:s_4\ <= ((not Net_436_3 and Net_436_4)
	OR (not Net_436_2 and Net_436_4)
	OR (not Net_436_1 and Net_436_4)
	OR (not Net_436_0 and Net_436_4)
	OR (not Net_436_4 and Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_269_5 and Net_269_4 and Net_269_3 and Net_269_2 and Net_269_1 and Net_269_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:s_5\' (cost = 6):
\BasicCounter_2:MODULE_4:g2:a0:s_5\ <= ((not Net_269_4 and Net_269_5)
	OR (not Net_269_3 and Net_269_5)
	OR (not Net_269_2 and Net_269_5)
	OR (not Net_269_1 and Net_269_5)
	OR (not Net_269_0 and Net_269_5)
	OR (not Net_269_5 and Net_269_4 and Net_269_3 and Net_269_2 and Net_269_1 and Net_269_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_255_5 and Net_255_4 and Net_255_3 and Net_255_2 and Net_255_1 and Net_255_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:s_5\' (cost = 6):
\BasicCounter_1:MODULE_5:g2:a0:s_5\ <= ((not Net_255_4 and Net_255_5)
	OR (not Net_255_3 and Net_255_5)
	OR (not Net_255_2 and Net_255_5)
	OR (not Net_255_1 and Net_255_5)
	OR (not Net_255_0 and Net_255_5)
	OR (not Net_255_5 and Net_255_4 and Net_255_3 and Net_255_2 and Net_255_1 and Net_255_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_1658_5 and Net_1658_4 and Net_1658_3 and Net_1658_2 and Net_1658_1 and Net_1658_0));

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:s_5\' (cost = 6):
\BasicCounter_4:MODULE_6:g2:a0:s_5\ <= ((not Net_1658_4 and Net_1658_5)
	OR (not Net_1658_3 and Net_1658_5)
	OR (not Net_1658_2 and Net_1658_5)
	OR (not Net_1658_1 and Net_1658_5)
	OR (not Net_1658_0 and Net_1658_5)
	OR (not Net_1658_5 and Net_1658_4 and Net_1658_3 and Net_1658_2 and Net_1658_1 and Net_1658_0));

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_477_5 and Net_477_4 and Net_477_3 and Net_477_2 and Net_477_1 and Net_477_0));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:s_5\' (cost = 6):
\BasicCounter_5:MODULE_7:g2:a0:s_5\ <= ((not Net_477_4 and Net_477_5)
	OR (not Net_477_3 and Net_477_5)
	OR (not Net_477_2 and Net_477_5)
	OR (not Net_477_1 and Net_477_5)
	OR (not Net_477_0 and Net_477_5)
	OR (not Net_477_5 and Net_477_4 and Net_477_3 and Net_477_2 and Net_477_1 and Net_477_0));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_436_5 and Net_436_4 and Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:s_5\' (cost = 6):
\BasicCounter_3:MODULE_8:g2:a0:s_5\ <= ((not Net_436_4 and Net_436_5)
	OR (not Net_436_3 and Net_436_5)
	OR (not Net_436_2 and Net_436_5)
	OR (not Net_436_1 and Net_436_5)
	OR (not Net_436_0 and Net_436_5)
	OR (not Net_436_5 and Net_436_4 and Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_269_6 and Net_269_5 and Net_269_4 and Net_269_3 and Net_269_2 and Net_269_1 and Net_269_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:s_6\' (cost = 7):
\BasicCounter_2:MODULE_4:g2:a0:s_6\ <= ((not Net_269_5 and Net_269_6)
	OR (not Net_269_4 and Net_269_6)
	OR (not Net_269_3 and Net_269_6)
	OR (not Net_269_2 and Net_269_6)
	OR (not Net_269_1 and Net_269_6)
	OR (not Net_269_0 and Net_269_6)
	OR (not Net_269_6 and Net_269_5 and Net_269_4 and Net_269_3 and Net_269_2 and Net_269_1 and Net_269_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_255_6 and Net_255_5 and Net_255_4 and Net_255_3 and Net_255_2 and Net_255_1 and Net_255_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:s_6\' (cost = 7):
\BasicCounter_1:MODULE_5:g2:a0:s_6\ <= ((not Net_255_5 and Net_255_6)
	OR (not Net_255_4 and Net_255_6)
	OR (not Net_255_3 and Net_255_6)
	OR (not Net_255_2 and Net_255_6)
	OR (not Net_255_1 and Net_255_6)
	OR (not Net_255_0 and Net_255_6)
	OR (not Net_255_6 and Net_255_5 and Net_255_4 and Net_255_3 and Net_255_2 and Net_255_1 and Net_255_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_1658_6 and Net_1658_5 and Net_1658_4 and Net_1658_3 and Net_1658_2 and Net_1658_1 and Net_1658_0));

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:s_6\' (cost = 7):
\BasicCounter_4:MODULE_6:g2:a0:s_6\ <= ((not Net_1658_5 and Net_1658_6)
	OR (not Net_1658_4 and Net_1658_6)
	OR (not Net_1658_3 and Net_1658_6)
	OR (not Net_1658_2 and Net_1658_6)
	OR (not Net_1658_1 and Net_1658_6)
	OR (not Net_1658_0 and Net_1658_6)
	OR (not Net_1658_6 and Net_1658_5 and Net_1658_4 and Net_1658_3 and Net_1658_2 and Net_1658_1 and Net_1658_0));

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_477_6 and Net_477_5 and Net_477_4 and Net_477_3 and Net_477_2 and Net_477_1 and Net_477_0));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:s_6\' (cost = 7):
\BasicCounter_5:MODULE_7:g2:a0:s_6\ <= ((not Net_477_5 and Net_477_6)
	OR (not Net_477_4 and Net_477_6)
	OR (not Net_477_3 and Net_477_6)
	OR (not Net_477_2 and Net_477_6)
	OR (not Net_477_1 and Net_477_6)
	OR (not Net_477_0 and Net_477_6)
	OR (not Net_477_6 and Net_477_5 and Net_477_4 and Net_477_3 and Net_477_2 and Net_477_1 and Net_477_0));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_436_6 and Net_436_5 and Net_436_4 and Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:s_6\' (cost = 7):
\BasicCounter_3:MODULE_8:g2:a0:s_6\ <= ((not Net_436_5 and Net_436_6)
	OR (not Net_436_4 and Net_436_6)
	OR (not Net_436_3 and Net_436_6)
	OR (not Net_436_2 and Net_436_6)
	OR (not Net_436_1 and Net_436_6)
	OR (not Net_436_0 and Net_436_6)
	OR (not Net_436_6 and Net_436_5 and Net_436_4 and Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_4:g2:a0:s_7\' (cost = 8):
\BasicCounter_2:MODULE_4:g2:a0:s_7\ <= ((not Net_269_6 and Net_269_7)
	OR (not Net_269_5 and Net_269_7)
	OR (not Net_269_4 and Net_269_7)
	OR (not Net_269_3 and Net_269_7)
	OR (not Net_269_2 and Net_269_7)
	OR (not Net_269_1 and Net_269_7)
	OR (not Net_269_0 and Net_269_7)
	OR (not Net_269_7 and Net_269_6 and Net_269_5 and Net_269_4 and Net_269_3 and Net_269_2 and Net_269_1 and Net_269_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_5:g2:a0:s_7\' (cost = 8):
\BasicCounter_1:MODULE_5:g2:a0:s_7\ <= ((not Net_255_6 and Net_255_7)
	OR (not Net_255_5 and Net_255_7)
	OR (not Net_255_4 and Net_255_7)
	OR (not Net_255_3 and Net_255_7)
	OR (not Net_255_2 and Net_255_7)
	OR (not Net_255_1 and Net_255_7)
	OR (not Net_255_0 and Net_255_7)
	OR (not Net_255_7 and Net_255_6 and Net_255_5 and Net_255_4 and Net_255_3 and Net_255_2 and Net_255_1 and Net_255_0));

Note:  Expanding virtual equation for '\BasicCounter_4:MODULE_6:g2:a0:s_7\' (cost = 8):
\BasicCounter_4:MODULE_6:g2:a0:s_7\ <= ((not Net_1658_6 and Net_1658_7)
	OR (not Net_1658_5 and Net_1658_7)
	OR (not Net_1658_4 and Net_1658_7)
	OR (not Net_1658_3 and Net_1658_7)
	OR (not Net_1658_2 and Net_1658_7)
	OR (not Net_1658_1 and Net_1658_7)
	OR (not Net_1658_0 and Net_1658_7)
	OR (not Net_1658_7 and Net_1658_6 and Net_1658_5 and Net_1658_4 and Net_1658_3 and Net_1658_2 and Net_1658_1 and Net_1658_0));

Note:  Expanding virtual equation for '\BasicCounter_5:MODULE_7:g2:a0:s_7\' (cost = 8):
\BasicCounter_5:MODULE_7:g2:a0:s_7\ <= ((not Net_477_6 and Net_477_7)
	OR (not Net_477_5 and Net_477_7)
	OR (not Net_477_4 and Net_477_7)
	OR (not Net_477_3 and Net_477_7)
	OR (not Net_477_2 and Net_477_7)
	OR (not Net_477_1 and Net_477_7)
	OR (not Net_477_0 and Net_477_7)
	OR (not Net_477_7 and Net_477_6 and Net_477_5 and Net_477_4 and Net_477_3 and Net_477_2 and Net_477_1 and Net_477_0));

Note:  Expanding virtual equation for '\BasicCounter_3:MODULE_8:g2:a0:s_7\' (cost = 8):
\BasicCounter_3:MODULE_8:g2:a0:s_7\ <= ((not Net_436_6 and Net_436_7)
	OR (not Net_436_5 and Net_436_7)
	OR (not Net_436_4 and Net_436_7)
	OR (not Net_436_3 and Net_436_7)
	OR (not Net_436_2 and Net_436_7)
	OR (not Net_436_1 and Net_436_7)
	OR (not Net_436_0 and Net_436_7)
	OR (not Net_436_7 and Net_436_6 and Net_436_5 and Net_436_4 and Net_436_3 and Net_436_2 and Net_436_1 and Net_436_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 439 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:pwm_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \MODULE_15:g1:a0:gx:u0:lt_7\ to zero
Aliasing \MODULE_15:g1:a0:gx:u0:lt_2\ to zero
Aliasing \MODULE_16:g1:a0:gx:u0:lt_7\ to zero
Aliasing \MODULE_17:g1:a0:gx:u0:lt_9\ to zero
Aliasing \MODULE_17:g1:a0:gx:u0:lt_2\ to zero
Aliasing \MODULE_18:g1:a0:gx:u0:lt_9\ to zero
Aliasing \MODULE_19:g1:a0:gx:u0:lt_9\ to zero
Aliasing \MODULE_19:g1:a0:gx:u0:gt_5\ to zero
Aliasing \MODULE_19:g1:a0:gx:u0:gt_2\ to zero
Aliasing \FreqDiv_1:not_last_reset\\D\ to tmpOE__LCD_7_net_0
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[316] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[326] = zero[33]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[336] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[405] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i\[440] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[621] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[631] = zero[33]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[641] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[841] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[851] = zero[33]
Removing Lhs of wire \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[861] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1210] = zero[33]
Removing Lhs of wire \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1220] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1447] = zero[33]
Removing Lhs of wire \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1457] = zero[33]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1668] = zero[33]
Removing Lhs of wire \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[1678] = zero[33]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1911] = zero[33]
Removing Lhs of wire \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1921] = zero[33]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[2169] = zero[33]
Removing Lhs of wire \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[2179] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[2486] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[2496] = zero[33]
Removing Lhs of wire \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[2506] = zero[33]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[2835] = \UART_1:BUART:rx_bitclk\[2883]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[2934] = zero[33]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[2943] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:lt_7\[3129] = zero[33]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:gt_5\[3142] = Net_269_5[1030]
Removing Lhs of wire \MODULE_15:g1:a0:gx:u0:lt_2\[3153] = zero[33]
Removing Lhs of wire \MODULE_16:g1:a0:gx:u0:lt_7\[3259] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:lt_9\[3410] = zero[33]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:gt_9\[3411] = Net_1658_9[1479]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:gt_8\[3423] = Net_1658_8[1482]
Removing Lhs of wire \MODULE_17:g1:a0:gx:u0:lt_2\[3446] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:lt_9\[3573] = zero[33]
Removing Lhs of wire \MODULE_18:g1:a0:gx:u0:gt_9\[3574] = Net_477_9[1721]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:lt_9\[3736] = zero[33]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:gt_9\[3737] = Net_436_9[1980]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:gt_5\[3761] = zero[33]
Removing Lhs of wire \MODULE_19:g1:a0:gx:u0:gt_2\[3773] = zero[33]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[3847] = tmpOE__LCD_7_net_0[28]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[3933] = \UART_1:BUART:tx_ctrl_mark_last\[2826]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[3945] = zero[33]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[3946] = zero[33]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[3948] = zero[33]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[3949] = \UART_1:BUART:rx_markspace_pre\[2947]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[3954] = \UART_1:BUART:rx_parity_bit\[2953]

------------------------------------------------------
Aliased 0 equations, 48 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_14:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_6354 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_6354 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jrdia\OneDrive\Sync\Documents\GitHub\PSoC-Composite-Decoder\Composite_Decoder.cydsn\Composite_Decoder.cyprj -dcpsoc3 Composite_Decoder.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.628ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Thursday, 21 September 2017 23:21:57
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jrdia\OneDrive\Sync\Documents\GitHub\PSoC-Composite-Decoder\Composite_Decoder.cydsn\Composite_Decoder.cyprj -d CY8C5888AXI-LP096 Composite_Decoder.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.066ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter_2:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MODULE_15:g1:a0:gx:u0:lti_2\ kept zero
    Removed wire end \MODULE_15:g1:a0:gx:u0:gti_2\ kept \MODULE_15:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_15:g1:a0:gx:u0:lti_1\ kept \MODULE_15:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_15:g1:a0:gx:u0:gti_1\ kept Net_269_5
    Removed wire end \MODULE_15:g1:a0:gx:u0:lti_0\ kept zero
    Removed wire end \MODULE_15:g1:a0:gx:u0:gti_0\ kept \MODULE_15:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_16:g1:a0:gx:u0:lti_2\ kept zero
    Removed wire end \MODULE_16:g1:a0:gx:u0:gti_2\ kept \MODULE_16:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_16:g1:a0:gx:u0:lti_1\ kept \MODULE_16:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_16:g1:a0:gx:u0:gti_1\ kept \MODULE_16:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_16:g1:a0:gx:u0:lti_0\ kept \MODULE_16:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_16:g1:a0:gx:u0:gti_0\ kept \MODULE_16:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_17:g1:a0:gx:u0:eqi_0\ kept \MODULE_17:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_17:g1:a0:gx:u0:lti_3\ kept zero
    Removed wire end \MODULE_17:g1:a0:gx:u0:gti_3\ kept Net_1658_9
    Removed wire end \MODULE_17:g1:a0:gx:u0:lti_2\ kept \MODULE_17:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_17:g1:a0:gx:u0:gti_2\ kept Net_1658_8
    Removed wire end \MODULE_17:g1:a0:gx:u0:lti_1\ kept \MODULE_17:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_17:g1:a0:gx:u0:gti_1\ kept \MODULE_17:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_17:g1:a0:gx:u0:lti_0\ kept zero
    Removed wire end \MODULE_17:g1:a0:gx:u0:gti_0\ kept \MODULE_17:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_18:g1:a0:gx:u0:eqi_0\ kept \MODULE_18:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_18:g1:a0:gx:u0:lti_3\ kept zero
    Removed wire end \MODULE_18:g1:a0:gx:u0:gti_3\ kept Net_477_9
    Removed wire end \MODULE_18:g1:a0:gx:u0:lti_2\ kept \MODULE_18:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_18:g1:a0:gx:u0:gti_2\ kept \MODULE_18:g1:a0:gx:u0:gt_8\
    Removed wire end \MODULE_18:g1:a0:gx:u0:lti_1\ kept \MODULE_18:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_18:g1:a0:gx:u0:gti_1\ kept \MODULE_18:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_18:g1:a0:gx:u0:lti_0\ kept \MODULE_18:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_18:g1:a0:gx:u0:gti_0\ kept \MODULE_18:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_19:g1:a0:gx:u0:eqi_0\ kept \MODULE_19:g1:a0:gx:u0:eq_7\
    Removed wire end \MODULE_19:g1:a0:gx:u0:lti_3\ kept zero
    Removed wire end \MODULE_19:g1:a0:gx:u0:gti_3\ kept Net_436_9
    Removed wire end \MODULE_19:g1:a0:gx:u0:lti_2\ kept \MODULE_19:g1:a0:gx:u0:lt_8\
    Removed wire end \MODULE_19:g1:a0:gx:u0:gti_2\ kept \MODULE_19:g1:a0:gx:u0:gt_8\
    Removed wire end \MODULE_19:g1:a0:gx:u0:lti_1\ kept \MODULE_19:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_19:g1:a0:gx:u0:gti_1\ kept zero
    Removed wire end \MODULE_19:g1:a0:gx:u0:lti_0\ kept \MODULE_19:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_19:g1:a0:gx:u0:gti_0\ kept zero
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Pixel_ShiftReg:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \Pixel_ShiftReg_1:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_5 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_4 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PIXEL_CLK'. Fanout=1, Signal=Net_6153
    Digital Clock 1: Automatic-assigning  clock 'Clock'. Fanout=5, Signal=Net_643
    Digital Clock 2: Automatic-assigning  clock 'timer_clock_2'. Fanout=1, Signal=Net_3137
    Digital Clock 3: Automatic-assigning  clock 'CLK_3'. Fanout=8, Signal=Net_374
    Digital Clock 4: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_1587
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Net_1133:macrocell.q was determined to be a routed clock that is synchronous to Clock
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Net_1133:macrocell.q
    UDB Clk/Enable \ShiftReg_1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_2013:macrocell.q was determined to be a routed clock that is synchronous to Clock
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Net_2013:macrocell.q
    UDB Clk/Enable \Pixel_ShiftReg:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_2776:macrocell.q was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_2776:macrocell.q
    UDB Clk/Enable \Pixel_ShiftReg_1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: timer_clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \Sync_2:genblk1[0]:INST\:synccell.out
        Effective Clock: BUS_CLK
        Enable Signal: \Sync_2:genblk1[0]:INST\:synccell.out
    Routed Clock: Net_1133:macrocell.q
        Effective Clock: Clock
        Enable Signal: Net_1133:macrocell.q
    Routed Clock: \Trigger_Comp:ctComp\:comparatorcell.out
        Effective Clock: \Trigger_Comp:ctComp\:comparatorcell.out
        Enable Signal: True
    Routed Clock: Net_2776:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_2776:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LCD_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_7(0)__PA ,
            pin_input => Net_146 ,
            pad => LCD_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_6(0)__PA ,
            pin_input => Net_147 ,
            pad => LCD_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_5(0)__PA ,
            pin_input => Net_148 ,
            pad => LCD_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_4(0)__PA ,
            pin_input => Net_149 ,
            pad => LCD_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_3(0)__PA ,
            pin_input => Net_150 ,
            pad => LCD_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_2(0)__PA ,
            pin_input => Net_151 ,
            pad => LCD_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_1(0)__PA ,
            pin_input => Net_152 ,
            pad => LCD_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_0(0)__PA ,
            pin_input => Net_153 ,
            pad => LCD_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_RST(0)__PA ,
            pad => LCD_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_CS(0)__PA ,
            pad => LCD_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_RS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_RS(0)__PA ,
            pad => LCD_RS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_RD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_RD(0)__PA ,
            pad => LCD_RD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_WR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_WR(0)__PA ,
            pin_input => Net_129 ,
            pad => LCD_WR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            pin_input => Net_924 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            pin_input => Net_1585 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pin_input => Net_895 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7(0)__PA ,
            pin_input => Net_2013 ,
            pad => Pin_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6(0)__PA ,
            pin_input => Net_88 ,
            pad => Pin_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_5(0)__PA ,
            pin_input => Net_2788 ,
            pad => Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            pin_input => Net_985 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Composite_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Composite_Pin(0)__PA ,
            analog_term => Net_245 ,
            pad => Composite_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_8(0)__PA ,
            pin_input => Vblank_Signal ,
            pad => Pin_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_9(0)__PA ,
            pad => Pin_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_10(0)__PA ,
            pad => Pin_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_11(0)__PA ,
            pad => Pin_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_12(0)__PA ,
            pad => Pin_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_13(0)__PA ,
            pad => Pin_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_14(0)__PA ,
            pad => Pin_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_6354 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_6349 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_129, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_38 * Net_3681 * Net_643_local
            + Net_38 * !Net_31
        );
        Output = Net_129 (fanout=1)

    MacroCell: Name=Net_895, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1133
        );
        Output = Net_895 (fanout=1)

    MacroCell: Name=Net_985, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_3681 * Net_643_local
        );
        Output = Net_985 (fanout=1)

    MacroCell: Name=Net_153, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_154
            + !Net_178 * Net_88
        );
        Output = Net_153 (fanout=1)

    MacroCell: Name=Net_152, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1
            + !Net_178 * Net_88
        );
        Output = Net_152 (fanout=1)

    MacroCell: Name=Net_151, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_158
            + !Net_178 * Net_88
        );
        Output = Net_151 (fanout=1)

    MacroCell: Name=Net_150, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_3
            + !Net_178 * Net_88
        );
        Output = Net_150 (fanout=1)

    MacroCell: Name=Net_149, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5
            + !Net_178 * Net_88
        );
        Output = Net_149 (fanout=1)

    MacroCell: Name=Net_148, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_6
            + !Net_178 * Net_88
        );
        Output = Net_148 (fanout=1)

    MacroCell: Name=Net_147, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7
            + !Net_178 * Net_88
        );
        Output = Net_147 (fanout=1)

    MacroCell: Name=Net_146, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_8
            + !Net_178 * Net_88
        );
        Output = Net_146 (fanout=1)

    MacroCell: Name=Net_2013, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3681 * !Net_1133
        );
        Output = Net_2013 (fanout=5)

    MacroCell: Name=\ShiftReg_1:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2788 * !\ShiftReg_1:bSR:load_reg\
        );
        Output = \ShiftReg_1:bSR:status_0\ (fanout=2)

    MacroCell: Name=Net_1596, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_246
        );
        Output = Net_1596 (fanout=4)

    MacroCell: Name=\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1658_7 * Net_1658_6 * Net_1658_5 * Net_1658_4 * Net_1658_3 * 
              Net_1658_2 * Net_1658_1 * Net_1658_0
        );
        Output = \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_477_7 * Net_477_6 * Net_477_5 * Net_477_4 * Net_477_3 * 
              Net_477_2 * Net_477_1 * Net_477_0
        );
        Output = \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=Net_5020, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * !Net_1658_9 * !Net_1658_8 * cy_srff_2 * 
              \MODULE_17:g1:a0:gx:u0:lt_5\
            + !Vblank_Signal * !Net_1658_9 * cy_srff_2 * 
              \MODULE_17:g1:a0:gx:u0:lt_8\
        );
        Output = Net_5020 (fanout=1)

    MacroCell: Name=Net_1802, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_436_9 * !Net_436_8
            + !Net_436_9 * !\MODULE_19:g1:a0:gx:u0:gt_8\ * 
              \MODULE_19:g1:a0:gx:u0:lt_5\
            + !Net_436_9 * !\MODULE_19:g1:a0:gx:u0:gt_8\ * 
              \MODULE_19:g1:a0:gx:u0:lt_2\
        );
        Output = Net_1802 (fanout=11)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_436_7 * Net_436_6 * Net_436_5 * Net_436_4 * Net_436_3 * 
              Net_436_2 * Net_436_1 * Net_436_0
        );
        Output = \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=Net_2776, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1802 * Net_1804 * Net_3553
        );
        Output = Net_2776 (fanout=6)

    MacroCell: Name=Net_6349, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_6349 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_6354_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\MODULE_15:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_269_7 * !Net_269_6
        );
        Output = \MODULE_15:g1:a0:gx:u0:gt_7\ (fanout=1)

    MacroCell: Name=\MODULE_15:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_269_5 * !Net_269_4
            + !Net_269_5 * !Net_269_3
        );
        Output = \MODULE_15:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\MODULE_15:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_269_2 * !Net_269_1 * !Net_269_0
        );
        Output = \MODULE_15:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\MODULE_16:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_255_7 * !Net_255_6
        );
        Output = \MODULE_16:g1:a0:gx:u0:gt_7\ (fanout=1)

    MacroCell: Name=\MODULE_16:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_255_5 * !Net_255_4 * !Net_255_3
        );
        Output = \MODULE_16:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\MODULE_16:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_255_5 * !Net_255_4
        );
        Output = \MODULE_16:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\MODULE_16:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_255_2
            + Net_255_1 * Net_255_0
        );
        Output = \MODULE_16:g1:a0:gx:u0:gt_2\ (fanout=1)

    MacroCell: Name=\MODULE_17:g1:a0:gx:u0:lt_8\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1658_8 * !Net_1658_7
            + !Net_1658_8 * !Net_1658_6
        );
        Output = \MODULE_17:g1:a0:gx:u0:lt_8\ (fanout=1)

    MacroCell: Name=\MODULE_17:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1658_5 * Net_1658_4
        );
        Output = \MODULE_17:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\MODULE_18:g1:a0:gx:u0:gt_8\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_477_8 * Net_477_7
            + Net_477_8 * Net_477_6
        );
        Output = \MODULE_18:g1:a0:gx:u0:gt_8\ (fanout=1)

    MacroCell: Name=\MODULE_18:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_477_5
            + !Net_477_4 * !Net_477_3
        );
        Output = \MODULE_18:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\MODULE_18:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_477_5 * Net_477_4
        );
        Output = \MODULE_18:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\MODULE_19:g1:a0:gx:u0:gt_8\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_436_8 * Net_436_7
            + Net_436_8 * Net_436_6
        );
        Output = \MODULE_19:g1:a0:gx:u0:gt_8\ (fanout=1)

    MacroCell: Name=\MODULE_19:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_436_5 * Net_436_4 * Net_436_3
        );
        Output = \MODULE_19:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\MODULE_19:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_436_2 * Net_436_1 * Net_436_0
        );
        Output = \MODULE_19:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: NegEdge(Net_1133)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=5)

    MacroCell: Name=Net_924, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: NegEdge(Net_1133)
        Main Equation            : 3 pterms
        (
              !\FreqDiv_1:not_last_reset\ * !Net_924
            + \FreqDiv_1:not_last_reset\ * Net_924 * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * !\FreqDiv_1:count_1\ * 
              !\FreqDiv_1:count_0\
            + !Net_924 * \FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              !\FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = Net_924 (fanout=5)

    MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: NegEdge(Net_1133)
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * !\FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=3)

    MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: NegEdge(Net_1133)
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=3)

    MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: NegEdge(Net_1133)
        Main Equation            : 3 pterms
        (
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=4)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: NegEdge(Net_1133)
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=4)

    MacroCell: Name=\PWM_1:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_643) => Global
            Clock Enable: PosEdge(Net_1133)
        Main Equation            : 1 pterm
        (
              Net_924
        );
        Output = \PWM_1:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = !(Net_643) => Global
            Clock Enable: PosEdge(Net_1133)
        Main Equation            : 2 pterms
        (
              Net_924 * \PWM_1:PWMUDB:control_7\ * !\PWM_1:PWMUDB:trig_last\
            + \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:runmode_enable\ * 
              !\PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=Net_2788, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_643) => Global
            Clock Enable: PosEdge(Net_1133)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:cmp1_eq\ * 
              !\PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_2788 (fanout=3)

    MacroCell: Name=Net_3681, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_643) => Global
            Clock Enable: PosEdge(Net_1133)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:cmp2_eq\ * 
              !\PWM_1:PWMUDB:cmp2_less\
        );
        Output = Net_3681 (fanout=3)

    MacroCell: Name=\FreqDiv_2:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_640 * !\FreqDiv_2:not_last_reset\
        );
        Output = \FreqDiv_2:not_last_reset\ (fanout=3)

    MacroCell: Name=Net_1133, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_640 * !Net_1133
            + Net_640 * \FreqDiv_2:not_last_reset\ * !\FreqDiv_2:count_0\
        );
        Output = Net_1133 (fanout=15)

    MacroCell: Name=\FreqDiv_2:count_0\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_640 * \FreqDiv_2:not_last_reset\
        );
        Output = \FreqDiv_2:count_0\ (fanout=1)

    MacroCell: Name=\ShiftReg_1:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: PosEdge(Net_2013)
        Main Equation            : 1 pterm
        (
              Net_2788
        );
        Output = \ShiftReg_1:bSR:load_reg\ (fanout=1)

    MacroCell: Name=Net_1585, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1587) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_278 * !\PulseConvert_1:out_sample\
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = Net_1585 (fanout=2)

    MacroCell: Name=\PulseConvert_1:in_sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_278
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:in_sample\ (fanout=3)

    MacroCell: Name=\PulseConvert_1:out_sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1587) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1585 * \PulseConvert_1:in_sample\ * 
              !\PulseConvert_1:out_sample\
            + Net_278
        );
        Output = \PulseConvert_1:out_sample\ (fanout=3)

    MacroCell: Name=Net_269_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_269_7 * !Vblank_Signal
            + Vblank_Signal * Net_269_6 * Net_269_5 * Net_269_4 * Net_269_3 * 
              Net_269_2 * Net_269_1 * Net_269_0
        );
        Output = Net_269_7 (fanout=2)

    MacroCell: Name=Net_269_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_269_6
            + Vblank_Signal * Net_269_5 * Net_269_4 * Net_269_3 * Net_269_2 * 
              Net_269_1 * Net_269_0
        );
        Output = Net_269_6 (fanout=3)

    MacroCell: Name=Net_269_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_269_5
            + Vblank_Signal * Net_269_4 * Net_269_3 * Net_269_2 * Net_269_1 * 
              Net_269_0
        );
        Output = Net_269_5 (fanout=5)

    MacroCell: Name=Net_269_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_269_4
            + Vblank_Signal * Net_269_3 * Net_269_2 * Net_269_1 * Net_269_0
        );
        Output = Net_269_4 (fanout=5)

    MacroCell: Name=Net_269_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_269_3
            + Vblank_Signal * Net_269_2 * Net_269_1 * Net_269_0
        );
        Output = Net_269_3 (fanout=6)

    MacroCell: Name=Net_269_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_269_2
            + Vblank_Signal * Net_269_1 * Net_269_0
        );
        Output = Net_269_2 (fanout=7)

    MacroCell: Name=Net_269_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Vblank_Signal * !Net_269_1 * Net_269_0
            + Vblank_Signal * Net_269_1 * !Net_269_0
        );
        Output = Net_269_1 (fanout=8)

    MacroCell: Name=Net_269_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Vblank_Signal * !Net_269_0
        );
        Output = Net_269_0 (fanout=9)

    MacroCell: Name=Vblank_Signal, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Vblank_Signal * !\MODULE_16:g1:a0:gx:u0:gt_7\ * 
              \MODULE_16:g1:a0:gx:u0:lt_5\ * !\MODULE_16:g1:a0:gx:u0:gt_5\
            + !Vblank_Signal * !\MODULE_16:g1:a0:gx:u0:gt_7\ * 
              !\MODULE_16:g1:a0:gx:u0:gt_5\ * !\MODULE_16:g1:a0:gx:u0:gt_2\
            + Net_269_5
            + \MODULE_15:g1:a0:gx:u0:gt_7\
            + !\MODULE_15:g1:a0:gx:u0:lt_5\ * \MODULE_15:g1:a0:gx:u0:gt_2\
        );
        Output = Vblank_Signal (fanout=22)

    MacroCell: Name=Net_255_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_255_6 * Net_255_5 * Net_255_4 * Net_255_3 * 
              Net_255_2 * Net_255_1 * Net_255_0
            + Net_246 * Net_255_7
        );
        Output = Net_255_7 (fanout=2)

    MacroCell: Name=Net_255_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_255_5 * Net_255_4 * Net_255_3 * Net_255_2 * 
              Net_255_1 * Net_255_0
            + Net_246 * Net_255_6
        );
        Output = Net_255_6 (fanout=3)

    MacroCell: Name=Net_255_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_255_4 * Net_255_3 * Net_255_2 * Net_255_1 * 
              Net_255_0
            + Net_246 * Net_255_5
        );
        Output = Net_255_5 (fanout=5)

    MacroCell: Name=Net_255_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_255_3 * Net_255_2 * Net_255_1 * Net_255_0
            + Net_246 * Net_255_4
        );
        Output = Net_255_4 (fanout=6)

    MacroCell: Name=Net_255_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_255_2 * Net_255_1 * Net_255_0
            + Net_246 * Net_255_3
        );
        Output = Net_255_3 (fanout=6)

    MacroCell: Name=Net_255_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_255_1 * Net_255_0
            + Net_246 * Net_255_2
        );
        Output = Net_255_2 (fanout=7)

    MacroCell: Name=Net_255_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * !Net_255_1 * Net_255_0
            + !Net_246 * Net_255_1 * !Net_255_0
        );
        Output = Net_255_1 (fanout=8)

    MacroCell: Name=Net_255_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_246 * !Net_255_0
        );
        Output = Net_255_0 (fanout=9)

    MacroCell: Name=Net_1658_9, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_1658_8 * 
              \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Vblank_Signal * Net_1658_9
        );
        Output = Net_1658_9 (fanout=2)

    MacroCell: Name=Net_1658_8, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * !Net_1658_8 * 
              \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + !Vblank_Signal * Net_1658_8 * 
              !\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_1658_8 (fanout=4)

    MacroCell: Name=Net_1658_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_1658_6 * Net_1658_5 * Net_1658_4 * 
              Net_1658_3 * Net_1658_2 * Net_1658_1 * Net_1658_0
            + Vblank_Signal * Net_1658_7
        );
        Output = Net_1658_7 (fanout=3)

    MacroCell: Name=Net_1658_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_1658_5 * Net_1658_4 * Net_1658_3 * 
              Net_1658_2 * Net_1658_1 * Net_1658_0
            + Vblank_Signal * Net_1658_6
        );
        Output = Net_1658_6 (fanout=4)

    MacroCell: Name=Net_1658_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_1658_4 * Net_1658_3 * Net_1658_2 * 
              Net_1658_1 * Net_1658_0
            + Vblank_Signal * Net_1658_5
        );
        Output = Net_1658_5 (fanout=5)

    MacroCell: Name=Net_1658_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_1658_3 * Net_1658_2 * Net_1658_1 * 
              Net_1658_0
            + Vblank_Signal * Net_1658_4
        );
        Output = Net_1658_4 (fanout=6)

    MacroCell: Name=Net_1658_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_1658_2 * Net_1658_1 * Net_1658_0
            + Vblank_Signal * Net_1658_3
        );
        Output = Net_1658_3 (fanout=6)

    MacroCell: Name=Net_1658_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_1658_1 * Net_1658_0
            + Vblank_Signal * Net_1658_2
        );
        Output = Net_1658_2 (fanout=7)

    MacroCell: Name=Net_1658_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * !Net_1658_1 * Net_1658_0
            + !Vblank_Signal * Net_1658_1 * !Net_1658_0
        );
        Output = Net_1658_1 (fanout=8)

    MacroCell: Name=Net_1658_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Vblank_Signal * !Net_1658_0
        );
        Output = Net_1658_0 (fanout=9)

    MacroCell: Name=Net_477_9, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_477_9
            + Net_246 * Net_477_8 * 
              \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_477_9 (fanout=2)

    MacroCell: Name=Net_477_8, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_246 * !Net_477_8 * 
              \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_246 * Net_477_8 * 
              !\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_477_8 (fanout=4)

    MacroCell: Name=Net_477_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_477_7
            + Net_246 * Net_477_6 * Net_477_5 * Net_477_4 * Net_477_3 * 
              Net_477_2 * Net_477_1 * Net_477_0
        );
        Output = Net_477_7 (fanout=3)

    MacroCell: Name=Net_477_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_477_6
            + Net_246 * Net_477_5 * Net_477_4 * Net_477_3 * Net_477_2 * 
              Net_477_1 * Net_477_0
        );
        Output = Net_477_6 (fanout=4)

    MacroCell: Name=Net_477_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_477_5
            + Net_246 * Net_477_4 * Net_477_3 * Net_477_2 * Net_477_1 * 
              Net_477_0
        );
        Output = Net_477_5 (fanout=6)

    MacroCell: Name=Net_477_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_477_4
            + Net_246 * Net_477_3 * Net_477_2 * Net_477_1 * Net_477_0
        );
        Output = Net_477_4 (fanout=7)

    MacroCell: Name=Net_477_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_477_3
            + Net_246 * Net_477_2 * Net_477_1 * Net_477_0
        );
        Output = Net_477_3 (fanout=7)

    MacroCell: Name=Net_477_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_477_2
            + Net_246 * Net_477_1 * Net_477_0
        );
        Output = Net_477_2 (fanout=8)

    MacroCell: Name=Net_477_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_246 * !Net_477_1 * Net_477_0
            + Net_246 * Net_477_1 * !Net_477_0
        );
        Output = Net_477_1 (fanout=8)

    MacroCell: Name=Net_477_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_246 * !Net_477_0
        );
        Output = Net_477_0 (fanout=9)

    MacroCell: Name=cy_srff_2, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_477_9 * !Net_477_8 * !cy_srff_2
            + !Net_477_9 * !Net_477_2 * !cy_srff_2 * 
              !\MODULE_18:g1:a0:gx:u0:gt_8\ * !\MODULE_18:g1:a0:gx:u0:gt_5\
            + !Net_477_9 * !cy_srff_2 * !\MODULE_18:g1:a0:gx:u0:gt_8\ * 
              \MODULE_18:g1:a0:gx:u0:lt_5\
            + Net_4958
        );
        Output = cy_srff_2 (fanout=2)

    MacroCell: Name=Net_436_9, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * Net_436_8 * 
              \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ * Net_3553
            + Net_436_9 * !Net_3553
        );
        Output = Net_436_9 (fanout=2)

    MacroCell: Name=Net_436_8, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              Net_3553
            + Net_436_8 * !Net_3553
        );
        Output = Net_436_8 (fanout=4)

    MacroCell: Name=Net_436_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * Net_436_6 * Net_436_5 * Net_436_4 * Net_436_3 * 
              Net_436_2 * Net_436_1 * Net_436_0 * Net_3553
            + Net_436_7 * !Net_3553
        );
        Output = Net_436_7 (fanout=3)

    MacroCell: Name=Net_436_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * Net_436_5 * Net_436_4 * Net_436_3 * Net_436_2 * 
              Net_436_1 * Net_436_0 * Net_3553
            + Net_436_6 * !Net_3553
        );
        Output = Net_436_6 (fanout=4)

    MacroCell: Name=Net_436_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * Net_436_4 * Net_436_3 * Net_436_2 * Net_436_1 * 
              Net_436_0 * Net_3553
            + Net_436_5 * !Net_3553
        );
        Output = Net_436_5 (fanout=5)

    MacroCell: Name=Net_436_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * Net_436_3 * Net_436_2 * Net_436_1 * Net_436_0 * 
              Net_3553
            + Net_436_4 * !Net_3553
        );
        Output = Net_436_4 (fanout=6)

    MacroCell: Name=Net_436_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * Net_436_2 * Net_436_1 * Net_436_0 * Net_3553
            + Net_436_3 * !Net_3553
        );
        Output = Net_436_3 (fanout=7)

    MacroCell: Name=Net_436_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * Net_436_1 * Net_436_0 * Net_3553
            + Net_436_2 * !Net_3553
        );
        Output = Net_436_2 (fanout=8)

    MacroCell: Name=Net_436_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * Net_436_0 * Net_3553
            + Net_436_1 * !Net_3553
        );
        Output = Net_436_1 (fanout=9)

    MacroCell: Name=Net_436_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              !Net_1802 * Net_436_0 * Net_3553
            + Net_1802 * !Net_436_0 * Net_3553
        );
        Output = Net_436_0 (fanout=10)

    MacroCell: Name=Net_3354_2, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2776)
        Main Equation            : 1 pterm
        (
              Net_3354_1 * Net_3354_0
        );
        Output = Net_3354_2 (fanout=1)

    MacroCell: Name=Net_3354_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2776)
        Main Equation            : 1 pterm
        (
              Net_3354_0
        );
        Output = Net_3354_1 (fanout=2)

    MacroCell: Name=Net_3354_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2776)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_3354_0 (fanout=3)

    MacroCell: Name=Net_3330, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_3330 * !Net_4214
            + !Net_4214 * Net_3354_2 * Net_3354_1 * Net_3354_0
        );
        Output = Net_3330 (fanout=3)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_6354_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_6354_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_6354_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_6354_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_6354_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_6354_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_6354_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6354_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_643 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_1:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_1:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
            clk_en => Net_1133 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1133)

    datapathcell: Name =\ShiftReg_1:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_643 ,
            cs_addr_2 => \ShiftReg_1:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_1:bSR:status_0\ ,
            route_si => __ONE__ ,
            so_comb => Net_88 ,
            f0_bus_stat_comb => \ShiftReg_1:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_1:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_1:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_1:bSR:status_5\ ,
            clk_en => Net_2013 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000111100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2013)

    datapathcell: Name =\Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Pixel_ShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_3863 ,
            f1_load => Net_3330 ,
            f0_bus_stat_comb => \Pixel_ShiftReg:bSR:status_4\ ,
            f0_blk_stat_comb => \Pixel_ShiftReg:bSR:status_3\ ,
            f1_bus_stat_comb => \Pixel_ShiftReg:bSR:status_6\ ,
            f1_blk_stat_comb => \Pixel_ShiftReg:bSR:status_5\ ,
            clk_en => Net_2776 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000111100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2776)

    datapathcell: Name =\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_3137 ,
            cs_addr_2 => \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_1596 ,
            so_comb => Net_4958 ,
            chain_out => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_3137 ,
            cs_addr_2 => \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_1596 ,
            chain_in => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_3137 ,
            cs_addr_2 => \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_1596 ,
            chain_in => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => Net_3137 ,
            cs_addr_2 => \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_1596 ,
            f0_bus_stat_comb => \Pixel_ShiftReg_1:bSR:status_4\ ,
            f0_blk_stat_comb => \Pixel_ShiftReg_1:bSR:status_3\ ,
            f1_bus_stat_comb => \Pixel_ShiftReg_1:bSR:status_6\ ,
            f1_blk_stat_comb => \Pixel_ShiftReg_1:bSR:status_5\ ,
            chain_in => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\ShiftReg_1:bSR:StsReg\
        PORT MAP (
            clock => Net_643 ,
            status_6 => \ShiftReg_1:bSR:status_6\ ,
            status_5 => \ShiftReg_1:bSR:status_5\ ,
            status_4 => \ShiftReg_1:bSR:status_4\ ,
            status_3 => \ShiftReg_1:bSR:status_3\ ,
            status_0 => \ShiftReg_1:bSR:status_0\ ,
            clk_en => Net_2013 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2013)

    statusicell: Name =\Pixel_ShiftReg:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Pixel_ShiftReg:bSR:status_6\ ,
            status_5 => \Pixel_ShiftReg:bSR:status_5\ ,
            status_4 => \Pixel_ShiftReg:bSR:status_4\ ,
            status_3 => \Pixel_ShiftReg:bSR:status_3\ ,
            status_1 => Net_3330 ,
            interrupt => Net_4214 ,
            clk_en => Net_2776 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2776)

    statusicell: Name =\Pixel_ShiftReg_1:bSR:StsReg\
        PORT MAP (
            clock => Net_3137 ,
            status_6 => \Pixel_ShiftReg_1:bSR:status_6\ ,
            status_5 => \Pixel_ShiftReg_1:bSR:status_5\ ,
            status_4 => \Pixel_ShiftReg_1:bSR:status_4\ ,
            status_3 => \Pixel_ShiftReg_1:bSR:status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_6354 ,
            out => Net_6354_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_5020 ,
            out => Net_3553 ,
            clk_en => Net_1804 );
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1804)

    synccell: Name =\Sync_2:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_6153_local ,
            out => Net_1804 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LCD_Data_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_8 ,
            control_6 => Net_7 ,
            control_5 => Net_6 ,
            control_4 => Net_5 ,
            control_3 => Net_3 ,
            control_2 => Net_158 ,
            control_1 => Net_1 ,
            control_0 => Net_154 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LCD_WR_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LCD_WR_REG:control_7\ ,
            control_6 => \LCD_WR_REG:control_6\ ,
            control_5 => \LCD_WR_REG:control_5\ ,
            control_4 => \LCD_WR_REG:control_4\ ,
            control_3 => Net_640 ,
            control_2 => Net_178 ,
            control_1 => Net_31 ,
            control_0 => Net_38 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_643 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ ,
            clk_en => Net_1133 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_1133)

    controlcell: Name =\ShiftReg_1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_643 ,
            control_7 => \ShiftReg_1:bSR:control_7\ ,
            control_6 => \ShiftReg_1:bSR:control_6\ ,
            control_5 => \ShiftReg_1:bSR:control_5\ ,
            control_4 => \ShiftReg_1:bSR:control_4\ ,
            control_3 => \ShiftReg_1:bSR:control_3\ ,
            control_2 => \ShiftReg_1:bSR:control_2\ ,
            control_1 => \ShiftReg_1:bSR:control_1\ ,
            control_0 => \ShiftReg_1:bSR:ctrl_clk_enable\ ,
            clk_en => Net_2013 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2013)

    controlcell: Name =\Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Pixel_ShiftReg:bSR:control_7\ ,
            control_6 => \Pixel_ShiftReg:bSR:control_6\ ,
            control_5 => \Pixel_ShiftReg:bSR:control_5\ ,
            control_4 => \Pixel_ShiftReg:bSR:control_4\ ,
            control_3 => \Pixel_ShiftReg:bSR:control_3\ ,
            control_2 => \Pixel_ShiftReg:bSR:control_2\ ,
            control_1 => \Pixel_ShiftReg:bSR:control_1\ ,
            control_0 => \Pixel_ShiftReg:bSR:ctrl_clk_enable\ ,
            clk_en => Net_2776 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2776)

    controlcell: Name =\Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_3137 ,
            control_7 => \Pixel_ShiftReg_1:bSR:control_7\ ,
            control_6 => \Pixel_ShiftReg_1:bSR:control_6\ ,
            control_5 => \Pixel_ShiftReg_1:bSR:control_5\ ,
            control_4 => \Pixel_ShiftReg_1:bSR:control_4\ ,
            control_3 => \Pixel_ShiftReg_1:bSR:control_3\ ,
            control_2 => \Pixel_ShiftReg_1:bSR:control_2\ ,
            control_1 => \Pixel_ShiftReg_1:bSR:control_1\ ,
            control_0 => \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_924 ,
            termin => zero ,
            termout => Net_278 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =ShiftReg_DMA
        PORT MAP (
            dmareq => Net_4214 ,
            termin => zero ,
            termout => Net_1955 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Pixel_ISR
        PORT MAP (
            interrupt => Net_4214 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =VSync_ISR
        PORT MAP (
            interrupt => Vblank_Signal );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   33 :   39 :   72 : 45.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  129 :   63 :  192 : 67.19 %
  Unique P-terms              :  214 :  170 :  384 : 55.73 %
  Total P-terms               :  233 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    5 :      :      :        
    Sync Cells (x3)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    6 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    2 :    2 :    4 : 50.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.337ms
Tech Mapping phase: Elapsed time ==> 0s.465ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : Composite_Pin(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : LCD_0(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : LCD_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LCD_2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LCD_3(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LCD_4(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LCD_5(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : LCD_6(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : LCD_7(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : LCD_CS(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : LCD_RD(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : LCD_RS(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : LCD_RST(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : LCD_WR(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Pin_1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_10(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Pin_11(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Pin_12(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Pin_13(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Pin_14(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Pin_2(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Pin_3(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : Pin_4(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Pin_5(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Pin_6(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Pin_7(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_8(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pin_9(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Rx_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Tx_1(0) (fixed)
Comparator[3]@[FFB(Comparator,3)] : \Comp_1:ctComp\
Comparator[0]@[FFB(Comparator,0)] : \Trigger_Comp:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \Trigger_Reference:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_1:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 28% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 46% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 86% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : Composite_Pin(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : LCD_0(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : LCD_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LCD_2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LCD_3(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LCD_4(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LCD_5(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : LCD_6(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : LCD_7(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : LCD_CS(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : LCD_RD(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : LCD_RS(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : LCD_RST(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : LCD_WR(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Pin_1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_10(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Pin_11(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Pin_12(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Pin_13(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Pin_14(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Pin_2(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Pin_3(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : Pin_4(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Pin_5(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Pin_6(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Pin_7(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_8(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pin_9(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Rx_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Tx_1(0) (fixed)
Comparator[1]@[FFB(Comparator,1)] : \Comp_1:ctComp\
Comparator[3]@[FFB(Comparator,3)] : \Trigger_Comp:ctComp\
VIDAC[3]@[FFB(VIDAC,3)] : \Trigger_Reference:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_1:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.895ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_245 {
    comp_3_vplus
    agr4_x_comp_3_vplus
    agr4
    agr4_x_comp_1_vplus
    comp_1_vplus
    agr4_x_p3_0
    p3_0
  }
  Net: Net_3864 {
    vidac_1_vout
    agr0_x_vidac_1_vout
    agr0
    agr0_x_comp_1_vminus
    comp_1_vminus
  }
  Net: Net_247 {
    vidac_3_vout
    agr5_x_vidac_3_vout
    agr5
    agr5_x_comp_3_vminus
    comp_3_vminus
  }
  Net: \Trigger_Reference:Net_77\ {
  }
  Net: \VDAC8_1:Net_77\ {
  }
}
Map of item to net {
  comp_3_vplus                                     -> Net_245
  agr4_x_comp_3_vplus                              -> Net_245
  agr4                                             -> Net_245
  agr4_x_comp_1_vplus                              -> Net_245
  comp_1_vplus                                     -> Net_245
  agr4_x_p3_0                                      -> Net_245
  p3_0                                             -> Net_245
  vidac_1_vout                                     -> Net_3864
  agr0_x_vidac_1_vout                              -> Net_3864
  agr0                                             -> Net_3864
  agr0_x_comp_1_vminus                             -> Net_3864
  comp_1_vminus                                    -> Net_3864
  vidac_3_vout                                     -> Net_247
  agr5_x_vidac_3_vout                              -> Net_247
  agr5                                             -> Net_247
  agr5_x_comp_3_vminus                             -> Net_247
  comp_3_vminus                                    -> Net_247
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   43 :    5 :   48 :  89.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.74
                   Pterms :            5.16
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.246ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         23 :      10.17 :       5.61
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_924, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: NegEdge(Net_1133)
        Main Equation            : 3 pterms
        (
              !\FreqDiv_1:not_last_reset\ * !Net_924
            + \FreqDiv_1:not_last_reset\ * Net_924 * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * !\FreqDiv_1:count_1\ * 
              !\FreqDiv_1:count_0\
            + !Net_924 * \FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              !\FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = Net_924 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: NegEdge(Net_1133)
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * !\FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: NegEdge(Net_1133)
        Main Equation            : 3 pterms
        (
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: NegEdge(Net_1133)
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: NegEdge(Net_1133)
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_1:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_643 ,
        cs_addr_2 => \ShiftReg_1:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_1:bSR:status_0\ ,
        route_si => __ONE__ ,
        so_comb => Net_88 ,
        f0_bus_stat_comb => \ShiftReg_1:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_1:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_1:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_1:bSR:status_5\ ,
        clk_en => Net_2013 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000111100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2013)

statusicell: Name =\ShiftReg_1:bSR:StsReg\
    PORT MAP (
        clock => Net_643 ,
        status_6 => \ShiftReg_1:bSR:status_6\ ,
        status_5 => \ShiftReg_1:bSR:status_5\ ,
        status_4 => \ShiftReg_1:bSR:status_4\ ,
        status_3 => \ShiftReg_1:bSR:status_3\ ,
        status_0 => \ShiftReg_1:bSR:status_0\ ,
        clk_en => Net_2013 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2013)

controlcell: Name =\ShiftReg_1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_643 ,
        control_7 => \ShiftReg_1:bSR:control_7\ ,
        control_6 => \ShiftReg_1:bSR:control_6\ ,
        control_5 => \ShiftReg_1:bSR:control_5\ ,
        control_4 => \ShiftReg_1:bSR:control_4\ ,
        control_3 => \ShiftReg_1:bSR:control_3\ ,
        control_2 => \ShiftReg_1:bSR:control_2\ ,
        control_1 => \ShiftReg_1:bSR:control_1\ ,
        control_0 => \ShiftReg_1:bSR:ctrl_clk_enable\ ,
        clk_en => Net_2013 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2013)

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = !(Net_643) => Global
            Clock Enable: PosEdge(Net_1133)
        Main Equation            : 2 pterms
        (
              Net_924 * \PWM_1:PWMUDB:control_7\ * !\PWM_1:PWMUDB:trig_last\
            + \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:runmode_enable\ * 
              !\PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_643) => Global
            Clock Enable: PosEdge(Net_1133)
        Main Equation            : 1 pterm
        (
              Net_924
        );
        Output = \PWM_1:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2788, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_643) => Global
            Clock Enable: PosEdge(Net_1133)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:cmp1_eq\ * 
              !\PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_2788 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2013, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3681 * !Net_1133
        );
        Output = Net_2013 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: NegEdge(Net_1133)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_643 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_1:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        ce1_comb => \PWM_1:PWMUDB:cmp2_eq\ ,
        cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
        clk_en => Net_1133 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1133)

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_643 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ ,
        clk_en => Net_1133 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_1133)

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ShiftReg_1:bSR:load_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: PosEdge(Net_2013)
        Main Equation            : 1 pterm
        (
              Net_2788
        );
        Output = \ShiftReg_1:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_985, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_3681 * Net_643_local
        );
        Output = Net_985 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ShiftReg_1:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2788 * !\ShiftReg_1:bSR:load_reg\
        );
        Output = \ShiftReg_1:bSR:status_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_3137 ,
        cs_addr_2 => \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_1596 ,
        chain_in => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PulseConvert_1:out_sample\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1587) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1585 * \PulseConvert_1:in_sample\ * 
              !\PulseConvert_1:out_sample\
            + Net_278
        );
        Output = \PulseConvert_1:out_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1585, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1587) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_278 * !\PulseConvert_1:out_sample\
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = Net_1585 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_129, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_38 * Net_3681 * Net_643_local
            + Net_38 * !Net_31
        );
        Output = Net_129 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PulseConvert_1:in_sample\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_278
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:in_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_3137 ,
        cs_addr_2 => \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_1596 ,
        chain_in => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_436_9, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * Net_436_8 * 
              \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ * Net_3553
            + Net_436_9 * !Net_3553
        );
        Output = Net_436_9 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_436_8, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              Net_3553
            + Net_436_8 * !Net_3553
        );
        Output = Net_436_8 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1802, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_436_9 * !Net_436_8
            + !Net_436_9 * !\MODULE_19:g1:a0:gx:u0:gt_8\ * 
              \MODULE_19:g1:a0:gx:u0:lt_5\
            + !Net_436_9 * !\MODULE_19:g1:a0:gx:u0:gt_8\ * 
              \MODULE_19:g1:a0:gx:u0:lt_2\
        );
        Output = Net_1802 (fanout=11)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=Net_2776, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1802 * Net_1804 * Net_3553
        );
        Output = Net_2776 (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_436_0, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              !Net_1802 * Net_436_0 * Net_3553
            + Net_1802 * !Net_436_0 * Net_3553
        );
        Output = Net_436_0 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_436_1, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * Net_436_0 * Net_3553
            + Net_436_1 * !Net_3553
        );
        Output = Net_436_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MODULE_19:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_436_2 * Net_436_1 * Net_436_0
        );
        Output = \MODULE_19:g1:a0:gx:u0:lt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_436_2, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * Net_436_1 * Net_436_0 * Net_3553
            + Net_436_2 * !Net_3553
        );
        Output = Net_436_2 (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Pixel_ShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_3863 ,
        f1_load => Net_3330 ,
        f0_bus_stat_comb => \Pixel_ShiftReg:bSR:status_4\ ,
        f0_blk_stat_comb => \Pixel_ShiftReg:bSR:status_3\ ,
        f1_bus_stat_comb => \Pixel_ShiftReg:bSR:status_6\ ,
        f1_blk_stat_comb => \Pixel_ShiftReg:bSR:status_5\ ,
        clk_en => Net_2776 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000111100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2776)

statusicell: Name =\Pixel_ShiftReg:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Pixel_ShiftReg:bSR:status_6\ ,
        status_5 => \Pixel_ShiftReg:bSR:status_5\ ,
        status_4 => \Pixel_ShiftReg:bSR:status_4\ ,
        status_3 => \Pixel_ShiftReg:bSR:status_3\ ,
        status_1 => Net_3330 ,
        interrupt => Net_4214 ,
        clk_en => Net_2776 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2776)

controlcell: Name =\Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Pixel_ShiftReg:bSR:control_7\ ,
        control_6 => \Pixel_ShiftReg:bSR:control_6\ ,
        control_5 => \Pixel_ShiftReg:bSR:control_5\ ,
        control_4 => \Pixel_ShiftReg:bSR:control_4\ ,
        control_3 => \Pixel_ShiftReg:bSR:control_3\ ,
        control_2 => \Pixel_ShiftReg:bSR:control_2\ ,
        control_1 => \Pixel_ShiftReg:bSR:control_1\ ,
        control_0 => \Pixel_ShiftReg:bSR:ctrl_clk_enable\ ,
        clk_en => Net_2776 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2776)

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_436_7, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * Net_436_6 * Net_436_5 * Net_436_4 * Net_436_3 * 
              Net_436_2 * Net_436_1 * Net_436_0 * Net_3553
            + Net_436_7 * !Net_3553
        );
        Output = Net_436_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_436_6, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * Net_436_5 * Net_436_4 * Net_436_3 * Net_436_2 * 
              Net_436_1 * Net_436_0 * Net_3553
            + Net_436_6 * !Net_3553
        );
        Output = Net_436_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_436_5, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * Net_436_4 * Net_436_3 * Net_436_2 * Net_436_1 * 
              Net_436_0 * Net_3553
            + Net_436_5 * !Net_3553
        );
        Output = Net_436_5 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_436_4, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * Net_436_3 * Net_436_2 * Net_436_1 * Net_436_0 * 
              Net_3553
            + Net_436_4 * !Net_3553
        );
        Output = Net_436_4 (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_436_7 * Net_436_6 * Net_436_5 * Net_436_4 * Net_436_3 * 
              Net_436_2 * Net_436_1 * Net_436_0
        );
        Output = \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_19:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_436_5 * Net_436_4 * Net_436_3
        );
        Output = \MODULE_19:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_436_3, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1804)
        Main Equation            : 2 pterms
        (
              Net_1802 * Net_436_2 * Net_436_1 * Net_436_0 * Net_3553
            + Net_436_3 * !Net_3553
        );
        Output = Net_436_3 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MODULE_19:g1:a0:gx:u0:gt_8\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_436_8 * Net_436_7
            + Net_436_8 * Net_436_6
        );
        Output = \MODULE_19:g1:a0:gx:u0:gt_8\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =\Sync_2:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_6153_local ,
        out => Net_1804 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1596, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_246
        );
        Output = Net_1596 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_6354_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_6354_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_6354_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_6354_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_6354_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_6354_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_6354_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_3137 ,
        cs_addr_2 => \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_1596 ,
        so_comb => Net_4958 ,
        chain_out => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_3330, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_3330 * !Net_4214
            + !Net_4214 * Net_3354_2 * Net_3354_1 * Net_3354_0
        );
        Output = Net_3330 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_477_9, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_477_9
            + Net_246 * Net_477_8 * 
              \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_477_9 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_151, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_158
            + !Net_178 * Net_88
        );
        Output = Net_151 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_1133, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_640 * !Net_1133
            + Net_640 * \FreqDiv_2:not_last_reset\ * !\FreqDiv_2:count_0\
        );
        Output = Net_1133 (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_2:count_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_640 * \FreqDiv_2:not_last_reset\
        );
        Output = \FreqDiv_2:count_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_2:not_last_reset\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_643) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_640 * !\FreqDiv_2:not_last_reset\
        );
        Output = \FreqDiv_2:not_last_reset\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_895, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1133
        );
        Output = Net_895 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => Net_3137 ,
        cs_addr_2 => \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_1596 ,
        f0_bus_stat_comb => \Pixel_ShiftReg_1:bSR:status_4\ ,
        f0_blk_stat_comb => \Pixel_ShiftReg_1:bSR:status_3\ ,
        f1_bus_stat_comb => \Pixel_ShiftReg_1:bSR:status_6\ ,
        f1_blk_stat_comb => \Pixel_ShiftReg_1:bSR:status_5\ ,
        chain_in => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\

controlcell: Name =\LCD_WR_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LCD_WR_REG:control_7\ ,
        control_6 => \LCD_WR_REG:control_6\ ,
        control_5 => \LCD_WR_REG:control_5\ ,
        control_4 => \LCD_WR_REG:control_4\ ,
        control_3 => Net_640 ,
        control_2 => Net_178 ,
        control_1 => Net_31 ,
        control_0 => Net_38 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_18:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_477_5 * Net_477_4
        );
        Output = \MODULE_18:g1:a0:gx:u0:gt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3354_2, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2776)
        Main Equation            : 1 pterm
        (
              Net_3354_1 * Net_3354_0
        );
        Output = Net_3354_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3354_1, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2776)
        Main Equation            : 1 pterm
        (
              Net_3354_0
        );
        Output = Net_3354_1 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=Net_3354_0, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2776)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_3354_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_3137 ,
        control_7 => \Pixel_ShiftReg_1:bSR:control_7\ ,
        control_6 => \Pixel_ShiftReg_1:bSR:control_6\ ,
        control_5 => \Pixel_ShiftReg_1:bSR:control_5\ ,
        control_4 => \Pixel_ShiftReg_1:bSR:control_4\ ,
        control_3 => \Pixel_ShiftReg_1:bSR:control_3\ ,
        control_2 => \Pixel_ShiftReg_1:bSR:control_2\ ,
        control_1 => \Pixel_ShiftReg_1:bSR:control_1\ ,
        control_0 => \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_18:g1:a0:gx:u0:gt_8\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_477_8 * Net_477_7
            + Net_477_8 * Net_477_6
        );
        Output = \MODULE_18:g1:a0:gx:u0:gt_8\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cy_srff_2, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_477_9 * !Net_477_8 * !cy_srff_2
            + !Net_477_9 * !Net_477_2 * !cy_srff_2 * 
              !\MODULE_18:g1:a0:gx:u0:gt_8\ * !\MODULE_18:g1:a0:gx:u0:gt_5\
            + !Net_477_9 * !cy_srff_2 * !\MODULE_18:g1:a0:gx:u0:gt_8\ * 
              \MODULE_18:g1:a0:gx:u0:lt_5\
            + Net_4958
        );
        Output = cy_srff_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_477_8, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_246 * !Net_477_8 * 
              \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_246 * Net_477_8 * 
              !\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_477_8 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_5020 ,
        out => Net_3553 ,
        clk_en => Net_1804 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1804)

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_5020, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * !Net_1658_9 * !Net_1658_8 * cy_srff_2 * 
              \MODULE_17:g1:a0:gx:u0:lt_5\
            + !Vblank_Signal * !Net_1658_9 * cy_srff_2 * 
              \MODULE_17:g1:a0:gx:u0:lt_8\
        );
        Output = Net_5020 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1658_9, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_1658_8 * 
              \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Vblank_Signal * Net_1658_9
        );
        Output = Net_1658_9 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1658_8, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * !Net_1658_8 * 
              \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + !Vblank_Signal * Net_1658_8 * 
              !\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_1658_8 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1658_7 * Net_1658_6 * Net_1658_5 * Net_1658_4 * Net_1658_3 * 
              Net_1658_2 * Net_1658_1 * Net_1658_0
        );
        Output = \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1658_5, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_1658_4 * Net_1658_3 * Net_1658_2 * 
              Net_1658_1 * Net_1658_0
            + Vblank_Signal * Net_1658_5
        );
        Output = Net_1658_5 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MODULE_17:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1658_5 * Net_1658_4
        );
        Output = \MODULE_17:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1658_7, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_1658_6 * Net_1658_5 * Net_1658_4 * 
              Net_1658_3 * Net_1658_2 * Net_1658_1 * Net_1658_0
            + Vblank_Signal * Net_1658_7
        );
        Output = Net_1658_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1658_4, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_1658_3 * Net_1658_2 * Net_1658_1 * 
              Net_1658_0
            + Vblank_Signal * Net_1658_4
        );
        Output = Net_1658_4 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1658_6, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_1658_5 * Net_1658_4 * Net_1658_3 * 
              Net_1658_2 * Net_1658_1 * Net_1658_0
            + Vblank_Signal * Net_1658_6
        );
        Output = Net_1658_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1658_1, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * !Net_1658_1 * Net_1658_0
            + !Vblank_Signal * Net_1658_1 * !Net_1658_0
        );
        Output = Net_1658_1 (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_148, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_6
            + !Net_178 * Net_88
        );
        Output = Net_148 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_153, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_154
            + !Net_178 * Net_88
        );
        Output = Net_153 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_146, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_8
            + !Net_178 * Net_88
        );
        Output = Net_146 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3681, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_643) => Global
            Clock Enable: PosEdge(Net_1133)
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:cmp2_eq\ * 
              !\PWM_1:PWMUDB:cmp2_less\
        );
        Output = Net_3681 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_6354 ,
        out => Net_6354_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_149, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5
            + !Net_178 * Net_88
        );
        Output = Net_149 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_147, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7
            + !Net_178 * Net_88
        );
        Output = Net_147 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MODULE_15:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_269_2 * !Net_269_1 * !Net_269_0
        );
        Output = \MODULE_15:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_269_2, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_269_2
            + Vblank_Signal * Net_269_1 * Net_269_0
        );
        Output = Net_269_2 (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6354_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_152, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1
            + !Net_178 * Net_88
        );
        Output = Net_152 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_150, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_3
            + !Net_178 * Net_88
        );
        Output = Net_150 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_6354_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LCD_Data_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_8 ,
        control_6 => Net_7 ,
        control_5 => Net_6 ,
        control_4 => Net_5 ,
        control_3 => Net_3 ,
        control_2 => Net_158 ,
        control_1 => Net_1 ,
        control_0 => Net_154 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_269_4, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_269_4
            + Vblank_Signal * Net_269_3 * Net_269_2 * Net_269_1 * Net_269_0
        );
        Output = Net_269_4 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_269_1, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Vblank_Signal * !Net_269_1 * Net_269_0
            + Vblank_Signal * Net_269_1 * !Net_269_0
        );
        Output = Net_269_1 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_269_5, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_269_5
            + Vblank_Signal * Net_269_4 * Net_269_3 * Net_269_2 * Net_269_1 * 
              Net_269_0
        );
        Output = Net_269_5 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MODULE_15:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_269_5 * !Net_269_4
            + !Net_269_5 * !Net_269_3
        );
        Output = \MODULE_15:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_15:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_269_7 * !Net_269_6
        );
        Output = \MODULE_15:g1:a0:gx:u0:gt_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_269_6, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_269_6
            + Vblank_Signal * Net_269_5 * Net_269_4 * Net_269_3 * Net_269_2 * 
              Net_269_1 * Net_269_0
        );
        Output = Net_269_6 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_269_7, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_269_7 * !Vblank_Signal
            + Vblank_Signal * Net_269_6 * Net_269_5 * Net_269_4 * Net_269_3 * 
              Net_269_2 * Net_269_1 * Net_269_0
        );
        Output = Net_269_7 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_269_3, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_269_3
            + Vblank_Signal * Net_269_2 * Net_269_1 * Net_269_0
        );
        Output = Net_269_3 (fanout=6)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_477_4, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_477_4
            + Net_246 * Net_477_3 * Net_477_2 * Net_477_1 * Net_477_0
        );
        Output = Net_477_4 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_477_6, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_477_6
            + Net_246 * Net_477_5 * Net_477_4 * Net_477_3 * Net_477_2 * 
              Net_477_1 * Net_477_0
        );
        Output = Net_477_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_477_7 * Net_477_6 * Net_477_5 * Net_477_4 * Net_477_3 * 
              Net_477_2 * Net_477_1 * Net_477_0
        );
        Output = \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_477_2, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_477_2
            + Net_246 * Net_477_1 * Net_477_0
        );
        Output = Net_477_2 (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_18:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_477_5
            + !Net_477_4 * !Net_477_3
        );
        Output = \MODULE_18:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_477_0, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_246 * !Net_477_0
        );
        Output = Net_477_0 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_477_7, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_477_7
            + Net_246 * Net_477_6 * Net_477_5 * Net_477_4 * Net_477_3 * 
              Net_477_2 * Net_477_1 * Net_477_0
        );
        Output = Net_477_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_477_5, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_477_5
            + Net_246 * Net_477_4 * Net_477_3 * Net_477_2 * Net_477_1 * 
              Net_477_0
        );
        Output = Net_477_5 (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\Pixel_ShiftReg_1:bSR:StsReg\
    PORT MAP (
        clock => Net_3137 ,
        status_6 => \Pixel_ShiftReg_1:bSR:status_6\ ,
        status_5 => \Pixel_ShiftReg_1:bSR:status_5\ ,
        status_4 => \Pixel_ShiftReg_1:bSR:status_4\ ,
        status_3 => \Pixel_ShiftReg_1:bSR:status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_1658_2, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_1658_1 * Net_1658_0
            + Vblank_Signal * Net_1658_2
        );
        Output = Net_1658_2 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1658_3, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Vblank_Signal * Net_1658_2 * Net_1658_1 * Net_1658_0
            + Vblank_Signal * Net_1658_3
        );
        Output = Net_1658_3 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_269_0, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Vblank_Signal * !Net_269_0
        );
        Output = Net_269_0 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1658_0, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_246)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Vblank_Signal * !Net_1658_0
        );
        Output = Net_1658_0 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_6349, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_6349 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MODULE_16:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_255_5 * !Net_255_4
        );
        Output = \MODULE_16:g1:a0:gx:u0:gt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MODULE_16:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_255_5 * !Net_255_4 * !Net_255_3
        );
        Output = \MODULE_16:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Vblank_Signal, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Vblank_Signal * !\MODULE_16:g1:a0:gx:u0:gt_7\ * 
              \MODULE_16:g1:a0:gx:u0:lt_5\ * !\MODULE_16:g1:a0:gx:u0:gt_5\
            + !Vblank_Signal * !\MODULE_16:g1:a0:gx:u0:gt_7\ * 
              !\MODULE_16:g1:a0:gx:u0:gt_5\ * !\MODULE_16:g1:a0:gx:u0:gt_2\
            + Net_269_5
            + \MODULE_15:g1:a0:gx:u0:gt_7\
            + !\MODULE_15:g1:a0:gx:u0:lt_5\ * \MODULE_15:g1:a0:gx:u0:gt_2\
        );
        Output = Vblank_Signal (fanout=22)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_16:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_255_7 * !Net_255_6
        );
        Output = \MODULE_16:g1:a0:gx:u0:gt_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_255_7, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_255_6 * Net_255_5 * Net_255_4 * Net_255_3 * 
              Net_255_2 * Net_255_1 * Net_255_0
            + Net_246 * Net_255_7
        );
        Output = Net_255_7 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_255_4, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_255_3 * Net_255_2 * Net_255_1 * Net_255_0
            + Net_246 * Net_255_4
        );
        Output = Net_255_4 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MODULE_17:g1:a0:gx:u0:lt_8\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1658_8 * !Net_1658_7
            + !Net_1658_8 * !Net_1658_6
        );
        Output = \MODULE_17:g1:a0:gx:u0:lt_8\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_255_0, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_246 * !Net_255_0
        );
        Output = Net_255_0 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MODULE_16:g1:a0:gx:u0:gt_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_255_2
            + Net_255_1 * Net_255_0
        );
        Output = \MODULE_16:g1:a0:gx:u0:gt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_255_2, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_255_1 * Net_255_0
            + Net_246 * Net_255_2
        );
        Output = Net_255_2 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_255_6, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_255_5 * Net_255_4 * Net_255_3 * Net_255_2 * 
              Net_255_1 * Net_255_0
            + Net_246 * Net_255_6
        );
        Output = Net_255_6 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_255_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * !Net_255_1 * Net_255_0
            + !Net_246 * Net_255_1 * !Net_255_0
        );
        Output = Net_255_1 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_255_3, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_255_2 * Net_255_1 * Net_255_0
            + Net_246 * Net_255_3
        );
        Output = Net_255_3 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_255_5, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_374) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_255_4 * Net_255_3 * Net_255_2 * Net_255_1 * 
              Net_255_0
            + Net_246 * Net_255_5
        );
        Output = Net_255_5 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_477_3, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_246 * Net_477_3
            + Net_246 * Net_477_2 * Net_477_1 * Net_477_0
        );
        Output = Net_477_3 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_477_1, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_246 * !Net_477_1 * Net_477_0
            + Net_246 * Net_477_1 * !Net_477_0
        );
        Output = Net_477_1 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Pixel_ISR
        PORT MAP (
            interrupt => Net_4214 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =VSync_ISR
        PORT MAP (
            interrupt => Vblank_Signal );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_924 ,
            termin => zero ,
            termout => Net_278 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =ShiftReg_DMA
        PORT MAP (
            dmareq => Net_4214 ,
            termin => zero ,
            termout => Net_1955 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_6354 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_6349 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LCD_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_2(0)__PA ,
        pin_input => Net_151 ,
        pad => LCD_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LCD_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_3(0)__PA ,
        pin_input => Net_150 ,
        pad => LCD_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LCD_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_4(0)__PA ,
        pin_input => Net_149 ,
        pad => LCD_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LCD_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_5(0)__PA ,
        pin_input => Net_148 ,
        pad => LCD_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LCD_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_6(0)__PA ,
        pin_input => Net_147 ,
        pad => LCD_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LCD_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_7(0)__PA ,
        pin_input => Net_146 ,
        pad => LCD_7(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Composite_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Composite_Pin(0)__PA ,
        analog_term => Net_245 ,
        pad => Composite_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_8(0)__PA ,
        pin_input => Vblank_Signal ,
        pad => Pin_8(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_9(0)__PA ,
        pad => Pin_9(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_10(0)__PA ,
        pad => Pin_10(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_11(0)__PA ,
        pad => Pin_11(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_12(0)__PA ,
        pad => Pin_12(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_13(0)__PA ,
        pad => Pin_13(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_14(0)__PA ,
        pad => Pin_14(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pin_input => Net_895 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        pin_input => Net_924 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        pin_input => Net_985 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        pin_input => Net_1585 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_5(0)__PA ,
        pin_input => Net_2788 ,
        pad => Pin_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_6(0)__PA ,
        pin_input => Net_88 ,
        pad => Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7(0)__PA ,
        pin_input => Net_2013 ,
        pad => Pin_7(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=1]: 
Pin : Name = LCD_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_RST(0)__PA ,
        pad => LCD_RST(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LCD_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_CS(0)__PA ,
        pad => LCD_CS(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LCD_RS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_RS(0)__PA ,
        pad => LCD_RS(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = LCD_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_0(0)__PA ,
        pin_input => Net_153 ,
        pad => LCD_0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LCD_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_1(0)__PA ,
        pin_input => Net_152 ,
        pad => LCD_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = LCD_WR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_WR(0)__PA ,
        pin_input => Net_129 ,
        pad => LCD_WR(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LCD_RD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_RD(0)__PA ,
        pad => LCD_RD(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_6153 ,
            dclk_0 => Net_6153_local ,
            dclk_glb_1 => Net_643 ,
            dclk_1 => Net_643_local ,
            dclk_glb_2 => Net_3137 ,
            dclk_2 => Net_3137_local ,
            dclk_glb_3 => Net_374 ,
            dclk_3 => Net_374_local ,
            dclk_glb_4 => \UART_1:Net_9\ ,
            dclk_4 => \UART_1:Net_9_local\ ,
            dclk_glb_5 => Net_1587 ,
            dclk_5 => Net_1587_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => Net_245 ,
            vminus => Net_3864 ,
            out => Net_3863 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\Trigger_Comp:ctComp\
        PORT MAP (
            vplus => Net_245 ,
            vminus => Net_247 ,
            out => Net_246 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_3864 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\Trigger_Reference:viDAC8\
        PORT MAP (
            vout => Net_247 ,
            iout => \Trigger_Reference:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_6354)
     |   1 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_6349)
     |   2 |     * |      NONE |         CMOS_OUT |         LCD_2(0) | In(Net_151)
     |   3 |     * |      NONE |         CMOS_OUT |         LCD_3(0) | In(Net_150)
     |   4 |     * |      NONE |         CMOS_OUT |         LCD_4(0) | In(Net_149)
     |   5 |     * |      NONE |         CMOS_OUT |         LCD_5(0) | In(Net_148)
     |   6 |     * |      NONE |         CMOS_OUT |         LCD_6(0) | In(Net_147)
     |   7 |     * |      NONE |         CMOS_OUT |         LCD_7(0) | In(Net_146)
-----+-----+-------+-----------+------------------+------------------+------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG | Composite_Pin(0) | Analog(Net_245)
     |   1 |     * |      NONE |         CMOS_OUT |         Pin_8(0) | In(Vblank_Signal)
     |   2 |     * |      NONE |         CMOS_OUT |         Pin_9(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        Pin_10(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |        Pin_11(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |        Pin_12(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |        Pin_13(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |        Pin_14(0) | 
-----+-----+-------+-----------+------------------+------------------+------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |         Pin_1(0) | In(Net_895)
     |   1 |     * |      NONE |         CMOS_OUT |         Pin_2(0) | In(Net_924)
     |   2 |     * |      NONE |         CMOS_OUT |         Pin_3(0) | In(Net_985)
     |   3 |     * |      NONE |         CMOS_OUT |         Pin_4(0) | In(Net_1585)
     |   4 |     * |      NONE |         CMOS_OUT |         Pin_5(0) | In(Net_2788)
     |   5 |     * |      NONE |         CMOS_OUT |         Pin_6(0) | In(Net_88)
     |   6 |     * |      NONE |         CMOS_OUT |         Pin_7(0) | In(Net_2013)
-----+-----+-------+-----------+------------------+------------------+------------------
   6 |   1 |     * |      NONE |         CMOS_OUT |       LCD_RST(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |        LCD_CS(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        LCD_RS(0) | 
-----+-----+-------+-----------+------------------+------------------+------------------
  12 |   4 |     * |      NONE |         CMOS_OUT |         LCD_0(0) | In(Net_153)
     |   5 |     * |      NONE |         CMOS_OUT |         LCD_1(0) | In(Net_152)
-----+-----+-------+-----------+------------------+------------------+------------------
  15 |   4 |     * |      NONE |         CMOS_OUT |        LCD_WR(0) | In(Net_129)
     |   5 |     * |      NONE |         CMOS_OUT |        LCD_RD(0) | 
----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.130ms
Digital Placement phase: Elapsed time ==> 4s.937ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Composite_Decoder_r.vh2" --pcf-path "Composite_Decoder.pco" --des-name "Composite_Decoder" --dsf-path "Composite_Decoder.dsf" --sdc-path "Composite_Decoder.sdc" --lib-path "Composite_Decoder_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.927ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.354ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: Composite_Decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\jrdia\OneDrive\Sync\Documents\GitHub\PSoC-Composite-Decoder\Composite_Decoder.cydsn\Composite_Decoder_timing.html)
Timing report is in Composite_Decoder_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.441ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 15s.607ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 15s.608ms
API generation phase: Elapsed time ==> 3s.474ms
Dependency generation phase: Elapsed time ==> 0s.032ms
Cleanup phase: Elapsed time ==> 0s.002ms
