
---------- Begin Simulation Statistics ----------
final_tick                                 2846174500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207506                       # Simulator instruction rate (inst/s)
host_mem_usage                                 894188                       # Number of bytes of host memory used
host_op_rate                                   236982                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.35                       # Real time elapsed on the host
host_tick_rate                               61401045                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9618678                       # Number of instructions simulated
sim_ops                                      10985031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002846                       # Number of seconds simulated
sim_ticks                                  2846174500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.278628                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1128248                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1136446                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27617                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1725838                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              78531                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           80680                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2149                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2633799                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  348797                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          655                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4478845                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3681280                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24735                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2418242                       # Number of branches committed
system.cpu.commit.bw_lim_events                571570                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          986327                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9622808                       # Number of instructions committed
system.cpu.commit.committedOps               10989161                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5373488                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.045070                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.636426                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2313658     43.06%     43.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       890634     16.57%     59.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       546838     10.18%     69.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       400263      7.45%     77.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       233433      4.34%     81.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       237212      4.41%     86.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       147450      2.74%     88.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        32430      0.60%     89.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       571570     10.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5373488                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               322766                       # Number of function calls committed.
system.cpu.commit.int_insts                   9549744                       # Number of committed integer instructions.
system.cpu.commit.loads                       1247692                       # Number of loads committed
system.cpu.commit.membars                         270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          589      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8387352     76.32%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68608      0.62%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                9      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7468      0.07%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           9555      0.09%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          48762      0.44%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         43570      0.40%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        20577      0.19%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          20138      0.18%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         29626      0.27%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2058      0.02%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1298      0.01%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3092      0.03%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2365      0.02%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               5      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.02%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247692     11.35%     90.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1094461      9.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10989161                       # Class of committed instruction
system.cpu.commit.refs                        2342153                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    256840                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9618678                       # Number of Instructions Simulated
system.cpu.committedOps                      10985031                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.591802                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.591802                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1220554                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2945                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1120191                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12175938                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1808610                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2304933                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25111                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 10232                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                149474                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2633799                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1952609                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3451031                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7646                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10837727                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   55986                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.462691                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2029658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1555576                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.903911                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5508682                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.243594                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.847174                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2850811     51.75%     51.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   179969      3.27%     55.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   482346      8.76%     63.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   449841      8.17%     71.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   164901      2.99%     74.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   381693      6.93%     81.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   270965      4.92%     86.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   154045      2.80%     89.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   574111     10.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5508682                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          183668                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27321                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2502166                       # Number of branches executed
system.cpu.iew.exec_nop                          6271                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.060569                       # Inst execution rate
system.cpu.iew.exec_refs                      2539562                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1158268                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  251616                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1342372                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                442                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3189                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1216441                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11976426                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1381294                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             46770                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11729480                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1688                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 19023                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25111                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 22369                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           271                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            38162                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        69483                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        94680                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       121980                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            327                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17486                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9835                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11236491                       # num instructions consuming a value
system.cpu.iew.wb_count                      11639643                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.520257                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5845864                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.044787                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11650654                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13168984                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8488910                       # number of integer regfile writes
system.cpu.ipc                               1.689755                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.689755                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               600      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8903868     75.61%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                90769      0.77%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    15      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7486      0.06%     76.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               11869      0.10%     76.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               56302      0.48%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              48940      0.42%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           20586      0.17%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               23883      0.20%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              39779      0.34%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3208      0.03%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1342      0.01%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3155      0.03%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2409      0.02%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1989      0.02%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1391635     11.82%     90.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1168410      9.92%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11776250                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      120754                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010254                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   38997     32.29%     32.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.01%     32.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     32.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     32.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     32.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     32.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                15197     12.59%     44.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               473      0.39%     45.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     7      0.01%     45.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                10829      8.97%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.01%     54.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     11      0.01%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     54.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22659     18.76%     73.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32554     26.96%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11579336                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28576393                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11351534                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12508161                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11969713                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11776250                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 442                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          985123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2553                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            113                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       714026                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5508682                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.137762                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.045362                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1459510     26.49%     26.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1181578     21.45%     47.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              871485     15.82%     63.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              781390     14.18%     77.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              334908      6.08%     84.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              391734      7.11%     91.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              281182      5.10%     96.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              133022      2.41%     98.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               73873      1.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5508682                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.068785                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 317068                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             608096                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       288109                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            447434                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            113182                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           103550                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1342372                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1216441                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8372072                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 154088                       # number of misc regfile writes
system.cpu.numCycles                          5692350                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  400554                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11889111                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 218425                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1870723                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4750                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8405                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19594026                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12079039                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13042043                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2385825                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 158678                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25111                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                432934                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1152932                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13526843                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         393535                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              19517                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    688501                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            459                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           413190                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     16776015                       # The number of ROB reads
system.cpu.rob.rob_writes                    24086560                       # The number of ROB writes
system.cpu.timesIdled                            2133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   326017                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  220554                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9183                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        25518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        53072                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5340                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3769                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3769                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5340                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            74                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       582976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  582976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9183                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9183    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9183                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11121000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48054750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2846174500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             22871                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2458                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13609                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4573                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4573                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3472                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19400                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          110                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          110                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        71225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       379456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2139072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2518528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            27555                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000109                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010434                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27552     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              27555                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           38444000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36014999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5207997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2846174500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1138                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17197                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18335                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1138                       # number of overall hits
system.l2.overall_hits::.cpu.data               17197                       # number of overall hits
system.l2.overall_hits::total                   18335                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6776                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9110                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2334                       # number of overall misses
system.l2.overall_misses::.cpu.data              6776                       # number of overall misses
system.l2.overall_misses::total                  9110                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    182448000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    521135000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        703583000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    182448000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    521135000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       703583000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23973                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27445                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23973                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27445                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.672235                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282651                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.331937                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.672235                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282651                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.331937                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78169.665810                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76908.943329                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77231.942920                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78169.665810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76908.943329                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77231.942920                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9110                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9110                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    159118000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    453375000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    612493000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    159118000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    453375000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    612493000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.672235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.282651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.331937                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.672235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.282651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.331937                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68173.950300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66908.943329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67233.040615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68173.950300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66908.943329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67233.040615                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9450                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9450                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2458                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2458                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2458                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2458                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               804                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   804                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3769                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3769                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    290889500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     290889500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.824185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.824185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77179.490581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77179.490581                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3769                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3769                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    253199500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    253199500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.824185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.824185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67179.490581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67179.490581                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1138                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1138                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    182448000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    182448000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.672235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.672235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78169.665810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78169.665810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    159118000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    159118000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.672235                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.672235                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68173.950300                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68173.950300                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16393                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16393                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3007                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3007                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    230245500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    230245500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19400                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19400                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.155000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.155000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76569.837047                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76569.837047                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3007                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3007                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    200175500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    200175500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.155000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.155000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66569.837047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66569.837047                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                36                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           74                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              74                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          110                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           110                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.672727                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.672727                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1522500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1522500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.672727                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.672727                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 20574.324324                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20574.324324                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2846174500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6365.914889                       # Cycle average of tags in use
system.l2.tags.total_refs                       52995                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9208                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.755321                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      46.846560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1694.335118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4624.733211                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.035284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.048568                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          424                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          429                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8097                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.069977                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    433768                       # Number of tag accesses
system.l2.tags.data_accesses                   433768                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2846174500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         149312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         433664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             582976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       149312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        149312                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9109                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          52460592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         152367327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             204827919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     52460592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52460592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         52460592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        152367327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            204827919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18776                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9109                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9109                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     67591500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               238385250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7420.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26170.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7832                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9109                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    459.443038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   276.126084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.325585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          318     25.16%     25.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          245     19.38%     44.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          138     10.92%     55.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           68      5.38%     60.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           56      4.43%     65.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           37      2.93%     68.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           38      3.01%     71.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           30      2.37%     73.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          334     26.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1264                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 582976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  582976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       204.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    204.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2846084000                       # Total gap between requests
system.mem_ctrls.avgGap                     312447.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       149312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       433664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 52460592.279215484858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 152367326.739804595709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     63153500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    175231750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27069.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25860.65                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    85.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4740960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2489520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31673040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     224343600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        415542540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        743000640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1421790300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.544318                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1927030750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     94900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    824243750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4376820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2307360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33365220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     224343600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        391424130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        763310880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1419128010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        498.608926                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1979652750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     94900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    771621750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2846174500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1948363                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1948363                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1948363                       # number of overall hits
system.cpu.icache.overall_hits::total         1948363                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4246                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4246                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4246                       # number of overall misses
system.cpu.icache.overall_misses::total          4246                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    244298500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    244298500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    244298500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    244298500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1952609                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1952609                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1952609                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1952609                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002175                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002175                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002175                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002175                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57536.151672                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57536.151672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57536.151672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57536.151672                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2458                       # number of writebacks
system.cpu.icache.writebacks::total              2458                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          774                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          774                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          774                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          774                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3472                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3472                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3472                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    199737000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    199737000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    199737000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    199737000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001778                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001778                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001778                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001778                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57527.937788                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57527.937788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57527.937788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57527.937788                       # average overall mshr miss latency
system.cpu.icache.replacements                   2458                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1948363                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1948363                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4246                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4246                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    244298500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    244298500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1952609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1952609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57536.151672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57536.151672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          774                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          774                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    199737000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    199737000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001778                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001778                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57527.937788                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57527.937788                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2846174500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           964.986305                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1951834                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3471                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            562.326131                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   964.986305                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.942369                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.942369                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1013                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.989258                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3908689                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3908689                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2846174500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2846174500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2846174500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2846174500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2846174500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2306722                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2306722                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2308351                       # number of overall hits
system.cpu.dcache.overall_hits::total         2308351                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        68557                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68557                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        68585                       # number of overall misses
system.cpu.dcache.overall_misses::total         68585                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2805359999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2805359999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2805359999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2805359999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2375279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2375279                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2376936                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2376936                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028863                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028854                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028854                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40920.110259                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40920.110259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40903.404520                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40903.404520                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        32764                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             271                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   120.900369                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9450                       # number of writebacks
system.cpu.dcache.writebacks::total              9450                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        44506                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44506                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44506                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44506                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        24051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24078                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24078                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    740944499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    740944499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    741490499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    741490499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010126                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010126                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010130                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010130                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30807.222111                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30807.222111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30795.352563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30795.352563                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23059                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1239584                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1239584                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        41140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         41140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1188163000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1188163000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1280724                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1280724                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28880.967428                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28880.967428                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21772                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21772                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    431448500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    431448500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22276.357910                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22276.357910                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1066977                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1066977                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27339                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27339                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1614834499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1614834499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024983                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024983                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59067.065328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59067.065328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22734                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22734                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4605                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4605                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    307211499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    307211499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66712.594788                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66712.594788                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1629                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1629                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1657                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1657                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016898                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016898                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       546000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       546000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016295                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016295                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 20222.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 20222.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2362500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2362500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 30288.461538                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 30288.461538                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2284500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2284500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 29288.461538                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 29288.461538                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       304000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       304000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.028662                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.028662                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 33777.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33777.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       157500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       157500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.015924                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015924                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        31500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        31500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2846174500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           946.173192                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2333006                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24083                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.873562                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   946.173192                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.923997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.923997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4779117                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4779117                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2846174500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2846174500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
