Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.81 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.82 secs
 
--> Reading design: cpu_checker.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_checker.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_checker"
Output Format                      : NGC
Target Device                      : xc6slx150-2-fgg484

---- Source Options
Top Module Name                    : cpu_checker
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\cpu_checker\cpu_checker.v" into library work
Parsing module <cpu_checker>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu_checker>.
WARNING:HDLCompiler:413 - "C:\Users\Hihiczx\Documents\ISE Project\cpu_checker\cpu_checker.v" Line 91: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Hihiczx\Documents\ISE Project\cpu_checker\cpu_checker.v" Line 112: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Hihiczx\Documents\ISE Project\cpu_checker\cpu_checker.v" Line 152: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Hihiczx\Documents\ISE Project\cpu_checker\cpu_checker.v" Line 201: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Hihiczx\Documents\ISE Project\cpu_checker\cpu_checker.v" Line 245: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Hihiczx\Documents\ISE Project\cpu_checker\cpu_checker.v" Line 304: Result of 4-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_checker>.
    Related source file is "C:\Users\Hihiczx\Documents\ISE Project\cpu_checker\cpu_checker.v".
    Found 3-bit register for signal <cnt>.
    Found 5-bit register for signal <cur>.
    Found finite state machine <FSM_0> for signal <cur>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 93                                             |
    | Inputs             | 16                                             |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <cnt[2]_GND_1_o_add_171_OUT> created at line 304.
    Found 3-bit comparator greater for signal <cnt[2]_PWR_1_o_LessThan_130_o> created at line 244
    Found 3-bit comparator greater for signal <cnt[2]_PWR_1_o_LessThan_171_o> created at line 302
    Found 8-bit comparator greater for signal <n0069> created at line 305
    Found 8-bit comparator greater for signal <n0071> created at line 305
    Found 8-bit comparator lessequal for signal <n0074> created at line 305
    Found 8-bit comparator lessequal for signal <n0076> created at line 305
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cpu_checker> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Registers                                            : 1
 3-bit register                                        : 1
# Comparators                                          : 6
 3-bit comparator greater                              : 2
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 16
 3-bit 2-to-1 multiplexer                              : 16
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 6
 3-bit comparator greater                              : 2
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 16
 3-bit 2-to-1 multiplexer                              : 16
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <cur[1:21]> with one-hot encoding.
--------------------------------
 State | Encoding
--------------------------------
 00000 | 000000000000000000001
 00001 | 000000000000000000010
 00010 | 000000000000000000100
 00011 | 000000000000000001000
 00100 | 000000000000000010000
 00101 | 000000000000000100000
 01101 | 000000000000001000000
 00110 | 000000000000010000000
 00111 | 000000000000100000000
 01000 | 000000000001000000000
 01001 | 000000000010000000000
 01010 | 000000000100000000000
 01011 | 000000001000000000000
 01100 | 000000010000000000000
 01110 | 000000100000000000000
 10000 | 000001000000000000000
 01111 | 000010000000000000000
 10001 | 000100000000000000000
 10010 | 001000000000000000000
 10011 | 010000000000000000000
 10100 | 100000000000000000000
--------------------------------

Optimizing unit <cpu_checker> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_checker, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_checker.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 70
#      LUT2                        : 8
#      LUT3                        : 7
#      LUT4                        : 10
#      LUT5                        : 13
#      LUT6                        : 32
# FlipFlops/Latches                : 23
#      FDR                         : 20
#      FDRE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 9
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx150fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:              23  out of  184304     0%  
 Number of Slice LUTs:                   70  out of  92152     0%  
    Number used as Logic:                70  out of  92152     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     73
   Number with an unused Flip Flop:      50  out of     73    68%  
   Number with an unused LUT:             3  out of     73     4%  
   Number of fully used LUT-FF pairs:    20  out of     73    27%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    338     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.440ns (Maximum Frequency: 155.280MHz)
   Minimum input arrival time before clock: 9.671ns
   Maximum output required time after clock: 4.202ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.440ns (frequency: 155.280MHz)
  Total number of paths / destination ports: 771 / 29
-------------------------------------------------------------------------
Delay:               6.440ns (Levels of Logic = 4)
  Source:            cur_FSM_FFd8 (FF)
  Destination:       cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cur_FSM_FFd8 to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   1.042  cur_FSM_FFd8 (cur_FSM_FFd8)
     LUT4:I0->O            1   0.254   0.682  cur_cur<2>_SW0 (N7)
     LUT6:I5->O           10   0.254   1.236  cur_cur<2> (cur<2>)
     LUT6:I3->O            1   0.235   0.910  _n0324_inv3 (_n0324_inv3)
     LUT6:I3->O            3   0.235   0.765  _n0324_inv5 (_n0324_inv)
     FDRE:CE                   0.302          cnt_0
    ----------------------------------------
    Total                      6.440ns (1.805ns logic, 4.635ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 806 / 49
-------------------------------------------------------------------------
Offset:              9.671ns (Levels of Logic = 6)
  Source:            char<4> (PAD)
  Destination:       cnt_0 (FF)
  Destination Clock: clk rising

  Data Path: char<4> to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.328   1.355  char_4_IBUF (char_4_IBUF)
     LUT3:I0->O            3   0.235   1.042  n007121 (n00712)
     LUT5:I1->O            6   0.254   1.331  n007111 (n0071)
     LUT6:I0->O            9   0.254   1.406  GND_1_o_GND_1_o_OR_48_o (GND_1_o_GND_1_o_OR_48_o)
     LUT6:I1->O            1   0.254   0.910  _n0324_inv3 (_n0324_inv3)
     LUT6:I3->O            3   0.235   0.765  _n0324_inv5 (_n0324_inv)
     FDRE:CE                   0.302          cnt_0
    ----------------------------------------
    Total                      9.671ns (2.862ns logic, 6.809ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 1)
  Source:            cur_FSM_FFd8 (FF)
  Destination:       format_type<1> (PAD)
  Source Clock:      clk rising

  Data Path: cur_FSM_FFd8 to format_type<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   0.765  cur_FSM_FFd8 (cur_FSM_FFd8)
     OBUF:I->O                 2.912          format_type_1_OBUF (format_type<1>)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.440|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.99 secs
 
--> 

Total memory usage is 4502032 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

