<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Edidi Sai Anant | VLSI & Semiconductor Engineering</title>
    <link href="https://fonts.googleapis.com/css2?family=Fira+Code:wght@300;400;500&family=Inter:wght@400;600;700&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <div class="background-grid"></div>

    <header>
        <div class="logo">
            <a href="#">ESA</a>
        </div>
        <nav>
            <ul>
                <li><a href="#about">01. About</a></li>
                <li><a href="#projects">02. Projects</a></li>
                <li><a href="#research">03. Research</a></li>
                <li><a href="#contact">04. Contact</a></li>
            </ul>
        </nav>
    </header>

    <main>
        <section id="hero">
            <div class="hero-content">
                <h1 class="fade-in">Edidi Sai Anant</h1>
                <h2 class="fade-in" style="animation-delay: 0.2s;">Architecting the Future of Semiconductors.</h2>
                <p class="fade-in" style="animation-delay: 0.4s;">
                    Specializing in VLSI design, in-memory computing, and hardware acceleration. I transform complex computational problems into efficient, silicon-level solutions.
                </p>
                <a href="#projects" class="button fade-in" style="animation-delay: 0.6s;">View My Work</a>
            </div>
        </section>

        <section id="about" class="fade-in">
            <h2 class="section-title"><span>01.</span> About Me</h2>
            <div class="about-grid">
                <div class="about-text">
                    <p>My journey into the world of electronics began not in a lab, but with a simple curiosity for the devices around me. Dismantling old gadgets as a teenager sparked a passion that led me through a B.Tech in Electronics and a specialized M.Sc. in Electrical Engineering from the National University of Singapore.</p>
                    <p>This path has taken me from foundational principles of digital logic to advanced topics in VLSI design, memory technologies, and hardware acceleration for neural networks. My experience spans both academic research and industry-focused internships, where I've designed and verified components like AHB-to-APB bridges and optimized interconnects at the 45nm technology node.</p>
                    <p>I am driven by the challenge of bridging the gap between theoretical models and tangible, high-performance hardware. My goal is to contribute to the next generation of computing systems by designing smarter, faster, and more efficient integrated circuits.</p>
                </div>
                <div class="core-competencies">
                    <h3>Core Competencies:</h3>
                    <ul>
                        <li>Verilog & SystemVerilog</li>
                        <li>VLSI & IC Design</li>
                        <li>FPGA Prototyping (Xilinx)</li>
                        <li>Hardware Acceleration</li>
                        <li>In-Memory Computing</li>
                        <li>Semiconductor Device Physics</li>
                        <li>RTL Design & Verification</li>
                        <li>Cadence & Synopsys Tools</li>
                    </ul>
                </div>
            </div>
        </section>

        <section id="projects" class="fade-in">
            <h2 class="section-title"><span>02.</span> Featured Projects</h2>
            <div class="project-list">
                <!-- Project 1 -->
                <div class="project-item">
                    <div class="project-content">
                        <span class="project-overline">Featured Project</span>
                        <h3 class="project-title"><a href="#">FPGA Neural Network Accelerator</a></h3>
                        <div class="project-description">
                            <p>Developed a hardware accelerator for MLP neural network inference on a Xilinx Zynq-7000 FPGA. Achieved significant performance gains by implementing optimized pipelining and loop unrolling strategies in Verilog and HLS.</p>
                        </div>
                        <ul class="project-tech-list">
                            <li>Verilog</li>
                            <li>HLS</li>
                            <li>Xilinx Vivado</li>
                            <li>Pipelining</li>
                        </ul>
                    </div>
                    <div class="project-image">
                        <a href="#">
                            <img src="https://via.placeholder.com/500x300/112240/64ffda.png?text=FPGA+Architecture" alt="FPGA Accelerator Diagram">
                        </a>
                    </div>
                </div>
                <!-- Project 2 -->
                <div class="project-item">
                    <div class="project-content right-aligned">
                         <span class="project-overline">Featured Project</span>
                        <h3 class="project-title"><a href="#">In-Memory Compute Circuit Design</a></h3>
                        <div class="project-description">
                            <p>Designed and simulated novel in-memory computing circuits aimed at accelerating neural network operations. Utilized NeuroSim and PyTorch for modeling and analysis, focusing on quantization optimization to enhance efficiency.</p>
                        </div>
                        <ul class="project-tech-list right-aligned">
                            <li>Circuit Design</li>
                            <li>NeuroSim</li>
                            <li>PyTorch</li>
                            <li>MuMax3</li>
                        </ul>
                    </div>
                     <div class="project-image left-aligned">
                        <a href="#">
                            <img src="https://via.placeholder.com/500x300/112240/64ffda.png?text=IMC+Circuit+Layout" alt="In-Memory Compute Circuit">
                        </a>
                    </div>
                </div>
                 <!-- Project 3 -->
                <div class="project-item">
                    <div class="project-content">
                        <span class="project-overline">Industry Internship</span>
                        <h3 class="project-title"><a href="#">AHB to APB Bridge</a></h3>
                        <div class="project-description">
                            <p>Designed a modular and robust AHB to APB bridge during an internship at Maven Silicon. Focused on creating a seamless bus protocol translation with efficient RTL implementation and comprehensive verification using SystemVerilog.</p>
                        </div>
                        <ul class="project-tech-list">
                            <li>Verilog HDL</li>
                            <li>SystemVerilog</li>
                            <li>RTL Verification</li>
                            <li>AMBA Bus</li>
                        </ul>
                    </div>
                    <div class="project-image">
                        <a href="#">
                            <img src="https://via.placeholder.com/500x300/112240/64ffda.png?text=Bus+Protocol+Bridge" alt="AHB-APB Bridge Block Diagram">
                        </a>
                    </div>
                </div>
            </div>
        </section>

        <section id="research" class="fade-in">
             <h2 class="section-title"><span>03.</span> Publications & Research</h2>
             <div class="research-grid">
                 <div class="research-card">
                     <div class="card-header">
                        <span class="card-icon">ðŸ“„</span>
                        <h4>Improving Data Integrity with Reversible Logic</h4>
                     </div>
                     <p>Published an IEEE conference paper on an innovative Error Detection and Correction module designed for an AHB-APB Bridge, leveraging reversible logic gates to enhance data integrity.</p>
                     <span class="publication-venue">IEEE Conference | 2023</span>
                 </div>
                 <div class="research-card">
                      <div class="card-header">
                        <span class="card-icon">ðŸ“Š</span>
                        <h4>Affordable IoT Healthcare Systems</h4>
                     </div>
                     <p>Conducted and published a comprehensive survey on the design and implementation of cost-effective IoT devices tailored for the healthcare sector, identifying key trends and opportunities.</p>
                     <span class="publication-venue">Research Survey | 2022</span>
                 </div>
             </div>
        </section>

        <section id="contact" class="fade-in">
            <h2 class="section-title"><span>04.</span> Get In Touch</h2>
            <div class="contact-box">
                <h3>Connect with Me</h3>
                <p>I am currently exploring new opportunities in semiconductor design and research. Whether you have a question, a project proposal, or just want to connect, my inbox is always open.</p>
                <a href="mailto:esanant@u.nus.edu" class="button">Say Hello</a>
            </div>
        </section>
    </main>

    <footer>
        <div class="social-links">
            <a href="https://linkedin.com/in/sai-anant" target="_blank" rel="noopener noreferrer">LinkedIn</a>
            <a href="https://github.com/your-github" target="_blank" rel="noopener noreferrer">GitHub</a>
        </div>
        <p>Designed & Built by Edidi Sai Anant</p>
    </footer>

    <script src="script.js"></script>
</body>
</html>
