/* ========================================================================== */
/*  Project  : cafe                                                           */
/*  Module   : med_hevc_sclr_xreg                                             */
/*  File     : med_hevc_sclr_xreg.h                                           */
/*                                                                            */
/*  Author   : reggen 1.55                                                    */
/*  Created  :                                                                */
/* -------------------------------------------------------------------------- */
/*  Comments :      !! AUTO-GENERATED-FILE - DO NOT EDIT !!                   */
/*                                                                            */
/*  COPYRIGHT:     Zenverge Inc. Proprietary and Confidential                 */
/*                      Copyright (c) 2015, Zenverge Inc.                     */
/*                            All rights reserved.                            */
/*                                                                            */
/*         Permission to use, modify or copy this code is prohibited          */
/*           without the express written consent of Zenverge Inc.             */
/*                                                                            */
/* ========================================================================== */

#ifndef __MED_HEVC_SCLR_XREG_H__
#define __MED_HEVC_SCLR_XREG_H__

/** @ingroup rdl
 *  @file med_hevc_sclr_xreg.h
 */
#define MED_HEVC_SCLR_XREG_SCLR_CFG              0x00000000
#define MED_HEVC_SCLR_XREG_LUMA_FLTBY2_HORZ_0    0x00000004
#define MED_HEVC_SCLR_XREG_LUMA_FLTBY2_HORZ_1    0x00000008
#define MED_HEVC_SCLR_XREG_LUMA_FLTBY2_VERT_0    0x0000000C
#define MED_HEVC_SCLR_XREG_LUMA_FLTBY2_VERT_1    0x00000010
#define MED_HEVC_SCLR_XREG_CHROMA_FLTBY2_HORZ_0  0x00000014
#define MED_HEVC_SCLR_XREG_CHROMA_FLTBY2_HORZ_1  0x00000018
#define MED_HEVC_SCLR_XREG_CHROMA_FLTBY2_VERT_0  0x0000001C
#define MED_HEVC_SCLR_XREG_CHROMA_FLTBY2_VERT_1  0x00000020
#define MED_HEVC_SCLR_XREG_LUMA_FLTBY4_HORZ_0    0x00000024
#define MED_HEVC_SCLR_XREG_LUMA_FLTBY4_HORZ_1    0x00000028
#define MED_HEVC_SCLR_XREG_LUMA_FLTBY4_VERT_0    0x0000002C
#define MED_HEVC_SCLR_XREG_LUMA_FLTBY4_VERT_1    0x00000030
#define MED_HEVC_SCLR_XREG_CHROMA_FLTBY4_HORZ_0  0x00000034
#define MED_HEVC_SCLR_XREG_CHROMA_FLTBY4_HORZ_1  0x00000038
#define MED_HEVC_SCLR_XREG_CHROMA_FLTBY4_VERT_0  0x0000003C
#define MED_HEVC_SCLR_XREG_CHROMA_FLTBY4_VERT_1  0x00000040
#define MED_HEVC_SCLR_XREG_REC_LUMA_F0           0x00000044
#define MED_HEVC_SCLR_XREG_REC_CHROMA_F0         0x00000048
#define MED_HEVC_SCLR_XREG_ENC_LUMA_F0           0x0000004C
#define MED_HEVC_SCLR_XREG_ENC_CHROMA_F0         0x00000050
#define MED_HEVC_SCLR_XREG_ENC_FP_LUMA_F0        0x00000054
#define MED_HEVC_SCLR_XREG_ENC_FP_CHROMA_F0      0x00000058
#define MED_HEVC_SCLR_XREG_REC_LUMA_F1           0x0000005C
#define MED_HEVC_SCLR_XREG_REC_CHROMA_F1         0x00000060
#define MED_HEVC_SCLR_XREG_ENC_LUMA_F1           0x00000064
#define MED_HEVC_SCLR_XREG_ENC_CHROMA_F1         0x00000068
#define MED_HEVC_SCLR_XREG_ENC_FP_LUMA_F1        0x0000006C
#define MED_HEVC_SCLR_XREG_ENC_FP_CHROMA_F1      0x00000070

#endif
