{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698900808670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698900808688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 13:53:28 2023 " "Processing started: Thu Nov 02 13:53:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698900808688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900808688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900808689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698900810560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698900810560 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "_8_to_1_MUX.v(17) " "Verilog HDL warning at _8_to_1_MUX.v(17): extended using \"x\" or \"z\"" {  } { { "_8_to_1_MUX.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_8_to_1_MUX.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698900823744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8_to_1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _8_to_1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8_to_1_MUX " "Found entity 1: _8_to_1_MUX" {  } { { "_8_to_1_MUX.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_8_to_1_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900823748 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "_3_to_8_decoder.v(16) " "Verilog HDL warning at _3_to_8_decoder.v(16): extended using \"x\" or \"z\"" {  } { { "_3_to_8_decoder.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_3_to_8_decoder.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698900823761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_3_to_8_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file _3_to_8_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _3_to_8_decoder " "Found entity 1: _3_to_8_decoder" {  } { { "_3_to_8_decoder.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_3_to_8_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900823764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_8.v 1 1 " "Found 1 design units, including 1 entities, in source file register32_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32_8 " "Found entity 1: register32_8" {  } { { "register32_8.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/register32_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900823779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 21 21 " "Found 21 design units, including 21 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "2 _nand2 " "Found entity 2: _nand2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and2 " "Found entity 3: _and2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "5 _xor2 " "Found entity 5: _xor2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "6 _and3 " "Found entity 6: _and3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "7 _and4 " "Found entity 7: _and4" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "8 _and5 " "Found entity 8: _and5" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or3 " "Found entity 9: _or3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "10 _or4 " "Found entity 10: _or4" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or5 " "Found entity 11: _or5" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "12 _inv_4bits " "Found entity 12: _inv_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "13 _and2_4bits " "Found entity 13: _and2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "14 _or2_4bits " "Found entity 14: _or2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "15 _xor2_4bits " "Found entity 15: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "16 _xnor2_4bits " "Found entity 16: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "17 _inv_32bits " "Found entity 17: _inv_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "18 _and2_32bits " "Found entity 18: _and2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "19 _or2_32bits " "Found entity 19: _or2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "20 _xor2_32bits " "Found entity 20: _xor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""} { "Info" "ISGN_ENTITY_NAME" "21 _xnor2_32bits " "Found entity 21: _xnor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/gates.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900823830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_operation.v 1 1 " "Found 1 design units, including 1 entities, in source file write_operation.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_operation " "Found entity 1: write_operation" {  } { { "write_operation.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/write_operation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900823846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/Register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900823861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_r_en.v 1 1 " "Found 1 design units, including 1 entities, in source file register32_r_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32_r_en " "Found entity 1: register32_r_en" {  } { { "register32_r_en.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/register32_r_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900823875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_operation.v 1 1 " "Found 1 design units, including 1 entities, in source file read_operation.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_operation " "Found entity 1: read_operation" {  } { { "read_operation.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/read_operation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900823890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900823908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ns " "Found entity 1: fifo_ns" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900823924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo_ns " "Found entity 1: tb_fifo_ns" {  } { { "tb_fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/tb_fifo_ns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900823940 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fifo_cal_addr.v(41) " "Verilog HDL warning at fifo_cal_addr.v(41): extended using \"x\" or \"z\"" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698900823954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fifo_cal_addr.v(57) " "Verilog HDL warning at fifo_cal_addr.v(57): extended using \"x\" or \"z\"" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698900823955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_cal_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_cal_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_cal_addr " "Found entity 1: fifo_cal_addr" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900823958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo_cal_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo_cal_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo_cal_addr " "Found entity 1: tb_fifo_cal_addr" {  } { { "tb_fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/tb_fifo_cal_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900823975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_3.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_3 " "Found entity 1: _dff_r_3" {  } { { "_dff_r_3.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_dff_r_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900823992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900823992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_4.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_4 " "Found entity 1: _dff_r_4" {  } { { "_dff_r_4.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_dff_r_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900824010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_32.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_32 " "Found entity 1: _dff_r_32" {  } { { "_dff_r_32.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_dff_r_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900824027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900824042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_out.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_out " "Found entity 1: fifo_out" {  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900824059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "tb_fifo.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/tb_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900824075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_dff_r_3.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_dff_r_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_dff_r_3 " "Found entity 1: tb_dff_r_3" {  } { { "tb_dff_r_3.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/tb_dff_r_3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698900824092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824092 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698900824188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ns fifo_ns:U0_fifo_ns " "Elaborating entity \"fifo_ns\" for hierarchy \"fifo_ns:U0_fifo_ns\"" {  } { { "fifo.v" "U0_fifo_ns" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698900824200 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo_ns.v(21) " "Verilog HDL Case Statement warning at fifo_ns.v(21): incomplete case statement has no default case item" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698900824203 "|fifo|fifo_ns:U0_fifo_ns"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state fifo_ns.v(14) " "Verilog HDL Always Construct warning at fifo_ns.v(14): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698900824203 "|fifo|fifo_ns:U0_fifo_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] fifo_ns.v(18) " "Inferred latch for \"next_state\[0\]\" at fifo_ns.v(18)" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824203 "|fifo|fifo_ns:U0_fifo_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] fifo_ns.v(18) " "Inferred latch for \"next_state\[1\]\" at fifo_ns.v(18)" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824203 "|fifo|fifo_ns:U0_fifo_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] fifo_ns.v(18) " "Inferred latch for \"next_state\[2\]\" at fifo_ns.v(18)" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824203 "|fifo|fifo_ns:U0_fifo_ns"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_cal_addr fifo_cal_addr:U1_fifo_cal_addr " "Elaborating entity \"fifo_cal_addr\" for hierarchy \"fifo_cal_addr:U1_fifo_cal_addr\"" {  } { { "fifo.v" "U1_fifo_cal_addr" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698900824212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo_cal_addr.v(43) " "Verilog HDL assignment warning at fifo_cal_addr.v(43): truncated value with size 32 to match size of target (4)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698900824217 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo_cal_addr.v(20) " "Verilog HDL Case Statement warning at fifo_cal_addr.v(20): incomplete case statement has no default case item" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698900824218 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we fifo_cal_addr.v(18) " "Verilog HDL Always Construct warning at fifo_cal_addr.v(18): inferring latch(es) for variable \"we\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698900824218 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "re fifo_cal_addr.v(18) " "Verilog HDL Always Construct warning at fifo_cal_addr.v(18): inferring latch(es) for variable \"re\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698900824218 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_head fifo_cal_addr.v(18) " "Verilog HDL Always Construct warning at fifo_cal_addr.v(18): inferring latch(es) for variable \"next_head\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698900824218 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_tail fifo_cal_addr.v(18) " "Verilog HDL Always Construct warning at fifo_cal_addr.v(18): inferring latch(es) for variable \"next_tail\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698900824218 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_data_count fifo_cal_addr.v(18) " "Verilog HDL Always Construct warning at fifo_cal_addr.v(18): inferring latch(es) for variable \"next_data_count\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698900824218 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data_count\[0\] fifo_cal_addr.v(18) " "Inferred latch for \"next_data_count\[0\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824218 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data_count\[1\] fifo_cal_addr.v(18) " "Inferred latch for \"next_data_count\[1\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824218 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data_count\[2\] fifo_cal_addr.v(18) " "Inferred latch for \"next_data_count\[2\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824218 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data_count\[3\] fifo_cal_addr.v(18) " "Inferred latch for \"next_data_count\[3\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824218 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_tail\[0\] fifo_cal_addr.v(18) " "Inferred latch for \"next_tail\[0\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824218 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_tail\[1\] fifo_cal_addr.v(18) " "Inferred latch for \"next_tail\[1\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824218 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_tail\[2\] fifo_cal_addr.v(18) " "Inferred latch for \"next_tail\[2\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824219 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_head\[0\] fifo_cal_addr.v(18) " "Inferred latch for \"next_head\[0\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824219 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_head\[1\] fifo_cal_addr.v(18) " "Inferred latch for \"next_head\[1\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824219 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_head\[2\] fifo_cal_addr.v(18) " "Inferred latch for \"next_head\[2\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824219 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "re fifo_cal_addr.v(18) " "Inferred latch for \"re\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824219 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we fifo_cal_addr.v(18) " "Inferred latch for \"we\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824219 "|fifo|fifo_cal_addr:U1_fifo_cal_addr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_out fifo_out:U2_fifo_out " "Elaborating entity \"fifo_out\" for hierarchy \"fifo_out:U2_fifo_out\"" {  } { { "fifo.v" "U2_fifo_out" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698900824227 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo_out.v(15) " "Verilog HDL Case Statement warning at fifo_out.v(15): incomplete case statement has no default case item" {  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698900824230 "|fifo|fifo_out:U2_fifo_out"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full fifo_out.v(13) " "Verilog HDL Always Construct warning at fifo_out.v(13): inferring latch(es) for variable \"full\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698900824230 "|fifo|fifo_out:U2_fifo_out"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "empty fifo_out.v(13) " "Verilog HDL Always Construct warning at fifo_out.v(13): inferring latch(es) for variable \"empty\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698900824230 "|fifo|fifo_out:U2_fifo_out"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_ack fifo_out.v(13) " "Verilog HDL Always Construct warning at fifo_out.v(13): inferring latch(es) for variable \"wr_ack\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698900824231 "|fifo|fifo_out:U2_fifo_out"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_err fifo_out.v(13) " "Verilog HDL Always Construct warning at fifo_out.v(13): inferring latch(es) for variable \"wr_err\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698900824231 "|fifo|fifo_out:U2_fifo_out"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_ack fifo_out.v(13) " "Verilog HDL Always Construct warning at fifo_out.v(13): inferring latch(es) for variable \"rd_ack\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698900824231 "|fifo|fifo_out:U2_fifo_out"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_err fifo_out.v(13) " "Verilog HDL Always Construct warning at fifo_out.v(13): inferring latch(es) for variable \"rd_err\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698900824231 "|fifo|fifo_out:U2_fifo_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_err fifo_out.v(13) " "Inferred latch for \"rd_err\" at fifo_out.v(13)" {  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824231 "|fifo|fifo_out:U2_fifo_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ack fifo_out.v(13) " "Inferred latch for \"rd_ack\" at fifo_out.v(13)" {  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824231 "|fifo|fifo_out:U2_fifo_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_err fifo_out.v(13) " "Inferred latch for \"wr_err\" at fifo_out.v(13)" {  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824231 "|fifo|fifo_out:U2_fifo_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_ack fifo_out.v(13) " "Inferred latch for \"wr_ack\" at fifo_out.v(13)" {  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824231 "|fifo|fifo_out:U2_fifo_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "empty fifo_out.v(13) " "Inferred latch for \"empty\" at fifo_out.v(13)" {  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824231 "|fifo|fifo_out:U2_fifo_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full fifo_out.v(13) " "Inferred latch for \"full\" at fifo_out.v(13)" {  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900824231 "|fifo|fifo_out:U2_fifo_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file Register_file:U3_Register_file " "Elaborating entity \"Register_file\" for hierarchy \"Register_file:U3_Register_file\"" {  } { { "fifo.v" "U3_Register_file" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698900824239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32_8 Register_file:U3_Register_file\|register32_8:U0_register32_8 " "Elaborating entity \"register32_8\" for hierarchy \"Register_file:U3_Register_file\|register32_8:U0_register32_8\"" {  } { { "Register_file.v" "U0_register32_8" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/Register_file.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698900824245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32_r_en Register_file:U3_Register_file\|register32_8:U0_register32_8\|register32_r_en:U0_reg " "Elaborating entity \"register32_r_en\" for hierarchy \"Register_file:U3_Register_file\|register32_8:U0_register32_8\|register32_r_en:U0_reg\"" {  } { { "register32_8.v" "U0_reg" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/register32_8.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698900824253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_operation Register_file:U3_Register_file\|write_operation:U1_wirte_operation " "Elaborating entity \"write_operation\" for hierarchy \"Register_file:U3_Register_file\|write_operation:U1_wirte_operation\"" {  } { { "Register_file.v" "U1_wirte_operation" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/Register_file.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698900824273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_3_to_8_decoder Register_file:U3_Register_file\|write_operation:U1_wirte_operation\|_3_to_8_decoder:U0_3_to_8_decoder " "Elaborating entity \"_3_to_8_decoder\" for hierarchy \"Register_file:U3_Register_file\|write_operation:U1_wirte_operation\|_3_to_8_decoder:U0_3_to_8_decoder\"" {  } { { "write_operation.v" "U0_3_to_8_decoder" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/write_operation.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698900824277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 Register_file:U3_Register_file\|write_operation:U1_wirte_operation\|_and2:U1_and2 " "Elaborating entity \"_and2\" for hierarchy \"Register_file:U3_Register_file\|write_operation:U1_wirte_operation\|_and2:U1_and2\"" {  } { { "write_operation.v" "U1_and2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/write_operation.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698900824281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_operation Register_file:U3_Register_file\|read_operation:U2_read_operation " "Elaborating entity \"read_operation\" for hierarchy \"Register_file:U3_Register_file\|read_operation:U2_read_operation\"" {  } { { "Register_file.v" "U2_read_operation" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/Register_file.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698900824301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8_to_1_MUX Register_file:U3_Register_file\|read_operation:U2_read_operation\|_8_to_1_MUX:U0_8_to_1_MUX " "Elaborating entity \"_8_to_1_MUX\" for hierarchy \"Register_file:U3_Register_file\|read_operation:U2_read_operation\|_8_to_1_MUX:U0_8_to_1_MUX\"" {  } { { "read_operation.v" "U0_8_to_1_MUX" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/read_operation.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698900824306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_3 _dff_r_3:U4_state_dff " "Elaborating entity \"_dff_r_3\" for hierarchy \"_dff_r_3:U4_state_dff\"" {  } { { "fifo.v" "U4_state_dff" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698900824312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_4 _dff_r_4:U5_data_count_dff " "Elaborating entity \"_dff_r_4\" for hierarchy \"_dff_r_4:U5_data_count_dff\"" {  } { { "fifo.v" "U5_data_count_dff" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698900824320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 mux_32:U8_mux_32 " "Elaborating entity \"mux_32\" for hierarchy \"mux_32:U8_mux_32\"" {  } { { "fifo.v" "U8_mux_32" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698900824330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_32 _dff_r_32:U9_dout_dff " "Elaborating entity \"_dff_r_32\" for hierarchy \"_dff_r_32:U9_dout_dff\"" {  } { { "fifo.v" "U9_dout_dff" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698900824339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_out:U2_fifo_out\|full " "Latch fifo_out:U2_fifo_out\|full has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_3:U4_state_dff\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_3:U4_state_dff\|q\[0\]" {  } { { "_dff_r_3.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_dff_r_3.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825118 ""}  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_out:U2_fifo_out\|empty " "Latch fifo_out:U2_fifo_out\|empty has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_3:U4_state_dff\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_3:U4_state_dff\|q\[1\]" {  } { { "_dff_r_3.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_dff_r_3.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825118 ""}  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_out:U2_fifo_out\|wr_ack " "Latch fifo_out:U2_fifo_out\|wr_ack has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_3:U4_state_dff\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_3:U4_state_dff\|q\[0\]" {  } { { "_dff_r_3.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_dff_r_3.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825118 ""}  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_out:U2_fifo_out\|wr_err " "Latch fifo_out:U2_fifo_out\|wr_err has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_3:U4_state_dff\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_3:U4_state_dff\|q\[2\]" {  } { { "_dff_r_3.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_dff_r_3.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825118 ""}  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_out:U2_fifo_out\|rd_ack " "Latch fifo_out:U2_fifo_out\|rd_ack has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_3:U4_state_dff\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_3:U4_state_dff\|q\[2\]" {  } { { "_dff_r_3.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_dff_r_3.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825118 ""}  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_out:U2_fifo_out\|rd_err " "Latch fifo_out:U2_fifo_out\|rd_err has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_3:U4_state_dff\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_3:U4_state_dff\|q\[0\]" {  } { { "_dff_r_3.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_dff_r_3.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825118 ""}  } { { "fifo_out.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_out.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal_addr:U1_fifo_cal_addr\|re " "Latch fifo_cal_addr:U1_fifo_cal_addr\|re has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0_fifo_ns\|next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns\|next_state\[1\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825118 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal_addr:U1_fifo_cal_addr\|next_data_count\[0\] " "Latch fifo_cal_addr:U1_fifo_cal_addr\|next_data_count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0_fifo_ns\|next_state\[2\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns\|next_state\[2\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825118 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal_addr:U1_fifo_cal_addr\|next_data_count\[1\] " "Latch fifo_cal_addr:U1_fifo_cal_addr\|next_data_count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0_fifo_ns\|next_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns\|next_state\[0\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825118 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal_addr:U1_fifo_cal_addr\|next_data_count\[2\] " "Latch fifo_cal_addr:U1_fifo_cal_addr\|next_data_count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0_fifo_ns\|next_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns\|next_state\[0\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825119 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal_addr:U1_fifo_cal_addr\|next_data_count\[3\] " "Latch fifo_cal_addr:U1_fifo_cal_addr\|next_data_count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0_fifo_ns\|next_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns\|next_state\[0\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825119 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal_addr:U1_fifo_cal_addr\|we " "Latch fifo_cal_addr:U1_fifo_cal_addr\|we has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0_fifo_ns\|next_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns\|next_state\[0\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825119 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal_addr:U1_fifo_cal_addr\|next_head\[0\] " "Latch fifo_cal_addr:U1_fifo_cal_addr\|next_head\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0_fifo_ns\|next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns\|next_state\[1\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825119 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal_addr:U1_fifo_cal_addr\|next_head\[1\] " "Latch fifo_cal_addr:U1_fifo_cal_addr\|next_head\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0_fifo_ns\|next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns\|next_state\[1\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825119 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal_addr:U1_fifo_cal_addr\|next_head\[2\] " "Latch fifo_cal_addr:U1_fifo_cal_addr\|next_head\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0_fifo_ns\|next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns\|next_state\[1\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825119 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_ns:U0_fifo_ns\|next_state\[1\] " "Latch fifo_ns:U0_fifo_ns\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_3:U4_state_dff\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_3:U4_state_dff\|q\[0\]" {  } { { "_dff_r_3.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_dff_r_3.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825119 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE _dff_r_3:U4_state_dff\|q\[2\] " "Ports ENA and PRE on the latch are fed by the same signal _dff_r_3:U4_state_dff\|q\[2\]" {  } { { "_dff_r_3.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_dff_r_3.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825119 ""}  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_ns:U0_fifo_ns\|next_state\[2\] " "Latch fifo_ns:U0_fifo_ns\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_3:U4_state_dff\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_3:U4_state_dff\|q\[0\]" {  } { { "_dff_r_3.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_dff_r_3.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825119 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE _dff_r_3:U4_state_dff\|q\[2\] " "Ports ENA and PRE on the latch are fed by the same signal _dff_r_3:U4_state_dff\|q\[2\]" {  } { { "_dff_r_3.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_dff_r_3.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825119 ""}  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_ns:U0_fifo_ns\|next_state\[0\] " "Latch fifo_ns:U0_fifo_ns\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE _dff_r_3:U4_state_dff\|q\[2\] " "Ports ENA and PRE on the latch are fed by the same signal _dff_r_3:U4_state_dff\|q\[2\]" {  } { { "_dff_r_3.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/_dff_r_3.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825119 ""}  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal_addr:U1_fifo_cal_addr\|next_tail\[0\] " "Latch fifo_cal_addr:U1_fifo_cal_addr\|next_tail\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0_fifo_ns\|next_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns\|next_state\[0\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825119 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal_addr:U1_fifo_cal_addr\|next_tail\[2\] " "Latch fifo_cal_addr:U1_fifo_cal_addr\|next_tail\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0_fifo_ns\|next_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns\|next_state\[0\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825120 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fifo_cal_addr:U1_fifo_cal_addr\|next_tail\[1\] " "Latch fifo_cal_addr:U1_fifo_cal_addr\|next_tail\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fifo_ns:U0_fifo_ns\|next_state\[0\] " "Ports D and ENA on the latch are fed by the same signal fifo_ns:U0_fifo_ns\|next_state\[0\]" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698900825120 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698900825120 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698900825320 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/output_files/fifo.map.smsg " "Generated suppressed messages file C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment8/fifo/output_files/fifo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900825658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698900825860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698900825860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "497 " "Implemented 497 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698900826013 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698900826013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "419 " "Implemented 419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698900826013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698900826013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698900826039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 13:53:46 2023 " "Processing ended: Thu Nov 02 13:53:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698900826039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698900826039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698900826039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698900826039 ""}
