
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.289202                       # Number of seconds simulated
sim_ticks                                289201776000                       # Number of ticks simulated
final_tick                               289201776000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 495836                       # Simulator instruction rate (inst/s)
host_op_rate                                   811580                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1001920616                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665004                       # Number of bytes of host memory used
host_seconds                                   288.65                       # Real time elapsed on the host
sim_insts                                   143121813                       # Number of instructions simulated
sim_ops                                     234260415                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2262720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2285376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1024832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1024832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            35355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16013                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16013                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              78340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            7824018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               7902358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         78340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            78340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3543657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3543657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3543657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             78340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           7824018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             11446015                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    67629526                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    18488677                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1348                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           301                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   191503621                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    289201776000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        578403552                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   143121813                       # Number of instructions committed
system.cpu.committedOps                     234260415                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             232750430                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     2835028                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     13480721                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    232750430                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           522885063                       # number of times the integer registers were read
system.cpu.num_int_register_writes          202716747                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             86823024                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            80174074                       # number of times the CC registers were written
system.cpu.num_mem_refs                      86118197                       # number of memory refs
system.cpu.num_load_insts                    67629521                       # Number of load instructions
system.cpu.num_store_insts                   18488676                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  578403552                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          17608147                       # Number of branches fetched
system.cpu.op_class::No_OpClass                473779      0.20%      0.20% # Class of executed instruction
system.cpu.op_class::IntAlu                 144872749     61.84%     62.04% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.04% # Class of executed instruction
system.cpu.op_class::IntDiv                   2794726      1.19%     63.24% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.24% # Class of executed instruction
system.cpu.op_class::MemRead                 67629453     28.87%     92.11% # Class of executed instruction
system.cpu.op_class::MemWrite                18488249      7.89%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  234260415                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.364996                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            86118203                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            178303                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            482.987964                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.364996                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          468                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         172414709                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        172414709                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     67471167                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67471167                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     18383219                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18383219                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      85854386                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         85854386                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     85854386                       # number of overall hits
system.cpu.dcache.overall_hits::total        85854386                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       158359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        158359                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       105458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       105458                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       263817                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         263817                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       263817                       # number of overall misses
system.cpu.dcache.overall_misses::total        263817                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   9237635000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9237635000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2533746500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2533746500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  11771381500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11771381500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  11771381500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11771381500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     67629526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67629526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     18488677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18488677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     86118203                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86118203                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     86118203                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86118203                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002342                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002342                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005704                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005704                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003063                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003063                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003063                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58333.501727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58333.501727                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24026.119403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24026.119403                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44619.495711                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44619.495711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44619.495711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44619.495711                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       166438                       # number of writebacks
system.cpu.dcache.writebacks::total            166438                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       158359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       158359                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       105458                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       105458                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       263817                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       263817                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       263817                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       263817                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9079276000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9079276000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2428288500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2428288500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  11507564500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11507564500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  11507564500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11507564500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002342                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002342                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005704                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005704                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003063                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003063                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003063                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003063                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57333.501727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57333.501727                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23026.119403                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23026.119403                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43619.495711                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43619.495711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43619.495711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43619.495711                       # average overall mshr miss latency
system.cpu.dcache.replacements                 177791                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.446232                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           191503621                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          540970.680791                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.446232                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         383007596                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        383007596                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    191503267                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       191503267                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     191503267                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        191503267                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    191503267                       # number of overall hits
system.cpu.icache.overall_hits::total       191503267                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     72746500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72746500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     72746500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72746500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     72746500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72746500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    191503621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    191503621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    191503621                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    191503621                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    191503621                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    191503621                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 205498.587571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 205498.587571                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 205498.587571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 205498.587571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 205498.587571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 205498.587571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     72392500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72392500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     72392500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72392500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     72392500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72392500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 204498.587571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 204498.587571                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 204498.587571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 204498.587571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 204498.587571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 204498.587571                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2039.098133                       # Cycle average of tags in use
system.l2.tags.total_refs                      442006                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    130539                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.386007                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.159357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.404854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2034.533921                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.993425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995653                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          723                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1251                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3666587                       # Number of tag accesses
system.l2.tags.data_accesses                  3666587                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       166438                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           166438                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             85514                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                85514                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                860                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   860                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          47300                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47300                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 48160                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48160                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                48160                       # number of overall hits
system.l2.overall_hits::total                   48160                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            19084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19084                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       111059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          111059                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              130143                       # number of demand (read+write) misses
system.l2.demand_misses::total                 130497                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data             130143                       # number of overall misses
system.l2.overall_misses::total                130497                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1363173500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1363173500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     71857500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     71857500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   8345087500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8345087500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      71857500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    9708261000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9780118500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     71857500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   9708261000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9780118500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       166438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       166438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         85514                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            85514                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          19944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       158359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        158359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            178303                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               178657                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           178303                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              178657                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.956879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956879                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.701312                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.701312                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.729898                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.730433                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.729898                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.730433                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 71430.177112                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71430.177112                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 202987.288136                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 202987.288136                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 75141.028642                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75141.028642                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 202987.288136                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 74596.874208                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74945.159659                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 202987.288136                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 74596.874208                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74945.159659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               126779                       # number of writebacks
system.l2.writebacks::total                    126779                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        19084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19084                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       111059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       111059                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         130143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            130497                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        130143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           130497                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1172333500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1172333500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     68317500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68317500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   7234497500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7234497500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     68317500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   8406831000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8475148500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     68317500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   8406831000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8475148500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.956879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.701312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.701312                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.729898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.730433                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.729898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.730433                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 61430.177112                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61430.177112                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 192987.288136                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 192987.288136                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 65141.028642                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65141.028642                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 192987.288136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 64596.874208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64945.159659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 192987.288136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 64596.874208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64945.159659                       # average overall mshr miss latency
system.l2.replacements                         128491                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 15531.592305                       # Cycle average of tags in use
system.l3.tags.total_refs                      257376                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     51730                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      4.975372                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        2.540158                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        307.512242                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15221.539905                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000155                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.018769                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.929049                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.947973                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16383                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                4238166546                       # Number of tag accesses
system.l3.tags.data_accesses               4238166546                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       126779                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           126779                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 37                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          94751                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             94751                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 94788                       # number of demand (read+write) hits
system.l3.demand_hits::total                    94788                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                94788                       # number of overall hits
system.l3.overall_hits::total                   94788                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            19047                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               19047                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        16308                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           16662                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               35355                       # number of demand (read+write) misses
system.l3.demand_misses::total                  35709                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data              35355                       # number of overall misses
system.l3.overall_misses::total                 35709                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    961799000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     961799000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     64423500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   4449457000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   4513880500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      64423500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    5411256000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       5475679500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     64423500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   5411256000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      5475679500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       126779                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       126779                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          19084                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             19084                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       111059                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        111413                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            130143                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               130497                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           130143                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              130497                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.998061                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.998061                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.146841                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.149552                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.271663                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.273638                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.271663                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.273638                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 50496.088623                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 50496.088623                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 181987.288136                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 272838.913417                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 270908.684432                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 181987.288136                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 153054.900297                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 153341.720575                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 181987.288136                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 153054.900297                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 153341.720575                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                16013                       # number of writebacks
system.l3.writebacks::total                     16013                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         1298                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1298                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        19047                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          19047                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        16308                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        16662                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          35355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             35709                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         35355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            35709                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    657047000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    657047000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     58759500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   4188529000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   4247288500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     58759500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   4845576000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   4904335500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     58759500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   4845576000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   4904335500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.998061                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.998061                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.146841                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.149552                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.271663                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.273638                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.271663                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.273638                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 34496.088623                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 34496.088623                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 165987.288136                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 256838.913417                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 254908.684432                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 165987.288136                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 137054.900297                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 137341.720575                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 165987.288136                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 137054.900297                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 137341.720575                       # average overall mshr miss latency
system.l3.replacements                          35346                       # number of replacements
system.membus.snoop_filter.tot_requests         59577                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        23868                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16662                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16013                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1298                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19047                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19047                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16662                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        88729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        88729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  88729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      3310208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      3310208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3310208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35709                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35709    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35709                       # Request fanout histogram
system.membus.reqLayer2.occupancy           123634500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          178550500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       442006                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       263349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          19639                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        19639                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            158713                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       309230                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           32398                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           85514                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          85514                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19944                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19944                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       158359                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       705425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                706177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     22063424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22088896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          163837                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9138688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           428008                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.045885                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.209235                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 408369     95.41%     95.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19639      4.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             428008                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          387485000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         310211500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 289201776000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            111413                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       142792                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           20731                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            19084                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           19084                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       111413                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       389171                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     16465664                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           35346                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1024832                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           294020                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.120216                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.325215                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 258674     87.98%     87.98% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  35346     12.02%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             294020                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          256116000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         195745500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
