
---------- Begin Simulation Statistics ----------
final_tick                                88221598500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 178398                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653580                       # Number of bytes of host memory used
host_op_rate                                   178749                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   560.54                       # Real time elapsed on the host
host_tick_rate                              157385903                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088222                       # Number of seconds simulated
sim_ticks                                 88221598500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.764432                       # CPI: cycles per instruction
system.cpu.discardedOps                        189439                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        43509603                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.566755                       # IPC: instructions per cycle
system.cpu.numCycles                        176443197                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132933594                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       277895                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        564476                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          105                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       718821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4828                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1438655                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4837                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485798                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735485                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103804                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101807                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905077                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51306872                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51306872                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51307382                       # number of overall hits
system.cpu.dcache.overall_hits::total        51307382                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       773336                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         773336                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       781245                       # number of overall misses
system.cpu.dcache.overall_misses::total        781245                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32395724500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32395724500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32395724500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32395724500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52080208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52080208                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52088627                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52088627                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014849                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014849                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014998                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014998                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41890.878609                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41890.878609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41466.792747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41466.792747                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       214120                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3158                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.802407                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       625898                       # number of writebacks
system.cpu.dcache.writebacks::total            625898                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62143                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62143                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       711193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       711193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       719098                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       719098                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  30039454500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30039454500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30682277499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30682277499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013656                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013656                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013805                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013805                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42238.118907                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42238.118907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42667.727485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42667.727485                       # average overall mshr miss latency
system.cpu.dcache.replacements                 718586                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40736069                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40736069                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       395057                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        395057                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12615691000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12615691000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41131126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41131126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009605                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009605                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31933.850052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31933.850052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       395004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       395004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12217890000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12217890000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30931.053863                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30931.053863                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10570803                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10570803                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       378279                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       378279                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19780033500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19780033500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034549                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034549                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52289.536295                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52289.536295                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62090                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62090                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       316189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       316189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17821564500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17821564500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028878                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028878                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56363.644845                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56363.644845                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    642822999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    642822999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81318.532448                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81318.532448                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  88221598500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.731324                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52026556                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            719098                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             72.349744                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.731324                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987756                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987756                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          361                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1667557594                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1667557594                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88221598500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88221598500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88221598500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685926                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475085                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024914                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278107                       # number of overall hits
system.cpu.icache.overall_hits::total        10278107                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          738                       # number of overall misses
system.cpu.icache.overall_misses::total           738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54124500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54124500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54124500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54124500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278845                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278845                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278845                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278845                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73339.430894                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73339.430894                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73339.430894                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73339.430894                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          738                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53386500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53386500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72339.430894                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72339.430894                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72339.430894                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72339.430894                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278107                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54124500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54124500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73339.430894                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73339.430894                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53386500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53386500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72339.430894                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72339.430894                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  88221598500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.368815                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278845                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13927.974255                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.368815                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.399774                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.399774                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.493164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279583                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279583                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88221598500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88221598500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88221598500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  88221598500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               433166                       # number of demand (read+write) hits
system.l2.demand_hits::total                   433236                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  70                       # number of overall hits
system.l2.overall_hits::.cpu.data              433166                       # number of overall hits
system.l2.overall_hits::total                  433236                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             285932                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286600                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            285932                       # number of overall misses
system.l2.overall_misses::total                286600                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51523000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25050121500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25101644500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51523000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25050121500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25101644500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           719098                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               719836                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          719098                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              719836                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.905149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.397626                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.398146                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.905149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.397626                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.398146                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77130.239521                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87608.667445                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87584.244592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77130.239521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87608.667445                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87584.244592                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199059                       # number of writebacks
system.l2.writebacks::total                    199059                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        285926                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286594                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       285926                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286594                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44843000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  22190484000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22235327000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44843000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  22190484000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22235327000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.397618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.398138                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.397618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.398138                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67130.239521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77609.185593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77584.761021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67130.239521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77609.185593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77584.761021                       # average overall mshr miss latency
system.l2.replacements                         282404                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       625898                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           625898                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       625898                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       625898                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              221                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          221                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          315                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           315                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            139798                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                139798                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176391                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176391                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15876535500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15876535500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        316189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            316189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.557866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.557866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 90007.627940                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90007.627940                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14112625500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14112625500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.557866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.557866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80007.627940                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80007.627940                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51523000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51523000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.905149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.905149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77130.239521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77130.239521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44843000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44843000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67130.239521                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67130.239521                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        293368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            293368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9173586000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9173586000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       402909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        402909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.271875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.271875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83745.684264                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83745.684264                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8077858500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8077858500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.271860                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.271860                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73746.825216                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73746.825216                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  88221598500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8041.611431                       # Cycle average of tags in use
system.l2.tags.total_refs                     1438229                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290596                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.949239                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      60.419218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        18.238844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7962.953369                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981642                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3513                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3167696                       # Number of tag accesses
system.l2.tags.data_accesses                  3167696                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88221598500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002919440500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11799                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11799                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              777909                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187545                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286594                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199059                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286594                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199059                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    772                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286594                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199059                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  213280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   69067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.224087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.804590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.513606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11569     98.05%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          173      1.47%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           16      0.14%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.23%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11799                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.869311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.835527                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.080129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6974     59.11%     59.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              135      1.14%     60.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3982     33.75%     94.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              678      5.75%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.22%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11799                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   49408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18342016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12739776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    207.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    144.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   88214322000                       # Total gap between requests
system.mem_ctrls.avgGap                     181640.64                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18249856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12738624                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 484597.884496504557                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 206863810.113347709179                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 144393484.323456227779                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       285926                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199059                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17471000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10406084500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2096905037000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26154.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36394.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10534088.07                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18299264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18342016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12739776                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12739776                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          668                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       285926                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         286594                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199059                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199059                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       484598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    207423854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        207908452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       484598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       484598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    144406542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       144406542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    144406542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       484598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    207423854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       352314995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               285822                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199041                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17433                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12767                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11971                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12772                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12625                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12570                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5064393000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1429110000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10423555500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17718.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36468.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              153852                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             102719                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.83                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.61                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       228292                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   135.927812                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    90.432989                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   195.559749                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       171389     75.07%     75.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        31736     13.90%     88.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4644      2.03%     91.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1883      0.82%     91.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9914      4.34%     96.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          661      0.29%     96.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1009      0.44%     96.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          434      0.19%     97.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6622      2.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       228292                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18292608                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12738624                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              207.348408                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              144.393484                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.75                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  88221598500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       799808520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       425108310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1013137440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     513590580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6963871200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26574495540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11498571360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   47788582950                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   541.688019                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  29618555750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2945800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55657242750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       830196360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       441259830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1027631640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     525403440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6963871200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26082084510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11913233280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   47783680260                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   541.632447                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  30701120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2945800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54574678500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  88221598500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110203                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199059                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78823                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176391                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176391                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110203                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       851070                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 851070                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31081792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31081792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286594                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286594    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286594                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  88221598500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1416540500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1557020500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            403647                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       824957                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          176033                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           316189                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          316189                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       402909                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2156782                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2158491                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     86079744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               86141888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282404                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12739776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1002240                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004942                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070253                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 997296     99.51%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4935      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1002240                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  88221598500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1345458500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1107000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1078649994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
