// Seed: 1056106312
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [-1 : 1] id_10;
  ;
endmodule
module module_1 #(
    parameter id_16 = 32'd16
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17
);
  input wire id_17;
  inout wire _id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wand id_1;
  logic id_18 = id_17;
  assign id_18 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_14,
      id_18,
      id_14,
      id_15,
      id_8,
      id_13,
      id_18
  );
  assign id_1  = -1;
  assign id_18 = 1;
  wire [id_16 : 1] id_19, id_20;
endmodule
