Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Fri Nov 22 12:10:06 2019
| Host         : C940-van-Willem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopLevel_timing_summary_routed.rpt -pb TopLevel_timing_summary_routed.pb -rpx TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.289      -49.869                     17                 3258        0.054        0.000                      0                 3258        3.000        0.000                       0                   663  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                           ------------       ----------      --------------
VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz  {0.000 5.000}      10.000          100.000         
  PixelClk_ClockingWizard                       {0.000 19.863}     39.725          25.173          
  clkfbout_ClockingWizard                       {0.000 20.000}     40.000          25.000          
sys_clk_pin                                     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz                                                                                                                                                    3.000        0.000                       0                     1  
  PixelClk_ClockingWizard                            32.273        0.000                      0                 1198        0.096        0.000                      0                 1198       19.363        0.000                       0                   151  
  clkfbout_ClockingWizard                                                                                                                                                                        37.845        0.000                       0                     3  
sys_clk_pin                                           2.762        0.000                      0                 2060        0.054        0.000                      0                 2060        4.500        0.000                       0                   508  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PixelClk_ClockingWizard  sys_clk_pin                   -3.289      -49.869                     17                   17        0.291        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
  To Clock:  VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard
  To Clock:  PixelClk_ClockingWizard

Setup :            0  Failing Endpoints,  Worst Slack       32.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.273ns  (required time - arrival time)
  Source:                 VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.375ns (20.706%)  route 5.266ns (79.294%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.228 - 39.725 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.623     1.625    VGA_RGB_map/VGATiming_map/CLK
    SLICE_X54Y96         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.478     2.103 f  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/Q
                         net (fo=9, routed)           0.892     2.995    VGA_RGB_map/VGATiming_map/Vcount_reg[1]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.318 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.972     4.290    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.616 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     5.422    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.554     7.100    VGA_RGB_map/Hcount_reg[7]
    SLICE_X66Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.224 r  VGA_RGB_map/s_addrb1[18]_i_1/O
                         net (fo=18, routed)          1.042     8.266    VGA_RGB_map/s_addrb1[18]_i_1_n_0
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.500    41.228    VGA_RGB_map/PixelClk
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[13]/C
                         clock pessimism             -0.001    41.227    
                         clock uncertainty           -0.164    41.063    
    SLICE_X66Y100        FDRE (Setup_fdre_C_R)       -0.524    40.539    VGA_RGB_map/s_addrb1_reg[13]
  -------------------------------------------------------------------
                         required time                         40.539    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                 32.273    

Slack (MET) :             32.273ns  (required time - arrival time)
  Source:                 VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.375ns (20.706%)  route 5.266ns (79.294%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.228 - 39.725 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.623     1.625    VGA_RGB_map/VGATiming_map/CLK
    SLICE_X54Y96         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.478     2.103 f  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/Q
                         net (fo=9, routed)           0.892     2.995    VGA_RGB_map/VGATiming_map/Vcount_reg[1]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.318 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.972     4.290    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.616 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     5.422    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.554     7.100    VGA_RGB_map/Hcount_reg[7]
    SLICE_X66Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.224 r  VGA_RGB_map/s_addrb1[18]_i_1/O
                         net (fo=18, routed)          1.042     8.266    VGA_RGB_map/s_addrb1[18]_i_1_n_0
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.500    41.228    VGA_RGB_map/PixelClk
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[14]/C
                         clock pessimism             -0.001    41.227    
                         clock uncertainty           -0.164    41.063    
    SLICE_X66Y100        FDRE (Setup_fdre_C_R)       -0.524    40.539    VGA_RGB_map/s_addrb1_reg[14]
  -------------------------------------------------------------------
                         required time                         40.539    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                 32.273    

Slack (MET) :             32.273ns  (required time - arrival time)
  Source:                 VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.375ns (20.706%)  route 5.266ns (79.294%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.228 - 39.725 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.623     1.625    VGA_RGB_map/VGATiming_map/CLK
    SLICE_X54Y96         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.478     2.103 f  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/Q
                         net (fo=9, routed)           0.892     2.995    VGA_RGB_map/VGATiming_map/Vcount_reg[1]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.318 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.972     4.290    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.616 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     5.422    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.554     7.100    VGA_RGB_map/Hcount_reg[7]
    SLICE_X66Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.224 r  VGA_RGB_map/s_addrb1[18]_i_1/O
                         net (fo=18, routed)          1.042     8.266    VGA_RGB_map/s_addrb1[18]_i_1_n_0
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.500    41.228    VGA_RGB_map/PixelClk
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[15]/C
                         clock pessimism             -0.001    41.227    
                         clock uncertainty           -0.164    41.063    
    SLICE_X66Y100        FDRE (Setup_fdre_C_R)       -0.524    40.539    VGA_RGB_map/s_addrb1_reg[15]
  -------------------------------------------------------------------
                         required time                         40.539    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                 32.273    

Slack (MET) :             32.273ns  (required time - arrival time)
  Source:                 VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.375ns (20.706%)  route 5.266ns (79.294%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.228 - 39.725 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.623     1.625    VGA_RGB_map/VGATiming_map/CLK
    SLICE_X54Y96         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.478     2.103 f  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/Q
                         net (fo=9, routed)           0.892     2.995    VGA_RGB_map/VGATiming_map/Vcount_reg[1]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.318 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.972     4.290    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.616 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     5.422    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.554     7.100    VGA_RGB_map/Hcount_reg[7]
    SLICE_X66Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.224 r  VGA_RGB_map/s_addrb1[18]_i_1/O
                         net (fo=18, routed)          1.042     8.266    VGA_RGB_map/s_addrb1[18]_i_1_n_0
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.500    41.228    VGA_RGB_map/PixelClk
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[16]/C
                         clock pessimism             -0.001    41.227    
                         clock uncertainty           -0.164    41.063    
    SLICE_X66Y100        FDRE (Setup_fdre_C_R)       -0.524    40.539    VGA_RGB_map/s_addrb1_reg[16]
  -------------------------------------------------------------------
                         required time                         40.539    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                 32.273    

Slack (MET) :             32.349ns  (required time - arrival time)
  Source:                 VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 1.375ns (20.659%)  route 5.281ns (79.341%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.238 - 39.725 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.623     1.625    VGA_RGB_map/VGATiming_map/CLK
    SLICE_X54Y96         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.478     2.103 f  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/Q
                         net (fo=9, routed)           0.892     2.995    VGA_RGB_map/VGATiming_map/Vcount_reg[1]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.318 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.972     4.290    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.616 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     5.422    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.554     7.100    VGA_RGB_map/Hcount_reg[7]
    SLICE_X66Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.224 r  VGA_RGB_map/s_addrb1[18]_i_1/O
                         net (fo=18, routed)          1.057     8.281    VGA_RGB_map/s_addrb1[18]_i_1_n_0
    SLICE_X66Y97         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.510    41.238    VGA_RGB_map/PixelClk
    SLICE_X66Y97         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[1]/C
                         clock pessimism              0.079    41.317    
                         clock uncertainty           -0.164    41.154    
    SLICE_X66Y97         FDRE (Setup_fdre_C_R)       -0.524    40.630    VGA_RGB_map/s_addrb1_reg[1]
  -------------------------------------------------------------------
                         required time                         40.630    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 32.349    

Slack (MET) :             32.349ns  (required time - arrival time)
  Source:                 VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 1.375ns (20.659%)  route 5.281ns (79.341%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.238 - 39.725 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.623     1.625    VGA_RGB_map/VGATiming_map/CLK
    SLICE_X54Y96         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.478     2.103 f  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/Q
                         net (fo=9, routed)           0.892     2.995    VGA_RGB_map/VGATiming_map/Vcount_reg[1]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.318 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.972     4.290    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.616 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     5.422    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.554     7.100    VGA_RGB_map/Hcount_reg[7]
    SLICE_X66Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.224 r  VGA_RGB_map/s_addrb1[18]_i_1/O
                         net (fo=18, routed)          1.057     8.281    VGA_RGB_map/s_addrb1[18]_i_1_n_0
    SLICE_X66Y97         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.510    41.238    VGA_RGB_map/PixelClk
    SLICE_X66Y97         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[2]/C
                         clock pessimism              0.079    41.317    
                         clock uncertainty           -0.164    41.154    
    SLICE_X66Y97         FDRE (Setup_fdre_C_R)       -0.524    40.630    VGA_RGB_map/s_addrb1_reg[2]
  -------------------------------------------------------------------
                         required time                         40.630    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 32.349    

Slack (MET) :             32.349ns  (required time - arrival time)
  Source:                 VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 1.375ns (20.659%)  route 5.281ns (79.341%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.238 - 39.725 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.623     1.625    VGA_RGB_map/VGATiming_map/CLK
    SLICE_X54Y96         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.478     2.103 f  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/Q
                         net (fo=9, routed)           0.892     2.995    VGA_RGB_map/VGATiming_map/Vcount_reg[1]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.318 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.972     4.290    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.616 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     5.422    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.554     7.100    VGA_RGB_map/Hcount_reg[7]
    SLICE_X66Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.224 r  VGA_RGB_map/s_addrb1[18]_i_1/O
                         net (fo=18, routed)          1.057     8.281    VGA_RGB_map/s_addrb1[18]_i_1_n_0
    SLICE_X66Y97         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.510    41.238    VGA_RGB_map/PixelClk
    SLICE_X66Y97         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[3]/C
                         clock pessimism              0.079    41.317    
                         clock uncertainty           -0.164    41.154    
    SLICE_X66Y97         FDRE (Setup_fdre_C_R)       -0.524    40.630    VGA_RGB_map/s_addrb1_reg[3]
  -------------------------------------------------------------------
                         required time                         40.630    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 32.349    

Slack (MET) :             32.349ns  (required time - arrival time)
  Source:                 VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 1.375ns (20.659%)  route 5.281ns (79.341%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.238 - 39.725 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.623     1.625    VGA_RGB_map/VGATiming_map/CLK
    SLICE_X54Y96         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.478     2.103 f  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/Q
                         net (fo=9, routed)           0.892     2.995    VGA_RGB_map/VGATiming_map/Vcount_reg[1]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.318 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.972     4.290    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.616 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     5.422    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.554     7.100    VGA_RGB_map/Hcount_reg[7]
    SLICE_X66Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.224 r  VGA_RGB_map/s_addrb1[18]_i_1/O
                         net (fo=18, routed)          1.057     8.281    VGA_RGB_map/s_addrb1[18]_i_1_n_0
    SLICE_X66Y97         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.510    41.238    VGA_RGB_map/PixelClk
    SLICE_X66Y97         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[4]/C
                         clock pessimism              0.079    41.317    
                         clock uncertainty           -0.164    41.154    
    SLICE_X66Y97         FDRE (Setup_fdre_C_R)       -0.524    40.630    VGA_RGB_map/s_addrb1_reg[4]
  -------------------------------------------------------------------
                         required time                         40.630    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 32.349    

Slack (MET) :             32.365ns  (required time - arrival time)
  Source:                 VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 1.375ns (20.711%)  route 5.264ns (79.289%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.238 - 39.725 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.623     1.625    VGA_RGB_map/VGATiming_map/CLK
    SLICE_X54Y96         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.478     2.103 f  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/Q
                         net (fo=9, routed)           0.892     2.995    VGA_RGB_map/VGATiming_map/Vcount_reg[1]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.318 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.972     4.290    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.616 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     5.422    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.554     7.100    VGA_RGB_map/Hcount_reg[7]
    SLICE_X66Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.224 r  VGA_RGB_map/s_addrb1[18]_i_1/O
                         net (fo=18, routed)          1.040     8.265    VGA_RGB_map/s_addrb1[18]_i_1_n_0
    SLICE_X66Y99         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.510    41.238    VGA_RGB_map/PixelClk
    SLICE_X66Y99         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[10]/C
                         clock pessimism              0.079    41.317    
                         clock uncertainty           -0.164    41.154    
    SLICE_X66Y99         FDRE (Setup_fdre_C_R)       -0.524    40.630    VGA_RGB_map/s_addrb1_reg[10]
  -------------------------------------------------------------------
                         required time                         40.630    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 32.365    

Slack (MET) :             32.365ns  (required time - arrival time)
  Source:                 VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 1.375ns (20.711%)  route 5.264ns (79.289%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.238 - 39.725 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.623     1.625    VGA_RGB_map/VGATiming_map/CLK
    SLICE_X54Y96         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.478     2.103 f  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/Q
                         net (fo=9, routed)           0.892     2.995    VGA_RGB_map/VGATiming_map/Vcount_reg[1]
    SLICE_X55Y96         LUT4 (Prop_lut4_I1_O)        0.323     3.318 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.972     4.290    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I1_O)        0.326     4.616 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.807     5.422    VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  VGA_RGB_map/VGATiming_map/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=13, routed)          1.554     7.100    VGA_RGB_map/Hcount_reg[7]
    SLICE_X66Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.224 r  VGA_RGB_map/s_addrb1[18]_i_1/O
                         net (fo=18, routed)          1.040     8.265    VGA_RGB_map/s_addrb1[18]_i_1_n_0
    SLICE_X66Y99         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.510    41.238    VGA_RGB_map/PixelClk
    SLICE_X66Y99         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[11]/C
                         clock pessimism              0.079    41.317    
                         clock uncertainty           -0.164    41.154    
    SLICE_X66Y99         FDRE (Setup_fdre_C_R)       -0.524    40.630    VGA_RGB_map/s_addrb1_reg[11]
  -------------------------------------------------------------------
                         required time                         40.630    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 32.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.567     0.569    VGA_RGB_map/PixelClk
    SLICE_X66Y99         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  VGA_RGB_map/s_addrb1_reg[11]/Q
                         net (fo=31, routed)          0.127     0.859    VGA_RGB_map/addrb1[11]
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.015 r  VGA_RGB_map/s_addrb10_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.016    VGA_RGB_map/s_addrb10_carry__1_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.069 r  VGA_RGB_map/s_addrb10_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.069    VGA_RGB_map/s_addrb10_carry__2_n_7
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.837     0.839    VGA_RGB_map/PixelClk
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[13]/C
                         clock pessimism              0.000     0.839    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.134     0.973    VGA_RGB_map/s_addrb1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.567     0.569    VGA_RGB_map/PixelClk
    SLICE_X66Y99         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  VGA_RGB_map/s_addrb1_reg[11]/Q
                         net (fo=31, routed)          0.127     0.859    VGA_RGB_map/addrb1[11]
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.015 r  VGA_RGB_map/s_addrb10_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.016    VGA_RGB_map/s_addrb10_carry__1_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.082 r  VGA_RGB_map/s_addrb10_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.082    VGA_RGB_map/s_addrb10_carry__2_n_5
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.837     0.839    VGA_RGB_map/PixelClk
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[15]/C
                         clock pessimism              0.000     0.839    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.134     0.973    VGA_RGB_map/s_addrb1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.164ns (26.927%)  route 0.445ns (73.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.565     0.567    VGA_RGB_map/PixelClk
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  VGA_RGB_map/s_addrb1_reg[13]/Q
                         net (fo=31, routed)          0.445     1.176    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[13]
    RAMB36_X1Y19         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.879     0.881    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     0.881    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.064    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.863%)  route 0.231ns (62.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.554     0.556    VGA_RGB_map/PixelClk
    SLICE_X65Y76         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  VGA_RGB_map/s_addrb0_reg[2]/Q
                         net (fo=31, routed)          0.231     0.928    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[2]
    RAMB36_X1Y15         RAMB36E1                                     r  VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.864     0.866    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.632    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.815    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.773%)  route 0.242ns (63.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.554     0.556    VGA_RGB_map/PixelClk
    SLICE_X65Y76         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  VGA_RGB_map/s_addrb0_reg[1]/Q
                         net (fo=31, routed)          0.242     0.939    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y15         RAMB36E1                                     r  VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.864     0.866    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.632    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.815    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.667%)  route 0.244ns (63.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.554     0.556    VGA_RGB_map/PixelClk
    SLICE_X65Y76         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  VGA_RGB_map/s_addrb0_reg[4]/Q
                         net (fo=31, routed)          0.244     0.940    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y15         RAMB36E1                                     r  VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.864     0.866    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.632    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.815    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.820%)  route 0.242ns (63.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.556     0.558    VGA_RGB_map/PixelClk
    SLICE_X65Y77         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  VGA_RGB_map/s_addrb0_reg[8]/Q
                         net (fo=31, routed)          0.242     0.941    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y15         RAMB36E1                                     r  VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.864     0.866    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.632    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.815    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.567     0.569    VGA_RGB_map/PixelClk
    SLICE_X66Y99         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  VGA_RGB_map/s_addrb1_reg[11]/Q
                         net (fo=31, routed)          0.127     0.859    VGA_RGB_map/addrb1[11]
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.015 r  VGA_RGB_map/s_addrb10_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.016    VGA_RGB_map/s_addrb10_carry__1_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.105 r  VGA_RGB_map/s_addrb10_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.105    VGA_RGB_map/s_addrb10_carry__2_n_6
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.837     0.839    VGA_RGB_map/PixelClk
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[14]/C
                         clock pessimism              0.000     0.839    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.134     0.973    VGA_RGB_map/s_addrb1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.164ns (26.130%)  route 0.464ns (73.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.567     0.569    VGA_RGB_map/PixelClk
    SLICE_X66Y98         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  VGA_RGB_map/s_addrb1_reg[6]/Q
                         net (fo=31, routed)          0.464     1.196    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addrb[6]
    RAMB36_X1Y21         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.877     0.879    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X1Y21         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     0.879    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.062    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.567     0.569    VGA_RGB_map/PixelClk
    SLICE_X66Y99         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  VGA_RGB_map/s_addrb1_reg[11]/Q
                         net (fo=31, routed)          0.127     0.859    VGA_RGB_map/addrb1[11]
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.015 r  VGA_RGB_map/s_addrb10_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.016    VGA_RGB_map/s_addrb10_carry__1_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.107 r  VGA_RGB_map/s_addrb10_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.107    VGA_RGB_map/s_addrb10_carry__2_n_4
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.837     0.839    VGA_RGB_map/PixelClk
    SLICE_X66Y100        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[16]/C
                         clock pessimism              0.000     0.839    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.134     0.973    VGA_RGB_map/s_addrb1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_ClockingWizard
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y11     VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y13     VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y12     VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y16     VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y28     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y21     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y18     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y19     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y16     VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y13     VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X64Y78     VGA_RGB_map/LED_reg[14]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X64Y78     VGA_RGB_map/LED_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X65Y78     VGA_RGB_map/s_addrb0_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X65Y78     VGA_RGB_map/s_addrb0_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X65Y78     VGA_RGB_map/s_addrb0_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X65Y78     VGA_RGB_map/s_addrb0_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X68Y106    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_137_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X56Y91     VGA_RGB_map/VGATiming_map/Hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X56Y91     VGA_RGB_map/VGATiming_map/Hcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X56Y91     VGA_RGB_map/VGATiming_map/Hcount_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X68Y66     VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_116_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X70Y116    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_123_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X67Y102    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_130_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X71Y83     VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_102_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X68Y106    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_137_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X64Y78     VGA_RGB_map/LED_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X64Y78     VGA_RGB_map/LED_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y85     VGA_RGB_map/VGATiming_map/Hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y85     VGA_RGB_map/VGATiming_map/Hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y85     VGA_RGB_map/VGATiming_map/Hcount_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockingWizard
  To Clock:  clkfbout_ClockingWizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockingWizard
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    VGA_RGB_map/VGATiming_map/clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 2.064ns (28.636%)  route 5.144ns (71.364%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.710     5.313    Triangles_map/Bresenham/CLK100MHz
    SLICE_X73Y86         FDRE                                         r  Triangles_map/Bresenham/dy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y86         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  Triangles_map/Bresenham/dy_reg[5]/Q
                         net (fo=5, routed)           1.410     7.179    Triangles_map/Bresenham/dy[5]
    SLICE_X82Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.303 f  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.456     7.759    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.909 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.630     8.539    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X81Y85         LUT5 (Prop_lut5_I3_O)        0.326     8.865 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.865    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X81Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.397 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.397    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.511    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.639    11.264    Triangles_map/Bresenham/currX20_in
    SLICE_X80Y93         LUT5 (Prop_lut5_I1_O)        0.124    11.388 r  Triangles_map/Bresenham/err[26]_i_2/O
                         net (fo=1, routed)           1.009    12.396    Triangles_map/Bresenham/err[26]_i_2_n_0
    SLICE_X83Y86         LUT3 (Prop_lut3_I0_O)        0.124    12.520 r  Triangles_map/Bresenham/err[26]_i_1/O
                         net (fo=1, routed)           0.000    12.520    Triangles_map/Bresenham/err[26]_i_1_n_0
    SLICE_X83Y86         FDRE                                         r  Triangles_map/Bresenham/err_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.605    15.028    Triangles_map/Bresenham/CLK100MHz
    SLICE_X83Y86         FDRE                                         r  Triangles_map/Bresenham/err_reg[26]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X83Y86         FDRE (Setup_fdre_C_D)        0.031    15.282    Triangles_map/Bresenham/err_reg[26]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             3.013ns  (required time - arrival time)
  Source:                 Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/State_VideoMemory_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 2.702ns (40.546%)  route 3.962ns (59.454%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.672     5.274    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.728 r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[0]
                         net (fo=4, routed)           1.151     8.879    Triangles_map/Bresenham/dout[0]
    SLICE_X65Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.003 r  Triangles_map/Bresenham/State_VideoMemory[1]_i_4/O
                         net (fo=3, routed)           0.812     9.815    Triangles_map/Bresenham/State_VideoMemory[1]_i_4_n_0
    SLICE_X67Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.939 r  Triangles_map/Bresenham/State_VideoMemory[1]_i_1/O
                         net (fo=4, routed)           1.999    11.938    Triangles_map/Bresenham_n_43
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.510    14.933    Triangles_map/CLK100MHz
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X65Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.951    Triangles_map/State_VideoMemory_reg[0]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                  3.013    

Slack (MET) :             3.013ns  (required time - arrival time)
  Source:                 Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/State_VideoMemory_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 2.702ns (40.546%)  route 3.962ns (59.454%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.672     5.274    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.728 r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[0]
                         net (fo=4, routed)           1.151     8.879    Triangles_map/Bresenham/dout[0]
    SLICE_X65Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.003 r  Triangles_map/Bresenham/State_VideoMemory[1]_i_4/O
                         net (fo=3, routed)           0.812     9.815    Triangles_map/Bresenham/State_VideoMemory[1]_i_4_n_0
    SLICE_X67Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.939 r  Triangles_map/Bresenham/State_VideoMemory[1]_i_1/O
                         net (fo=4, routed)           1.999    11.938    Triangles_map/Bresenham_n_43
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.510    14.933    Triangles_map/CLK100MHz
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]__0/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X65Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.951    Triangles_map/State_VideoMemory_reg[0]__0
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                  3.013    

Slack (MET) :             3.013ns  (required time - arrival time)
  Source:                 Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/State_VideoMemory_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 2.702ns (40.546%)  route 3.962ns (59.454%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.672     5.274    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.728 r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[0]
                         net (fo=4, routed)           1.151     8.879    Triangles_map/Bresenham/dout[0]
    SLICE_X65Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.003 r  Triangles_map/Bresenham/State_VideoMemory[1]_i_4/O
                         net (fo=3, routed)           0.812     9.815    Triangles_map/Bresenham/State_VideoMemory[1]_i_4_n_0
    SLICE_X67Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.939 r  Triangles_map/Bresenham/State_VideoMemory[1]_i_1/O
                         net (fo=4, routed)           1.999    11.938    Triangles_map/Bresenham_n_43
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.510    14.933    Triangles_map/CLK100MHz
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[1]__0/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X65Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.951    Triangles_map/State_VideoMemory_reg[1]__0
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                  3.013    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 2.090ns (30.197%)  route 4.831ns (69.803%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.710     5.313    Triangles_map/Bresenham/CLK100MHz
    SLICE_X73Y86         FDRE                                         r  Triangles_map/Bresenham/dy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y86         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  Triangles_map/Bresenham/dy_reg[5]/Q
                         net (fo=5, routed)           1.410     7.179    Triangles_map/Bresenham/dy[5]
    SLICE_X82Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.303 f  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.456     7.759    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.909 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.630     8.539    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X81Y85         LUT5 (Prop_lut5_I3_O)        0.326     8.865 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.865    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X81Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.397 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.397    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.511    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.431    11.056    Triangles_map/Bresenham/currX20_in
    SLICE_X80Y93         LUT5 (Prop_lut5_I1_O)        0.124    11.180 r  Triangles_map/Bresenham/err[28]_i_2/O
                         net (fo=1, routed)           0.904    12.084    Triangles_map/Bresenham/err[28]_i_2_n_0
    SLICE_X81Y90         LUT3 (Prop_lut3_I0_O)        0.150    12.234 r  Triangles_map/Bresenham/err[28]_i_1/O
                         net (fo=1, routed)           0.000    12.234    Triangles_map/Bresenham/err[28]_i_1_n_0
    SLICE_X81Y90         FDRE                                         r  Triangles_map/Bresenham/err_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.601    15.024    Triangles_map/Bresenham/CLK100MHz
    SLICE_X81Y90         FDRE                                         r  Triangles_map/Bresenham/err_reg[28]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X81Y90         FDRE (Setup_fdre_C_D)        0.075    15.322    Triangles_map/Bresenham/err_reg[28]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -12.234    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 1.940ns (29.319%)  route 4.677ns (70.681%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.710     5.313    Triangles_map/Bresenham/CLK100MHz
    SLICE_X73Y86         FDRE                                         r  Triangles_map/Bresenham/dy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y86         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  Triangles_map/Bresenham/dy_reg[5]/Q
                         net (fo=5, routed)           1.410     7.179    Triangles_map/Bresenham/dy[5]
    SLICE_X82Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.303 f  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.456     7.759    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.909 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.630     8.539    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X81Y85         LUT5 (Prop_lut5_I3_O)        0.326     8.865 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.865    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X81Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.397 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.397    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.511    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.062    10.687    Triangles_map/Bresenham/currX20_in
    SLICE_X77Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.811 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=31, routed)          1.119    11.930    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X83Y85         FDRE                                         r  Triangles_map/Bresenham/err_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.605    15.028    Triangles_map/Bresenham/CLK100MHz
    SLICE_X83Y85         FDRE                                         r  Triangles_map/Bresenham/err_reg[0]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X83Y85         FDRE (Setup_fdre_C_CE)      -0.205    15.046    Triangles_map/Bresenham/err_reg[0]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 1.940ns (29.319%)  route 4.677ns (70.681%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.710     5.313    Triangles_map/Bresenham/CLK100MHz
    SLICE_X73Y86         FDRE                                         r  Triangles_map/Bresenham/dy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y86         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  Triangles_map/Bresenham/dy_reg[5]/Q
                         net (fo=5, routed)           1.410     7.179    Triangles_map/Bresenham/dy[5]
    SLICE_X82Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.303 f  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.456     7.759    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.909 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.630     8.539    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X81Y85         LUT5 (Prop_lut5_I3_O)        0.326     8.865 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.865    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X81Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.397 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.397    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.511    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.062    10.687    Triangles_map/Bresenham/currX20_in
    SLICE_X77Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.811 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=31, routed)          1.119    11.930    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X83Y85         FDRE                                         r  Triangles_map/Bresenham/err_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.605    15.028    Triangles_map/Bresenham/CLK100MHz
    SLICE_X83Y85         FDRE                                         r  Triangles_map/Bresenham/err_reg[11]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X83Y85         FDRE (Setup_fdre_C_CE)      -0.205    15.046    Triangles_map/Bresenham/err_reg[11]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 1.940ns (29.319%)  route 4.677ns (70.681%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.710     5.313    Triangles_map/Bresenham/CLK100MHz
    SLICE_X73Y86         FDRE                                         r  Triangles_map/Bresenham/dy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y86         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  Triangles_map/Bresenham/dy_reg[5]/Q
                         net (fo=5, routed)           1.410     7.179    Triangles_map/Bresenham/dy[5]
    SLICE_X82Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.303 f  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.456     7.759    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.909 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.630     8.539    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X81Y85         LUT5 (Prop_lut5_I3_O)        0.326     8.865 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.865    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X81Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.397 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.397    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.511    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.062    10.687    Triangles_map/Bresenham/currX20_in
    SLICE_X77Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.811 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=31, routed)          1.119    11.930    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X83Y85         FDRE                                         r  Triangles_map/Bresenham/err_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.605    15.028    Triangles_map/Bresenham/CLK100MHz
    SLICE_X83Y85         FDRE                                         r  Triangles_map/Bresenham/err_reg[2]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X83Y85         FDRE (Setup_fdre_C_CE)      -0.205    15.046    Triangles_map/Bresenham/err_reg[2]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 2.090ns (30.406%)  route 4.784ns (69.594%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.710     5.313    Triangles_map/Bresenham/CLK100MHz
    SLICE_X73Y86         FDRE                                         r  Triangles_map/Bresenham/dy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y86         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  Triangles_map/Bresenham/dy_reg[5]/Q
                         net (fo=5, routed)           1.410     7.179    Triangles_map/Bresenham/dy[5]
    SLICE_X82Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.303 f  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.456     7.759    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.909 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.630     8.539    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X81Y85         LUT5 (Prop_lut5_I3_O)        0.326     8.865 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.865    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X81Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.397 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.397    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.511    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.572    11.196    Triangles_map/Bresenham/currX20_in
    SLICE_X81Y92         LUT5 (Prop_lut5_I1_O)        0.124    11.320 r  Triangles_map/Bresenham/err[27]_i_2/O
                         net (fo=1, routed)           0.716    12.036    Triangles_map/Bresenham/err[27]_i_2_n_0
    SLICE_X81Y91         LUT3 (Prop_lut3_I0_O)        0.150    12.186 r  Triangles_map/Bresenham/err[27]_i_1/O
                         net (fo=1, routed)           0.000    12.186    Triangles_map/Bresenham/err[27]_i_1_n_0
    SLICE_X81Y91         FDRE                                         r  Triangles_map/Bresenham/err_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.602    15.025    Triangles_map/Bresenham/CLK100MHz
    SLICE_X81Y91         FDRE                                         r  Triangles_map/Bresenham/err_reg[27]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X81Y91         FDRE (Setup_fdre_C_D)        0.075    15.323    Triangles_map/Bresenham/err_reg[27]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -12.186    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 2.092ns (30.457%)  route 4.777ns (69.543%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.710     5.313    Triangles_map/Bresenham/CLK100MHz
    SLICE_X73Y86         FDRE                                         r  Triangles_map/Bresenham/dy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y86         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  Triangles_map/Bresenham/dy_reg[5]/Q
                         net (fo=5, routed)           1.410     7.179    Triangles_map/Bresenham/dy[5]
    SLICE_X82Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.303 f  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.456     7.759    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X82Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.909 r  Triangles_map/Bresenham/currX2_carry__0_i_10/O
                         net (fo=2, routed)           0.630     8.539    Triangles_map/Bresenham/currX2_carry__0_i_10_n_0
    SLICE_X81Y85         LUT5 (Prop_lut5_I3_O)        0.326     8.865 r  Triangles_map/Bresenham/currX2_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.865    Triangles_map/Bresenham/currX2_carry__0_i_8_n_0
    SLICE_X81Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.397 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.397    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.511    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          1.641    11.266    Triangles_map/Bresenham/currX20_in
    SLICE_X80Y93         LUT5 (Prop_lut5_I1_O)        0.124    11.390 r  Triangles_map/Bresenham/err[24]_i_2/O
                         net (fo=1, routed)           0.639    12.029    Triangles_map/Bresenham/err[24]_i_2_n_0
    SLICE_X81Y92         LUT3 (Prop_lut3_I0_O)        0.152    12.181 r  Triangles_map/Bresenham/err[24]_i_1/O
                         net (fo=1, routed)           0.000    12.181    Triangles_map/Bresenham/err[24]_i_1_n_0
    SLICE_X81Y92         FDRE                                         r  Triangles_map/Bresenham/err_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.602    15.025    Triangles_map/Bresenham/CLK100MHz
    SLICE_X81Y92         FDRE                                         r  Triangles_map/Bresenham/err_reg[24]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X81Y92         FDRE (Setup_fdre_C_D)        0.075    15.323    Triangles_map/Bresenham/err_reg[24]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                  3.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Triangles_map/s_addra1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.141ns (25.884%)  route 0.404ns (74.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.596     1.515    Triangles_map/CLK100MHz
    SLICE_X77Y91         FDRE                                         r  Triangles_map/s_addra1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y91         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Triangles_map/s_addra1_reg[5]/Q
                         net (fo=32, routed)          0.404     2.060    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.903     2.068    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.823    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.006    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.564     1.483    Triangles_map/CLK100MHz
    SLICE_X62Y86         FDRE                                         r  Triangles_map/din_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  Triangles_map/din_reg[19]/Q
                         net (fo=1, routed)           0.106     1.753    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[19]
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.876     2.041    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.155     1.696    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.564     1.483    Triangles_map/CLK100MHz
    SLICE_X62Y85         FDRE                                         r  Triangles_map/din_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  Triangles_map/din_reg[15]/Q
                         net (fo=1, routed)           0.108     1.755    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.876     2.041    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.155     1.696    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.564     1.483    Triangles_map/CLK100MHz
    SLICE_X62Y85         FDRE                                         r  Triangles_map/din_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  Triangles_map/din_reg[17]/Q
                         net (fo=1, routed)           0.108     1.755    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[17]
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.876     2.041    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.155     1.696    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.821%)  route 0.110ns (46.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.566     1.485    Triangles_map/CLK100MHz
    SLICE_X63Y89         FDRE                                         r  Triangles_map/din_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.128     1.613 r  Triangles_map/din_reg[39]/Q
                         net (fo=1, routed)           0.110     1.723    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[39]
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.876     2.041    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.102     1.643    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.135%)  route 0.145ns (46.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.564     1.483    Triangles_map/CLK100MHz
    SLICE_X62Y86         FDRE                                         r  Triangles_map/din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  Triangles_map/din_reg[0]/Q
                         net (fo=1, routed)           0.145     1.792    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.876     2.041    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[0])
                                                      0.155     1.696    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.760%)  route 0.167ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.566     1.485    Triangles_map/CLK100MHz
    SLICE_X63Y89         FDRE                                         r  Triangles_map/din_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Triangles_map/din_reg[24]/Q
                         net (fo=1, routed)           0.167     1.793    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[24]
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.876     2.041    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.155     1.696    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.476%)  route 0.191ns (57.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.566     1.485    Triangles_map/CLK100MHz
    SLICE_X64Y88         FDRE                                         r  Triangles_map/din_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Triangles_map/din_reg[22]/Q
                         net (fo=1, routed)           0.191     1.817    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[22]
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.876     2.041    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.562    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.155     1.717    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.148ns (57.029%)  route 0.112ns (42.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.565     1.484    Triangles_map/CLK100MHz
    SLICE_X62Y87         FDRE                                         r  Triangles_map/din_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.148     1.632 r  Triangles_map/din_reg[35]/Q
                         net (fo=1, routed)           0.112     1.744    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[35]
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.876     2.041    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.102     1.643    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.571%)  route 0.198ns (58.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.563     1.482    Triangles_map/CLK100MHz
    SLICE_X61Y87         FDRE                                         r  Triangles_map/din_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Triangles_map/din_reg[54]/Q
                         net (fo=1, routed)           0.198     1.822    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[54]
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.876     2.041    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y17         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.562    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.155     1.717    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y17  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y17  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y13  VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16  VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y28  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y21  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y18  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y19  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X71Y84  Triangles_map/s_addra0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y85  Triangles_map/wr_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y84  Triangles_map/x0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y84  Triangles_map/x0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y84  Triangles_map/x0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y84  Triangles_map/x0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y84  Triangles_map/x0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y84  Triangles_map/x0_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y84  Triangles_map/x1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y84  Triangles_map/x1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y82  Triangles_map/Bresenham/dx_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y82  Triangles_map/Bresenham/dx_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y82  Triangles_map/Bresenham/dx_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y82  Triangles_map/Bresenham/dx_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y85  Triangles_map/Bresenham/e2_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y85  Triangles_map/Bresenham/e2_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y85  Triangles_map/Bresenham/e2_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y85  Triangles_map/Bresenham/e2_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y86  Triangles_map/Bresenham/e2_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y86  Triangles_map/Bresenham/e2_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard
  To Clock:  sys_clk_pin

Setup :           17  Failing Endpoints,  Worst Slack       -3.289ns,  Total Violation      -49.869ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.289ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/FSM_onehot_State_Bresenham_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        6.245ns  (logic 0.963ns (15.420%)  route 5.282ns (84.580%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 7234.934 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 7231.598 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.630  7231.599    VGA_RGB_map/PixelClk
    SLICE_X67Y92         FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.419  7232.018 r  VGA_RGB_map/klaar0_reg/Q
                         net (fo=10, routed)          2.954  7234.971    Triangles_map/klaar0
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.296  7235.267 r  Triangles_map/FSM_onehot_State_Bresenham[1]_i_3/O
                         net (fo=3, routed)           1.469  7236.736    Triangles_map/Bresenham/FSM_onehot_State_Bresenham_reg[1]_1
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.124  7236.860 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[2]_i_2/O
                         net (fo=2, routed)           0.860  7237.720    Triangles_map/Bresenham/FSM_onehot_State_Bresenham[2]_i_2_n_0
    SLICE_X64Y91         LUT3 (Prop_lut3_I1_O)        0.124  7237.844 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[0]_i_1/O
                         net (fo=1, routed)           0.000  7237.844    Triangles_map/Bresenham_n_74
    SLICE_X64Y91         FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.511  7234.933    Triangles_map/CLK100MHz
    SLICE_X64Y91         FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[0]/C
                         clock pessimism              0.000  7234.933    
                         clock uncertainty           -0.410  7234.522    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)        0.031  7234.553    Triangles_map/FSM_onehot_State_Bresenham_reg[0]
  -------------------------------------------------------------------
                         required time                       7234.554    
                         arrival time                       -7237.843    
  -------------------------------------------------------------------
                         slack                                 -3.289    

Slack (VIOLATED) :        -3.289ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/FSM_onehot_State_Bresenham_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        6.243ns  (logic 0.963ns (15.426%)  route 5.280ns (84.574%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 7234.934 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 7231.598 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.630  7231.599    VGA_RGB_map/PixelClk
    SLICE_X67Y92         FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.419  7232.018 r  VGA_RGB_map/klaar0_reg/Q
                         net (fo=10, routed)          2.954  7234.971    Triangles_map/klaar0
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.296  7235.267 r  Triangles_map/FSM_onehot_State_Bresenham[1]_i_3/O
                         net (fo=3, routed)           1.469  7236.736    Triangles_map/Bresenham/FSM_onehot_State_Bresenham_reg[1]_1
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.124  7236.860 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[2]_i_2/O
                         net (fo=2, routed)           0.857  7237.717    Triangles_map/Bresenham/FSM_onehot_State_Bresenham[2]_i_2_n_0
    SLICE_X64Y91         LUT3 (Prop_lut3_I1_O)        0.124  7237.841 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[2]_i_1/O
                         net (fo=1, routed)           0.000  7237.841    Triangles_map/Bresenham_n_73
    SLICE_X64Y91         FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.511  7234.933    Triangles_map/CLK100MHz
    SLICE_X64Y91         FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[2]/C
                         clock pessimism              0.000  7234.933    
                         clock uncertainty           -0.410  7234.522    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)        0.029  7234.551    Triangles_map/FSM_onehot_State_Bresenham_reg[2]
  -------------------------------------------------------------------
                         required time                       7234.552    
                         arrival time                       -7237.841    
  -------------------------------------------------------------------
                         slack                                 -3.289    

Slack (VIOLATED) :        -3.140ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_FifoOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        6.098ns  (logic 0.828ns (13.577%)  route 5.270ns (86.423%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 7234.935 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 7231.597 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.629  7231.598    VGA_RGB_map/PixelClk
    SLICE_X65Y89         FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456  7232.054 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=13, routed)          3.046  7235.100    Triangles_map/klaar1
    SLICE_X65Y92         LUT5 (Prop_lut5_I3_O)        0.124  7235.224 f  Triangles_map/rd_en_i_2/O
                         net (fo=3, routed)           1.223  7236.448    Triangles_map/rd_en_i_2_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I0_O)        0.124  7236.572 r  Triangles_map/State_FifoOut[0]_i_2/O
                         net (fo=1, routed)           1.001  7237.572    Triangles_map/State_FifoOut[0]_i_2_n_0
    SLICE_X64Y93         LUT6 (Prop_lut6_I0_O)        0.124  7237.696 r  Triangles_map/State_FifoOut[0]_i_1/O
                         net (fo=1, routed)           0.000  7237.696    Triangles_map/State_FifoOut[0]_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  Triangles_map/State_FifoOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.512  7234.934    Triangles_map/CLK100MHz
    SLICE_X64Y93         FDRE                                         r  Triangles_map/State_FifoOut_reg[0]/C
                         clock pessimism              0.000  7234.934    
                         clock uncertainty           -0.410  7234.523    
    SLICE_X64Y93         FDRE (Setup_fdre_C_D)        0.032  7234.556    Triangles_map/State_FifoOut_reg[0]
  -------------------------------------------------------------------
                         required time                       7234.556    
                         arrival time                       -7237.696    
  -------------------------------------------------------------------
                         slack                                 -3.140    

Slack (VIOLATED) :        -3.096ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_VideoMemory_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        6.052ns  (logic 0.580ns (9.583%)  route 5.472ns (90.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 7234.933 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 7231.597 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.629  7231.598    VGA_RGB_map/PixelClk
    SLICE_X65Y89         FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456  7232.054 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=13, routed)          5.472  7237.526    Triangles_map/klaar1
    SLICE_X65Y90         LUT6 (Prop_lut6_I5_O)        0.124  7237.650 r  Triangles_map/State_VideoMemory[0]__0_i_1/O
                         net (fo=1, routed)           0.000  7237.650    Triangles_map/State_VideoMemory[0]__0_i_1_n_0
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.510  7234.932    Triangles_map/CLK100MHz
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]__0/C
                         clock pessimism              0.000  7234.932    
                         clock uncertainty           -0.410  7234.521    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.031  7234.552    Triangles_map/State_VideoMemory_reg[0]__0
  -------------------------------------------------------------------
                         required time                       7234.553    
                         arrival time                       -7237.649    
  -------------------------------------------------------------------
                         slack                                 -3.096    

Slack (VIOLATED) :        -3.062ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/VidmemIsBlack1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        6.018ns  (logic 0.704ns (11.698%)  route 5.314ns (88.302%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 7234.935 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 7231.597 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.629  7231.598    VGA_RGB_map/PixelClk
    SLICE_X65Y89         FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456  7232.054 f  VGA_RGB_map/klaar1_reg/Q
                         net (fo=13, routed)          3.217  7235.271    Triangles_map/Bresenham/klaar1
    SLICE_X64Y92         LUT5 (Prop_lut5_I3_O)        0.124  7235.395 r  Triangles_map/Bresenham/VidmemIsBlack1_i_2/O
                         net (fo=2, routed)           2.097  7237.492    Triangles_map/Bresenham/VidmemIsBlack1_i_2_n_0
    SLICE_X65Y93         LUT5 (Prop_lut5_I1_O)        0.124  7237.616 r  Triangles_map/Bresenham/VidmemIsBlack1_i_1/O
                         net (fo=1, routed)           0.000  7237.616    Triangles_map/Bresenham_n_66
    SLICE_X65Y93         FDRE                                         r  Triangles_map/VidmemIsBlack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.512  7234.934    Triangles_map/CLK100MHz
    SLICE_X65Y93         FDRE                                         r  Triangles_map/VidmemIsBlack1_reg/C
                         clock pessimism              0.000  7234.934    
                         clock uncertainty           -0.410  7234.523    
    SLICE_X65Y93         FDRE (Setup_fdre_C_D)        0.029  7234.552    Triangles_map/VidmemIsBlack1_reg
  -------------------------------------------------------------------
                         required time                       7234.553    
                         arrival time                       -7237.616    
  -------------------------------------------------------------------
                         slack                                 -3.062    

Slack (VIOLATED) :        -2.983ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/s_WritingInVidmem1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        5.938ns  (logic 0.704ns (11.855%)  route 5.234ns (88.145%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 7234.935 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 7231.597 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.629  7231.598    VGA_RGB_map/PixelClk
    SLICE_X65Y89         FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456  7232.054 f  VGA_RGB_map/klaar1_reg/Q
                         net (fo=13, routed)          3.217  7235.271    Triangles_map/Bresenham/klaar1
    SLICE_X64Y92         LUT5 (Prop_lut5_I3_O)        0.124  7235.395 r  Triangles_map/Bresenham/VidmemIsBlack1_i_2/O
                         net (fo=2, routed)           2.017  7237.412    Triangles_map/Bresenham/VidmemIsBlack1_i_2_n_0
    SLICE_X64Y93         LUT6 (Prop_lut6_I0_O)        0.124  7237.536 r  Triangles_map/Bresenham/s_WritingInVidmem1_i_1/O
                         net (fo=1, routed)           0.000  7237.536    Triangles_map/Bresenham_n_67
    SLICE_X64Y93         FDRE                                         r  Triangles_map/s_WritingInVidmem1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.512  7234.934    Triangles_map/CLK100MHz
    SLICE_X64Y93         FDRE                                         r  Triangles_map/s_WritingInVidmem1_reg/C
                         clock pessimism              0.000  7234.934    
                         clock uncertainty           -0.410  7234.523    
    SLICE_X64Y93         FDRE (Setup_fdre_C_D)        0.029  7234.552    Triangles_map/s_WritingInVidmem1_reg
  -------------------------------------------------------------------
                         required time                       7234.553    
                         arrival time                       -7237.536    
  -------------------------------------------------------------------
                         slack                                 -2.983    

Slack (VIOLATED) :        -2.976ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/s_WritingInVidmem0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        5.931ns  (logic 0.580ns (9.779%)  route 5.351ns (90.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 7234.933 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 7231.597 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.629  7231.598    VGA_RGB_map/PixelClk
    SLICE_X65Y89         FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456  7232.054 f  VGA_RGB_map/klaar1_reg/Q
                         net (fo=13, routed)          5.351  7237.405    Triangles_map/Bresenham/klaar1
    SLICE_X64Y90         LUT6 (Prop_lut6_I1_O)        0.124  7237.529 r  Triangles_map/Bresenham/s_WritingInVidmem0_i_1/O
                         net (fo=1, routed)           0.000  7237.529    Triangles_map/Bresenham_n_64
    SLICE_X64Y90         FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.510  7234.932    Triangles_map/CLK100MHz
    SLICE_X64Y90         FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
                         clock pessimism              0.000  7234.932    
                         clock uncertainty           -0.410  7234.521    
    SLICE_X64Y90         FDRE (Setup_fdre_C_D)        0.031  7234.552    Triangles_map/s_WritingInVidmem0_reg
  -------------------------------------------------------------------
                         required time                       7234.553    
                         arrival time                       -7237.529    
  -------------------------------------------------------------------
                         slack                                 -2.976    

Slack (VIOLATED) :        -2.909ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/FSM_onehot_State_Bresenham_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        5.863ns  (logic 0.839ns (14.310%)  route 5.024ns (85.690%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 7234.934 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 7231.598 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.630  7231.599    VGA_RGB_map/PixelClk
    SLICE_X67Y92         FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.419  7232.018 r  VGA_RGB_map/klaar0_reg/Q
                         net (fo=10, routed)          2.954  7234.971    Triangles_map/klaar0
    SLICE_X64Y91         LUT6 (Prop_lut6_I4_O)        0.296  7235.267 r  Triangles_map/FSM_onehot_State_Bresenham[1]_i_3/O
                         net (fo=3, routed)           2.070  7237.337    Triangles_map/Bresenham/FSM_onehot_State_Bresenham_reg[1]_1
    SLICE_X65Y91         LUT6 (Prop_lut6_I4_O)        0.124  7237.461 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[1]_i_1/O
                         net (fo=1, routed)           0.000  7237.461    Triangles_map/Bresenham_n_72
    SLICE_X65Y91         FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.511  7234.933    Triangles_map/CLK100MHz
    SLICE_X65Y91         FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[1]/C
                         clock pessimism              0.000  7234.933    
                         clock uncertainty           -0.410  7234.522    
    SLICE_X65Y91         FDRE (Setup_fdre_C_D)        0.029  7234.551    Triangles_map/FSM_onehot_State_Bresenham_reg[1]
  -------------------------------------------------------------------
                         required time                       7234.552    
                         arrival time                       -7237.461    
  -------------------------------------------------------------------
                         slack                                 -2.909    

Slack (VIOLATED) :        -2.906ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/VidmemIsBlack0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        5.860ns  (logic 0.704ns (12.015%)  route 5.156ns (87.985%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 7234.933 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 7231.597 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.629  7231.598    VGA_RGB_map/PixelClk
    SLICE_X65Y89         FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456  7232.054 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=13, routed)          3.163  7235.217    Triangles_map/Bresenham/klaar1
    SLICE_X65Y89         LUT6 (Prop_lut6_I1_O)        0.124  7235.341 r  Triangles_map/Bresenham/VidmemIsBlack0_i_2/O
                         net (fo=1, routed)           1.992  7237.333    Triangles_map/Bresenham/VidmemIsBlack0_i_2_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124  7237.458 r  Triangles_map/Bresenham/VidmemIsBlack0_i_1/O
                         net (fo=1, routed)           0.000  7237.458    Triangles_map/Bresenham_n_65
    SLICE_X64Y89         FDRE                                         r  Triangles_map/VidmemIsBlack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.510  7234.932    Triangles_map/CLK100MHz
    SLICE_X64Y89         FDRE                                         r  Triangles_map/VidmemIsBlack0_reg/C
                         clock pessimism              0.000  7234.932    
                         clock uncertainty           -0.410  7234.521    
    SLICE_X64Y89         FDRE (Setup_fdre_C_D)        0.029  7234.550    Triangles_map/VidmemIsBlack0_reg
  -------------------------------------------------------------------
                         required time                       7234.551    
                         arrival time                       -7237.457    
  -------------------------------------------------------------------
                         slack                                 -2.906    

Slack (VIOLATED) :        -2.867ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_VideoMemory_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        3.153ns  (logic 0.231ns (7.327%)  route 2.922ns (92.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 7231.486 - 7230.000 ) 
    Source Clock Delay      (SCD):    0.838ns = ( 7230.803 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898  7230.863    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625  7229.238 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700  7229.938    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  7229.967 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.836  7230.803    VGA_RGB_map/PixelClk
    SLICE_X65Y89         FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.175  7230.978 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=13, routed)          2.922  7233.899    Triangles_map/klaar1
    SLICE_X65Y90         LUT4 (Prop_lut4_I1_O)        0.056  7233.955 r  Triangles_map/State_VideoMemory[0]_i_1/O
                         net (fo=1, routed)           0.000  7233.955    Triangles_map/p_1_in__0[0]
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250  7230.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644  7230.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  7230.919 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.567  7231.486    Triangles_map/CLK100MHz
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]/C
                         clock pessimism              0.000  7231.486    
                         clock uncertainty           -0.410  7231.075    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.013  7231.088    Triangles_map/State_VideoMemory_reg[0]
  -------------------------------------------------------------------
                         required time                       7231.088    
                         arrival time                       -7233.956    
  -------------------------------------------------------------------
                         slack                                 -2.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_VideoMemory_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 0.567ns (12.808%)  route 3.860ns (87.192%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.235ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.507     1.510    VGA_RGB_map/PixelClk
    SLICE_X65Y89         FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.367     1.877 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=13, routed)          1.101     2.979    VGA_RGB_map/klaar1
    SLICE_X64Y89         LUT2 (Prop_lut2_I0_O)        0.100     3.079 r  VGA_RGB_map/State_VideoMemory[1]_i_3/O
                         net (fo=1, routed)           1.119     4.198    Triangles_map/Bresenham/State_VideoMemory_reg[0]__0_1
    SLICE_X67Y90         LUT6 (Prop_lut6_I0_O)        0.100     4.298 r  Triangles_map/Bresenham/State_VideoMemory[1]_i_1/O
                         net (fo=4, routed)           1.639     5.937    Triangles_map/Bresenham_n_43
    SLICE_X66Y92         FDRE                                         r  Triangles_map/State_VideoMemory_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.632     5.235    Triangles_map/CLK100MHz
    SLICE_X66Y92         FDRE                                         r  Triangles_map/State_VideoMemory_reg[1]/C
                         clock pessimism              0.000     5.235    
                         clock uncertainty            0.410     5.645    
    SLICE_X66Y92         FDRE (Hold_fdre_C_CE)        0.001     5.646    Triangles_map/State_VideoMemory_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.646    
                         arrival time                           5.937    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_VideoMemory_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.567ns (12.512%)  route 3.965ns (87.488%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.234ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.507     1.510    VGA_RGB_map/PixelClk
    SLICE_X65Y89         FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.367     1.877 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=13, routed)          1.101     2.979    VGA_RGB_map/klaar1
    SLICE_X64Y89         LUT2 (Prop_lut2_I0_O)        0.100     3.079 r  VGA_RGB_map/State_VideoMemory[1]_i_3/O
                         net (fo=1, routed)           1.119     4.198    Triangles_map/Bresenham/State_VideoMemory_reg[0]__0_1
    SLICE_X67Y90         LUT6 (Prop_lut6_I0_O)        0.100     4.298 r  Triangles_map/Bresenham/State_VideoMemory[1]_i_1/O
                         net (fo=4, routed)           1.744     6.042    Triangles_map/Bresenham_n_43
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.631     5.234    Triangles_map/CLK100MHz
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]/C
                         clock pessimism              0.000     5.234    
                         clock uncertainty            0.410     5.644    
    SLICE_X65Y90         FDRE (Hold_fdre_C_CE)       -0.045     5.599    Triangles_map/State_VideoMemory_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.599    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_VideoMemory_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.567ns (12.512%)  route 3.965ns (87.488%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.234ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.507     1.510    VGA_RGB_map/PixelClk
    SLICE_X65Y89         FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.367     1.877 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=13, routed)          1.101     2.979    VGA_RGB_map/klaar1
    SLICE_X64Y89         LUT2 (Prop_lut2_I0_O)        0.100     3.079 r  VGA_RGB_map/State_VideoMemory[1]_i_3/O
                         net (fo=1, routed)           1.119     4.198    Triangles_map/Bresenham/State_VideoMemory_reg[0]__0_1
    SLICE_X67Y90         LUT6 (Prop_lut6_I0_O)        0.100     4.298 r  Triangles_map/Bresenham/State_VideoMemory[1]_i_1/O
                         net (fo=4, routed)           1.744     6.042    Triangles_map/Bresenham_n_43
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.631     5.234    Triangles_map/CLK100MHz
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]__0/C
                         clock pessimism              0.000     5.234    
                         clock uncertainty            0.410     5.644    
    SLICE_X65Y90         FDRE (Hold_fdre_C_CE)       -0.045     5.599    Triangles_map/State_VideoMemory_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -5.599    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_VideoMemory_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.567ns (12.512%)  route 3.965ns (87.488%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.234ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.507     1.510    VGA_RGB_map/PixelClk
    SLICE_X65Y89         FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.367     1.877 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=13, routed)          1.101     2.979    VGA_RGB_map/klaar1
    SLICE_X64Y89         LUT2 (Prop_lut2_I0_O)        0.100     3.079 r  VGA_RGB_map/State_VideoMemory[1]_i_3/O
                         net (fo=1, routed)           1.119     4.198    Triangles_map/Bresenham/State_VideoMemory_reg[0]__0_1
    SLICE_X67Y90         LUT6 (Prop_lut6_I0_O)        0.100     4.298 r  Triangles_map/Bresenham/State_VideoMemory[1]_i_1/O
                         net (fo=4, routed)           1.744     6.042    Triangles_map/Bresenham_n_43
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.631     5.234    Triangles_map/CLK100MHz
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[1]__0/C
                         clock pessimism              0.000     5.234    
                         clock uncertainty            0.410     5.644    
    SLICE_X65Y90         FDRE (Hold_fdre_C_CE)       -0.045     5.599    Triangles_map/State_VideoMemory_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -5.599    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/rd_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.676ns (13.934%)  route 4.176ns (86.066%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.235ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.508     1.511    VGA_RGB_map/PixelClk
    SLICE_X67Y92         FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.337     1.848 r  VGA_RGB_map/klaar0_reg/Q
                         net (fo=10, routed)          2.464     4.312    Triangles_map/klaar0
    SLICE_X65Y92         LUT5 (Prop_lut5_I1_O)        0.239     4.551 f  Triangles_map/rd_en_i_2/O
                         net (fo=3, routed)           1.712     6.263    Triangles_map/Bresenham/rd_en_reg
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.100     6.363 r  Triangles_map/Bresenham/rd_en_i_1/O
                         net (fo=1, routed)           0.000     6.363    Triangles_map/Bresenham_n_70
    SLICE_X65Y91         FDRE                                         r  Triangles_map/rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.632     5.235    Triangles_map/CLK100MHz
    SLICE_X65Y91         FDRE                                         r  Triangles_map/rd_en_reg/C
                         clock pessimism              0.000     5.235    
                         clock uncertainty            0.410     5.645    
    SLICE_X65Y91         FDRE (Hold_fdre_C_D)         0.270     5.915    Triangles_map/rd_en_reg
  -------------------------------------------------------------------
                         required time                         -5.915    
                         arrival time                           6.363    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_FifoOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.676ns (13.906%)  route 4.185ns (86.094%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.508     1.511    VGA_RGB_map/PixelClk
    SLICE_X67Y92         FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.337     1.848 f  VGA_RGB_map/klaar0_reg/Q
                         net (fo=10, routed)          2.444     4.292    Triangles_map/klaar0
    SLICE_X64Y92         LUT5 (Prop_lut5_I3_O)        0.239     4.531 f  Triangles_map/State_FifoOut[0]_i_3/O
                         net (fo=1, routed)           1.741     6.273    Triangles_map/State_FifoOut[0]_i_3_n_0
    SLICE_X64Y93         LUT6 (Prop_lut6_I4_O)        0.100     6.373 r  Triangles_map/State_FifoOut[0]_i_1/O
                         net (fo=1, routed)           0.000     6.373    Triangles_map/State_FifoOut[0]_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  Triangles_map/State_FifoOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.633     5.236    Triangles_map/CLK100MHz
    SLICE_X64Y93         FDRE                                         r  Triangles_map/State_FifoOut_reg[0]/C
                         clock pessimism              0.000     5.236    
                         clock uncertainty            0.410     5.646    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.271     5.917    Triangles_map/State_FifoOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.917    
                         arrival time                           6.373    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_FifoOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 0.567ns (11.589%)  route 4.325ns (88.411%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.507     1.510    VGA_RGB_map/PixelClk
    SLICE_X65Y89         FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.367     1.877 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=13, routed)          2.642     4.519    Triangles_map/klaar1
    SLICE_X65Y94         LUT6 (Prop_lut6_I2_O)        0.100     4.619 r  Triangles_map/State_FifoOut[1]_i_4/O
                         net (fo=1, routed)           1.684     6.303    Triangles_map/State_FifoOut[1]_i_4_n_0
    SLICE_X64Y94         LUT6 (Prop_lut6_I2_O)        0.100     6.403 r  Triangles_map/State_FifoOut[1]_i_1/O
                         net (fo=1, routed)           0.000     6.403    Triangles_map/State_FifoOut[1]_i_1_n_0
    SLICE_X64Y94         FDRE                                         r  Triangles_map/State_FifoOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.633     5.236    Triangles_map/CLK100MHz
    SLICE_X64Y94         FDRE                                         r  Triangles_map/State_FifoOut_reg[1]/C
                         clock pessimism              0.000     5.236    
                         clock uncertainty            0.410     5.646    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.269     5.915    Triangles_map/State_FifoOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.915    
                         arrival time                           6.403    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_VideoMemory_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 0.467ns (9.518%)  route 4.440ns (90.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.234ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.507     1.510    VGA_RGB_map/PixelClk
    SLICE_X65Y89         FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.367     1.877 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=13, routed)          4.440     6.317    Triangles_map/klaar1
    SLICE_X65Y90         LUT4 (Prop_lut4_I1_O)        0.100     6.417 r  Triangles_map/State_VideoMemory[0]_i_1/O
                         net (fo=1, routed)           0.000     6.417    Triangles_map/p_1_in__0[0]
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.631     5.234    Triangles_map/CLK100MHz
    SLICE_X65Y90         FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]/C
                         clock pessimism              0.000     5.234    
                         clock uncertainty            0.410     5.644    
    SLICE_X65Y90         FDRE (Hold_fdre_C_D)         0.269     5.913    Triangles_map/State_VideoMemory_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.913    
                         arrival time                           6.417    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/s_WritingInVidmem0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 0.676ns (13.699%)  route 4.259ns (86.301%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.234ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.508     1.511    VGA_RGB_map/PixelClk
    SLICE_X67Y92         FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.337     1.848 r  VGA_RGB_map/klaar0_reg/Q
                         net (fo=10, routed)          2.533     4.381    Triangles_map/klaar0
    SLICE_X66Y92         LUT3 (Prop_lut3_I1_O)        0.239     4.620 r  Triangles_map/s_WritingInVidmem0_i_2/O
                         net (fo=1, routed)           1.726     6.346    Triangles_map/Bresenham/s_WritingInVidmem0_reg_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.100     6.446 r  Triangles_map/Bresenham/s_WritingInVidmem0_i_1/O
                         net (fo=1, routed)           0.000     6.446    Triangles_map/Bresenham_n_64
    SLICE_X64Y90         FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.631     5.234    Triangles_map/CLK100MHz
    SLICE_X64Y90         FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
                         clock pessimism              0.000     5.234    
                         clock uncertainty            0.410     5.644    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.270     5.914    Triangles_map/s_WritingInVidmem0_reg
  -------------------------------------------------------------------
                         required time                         -5.914    
                         arrival time                           6.446    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/Start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.676ns (13.676%)  route 4.267ns (86.324%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.234ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.508     1.511    VGA_RGB_map/PixelClk
    SLICE_X67Y92         FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.337     1.848 r  VGA_RGB_map/klaar0_reg/Q
                         net (fo=10, routed)          2.579     4.427    Triangles_map/klaar0
    SLICE_X64Y90         LUT4 (Prop_lut4_I1_O)        0.239     4.666 f  Triangles_map/Start_i_2/O
                         net (fo=1, routed)           1.688     6.354    Triangles_map/Bresenham/Start_reg_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I3_O)        0.100     6.454 r  Triangles_map/Bresenham/Start_i_1/O
                         net (fo=1, routed)           0.000     6.454    Triangles_map/Bresenham_n_71
    SLICE_X64Y90         FDRE                                         r  Triangles_map/Start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.631     5.234    Triangles_map/CLK100MHz
    SLICE_X64Y90         FDRE                                         r  Triangles_map/Start_reg/C
                         clock pessimism              0.000     5.234    
                         clock uncertainty            0.410     5.644    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.270     5.914    Triangles_map/Start_reg
  -------------------------------------------------------------------
                         required time                         -5.914    
                         arrival time                           6.454    
  -------------------------------------------------------------------
                         slack                                  0.540    





