#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Mar  3 13:27:10 2019
# Process ID: 9584
# Current directory: D:/DSD-II/Exercise3/Project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5812 D:\DSD-II\Exercise3\Project_3\Project_3.xpr
# Log file: D:/DSD-II/Exercise3/Project_3/vivado.log
# Journal file: D:/DSD-II/Exercise3/Project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DSD-II/Exercise3/Project_3/Project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 770.344 ; gain = 119.840
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Sun Mar  3 13:58:22 2019] Launched synth_1...
Run output will be captured here: D:/DSD-II/Exercise3/Project_3/Project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Mar  3 14:02:16 2019] Launched synth_1...
Run output will be captured here: D:/DSD-II/Exercise3/Project_3/Project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Mar  3 14:05:11 2019] Launched synth_1...
Run output will be captured here: D:/DSD-II/Exercise3/Project_3/Project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Mar  3 14:06:20 2019] Launched synth_1...
Run output will be captured here: D:/DSD-II/Exercise3/Project_3/Project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Mar  3 14:08:04 2019] Launched synth_1...
Run output will be captured here: D:/DSD-II/Exercise3/Project_3/Project_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Mar  3 14:09:27 2019] Launched impl_1...
Run output will be captured here: D:/DSD-II/Exercise3/Project_3/Project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1281.590 ; gain = 0.137
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1281.590 ; gain = 0.137
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 1406.066 ; gain = 572.551
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'instruction_fetch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
"xvhdl -m64 --relax -prj instruction_fetch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot instruction_fetch_behav xil_defaultlib.instruction_fetch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture structural of entity xil_defaultlib.instruction_fetch
Built simulation snapshot instruction_fetch_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xsim.dir/instruction_fetch_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xsim.dir/instruction_fetch_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Mar  3 14:13:10 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  3 14:13:10 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1946.535 ; gain = 392.887
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "instruction_fetch_behav -key {Behavioral:sim_1:Functional:instruction_fetch} -tclbatch {instruction_fetch.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source instruction_fetch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instruction_fetch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1972.898 ; gain = 496.938
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1978.840 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'instruction_fetch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
"xvhdl -m64 --relax -prj instruction_fetch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot instruction_fetch_behav xil_defaultlib.instruction_fetch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture structural of entity xil_defaultlib.instruction_fetch
Built simulation snapshot instruction_fetch_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xsim.dir/instruction_fetch_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xsim.dir/instruction_fetch_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Mar  3 14:14:43 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  3 14:14:43 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1978.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "instruction_fetch_behav -key {Behavioral:sim_1:Functional:instruction_fetch} -tclbatch {instruction_fetch.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source instruction_fetch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instruction_fetch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1978.840 ; gain = 0.000
update_compile_order -fileset sim_1
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1978.840 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
ERROR: [VRFC 10-91] instruction_fetch is not declared [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd:41]
ERROR: [VRFC 10-1504] unit behav ignored due to previous errors [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd:23]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot if_tb_behav xil_defaultlib.if_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 28 [D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd:65]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit if_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot if_tb_behav xil_defaultlib.if_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture structural of entity xil_defaultlib.instruction_fetch [instruction_fetch_default]
Compiling architecture behav of entity xil_defaultlib.if_tb
Built simulation snapshot if_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xsim.dir/if_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xsim.dir/if_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Mar  3 14:18:56 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  3 14:18:56 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1978.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1978.840 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1978.840 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/instruction_fetch_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot if_tb_behav xil_defaultlib.if_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture structural of entity xil_defaultlib.instruction_fetch [instruction_fetch_default]
Compiling architecture behav of entity xil_defaultlib.if_tb
Built simulation snapshot if_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xsim.dir/if_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav/xsim.dir/if_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Mar  3 14:21:53 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  3 14:21:53 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1978.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "if_tb_behav -key {Behavioral:sim_1:Functional:if_tb} -tclbatch {if_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source if_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'if_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1985.793 ; gain = 6.953
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2123.109 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2123.109 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'if_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
"xvhdl -m64 --relax -prj if_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sources_1/new/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise3/Project_3/Project_3.srcs/sim_1/new/if_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity if_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2123.109 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 333af23758cf47abaaf211841e0ea5a0 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot if_tb_behav xil_defaultlib.if_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture structural of entity xil_defaultlib.instruction_fetch [instruction_fetch_default]
Compiling architecture behav of entity xil_defaultlib.if_tb
Built simulation snapshot if_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2123.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar  3 14:27:23 2019...
