
build/ch.elf:     file format elf32-littlearm
build/ch.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00200201

Program Header:
    LOAD off    0x00010000 vaddr 0x00200000 paddr 0x08000000 align 2**16
         filesz 0x000011dc memsz 0x000011dc flags rwx
    LOAD off    0x000111dc vaddr 0x080011dc paddr 0x080011dc align 2**16
         filesz 0x00000184 memsz 0x00000184 flags r--
    LOAD off    0x00020000 vaddr 0x20000000 paddr 0x20000000 align 2**16
         filesz 0x00000000 memsz 0x00000a40 flags rw-
    LOAD off    0x00020000 vaddr 0x20020000 paddr 0x20020000 align 2**16
         filesz 0x00000000 memsz 0x00060000 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .mstack       00000400  20000000  20000000  00020000  2**0
                  ALLOC
  1 .pstack       00000400  20000400  20000400  00020000  2**0
                  ALLOC
  2 .nocache      00000000  20000800  20000800  00011360  2**2
                  CONTENTS
  3 .eth          00000000  20000800  20000800  00011360  2**2
                  CONTENTS
  4 .vectors      00000200  00200000  08000000  00010000  2**7
                  CONTENTS, ALLOC, LOAD, DATA
  5 .text         00000fdc  00200200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .rodata       00000184  080011dc  080011dc  000111dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .data         00000000  20020000  20020000  00011360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00000240  20000800  20000800  00020000  2**3
                  ALLOC
  9 .ram0_init    00000000  20020000  20020000  00011360  2**2
                  CONTENTS
 10 .ram0         00000000  20020000  20020000  00011360  2**2
                  CONTENTS
 11 .ram1_init    00000000  20020000  20020000  00011360  2**2
                  CONTENTS
 12 .ram1         00000000  20020000  20020000  00011360  2**2
                  CONTENTS
 13 .ram2_init    00000000  2007c000  2007c000  00011360  2**2
                  CONTENTS
 14 .ram2         00000000  2007c000  2007c000  00011360  2**2
                  CONTENTS
 15 .ram3_init    00000000  20000a40  20000a40  00011360  2**2
                  CONTENTS
 16 .ram3         00000000  20000a40  20000a40  00011360  2**2
                  CONTENTS
 17 .ram4_init    00000000  00000000  00000000  00011360  2**2
                  CONTENTS
 18 .ram4         00000000  00000000  00000000  00011360  2**2
                  CONTENTS
 19 .ram5_init    00000000  40024000  40024000  00011360  2**2
                  CONTENTS
 20 .ram5         00000000  40024000  40024000  00011360  2**2
                  CONTENTS
 21 .ram6_init    00000000  00000000  00000000  00011360  2**2
                  CONTENTS
 22 .ram6         00000000  00000000  00000000  00011360  2**2
                  CONTENTS
 23 .ram7_init    00000000  00000000  00000000  00011360  2**2
                  CONTENTS
 24 .ram7         00000000  00000000  00000000  00011360  2**2
                  CONTENTS
 25 .heap         00060000  20020000  20020000  00020000  2**0
                  ALLOC
 26 .ARM.attributes 0000002d  00000000  00000000  00011360  2**0
                  CONTENTS, READONLY
 27 .comment      0000007f  00000000  00000000  0001138d  2**0
                  CONTENTS, READONLY
 28 .debug_info   00003785  00000000  00000000  0001140c  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_abbrev 00000649  00000000  00000000  00014b91  2**0
                  CONTENTS, READONLY, DEBUGGING
 30 .debug_loc    00000d70  00000000  00000000  000151da  2**0
                  CONTENTS, READONLY, DEBUGGING
 31 .debug_aranges 00000140  00000000  00000000  00015f4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 32 .debug_ranges 00000c98  00000000  00000000  0001608a  2**0
                  CONTENTS, READONLY, DEBUGGING
 33 .debug_line   000012da  00000000  00000000  00016d22  2**0
                  CONTENTS, READONLY, DEBUGGING
 34 .debug_str    00001348  00000000  00000000  00017ffc  2**0
                  CONTENTS, READONLY, DEBUGGING
 35 .debug_frame  00000404  00000000  00000000  00019344  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
20000000 l    d  .mstack	00000000 .mstack
20000400 l    d  .pstack	00000000 .pstack
20000800 l    d  .nocache	00000000 .nocache
20000800 l    d  .eth	00000000 .eth
00200000 l    d  .vectors	00000000 .vectors
00200200 l    d  .text	00000000 .text
080011dc l    d  .rodata	00000000 .rodata
20020000 l    d  .data	00000000 .data
20000800 l    d  .bss	00000000 .bss
20020000 l    d  .ram0_init	00000000 .ram0_init
20020000 l    d  .ram0	00000000 .ram0
20020000 l    d  .ram1_init	00000000 .ram1_init
20020000 l    d  .ram1	00000000 .ram1
2007c000 l    d  .ram2_init	00000000 .ram2_init
2007c000 l    d  .ram2	00000000 .ram2
20000a40 l    d  .ram3_init	00000000 .ram3_init
20000a40 l    d  .ram3	00000000 .ram3
00000000 l    d  .ram4_init	00000000 .ram4_init
00000000 l    d  .ram4	00000000 .ram4
40024000 l    d  .ram5_init	00000000 .ram5_init
40024000 l    d  .ram5	00000000 .ram5
00000000 l    d  .ram6_init	00000000 .ram6_init
00000000 l    d  .ram6	00000000 .ram6
00000000 l    d  .ram7_init	00000000 .ram7_init
00000000 l    d  .ram7	00000000 .ram7
20020000 l    d  .heap	00000000 .heap
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 
00200300 l     F .text	0000000c chTMStartMeasurementX.constprop.13
00200310 l     F .text	00000040 dac_lld_put_channel.constprop.5
00200350 l     F .text	00000048 chCoreAllocAligned
002003a0 l     F .text	0000005c _port_irq_epilogue
00200400 l     F .text	00000034 Vector118
00200440 l     F .text	00000034 VectorA4
00200480 l     F .text	00000058 SysTick_Handler
002004e0 l     F .text	0000002c Vector158
00200510 l     F .text	0000002c Vector154
00200540 l     F .text	0000002c Vector150
00200570 l     F .text	00000028 Vector130
002005a0 l     F .text	0000002c Vector12C
002005d0 l     F .text	0000002c Vector128
00200600 l     F .text	0000002c Vector124
00200630 l     F .text	00000028 Vector120
00200660 l     F .text	0000002c VectorFC
00200690 l     F .text	0000002c Vector84
002006c0 l     F .text	0000002c Vector80
002006f0 l     F .text	00000028 Vector7C
00200720 l     F .text	0000002c Vector78
00200750 l     F .text	0000002c Vector74
00200780 l     F .text	0000002c Vector70
002007b0 l     F .text	00000028 Vector6C
002007e0 l     F .text	0000001a SVC_Handler
00200800 l     F .text	00000044 chTMStopMeasurementX
00200850 l     F .text	00000070 wakeup
002008c0 l     F .text	00000002 _idle_thread
002008d0 l     F .text	00000002 _unhandled_exception
002008d0 l     F .text	00000002 Vector58
002008d0 l     F .text	00000002 Vector5C
002008d0 l     F .text	00000002 Vector60
002008d0 l     F .text	00000002 Vector64
002008d0 l     F .text	00000002 Vector68
002008d0 l     F .text	00000002 Vector50
002008d0 l     F .text	00000002 Vector4C
002008d0 l     F .text	00000002 Vector48
002008d0 l     F .text	00000002 Vector44
002008d0 l     F .text	00000002 Vector40
002008d0 l     F .text	00000002 MemManage_Handler
002008d0 l     F .text	00000002 PendSV_Handler
002008d0 l     F .text	00000002 Vector88
002008d0 l     F .text	00000002 Vector8C
002008d0 l     F .text	00000002 Vector90
002008d0 l     F .text	00000002 Vector94
002008d0 l     F .text	00000002 Vector98
002008d0 l     F .text	00000002 Vector9C
002008d0 l     F .text	00000002 VectorA0
002008d0 l     F .text	00000002 HardFault_Handler
002008d0 l     F .text	00000002 VectorA8
002008d0 l     F .text	00000002 VectorAC
002008d0 l     F .text	00000002 VectorB0
002008d0 l     F .text	00000002 VectorB4
002008d0 l     F .text	00000002 VectorB8
002008d0 l     F .text	00000002 VectorBC
002008d0 l     F .text	00000002 VectorC0
002008d0 l     F .text	00000002 VectorC4
002008d0 l     F .text	00000002 VectorC8
002008d0 l     F .text	00000002 VectorCC
002008d0 l     F .text	00000002 VectorD0
002008d0 l     F .text	00000002 VectorD4
002008d0 l     F .text	00000002 VectorD8
002008d0 l     F .text	00000002 VectorDC
002008d0 l     F .text	00000002 VectorE0
002008d0 l     F .text	00000002 VectorE4
002008d0 l     F .text	00000002 VectorE8
002008d0 l     F .text	00000002 VectorEC
002008d0 l     F .text	00000002 VectorF0
002008d0 l     F .text	00000002 VectorF4
002008d0 l     F .text	00000002 VectorF8
002008d0 l     F .text	00000002 Vector34
002008d0 l     F .text	00000002 Vector100
002008d0 l     F .text	00000002 Vector104
002008d0 l     F .text	00000002 Vector108
002008d0 l     F .text	00000002 Vector10C
002008d0 l     F .text	00000002 Vector110
002008d0 l     F .text	00000002 Vector114
002008d0 l     F .text	00000002 NMI_Handler
002008d0 l     F .text	00000002 Vector11C
002008d0 l     F .text	00000002 DebugMon_Handler
002008d0 l     F .text	00000002 Vector54
002008d0 l     F .text	00000002 Vector28
002008d0 l     F .text	00000002 Vector24
002008d0 l     F .text	00000002 Vector20
002008d0 l     F .text	00000002 Vector134
002008d0 l     F .text	00000002 Vector138
002008d0 l     F .text	00000002 Vector13C
002008d0 l     F .text	00000002 Vector140
002008d0 l     F .text	00000002 Vector144
002008d0 l     F .text	00000002 Vector148
002008d0 l     F .text	00000002 Vector14C
002008d0 l     F .text	00000002 Vector1C
002008d0 l     F .text	00000002 UsageFault_Handler
002008d0 l     F .text	00000002 BusFault_Handler
002008d0 l     F .text	00000002 Vector15C
002008d0 l     F .text	00000002 Vector160
002008d0 l     F .text	00000002 Vector164
002008d0 l     F .text	00000002 Vector168
002008d0 l     F .text	00000002 Vector16C
002008d0 l     F .text	00000002 Vector170
002008d0 l     F .text	00000002 Vector174
002008d0 l     F .text	00000002 Vector178
002008d0 l     F .text	00000002 Vector17C
002008d0 l     F .text	00000002 Vector180
002008d0 l     F .text	00000002 Vector184
002008d0 l     F .text	00000002 Vector188
002008d0 l     F .text	00000002 Vector18C
002008d0 l     F .text	00000002 Vector190
002008d0 l     F .text	00000002 Vector194
002008d0 l     F .text	00000002 Vector198
002008d0 l     F .text	00000002 Vector19C
002008d0 l     F .text	00000002 Vector1A0
002008d0 l     F .text	00000002 Vector1A4
002008d0 l     F .text	00000002 Vector1A8
002008d0 l     F .text	00000002 Vector1AC
002008d0 l     F .text	00000002 Vector1B0
002008d0 l     F .text	00000002 Vector1B4
002008d0 l     F .text	00000002 Vector1B8
002008d0 l     F .text	00000002 Vector1BC
002008d0 l     F .text	00000002 Vector1C0
002008d0 l     F .text	00000002 Vector1C4
002008d0 l     F .text	00000002 Vector1C8
002008d0 l     F .text	00000002 Vector1CC
002008d0 l     F .text	00000002 Vector1D0
002008d0 l     F .text	00000002 Vector1D4
002008d0 l     F .text	00000002 Vector1D8
002008d0 l     F .text	00000002 Vector1DC
002008d0 l     F .text	00000002 Vector1E0
002008d0 l     F .text	00000002 Vector1E4
002008d0 l     F .text	00000002 Vector1E8
002008d0 l     F .text	00000002 Vector1EC
002008d0 l     F .text	00000002 Vector1F0
002008d0 l     F .text	00000002 Vector1F4
002008d0 l     F .text	00000002 Vector1F8
002008d0 l     F .text	00000002 Vector1FC
002008e0 l     F .text	00000028 chSchGoSleepS
20000800 l     O .bss	0000002c DACD1
2000082c l     O .bss	00000010 GPTD1
2000083c l     O .bss	00000010 GPTD6
2000084c l     O .bss	00000074 ch
200008c0 l     O .bss	000000d8 ch_idle_thread_wa
20000998 l     O .bss	00000020 default_heap
200009b8 l     O .bss	00000080 dma_isr_redir
20000a38 l     O .bss	00000004 endmem
20000a3c l     O .bss	00000004 nextmem
080011dc l     O .rodata	00000006 DAC1cfg
080011e4 l     O .rodata	000000c0 _stm32_dma_streams
080012a4 l     O .rodata	00000016 ch_debug
080012bc l     O .rodata	0000001c dma1_ch1_params
080012e0 l     O .rodata	00000080 ram_areas
00000000 l    df *ABS*	00000000 build/obj/crt0_v7m.o
0020022e l       .text	00000000 msloop
0020023c l       .text	00000000 psloop
0020024c l       .text	00000000 dloop
00200260 l       .text	00000000 bloop
00200276 l       .text	00000000 initloop
00200282 l       .text	00000000 endinitloop
0020028a l       .text	00000000 finiloop
00200296 l       .text	00000000 endfiniloop
00000000 l    df *ABS*	00000000 build/obj/chcoreasm_v7m.o
e000ed04 l       *ABS*	00000000 SCB_ICSR
10000000 l       *ABS*	00000000 ICSR_PENDSVSET
00201030 g     F .text	00000064 chThdExit
00000000 g       .rodata	00000000 __ram4_start__
40024000 g       .ram5	00000000 __ram5_clear__
20020000 g       .ram0_init	00000000 __ram0_init__
20020000 g       .ram1	00000000 __ram1_free__
20000800 g       .eth	00000000 __eth_end__
00000000 g       .rodata	00000000 __ram6_start__
00200000 g     O .vectors	00000200 _vectors
002011dc g       .rodata	00000000 __exidx_end
20020000 g       .ram0	00000000 __ram0_free__
20020000 g       .heap	00000000 __heap_base__
08001360 g       *ABS*	00000000 __ram3_init_text__
40025000 g       *ABS*	00000000 __ram5_end__
40024000 g       .ram5	00000000 __ram5_noinit__
00001000 g       *ABS*	00000000 __ram5_size__
00200200 g       .vectors	00000000 __fini_array_end
20000800 g       .pstack	00000000 __main_thread_stack_end__
08001360 g       .rodata	00000000 __rodata_end__
20000800 g       .bss	00000000 _bss_start
20080000 g       .heap	00000000 __heap_end__
0005c000 g       *ABS*	00000000 __ram1_size__
20020000 g       .ram1	00000000 __ram1_clear__
00000000 g       .ram7	00000000 __ram7_free__
00004000 g       *ABS*	00000000 __ram4_size__
2007c000 g       *ABS*	00000000 __ram1_end__
00004000 g       *ABS*	00000000 __ram4_end__
002011dc g       .rodata	00000000 __exidx_start
08001360 g       *ABS*	00000000 __ram0_init_text__
08001360 g       *ABS*	00000000 __ram1_init_text__
20000800 g       .eth	00000000 __eth_base__
00060000 g       *ABS*	00000000 __ram0_size__
08001360 g       *ABS*	00000000 __ram5_init_text__
20000a40 g       .bss	00000000 _bss_end
00200200 g     F .text	00000000 Reset_Handler
00000000 g       .ram4	00000000 __ram4_clear__
40024000 g       .ram5	00000000 __ram5_free__
08001360 g       *ABS*	00000000 __ram6_init_text__
20000a40 g       .ram3	00000000 __ram3_clear__
00201140 g     F .text	00000002 __default_exit
00000000 g       *ABS*	00000000 __ram6_end__
00000000 g       .ram6_init	00000000 __ram6_init__
002010a0 g     F .text	00000040 chSchDoReschedule
00000000 g       .ram7_init	00000000 __ram7_init__
00000000 g       .ram6	00000000 __ram6_free__
2007c000 g       .ram2	00000000 __ram2_noinit__
00000000 g       .ram6	00000000 __ram6_noinit__
00000000 g       .ram4_init	00000000 __ram4_init__
00000000 g       .ram7	00000000 __ram7_clear__
20020000 g       .data	00000000 _data_start
00000000 g       *ABS*	00000000 __ram7_size__
002002d4 g     F .text	00000000 _port_switch
00201160 g     F .text	0000007c __core_init
00000000 g       .ram4	00000000 __ram4_noinit__
00201150 g     F .text	00000002 __late_init
20000800 g       .nocache	00000000 __nocache_end__
00000000 g       .rodata	00000000 __ram7_start__
00000000 g       .ram6	00000000 __ram6_clear__
20020000 g       .data	00000000 _data_end
00020000 g       *ABS*	00000000 __ram3_size__
00200200 g       .vectors	00000000 __fini_array_start
2007c000 g       .ram2	00000000 __ram2_clear__
20020000 g       *ABS*	00000000 __ram3_end__
00004000 g       *ABS*	00000000 __ram2_size__
20020000 g       .rodata	00000000 __ram1_start__
080011dc g       .rodata	00000000 __rodata_base__
00200910 g     F .text	0000062c main
00000000 g       *ABS*	00000000 __ram6_size__
08001360 g       *ABS*	00000000 __ram2_init_text__
20000a40 g       .ram3	00000000 __ram3_free__
00200200 g       .vectors	00000000 __init_array_end
08001360 g       *ABS*	00000000 __ram4_init_text__
20020000 g       .ram1	00000000 __ram1_noinit__
002002e4 g     F .text	00000000 _port_thread_start
2007c000 g       .ram2_init	00000000 __ram2_init__
20080000 g       *ABS*	00000000 __ram2_end__
20000400 g       .pstack	00000000 __process_stack_base__
20020000 g       .ram0	00000000 __ram0_clear__
20000a40 g       .ram3	00000000 __ram3_noinit__
20020000 g       .ram0	00000000 __ram0_noinit__
002010e0 g     F .text	00000060 __init_ram_areas
2007c000 g       .rodata	00000000 __ram2_start__
002002f4 g     F .text	00000000 _port_switch_from_isr
00000000 g       *ABS*	00000000 __ram7_end__
20000400 g       .mstack	00000000 __main_stack_end__
40024000 g       .ram5_init	00000000 __ram5_init__
20000400 g       .pstack	00000000 __main_thread_stack_base__
08001360 g       *ABS*	00000000 __ram7_init_text__
20000a40 g       .ram3_init	00000000 __ram3_init__
20020000 g       .rodata	00000000 __ram0_start__
002002f8 g       .text	00000000 _port_exit_from_isr
20020000 g       .ram1_init	00000000 __ram1_init__
00200200 g       .vectors	00000000 __init_array_start
08001360 g       *ABS*	00000000 _textdata_start
40024000 g       .rodata	00000000 __ram5_start__
20000800 g       .nocache	00000000 __nocache_base__
2007c000 g       .ram2	00000000 __ram2_free__
00000000 g       .ram4	00000000 __ram4_free__
20080000 g       *ABS*	00000000 __ram0_end__
20000000 g       .mstack	00000000 __main_stack_base__
00000400 g       *ABS*	00000000 __main_stack_size__
00000000 g       .ram7	00000000 __ram7_noinit__
20000800 g       .pstack	00000000 __process_stack_end__
00200f40 g     F .text	000000e8 __early_init
20000000 g       .rodata	00000000 __ram3_start__
00000400 g       *ABS*	00000000 __process_stack_size__


