--------------------------------
--Component exponent different--
--------------------------------

library ieee;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use work.all;

entity exponent_dif is
port ( input1	:	in	std_logic_vector(7 downto 0);
	   input2	:	in	std_logic_vector(7 downto 0);
	   output	:	out std_logic_vector(7 downto 0);
	   count_out	:	out integer);
end exponent_dif;

architecture struct of exponent_dif is

signal c_in	:	std_logic	:= '0';
signal c_out:	std_logic_vector(7 downto 0);
signal buffer_out: std_logic_vector(7 downto 0);
component subtracter 
port (  A, B, C : in  STD_LOGIC;

DIFFERENCE, BORROW : out  STD_LOGIC);
end component;

begin

sub0	:	subtracter port map ( input1(0),input2(0),c_in    , buffer_out(0),c_out(0));
sub1	:	subtracter port map ( input1(1),input2(1),c_out(0), buffer_out(1),c_out(1));
sub2	:	subtracter port map ( input1(2),input2(2),c_out(1), buffer_out(2),c_out(2));
sub3	:	subtracter port map ( input1(3),input2(3),c_out(2), buffer_out(3),c_out(3));
sub4	:	subtracter port map ( input1(4),input2(4),c_out(3), buffer_out(4),c_out(4));
sub5	:	subtracter port map ( input1(5),input2(5),c_out(4), buffer_out(5),c_out(5));
sub6	:	subtracter port map ( input1(6),input2(6),c_out(5), buffer_out(6),c_out(6));
sub7	:	subtracter port map ( input1(7),input2(7),c_out(6), buffer_out(7),c_out(7));
count_out <= to_integer(signed(buffer_out));
output <= buffer_out;
end struct;


