\begin{table}
    \caption{%
        Resource utilization of a generic $4\times 4$ CGRA and a $4\times 4$ TCPA.
    }
    \label{table:tcpa_cgra_fpga_area}
    \centering
    \resizebox{0.5\textwidth}{!}{
        \definecolor{darkGray}{RGB}{71, 79, 82}   
        \rowcolors{1}{darkGray!20}{darkGray!5}
        \begin{tabular}{|l|c|c|c|c|c|}
            \rowcolor{darkGray}
            \color{white}{\small \textbf{}} &
            \color{white}{\small \textbf{Insts.}} &
            \color{white}{\small \textbf{LUTs}} &
            \color{white}{\small \textbf{FFs}} &
            \color{white}{\small \textbf{BRAMs}} &
            \color{white}{\small \textbf{DSPs}} \\\hline\hline
            
            \rowcolor{darkGray} \multicolumn{6}{|c|}{\color{white}{\textbf{CGRA}}} \\\hline
            $4\times 4$ CGRA                                                                & \num{1} & \num{35250}  & \num{32552}  & \num{20}  & \num{48} \\
            Avg. Processing element~(PE)                                                    & \num{16} & \num{2202}   & \num{2034}   & \num{1}   & \num{3}  \\
            Avg. ALU~(without division)                                                     & \num{16} & \num{505}    & \num{102}    & \num{0}   & \num{3}  \\
            Avg. Divider                                                                    & \num{16} & \num{1293}   & \num{1629}   & \num{0}   & \num{0}  \\
            Avg. Instruction memory and decoder                                             & \num{16} & \num{400}    & \num{16}     & \num{1}   & \num{0}  \\
            Scratchpad memory (multi bank)                                                  & \num{1} & \num{37}     & \num{2}      & \num{4}   & \num{0}  \\\hline\hline
            \rowcolor{darkGray} \multicolumn{6}{|c|}{\color{white}{\textbf{TCPA}}} \\\hline
            $4\times 4$ TCPA                                                                & \num{1} & \num{220524} & \num{205774} & \num{656} & \num{48} \\
            Avg. Processing element~(PE)                                                    & \num{16} & \num{11091}  & \num{8563}   & \num{39}  & \num{3}  \\ 
            Avg. Functional units                                                           & \num{16} & \num{2967}   & \num{3380}   & \num{7}   & \num{3}  \\
            Avg. Data register file                                                         & \num{16} & \num{6000}   & \num{2947}   & \num{2}   & \num{0}  \\
            Avg. Control register file                                                      & \num{16} & \num{645}   & \num{711}    & \num{30}  & \num{0}  \\
            Avg. Interconnect                                                               & \num{16} & \num{712}   & \num{683}     & \num{0}   & \num{0}  \\ 
            Avg. I/O buffer incl. AGs                                                       & \num{4} & \num{6523}   & \num{11197}  & \num{8}   & \num{0}  \\
            Avg. Address Generator                                                          & \num{32} & \num{483}    & \num{740}    & \num{0}   & \num{0}  \\ 
            Global controller                                                               & \num{1} & \num{9741}   & \num{17861}  & \num{0}   & \num{0}  \\
            Loop I/O controller                                                             & \num{1} & \num{5738}   & \num{4277}   & \num{4}   & \num{0}  \\\hline
        \end{tabular}
    }
\end{table}
