// Seed: 1623036888
module module_0 (
    input wire id_0,
    input wand id_1,
    input supply0 id_2,
    output uwire id_3,
    output wire id_4,
    input wor id_5,
    input uwire id_6,
    input supply1 id_7,
    output supply0 id_8,
    output tri0 id_9,
    input uwire id_10,
    output tri id_11,
    output supply1 id_12,
    output tri0 id_13,
    input tri1 id_14,
    output wand id_15,
    input uwire id_16,
    input wand id_17,
    input wand id_18,
    input wor id_19,
    input supply0 id_20,
    input uwire id_21,
    input supply0 id_22
);
  initial begin : LABEL_0
    if (1) begin : LABEL_0
      id_3 = 1;
    end
  end
  assign module_1.type_2 = 0;
  wire id_24;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri1 id_2,
    output uwire id_3,
    output wand id_4,
    output tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    input wor id_8,
    output tri id_9,
    input wire id_10,
    input wor id_11,
    input wor id_12,
    input supply1 id_13,
    inout wor id_14,
    input uwire id_15,
    input wor id_16,
    input uwire id_17,
    input supply1 id_18,
    output tri id_19,
    output tri id_20,
    input supply1 id_21,
    output supply0 id_22,
    input wire id_23,
    input uwire id_24,
    output wand id_25,
    input wire id_26,
    output wor id_27
    , id_33,
    output uwire id_28,
    input wire id_29,
    output tri1 id_30,
    input tri1 id_31
);
  assign id_30 = 1;
  module_0 modCall_1 (
      id_6,
      id_29,
      id_7,
      id_27,
      id_9,
      id_10,
      id_24,
      id_14,
      id_4,
      id_27,
      id_16,
      id_9,
      id_27,
      id_28,
      id_18,
      id_3,
      id_15,
      id_13,
      id_26,
      id_24,
      id_10,
      id_15,
      id_7
  );
  assign id_2 = id_21;
endmodule
