#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Mar 22 23:36:26 2021
# Process ID: 10552
# Current directory: C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv.runs/synth_1
# Command line: vivado.exe -log IP2SOC_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source IP2SOC_Top.tcl
# Log file: C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv.runs/synth_1/IP2SOC_Top.vds
# Journal file: C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source IP2SOC_Top.tcl -notrace
Command: synth_design -top IP2SOC_Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 311.977 ; gain = 73.777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'IP2SOC_Top' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_fpga_top.v:3]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv.runs/synth_1/.Xil/Vivado-10552-Hoo/realtime/imem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imem' (1#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv.runs/synth_1/.Xil/Vivado-10552-Hoo/realtime/imem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_mem.v:59]
INFO: [Synth 8-256] done synthesizing module 'dmem' (2#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_mem.v:59]
INFO: [Synth 8-638] synthesizing module 'MIO_BUS' [C:/Users/Qiu/Desktop/codlab/work/vivado/MIO_BUS.v:24]
INFO: [Synth 8-256] done synthesizing module 'MIO_BUS' (3#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/MIO_BUS.v:24]
INFO: [Synth 8-638] synthesizing module 'MULTI_CH32' [C:/Users/Qiu/Desktop/codlab/work/vivado/MULTI_CH32.v:23]
INFO: [Synth 8-256] done synthesizing module 'MULTI_CH32' (4#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/MULTI_CH32.v:23]
INFO: [Synth 8-638] synthesizing module 'xgriscv' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_pipelined.v:15]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_controller.v:14]
INFO: [Synth 8-226] default block is never used [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_controller.v:164]
WARNING: [Synth 8-151] case item 3'b001 is unreachable [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_controller.v:185]
INFO: [Synth 8-226] default block is never used [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_controller.v:185]
INFO: [Synth 8-256] done synthesizing module 'controller' (5#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_controller.v:14]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_datapath.v:13]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:72]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (6#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:72]
INFO: [Synth 8-638] synthesizing module 'pcenr' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:15]
INFO: [Synth 8-256] done synthesizing module 'pcenr' (7#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:15]
INFO: [Synth 8-638] synthesizing module 'addr_adder' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:30]
INFO: [Synth 8-256] done synthesizing module 'addr_adder' (8#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:30]
INFO: [Synth 8-638] synthesizing module 'flopenrc' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:60]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopenrc' (9#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:60]
INFO: [Synth 8-638] synthesizing module 'imm' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:104]
INFO: [Synth 8-256] done synthesizing module 'imm' (10#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:104]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_regfile.v:14]
INFO: [Synth 8-256] done synthesizing module 'regfile' (11#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_regfile.v:14]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized0' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:72]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized0' (11#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:72]
INFO: [Synth 8-638] synthesizing module 'cmp' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:134]
INFO: [Synth 8-256] done synthesizing module 'cmp' (12#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:134]
INFO: [Synth 8-638] synthesizing module 'floprc' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:49]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'floprc' (13#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:49]
INFO: [Synth 8-638] synthesizing module 'floprc__parameterized0' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:49]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'floprc__parameterized0' (13#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:49]
INFO: [Synth 8-638] synthesizing module 'floprc__parameterized1' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:49]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'floprc__parameterized1' (13#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:49]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:80]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux3' (14#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:80]
INFO: [Synth 8-638] synthesizing module 'mux3__parameterized0' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:80]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux3__parameterized0' (14#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:80]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_alu.v:13]
INFO: [Synth 8-256] done synthesizing module 'alu' (15#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_alu.v:13]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:39]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (16#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:39]
INFO: [Synth 8-638] synthesizing module 'flopr__parameterized0' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:39]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr__parameterized0' (16#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:39]
INFO: [Synth 8-638] synthesizing module 'flopr__parameterized1' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:39]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr__parameterized1' (16#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:39]
INFO: [Synth 8-638] synthesizing module 'ampattern' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:147]
INFO: [Synth 8-256] done synthesizing module 'ampattern' (17#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:147]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized1' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:72]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized1' (17#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:72]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:88]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4' (18#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:88]
INFO: [Synth 8-638] synthesizing module 'flopr__parameterized2' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:39]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr__parameterized2' (18#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_parts.v:39]
INFO: [Synth 8-256] done synthesizing module 'datapath' (19#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_datapath.v:13]
INFO: [Synth 8-256] done synthesizing module 'xgriscv' (20#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_pipelined.v:15]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv.runs/synth_1/.Xil/Vivado-10552-Hoo/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (21#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv.runs/synth_1/.Xil/Vivado-10552-Hoo/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'SEG7x16' [C:/Users/Qiu/Desktop/codlab/work/vivado/SEG7x16.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Qiu/Desktop/codlab/work/vivado/SEG7x16.v:87]
INFO: [Synth 8-256] done synthesizing module 'SEG7x16' (22#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/SEG7x16.v:21]
INFO: [Synth 8-256] done synthesizing module 'IP2SOC_Top' (23#1) [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_fpga_top.v:3]
WARNING: [Synth 8-3331] design datapath has unconnected port pcsrcD
WARNING: [Synth 8-3331] design controller has unconnected port clk
WARNING: [Synth 8-3331] design controller has unconnected port reset
WARNING: [Synth 8-3331] design controller has unconnected port rd[4]
WARNING: [Synth 8-3331] design controller has unconnected port rd[3]
WARNING: [Synth 8-3331] design controller has unconnected port rd[2]
WARNING: [Synth 8-3331] design controller has unconnected port rd[1]
WARNING: [Synth 8-3331] design controller has unconnected port rd[0]
WARNING: [Synth 8-3331] design controller has unconnected port rs1[4]
WARNING: [Synth 8-3331] design controller has unconnected port rs1[3]
WARNING: [Synth 8-3331] design controller has unconnected port rs1[2]
WARNING: [Synth 8-3331] design controller has unconnected port rs1[1]
WARNING: [Synth 8-3331] design controller has unconnected port rs1[0]
WARNING: [Synth 8-3331] design controller has unconnected port imm[11]
WARNING: [Synth 8-3331] design controller has unconnected port imm[10]
WARNING: [Synth 8-3331] design controller has unconnected port imm[9]
WARNING: [Synth 8-3331] design controller has unconnected port imm[8]
WARNING: [Synth 8-3331] design controller has unconnected port imm[7]
WARNING: [Synth 8-3331] design controller has unconnected port imm[6]
WARNING: [Synth 8-3331] design controller has unconnected port imm[5]
WARNING: [Synth 8-3331] design controller has unconnected port imm[4]
WARNING: [Synth 8-3331] design controller has unconnected port imm[3]
WARNING: [Synth 8-3331] design controller has unconnected port imm[2]
WARNING: [Synth 8-3331] design controller has unconnected port imm[1]
WARNING: [Synth 8-3331] design controller has unconnected port imm[0]
WARNING: [Synth 8-3331] design controller has unconnected port zero
WARNING: [Synth 8-3331] design controller has unconnected port lt
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 351.305 ; gain = 113.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 351.305 ; gain = 113.105
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv.runs/synth_1/.Xil/Vivado-10552-Hoo/dcp5/imem_in_context.xdc] for cell 'U_IM'
Finished Parsing XDC File [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv.runs/synth_1/.Xil/Vivado-10552-Hoo/dcp5/imem_in_context.xdc] for cell 'U_IM'
Parsing XDC File [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv.runs/synth_1/.Xil/Vivado-10552-Hoo/dcp7/clk_wiz_0_in_context.xdc] for cell 'clkwiz'
Finished Parsing XDC File [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv.runs/synth_1/.Xil/Vivado-10552-Hoo/dcp7/clk_wiz_0_in_context.xdc] for cell 'clkwiz'
Parsing XDC File [C:/Users/Qiu/Desktop/codlab/work/vivado/constraints/Nexys4DDR_CPU.xdc]
Finished Parsing XDC File [C:/Users/Qiu/Desktop/codlab/work/vivado/constraints/Nexys4DDR_CPU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Qiu/Desktop/codlab/work/vivado/constraints/Nexys4DDR_CPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/IP2SOC_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/IP2SOC_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 758.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 758.723 ; gain = 520.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 758.723 ; gain = 520.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv.runs/synth_1/.Xil/Vivado-10552-Hoo/dcp7/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv.runs/synth_1/.Xil/Vivado-10552-Hoo/dcp7/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for U_IM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clkwiz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 758.723 ; gain = 520.523
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "aluctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_seg_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/Qiu/Desktop/codlab/work/vivado/SEG7x16.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'aluctrl_reg' [C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv_controller.v:153]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 758.723 ; gain = 520.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                3 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   3 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dmem 
Detailed RTL Component Info : 
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
Module MIO_BUS 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module MULTI_CH32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pcenr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module addr_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module flopenrc 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module cmp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module floprc 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module floprc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module floprc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mux3__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module flopr 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module flopr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flopr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module ampattern 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
Module mux2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module flopr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module SEG7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "U_dmem/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element U_7SEG/cnt_reg was removed.  [C:/Users/Qiu/Desktop/codlab/work/vivado/SEG7x16.v:34]
WARNING: [Synth 8-3331] design datapath has unconnected port pcsrcD
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_7SEG/o_seg_r_reg[7] )
WARNING: [Synth 8-3332] Sequential element (U_xgriscv/dp/regE/q_reg[1]) is unused and will be removed from module IP2SOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_xgriscv/dp/regM/q_reg[0]) is unused and will be removed from module IP2SOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_xgriscv/dp/regW/q_reg[0]) is unused and will be removed from module IP2SOC_Top.
WARNING: [Synth 8-3332] Sequential element (U_7SEG/o_seg_r_reg[7]) is unused and will be removed from module IP2SOC_Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 758.723 ; gain = 520.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives        | 
+------------+------------------------+-----------+----------------------+-------------------+
|IP2SOC_Top  | U_dmem/RAM_reg         | Implied   | 1 K x 32             | RAM256X1S x 128   | 
|IP2SOC_Top  | U_xgriscv/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 18       | 
+------------+------------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkwiz/clk_out1' to pin 'clkwiz/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkwiz/clk_out2' to pin 'clkwiz/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkwiz/clk_out3' to pin 'clkwiz/bbstub_clk_out3/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 758.723 ; gain = 520.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 758.723 ; gain = 520.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:01:47 . Memory (MB): peak = 778.168 ; gain = 539.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 778.168 ; gain = 539.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 778.168 ; gain = 539.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 778.168 ; gain = 539.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 778.168 ; gain = 539.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 778.168 ; gain = 539.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 778.168 ; gain = 539.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |imem          |         1|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |imem      |     1|
|3     |CARRY4    |    40|
|4     |LUT1      |    53|
|5     |LUT2      |   127|
|6     |LUT3      |   181|
|7     |LUT4      |   243|
|8     |LUT5      |   272|
|9     |LUT6      |   759|
|10    |MUXF7     |    42|
|11    |MUXF8     |     3|
|12    |RAM256X1S |    32|
|13    |RAM32M    |    18|
|14    |XORCY     |     1|
|15    |FDCE      |   479|
|16    |FDPE      |    24|
|17    |LD        |     4|
|18    |IBUF      |    17|
|19    |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+---------------+--------------------------+------+
|      |Instance       |Module                    |Cells |
+------+---------------+--------------------------+------+
|1     |top            |                          |  2346|
|2     |  U_7SEG       |SEG7x16                   |   107|
|3     |  U_Multi      |MULTI_CH32                |    32|
|4     |  U_dmem       |dmem                      |    32|
|5     |  U_xgriscv    |xgriscv                   |  2107|
|6     |    c          |controller                |     8|
|7     |    dp         |datapath                  |  2099|
|8     |      alu      |alu                       |    13|
|9     |      cmp      |cmp                       |     7|
|10    |      im       |imm                       |     1|
|11    |      pcadder1 |addr_adder                |     8|
|12    |      pcreg    |pcenr                     |   126|
|13    |      pr1E     |floprc__parameterized0    |    32|
|14    |      pr1M     |flopr__parameterized0     |   298|
|15    |      pr1W     |flopr__parameterized0_0   |    32|
|16    |      pr2E     |floprc__parameterized0_1  |    32|
|17    |      pr2M     |flopr__parameterized0_2   |    32|
|18    |      pr2W     |flopr__parameterized0_3   |   196|
|19    |      pr3E     |floprc__parameterized0_4  |    32|
|20    |      pr3M     |flopr__parameterized1     |     6|
|21    |      pr3W     |flopr__parameterized1_5   |     9|
|22    |      pr4E     |floprc__parameterized1    |   153|
|23    |      pr5E     |floprc__parameterized1_6  |    88|
|24    |      pr5M     |flopr__parameterized1_7   |     5|
|25    |      pr6E     |floprc__parameterized1_8  |     5|
|26    |      pr7E     |floprc__parameterized1_9  |     5|
|27    |      pr8E     |floprc__parameterized0_10 |    92|
|28    |      prD      |flopenrc                  |   510|
|29    |      regE     |floprc                    |   317|
|30    |      regM     |flopr                     |    38|
|31    |      regW     |flopr__parameterized2     |     2|
|32    |      rf       |regfile                   |    50|
+------+---------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 778.168 ; gain = 539.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:01:32 . Memory (MB): peak = 778.168 ; gain = 132.551
Synthesis Optimization Complete : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 778.168 ; gain = 539.969
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 18 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  LD => LDCE: 4 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances

86 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:59 . Memory (MB): peak = 778.168 ; gain = 548.070
INFO: [Common 17-1381] The checkpoint 'C:/Users/Qiu/Desktop/codlab/work/vivado/xgriscv.runs/synth_1/IP2SOC_Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 778.168 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 22 23:38:36 2021...
