// Seed: 939445433
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input logic id_2,
    input wor id_3,
    input wor id_4,
    output wire id_5,
    input supply0 id_6,
    input tri0 id_7
    , id_16,
    output supply0 id_8,
    input logic id_9,
    input supply1 id_10,
    output supply1 id_11,
    input wire id_12,
    input tri0 id_13,
    output tri0 id_14
);
  always @(id_2 or posedge id_9) begin : id_17
    id_0 <= id_9;
  end
  module_0(
      id_16, id_16, id_16, id_16
  );
endmodule
