{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615570457543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615570457548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 12:34:17 2021 " "Processing started: Fri Mar 12 12:34:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615570457548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615570457548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615570457548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615570457892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615570457892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tester-Test_ckt " "Found design unit 1: Tester-Test_ckt" {  } { { "Tester.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/Tester.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615570465681 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tester " "Found entity 1: Tester" {  } { { "Tester.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/Tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615570465681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615570465681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab3_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab3_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab3_top-design " "Found design unit 1: LogicalStep_Lab3_top-design" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/LogicalStep_Lab3_top.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615570465683 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab3_top " "Found entity 1: LogicalStep_Lab3_top" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/LogicalStep_Lab3_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615570465683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615570465683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hvac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HVAC-rtl " "Found design unit 1: HVAC-rtl" {  } { { "HVAC.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/HVAC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615570465684 ""} { "Info" "ISGN_ENTITY_NAME" "1 HVAC " "Found entity 1: HVAC" {  } { { "HVAC.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/HVAC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615570465684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615570465684 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "single_bit_comparator.vhd " "Can't analyze file -- file single_bit_comparator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1615570465688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-Circuit " "Found design unit 1: Compx4-Circuit" {  } { { "Compx4.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/Compx4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615570465689 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "Compx4.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/Compx4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615570465689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615570465689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "energy_ctrl_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file energy_ctrl_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 energy_ctrl_logic-control_logic " "Found design unit 1: energy_ctrl_logic-control_logic" {  } { { "energy_ctrl_logic.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/energy_ctrl_logic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615570465690 ""} { "Info" "ISGN_ENTITY_NAME" "1 energy_ctrl_logic " "Found entity 1: energy_ctrl_logic" {  } { { "energy_ctrl_logic.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/energy_ctrl_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615570465690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615570465690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab3_top " "Elaborating entity \"LogicalStep_Lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615570465720 ""}
{ "Warning" "WSGN_SEARCH_FILE" "temp_mux.vhd 2 1 " "Using design file temp_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_mux-mux_logic " "Found design unit 1: temp_mux-mux_logic" {  } { { "temp_mux.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/temp_mux.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615570465729 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_mux " "Found entity 1: temp_mux" {  } { { "temp_mux.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/temp_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615570465729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615570465729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_mux temp_mux:Target_Temp " "Elaborating entity \"temp_mux\" for hierarchy \"temp_mux:Target_Temp\"" {  } { { "LogicalStep_Lab3_top.vhd" "Target_Temp" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/LogicalStep_Lab3_top.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615570465730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HVAC HVAC:HVAC_Sim " "Elaborating entity \"HVAC\" for hierarchy \"HVAC:HVAC_Sim\"" {  } { { "LogicalStep_Lab3_top.vhd" "HVAC_Sim" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/LogicalStep_Lab3_top.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615570465731 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run_n HVAC.vhd(28) " "VHDL Process Statement warning at HVAC.vhd(28): signal \"run_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HVAC.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/HVAC.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615570465731 "|LogicalStep_Lab3_top|HVAC:HVAC_Sim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:Comparator " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:Comparator\"" {  } { { "LogicalStep_Lab3_top.vhd" "Comparator" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/LogicalStep_Lab3_top.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615570465732 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compx1.vhd 2 1 " "Using design file compx1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-Circuit " "Found design unit 1: Compx1-Circuit" {  } { { "compx1.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/compx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615570465741 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/compx1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615570465741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615570465741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:Comparator\|Compx1:comp0 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:Comparator\|Compx1:comp0\"" {  } { { "Compx4.vhd" "comp0" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/Compx4.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615570465741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "energy_ctrl_logic energy_ctrl_logic:Control_Energy " "Elaborating entity \"energy_ctrl_logic\" for hierarchy \"energy_ctrl_logic:Control_Energy\"" {  } { { "LogicalStep_Lab3_top.vhd" "Control_Energy" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/LogicalStep_Lab3_top.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615570465743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tester Tester:Tester1 " "Elaborating entity \"Tester\" for hierarchy \"Tester:Tester1\"" {  } { { "LogicalStep_Lab3_top.vhd" "Tester1" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/LogicalStep_Lab3_top.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615570465743 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MC_TESTMODE Tester.vhd(48) " "VHDL Process Statement warning at Tester.vhd(48): signal \"MC_TESTMODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Tester.vhd" "" { Text "C:/Users/anish/OneDrive/Documents/GitHub/ECE124_Lab3/Lab3/Tester.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615570465744 "|LogicalStep_Lab3_top|Tester:Tester1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615570466213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615570466613 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615570466613 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615570466670 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615570466670 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615570466670 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615570466670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615570466699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 12 12:34:26 2021 " "Processing ended: Fri Mar 12 12:34:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615570466699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615570466699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615570466699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615570466699 ""}
