

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_32u_config2_s'
================================================================
* Date:           Sun May 25 00:19:49 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.321 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
    +---------+---------+-----------+-----------+------+-------+---------+
    |     5781|    12717| 28.905 us | 63.585 us |  5781|  12717|   none  |
    +---------+---------+-----------+-----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_32u_config2_s_fu_179  |compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_32u_config2_s  |        2|        8| 10.000 ns | 40.000 ns |    2|    8|   none  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     5780|    12716|  5 ~ 11  |          -|          -|  1156|    no    |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    1783|   4066|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    369|    -|
|Register         |        -|      -|      41|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1824|   4467|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_32u_config2_s_fu_179  |compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_32u_config2_s  |        0|      0|  1783|  4066|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                             |                                                                       |        0|      0|  1783|  4066|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln84_fu_312_p2        |     +    |      0|  0|  13|          11|           1|
    |ap_block_state2           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op45  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln84_fu_306_p2       |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  32|          25|          15|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  27|          5|    1|          5|
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |indvar_flatten_reg_168  |   9|          2|   11|         22|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_write    |   9|          2|    1|          2|
    |res_V_data_10_V_write   |   9|          2|    1|          2|
    |res_V_data_11_V_write   |   9|          2|    1|          2|
    |res_V_data_12_V_write   |   9|          2|    1|          2|
    |res_V_data_13_V_write   |   9|          2|    1|          2|
    |res_V_data_14_V_write   |   9|          2|    1|          2|
    |res_V_data_15_V_write   |   9|          2|    1|          2|
    |res_V_data_16_V_write   |   9|          2|    1|          2|
    |res_V_data_17_V_write   |   9|          2|    1|          2|
    |res_V_data_18_V_write   |   9|          2|    1|          2|
    |res_V_data_19_V_write   |   9|          2|    1|          2|
    |res_V_data_1_V_write    |   9|          2|    1|          2|
    |res_V_data_20_V_write   |   9|          2|    1|          2|
    |res_V_data_21_V_write   |   9|          2|    1|          2|
    |res_V_data_22_V_write   |   9|          2|    1|          2|
    |res_V_data_23_V_write   |   9|          2|    1|          2|
    |res_V_data_24_V_write   |   9|          2|    1|          2|
    |res_V_data_25_V_write   |   9|          2|    1|          2|
    |res_V_data_26_V_write   |   9|          2|    1|          2|
    |res_V_data_27_V_write   |   9|          2|    1|          2|
    |res_V_data_28_V_write   |   9|          2|    1|          2|
    |res_V_data_29_V_write   |   9|          2|    1|          2|
    |res_V_data_2_V_write    |   9|          2|    1|          2|
    |res_V_data_30_V_write   |   9|          2|    1|          2|
    |res_V_data_31_V_write   |   9|          2|    1|          2|
    |res_V_data_3_V_write    |   9|          2|    1|          2|
    |res_V_data_4_V_write    |   9|          2|    1|          2|
    |res_V_data_5_V_write    |   9|          2|    1|          2|
    |res_V_data_6_V_write    |   9|          2|    1|          2|
    |res_V_data_7_V_write    |   9|          2|    1|          2|
    |res_V_data_8_V_write    |   9|          2|    1|          2|
    |res_V_data_9_V_write    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 369|         81|   49|        101|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln84_reg_333                                                                               |  11|   0|   11|          0|
    |ap_CS_fsm                                                                                      |   4|   0|    4|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_32u_config2_s_fu_179_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_168                                                                         |  11|   0|   11|          0|
    |start_once_reg                                                                                 |   1|   0|    1|          0|
    |tmp_data_0_V_reg_338                                                                           |   4|   0|    4|          0|
    |tmp_data_1_V_reg_343                                                                           |   4|   0|    4|          0|
    |tmp_data_2_V_reg_348                                                                           |   4|   0|    4|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |  41|   0|   41|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> | return value |
|start_out                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> | return value |
|start_write              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> | return value |
|data_V_data_0_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|res_V_data_0_V_din       | out |    4|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |    4|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |    4|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |    4|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |    4|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din       | out |    4|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din       | out |    4|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din       | out |    4|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_8_V_din       | out |    4|   ap_fifo  |                             res_V_data_8_V                            |    pointer   |
|res_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_8_V                            |    pointer   |
|res_V_data_8_V_write     | out |    1|   ap_fifo  |                             res_V_data_8_V                            |    pointer   |
|res_V_data_9_V_din       | out |    4|   ap_fifo  |                             res_V_data_9_V                            |    pointer   |
|res_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_9_V                            |    pointer   |
|res_V_data_9_V_write     | out |    1|   ap_fifo  |                             res_V_data_9_V                            |    pointer   |
|res_V_data_10_V_din      | out |    4|   ap_fifo  |                            res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_write    | out |    1|   ap_fifo  |                            res_V_data_10_V                            |    pointer   |
|res_V_data_11_V_din      | out |    4|   ap_fifo  |                            res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_write    | out |    1|   ap_fifo  |                            res_V_data_11_V                            |    pointer   |
|res_V_data_12_V_din      | out |    4|   ap_fifo  |                            res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_write    | out |    1|   ap_fifo  |                            res_V_data_12_V                            |    pointer   |
|res_V_data_13_V_din      | out |    4|   ap_fifo  |                            res_V_data_13_V                            |    pointer   |
|res_V_data_13_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_13_V                            |    pointer   |
|res_V_data_13_V_write    | out |    1|   ap_fifo  |                            res_V_data_13_V                            |    pointer   |
|res_V_data_14_V_din      | out |    4|   ap_fifo  |                            res_V_data_14_V                            |    pointer   |
|res_V_data_14_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_14_V                            |    pointer   |
|res_V_data_14_V_write    | out |    1|   ap_fifo  |                            res_V_data_14_V                            |    pointer   |
|res_V_data_15_V_din      | out |    4|   ap_fifo  |                            res_V_data_15_V                            |    pointer   |
|res_V_data_15_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_15_V                            |    pointer   |
|res_V_data_15_V_write    | out |    1|   ap_fifo  |                            res_V_data_15_V                            |    pointer   |
|res_V_data_16_V_din      | out |    4|   ap_fifo  |                            res_V_data_16_V                            |    pointer   |
|res_V_data_16_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_16_V                            |    pointer   |
|res_V_data_16_V_write    | out |    1|   ap_fifo  |                            res_V_data_16_V                            |    pointer   |
|res_V_data_17_V_din      | out |    4|   ap_fifo  |                            res_V_data_17_V                            |    pointer   |
|res_V_data_17_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_17_V                            |    pointer   |
|res_V_data_17_V_write    | out |    1|   ap_fifo  |                            res_V_data_17_V                            |    pointer   |
|res_V_data_18_V_din      | out |    4|   ap_fifo  |                            res_V_data_18_V                            |    pointer   |
|res_V_data_18_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_18_V                            |    pointer   |
|res_V_data_18_V_write    | out |    1|   ap_fifo  |                            res_V_data_18_V                            |    pointer   |
|res_V_data_19_V_din      | out |    4|   ap_fifo  |                            res_V_data_19_V                            |    pointer   |
|res_V_data_19_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_19_V                            |    pointer   |
|res_V_data_19_V_write    | out |    1|   ap_fifo  |                            res_V_data_19_V                            |    pointer   |
|res_V_data_20_V_din      | out |    4|   ap_fifo  |                            res_V_data_20_V                            |    pointer   |
|res_V_data_20_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_20_V                            |    pointer   |
|res_V_data_20_V_write    | out |    1|   ap_fifo  |                            res_V_data_20_V                            |    pointer   |
|res_V_data_21_V_din      | out |    4|   ap_fifo  |                            res_V_data_21_V                            |    pointer   |
|res_V_data_21_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_21_V                            |    pointer   |
|res_V_data_21_V_write    | out |    1|   ap_fifo  |                            res_V_data_21_V                            |    pointer   |
|res_V_data_22_V_din      | out |    4|   ap_fifo  |                            res_V_data_22_V                            |    pointer   |
|res_V_data_22_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_22_V                            |    pointer   |
|res_V_data_22_V_write    | out |    1|   ap_fifo  |                            res_V_data_22_V                            |    pointer   |
|res_V_data_23_V_din      | out |    4|   ap_fifo  |                            res_V_data_23_V                            |    pointer   |
|res_V_data_23_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_23_V                            |    pointer   |
|res_V_data_23_V_write    | out |    1|   ap_fifo  |                            res_V_data_23_V                            |    pointer   |
|res_V_data_24_V_din      | out |    4|   ap_fifo  |                            res_V_data_24_V                            |    pointer   |
|res_V_data_24_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_24_V                            |    pointer   |
|res_V_data_24_V_write    | out |    1|   ap_fifo  |                            res_V_data_24_V                            |    pointer   |
|res_V_data_25_V_din      | out |    4|   ap_fifo  |                            res_V_data_25_V                            |    pointer   |
|res_V_data_25_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_25_V                            |    pointer   |
|res_V_data_25_V_write    | out |    1|   ap_fifo  |                            res_V_data_25_V                            |    pointer   |
|res_V_data_26_V_din      | out |    4|   ap_fifo  |                            res_V_data_26_V                            |    pointer   |
|res_V_data_26_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_26_V                            |    pointer   |
|res_V_data_26_V_write    | out |    1|   ap_fifo  |                            res_V_data_26_V                            |    pointer   |
|res_V_data_27_V_din      | out |    4|   ap_fifo  |                            res_V_data_27_V                            |    pointer   |
|res_V_data_27_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_27_V                            |    pointer   |
|res_V_data_27_V_write    | out |    1|   ap_fifo  |                            res_V_data_27_V                            |    pointer   |
|res_V_data_28_V_din      | out |    4|   ap_fifo  |                            res_V_data_28_V                            |    pointer   |
|res_V_data_28_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_28_V                            |    pointer   |
|res_V_data_28_V_write    | out |    1|   ap_fifo  |                            res_V_data_28_V                            |    pointer   |
|res_V_data_29_V_din      | out |    4|   ap_fifo  |                            res_V_data_29_V                            |    pointer   |
|res_V_data_29_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_29_V                            |    pointer   |
|res_V_data_29_V_write    | out |    1|   ap_fifo  |                            res_V_data_29_V                            |    pointer   |
|res_V_data_30_V_din      | out |    4|   ap_fifo  |                            res_V_data_30_V                            |    pointer   |
|res_V_data_30_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_30_V                            |    pointer   |
|res_V_data_30_V_write    | out |    1|   ap_fifo  |                            res_V_data_30_V                            |    pointer   |
|res_V_data_31_V_din      | out |    4|   ap_fifo  |                            res_V_data_31_V                            |    pointer   |
|res_V_data_31_V_full_n   |  in |    1|   ap_fifo  |                            res_V_data_31_V                            |    pointer   |
|res_V_data_31_V_write    | out |    1|   ap_fifo  |                            res_V_data_31_V                            |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %codeRepl ], [ %add_ln84, %.reset ]" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 41 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.88ns)   --->   "%icmp_ln84 = icmp eq i11 %indvar_flatten, -892" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 42 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.63ns)   --->   "%add_ln84 = add i11 %indvar_flatten, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 43 'add' 'add_ln84' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %"conv_2d_buffer_cl<array<ap_fixed<4, 2, 5, 3, 0>, 3u>, array<ap_fixed<4, 2, 5, 3, 0>, 32u>, config2>.exit", label %.reset" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.18ns)   --->   "%empty_170 = call { i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P(i4* %data_V_data_0_V, i4* %data_V_data_1_V, i4* %data_V_data_2_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 45 'read' 'empty_170' <Predicate = (!icmp_ln84)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i4, i4, i4 } %empty_170, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 46 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i4, i4, i4 } %empty_170, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 47 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i4, i4, i4 } %empty_170, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 48 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 49 'ret' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.24>
ST_3 : Operation 50 [2/2] (3.24ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,32u>,config2>"(i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4* %res_V_data_4_V, i4* %res_V_data_5_V, i4* %res_V_data_6_V, i4* %res_V_data_7_V, i4* %res_V_data_8_V, i4* %res_V_data_9_V, i4* %res_V_data_10_V, i4* %res_V_data_11_V, i4* %res_V_data_12_V, i4* %res_V_data_13_V, i4* %res_V_data_14_V, i4* %res_V_data_15_V, i4* %res_V_data_16_V, i4* %res_V_data_17_V, i4* %res_V_data_18_V, i4* %res_V_data_19_V, i4* %res_V_data_20_V, i4* %res_V_data_21_V, i4* %res_V_data_22_V, i4* %res_V_data_23_V, i4* %res_V_data_24_V, i4* %res_V_data_25_V, i4* %res_V_data_26_V, i4* %res_V_data_27_V, i4* %res_V_data_28_V, i4* %res_V_data_29_V, i4* %res_V_data_30_V, i4* %res_V_data_31_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 50 'call' <Predicate = true> <Delay = 3.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 51 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1156, i64 1156, i64 1156)"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str21) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:86->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 53 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,32u>,config2>"(i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4* %res_V_data_4_V, i4* %res_V_data_5_V, i4* %res_V_data_6_V, i4* %res_V_data_7_V, i4* %res_V_data_8_V, i4* %res_V_data_9_V, i4* %res_V_data_10_V, i4* %res_V_data_11_V, i4* %res_V_data_12_V, i4* %res_V_data_13_V, i4* %res_V_data_14_V, i4* %res_V_data_15_V, i4* %res_V_data_16_V, i4* %res_V_data_17_V, i4* %res_V_data_18_V, i4* %res_V_data_19_V, i4* %res_V_data_20_V, i4* %res_V_data_21_V, i4* %res_V_data_22_V, i4* %res_V_data_23_V, i4* %res_V_data_24_V, i4* %res_V_data_25_V, i4* %res_V_data_26_V, i4* %res_V_data_27_V, i4* %res_V_data_28_V, i4* %res_V_data_29_V, i4* %res_V_data_30_V, i4* %res_V_data_31_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_16_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_17_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_18_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_19_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_20_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_21_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_22_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_23_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_24_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_25_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_26_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_27_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_28_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_29_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_30_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_31_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_1_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
br_ln84           (br               ) [ 01111]
indvar_flatten    (phi              ) [ 00100]
icmp_ln84         (icmp             ) [ 00111]
add_ln84          (add              ) [ 01111]
br_ln84           (br               ) [ 00000]
empty_170         (read             ) [ 00000]
tmp_data_0_V      (extractvalue     ) [ 00011]
tmp_data_1_V      (extractvalue     ) [ 00011]
tmp_data_2_V      (extractvalue     ) [ 00011]
ret_ln114         (ret              ) [ 00000]
specloopname_ln0  (specloopname     ) [ 00000]
empty             (speclooptripcount) [ 00000]
specloopname_ln86 (specloopname     ) [ 00000]
call_ln92         (call             ) [ 00000]
br_ln0            (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_8_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_9_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_10_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_11_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_12_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_V_data_13_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_V_data_14_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_V_data_15_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res_V_data_16_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_16_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="res_V_data_17_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_17_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="res_V_data_18_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_18_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="res_V_data_19_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_19_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="res_V_data_20_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_20_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="res_V_data_21_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_21_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="res_V_data_22_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_22_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="res_V_data_23_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_23_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="res_V_data_24_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_24_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="res_V_data_25_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_25_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="res_V_data_26_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_26_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="res_V_data_27_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_27_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="res_V_data_28_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_28_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="res_V_data_29_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_29_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="res_V_data_30_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_30_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="res_V_data_31_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_31_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_1_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_1_4">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="kernel_data_V_1_5">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="kernel_data_V_1_6">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="kernel_data_V_1_7">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="kernel_data_V_1_8">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="kernel_data_V_1_12">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_12"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="kernel_data_V_1_13">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="kernel_data_V_1_14">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_14"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="kernel_data_V_1_15">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_15"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="kernel_data_V_1_16">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="kernel_data_V_1_17">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_17"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="kernel_data_V_1_21">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_21"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="kernel_data_V_1_22">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_22"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="kernel_data_V_1_23">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_23"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="kernel_data_V_1_24">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_24"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="kernel_data_V_1_25">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_25"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="kernel_data_V_1_26">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_26"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="line_buffer_Array_V_1_0_0">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="line_buffer_Array_V_1_1_0">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="line_buffer_Array_V_1_0_1">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="line_buffer_Array_V_1_1_1">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="line_buffer_Array_V_1_0_2">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="line_buffer_Array_V_1_1_2">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="sX_1">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="sY_1">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="pY_1">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="pX_1">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<4,2,5,3,0>,32u>,config2>"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="empty_170_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="4" slack="0"/>
<pin id="163" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_170/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvar_flatten_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="1"/>
<pin id="170" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_32u_config2_s_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="1"/>
<pin id="182" dir="0" index="2" bw="4" slack="1"/>
<pin id="183" dir="0" index="3" bw="4" slack="1"/>
<pin id="184" dir="0" index="4" bw="4" slack="0"/>
<pin id="185" dir="0" index="5" bw="4" slack="0"/>
<pin id="186" dir="0" index="6" bw="4" slack="0"/>
<pin id="187" dir="0" index="7" bw="4" slack="0"/>
<pin id="188" dir="0" index="8" bw="4" slack="0"/>
<pin id="189" dir="0" index="9" bw="4" slack="0"/>
<pin id="190" dir="0" index="10" bw="4" slack="0"/>
<pin id="191" dir="0" index="11" bw="4" slack="0"/>
<pin id="192" dir="0" index="12" bw="4" slack="0"/>
<pin id="193" dir="0" index="13" bw="4" slack="0"/>
<pin id="194" dir="0" index="14" bw="4" slack="0"/>
<pin id="195" dir="0" index="15" bw="4" slack="0"/>
<pin id="196" dir="0" index="16" bw="4" slack="0"/>
<pin id="197" dir="0" index="17" bw="4" slack="0"/>
<pin id="198" dir="0" index="18" bw="4" slack="0"/>
<pin id="199" dir="0" index="19" bw="4" slack="0"/>
<pin id="200" dir="0" index="20" bw="4" slack="0"/>
<pin id="201" dir="0" index="21" bw="4" slack="0"/>
<pin id="202" dir="0" index="22" bw="4" slack="0"/>
<pin id="203" dir="0" index="23" bw="4" slack="0"/>
<pin id="204" dir="0" index="24" bw="4" slack="0"/>
<pin id="205" dir="0" index="25" bw="4" slack="0"/>
<pin id="206" dir="0" index="26" bw="4" slack="0"/>
<pin id="207" dir="0" index="27" bw="4" slack="0"/>
<pin id="208" dir="0" index="28" bw="4" slack="0"/>
<pin id="209" dir="0" index="29" bw="4" slack="0"/>
<pin id="210" dir="0" index="30" bw="4" slack="0"/>
<pin id="211" dir="0" index="31" bw="4" slack="0"/>
<pin id="212" dir="0" index="32" bw="4" slack="0"/>
<pin id="213" dir="0" index="33" bw="4" slack="0"/>
<pin id="214" dir="0" index="34" bw="4" slack="0"/>
<pin id="215" dir="0" index="35" bw="4" slack="0"/>
<pin id="216" dir="0" index="36" bw="4" slack="0"/>
<pin id="217" dir="0" index="37" bw="4" slack="0"/>
<pin id="218" dir="0" index="38" bw="4" slack="0"/>
<pin id="219" dir="0" index="39" bw="4" slack="0"/>
<pin id="220" dir="0" index="40" bw="4" slack="0"/>
<pin id="221" dir="0" index="41" bw="4" slack="0"/>
<pin id="222" dir="0" index="42" bw="4" slack="0"/>
<pin id="223" dir="0" index="43" bw="4" slack="0"/>
<pin id="224" dir="0" index="44" bw="4" slack="0"/>
<pin id="225" dir="0" index="45" bw="4" slack="0"/>
<pin id="226" dir="0" index="46" bw="4" slack="0"/>
<pin id="227" dir="0" index="47" bw="4" slack="0"/>
<pin id="228" dir="0" index="48" bw="4" slack="0"/>
<pin id="229" dir="0" index="49" bw="4" slack="0"/>
<pin id="230" dir="0" index="50" bw="4" slack="0"/>
<pin id="231" dir="0" index="51" bw="4" slack="0"/>
<pin id="232" dir="0" index="52" bw="4" slack="0"/>
<pin id="233" dir="0" index="53" bw="4" slack="0"/>
<pin id="234" dir="0" index="54" bw="4" slack="0"/>
<pin id="235" dir="0" index="55" bw="4" slack="0"/>
<pin id="236" dir="0" index="56" bw="4" slack="0"/>
<pin id="237" dir="0" index="57" bw="4" slack="0"/>
<pin id="238" dir="0" index="58" bw="4" slack="0"/>
<pin id="239" dir="0" index="59" bw="4" slack="0"/>
<pin id="240" dir="0" index="60" bw="32" slack="0"/>
<pin id="241" dir="0" index="61" bw="32" slack="0"/>
<pin id="242" dir="0" index="62" bw="32" slack="0"/>
<pin id="243" dir="0" index="63" bw="32" slack="0"/>
<pin id="244" dir="1" index="64" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln92/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln84_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="11" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln84_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_data_0_V_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="0"/>
<pin id="320" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_data_1_V_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="0"/>
<pin id="324" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_data_2_V_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="12" slack="0"/>
<pin id="328" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="add_ln84_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="0"/>
<pin id="335" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_data_0_V_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="1"/>
<pin id="340" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_data_1_V_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="1"/>
<pin id="345" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="348" class="1005" name="tmp_data_2_V_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="1"/>
<pin id="350" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="164"><net_src comp="144" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="138" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="245"><net_src comp="146" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="179" pin=4"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="179" pin=5"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="179" pin=6"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="179" pin=7"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="179" pin=8"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="179" pin=9"/></net>

<net id="252"><net_src comp="18" pin="0"/><net_sink comp="179" pin=10"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="179" pin=11"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="179" pin=12"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="179" pin=13"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="179" pin=14"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="179" pin=15"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="179" pin=16"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="179" pin=17"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="179" pin=18"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="179" pin=19"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="179" pin=20"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="179" pin=21"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="179" pin=22"/></net>

<net id="265"><net_src comp="44" pin="0"/><net_sink comp="179" pin=23"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="179" pin=24"/></net>

<net id="267"><net_src comp="48" pin="0"/><net_sink comp="179" pin=25"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="179" pin=26"/></net>

<net id="269"><net_src comp="52" pin="0"/><net_sink comp="179" pin=27"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="179" pin=28"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="179" pin=29"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="179" pin=30"/></net>

<net id="273"><net_src comp="60" pin="0"/><net_sink comp="179" pin=31"/></net>

<net id="274"><net_src comp="62" pin="0"/><net_sink comp="179" pin=32"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="179" pin=33"/></net>

<net id="276"><net_src comp="66" pin="0"/><net_sink comp="179" pin=34"/></net>

<net id="277"><net_src comp="68" pin="0"/><net_sink comp="179" pin=35"/></net>

<net id="278"><net_src comp="70" pin="0"/><net_sink comp="179" pin=36"/></net>

<net id="279"><net_src comp="72" pin="0"/><net_sink comp="179" pin=37"/></net>

<net id="280"><net_src comp="74" pin="0"/><net_sink comp="179" pin=38"/></net>

<net id="281"><net_src comp="76" pin="0"/><net_sink comp="179" pin=39"/></net>

<net id="282"><net_src comp="78" pin="0"/><net_sink comp="179" pin=40"/></net>

<net id="283"><net_src comp="80" pin="0"/><net_sink comp="179" pin=41"/></net>

<net id="284"><net_src comp="82" pin="0"/><net_sink comp="179" pin=42"/></net>

<net id="285"><net_src comp="84" pin="0"/><net_sink comp="179" pin=43"/></net>

<net id="286"><net_src comp="86" pin="0"/><net_sink comp="179" pin=44"/></net>

<net id="287"><net_src comp="88" pin="0"/><net_sink comp="179" pin=45"/></net>

<net id="288"><net_src comp="90" pin="0"/><net_sink comp="179" pin=46"/></net>

<net id="289"><net_src comp="92" pin="0"/><net_sink comp="179" pin=47"/></net>

<net id="290"><net_src comp="94" pin="0"/><net_sink comp="179" pin=48"/></net>

<net id="291"><net_src comp="96" pin="0"/><net_sink comp="179" pin=49"/></net>

<net id="292"><net_src comp="98" pin="0"/><net_sink comp="179" pin=50"/></net>

<net id="293"><net_src comp="100" pin="0"/><net_sink comp="179" pin=51"/></net>

<net id="294"><net_src comp="102" pin="0"/><net_sink comp="179" pin=52"/></net>

<net id="295"><net_src comp="104" pin="0"/><net_sink comp="179" pin=53"/></net>

<net id="296"><net_src comp="106" pin="0"/><net_sink comp="179" pin=54"/></net>

<net id="297"><net_src comp="108" pin="0"/><net_sink comp="179" pin=55"/></net>

<net id="298"><net_src comp="110" pin="0"/><net_sink comp="179" pin=56"/></net>

<net id="299"><net_src comp="112" pin="0"/><net_sink comp="179" pin=57"/></net>

<net id="300"><net_src comp="114" pin="0"/><net_sink comp="179" pin=58"/></net>

<net id="301"><net_src comp="116" pin="0"/><net_sink comp="179" pin=59"/></net>

<net id="302"><net_src comp="118" pin="0"/><net_sink comp="179" pin=60"/></net>

<net id="303"><net_src comp="120" pin="0"/><net_sink comp="179" pin=61"/></net>

<net id="304"><net_src comp="122" pin="0"/><net_sink comp="179" pin=62"/></net>

<net id="305"><net_src comp="124" pin="0"/><net_sink comp="179" pin=63"/></net>

<net id="310"><net_src comp="172" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="140" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="172" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="142" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="158" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="158" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="158" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="312" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="341"><net_src comp="318" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="346"><net_src comp="322" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="351"><net_src comp="326" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="179" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {3 4 }
	Port: res_V_data_1_V | {3 4 }
	Port: res_V_data_2_V | {3 4 }
	Port: res_V_data_3_V | {3 4 }
	Port: res_V_data_4_V | {3 4 }
	Port: res_V_data_5_V | {3 4 }
	Port: res_V_data_6_V | {3 4 }
	Port: res_V_data_7_V | {3 4 }
	Port: res_V_data_8_V | {3 4 }
	Port: res_V_data_9_V | {3 4 }
	Port: res_V_data_10_V | {3 4 }
	Port: res_V_data_11_V | {3 4 }
	Port: res_V_data_12_V | {3 4 }
	Port: res_V_data_13_V | {3 4 }
	Port: res_V_data_14_V | {3 4 }
	Port: res_V_data_15_V | {3 4 }
	Port: res_V_data_16_V | {3 4 }
	Port: res_V_data_17_V | {3 4 }
	Port: res_V_data_18_V | {3 4 }
	Port: res_V_data_19_V | {3 4 }
	Port: res_V_data_20_V | {3 4 }
	Port: res_V_data_21_V | {3 4 }
	Port: res_V_data_22_V | {3 4 }
	Port: res_V_data_23_V | {3 4 }
	Port: res_V_data_24_V | {3 4 }
	Port: res_V_data_25_V | {3 4 }
	Port: res_V_data_26_V | {3 4 }
	Port: res_V_data_27_V | {3 4 }
	Port: res_V_data_28_V | {3 4 }
	Port: res_V_data_29_V | {3 4 }
	Port: res_V_data_30_V | {3 4 }
	Port: res_V_data_31_V | {3 4 }
	Port: kernel_data_V_1_3 | {3 4 }
	Port: kernel_data_V_1_4 | {3 4 }
	Port: kernel_data_V_1_5 | {3 4 }
	Port: kernel_data_V_1_6 | {3 4 }
	Port: kernel_data_V_1_7 | {3 4 }
	Port: kernel_data_V_1_8 | {3 4 }
	Port: kernel_data_V_1_12 | {3 4 }
	Port: kernel_data_V_1_13 | {3 4 }
	Port: kernel_data_V_1_14 | {3 4 }
	Port: kernel_data_V_1_15 | {3 4 }
	Port: kernel_data_V_1_16 | {3 4 }
	Port: kernel_data_V_1_17 | {3 4 }
	Port: kernel_data_V_1_21 | {3 4 }
	Port: kernel_data_V_1_22 | {3 4 }
	Port: kernel_data_V_1_23 | {3 4 }
	Port: kernel_data_V_1_24 | {3 4 }
	Port: kernel_data_V_1_25 | {3 4 }
	Port: kernel_data_V_1_26 | {3 4 }
	Port: line_buffer_Array_V_1_0_0 | {3 4 }
	Port: line_buffer_Array_V_1_1_0 | {3 4 }
	Port: line_buffer_Array_V_1_0_1 | {3 4 }
	Port: line_buffer_Array_V_1_1_1 | {3 4 }
	Port: line_buffer_Array_V_1_0_2 | {3 4 }
	Port: line_buffer_Array_V_1_1_2 | {3 4 }
	Port: sX_1 | {3 4 }
	Port: sY_1 | {3 4 }
	Port: pY_1 | {3 4 }
	Port: pX_1 | {3 4 }
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : data_V_data_0_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : data_V_data_1_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : data_V_data_2_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_7 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_8 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_12 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_13 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_14 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_15 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_16 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_17 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_21 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_22 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_23 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_24 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_25 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : kernel_data_V_1_26 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : line_buffer_Array_V_1_0_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : line_buffer_Array_V_1_1_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : line_buffer_Array_V_1_0_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : line_buffer_Array_V_1_1_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : line_buffer_Array_V_1_0_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : line_buffer_Array_V_1_1_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : sX_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : sY_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : pY_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<4,2,5,3,0>,32u>,config2> : pX_1 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln84 : 1
		add_ln84 : 1
		br_ln84 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|
| Operation|                                  Functional Unit                                 |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_32u_config2_s_fu_179 |   1187  |   3275  |
|----------|----------------------------------------------------------------------------------|---------|---------|
|   icmp   |                                 icmp_ln84_fu_306                                 |    0    |    13   |
|----------|----------------------------------------------------------------------------------|---------|---------|
|    add   |                                  add_ln84_fu_312                                 |    0    |    13   |
|----------|----------------------------------------------------------------------------------|---------|---------|
|   read   |                               empty_170_read_fu_158                              |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|
|          |                                tmp_data_0_V_fu_318                               |    0    |    0    |
|extractvalue|                                tmp_data_1_V_fu_322                               |    0    |    0    |
|          |                                tmp_data_2_V_fu_326                               |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                  |   1187  |   3301  |
|----------|----------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln84_reg_333   |   11   |
|indvar_flatten_reg_168|   11   |
| tmp_data_0_V_reg_338 |    4   |
| tmp_data_1_V_reg_343 |    4   |
| tmp_data_2_V_reg_348 |    4   |
+----------------------+--------+
|         Total        |   34   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |  1187  |  3301  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   34   |    -   |
+-----------+--------+--------+
|   Total   |  1221  |  3301  |
+-----------+--------+--------+
