<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="Single_cycle_core_TB_VHDL_behav.wdb" id="1">
         <top_modules>
            <top_module name="Single_cycle_core_TB_VHDL" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="14000fs"></ZoomStartTime>
      <ZoomEndTime time="29861fs"></ZoomEndTime>
      <Cursor1Time time="19720fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="277"></NameColumnWidth>
      <ValueColumnWidth column_width="116"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="57" />
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/r_CLOCK" type="logic">
      <obj_property name="ElementShortName">r_CLOCK</obj_property>
      <obj_property name="ObjectShortName">r_CLOCK</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/r_reset" type="logic">
      <obj_property name="ElementShortName">r_reset</obj_property>
      <obj_property name="ObjectShortName">r_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/c_CLOCK_PERIOD" type="other">
      <obj_property name="ElementShortName">c_CLOCK_PERIOD</obj_property>
      <obj_property name="ObjectShortName">c_CLOCK_PERIOD</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_next_pc" type="array">
      <obj_property name="ElementShortName">sig_next_pc[3:0]</obj_property>
      <obj_property name="ObjectShortName">sig_next_pc[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_curr_pc" type="array">
      <obj_property name="ElementShortName">sig_curr_pc[3:0]</obj_property>
      <obj_property name="ObjectShortName">sig_curr_pc[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/op" type="array">
      <obj_property name="ElementShortName">op[3:0]</obj_property>
      <obj_property name="ObjectShortName">op[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/src_a" type="array">
      <obj_property name="ElementShortName">src_a[15:0]</obj_property>
      <obj_property name="ObjectShortName">src_a[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/src_b" type="array">
      <obj_property name="ElementShortName">src_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">src_b[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/sig_result" type="array">
      <obj_property name="ElementShortName">sig_result[16:0]</obj_property>
      <obj_property name="ObjectShortName">sig_result[16:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/IF_ID" type="array">
      <obj_property name="ElementShortName">IF_ID[19:0]</obj_property>
      <obj_property name="ObjectShortName">IF_ID[19:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ID_EX" type="array">
      <obj_property name="ElementShortName">ID_EX[96:0]</obj_property>
      <obj_property name="ObjectShortName">ID_EX[96:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/EX_MEM" type="array">
      <obj_property name="ElementShortName">EX_MEM[38:0]</obj_property>
      <obj_property name="ObjectShortName">EX_MEM[38:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/MEM_WB" type="array">
      <obj_property name="ElementShortName">MEM_WB[37:0]</obj_property>
      <obj_property name="ObjectShortName">MEM_WB[37:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/var_regfile" type="array">
      <obj_property name="ElementShortName">var_regfile[0:15][15:0]</obj_property>
      <obj_property name="ObjectShortName">var_regfile[0:15][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/data_mem/sig_data_mem" type="array">
      <obj_property name="ElementShortName">sig_data_mem[0:15][15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_data_mem[0:15][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/sig_next_pc" type="array">
      <obj_property name="ElementShortName">sig_next_pc[3:0]</obj_property>
      <obj_property name="ObjectShortName">sig_next_pc[3:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/flagPc" type="logic">
      <obj_property name="ElementShortName">flagPc</obj_property>
      <obj_property name="ObjectShortName">flagPc</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/res" type="array">
      <obj_property name="ElementShortName">res[15:0]</obj_property>
      <obj_property name="ObjectShortName">res[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/flag" type="logic">
      <obj_property name="ElementShortName">flag</obj_property>
      <obj_property name="ObjectShortName">flag</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/not_flag" type="logic">
      <obj_property name="ElementShortName">not_flag</obj_property>
      <obj_property name="ObjectShortName">not_flag</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/reg_write" type="logic">
      <obj_property name="ElementShortName">reg_write</obj_property>
      <obj_property name="ObjectShortName">reg_write</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_write_data" type="array">
      <obj_property name="ElementShortName">sig_write_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_write_data[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/var_read_addr_a" type="other">
      <obj_property name="ElementShortName">var_read_addr_a</obj_property>
      <obj_property name="ObjectShortName">var_read_addr_a</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sign_extend/data_in" type="array">
      <obj_property name="ElementShortName">data_in[3:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sign_extend/data_out" type="array">
      <obj_property name="ElementShortName">data_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/var_read_addr_b" type="other">
      <obj_property name="ElementShortName">var_read_addr_b</obj_property>
      <obj_property name="ObjectShortName">var_read_addr_b</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_alu_src/data_a" type="array">
      <obj_property name="ElementShortName">data_a[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_a[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_alu_src/data_b" type="array">
      <obj_property name="ElementShortName">data_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_b[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_alu_src/data_out" type="array">
      <obj_property name="ElementShortName">data_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_reg_write" type="logic">
      <obj_property name="ElementShortName">sig_reg_write</obj_property>
      <obj_property name="ObjectShortName">sig_reg_write</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_sign_extended_offset" type="array">
      <obj_property name="ElementShortName">sig_sign_extended_offset[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_sign_extended_offset[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_alu_result" type="array">
      <obj_property name="ElementShortName">sig_alu_result[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_alu_result[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_insn" type="array">
      <obj_property name="ElementShortName">sig_insn[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_insn[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_alu_src_b" type="array">
      <obj_property name="ElementShortName">sig_alu_src_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_alu_src_b[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_read_data_a" type="array">
      <obj_property name="ElementShortName">sig_read_data_a[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_read_data_a[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_read_data_b" type="array">
      <obj_property name="ElementShortName">sig_read_data_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_read_data_b[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_data_mem_out" type="array">
      <obj_property name="ElementShortName">sig_data_mem_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_data_mem_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/potential" type="array">
      <obj_property name="ElementShortName">potential[3:0]</obj_property>
      <obj_property name="ObjectShortName">potential[3:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/bnePotential" type="array">
      <obj_property name="ElementShortName">bnePotential[3:0]</obj_property>
      <obj_property name="ObjectShortName">bnePotential[3:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/pcMu" type="logic">
      <obj_property name="ElementShortName">pcMu</obj_property>
      <obj_property name="ObjectShortName">pcMu</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_next_pc" type="array">
      <obj_property name="ElementShortName">sig_next_pc[3:0]</obj_property>
      <obj_property name="ObjectShortName">sig_next_pc[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_curr_pc" type="array">
      <obj_property name="ElementShortName">sig_curr_pc[3:0]</obj_property>
      <obj_property name="ObjectShortName">sig_curr_pc[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_one_4b" type="array">
      <obj_property name="ElementShortName">sig_one_4b[3:0]</obj_property>
      <obj_property name="ObjectShortName">sig_one_4b[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_pc_carry_out" type="logic">
      <obj_property name="ElementShortName">sig_pc_carry_out</obj_property>
      <obj_property name="ObjectShortName">sig_pc_carry_out</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_insn" type="array">
      <obj_property name="ElementShortName">sig_insn[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_insn[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_reg_dst" type="logic">
      <obj_property name="ElementShortName">sig_reg_dst</obj_property>
      <obj_property name="ObjectShortName">sig_reg_dst</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_alu_src" type="logic">
      <obj_property name="ElementShortName">sig_alu_src</obj_property>
      <obj_property name="ObjectShortName">sig_alu_src</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_mem_write" type="logic">
      <obj_property name="ElementShortName">sig_mem_write</obj_property>
      <obj_property name="ObjectShortName">sig_mem_write</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_mem_to_reg" type="logic">
      <obj_property name="ElementShortName">sig_mem_to_reg</obj_property>
      <obj_property name="ObjectShortName">sig_mem_to_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_read_data_b" type="array">
      <obj_property name="ElementShortName">sig_read_data_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_read_data_b[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_alu_src_b" type="array">
      <obj_property name="ElementShortName">sig_alu_src_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_alu_src_b[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_alu_result" type="array">
      <obj_property name="ElementShortName">sig_alu_result[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_alu_result[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_alu_carry_out" type="logic">
      <obj_property name="ElementShortName">sig_alu_carry_out</obj_property>
      <obj_property name="ObjectShortName">sig_alu_carry_out</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_data_mem_out" type="array">
      <obj_property name="ElementShortName">sig_data_mem_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_data_mem_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/bnePotential" type="array">
      <obj_property name="ElementShortName">bnePotential[3:0]</obj_property>
      <obj_property name="ObjectShortName">bnePotential[3:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
