

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2'
================================================================
* Date:           Fri Oct 17 00:26:08 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dut.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  8.546 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+------------+-----+------------+------------------------------------------------+
    |   Latency (cycles)   |   Latency (absolute)   |     Interval     |                    Pipeline                    |
    |   min   |     max    |    min    |     max    | min |     max    |                      Type                      |
    +---------+------------+-----------+------------+-----+------------+------------------------------------------------+
    |        3|  4294967235|  25.637 ns|  36.703 sec|    2|  4294967234|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+------------+-----------+------------+-----+------------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |                                   |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |             Loop Name             |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-----------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_51_1_VITIS_LOOP_52_2  |        1|  4294967233|         3|          2|          1|  0 ~ 2147483616|       yes|
        +-----------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.81>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%cnt_1 = alloca i32 1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:50->test_store_stream_to_master.cpp:32]   --->   Operation 6 'alloca' 'cnt_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv16_i = alloca i32 1"   --->   Operation 7 'alloca' 'indvars_iv16_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cnt = alloca i32 1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:50->test_store_stream_to_master.cpp:32]   --->   Operation 8 'alloca' 'cnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 0, i1 %in_s_V_last_V, i1 0, i1 0, void @empty_4"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mm, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_s_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_s_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_s_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_s_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln28_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln28"   --->   Operation 16 'read' 'zext_ln28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %indvar_flatten"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln50 = store i32 0, i32 %cnt" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:50->test_store_stream_to_master.cpp:32]   --->   Operation 18 'store' 'store_ln50' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 32, i32 %indvars_iv16_i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln50 = store i32 0, i32 %cnt_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:50->test_store_stream_to_master.cpp:32]   --->   Operation 20 'store' 'store_ln50' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.inc.i" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 21 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i31 %indvar_flatten" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.22ns)   --->   "%icmp_ln51 = icmp_eq  i31 %indvar_flatten_load, i31 %zext_ln28_read" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 23 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 1> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [2/2] (2.22ns)   --->   "%add_ln51 = add i31 %indvar_flatten_load, i31 1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 24 'add' 'add_ln51' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.81>
ST_2 : Operation 25 [1/2] (2.22ns)   --->   "%icmp_ln51 = icmp_eq  i31 %indvar_flatten_load, i31 %zext_ln28_read" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 25 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 1> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/2] (2.22ns)   --->   "%add_ln51 = add i31 %indvar_flatten_load, i31 1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 26 'add' 'add_ln51' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.inc9.i, void %for.end11.loopexit.i.exitStub" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 27 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%cnt_1_load = load i32 %cnt_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:52->test_store_stream_to_master.cpp:32]   --->   Operation 28 'load' 'cnt_1_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvars_iv16_i_load = load i32 %indvars_iv16_i" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 29 'load' 'indvars_iv16_i_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%cnt_load = load i32 %cnt" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 30 'load' 'cnt_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.23ns)   --->   "%add_ln51_1 = add i32 %cnt_load, i32 32" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 31 'add' 'add_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [2/2] (2.23ns)   --->   "%icmp_ln52 = icmp_eq  i32 %cnt_1_load, i32 %indvars_iv16_i_load" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:52->test_store_stream_to_master.cpp:32]   --->   Operation 32 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln51)> <Delay = 2.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [2/2] (2.23ns)   --->   "%add_ln51_2 = add i32 %indvars_iv16_i_load, i32 32" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 33 'add' 'add_ln51_2' <Predicate = (!icmp_ln51)> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln51 = store i31 %add_ln51, i31 %indvar_flatten" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 34 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 8.54>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_51_1_VITIS_LOOP_52_2_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2147483616, i64 1073741792"   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (2.23ns)   --->   "%add_ln51_1 = add i32 %cnt_load, i32 32" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 37 'add' 'add_ln51_1' <Predicate = true> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/2] (2.23ns)   --->   "%icmp_ln52 = icmp_eq  i32 %cnt_1_load, i32 %indvars_iv16_i_load" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:52->test_store_stream_to_master.cpp:32]   --->   Operation 38 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.69ns)   --->   "%select_ln50 = select i1 %icmp_ln52, i32 %add_ln51_1, i32 %cnt_1_load" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:50->test_store_stream_to_master.cpp:32]   --->   Operation 39 'select' 'select_ln50' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.69ns)   --->   "%select_ln51 = select i1 %icmp_ln52, i32 %add_ln51_1, i32 %cnt_load" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 40 'select' 'select_ln51' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (2.23ns)   --->   "%add_ln51_2 = add i32 %indvars_iv16_i_load, i32 32" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 41 'add' 'add_ln51_2' <Predicate = true> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.69ns)   --->   "%select_ln51_1 = select i1 %icmp_ln52, i32 %add_ln51_2, i32 %indvars_iv16_i_load" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 42 'select' 'select_ln51_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i32 %select_ln50" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:52->test_store_stream_to_master.cpp:32]   --->   Operation 43 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:53->test_store_stream_to_master.cpp:32]   --->   Operation 44 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.51ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:54->test_store_stream_to_master.cpp:32]   --->   Operation 45 'read' 'empty' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i41 %empty" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:54->test_store_stream_to_master.cpp:32]   --->   Operation 46 'extractvalue' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%mm_addr = getelementptr i32 %mm, i64 0, i64 %zext_ln52" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:55->test_store_stream_to_master.cpp:32]   --->   Operation 47 'getelementptr' 'mm_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln55 = store i32 %tmp_data, i9 %mm_addr" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:55->test_store_stream_to_master.cpp:32]   --->   Operation 48 'store' 'store_ln55' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 257> <RAM>
ST_3 : Operation 49 [1/1] (4.02ns)   --->   "%add_ln56 = add i32 %select_ln50, i32 1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:56->test_store_stream_to_master.cpp:32]   --->   Operation 49 'add' 'add_ln56' <Predicate = true> <Delay = 4.02> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 4.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln50 = store i32 %select_ln51, i32 %cnt" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:50->test_store_stream_to_master.cpp:32]   --->   Operation 50 'store' 'store_ln50' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 %select_ln51_1, i32 %indvars_iv16_i" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 51 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln50 = store i32 %add_ln56, i32 %cnt_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:50->test_store_stream_to_master.cpp:32]   --->   Operation 52 'store' 'store_ln50' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc.i" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:52->test_store_stream_to_master.cpp:32]   --->   Operation 53 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_s_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_s_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_s_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_s_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cnt_1                   (alloca             ) [ 0111]
indvars_iv16_i          (alloca             ) [ 0111]
cnt                     (alloca             ) [ 0111]
indvar_flatten          (alloca             ) [ 0110]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
zext_ln28_read          (read               ) [ 0010]
store_ln0               (store              ) [ 0000]
store_ln50              (store              ) [ 0000]
store_ln0               (store              ) [ 0000]
store_ln50              (store              ) [ 0000]
br_ln51                 (br                 ) [ 0000]
indvar_flatten_load     (load               ) [ 0010]
icmp_ln51               (icmp               ) [ 0010]
add_ln51                (add                ) [ 0000]
br_ln51                 (br                 ) [ 0000]
cnt_1_load              (load               ) [ 0101]
indvars_iv16_i_load     (load               ) [ 0101]
cnt_load                (load               ) [ 0101]
store_ln51              (store              ) [ 0000]
specloopname_ln0        (specloopname       ) [ 0000]
speclooptripcount_ln0   (speclooptripcount  ) [ 0000]
add_ln51_1              (add                ) [ 0000]
icmp_ln52               (icmp               ) [ 0000]
select_ln50             (select             ) [ 0000]
select_ln51             (select             ) [ 0000]
add_ln51_2              (add                ) [ 0000]
select_ln51_1           (select             ) [ 0000]
zext_ln52               (zext               ) [ 0000]
specpipeline_ln53       (specpipeline       ) [ 0000]
empty                   (read               ) [ 0000]
tmp_data                (extractvalue       ) [ 0000]
mm_addr                 (getelementptr      ) [ 0000]
store_ln55              (store              ) [ 0000]
add_ln56                (add                ) [ 0000]
store_ln50              (store              ) [ 0000]
store_ln51              (store              ) [ 0000]
store_ln50              (store              ) [ 0000]
br_ln52                 (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln28">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_s_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_s_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_s_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_s_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mm">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_51_1_VITIS_LOOP_52_2_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="cnt_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnt_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvars_iv16_i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv16_i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="cnt_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnt/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_ln28_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="31" slack="0"/>
<pin id="76" dir="0" index="1" bw="31" slack="0"/>
<pin id="77" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln28_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="empty_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="41" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="0" index="3" bw="4" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="0"/>
<pin id="86" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="mm_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mm_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln55_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="9" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="31" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln50_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln50_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="indvar_flatten_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="31" slack="0"/>
<pin id="127" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="31" slack="0"/>
<pin id="130" dir="0" index="1" bw="31" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="31" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="cnt_1_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_1_load/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvars_iv16_i_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv16_i_load/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="cnt_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_load/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="7" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="7" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_2/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln51_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="31" slack="0"/>
<pin id="169" dir="0" index="1" bw="31" slack="1"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln50_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="1"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln51_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="32" slack="1"/>
<pin id="183" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln51_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="1"/>
<pin id="190" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln52_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_data_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="41" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln56_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln50_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="2"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln51_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln50_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="2"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="cnt_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cnt_1 "/>
</bind>
</comp>

<comp id="231" class="1005" name="indvars_iv16_i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv16_i "/>
</bind>
</comp>

<comp id="238" class="1005" name="cnt_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cnt "/>
</bind>
</comp>

<comp id="245" class="1005" name="indvar_flatten_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="31" slack="0"/>
<pin id="247" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="252" class="1005" name="zext_ln28_read_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="31" slack="1"/>
<pin id="254" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_read "/>
</bind>
</comp>

<comp id="257" class="1005" name="indvar_flatten_load_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="31" slack="1"/>
<pin id="259" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_load "/>
</bind>
</comp>

<comp id="266" class="1005" name="cnt_1_load_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnt_1_load "/>
</bind>
</comp>

<comp id="272" class="1005" name="indvars_iv16_i_load_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv16_i_load "/>
</bind>
</comp>

<comp id="279" class="1005" name="cnt_load_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnt_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="87"><net_src comp="56" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="74" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="125" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="153"><net_src comp="146" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="140" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="143" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="143" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="134" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="155" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="149" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="155" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="149" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="155" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="161" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="172" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="201"><net_src comp="80" pin="5"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="207"><net_src comp="172" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="179" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="186" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="203" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="58" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="234"><net_src comp="62" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="241"><net_src comp="66" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="248"><net_src comp="70" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="255"><net_src comp="74" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="260"><net_src comp="125" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="269"><net_src comp="140" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="275"><net_src comp="143" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="282"><net_src comp="146" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="179" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mm | {3 }
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 : zext_ln28 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 : in_s_V_data_V | {3 }
	Port: dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 : in_s_V_keep_V | {3 }
	Port: dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 : in_s_V_strb_V | {3 }
	Port: dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2 : in_s_V_last_V | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln50 : 1
		store_ln0 : 1
		store_ln50 : 1
		indvar_flatten_load : 1
		icmp_ln51 : 2
		add_ln51 : 2
	State 2
		br_ln51 : 1
		add_ln51_1 : 1
		icmp_ln52 : 1
		add_ln51_2 : 1
		store_ln51 : 1
	State 3
		select_ln50 : 1
		select_ln51 : 1
		select_ln51_1 : 1
		zext_ln52 : 2
		mm_addr : 3
		store_ln55 : 4
		add_ln56 : 2
		store_ln50 : 2
		store_ln51 : 2
		store_ln50 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_134        |    0    |   143   |    35   |
|    add   |         grp_fu_149        |    0    |   148   |    36   |
|          |         grp_fu_161        |    0    |   148   |    36   |
|          |      add_ln56_fu_203      |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   icmp   |         grp_fu_128        |    0    |   143   |    35   |
|          |         grp_fu_155        |    0    |   148   |    36   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln50_fu_172    |    0    |    0    |    32   |
|  select  |     select_ln51_fu_179    |    0    |    0    |    32   |
|          |    select_ln51_1_fu_186   |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|   read   | zext_ln28_read_read_fu_74 |    0    |    0    |    0    |
|          |      empty_read_fu_80     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |      zext_ln52_fu_193     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|extractvalue|      tmp_data_fu_198      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |   730   |   274   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     cnt_1_load_reg_266    |   32   |
|       cnt_1_reg_224       |   32   |
|      cnt_load_reg_279     |   32   |
|        cnt_reg_238        |   32   |
|indvar_flatten_load_reg_257|   31   |
|   indvar_flatten_reg_245  |   31   |
|indvars_iv16_i_load_reg_272|   32   |
|   indvars_iv16_i_reg_231  |   32   |
|   zext_ln28_read_reg_252  |   31   |
+---------------------------+--------+
|           Total           |   285  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_128 |  p0  |   2  |  31  |   62   ||    0    ||    9    |
| grp_fu_128 |  p1  |   2  |  31  |   62   ||    0    ||    9    |
| grp_fu_134 |  p0  |   2  |  31  |   62   ||    0    ||    9    |
| grp_fu_149 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_155 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_155 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_161 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   442  ||  11.116 ||    0    ||    63   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   730  |   274  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    0   |   63   |
|  Register |    -   |    -   |   285  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   11   |  1015  |   337  |
+-----------+--------+--------+--------+--------+
