vendor_name = ModelSim
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/ULA.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/UC_ULA.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/uc.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/somador.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/soma4.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/single_port_RAM.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/shift2_imediato.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/shift2.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/ROM.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/Registrador.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/muxGenerico2.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/mips.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/fluxo_dados.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/estendeSinalGenerico.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/constantesMIPS.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/clock_generator.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/bancoRegistradores.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Insper/Design de Computadores/descomp/Mips/Entrega UC/mips-SemUC_restored/db/mips.cbx.xml
design_name = hard_block
design_name = mips
instance = comp, \clk~input\, clk~input, mips, 1
