
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003099    0.011158    0.001593    1.001593 v rst (in)
                                                         rst (net)
                      0.011158    0.000000    1.001593 v input1/A (sg13g2_buf_1)
     2    0.019510    0.046446    0.064412    1.066005 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046534    0.001536    1.067541 v fanout78/A (sg13g2_buf_8)
     8    0.038207    0.020669    0.062631    1.130172 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.021412    0.003129    1.133301 v _288_/A (sg13g2_inv_1)
     1    0.007685    0.025947    0.028101    1.161402 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.025969    0.000588    1.161989 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.161989   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014803    0.020486    0.008725    5.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    5.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    5.055744 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016936    0.001010    5.056753 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022133    0.016365    0.045368    5.102121 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016368    0.000531    5.102653 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.852653   clock uncertainty
                                  0.000000    4.852653   clock reconvergence pessimism
                                 -0.082661    4.769991   library recovery time
                                              4.769991   data required time
---------------------------------------------------------------------------------------------
                                              4.769991   data required time
                                             -1.161989   data arrival time
---------------------------------------------------------------------------------------------
                                              3.608002   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014803    0.020486    0.008726    0.008726 ^ clk (in)
                                                         clk (net)
                      0.020504    0.000000    0.008726 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023453    0.016916    0.047018    0.055743 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016918    0.000447    0.056191 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022389    0.016437    0.045415    0.101605 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016448    0.000762    0.102368 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002266    0.012357    0.107260    0.209628 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.012357    0.000085    0.209713 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009613    0.038956    0.260979    0.470692 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.038957    0.000762    0.471454 v fanout75/A (sg13g2_buf_8)
     5    0.039636    0.020597    0.059480    0.530934 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.022097    0.004150    0.535084 v fanout74/A (sg13g2_buf_8)
     5    0.031847    0.018242    0.052478    0.587562 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.018263    0.000851    0.588412 v fanout73/A (sg13g2_buf_8)
     8    0.041049    0.020197    0.052829    0.641241 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.020630    0.002246    0.643487 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017729    0.133401    0.121847    0.765334 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.133416    0.001145    0.766479 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008095    0.058545    0.084367    0.850846 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.058547    0.000411    0.851257 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003950    0.053835    0.070526    0.921782 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.053835    0.000158    0.921940 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005760    0.043600    0.054806    0.976746 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.043603    0.000611    0.977357 v _273_/A (sg13g2_nor2_1)
     1    0.005853    0.046811    0.052243    1.029600 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.046812    0.000245    1.029845 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.009531    0.060374    0.061116    1.090961 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.060436    0.001116    1.092077 v output15/A (sg13g2_buf_1)
     1    0.013550    0.035329    0.070519    1.162596 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.035368    0.001055    1.163651 v sine_out[1] (out)
                                              1.163651   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.163651   data arrival time
---------------------------------------------------------------------------------------------
                                              2.586349   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
