// Seed: 1376798935
module module_0 (
    input tri   id_0,
    input uwire id_1,
    input uwire id_2
);
  assign id_4[1] = 1;
endmodule
module module_1 (
    output logic   id_0,
    input  logic   id_1,
    input  supply0 id_2
);
  always #1 begin
    id_0 <= id_2 > id_2;
  end
  assign id_0 = id_1;
  wire id_4, id_5;
  module_0(
      id_2, id_2, id_2
  );
endmodule
module module_2 (
    input  tri1  id_0,
    input  tri   id_1,
    output uwire id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  tri   id_5,
    input  uwire id_6
);
  wire id_8;
  module_0(
      id_1, id_5, id_5
  );
  assign id_8 = id_8;
  not (id_2, id_8);
endmodule
