# RISCV_Verilog
This repo will serve as a scratchpad for my future VHDL/Verilog related projects. I intend to improve my skills in UVM, as well build up a personal library of hardware for future projects. This first repo I will go through the steps I took to create a RISCV Processor.
