/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [26:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[57] ? in_data[47] : in_data[31];
  assign celloutsig_1_16z = celloutsig_1_1z ? celloutsig_1_2z : celloutsig_1_5z[3];
  assign celloutsig_1_2z = celloutsig_1_0z | ~(celloutsig_1_0z);
  reg [18:0] _03_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 19'h00000;
    else _03_ <= { in_data[52:38], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign out_data[18:0] = _03_;
  assign celloutsig_1_5z = { in_data[174:173], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, celloutsig_1_3z[19:16] };
  assign celloutsig_1_1z = { in_data[120:114], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >= in_data[152:143];
  assign celloutsig_1_4z = { celloutsig_1_3z[6:1], celloutsig_1_2z, celloutsig_1_1z } > { in_data[128:125], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[191:183], celloutsig_1_1z } && { celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_1z } && { celloutsig_1_10z[1:0], celloutsig_1_16z };
  assign celloutsig_1_0z = in_data[184:179] < in_data[176:171];
  assign celloutsig_1_9z = { in_data[172:165], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z } < { in_data[143:137], celloutsig_1_5z };
  assign celloutsig_1_3z = in_data[150:130] % { 1'h1, in_data[188:173], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_3z[20:1], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z } * { celloutsig_1_5z[3], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } != { celloutsig_1_6z[19], celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_3z[13:8], celloutsig_1_7z, celloutsig_1_1z } | { celloutsig_1_6z[13:7], celloutsig_1_9z };
  assign celloutsig_1_18z = { in_data[139:136], celloutsig_1_11z } >> { celloutsig_1_6z[21:19], celloutsig_1_7z, celloutsig_1_2z };
  assign { out_data[132:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z };
endmodule
