INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/ip/imem/sim/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/mux2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/signext_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sources_1/new/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/sl2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/vivado_project/mips_components/mips_components.srcs/sim_1/new/mipstest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mipstest
