// Adds configuration for easier preview.
include::../_preview_config.adoc[]

[[section-symbolator]]
== Symbolator

[quote, Kevin Thibedeau, https://kevinpt.github.io/symbolator]
____
Symbolator is a component diagramming tool for VHDL and Verilog.
It will parse HDL source files, extract components or modules and render them as an image.
____

=== Internal diagram source

[symbolator, "symbolator-internal-example-diagram", svg]
----
module vlog_params
  (foo, bar);

  parameter PARAM1 = 1, PARAM2 = 2;

  input wire foo;
  output reg bar;
endmodule;
----

=== External diagram source file

symbolator::{imagesdir}/asciidoctor-diagrams_overview/uml/symbolator.vhdl[format="svg"]
