/*==========================================================================*/
/*
            $Workfile:   gm_Register_STDP93xx.h  $
            $Revision: 1.59 $
            $Date: 2012/02/16 06:41:01 $
*/
/****************************************************************************/
// COPYRIGHT (C) STMicroelectronics 2011.
//
// All rights reserved. This document contains proprietary and
// confidential information of the STMicroelectronics Group. This
// document is not to be copied in whole or part. STMicroelectronics
// assumes no responsibility for the consequences of use of such
// information nor for any infringement of patents or other rights of
// third parties which may result from its use. No license is granted by
// implication or otherwise under any patent or patent rights of
// STMicroelectronics.
// STMicroelectronics
// products are not authorized for use as critical components in life
// support devices or systems without express written approval of
// STMicroelectronics.
/*==========================================================================*/

#ifndef __REGS_H__
    #define __REGS_H__

// Version 2.10 Register spec, Date: 120212

/****************************************************************************/
/*  R E G I S T E R S   D E F I N I T I O N S                               */
/****************************************************************************/

/*          REGISTER NAME                       ADDRESS    TYPE  POD    UPDATES */
/*          ____________________________________________________________________*/

    #define REGBASE                                         0x8100

    #define HOST_CONTROL                                    0xC800	//51200 (HOST_SP)
    #define PRODUCT_ID                                      0xC802	//51202 (HOST)
    #define PRODUCT_REV                                     0xC804	//51204 (HOST)
    #define SOFT_RESETS                                     0xC806	//51206 (HOST)
    #define SOFT_RESETS_2                                   0xC808	//51208 (HOST)
    #define AUDIO_SOFT_RESETS                               0xC80A	//51210 (HOST)
    #define HARD_RESETS                                     0xC80C	//51212 (HOST)
    #define HARD_RESETS_2                                   0xC80E	//51214 (HOST)
    #define AUDIO_HARD_RESETS                               0xC810	//51216 (HOST)
    #define BOOTSTRAP                                       0xC812	//51218 (HOST)
    #define BYPASS                                          0xC814	//51220 (HOST)
    #define DEMO_MODE                                       0xC816	//51222 (HOST)
    #define DVI_DP_CONFIG                                   0xC818	//51224 (HOST)
    #define DP_RCAL_RESULT                                  0xC81A	//51226 (HOST)
    #define HOST_DVI_DP_SETUP                               0xC864	//51300 (HOST)
    #define HOST_COMP1_WR                                   0xC866	//51302 (HOST)
    #define HOST_COMP1_RD                                   0xC868	//51304 (HOST)
    #define HOST_COMP2_WR                                   0xC86A	//51306 (HOST)
    #define HOST_COMP2_RD                                   0xC86C	//51308 (HOST)
    #define HOST_TMC                                        0xC86E	//51310 (HOST)
    #define HOST_DDR_TEST0                                  0xC870	//51312 (HOST)
    #define HOST_DDR_TEST1                                  0xC872	//51314 (HOST)
    #define HOST_DDR_TEST2                                  0xC874	//51316 (HOST)
    #define HOST_DDR_TEST3                                  0xC876	//51318 (HOST)
    #define HOST_DDR_TEST4                                  0xC878	//51320 (HOST)
    #define HOST_DDR_TEST5                                  0xC87A	//51322 (HOST)
    #define HOST_DDR_TEST6                                  0xC87C	//51324 (HOST)
    #define HOST_DDR_TEST7                                  0xC87E	//51326 (HOST)
    #define HOST_DDR_TEST8                                  0xC880	//51328 (HOST)
    #define HOST_DDR_TEST9                                  0xC882	//51330 (HOST)
    #define HOST_DDR_TEST10                                 0xC884	//51332 (HOST)
    #define HOST_DDR_TEST11                                 0xC886	//51334 (HOST)
    #define HOST_DDR_TEST12                                 0xC888	//51336 (HOST)
    #define HOST_DDR_TEST13                                 0xC88A	//51338 (HOST)
    #define HOST_DDR_TEST14                                 0xC88C	//51340 (HOST)
    #define HOST_DDR_TEST15                                 0xC88E	//51342 (HOST)
    #define TIMING_CONFIG                                   0xC81C	//51228 (HOST)
    #define HYSTERESIS_SEL_                                 0xC81E	//51230 (HOST)
    #define IRQ_CONFIG                                      0xC820	//51232 (HOST)
    #define MAIN_INPUT_IRQ3MASK                             0xC822	//51234 (HOST_SP)
    #define PIP_INPUT_IRQ4MASK                              0xC824	//51236 (HOST_SP)
    #define DISPLAY_DEC_IRQ5MASK                            0xC826	//51238 (HOST_SP)
    #define MISC_OCMMASK                                    0xC828	//51240 (HOST_SP)
    #define MISC_OCMMASK_SEL                                0xC82A	//51242 (HOST_SP)
    #define EXT_IRQ_OCMMASK                                 0xC82C	//51244 (HOST_SP)
    #define DEC2_IRQ5MASK                                   0xC82E	//51246 (HOST_SP)
    #define HDMI_DVI_IRQ_SELECT                             0xC844	//51268 (HOST)
    #define DP_MIXER_IRQ_SELECT                             0xC848	//51272 (HOST)
    #define DPTX_IRQ_SELECT1                                0xC84C	//51276 (HOST)
    #define OVP_IRQ                                         0xC84E	//51278 (HOST)
    #define SYSTEM_STATUS                                   0xC830	//51248 (HOST_SP)
    #define MAIN_INPUT_STATUS                               0xC832	//51250 (HOST_SP)
    #define PIP_INPUT_STATUS                                0xC834	//51252 (HOST_SP)
    #define DISPLAY_DEC_STATUS                              0xC836	//51254 (HOST_SP)
    #define MISC_OCM_STATUS                                 0xC838	//51256 (HOST_SP)
    #define EXT_IRQ_OCM_STATUS                              0xC83A	//51258 (HOST_SP)
    #define CLOCK_STATUS                                    0xC83C	//51260 (HOST_SP)
    #define MISC_STATUS                                     0xC83E	//51262 (HOST_SP)
    #define MISC2_STATUS                                    0xC840	//51264 (HOST_SP)
    #define DEC2_STATUS                                     0xC842	//51266 (HOST_SP)
    #define HDMI_DVI_IRQ_SELECT                             0xC844	//51268 (HOST)
    #define HDMI_DVI_IRQ_STATUS                             0xC846	//51270 (HOST)
    #define DP_MIXER_IRQ_CTRL_STATUS                        0xC84A	//51274 (HOST)
    #define LPM_TX_HPD_OVP_IRQ_STATUS                       0xC850	//51280 (HOST)
    #define EXT_ROM_BASE_ADDR                               0xC9C0	//51648 (HOST)
    #define EXT_ROM_CTRL                                    0xC9C2	//51650 (HOST)
    #define EXT_CS0_BASE_ADDR                               0xC9C4	//51652 (HOST)
    #define EXT_CS0_CTRL                                    0xC9C6	//51654 (HOST)
    #define EXT_CS1_BASE_ADDR                               0xC9C8	//51656 (HOST)
    #define EXT_CS1_CTRL                                    0xC9CA	//51658 (HOST)
    #define EXT_CS2_BASE_ADDR                               0xC9CC	//51660 (HOST)
    #define EXT_CS2_CTRL                                    0xC9CE	//51662 (HOST)
    #define PBUS_MSTR_CTRL_0                                0xC9D0	//51664 (HOST)
    #define PBUS_MSTR_CTRL_1                                0xC9D2	//51666 (HOST)
    #define PWM0_CONFIG                                     0xC9D4	//51668 (HOST)
    #define PWM0_CTRL                                       0xC9D6	//51670 (HOST)
    #define PWM0_CTRL_MSB                                   0xC9D8	//51672 (HOST)
    #define PWM1_CONFIG                                     0xC9DA	//51674 (HOST)
    #define PWM1_CTRL                                       0xC9DC	//51676 (HOST)
    #define PWM1_CTRL_MSB                                   0xC9DE	//51678 (HOST)
    #define PWM2_CONFIG                                     0xC9E0	//51680 (HOST)
    #define PWM2_CTRL                                       0xC9E2	//51682 (HOST)
    #define PWM2_CTRL_MSB                                   0xC9E4	//51684 (HOST)
    #define PWM3_CONFIG                                     0xC9E6	//51686 (HOST)
    #define PWM3_CTRL                                       0xC9E8	//51688 (HOST)
    #define PWM3_CTRL_MSB                                   0xC9EA	//51690 (HOST)
    #define GPIO_0_ENABLE                                   0xC9EC	//51692 (MFP)
    #define GPIO_1_ENABLE                                   0xC9EE	//51694 (MFP)
    #define GPIO_2_ENABLE                                   0xC9F0	//51696 (MFP)
    #define GPIO_3_ENABLE                                   0xC9F2	//51698 (MFP)
    #define GPIO_4_ENABLE                                   0xC9F4	//51700 (MFP)
    #define GPIO_5_ENABLE                                   0xC9F6	//51702 (MFP)
    #define GPIO_0_DIRCTRL                                  0xC9F8	//51704 (MFP)
    #define GPIO_1_DIRCTRL                                  0xC9FA	//51706 (MFP)
    #define GPIO_2_DIRCTRL                                  0xC9FC	//51708 (MFP)
    #define GPIO_3_DIRCTRL                                  0xC9FE	//51710 (MFP)
    #define GPIO_4_DIRCTRL                                  0xCA00	//51712 (MFP)
    #define GPIO_5_DIRCTRL                                  0xCA02	//51714 (MFP)
    #define GPIO_0_OPENDRAIN_EN                             0xCA04	//51716 (MFP)
    #define GPIO_1_OPENDRAIN_EN                             0xCA06	//51718 (MFP)
    #define GPIO_2_OPENDRAIN_EN                             0xCA08	//51720 (MFP)
    #define GPIO_3_OPENDRAIN_EN                             0xCA0A	//51722 (MFP)
    #define GPIO_4_OPENDRAIN_EN                             0xCA0C	//51724 (MFP)
    #define GPIO_5_OPENDRAIN_EN                             0xCA0E	//51726 (MFP)
    #define GPINPUT0                                        0xCA10	//51728 (MFP)
    #define GPINPUT1                                        0xCA12	//51730 (MFP)
    #define GPINPUT2                                        0xCA14	//51732 (MFP)
    #define GPINPUT3                                        0xCA16	//51734 (MFP)
    #define GPINPUT4                                        0xCA18	//51736 (MFP)
    #define GPINPUT5                                        0xCA1A	//51738 (MFP)
    #define GPOUTPUT0                                       0xCA1C	//51740 (MFP)
    #define GPOUTPUT1                                       0xCA1E	//51742 (MFP)
    #define GPOUTPUT2                                       0xCA20	//51744 (MFP)
    #define GPOUTPUT3                                       0xCA22	//51746 (MFP)
    #define GPOUTPUT4                                       0xCA24	//51748 (MFP)
    #define GPOUTPUT5                                       0xCA26	//51750 (MFP)
    #define MFP_MISC_ALT_PINS                               0xCA28	//51752 (MFP)
    #define MFP_MISC2_ALT_PINS                              0xCA2A	//51754 (MFP)
    #define MFP_MISC3_ALT_PINS                              0xCA2C	//51756 (MFP)
    //      Reserved                                        0xCA2E
    #define MFP_I2C_SLAVE_CONFIG                            0xCA30	//51760 (MFP)
    #define MFP_SPARE2                                      0xD8BC	//55484 (MFP)
    #define MFP_SPARE1                                      0xD8BE	//55486 (MFP)
    #define POR_CTRL                                        0xCA32	//51762 (HOST)
    #define POR_RESULT                                      0xCA34	//51764 (HOST)
    #define PULSE_CNT_CTRL                                  0xCA36	//51766 (HOST)
    #define PULSE_CNT_THRESH                                0xCA38	//51768 (HOST)
    #define PULSE_CNT_READ                                  0xCA3A	//51770 (HOST)
    #define PULSE_CNT_STATUS                                0xCA3C	//51772 (HOST)
    #define SERIAL_FLASH_WR_DATA                            0xCA3E	//51774 (HOST)
    #define SERIAL_FLASH_RD_DATA                            0xCA40	//51776 (HOST)
    #define SERIAL_FLASH_STATUS                             0xCA42	//51778 (HOST)
    #define SERIAL_FLASH_CTRL                               0xCA44	//51780 (HOST_SP)
    #define SERIAL_FLASH_CTRL2                              0xCA46	//51782 (HOST)
    #define SERIAL_FLASH_CTRL3                              0xCA48	//51784 (HOST)
    #define LPC_ADDRESS_hi                                  0xCA4A	//51786 (HOST)
    #define LPC_ADDRESS_lo                                  0xCA4C	//51788 (HOST)
    #define CACHE_CTRL                                      0xCA4E	//51790 (MC)
    #define CACHE_CTRL2                                     0xCA50	//51792 (HOST)
    #define CACHE_CTRL3                                     0xCA52	//51794 (HOST)
    #define CACHE_DRAM_BOUNDARY                             0xCA54	//51796 (HOST)
    #define CACHE_UPDATE_EN                                 0xCA56	//51798 (HOST_SP)
    #define CACHE_DRAM_ADDR_hi                              0xCA58	//51800 (HOST)
    #define CACHE_DRAM_ADDR_lo                              0xCA5A	//51802 (HOST)
    #define CACHE_SPI_CTRL                                  0xCA5C	//51804 (HOST)
    #define CACHE_SPARE1                                    0xCA5E	//51806 (HOST)
    #define CACHE_DIAG_CTRL                                 0xCA60	//51808 (HOST)
    #define CACHE_DIAG_MISS_COUNT                           0xCA62	//51810 (HOST)
    #define CACHE_DIAG_LONGEST_STALL                        0xCA64	//51812 (HOST)
    #define CACHE_FIFO_ERR                                  0xCA66	//51814 (HOST_SP)
    #define OCM_SCRATCHPAD                                  0xCA68	//51816 (HOST)
    #define OCM_NR_SCRATCHPAD                               0xCA6A	//51818 (HOST_SP)
    #define OCM_NR_WDT_STATUS                               0xCA6C	//51820 (HOST_SP)
    #define OCM_NR_STALL_HIST_0                             0xCA6E	//51822 (HOST_SP)
    #define OCM_NR_STALL_HIST_1                             0xCA70	//51824 (HOST_SP)
    #define ECC_CTRL                                        0xCA72	//51826 (HOST)
    #define ECC_CTRL2                                       0xCA74	//51828 (MC)
    #define ECC_CERROR_CNT                                  0xCA76	//51830 (MC)
    #define ECC_STATUS                                      0xCA78	//51832 (HOST_SP)
    #define AUDIO_CTRL                                      0xCA7A	//51834 (HOST)
    #define DDC2B_CTRL                                      0xCA7C	//51836 (HOST)
    #define DDC2B_STATUS                                    0xCA7E	//51838 (HOST)
    #define DDC2B_DATA_RW                                   0xCA80	//51840 (HOST_SP)
    #define DDC2B_ADDR_CS_TO                                0xCA82	//51842 (HOST)
    #define HW_SERIAL_SLAVE                                 0xCA84	//51844 (HOST)
    #define DDC2B_SS_FIFO_LEVEL                             0xCA86	//51846 (HOST)
    #define HOST_SPARE2                                     0xCA88	//51848 (HOST)
    #define OCM_SPARE1                                      0xCA8A	//51850 (MCU)
    #define OCM_SPARE2                                      0xCA8C	//51852 (MCU)
    #define OCM_DPRX1_AUX_WIN1_START                        0xCA8E	//51854 (MCU)
    #define OCM_DPRX1_AUX_WIN1_LENGTH                       0xCA90	//51856 (MCU)
    #define OCM_DPRX1_AUX_WIN2_START                        0xCA92	//51858 (MCU)
    #define OCM_DPRX1_AUX_WIN2_LENGTH                       0xCA94	//51860 (MCU)
    #define OCM_DPRX1_AUX_WIN1_IRQ                          0xCA96	//51862 (MCU)
    #define OCM_DPRX1_AUX_WIN2_IRQ                          0xCA98	//51864 (MCU)
    #define OCM_DPRX1_AUX_WIN_IRQ_CTRL                      0xCA9A	//51866 (MCU)
    #define OCM_DPRX1_AUX_WIN_IRQ_STATUS                    0xCA9C	//51868 (MCU)
    #define OCM_DPRX2_AUX_WIN1_START                        0xCA9E	//51870 (MCU)
    #define OCM_DPRX2_AUX_WIN1_LENGTH                       0xCAA0	//51872 (MCU)
    #define OCM_DPRX2_AUX_WIN2_START                        0xCAA2	//51874 (MCU)
    #define OCM_DPRX2_AUX_WIN2_LENGTH                       0xCAA4	//51876 (MCU)
    #define OCM_DPRX2_AUX_WIN1_IRQ                          0xCAA6	//51878 (MCU)
    #define OCM_DPRX2_AUX_WIN2_IRQ                          0xCAA8	//51880 (MCU)
    #define OCM_DPRX2_AUX_WIN_IRQ_CTRL                      0xCAAA	//51882 (MCU)
    #define OCM_DPRX2_AUX_WIN_IRQ_STATUS                    0xCAAC	//51884 (MCU)
    #define I2C_MST_CTR                                     0xCAAE	//51886 (HOST)
    #define I2C_MST_DMA_CNTR                                0xCAB0	//51888 (HOST_SP)
    #define I2C_MST_CLK_SCALE                               0xCAB2	//51890 (HOST)
    #define I2C_MST_TXR_CTRL                                0xCAB4	//51892 (HOST_SP)
    #define I2C_MST_STATUS                                  0xCAB6	//51894 (HOST_SP)
    #define I2C2_MST_CTR                                    0xCAB8	//51896 (HOST)
    #define I2C2_MST_DMA_CNTR                               0xCABA	//51898 (HOST_SP)
    #define I2C2_MST_CLK_SCALE                              0xCABC	//51900 (HOST)
    #define I2C2_MST_TXR_CTRL                               0xCABE	//51902 (HOST_SP)
    #define I2C2_MST_STATUS                                 0xCAC0	//51904 (HOST_SP)
    #define DMA_REQUEST_CTRL                                0xCAC2	//51906 (HOST_SP)
    #define DMA_REQUEST_MSB_CTRL                            0xCAC4	//51908 (HOST_SP)
    #define TABLE_ACCESS_BRIDGE_CTRL1                       0xCAC6	//51910 (HOST)
    #define TABLE_ACCESS_BRIDGE_CTRL2                       0xCAC8	//51912 (HOST)
    #define TABLE_ACCESS_BRIDGE_STATUS                      0xCACA	//51914 (HOST_SP)
    #define WATCH_DOG_TIMER_CTRL                            0xCACC	//51916 (HOST)
    #define WATCH_DOG_TIMER_ADDR_hi                         0xCACE	//51918 (HOST_SP)
    #define WATCH_DOG_TIMER_ADDR_lo                         0xCAD0	//51920 (HOST_SP)
    #define SERIAL_SLAVE_CTRL                               0xCAD2	//51922 (HOST)
    #define SERIAL_SLAVE_STATUS                             0xCAD4	//51924 (HOST)
    #define SERIAL_SLAVE_DATA_RW                            0xCAD6	//51926 (HOST_SP)
    #define SERIAL_SLAVE_ADDR_CS_TO                         0xCAD8	//51928 (HOST)
    #define OCM_MISC_CTRL                                   0xCADA	//51930 (HOST)
    #define PBUS_TOC_STATUS                                 0xCADC	//51932 (HOST)
    #define BP0_CTRL                                        0xD7C0	//55232 (HOST)
    #define BP0_OCM_ADDR_hi                                 0xD7C2	//55234 (HOST)
    #define BP0_OCM_ADDR_lo                                 0xD7C4	//55236 (HOST)
    #define BP0_SUB_ADDR_hi                                 0xD7C6	//55238 (HOST)
    #define BP0_SUB_ADDR_lo                                 0xD7C8	//55240 (HOST)
    #define BP1_CTRL                                        0xD7CA	//55242 (HOST)
    #define BP1_OCM_ADDR_hi                                 0xD7CC	//55244 (HOST)
    #define BP1_OCM_ADDR_lo                                 0xD7CE	//55246 (HOST)
    #define BP1_SUB_ADDR_hi                                 0xD7D0	//55248 (HOST)
    #define BP1_SUB_ADDR_lo                                 0xD7D2	//55250 (HOST)
    #define BP2_CTRL                                        0xD7D4	//55252 (HOST)
    #define BP2_OCM_ADDR_hi                                 0xD7D6	//55254 (HOST)
    #define BP2_OCM_ADDR_lo                                 0xD7D8	//55256 (HOST)
    #define BP2_SUB_ADDR_hi                                 0xD7DA	//55258 (HOST)
    #define BP2_SUB_ADDR_lo                                 0xD7DC	//55260 (HOST)
    #define BP3_CTRL                                        0xD7DE	//55262 (HOST)
    #define BP3_OCM_ADDR_hi                                 0xD7E0	//55264 (HOST)
    #define BP3_OCM_ADDR_lo                                 0xD7E2	//55266 (HOST)
    #define BP3_SUB_ADDR_hi                                 0xD7E4	//55268 (HOST)
    #define BP3_SUB_ADDR_lo                                 0xD7E6	//55270 (HOST)
    #define OCM_SPARE                                       0xD7E8	//55272 (HOST)
    #define OCM_TEST_SPARE                                  0xD7EA	//55274 (HOST)
    #define LPM_MISSION_CONTROL                             0xC852	//51282 (HOST)
    #define LPM_MISSION_STATUS                              0xC854	//51284 (HOST)
    #define CLOCK_CONFIG1                                   0x8100	//33024 (CLKGEN)
    #define CLOCK_CONFIG2                                   0x8102	//33026 (CLKGEN)
    #define CLOCK_CONFIG3                                   0x8104	//33028 (CLKGEN)
    #define CLOCK_CONFIG4                                   0x8106	//33030 (CLKGEN)
    #define CLOCK_CONFIG5                                   0x8108	//33032 (CLKGEN)
    #define CLOCK_CONFIG6                                   0x810A	//33034 (CLKGEN)
    #define CLOCK_CONFIG7                                   0x810C	//33036 (CLKGEN)
    #define CLOCK_CONFIG8                                   0x810E	//33038 (CLKGEN)
    #define CLOCK_CONFIG9                                   0x8110	//33040 (CLKGEN)
    #define AUDO_CLKDIV0_CONFIG                             0x8112	//33042 (CLKGEN)
    #define AUDO_CLKDIV1_CONFIG                             0x8114	//33044 (CLKGEN)
    #define ICP1_CLK_CFG                                    0x8116	//33046 (CLKGEN)
    #define HDMI_CLK_CFG                                    0x8118	//33048 (CLKGEN)
    #define DVI_CLK_CFG                                     0x811A	//33050 (CLKGEN)
    #define OCM_TCLK_DIV                                    0x811C	//33052 (CLKGEN)
    #define AIP_CLK_CTRL                                    0x811E	//33054 (CLKGEN)
    #define DEC_CLK_CTRL2                                   0x8120	//33056 (CLKGEN)
    #define RPLL_CONFIG                                     0x8122	//33058 (CLKGEN)
    #define FS432_1_FREQ_CTRL0                              0x8124	//33060 (CLKGEN)
    #define FS432_1_FREQ_CTRL1                              0x8126	//33062 (CLKGEN)
    #define FS432_2_FREQ_CTRL0                              0x8128	//33064 (CLKGEN)
    #define FS432_2_FREQ_CTRL1                              0x812A	//33066 (CLKGEN)
    #define FS432_3_FREQ_CTRL0                              0x812C	//33068 (CLKGEN)
    #define FS432_3_FREQ_CTRL1                              0x812E	//33070 (CLKGEN)
    #define FS432_4_FREQ_CTRL0                              0x8130	//33072 (CLKGEN)
    #define FS432_4_FREQ_CTRL1                              0x8132	//33074 (CLKGEN)
    #define EXT_CLK_OUT_CTRL1                               0x8134	//33076 (CLKGEN)
    #define EXT_CLK_OUT_CTRL2                               0x8136	//33078 (CLKGEN)
    #define DFT_CLK_OUT_SEL                                 0x8138	//33080 (CLKGEN)
    #define CLOCK_INV1                                      0x813A	//33082 (CLKGEN)
    #define CLOCK_INV2                                      0x813C	//33084 (CLKGEN)
    #define CLOCK_INV3                                      0x813E	//33086 (CLKGEN)
    #define AUDIO_SOFT_PD                                   0x8140	//33088 (CLKGEN)
    #define MISC_FC_TEST1                                   0x8142	//33090 (CLKGEN)
    #define MISC_FC_TEST2                                   0x8144	//33092 (CLKGEN)
    #define PH_ADJ_DEC1                                     0x8146	//33094 (CLKGEN)
    #define PH_ADJ_DEC2                                     0x8148	//33096 (CLKGEN)
    #define ADC1_FINE_PHASE                                 0x814A	//33098 (CLKGEN)
    #define ADC2_FINE_PHASE                                 0x814C	//33100 (CLKGEN)
    #define AUDDS1_CONFIG                                   0x814E	//33102 (CLKGEN)
    #define AUDDS2_CONFIG                                   0x8150	//33104 (CLKGEN)
    #define AUDDS3_CONFIG                                   0x8152	//33106 (CLKGEN)
    #define VDDS1_CONFIG                                    0x8154	//33108 (CLKGEN)
    #define VDDS2_CONFIG                                    0x8156	//33110 (CLKGEN)
    #define TEST_CLK_SEL0                                   0x8158	//33112 (CLKGEN)
    #define TEST_CLK_SEL1                                   0x815A	//33114 (CLKGEN)
    #define TEST_CLK_SEL2                                   0x815C	//33116 (CLKGEN)
    #define SPARE_RCLKFORM                                  0x815E	//33118 (CLKGEN)
    #define SCAN_RPLL_CONFIG                                0x8168	//33128 (CLKGEN_SCAN)
    #define SCAN_FS432_1_FREQ_CTRL0                         0x816A	//33130 (CLKGEN_SCAN)
    #define SCAN_FS432_1_FREQ_CTRL1                         0x816C	//33132 (CLKGEN_SCAN)
    #define SCAN_FS432_2_FREQ_CTRL0                         0x816E	//33134 (CLKGEN_SCAN)
    #define SCAN_FS432_2_FREQ_CTRL1                         0x8170	//33136 (CLKGEN_SCAN)
    #define SCAN_FS432_3_FREQ_CTRL0                         0x8172	//33138 (CLKGEN_SCAN)
    #define SCAN_FS432_3_FREQ_CTRL1                         0x8174	//33140 (CLKGEN_SCAN)
    #define SCAN_FS432_4_FREQ_CTRL0                         0x8176	//33142 (CLKGEN_SCAN)
    #define SCAN_FS432_4_FREQ_CTRL1                         0x8178	//33144 (CLKGEN_SCAN)
    #define SCAN_SPARE                                      0x817A	//33146 (CLKGEN_SCAN)
    #define FC_PD_CTRL                                      0x8180	//33152 (C9CGSS_FC)
    #define DDS_TST_CTRL                                    0x8184	//33156 (C9CGSS_FC)
    #define CDDS1_FREQ                                      0x8188	//33160 (C9CGSS_FC)
    #define SDDS1_CONTROL                                   0x818C	//33164 (C9CGSS_FC)
    #define SDDS1_INI_FREQ                                  0x8190	//33168 (C9CGSS_FC)
    #define SDDS1_INIT                                      0x8194	//33172 (C9CGSS_FC)
    #define SDDS1_HTOTAL                                    0x8198	//33176 (C9CGSS_FC)
    #define SDDS1_FREQ_DELTA                                0x819C	//33180 (C9CGSS_FC)
    #define SDDS1_TRACK_ERR                                 0x81A0	//33184 (C9CGSS_FC)
    #define SDDS1_CUR_FREQ                                  0x81A4	//33188 (C9CGSS_FC)
    #define SDDS1_CUR_TRACK_ERR                             0x81A8	//33192 (C9CGSS_FC)
    #define DDDS1_CONTROL                                   0x81AC	//33196 (C9CGSS_FC)
    #define DDDS1_INIT                                      0x81B0	//33200 (C9CGSS_FC)
    #define DDDS1_INITIAL_FREQUENCY                         0x81B4	//33204 (C9CGSS_FC)
//    #define 31:24                                           0x0	//0 ()
    #define DDDS1_COMP_FRACTION                             0x81B8	//33208 (C9CGSS_FC)
    #define DDDS1_COMP_INTEGER                              0x81BC	//33212 (C9CGSS_FC)
    #define DDDS1_REF_LINE_VAL                              0x81C0	//33216 (C9CGSS_FC)
    #define DDDS1_FREQUENCY_DELTA_THRESH                    0x81C4	//33220 (C9CGSS_FC)
    #define DDDS1_TRACKING_ERR                              0x81C8	//33224 (C9CGSS_FC)
    #define DDDS1_ESM_CTRL                                  0x81CC	//33228 (C9CGSS_FC)
    #define DDDS1_CUR_FREQ                                  0x81D0	//33232 (C9CGSS_FC)
    #define DDDS1_CUR_TRACK_ERR                             0x81D4	//33236 (C9CGSS_FC)
    #define AVDDS1_CONTROL0                                 0x81D8	//33240 (C9CGSS_FC)
    #define AVDDS1_CONTROL1                                 0x81DC	//33244 (C9CGSS_FC)
    #define AVDDS1_INI_FREQ                                 0x81E0	//33248 (C9CGSS_FC)
    #define AVDDS1_INIT                                     0x81E4	//33252 (C9CGSS_FC)
    #define AVDDS1_MUL                                      0x81E8	//33256 (C9CGSS_FC)
    #define AVDDS1_DIV                                      0x81EC	//33260 (C9CGSS_FC)
    #define AVDDS1_ESM_CTRL                                 0x81F0	//33264 (C9CGSS_FC)
    #define AVDDS1_FREQ_DELTA                               0x81F4	//33268 (C9CGSS_FC)
    #define AVDDS1_TRACK_ERR                                0x81F8	//33272 (C9CGSS_FC)
    #define AVDDS1_CUR_FREQ                                 0x81FC	//33276 (C9CGSS_FC)
    #define AVDDS1_CUR_TRACK_ERR                            0x8200	//33280 (C9CGSS_FC)
    #define AVDDS2_CONTROL0                                 0x8204	//33284 (C9CGSS_FC)
    #define AVDDS2_CONTROL1                                 0x8208	//33288 (C9CGSS_FC)
    #define AVDDS2_INI_FREQ                                 0x820C	//33292 (C9CGSS_FC)
    #define AVDDS2_INIT                                     0x8210	//33296 (C9CGSS_FC)
    #define AVDDS2_MUL                                      0x8214	//33300 (C9CGSS_FC)
    #define AVDDS2_DIV                                      0x8218	//33304 (C9CGSS_FC)
    #define AVDDS2_ESM_CTRL                                 0x821C	//33308 (C9CGSS_FC)
    #define AVDDS2_FREQ_DELTA                               0x8220	//33312 (C9CGSS_FC)
    #define AVDDS2_TRACK_ERR                                0x8224	//33316 (C9CGSS_FC)
    #define AVDDS2_CUR_FREQ                                 0x8228	//33320 (C9CGSS_FC)
    #define AVDDS2_CUR_TRACK_ERR                            0x822C	//33324 (C9CGSS_FC)
    #define AVDDS3_CONTROL0                                 0x8230	//33328 (C9CGSS_FC)
    #define AVDDS3_CONTROL1                                 0x8234	//33332 (C9CGSS_FC)
    #define AVDDS3_INI_FREQ                                 0x8238	//33336 (C9CGSS_FC)
    #define AVDDS3_INIT                                     0x823C	//33340 (C9CGSS_FC)
    #define AVDDS3_MUL                                      0x8240	//33344 (C9CGSS_FC)
    #define AVDDS3_DIV                                      0x8244	//33348 (C9CGSS_FC)
    #define AVDDS3_ESM_CTRL                                 0x8248	//33352 (C9CGSS_FC)
    #define AVDDS3_FREQ_DELTA                               0x824C	//33356 (C9CGSS_FC)
    #define AVDDS3_TRACK_ERR                                0x8250	//33360 (C9CGSS_FC)
    #define AVDDS3_CUR_FREQ                                 0x8254	//33364 (C9CGSS_FC)
    #define AVDDS3_CUR_TRACK_ERR                            0x8258	//33368 (C9CGSS_FC)
    #define AVDDS4_CONTROL0                                 0x825C	//33372 (C9CGSS_FC)
    #define AVDDS4_CONTROL1                                 0x8260	//33376 (C9CGSS_FC)
    #define AVDDS4_INI_FREQ                                 0x8264	//33380 (C9CGSS_FC)
    #define AVDDS4_INIT                                     0x8268	//33384 (C9CGSS_FC)
    #define AVDDS4_MUL                                      0x826C	//33388 (C9CGSS_FC)
    #define AVDDS4_DIV                                      0x8270	//33392 (C9CGSS_FC)
    #define AVDDS4_ESM_CTRL                                 0x8274	//33396 (C9CGSS_FC)
    #define AVDDS4_FREQ_DELTA                               0x8278	//33400 (C9CGSS_FC)
    #define AVDDS4_TRACK_ERR                                0x827C	//33404 (C9CGSS_FC)
    #define AVDDS4_CUR_FREQ                                 0x8280	//33408 (C9CGSS_FC)
    #define AVDDS4_CUR_TRACK_ERR                            0x8284	//33412 (C9CGSS_FC)
    #define AVDDS5_CONTROL0                                 0x8288	//33416 (C9CGSS_FC)
    #define AVDDS5_CONTROL1                                 0x828C	//33420 (C9CGSS_FC)
    #define AVDDS5_INI_FREQ                                 0x8290	//33424 (C9CGSS_FC)
    #define AVDDS5_INIT                                     0x8294	//33428 (C9CGSS_FC)
    #define AVDDS5_MUL                                      0x8298	//33432 (C9CGSS_FC)
    #define AVDDS5_DIV                                      0x829C	//33436 (C9CGSS_FC)
    #define AVDDS5_ESM_CTRL                                 0x82A0	//33440 (C9CGSS_FC)
    #define AVDDS5_FREQ_DELTA                               0x82A4	//33444 (C9CGSS_FC)
    #define AVDDS5_TRACK_ERR                                0x82A8	//33448 (C9CGSS_FC)
    #define AVDDS5_CUR_FREQ                                 0x82AC	//33452 (C9CGSS_FC)
    #define AVDDS5_CUR_TRACK_ERR                            0x82B0	//33456 (C9CGSS_FC)
    #define CDDS2_FREQ                                      0x82B4	//33460 (C9CGSS_FC)
    #define CTL_EN                                          0x82D0	//33488 (CKG_DDR)
    #define CTL_PLL_DDR_FREQ                                0x82D4	//33492 (CKG_DDR)
    #define CTL_PLL_DDR_SSC                                 0x82D8	//33496 (CKG_DDR)
    #define STATUS_PLL_DDR                                  0x82DC	//33500 (CKG_DDR)
    #define CTL_OBS_MUX                                     0x82E0	//33504 (CKG_DDR)
    #define CTL_TST_JE                                      0x82E4	//33508 (CKG_DDR)
    #define CTL_TST_PATT                                    0x82E8	//33512 (CKG_DDR)
    #define CTL_TST_THRES                                   0x82EC	//33516 (CKG_DDR)
    #define CTL_TST_OUT_SEL                                 0x82F0	//33520 (CKG_DDR)
    #define JITTER_TST_OUT                                  0x82F4	//33524 (CKG_DDR)
    #define JITTER_BIST_TST_PLL_BIST_CTRL                   0x85A0	//34208 ()
    #define JITTER_BIST_TST_SEL_JITTER_PATTERN              0x85A4	//34212 ()
    #define JITTER_BIST_JITTER_CPT_PATTERN                  0x85A8	//34216 ()
    #define JITTER_BIST_                                    0x85AC	//34220 ()
    #define JITTER_BIST_JITTER_BEAT_COUNTER                 0x85B0	//34224 ()
    #define JITTER_BIST_JITTER_BEAT_EDGE                    0x85B4	//34228 (ATHENA_FC_BIST)
    #define FREQ_BIST_CTRL                                  0x85B8	//34232 (ATHENA_FC_BIST)
    #define FREQ_BIST_CFG                                   0x85BC	//34236 (ATHENA_FC_BIST)
    #define FREQ_BIST_STATUS                                0x85C0	//34240 (ATHENA_FC_BIST)
    #define OBSCOUNT_MASTER_CFG                             0x85C4	//34244 (ATHENA_FC_BIST)
    #define OBSCOUNT_CMD                                    0x85C8	//34248 (ATHENA_FC_BIST)
    #define OBSCOUNT_STATUS                                 0x85CC	//34252 (ATHENA_FC_BIST)
    #define OBSCOUNT_SLAVE_STATUS                           0x85D0	//34256 (ATHENA_FC_BIST)
    #define OBSMUX_REF_CLK_CFG                              0x85D4	//34260 (ATHENA_FC_BIST)
    #define OBSMUX_OUT_CLK_CFG                              0x85D8	//34264 (ATHENA_FC_BIST)
    #define DPTX_CTL_EN                                     0x9B50	//39760 (CKG_DPTX)
    #define DPTX_CTL_PLL_FREQ                               0x9B54	//39764 (CKG_DPTX)
    #define DPTX_CTL_PLL_SSC                                0x9B58	//39768 (CKG_DPTX)
    #define DPTX_PLL_STATUS                                 0x9B5C	//39772 (CKG_DPTX)
    #define DPTX_CTL_OBS_MUX                                0x9B60	//39776 (CKG_DPTX)
    #define DPTX_CTL_TST_JE                                 0x9B64	//39780 (CKG_DPTX)
    #define DPTX_CTL_TST_PATT                               0x9B68	//39784 (CKG_DPTX)
    #define DPTX_CTL_TST_THRES                              0x9B6C	//39788 (CKG_DPTX)
    #define DPTX_CTL_TST_OUT_SEL                            0x9B70	//39792 (CKG_DPTX)
    #define DPTX_JITTER_TST_OUT                             0x9B74	//39796 (CKG_DPTX)
    #define LPM_MICRO_CONTROL                               0xDC30	//56368 (LPM)
    #define LPM_MICRO_STATUS                                0xDC32	//56370 (LPM)
    #define LPM_IRQ_CONTROL                                 0xDC34	//56372 (LPM)
    #define LPM_IRQ_STATUS                                  0xDC36	//56374 (LPM)
    #define LPM_MICRO_MAIL_OUT                              0xDC38	//56376 (LPM)
    #define LPM_MICRO_MAIL_IN                               0xDC3A	//56378 (LPM)
    #define LPM_MICRO_CONTROL_OUT                           0xDC3C	//56380 (LPM)
    #define LPM_MICRO_CONTROL_IN                            0xDC3E	//56382 (LPM)
    #define MISSION_MICRO_MAIL_OUT                          0xDC40	//56384 (HOST)
    #define MISSION_MICRO_MAIL_IN                           0xDC42	//56386 (HOST)
    #define MISSION_MICRO_CONTROL_OUT                       0xDC44	//56388 (HOST)
    #define MISSION_MICRO_CONTROL_IN                        0xDC46	//56390 (HOST)
    #define LPM_TCLK_TIMER_CTRL                             0xDC48	//56392 (LPM)
    #define LPM_TCLK_TIMER_INCR                             0xDC4A	//56394 (LPM)
    #define LPM_TCLK_TIMER_THRESH_hi                        0xDC4C	//56396 (LPM)
    #define LPM_TCLK_TIMER_THRESH_lo                        0xDC4E	//56398 (LPM)
    #define LPM_TCLK_TIMER_VALUE_hi                         0xDC50	//56400 (LPM)
    #define LPM_TCLK_TIMER_VALUE_lo                         0xDC52	//56402 (LPM)
    #define LPM_TCLK_TIMER_STATUS                           0xDC54	//56404 (LPM)
    #define LPM_RST_SKEW                                    0xDC56	//56406 (LPM_C)
    #define MISSION_RST_SKEW                                0xDC58	//56408 (MFP)
    #define LPM_ID                                          0xDC5A	//56410 (LPM_C)
    #define LPM_GPADC_CTRL                                  0xDC5C	//56412 (LPM_C)
    #define LPM_GPADC_RESULT                                0xDC5E	//56414 (LPM_C)
    #define LPM_GPADC_GPIO_CONTROL                          0xDC60	//56416 (LPM_C)
    #define LPM_GPADC_GPOUTPUT                              0xDC62	//56418 (LPM_C)
    #define LPM_GPADC_GPINPUT                               0xDC64	//56420 (LPM_C)
    #define CEC_CLK_DIV                                     0xDC66	//56422 (LPM_C)
    #define CEC_CTRL                                        0xDC68	//56424 (LPM_C)
    #define CEC_IRQ_CTRL                                    0xDC6A	//56426 (LPM_C)
    #define CEC_STATUS                                      0xDC6C	//56428 (LPM_C)
    #define CEC_EXT_STATUS                                  0xDC6E	//56430 (LPM_C)
    #define CEC_TX_CTRL                                     0xDC70	//56432 (LPM_C)
    #define CEC_FREE_TIME_THRESH                            0xDC72	//56434 (LPM_C)
    #define CEC_BIT_TOUT_THRESH                             0xDC74	//56436 (LPM_C)
    #define CEC_BIT_PULSE_THRESH                            0xDC76	//56438 (LPM_C)
    #define CEC_DATA                                        0xDC78	//56440 (LPM_C)
    #define LPM_GPIO_ENABLE1                                0xDC7A	//56442 (LPM_C)
    #define LPM_GPIO_ENABLE2                                0xDC7C	//56444 (LPM_C)
    #define LPM_GPIO_DIRCTRL1                               0xDC7E	//56446 (LPM_C)
    #define LPM_GPIO_DIRCTRL2                               0xDC80	//56448 (LPM_C)
    #define LPM_GPIO_OD_EN_0                                0xDC82	//56450 (LPM_C)
    #define LPM_GPIO_OD_EN_1                                0xDC84	//56452 (LPM_C)
    #define LPM_GPINPUT_0                                   0xDC86	//56454 (LPM_C)
    #define LPM_GPINPUT_1                                   0xDC88	//56456 (LPM_C)
    #define LPM_GPOUTPUT_0                                  0xDC8A	//56458 (LPM_C)
    #define LPM_GPOUTPUT_1                                  0xDC8C	//56460 (LPM_C)
    #define LPM_PD_CONTROL                                  0xDC8E	//56462 (LPM_C)
    #define LPM_CLOCK_CTRL                                  0xDC90	//56464 (LPM_C)
    #define LPM_RCOSC                                       0xDC92	//56466 (LPM_C)
    #define LPM_SPARE1                                      0xDC94	//56468 (LPM_C)
    #define LPM_L_SPARE                                     0xDC96	//56470 (LPM_C)
    #define LPM_SPARE2                                      0xDC98	//56472 (LPM_C)
    #define LPM_I2C_MST_CTR                                 0xDC9A	//56474 (LPM_C)
    #define LPM_I2C_MST_RSVD                                0xDC9C	//56476 (LPM_C)
    #define LPM_I2C_MST_CLK_SCALE                           0xDC9E	//56478 (LPM_C)
    #define LPM_I2C_MST_TXR_CTRL                            0xDCA0	//56480 (LPM_C)
    #define LPM_I2C_MST_STATUS                              0xDCA2	//56482 (LPM_C)
    #define LPM_MIS_CSM_IMASK                               0xDCA4	//56484 (LPM_C)
    #define LPM_MIS_CSM_ISTATUS                             0xDCA6	//56486 (LPM_C)
    #define LPM_COMP1_WR                                    0xDCA8	//56488 (LPM_C)
    #define LPM_COMP1_RD                                    0xDCAA	//56490 (LPM_C)
    #define LPM_OCM_SW_WDT_VAL                              0xDA00	//55808 (LPM)
    //      Reserved                                        0xDA02
    #define LPM_OCM_SW_WDT_TRIG                             0xDA04	//55812 (LPM)
    #define LPM_OCM_SW_WDT_CTRL                             0xDA06	//55814 (LPM)
    #define LPM_OCM_SW_WDT_STATUS                           0xDA08	//55816 (LPM)
    #define LPM_MIS_DATA_OUT_0                              0xDA0A	//55818 (LPM)
    #define LPM_MIS_DATA_OUT_1                              0xDA0C	//55820 (LPM)
    #define LPM_MIS_DATA_OUT_2                              0xDA0E	//55822 (LPM)
    #define LPM_MIS_DATA_OUT_3                              0xDA10	//55824 (LPM)
    #define LPM_MIS_DATA_OUT_4                              0xDA12	//55826 (LPM)
    #define LPM_MIS_DATA_OUT_5                              0xDA14	//55828 (LPM)
    #define LPM_MIS_DATA_OUT_6                              0xDA16	//55830 (LPM)
    #define LPM_MIS_DATA_OUT_7                              0xDA18	//55832 (LPM)
    #define LPM_MIS_DATA_OUT_8                              0xDA1A	//55834 (LPM)
    #define LPM_MIS_DATA_OUT_9                              0xDA1C	//55836 (LPM)
    #define LPM_MIS_DATA_OUT_10                             0xDA1E	//55838 (LPM)
    #define LPM_MIS_DATA_OUT_11                             0xDA20	//55840 (LPM)
    #define LPM_MIS_DATA_OUT_12                             0xDA22	//55842 (LPM)
    #define LPM_MIS_DATA_OUT_13                             0xDA24	//55844 (LPM)
    #define LPM_MIS_DATA_OUT_14                             0xDA26	//55846 (LPM)
    #define LPM_MIS_DATA_OUT_15                             0xDA28	//55848 (LPM)
    #define LPM_MIS_DATA_OUT_16                             0xDA2A	//55850 (LPM)
    #define LPM_MIS_DATA_OUT_17                             0xDA2C	//55852 (LPM)
    #define LPM_MIS_DATA_OUT_18                             0xDA2E	//55854 (LPM)
    #define LPM_MIS_DATA_OUT_19                             0xDA30	//55856 (LPM)
    #define LPM_MIS_DATA_OUT_20                             0xDA32	//55858 (LPM)
    #define LPM_MIS_DATA_OUT_21                             0xDA34	//55860 (LPM)
    #define LPM_MIS_DATA_OUT_22                             0xDA36	//55862 (LPM)
    #define LPM_MIS_DATA_OUT_23                             0xDA38	//55864 (LPM)
    #define LPM_MIS_DATA_IN_0                               0xDA3A	//55866 (LPM)
    #define LPM_MIS_DATA_IN_1                               0xDA3C	//55868 (LPM)
    #define LPM_MIS_DATA_IN_2                               0xDA3E	//55870 (LPM)
    #define LPM_MIS_DATA_IN_3                               0xDA40	//55872 (LPM)
    #define LPM_MIS_DATA_IN_4                               0xDA42	//55874 (LPM)
    #define LPM_MIS_DATA_IN_5                               0xDA44	//55876 (LPM)
    #define LPM_MIS_DATA_IN_6                               0xDA46	//55878 (LPM)
    #define LPM_MIS_DATA_IN_7                               0xDA48	//55880 (LPM)
    #define LPM_MIS_DATA_IN_8                               0xDA4A	//55882 (LPM)
    #define LPM_MIS_DATA_IN_9                               0xDA4C	//55884 (LPM)
    #define LPM_MIS_DATA_IN_10                              0xDA4E	//55886 (LPM)
    #define LPM_MIS_DATA_IN_11                              0xDA50	//55888 (LPM)
    #define LPM_MIS_DATA_IN_12                              0xDA52	//55890 (LPM)
    #define LPM_MIS_DATA_IN_13                              0xDA54	//55892 (LPM)
    #define LPM_MIS_DATA_IN_14                              0xDA56	//55894 (LPM)
    #define LPM_MIS_DATA_IN_15                              0xDA58	//55896 (LPM)
    #define LPM_MIS_DATA_IN_16                              0xDA5A	//55898 (LPM)
    #define LPM_MIS_DATA_IN_17                              0xDA5C	//55900 (LPM)
    #define LPM_MIS_DATA_IN_18                              0xDA5E	//55902 (LPM)
    #define LPM_MIS_DATA_IN_19                              0xDA60	//55904 (LPM)
    #define LPM_MIS_DATA_IN_20                              0xDA62	//55906 (LPM)
    #define LPM_MIS_DATA_IN_21                              0xDA64	//55908 (LPM)
    #define LPM_MIS_DATA_IN_22                              0xDA66	//55910 (LPM)
    #define LPM_MIS_DATA_IN_23                              0xDA68	//55912 (LPM)
    #define LPM_PBUS_MSTR_CTRL_0                            0xDA6A	//55914 (LPM)
    #define LPM_PBUS_MSTR_CTRL_1                            0xDA6C	//55916 (LPM)
    #define LPM_PBUS_TOC_STATUS                             0xDA6E	//55918 (LPM)
    #define IR_CONFIG                                       0xFBE0	//64480 ()
    #define IR_STATUS_RECCNTR                               0xFBE2	//64482 ()
    #define IR_STATUS_DATA                                  0xFBE4	//64484 ()
    #define IR_TIMEBASE_MEASURESTEP                         0xFBE6	//64486 ()
    #define IR_CARRIER_PULSE_MIN_STRETCH                    0xFBE8	//64488 ()
    #define IR_START_PULSE_CMD_END                          0xFBEA	//64490 ()
    #define IR_RECS80                                       0xFBEC	//64492 ()
    #define IR_BitRec_CNTR_RC5_DATA                         0xFBEE	//64494 ()
    #define LPM_AUTOWAKE_CTRL                               0x9D00	//40192 (LPM_P)
    #define LPM_AUTOWAKE_STATUS                             0x9D02	//40194 (LPM_P)
    #define LPM_AUTOWAKE_RAW                                0x9D04	//40196 (LPM_P)
    #define LPM_CSM_I2C_MUX_CTRL                            0x9D06	//40198 (LPM_P)
    #define LPM_CSM_HPD_OUT_CTRL                            0x9D08	//40200 (LPM_P)
    #define LPM_CSM_HPD_PD_IN_CTRL                          0x9D0A	//40202 (LPM_P)
    #define LPM_CSM_HPD_PD_IN_TRIG                          0x9D0C	//40204 (LPM_P)
    #define LPM_CSM_HPD_PD_IN_STATUS                        0x9D0E	//40206 (LPM_P)
    #define I2C_SLAVE1_CTRL1                                0x9D10	//40208 (LPM_P)
    #define I2C_SLAVE1_CTRL2                                0x9D12	//40210 (LPM_P)
    #define I2C_SLAVE1_STATUS                               0x9D14	//40212 (LPM_P)
    #define I2C_SLAVE1_CLOCK_STATUS                         0x9D16	//40214 (LPM_P)
    #define I2C_SLAVE1_DATA                                 0x9D18	//40216 (LPM_P)
    #define I2C_SLAVE1_RX_DEV_ID                            0x9D1A	//40218 (LPM_P)
    #define I2C_SLAVE1_CTRL3                                0x9D1C	//40220 (LPM_P)
    #define I2C_SLAVE1_STATUS2                              0x9D1E	//40222 (LPM_P)
    #define I2C_SLAVE1_SCL_HOLD                             0x9D20	//40224 (LPM_P)
    #define I2C_SLAVE1_ADDR_TBL0                            0x9D22	//40226 (LPM_P)
    #define I2C_SLAVE1_ADDR_TBL1                            0x9D24	//40228 (LPM_P)
    #define I2C_SLAVE1_ADDR_TBL2                            0x9D26	//40230 (LPM_P)
    #define I2C_SLAVE1_ADDR_TBL3                            0x9D28	//40232 (LPM_P)
    #define I2C_SLAVE2_CTRL1                                0x9D2A	//40234 (LPM_P)
    #define I2C_SLAVE2_CTRL2                                0x9D2C	//40236 (LPM_P)
    #define I2C_SLAVE2_STATUS                               0x9D2E	//40238 (LPM_P)
    #define I2C_SLAVE2_CLOCK_STATUS                         0x9D30	//40240 (LPM_P)
    #define I2C_SLAVE2_DATA                                 0x9D32	//40242 (LPM_P)
    #define I2C_SLAVE2_RX_DEV_ID                            0x9D34	//40244 (LPM_P)
    #define I2C_SLAVE2_CTRL3                                0x9D36	//40246 (LPM_P)
    #define I2C_SLAVE2_STATUS2                              0x9D38	//40248 (LPM_P)
    #define I2C_SLAVE2_SCL_HOLD                             0x9D3A	//40250 (LPM_P)
    #define I2C_SLAVE2_ADDR_TBL0                            0x9D3C	//40252 (LPM_P)
    #define I2C_SLAVE2_ADDR_TBL1                            0x9D3E	//40254 (LPM_P)
    #define I2C_SLAVE2_ADDR_TBL2                            0x9D40	//40256 (LPM_P)
    #define I2C_SLAVE2_ADDR_TBL3                            0x9D42	//40258 (LPM_P)
    #define I2C_SLAVE3_CTRL1                                0x9D44	//40260 (LPM_P)
    #define I2C_SLAVE3_CTRL2                                0x9D46	//40262 (LPM_P)
    #define I2C_SLAVE3_STATUS                               0x9D48	//40264 (LPM_P)
    #define I2C_SLAVE3_CLOCK_STATUS                         0x9D4A	//40266 (LPM_P)
    #define I2C_SLAVE3_DATA                                 0x9D4C	//40268 (LPM_P)
    #define I2C_SLAVE3_RX_DEV_ID                            0x9D4E	//40270 (LPM_P)
    #define I2C_SLAVE3_CTRL3                                0x9D50	//40272 (LPM_P)
    #define I2C_SLAVE3_STATUS2                              0x9D52	//40274 (LPM_P)
    #define I2C_SLAVE3_SCL_HOLD                             0x9D54	//40276 (LPM_P)
    #define I2C_SLAVE3_ADDR_TBL0                            0x9D56	//40278 (LPM_P)
    #define I2C_SLAVE3_ADDR_TBL1                            0x9D58	//40280 (LPM_P)
    #define I2C_SLAVE3_ADDR_TBL2                            0x9D5A	//40282 (LPM_P)
    #define I2C_SLAVE3_ADDR_TBL3                            0x9D5C	//40284 (LPM_P)
    #define I2C_SLAVE4_CTRL1                                0x9D5E	//40286 (LPM_P)
    #define I2C_SLAVE4_CTRL2                                0x9D60	//40288 (LPM_P)
    #define I2C_SLAVE4_STATUS                               0x9D62	//40290 (LPM_P)
    #define I2C_SLAVE4_CLOCK_STATUS                         0x9D64	//40292 (LPM_P)
    #define I2C_SLAVE4_DATA                                 0x9D66	//40294 (LPM_P)
    #define I2C_SLAVE4_RX_DEV_ID                            0x9D68	//40296 (LPM_P)
    #define I2C_SLAVE4_CTRL3                                0x9D6A	//40298 (LPM_P)
    #define I2C_SLAVE4_STATUS2                              0x9D6C	//40300 (LPM_P)
    #define I2C_SLAVE4_SCL_HOLD                             0x9D6E	//40302 (LPM_P)
    #define I2C_SLAVE4_ADDR_TBL0                            0x9D70	//40304 (LPM_P)
    #define I2C_SLAVE4_ADDR_TBL1                            0x9D72	//40306 (LPM_P)
    #define I2C_SLAVE4_ADDR_TBL2                            0x9D74	//40308 (LPM_P)
    #define I2C_SLAVE4_ADDR_TBL3                            0x9D76	//40310 (LPM_P)
    #define CPHY_TMDSCK_DET_CTRL                            0x9D78	//40312 (LPM_P)
    #define CPHY_TMDSCK_DET_RESULT                          0x9D7A	//40314 (LPM_P)
    #define LPM_AFE_CTRL                                    0x9D7C	//40316 (LPM_P)
    #define LPM_ASYNC_CLK_CTRL                              0x9D7E	//40318 (LPM_P)
    #define LPM_ASYNC_DET_CTRL                              0x9D80	//40320 (LPM_P)
    #define LPM_CSYNC_INT_TH                                0x9D82	//40322 (LPM_P)
    #define LPM_ASYNC_COUNT_RESULT                          0x9D84	//40324 (LPM_P)
    #define LPM_ASDET0_COUNT_MIN                            0x9D86	//40326 (LPM_P)
    #define LPM_ASDET1_COUNT_MIN                            0x9D88	//40328 (LPM_P)
    #define LPM_ASDET2_COUNT_MIN                            0x9D8A	//40330 (LPM_P)
    #define LPM_ASDET3_COUNT_MIN                            0x9D8C	//40332 (LPM_P)
    #define LPM_ASDET0_COUNT_MAX                            0x9D8E	//40334 (LPM_P)
    #define LPM_ASDET1_COUNT_MAX                            0x9D90	//40336 (LPM_P)
    #define LPM_ASDET2_COUNT_MAX                            0x9D92	//40338 (LPM_P)
    #define LPM_ASDET3_COUNT_MAX                            0x9D94	//40340 (LPM_P)
    #define LPM_ASDET0_SUCCESS_COUNT                        0x9D96	//40342 (LPM_P)
    #define LPM_ASDET1_SUCCESS_COUNT                        0x9D98	//40344 (LPM_P)
    #define LPM_ASDET2_SUCCESS_COUNT                        0x9D9A	//40346 (LPM_P)
    #define LPM_ASDET3_SUCCESS_COUNT                        0x9D9C	//40348 (LPM_P)
    #define LPM_COMBO0_CONTROL                              0x9DA8	//40360 (LPM_P)
    #define LPM_COMBO1_CONTROL                              0x9DAA	//40362 (LPM_P)
    #define LPM_COMBO2_CONTROL                              0x9DAC	//40364 (LPM_P)
    #define ST_RAMBIST_LPM_CMD                              0x9DB0	//40368 (ST_RAMBIST_LPM)
    #define ST_RAMBIST_LPM_OTP_BEND                         0x9DB4	//40372 (ST_RAMBIST_LPM)
    #define ST_RAMBIST_LPM_OTP_BBAD                         0x9DB8	//40376 (ST_RAMBIST_LPM)
    #define LPM_C0_AUX_CONTROL                              0x9DC0	//40384 (LPM_AUX1)
    #define LPM_C0_AUX_IRQ_CTRL                             0x9DC4	//40388 (LPM_AUX1)
    #define LPM_C0_AUX_IRQ_STATUS                           0x9DC8	//40392 (LPM_AUX1)
    #define LPM_C0_AUX_STROBE                               0x9DCC	//40396 (LPM_AUX1)
    #define LPM_C0_AUX2I2C_RESET                            0x9DD0	//40400 (LPM_AUX1)
    #define LPM_C0_AUX2I2C_STATUS                           0x9DD4	//40404 (LPM_AUX1)
    #define LPM_C0_AUX2I2C_CTRL                             0x9DD8	//40408 (LPM_AUX1)
    #define LPM_C0_AUX2I2C_ADDR                             0x9DDC	//40412 (LPM_AUX1)
    #define LPM_C0_AUX2I2C_CLK_SCALE                        0x9DE0	//40416 (LPM_AUX1)
    #define LPM_C0_AUX2OCM_REQ                              0x9DE4	//40420 (LPM_AUX1)
    #define LPM_C0_AUX2OCM_REQ_ADDR                         0x9DE8	//40424 (LPM_AUX1)
    #define LPM_C0_OCM2AUX_BUS_ADDR                         0x9DEC	//40428 (LPM_AUX1)
    #define LPM_C0_OCM2AUX_BUS_WR_DATA                      0x9DF0	//40432 (LPM_AUX1)
    #define LPM_C0_OCM2AUX_BUS_RD_DATA                      0x9DF4	//40436 (LPM_AUX1)
    #define LPM_C0_AUX2OCM_RPLY_COMM                        0x9DF8	//40440 (LPM_AUX1)
    #define LPM_C0_AUX_FLOAT_DPCD_ZONE_ADDR1                0x9DFC	//40444 (LPM_AUX1)
    #define LPM_C0_AUX_FLOAT_DPCD_ZONE_ADDR2                0x9E00	//40448 (LPM_AUX1)
    #define LPM_C0_AUX_FLOAT_DPCD_ZONE_ADDR3                0x9E04	//40452 (LPM_AUX1)
    #define LPM_C0_AUX_FLOAT_DPCD_ZONE_ADDR4                0x9E08	//40456 (LPM_AUX1)
    #define LPM_C0_AUX_GUID_CTRL                            0x9E0C	//40460 (LPM_AUX1)
    #define LPM_C0_AUX_MSG_WIN_CTRL                         0x9E10	//40464 (LPM_AUX1)
    #define LPM_C0_AUX_MSG_WIN1_ADDR                        0x9E14	//40468 (LPM_AUX1)
    #define LPM_C0_AUX_MSG_WIN2_ADDR                        0x9E18	//40472 (LPM_AUX1)
    #define LPM_C2_AUX_CONTROL                              0x9E50	//40528 (LPM_AUX2)
    #define LPM_C2_AUX_IRQ_CTRL                             0x9E54	//40532 (LPM_AUX2)
    #define LPM_C2_AUX_IRQ_STATUS                           0x9E58	//40536 (LPM_AUX2)
    #define LPM_C2_AUX_STROBE                               0x9E5C	//40540 (LPM_AUX2)
    #define LPM_C2_AUX2I2C_RESET                            0x9E60	//40544 (LPM_AUX2)
    #define LPM_C2_AUX2I2C_STATUS                           0x9E64	//40548 (LPM_AUX2)
    #define LPM_C2_AUX2I2C_CTRL                             0x9E68	//40552 (LPM_AUX2)
    #define LPM_C2_AUX2I2C_ADDR                             0x9E6C	//40556 (LPM_AUX2)
    #define LPM_C2_AUX2I2C_CLK_SCALE                        0x9E70	//40560 (LPM_AUX2)
    #define LPM_C2_AUX2OCM_REQ                              0x9E74	//40564 (LPM_AUX2)
    #define LPM_C2_AUX2OCM_REQ_ADDR                         0x9E78	//40568 (LPM_AUX2)
    #define LPM_C2_OCM2AUX_BUS_ADDR                         0x9E7C	//40572 (LPM_AUX2)
    #define LPM_C2_OCM2AUX_BUS_WR_DATA                      0x9E80	//40576 (LPM_AUX2)
    #define LPM_C2_OCM2AUX_BUS_RD_DATA                      0x9E84	//40580 (LPM_AUX2)
    #define LPM_C2_AUX2OCM_RPLY_COMM                        0x9E88	//40584 (LPM_AUX2)
    #define LPM_C2_AUX_FLOAT_DPCD_ZONE_ADDR1                0x9E8C	//40588 (LPM_AUX2)
    #define LPM_C2_AUX_FLOAT_DPCD_ZONE_ADDR2                0x9E90	//40592 (LPM_AUX2)
    #define LPM_C2_AUX_FLOAT_DPCD_ZONE_ADDR3                0x9E94	//40596 (LPM_AUX2)
    #define LPM_C2_AUX_FLOAT_DPCD_ZONE_ADDR4                0x9E98	//40600 (LPM_AUX2)
    #define LPM_C2_AUX_GUID_CTRL                            0x9E9C	//40604 (LPM_AUX2)
    #define LPM_C2_AUX_MSG_WIN_CTRL                         0x9EA0	//40608 (LPM_AUX2)
    #define LPM_C2_AUX_MSG_WIN1_ADDR                        0x9EA4	//40612 (LPM_AUX2)
    #define LPM_C2_AUX_MSG_WIN2_ADDR                        0x9EA8	//40616 (LPM_AUX2)
    #define MISSION_LPM_DATA_OUT_0                          0xBD80	//48512 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_1                          0xBD82	//48514 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_2                          0xBD84	//48516 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_3                          0xBD86	//48518 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_4                          0xBD88	//48520 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_5                          0xBD8A	//48522 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_6                          0xBD8C	//48524 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_7                          0xBD8E	//48526 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_8                          0xBD90	//48528 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_9                          0xBD92	//48530 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_10                         0xBD94	//48532 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_11                         0xBD96	//48534 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_12                         0xBD98	//48536 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_13                         0xBD9A	//48538 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_14                         0xBD9C	//48540 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_15                         0xBD9E	//48542 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_16                         0xBDA0	//48544 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_17                         0xBDA2	//48546 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_18                         0xBDA4	//48548 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_19                         0xBDA6	//48550 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_20                         0xBDA8	//48552 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_21                         0xBDAA	//48554 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_22                         0xBDAC	//48556 (LPM_HOST)
    #define MISSION_LPM_DATA_OUT_23                         0xBDAE	//48558 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_0                           0xBDB0	//48560 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_1                           0xBDB2	//48562 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_2                           0xBDB4	//48564 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_3                           0xBDB6	//48566 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_4                           0xBDB8	//48568 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_5                           0xBDBA	//48570 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_6                           0xBDBC	//48572 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_7                           0xBDBE	//48574 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_8                           0xBDC0	//48576 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_9                           0xBDC2	//48578 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_10                          0xBDC4	//48580 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_11                          0xBDC6	//48582 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_12                          0xBDC8	//48584 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_13                          0xBDCA	//48586 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_14                          0xBDCC	//48588 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_15                          0xBDCE	//48590 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_16                          0xBDD0	//48592 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_17                          0xBDD2	//48594 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_18                          0xBDD4	//48596 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_19                          0xBDD6	//48598 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_20                          0xBDD8	//48600 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_21                          0xBDDA	//48602 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_22                          0xBDDC	//48604 (LPM_HOST)
    #define MISSION_LPM_DATA_IN_23                          0xBDDE	//48606 (LPM_HOST)
    #define CPHY0_AUX_PHY_CTRL                              0x8300	//33536 (CPHY0_PHYA)
    #define CPHY0_PHY_CTRL                                  0x830C	//33548 (CPHY0_PHYA)
    #define CPHY0_L0_CTRL_0                                 0x8310	//33552 (CPHY0_PHYA)
    #define CPHY0_L0_CTRL_4                                 0x8314	//33556 (CPHY0_PHYA)
    #define CPHY0_L0_CPTRIM                                 0x8318	//33560 (CPHY0_PHYA)
    #define CPHY0_L1_CTRL_0                                 0x831C	//33564 (CPHY0_PHYA)
    #define CPHY0_L1_CTRL_4                                 0x8320	//33568 (CPHY0_PHYA)
    #define CPHY0_L1_CPTRIM                                 0x8324	//33572 (CPHY0_PHYA)
    #define CPHY0_L2_CTRL_0                                 0x8328	//33576 (CPHY0_PHYA)
    #define CPHY0_L2_CTRL_4                                 0x832C	//33580 (CPHY0_PHYA)
    #define CPHY0_L2_CPTRIM                                 0x8330	//33584 (CPHY0_PHYA)
    #define CPHY0_L3_CTRL_0                                 0x8334	//33588 (CPHY0_PHYA)
    #define CPHY0_L3_CTRL_4                                 0x8338	//33592 (CPHY0_PHYA)
    #define CPHY0_L3_CPTRIM                                 0x833C	//33596 (CPHY0_PHYA)
    #define CPHY0_RCAL_RESULT                               0x8340	//33600 (CPHY0_PHYA)
    #define CPHY0_ALT_FREQ_MEAS_CTRL                        0x8344	//33604 (CPHY0_PHYA)
    #define CPHY0_ALT_FREQ_MEAS_RESULT                      0x8348	//33608 (CPHY0_PHYA)
    #define CPHY0_TEST_CTRL                                 0x834C	//33612 (CPHY0_PHYA)
    #define CPHY0_BIST_CONTROL                              0x8350	//33616 (CPHY0_PHYA)
    #define CPHY0_BIST_PATTERN0                             0x8354	//33620 (CPHY0_PHYA)
    #define CPHY0_BIST_PATTERN1                             0x8358	//33624 (CPHY0_PHYA)
    #define CPHY0_BIST_PATTERN2                             0x835C	//33628 (CPHY0_PHYA)
    #define CPHY0_BIST_PATTERN3                             0x8360	//33632 (CPHY0_PHYA)
    #define CPHY0_BIST_PATTERN4                             0x8364	//33636 (CPHY0_PHYA)
    #define CPHY0_BIST_STATUS                               0x8368	//33640 (CPHY0_PHYA)
    #define CPHY0_RSVRBITS                                  0x836C	//33644 (CPHY0_PHYA)
    #define CPHY0_BIST_TMDS_CRC_UPDATE                      0x8370	//33648 (CPHY0_PHYA)
    #define CPHY0_JE_CTRL                                   0x8380	//33664 (CPHY0_PHY_JE)
    #define CPHY0_JE_CONFIG                                 0x8384	//33668 (CPHY0_PHY_JE)
    #define CPHY0_JE                                        0x8388	//33672 (CPHY0_PHY_JE)
    #define CPHY0_JE_TST_THRESHOLD                          0x838C	//33676 (CPHY0_PHY_JE)
    #define CPHY0_JE_STATUS                                 0x8390	//33680 (CPHY0_PHY_JE)
    #define CPHY1_AUX_PHY_CTRL                              0x8400	//33792 (CPHY1_PHYA)
    #define CPHY1_PHY_CTRL                                  0x840C	//33804 (CPHY1_PHYA)
    #define CPHY1_L0_CTRL_0                                 0x8410	//33808 (CPHY1_PHYA)
    #define CPHY1_L0_CTRL_4                                 0x8414	//33812 (CPHY1_PHYA)
    #define CPHY1_L0_CPTRIM                                 0x8418	//33816 (CPHY1_PHYA)
    #define CPHY1_L1_CTRL_0                                 0x841C	//33820 (CPHY1_PHYA)
    #define CPHY1_L1_CTRL_4                                 0x8420	//33824 (CPHY1_PHYA)
    #define CPHY1_L1_CPTRIM                                 0x8424	//33828 (CPHY1_PHYA)
    #define CPHY1_L2_CTRL_0                                 0x8428	//33832 (CPHY1_PHYA)
    #define CPHY1_L2_CTRL_4                                 0x842C	//33836 (CPHY1_PHYA)
    #define CPHY1_L2_CPTRIM                                 0x8430	//33840 (CPHY1_PHYA)
    #define CPHY1_L3_CTRL_0                                 0x8434	//33844 (CPHY1_PHYA)
    #define CPHY1_L3_CTRL_4                                 0x8438	//33848 (CPHY1_PHYA)
    #define CPHY1_L3_CPTRIM                                 0x843C	//33852 (CPHY1_PHYA)
    #define CPHY1_RCAL_RESULT                               0x8440	//33856 (CPHY1_PHYA)
    #define CPHY1_ALT_FREQ_MEAS_CTRL                        0x8444	//33860 (CPHY1_PHYA)
    #define CPHY1_ALT_FREQ_MEAS_RESULT                      0x8448	//33864 (CPHY1_PHYA)
    #define CPHY1_TEST_CTRL                                 0x844C	//33868 (CPHY1_PHYA)
    #define CPHY1_BIST_CONTROL                              0x8450	//33872 (CPHY1_PHYA)
    #define CPHY1_BIST_PATTERN0                             0x8454	//33876 (CPHY1_PHYA)
    #define CPHY1_BIST_PATTERN1                             0x8458	//33880 (CPHY1_PHYA)
    #define CPHY1_BIST_PATTERN2                             0x845C	//33884 (CPHY1_PHYA)
    #define CPHY1_BIST_PATTERN3                             0x8460	//33888 (CPHY1_PHYA)
    #define CPHY1_BIST_PATTERN4                             0x8464	//33892 (CPHY1_PHYA)
    #define CPHY1_BIST_STATUS                               0x8468	//33896 (CPHY1_PHYA)
    #define CPHY1_RSVRBITS                                  0x846C	//33900 (CPHY1_PHYA)
    #define CPHY1_BIST_TMDS_CRC_UPDATE                      0x8470	//33904 (CPHY1_PHYA)
    #define CPHY1_JE_CTRL                                   0x8480	//33920 (CPHY1_PHY_JE)
    #define CPHY1_JE_CONFIG                                 0x8484	//33924 (CPHY1_PHY_JE)
    #define CPHY1_JE                                        0x8488	//33928 (CPHY1_PHY_JE)
    #define CPHY1_JE_TST_THRESHOLD                          0x848C	//33932 (CPHY1_PHY_JE)
    #define CPHY1_JE_STATUS                                 0x8490	//33936 (CPHY1_PHY_JE)
    #define CPHY2_AUX_PHY_CTRL                              0x8500	//34048 (CPHY2_PHYA)
    #define CPHY2_PHY_CTRL                                  0x850C	//34060 (CPHY2_PHYA)
    #define CPHY2_L0_CTRL_0                                 0x8510	//34064 (CPHY2_PHYA)
    #define CPHY2_L0_CTRL_4                                 0x8514	//34068 (CPHY2_PHYA)
    #define CPHY2_L0_CPTRIM                                 0x8518	//34072 (CPHY2_PHYA)
    #define CPHY2_L1_CTRL_0                                 0x851C	//34076 (CPHY2_PHYA)
    #define CPHY2_L1_CTRL_4                                 0x8520	//34080 (CPHY2_PHYA)
    #define CPHY2_L1_CPTRIM                                 0x8524	//34084 (CPHY2_PHYA)
    #define CPHY2_L2_CTRL_0                                 0x8528	//34088 (CPHY2_PHYA)
    #define CPHY2_L2_CTRL_4                                 0x852C	//34092 (CPHY2_PHYA)
    #define CPHY2_L2_CPTRIM                                 0x8530	//34096 (CPHY2_PHYA)
    #define CPHY2_L3_CTRL_0                                 0x8534	//34100 (CPHY2_PHYA)
    #define CPHY2_L3_CTRL_4                                 0x8538	//34104 (CPHY2_PHYA)
    #define CPHY2_L3_CPTRIM                                 0x853C	//34108 (CPHY2_PHYA)
    #define CPHY2_RCAL_RESULT                               0x8540	//34112 (CPHY2_PHYA)
    #define CPHY2_ALT_FREQ_MEAS_CTRL                        0x8544	//34116 (CPHY2_PHYA)
    #define CPHY2_ALT_FREQ_MEAS_RESULT                      0x8548	//34120 (CPHY2_PHYA)
    #define CPHY2_TEST_CTRL                                 0x854C	//34124 (CPHY2_PHYA)
    #define CPHY2_BIST_CONTROL                              0x8550	//34128 (CPHY2_PHYA)
    #define CPHY2_BIST_PATTERN0                             0x8554	//34132 (CPHY2_PHYA)
    #define CPHY2_BIST_PATTERN1                             0x8558	//34136 (CPHY2_PHYA)
    #define CPHY2_BIST_PATTERN2                             0x855C	//34140 (CPHY2_PHYA)
    #define CPHY2_BIST_PATTERN3                             0x8560	//34144 (CPHY2_PHYA)
    #define CPHY2_BIST_PATTERN4                             0x8564	//34148 (CPHY2_PHYA)
    #define CPHY2_BIST_STATUS                               0x8568	//34152 (CPHY2_PHYA)
    #define CPHY2_RSVRBITS                                  0x856C	//34156 (CPHY2_PHYA)
    #define CPHY2_BIST_TMDS_CRC_UPDATE                      0x8570	//34160 (CPHY2_PHYA)
    #define CPHY2_JE_CTRL                                   0x8580	//34176 (CPHY2_PHY_JE)
    #define CPHY2_JE_CONFIG                                 0x8584	//34180 (CPHY2_PHY_JE)
    #define CPHY2_JE                                        0x8588	//34184 (CPHY2_PHY_JE)
    #define CPHY2_JE_TST_THRESHOLD                          0x858C	//34188 (CPHY2_PHY_JE)
    #define CPHY2_JE_STATUS                                 0x8590	//34192 (CPHY2_PHY_JE)
    #define DP_TOP_CONTROL                                  0x8600	//34304 (DP_TOP)
    #define DP_TOP_IRQ_STATUS                               0x8604	//34308 (DP_TOP)
    #define DP_TOP_CLK_CONFIG                               0x8608	//34312 (DP_TOP)
    #define DP12RX0_CONTROL                                 0x8700	//34560 (DP12RX0_TOP)
    #define DP12RX0_RESET_CTRL                              0x8704	//34564 (DP12RX0_TOP)
    #define DP12RX0_IRQ_STATUS                              0x8708	//34568 (DP12RX0_TOP)
    #define DP12RX0_TBUS_SEL                                0x870C	//34572 (DP12RX0_TOP)
    #define DP12RX0_CLK_CTRL                                0x8730	//34608 (DP12RX0_PHYD)
    #define DP12RX0_LINK_CONTROL                            0x8734	//34612 (DP12RX0_PHYD)
    #define DP12RX0_LINK_IRQ_CTRL                           0x8738	//34616 (DP12RX0_PHYD)
    #define DP12RX0_LINK_IRQ_STS                            0x873C	//34620 (DP12RX0_PHYD)
    #define DP12RX0_DPCD_REV                                0x8740	//34624 (DP12RX0_PHYD)
    #define DP12RX0_DPCD_STATUS                             0x8744	//34628 (DP12RX0_PHYD)
    #define DP12RX0_SYMLCK_TMOUT_CTRL                       0x8748	//34632 (DP12RX0_PHYD)
    #define DP12RX0_ERR_CNT_CTRL                            0x874C	//34636 (DP12RX0_PHYD)
    #define DP12RX0_ERROR_CNT                               0x8750	//34640 (DP12RX0_PHYD)
    #define DP12RX0_SCRAMBLER_SEED                          0x8754	//34644 (DP12RX0_PHYD)
    #define DP12RX0_HPD_PULSE_GEN_CONTROL                   0x8758	//34648 (DP12RX0_PHYD)
    #define DP12RX0_LT_STATUS                               0x875C	//34652 (DP12RX0_PHYD)
    #define DP12RX0_LT_CTRL                                 0x8760	//34656 (DP12RX0_PHYD)
    #define DP12RX0_LT_STROBE                               0x8764	//34660 (DP12RX0_PHYD)
    #define DP12RX0_LT_TIME_OUT                             0x8768	//34664 (DP12RX0_PHYD)
    #define DP12RX0_MST_FRAME_DETECT_CTRL                   0x876C	//34668 (DP12RX0_PHYD)
    #define DP12RX0_MST_FRAME_SIZE                          0x8770	//34672 (DP12RX0_PHYD)
    #define DP12RX0_MST_ECF_0                               0x8774	//34676 (DP12RX0_PHYD)
    #define DP12RX0_MST_ECF_1                               0x8778	//34680 (DP12RX0_PHYD)
    #define DP12RX0_LINK_QUAL_SET                           0x877C	//34684 (DP12RX0_PHYD)
    #define DP12RX0_PHYD_TBUS_SEL                           0x8784	//34692 (DP12RX0_PHYD)
    #define DP12RX0_PHYD_BIST_STATUS                        0x8788	//34696 (DP12RX0_PHYD)
    #define DP12RX0_BIST_CRC_STATUS                         0x878C	//34700 (DP12RX0_PHYD)
    #define DP12RX0_HDCP_CTRL                               0x87A0	//34720 (DP12RX_HDCP)
    #define DP12RX0_HDCP_STATUS                             0x87A4	//34724 (DP12RX0_HDCP)
    #define DP12RX0_HDCP_BINFO                              0x87A8	//34728 (DP12RX0_HDCP)
    #define DP12RX0_HDCP_KSV_FIFO_0                         0x87AC	//34732 (DP12RX0_HDCP)
    #define DP12RX0_HDCP_KSV_FIFO_1                         0x87B0	//34736 (DP12RX0_HDCP)
    #define DP12RX0_HDCP_KSV_FIFO_2                         0x87B4	//34740 (DP12RX0_HDCP)
    #define DP12RX0_HDCP_KSV_FIFO_3                         0x87B8	//34744 (DP12RX0_HDCP)
    #define DP12RX0_HDCP_V0_0                               0x87BC	//34748 (DP12RX0_HDCP)
    #define DP12RX0_HDCP_V0_1                               0x87C0	//34752 (DP12RX0_HDCP)
    #define DP12RX0_HDCP_V0_2                               0x87C4	//34756 (DP12RX0_HDCP)
    #define DP12RX0_HDCP_V0_3                               0x87C8	//34760 (DP12RX0_HDCP)
    #define DP12RX0_HDCP_V0_4                               0x87CC	//34764 (DP12RX0_HDCP)
    #define DP12RX0_MST_LINE_SIZE                           0x87D0	//34768 (DP12RX0_HDCP)
    #define DP12RX0_HDCP_TEST_CTRL                          0x87D4	//34772 (DP12RX0_HDCP)
    #define DP12RX0_HDCP_M0_0                               0x87D8	//34776 (DP12RX0_HDCP)
    #define DP12RX0_HDCP_M0_1                               0x87DC	//34780 (DP12RX0_HDCP)
    #define DP12RX0_AUX_CONTROL                             0x8800	//34816 (DP12RX0_AUX)
    #define DP12RX0_AUX_IRQ_CTRL                            0x8804	//34820 (DP12RX0_AUX)
    #define DP12RX0_AUX_IRQ_STATUS                          0x8808	//34824 (DP12RX0_AUX)
    #define DP12RX0_AUX_STROBE                              0x880C	//34828 (DP12RX0_AUX)
    #define DP12RX0_AUX2I2C_RESET                           0x8810	//34832 (DP12RX0_AUX)
    #define DP12RX0_AUX2I2C_STATUS                          0x8814	//34836 (DP12RX0_AUX)
    #define DP12RX0_AUX2I2C_CTRL                            0x8818	//34840 (DP12RX0_AUX)
    #define DP12RX0_AUX2I2C_ADDR                            0x881C	//34844 (DP12RX0_AUX)
    #define DP12RX0_AUX2I2C_CLK_SCALE                       0x8820	//34848 (DP12RX0_AUX)
    #define DP12RX0_AUX2OCM_REQ                             0x8824	//34852 (DP12RX0_AUX)
    #define DP12RX0_AUX2OCM_REQ_ADDR                        0x8828	//34856 (DP12RX0_AUX)
    #define DP12RX0_OCM2AUX_BUS_ADDR                        0x882C	//34860 (DP12RX0_AUX)
    #define DP12RX0_OCM2AUX_BUS_WR_DATA                     0x8830	//34864 (DP12RX0_AUX)
    #define DP12RX0_OCM2AUX_BUS_RD_DATA                     0x8834	//34868 (DP12RX0_AUX)
    #define DP12RX0_AUX2OCM_RPLY_COMM                       0x8838	//34872 (DP12RX0_AUX)
    #define DP12RX0_AUX_FLOAT_DPCD_ZONE_ADDR1               0x883C	//34876 ()
    #define DP12RX0_AUX_FLOAT_DPCD_ZONE_ADDR2               0x8840	//34880 ()
    #define DP12RX0_AUX_FLOAT_DPCD_ZONE_ADDR3               0x8844	//34884 ()
    #define DP12RX0_AUX_FLOAT_DPCD_ZONE_ADDR4               0x8848	//34888 ()
    #define DP12RX0_AUX_GUID_CTRL                           0x884C	//34892 (DP12RX0_AUX)
    #define DP12RX0_AUX_MSG_WIN_CTRL                        0x8850	//34896 (DP12RX0_AUX)
    #define DP12RX0_AUX_MSG_WIN1_ADDR                       0x8854	//34900 (DP12RX0_AUX)
    #define DP12RX0_AUX_MSG_WIN2_ADDR                       0x8858	//34904 (DP12RX0_AUX)
    #define DP12RX0_SIDEBAND_IRQ_CTRL                       0x8900	//35072 ()
    #define DP12RX0_SIDEBAND_IRQ_STATUS                     0x8904	//35076 ()
    #define DP12RX0_SIDEBAND_WR_ADDR_PTR_DOWN_REQ           0x8908	//35080 ()
    #define DP12RX0_SIDEBAND_WR_ADDR_PTR_DOWN_REP           0x890C	//35084 ()
    #define DP12RX0_SIDEBAND_WR_ADDR_PTR_UP_REP             0x8910	//35088 ()
    #define DP12RX0_SIDEBAND_WR_ADDR_PTR_UP_REQ             0x8914	//35092 ()
    #define DP12RX0_SIDEBAND_REPLY_CTRL                     0x8918	//35096 ()
    #define DP12RX0_SIDEBAND_CURRENT_ADDR                   0x891C	//35100 ()
    #define DP12RX0_OCM_AUX_FIFO_RESET_CTRL                 0x8920	//35104 ()
    #define DP12RX0_OCM_AUX_TX_WFIFO                        0x8924	//35108 (DP12RX0_OCM_AUX)
    #define DP12RX0_OCM_AUX_TX_RFIFO                        0x8928	//35112 (DP12RX0_OCM_AUX)
    #define DP12RX0_OCM_AUX_IRQ_CTRL                        0x892C	//35116 (DP12RX0_OCM_AUX)
    #define DP12RX0_OCM_AUX_IRQ_STATUS                      0x8930	//35120 (DP12RX0_OCM_AUX)
    #define DP12RX0_OCM_AUX_DPCD_WR_ADDR                    0x8934	//35124 ()
    #define DP12RX0_OCM_AUX_DPCD_RD_ADDR                    0x8938	//35128 ()
    #define DP12RX0_OCM_AUX_DELAY_REPLY_TIME                0x893C	//35132 ()
    #define DP12RX0_OCM_AUX_TX_FIFO_VAL                     0x8940	//35136 (DP12RX0_OCM_AUX)
    #define DP12RX0_GTC_AUX_SOFT_RESET                      0x8944	//35140 (DP12RX0_GTC_AUX)
    #define DP12RX0_GTC_PHASE_SKEW_OFFSET_CAL               0x8948	//35144 ()
    #define DP12RX0_GTC_PHASE_SKEW_OFFSET                   0x894C	//35148 ()
    #define DP12RX0_TX_GTC_PHASE_SKEW_OFFSET                0x8950	//35152 ()
    #define DP12RX0_GTC_AUX_CTRL                            0x8954	//35156 (DP12RX0_GTC_AUX)
    #define DP12RX0_GTC_AUX_IRQ_CTRL                        0x8958	//35160 (DP12RX0_GTC_AUX)
    #define DP12RX0_GTC_AUX_IRQ_STATUS                      0x895C	//35164 (DP12RX0_GTC_AUX)
    #define DP12RX0_GTC_AUX_REQ_INFO                        0x8960	//35168 (DP12RX0_GTC_AUX)
    #define DP12RX0_GTC_AUX_REP_INFO                        0x8964	//35172 (DP12RX0_GTC_AUX)
    #define DP12RX0_GTC_AUX_WR_DATA_0                       0x8968	//35176 (DP12RX0_GTC_AUX)
    #define DP12RX0_GTC_AUX_WR_DATA_1                       0x896C	//35180 (DP12RX0_GTC_AUX)
    #define DP12RX0_GTC_AUX_RD_DATA_0                       0x8970	//35184 (DP12RX0_GTC_AUX)
    #define DP12RX0_GTC_AUX_RD_DATA_1                       0x8974	//35188 (DP12RX0_GTC_AUX)
    #define DP12RX1_CONTROL                                 0x8A00	//35328 (DP12RX1_TOP)
    #define DP12RX1_RESET_CTRL                              0x8A04	//35332 (DP12RX1_TOP)
    #define DP12RX1_IRQ_STATUS                              0x8A08	//35336 (DP12RX1_TOP)
    #define DP12RX1_TBUS_SEL                                0x8A0C	//35340 (DP12RX1_TOP)
    #define DP12RX1_CLK_CTRL                                0x8A30	//35376 (DP12RX1_PHYD)
    #define DP12RX1_LINK_CONTROL                            0x8A34	//35380 (DP12RX1_PHYD)
    #define DP12RX1_LINK_IRQ_CTRL                           0x8A38	//35384 (DP12RX1_PHYD)
    #define DP12RX1_LINK_IRQ_STS                            0x8A3C	//35388 (DP12RX1_PHYD)
    #define DP12RX1_DPCD_REV                                0x8A40	//35392 (DP12RX1_PHYD)
    #define DP12RX1_DPCD_STATUS                             0x8A44	//35396 (DP12RX1_PHYD)
    #define DP12RX1_SYMLCK_TMOUT_MODE                       0x8A48	//35400 (DP12RX1_PHYD)
    #define DP12RX1_ERR_CNT_CTRL                            0x8A4C	//35404 (DP12RX1_PHYD)
    #define DP12RX1_ERROR_CNT                               0x8A50	//35408 (DP12RX1_PHYD)
    #define DP12RX1_SCRAMBLER_SEED                          0x8A54	//35412 (DP12RX1_PHYD)
    #define DP12RX1_HPD_PULSE_GEN_CONTROL                   0x8A58	//35416 (DP12RX1_PHYD)
    #define DP12RX1_LT_STATUS                               0x8A5C	//35420 (DP12RX1_PHYD)
    #define DP12RX1_LT_CTRL                                 0x8A60	//35424 (DP12RX1_PHYD)
    #define DP12RX1_LT_STROBE                               0x8A64	//35428 (DP12RX1_PHYD)
    #define DP12RX1_LT_TIME_OUT                             0x8A68	//35432 (DP12RX1_PHYD)
    #define DP12RX1_MST_FRAME_DETECT_CTRL                   0x8A6C	//35436 ()
    #define DP12RX1_MST_FRAME_SIZE                          0x8A70	//35440 (DP12RX1_PHYD)
    #define DP12RX1_MST_ECF_0                               0x8A74	//35444 (DP12RX1_PHYD)
    #define DP12RX1_MST_ECF_1                               0x8A78	//35448 (DP12RX1_PHYD)
    #define DP12RX1_LINK_QUAL_SET                           0x8A7C	//35452 (DP12RX1_PHYD)
    #define DP12RX1_PHYD_TBUS_SEL                           0x8A84	//35460 (DP12RX1_PHYD)
    #define DP12RX1_PHYD_BIST_STATUS                        0x8A88	//35464 (DP12RX1_PHYD)
    #define DP12RX1_BIST_CRC_STATUS                         0x8A8C	//35468 (DP12RX1_PHYD)
    #define DP12RX1_HDCP_CTRL                               0x8AA0	//35488 (DP12RX1_HDCP)
    #define DP12RX1_HDCP_STATUS                             0x8AA4	//35492 (DP12RX1_HDCP)
    #define DP12RX1_HDCP_BINFO                              0x8AA8	//35496 (DP12RX1_HDCP)
    #define DP12RX1_HDCP_KSV_FIFO_0                         0x8AAC	//35500 (DP12RX1_HDCP)
    #define DP12RX1_HDCP_KSV_FIFO_1                         0x8AB0	//35504 (DP12RX1_HDCP)
    #define DP12RX1_HDCP_KSV_FIFO_2                         0x8AB4	//35508 (DP12RX1_HDCP)
    #define DP12RX1_HDCP_KSV_FIFO_3                         0x8AB8	//35512 (DP12RX1_HDCP)
    #define DP12RX1_HDCP_V0_0                               0x8ABC	//35516 (DP12RX1_HDCP)
    #define DP12RX1_HDCP_V0_1                               0x8AC0	//35520 (DP12RX1_HDCP)
    #define DP12RX1_HDCP_V0_2                               0x8AC4	//35524 (DP12RX1_HDCP)
    #define DP12RX1_HDCP_V0_3                               0x8AC8	//35528 (DP12RX1_HDCP)
    #define DP12RX1_HDCP_V0_4                               0x8ACC	//35532 (DP12RX1_HDCP)
    #define DP12RX1_MST_LINE_SIZE                           0x8AD0	//35536 (DP12RX1_HDCP)
    #define DP12RX1_HDCP_TEST_CTRL                          0x8AD4	//35540 (DP12RX1_HDCP)
    #define DP12RX1_HDCP_M0_0                               0x8AD8	//35544 (DP12RX1_HDCP)
    #define DP12RX1_HDCP_M0_1                               0x8ADC	//35548 (DP12RX1_HDCP)
    #define DP12RX1_AUX_CONTROL                             0x8B00	//35584 (DP12RX1_AUX)
    #define DP12RX1_AUX_IRQ_CTRL                            0x8B04	//35588 (DP12RX1_AUX)
    #define DP12RX1_AUX_IRQ_STATUS                          0x8B08	//35592 (DP12RX1_AUX)
    #define DP12RX1_AUX_STROBE                              0x8B0C	//35596 (DP12RX1_AUX)
    #define DP12RX1_AUX2I2C_RESET                           0x8B10	//35600 (DP12RX1_AUX)
    #define DP12RX1_AUX2I2C_STATUS                          0x8B14	//35604 (DP12RX1_AUX)
    #define DP12RX1_AUX2I2C_CTRL                            0x8B18	//35608 (DP12RX1_AUX)
    #define DP12RX1_AUX2I2C_ADDR                            0x8B1C	//35612 (DP12RX1_AUX)
    #define DP12RX1_AUX2I2C_CLK_SCALE                       0x8B20	//35616 (DP12RX1_AUX)
    #define DP12RX1_AUX2OCM_REQ                             0x8B24	//35620 (DP12RX1_AUX)
    #define DP12RX1_AUX2OCM_REQ_ADDR                        0x8B28	//35624 (DP12RX1_AUX)
    #define DP12RX1_OCM2AUX_BUS_ADDR                        0x8B2C	//35628 (DP12RX1_AUX)
    #define DP12RX1_OCM2AUX_BUS_WR_DATA                     0x8B30	//35632 (DP12RX1_AUX)
    #define DP12RX1_OCM2AUX_BUS_RD_DATA                     0x8B34	//35636 (DP12RX1_AUX)
    #define DP12RX1_AUX2OCM_RPLY_COMM                       0x8B38	//35640 (DP12RX1_AUX)
    #define DP12RX1_AUX_FLOAT_DPCD_ZONE_ADDR1               0x8B3C	//35644 ()
    #define DP12RX1_AUX_FLOAT_DPCD_ZONE_ADDR2               0x8B40	//35648 ()
    #define DP12RX1_AUX_FLOAT_DPCD_ZONE_ADDR3               0x8B44	//35652 ()
    #define DP12RX1_AUX_FLOAT_DPCD_ZONE_ADDR4               0x8B48	//35656 ()
    #define DP12RX1_AUX_GUID_CTRL                           0x8B4C	//35660 (DP12RX1_AUX)
    #define DP12RX1_AUX_MSG_WIN_CTRL                        0x8B50	//35664 (DP12RX1_AUX)
    #define DP12RX1_AUX_MSG_WIN1_ADDR                       0x8B54	//35668 (DP12RX1_AUX)
    #define DP12RX1_AUX_MSG_WIN2_ADDR                       0x8B58	//35672 (DP12RX1_AUX)
    #define DP12RX1_SIDEBAND_IRQ_CTRL                       0x8C00	//35840 ()
    #define DP12RX1_SIDEBAND_IRQ_STATUS                     0x8C04	//35844 ()
    #define DP12RX1_SIDEBAND_WR_ADDR_PTR_DOWN_REQ           0x8C08	//35848 ()
    #define DP12RX1_SIDEBAND_WR_ADDR_PTR_DOWN_REP           0x8C0C	//35852 ()
    #define DP12RX1_SIDEBAND_WR_ADDR_PTR_UP_REP             0x8C10	//35856 ()
    #define DP12RX1_SIDEBAND_WR_ADDR_PTR_UP_REQ             0x8C14	//35860 ()
    #define DP12RX1_SIDEBAND_REPLY_CTRL                     0x8C18	//35864 ()
    #define DP12RX1_SIDEBAND_CURRENT_ADDR                   0x8C1C	//35868 ()
    #define DP12RX1_OCM_AUX_FIFO_RESET_CTRL                 0x8C20	//35872 ()
    #define DP12RX1_OCM_AUX_TX_WFIFO                        0x8C24	//35876 (DP12RX1_OCM_AUX)
    #define DP12RX1_OCM_AUX_TX_RFIFO                        0x8C28	//35880 (DP12RX1_OCM_AUX)
    #define DP12RX1_OCM_AUX_IRQ_CTRL                        0x8C2C	//35884 (DP12RX1_OCM_AUX)
    #define DP12RX1_OCM_AUX_IRQ_STATUS                      0x8C30	//35888 (DP12RX1_OCM_AUX)
    #define DP12RX1_OCM_AUX_DPCD_WR_ADDR                    0x8C34	//35892 ()
    #define DP12RX1_OCM_AUX_DPCD_RD_ADDR                    0x8C38	//35896 ()
    #define DP12RX1_OCM_AUX_DELAY_REPLY_TIME                0x8C3C	//35900 ()
    #define DP12RX1_OCM_AUX_TX_FIFO_VAL                     0x8C40	//35904 (DP12RX1_OCM_AUX)
    #define DP12RX1_GTC_AUX_SOFT_RESET                      0x8C44	//35908 (DP12RX1_GTC_AUX)
    #define DP12RX1_GTC_PHASE_SKEW_OFFSET_CAL               0x8C48	//35912 ()
    #define DP12RX1_GTC_PHASE_SKEW_OFFSET                   0x8C4C	//35916 ()
    #define DP12RX1_TX_GTC_PHASE_SKEW_OFFSET                0x8C50	//35920 ()
    #define DP12RX1_GTC_AUX_CTRL                            0x8C54	//35924 (DP12RX1_GTC_AUX)
    #define DP12RX1_GTC_AUX_IRQ_CTRL                        0x8C58	//35928 (DP12RX1_GTC_AUX)
    #define DP12RX1_GTC_AUX_IRQ_STATUS                      0x8C5C	//35932 (DP12RX1_GTC_AUX)
    #define DP12RX1_GTC_AUX_REQ_INFO                        0x8C60	//35936 (DP12RX1_GTC_AUX)
    #define DP12RX1_GTC_AUX_REP_INFO                        0x8C64	//35940 (DP12RX1_GTC_AUX)
    #define DP12RX1_GTC_AUX_WR_DATA_0                       0x8C68	//35944 (DP12RX1_GTC_AUX)
    #define DP12RX1_GTC_AUX_WR_DATA_1                       0x8C6C	//35948 (DP12RX1_GTC_AUX)
    #define DP12RX1_GTC_AUX_RD_DATA_0                       0x8C70	//35952 (DP12RX1_GTC_AUX)
    #define DP12RX1_GTC_AUX_RD_DATA_1                       0x8C74	//35956 (DP12RX1_GTC_AUX)
    #define DP12RX0_BE_CONTROL                              0x8D00	//36096 (DP12RX0_BE_TOP)
    #define DP12RX0_BE_RESET_CTRL                           0x8D04	//36100 (DP12RX0_BE_TOP)
    #define DP12RX0_BE_IRQ_STATUS                           0x8D08	//36104 (DP12RX0_BE_TOP)
    #define DP12RX0_MS_CTRL                                 0x8D40	//36160 (DP12RX0_ATTR)
    #define DP12RX0_MS_DTG_CTRL                             0x8D44	//36164 (DP12RX0_ATTR)
    #define DP12RX_MS_PVDE_CTRL                             0x8D48	//36168 (DP12RX_ATTR)
    #define DP12RX_MS_PBFI_VDE_CTRL                         0x8D4C	//36172 (DP12RX_ATTR)
    #define DP12RX0_MS_VFIFO_THRESH                         0x8D50	//36176 (DP12RX0_ATTR)
    #define DP12RX0_MS_IRQ_CTRL                             0x8D54	//36180 (DP12RX0_ATTR)
    #define DP12RX0_MS_IRQ_STATUS                           0x8D58	//36184 (DP12RX0_ATTR)
    #define DP12RX0_MS_VID_ERR_VAL                          0x8D5C	//36188 (DP12RX0_ATTR)
    #define DP12RX0_MS_FORMAT                               0x8D60	//36192 (DP12RX0_ATTR)
    #define DP12RX0_MS_HTOTAL                               0x8D64	//36196 (DP12RX0_ATTR)
    #define DP12RX0_MS_HACT_START                           0x8D68	//36200 (DP12RX0_ATTR)
    #define DP12RX0_MS_HACT_WIDTH                           0x8D6C	//36204 (DP12RX0_ATTR)
    #define DP12RX0_MS_HS_WIDTH                             0x8D70	//36208 (DP12RX0_ATTR)
    #define DP12RX0_MS_VTOTAL                               0x8D74	//36212 (DP12RX0_ATTR)
    #define DP12RX0_MS_VACT_START                           0x8D78	//36216 (DP12RX0_ATTR)
    #define DP12RX0_MS_VACT_WIDTH                           0x8D7C	//36220 (DP12RX0_ATTR)
    #define DP12RX0_MS_VS_WIDTH                             0x8D80	//36224 (DP12RX0_ATTR)
    #define DP12RX0_VID_BKG_RGB                             0x8D84	//36228 (DP12RX0_ATTR)
    #define DP12RX0_ATTR_STATUS                             0x8D88	//36232 (DP12RX0_ATTR)
    #define DP12RX0_DTG_CONF                                0x8D8C	//36236 (DP12RX0_ATTR)
    #define DP12RX0_DBG_CTRL                                0x8D90	//36240 (DP12RX0_ATTR)
    #define DP12RX0_DBG_VID_HTOTAL                          0x8D94	//36244 (DP12RX0_ATTR)
    #define DP12RX0_DBG_VID_HACT_START                      0x8D98	//36248 (DP12RX0_ATTR)
    #define DP12RX0_DBG_VID_HACT_WIDTH                      0x8D9C	//36252 (DP12RX0_ATTR)
    #define DP12RX0_DBG_VID_HS_WIDTH                        0x8DA0	//36256 (DP12RX0_ATTR)
    #define DP12RX0_DBG_VID_VTOTAL                          0x8DA4	//36260 (DP12RX0_ATTR)
    #define DP12RX0_DBG_VID_VACT_START                      0x8DA8	//36264 (DP12RX0_ATTR)
    #define DP12RX0_DBG_VID_VACT_WIDTH                      0x8DAC	//36268 (DP12RX0_ATTR)
    #define DP12RX0_DBG_VID_VS_WIDTH                        0x8DB0	//36272 (DP12RX0_ATTR)
    #define DP12RX0_TEST_CRC_CTRL                           0x8DB4	//36276 (DP12RX0_ATTR)
    #define DP12RX0_TEST_CRC_R                              0x8DB8	//36280 (DP12RX0_ATTR)
    #define DP12RX0_TEST_CRC_G                              0x8DBC	//36284 (DP12RX0_ATTR)
    #define DP12RX0_TEST_CRC_B                              0x8DC0	//36288 (DP12RX0_ATTR)
    #define DP12RX0_TEST_CRC_VSYNC_CT                       0x8DC4	//36292 (DP12RX0_ATTR)
    #define DP12RX0_IFM_CTRL                                0x8E00	//36352 (DP12RX0_IFM)
    #define DP12RX0_IFM_HOR_PERIOD                          0x8E04	//36356 (DP12RX0_IFM)
    #define DP12RX0_IFM_HDE_PERIOD                          0x8E08	//36360 (DP12RX0_IFM)
    #define DP12RX0_IFM_VDE_PERIOD                          0x8E0C	//36364 (DP12RX0_IFM)
    #define DP12RX0_IFM_VBLANK_PERIOD                       0x8E10	//36368 (DP12RX0_IFM)
    #define DP12RX0_IFM_STATUS                              0x8E14	//36372 (DP12RX0_IFM)
    #define DP12RX0_IFM_IRQ_ENABLE                          0x8E18	//36376 (DP12RX0_IFM)
    #define DP12RX0_IFM_IRQ_STATUS                          0x8E1C	//36380 (DP12RX0_IFM)
    #define DP12RX0_SDP_CTRL                                0x8E80	//36480 (DP12RX0_PKT)
    #define DP12RX0_SDP_PACKET_ID_SEL                       0x8E84	//36484 (DP12RX0_PKT)
    #define DP12RX0_SDP_PACKET_BANK_SEL_0                   0x8E88	//36488 (DP12RX0_PKT)
    #define DP12RX0_SDP_PACKET_BANK_SEL_1                   0x8E8C	//36492 (DP12RX0_PKT)
    #define DP12RX0_SDP_IRQ_CTRL                            0x8E90	//36496 (DP12RX0_PKT)
    #define DP12RX0_SDP_IRQ_STATUS                          0x8E94	//36500 (DP12RX0_PKT)
    #define DP12RX0_SDP_STATUS                              0x8E98	//36504 (DP12RX0_PKT)
    #define DP12RX0_VBID_MASK                               0x8E9C	//36508 (DP12RX0_PKT)
    #define DP12RX0_SDP_NM_THRESH                           0x8EA0	//36512 (DP12RX0_PKT)
    #define DP12RX0_MS_M                                    0x8EA4	//36516 (DP12RX0_PKT)
    #define DP12RX0_MS_N                                    0x8EA8	//36520 (DP12RX0_PKT)
    #define DP12RX0_SDP_AUD_M                               0x8EAC	//36524 (DP12RX0_PKT)
    #define DP12RX0_SDP_AUD_N                               0x8EB0	//36528 (DP12RX0_PKT)
    #define DP12RX0_NOISE_DET_CTRL                          0x8EB4	//36532 (DP12RX0_PKT)
    #define DP12RX0_NS_DET_STATUS                           0x8EB8	//36536 (DP12RX0_PKT)
    #define DP12RX0_SDP_PACKET_CTRL                         0x8EBC	//36540 (DP12RX0_PKT)
    #define DP12RX0_SDP_TEST_CTRL                           0x8EC0	//36544 (DP12RX0_PKT)
    #define DP12RX0_SDP_VID_CLK_ADJ_K                       0x8EC4	//36548 (DP12RX0_PKT)
    #define DP12RX0_SDP_RSRV                                0x8EC8	//36552 (DP12RX0_PKT)
    #define DP12RX0_SDP_AUD_CTRL                            0x8F00	//36608 (DP12RX0_AUD)
    #define DP12RX0_AUD_IRQ_EN                              0x8F04	//36612 (DP12RX0_AUD)
    #define DP12RX0_AUDIO_IRQ_STS                           0x8F08	//36616 (DP12RX0_AUD)
    #define DP12RX0_SDP_AUD_STS                             0x8F0C	//36620 (DP12RX0_AUD)
    #define DP12RX0_SDP_AUD_ERROR_CT                        0x8F10	//36624 (DP12RX0_AUD)
    #define DP12RX0_SDP_AUD_BUF_CNTRL                       0x8F14	//36628 (DP12RX0_AUD)
    #define DP12RX0_SDP_AUD_BUFPTR_DIF                      0x8F18	//36632 (DP12RX0_AUD)
    #define DP12RX0_SDP_AUD_BUFPTR_DIF_THRESH_A             0x8F1C	//36636 ()
    #define DP12RX0_SDP_AUD_BUFPTR_DIF_THRESH_B             0x8F20	//36640 ()
    #define DP12RX0_SDP_AUD_OUT_CNTRL                       0x8F24	//36644 (DP12RX0_AUD)
    #define DP12RX0_AUD_MUTE_SRC_STS                        0x8F28	//36648 (DP12RX0_AUD)
    #define DP12RX0_MAX_AUD_SMP_PER_LINE                    0x8F2C	//36652 (DP12RX0_AUD)
    #define DP12RX0_SDP_AUD_CH_STS_0                        0x8F30	//36656 (DP12RX0_AUD)
    #define DP12RX0_SDP_AUD_CH_STS_1                        0x8F34	//36660 (DP12RX0_AUD)
    #define DP12RX0_SDP_AUD_CH_STS_2                        0x8F38	//36664 (DP12RX0_AUD)
    #define DP12RX0_SDP_AUD_CH0_GTC                         0x8F3C	//36668 (DP12RX0_AUD)
    #define DP12RX0_SDP_AUD_CH1_GTC                         0x8F40	//36672 (DP12RX0_AUD)
    #define DP12RX0_SDP_AUD_CH2_GTC                         0x8F44	//36676 (DP12RX0_AUD)
    #define DP12RX0_SDP_AUD_CH3_GTC                         0x8F48	//36680 (DP12RX0_AUD)
    #define DP12RX0_SDP_AUD_CH4_GTC                         0x8F4C	//36684 (DP12RX0_AUD)
    #define DP12RX0_SDP_AUD_CH5_GTC                         0x8F50	//36688 (DP12RX0_AUD)
    #define DP12RX0_SDP_AUD_CH6_GTC                         0x8F54	//36692 (DP12RX0_AUD)
    #define DP12RX0_SDP_AUD_CH7_GTC                         0x8F58	//36696 (DP12RX0_AUD)
    #define DP12RX0_AUD_THOLD                               0x8F5C	//36700 (DP12RX0_AUD)
    #define DP12RX0_GTC_THOLD                               0x8F60	//36704 (DP12RX0_AUD)
    #define DP12RX0_GTC_FINE_ADJUST                         0x8F64	//36708 (DP12RX_AUD)
    #define DP12RX1_BE_CONTROL                              0x9800	//38912 (DP12RX1_BE_TOP)
    #define DP12RX1_BE_RESET_CTRL                           0x9804	//38916 (DP12RX1_BE_TOP)
    #define DP12RX1_BE_IRQ_STATUS                           0x9808	//38920 (DP12RX1_BE_TOP)
    #define DP12RX1_MS_CTRL                                 0x9840	//38976 (DP12RX1_ATTR)
    #define DP12RX1_MS_DTG_CTRL                             0x9844	//38980 (DP12RX1_ATTR)
    #define DP12RX1_MS_VFIFO_THRESH                         0x9850	//38992 (DP12RX1_ATTR)
    #define DP12RX1_MS_IRQ_CTRL                             0x9854	//38996 (DP12RX1_ATTR)
    #define DP12RX1_MS_IRQ_STATUS                           0x9858	//39000 (DP12RX1_ATTR)
    #define DP12RX1_MS_VID_ERR_VAL                          0x985C	//39004 (DP12RX1_ATTR)
    #define DP12RX1_MS_FORMAT                               0x9860	//39008 (DP12RX1_ATTR)
    #define DP12RX1_MS_HTOTAL                               0x9864	//39012 (DP12RX1_ATTR)
    #define DP12RX1_MS_HACT_START                           0x9868	//39016 (DP12RX1_ATTR)
    #define DP12RX1_MS_HACT_WIDTH                           0x986C	//39020 (DP12RX1_ATTR)
    #define DP12RX1_MS_HS_WIDTH                             0x9870	//39024 (DP12RX1_ATTR)
    #define DP12RX1_MS_VTOTAL                               0x9874	//39028 (DP12RX1_ATTR)
    #define DP12RX1_MS_VACT_START                           0x9878	//39032 (DP12RX1_ATTR)
    #define DP12RX1_MS_VACT_WIDTH                           0x987C	//39036 (DP12RX1_ATTR)
    #define DP12RX1_MS_VS_WIDTH                             0x9880	//39040 (DP12RX1_ATTR)
    #define DP12RX1_VID_BKG_RGB                             0x9884	//39044 (DP12RX1_ATTR)
    #define DP12RX1_ATTR_STATUS                             0x9888	//39048 (DP12RX1_ATTR)
    #define DP12RX1_DTG_CONF                                0x988C	//39052 (DP12RX1_ATTR)
    #define DP12RX1_DBG_CTRL                                0x9890	//39056 (DP12RX1_ATTR)
    #define DP12RX1_DBG_VID_HTOTAL                          0x9894	//39060 (DP12RX1_ATTR)
    #define DP12RX1_DBG_VID_HACT_START                      0x9898	//39064 (DP12RX1_ATTR)
    #define DP12RX1_DBG_VID_HACT_WIDTH                      0x989C	//39068 (DP12RX1_ATTR)
    #define DP12RX1_DBG_VID_HS_WIDTH                        0x98A0	//39072 (DP12RX1_ATTR)
    #define DP12RX1_DBG_VID_VTOTAL                          0x98A4	//39076 (DP12RX1_ATTR)
    #define DP12RX1_DBG_VID_VACT_START                      0x98A8	//39080 (DP12RX1_ATTR)
    #define DP12RX1_DBG_VID_VACT_WIDTH                      0x98AC	//39084 (DP12RX1_ATTR)
    #define DP12RX1_DBG_VID_VS_WIDTH                        0x98B0	//39088 (DP12RX1_ATTR)
    #define DP12RX1_TEST_CRC_CTRL                           0x98B4	//39092 (DP12RX1_ATTR)
    #define DP12RX1_TEST_CRC_R                              0x98B8	//39096 (DP12RX1_ATTR)
    #define DP12RX1_TEST_CRC_G                              0x98BC	//39100 (DP12RX1_ATTR)
    #define DP12RX1_TEST_CRC_B                              0x98C0	//39104 (DP12RX1_ATTR)
    #define DP12RX1_TEST_CRC_VSYNC_CT                       0x98C4	//39108 (DP12RX1_ATTR)
    #define DP12RX1_IFM_CTRL                                0x9900	//39168 (DP12RX1_IFM)
    #define DP12RX1_IFM_HOR_PERIOD                          0x9904	//39172 (DP12RX1_IFM)
    #define DP12RX1_IFM_HDE_PERIOD                          0x9908	//39176 (DP12RX1_IFM)
    #define DP12RX1_IFM_VDE_PERIOD                          0x990C	//39180 (DP12RX1_IFM)
    #define DP12RX1_IFM_VBLANK_PERIOD                       0x9910	//39184 (DP12RX1_IFM)
    #define DP12RX1_IFM_STATUS                              0x9914	//39188 (DP12RX1_IFM)
    #define DP12RX1_IFM_IRQ_ENABLE                          0x9918	//39192 (DP12RX1_IFM)
    #define DP12RX1_IFM_IRQ_STATUS                          0x991C	//39196 (DP12RX1_IFM)
    #define DP12RX1_SDP_CTRL                                0x9980	//39296 (DP12RX1_PKT)
    #define DP12RX1_SDP_PACKET_ID_SEL                       0x9984	//39300 (DP12RX1_PKT)
    #define DP12RX1_SDP_PACKET_BANK_SEL_0                   0x9988	//39304 (DP12RX1_PKT)
    #define DP12RX1_SDP_PACKET_BANK_SEL_1                   0x998C	//39308 (DP12RX1_PKT)
    #define DP12RX1_SDP_IRQ_CTRL                            0x9990	//39312 (DP12RX1_PKT)
    #define DP12RX1_SDP_IRQ_STATUS                          0x9994	//39316 (DP12RX1_PKT)
    #define DP12RX1_SDP_STATUS                              0x9998	//39320 (DP12RX1_PKT)
    #define DP12RX1_VBID_MASK                               0x999C	//39324 (DP12RX1_PKT)
    #define DP12RX1_SDP_NM_THRESH                           0x99A0	//39328 (DP12RX1_PKT)
    #define DP12RX1_MS_M                                    0x99A4	//39332 (DP12RX1_PKT)
    #define DP12RX1_MS_N                                    0x99A8	//39336 (DP12RX1_PKT)
    #define DP12RX1_SDP_AUD_M                               0x99AC	//39340 (DP12RX1_PKT)
    #define DP12RX1_SDP_AUD_N                               0x99B0	//39344 (DP12RX1_PKT)
    #define DP12RX1_NOISE_DET_CTRL                          0x99B4	//39348 (DP12RX1_PKT)
    #define DP12RX1_NS_DET_STATUS                           0x99B8	//39352 (DP12RX1_PKT)
    #define DP12RX1_SDP_PACKET_CTRL                         0x99BC	//39356 (DP12RX1_PKT)
    #define DP12RX1_SDP_TEST_CTRL                           0x99C0	//39360 (DP12RX1_PKT)
    #define DP12RX1_SDP_VID_CLK_ADJ_K                       0x99C4	//39364 (DP12RX1_PKT)
    #define DP12RX1_SDP_RSRV                                0x99C8	//39368 (DP12RX1_PKT)
    #define DP12RX1_SDP_AUD_CTRL                            0x9A00	//39424 (DP12RX1_AUD)
    #define DP12RX1_AUD_IRQ_EN                              0x9A04	//39428 (DP12RX1_AUD)
    #define DP12RX1_AUDIO_IRQ_STS                           0x9A08	//39432 (DP12RX1_AUD)
    #define DP12RX1_SDP_AUD_STS                             0x9A0C	//39436 (DP12RX1_AUD)
    #define DP12RX1_SDP_AUD_ERROR_CT                        0x9A10	//39440 (DP12RX1_AUD)
    #define DP12RX1_SDP_AUD_BUF_CNTRL                       0x9A14	//39444 (DP12RX1_AUD)
    #define DP12RX1_SDP_AUD_BUFPTR_DIF                      0x9A18	//39448 (DP12RX1_AUD)
    #define DP12RX1_SDP_AUD_BUFPTR_DIF_THRESH_A             0x9A1C	//39452 ()
    #define DP12RX1_SDP_AUD_BUFPTR_DIF_THRESH_B             0x9A20	//39456 ()
    #define DP12RX1_SDP_AUD_OUT_CNTRL                       0x9A24	//39460 (DP12RX1_AUD)
    #define DP12RX1_AUD_MUTE_SRC_STS                        0x9A28	//39464 (DP12RX1_AUD)
    #define DP12RX1_MAX_AUD_SMP_PER_LINE                    0x9A2C	//39468 (DP12RX1_AUD)
    #define DP12RX1_SDP_AUD_CH_STS_0                        0x9A30	//39472 (DP12RX1_AUD)
    #define DP12RX1_SDP_AUD_CH_STS_1                        0x9A34	//39476 (DP12RX1_AUD)
    #define DP12RX1_SDP_AUD_CH_STS_2                        0x9A38	//39480 (DP12RX1_AUD)
    #define DP12RX1_SDP_AUD_CH0_GTC                         0x9A3C	//39484 (DP12RX1_AUD)
    #define DP12RX1_SDP_AUD_CH1_GTC                         0x9A40	//39488 (DP12RX1_AUD)
    #define DP12RX1_SDP_AUD_CH2_GTC                         0x9A44	//39492 (DP12RX1_AUD)
    #define DP12RX1_SDP_AUD_CH3_GTC                         0x9A48	//39496 (DP12RX1_AUD)
    #define DP12RX1_SDP_AUD_CH4_GTC                         0x9A4C	//39500 (DP12RX1_AUD)
    #define DP12RX1_SDP_AUD_CH5_GTC                         0x9A50	//39504 (DP12RX1_AUD)
    #define DP12RX1_SDP_AUD_CH6_GTC                         0x9A54	//39508 (DP12RX1_AUD)
    #define DP12RX1_SDP_AUD_CH7_GTC                         0x9A58	//39512 (DP12RX1_AUD)
    #define DP12RX1_AUD_THOLD                               0x9A5C	//39516 (DP12RX1_AUD)
    #define DP12RX1_GTC_THOLD                               0x9A60	//39520 (DP12RX1_AUD)
    #define DP12RX1_GTC_FINE_ADJUST                         0x9A64	//39524 (DP12RX_AUD)
    #define HDMI_RX_PHY_RES_CTRL                            0x9000	//36864 (C9HDRX_HDMI_RX_PHY_TOP)
    #define HDMI_RX_PHY_CLK_SEL                             0x9004	//36868 (C9HDRX_HDMI_RX_PHY_TOP)
    #define HDMI_RX_PHY_CLK_MS_CTRL                         0x9008	//36872 (C9HDRX_HDMI_RX_PHY_TOP)
    #define HDMI_RX_PHY_IP_VERSION                          0x900C	//36876 (C9HDRX_HDMI_RX_PHY_TOP)
    #define HDMI_RX_PHY_CTRL                                0x9048	//36936 (C9HDRX_HDMI_RX_PHY_DG)
    #define HDMI_RX_PHY_STATUS                              0x904C	//36940 (C9HDRX_HDMI_RX_PHY_DG)
    #define HDMI_RX_PHY_PHS_PICK                            0x9050	//36944 (C9HDRX_HDMI_RX_PHY_DG)
    #define HDMI_RX_PHY_SIGQUAL                             0x9054	//36948 (C9HDRX_HDMI_RX_PHY_DG)
    #define HDMI_RX_PHY_PHS_A_SCR                           0x9058	//36952 (C9HDRX_HDMI_RX_PHY_DG)
    #define HDMI_RX_PHY_PHS_B_SCR                           0x905C	//36956 (C9HDRX_HDMI_RX_PHY_DG)
    #define HDMI_RX_PHY_PHS_C_SCR                           0x9060	//36960 (C9HDRX_HDMI_RX_PHY_DG)
    #define HDMI_RX_PHY_IRQ_EN                              0x9064	//36964 (C9HDRX_HDMI_RX_PHY_DG)
    #define HDMI_RX_PHY_IRQ_STS                             0x9068	//36968 (C9HDRX_HDMI_RX_PHY_DG)
    #define HDMI_RX_PHY_TST_CTRL                            0x9098	//37016 ()
    #define HDRX_TCLK_SEL                                   0x9100	//37120 ()
    #define HDRX_LNK_CLK_SEL                                0x9104	//37124 ()
    #define HDRX_VCLK_SEL                                   0x9108	//37128 ()
    #define HDRX_OUT_PIX_CLK_SEL                            0x910C	//37132 ()
    #define HDRX_AUCLK_SEL                                  0x9110	//37136 ()
    #define HDRX_RESET_CTRL                                 0x9114	//37140 ()
    #define HDRX_CLK_FST_MS_CTRL                            0x9118	//37144 ()
    #define HDRX_CLK_MS_FST_STATUS                          0x911C	//37148 ()
    #define HDRX_CLK_RSRV                                   0x912C	//37164 ()
    #define HDRX_IRQ_STATUS                                 0x9130	//37168 ()
    #define HDRX_HPD_CTRL                                   0x9134	//37172 ()
    #define HDRX_HPD_STATUS                                 0x9138	//37176 ()
    #define HDRX_HPD_IRQ_EN                                 0x913C	//37180 ()
    #define HDRX_HPD_IRQ_STS                                0x9140	//37184 ()
    #define HDRX_MUTE_TOP_STATUS                            0x9144	//37188 ()
    #define HDRX_MUTE_TOP_IRQ_EN                            0x9148	//37192 ()
    #define HDRX_MUTE_TOP_IRQ_STS                           0x914C	//37196 ()
    #define HDMI_RX_DIG_IP_VERSION                          0x9150	//37200 ()
    #define HDRX_TOP_RSRV                                   0x9168	//37224 ()
    #define HDRX_TOP_TST_CTRL                               0x916C	//37228 ()
    #define HDRX_MAIN_LINK_STATUS                           0x9170	//37232 ()
    #define HDRX_INPUT_SEL                                  0x9174	//37236 ()
    #define HDRX_LINK_CONFIG                                0x9178	//37240 ()
    #define HDRX_LINK_ERR_CTRL                              0x917C	//37244 ()
    #define HDRX_PHY_DEC_ERR_STATUS                         0x9180	//37248 ()
    #define HDRX_SIGNL_DET_CTRL                             0x9184	//37252 ()
    #define HDRX_FREQ_MEAS_PERIOD                           0x9188	//37256 ()
    #define HDRX_FREQ_TH                                    0x918C	//37260 (C9HDRX_HDMI_RX_CORE_LINK)
    #define HDRX_FREQ_MEAS_CT                               0x9190	//37264 ()
    #define HDRX_CLK_STBL_ZN                                0x9194	//37268 ()
    #define HDRX_MEAS_RESULT                                0x9198	//37272 ()
    #define HDRX_MEAS_IRQ_EN                                0x919C	//37276 ()
    #define HDRX_MEAS_IRQ_STS                               0x91A0	//37280 ()
    #define HDRX_TMDS_RX_CTL                                0x91A4	//37284 ()
    #define HDRX_TMDS_RX_BIST_STB_CTRL                      0x91A8	//37288 ()
    #define HDRX_TMDS_RX_BIST_CTRL                          0x91AC	//37292 ()
    #define HDRX_TMDS_RX_BIST_STATUS                        0x91B0	//37296 ()
    #define HDRX_PHY_LNK_CRC_TEST_STS                       0x91D4	//37332 ()
    #define HDRX_LINK_RSRV                                  0x91D8	//37336 (C9HDRX_HDMI_RX_CORE_LINK)
    #define HDRX_LINK_TST_CTRL                              0x91DC	//37340 ()
    #define HDRX_SUB_SAMPLER                                0x91E0	//37344 ()
    #define HDRX_VID_CONV_CTRL                              0x91E4	//37348 ()
    #define HDRX_VID_BUF_OFFSET                             0x91E8	//37352 ()
    #define HDRX_MD_CHNG_MT_DEL                             0x91EC	//37356 ()
    #define HDRX_VID_BUF_DELAY                              0x91F0	//37360 ()
    #define HDRX_VID_BUF_FILT_ZONE                          0x91F4	//37364 ()
    #define HDRX_COLOR_DEPH_STATUS                          0x91F8	//37368 ()
    #define HDRX_VIDEO_BUF_IRQ_EN                           0x91FC	//37372 ()
    #define HDRX_VIDEO_BUF_IRQ_STS                          0x9200	//37376 ()
    #define HDRX_VID_LNK_RSRV                               0x9218	//37400 ()
    #define HDRX_VID_LNK_TST_CTRL                           0x921C	//37404 ()
    #define HDRX_VIDEO_CTRL                                 0x9220	//37408 ()
    #define HDRX_VID_REGEN_CTRL                             0x9224	//37412 ()
    #define HDRX_PATGEN_CONTROL                             0x9228	//37416 ()
    #define HDRX_DE_WIDTH_CLAMP                             0x922C	//37420 ()
    #define HDRX_VIDEO_MUTE_RGB                             0x9230	//37424 ()
    #define HDRX_VIDEO_MUTE_YC                              0x9234	//37428 ()
    #define HDRX_DITHER_CTRL                                0x9238	//37432 ()
    #define HDRX_VIDEO_CRC_TEST_VALUE                       0x9250	//37456 ()
    #define HDRX_VIDEO_CRC_TEST_STS                         0x9254	//37460 ()
    #define HDRX_VIDEO_RSRV                                 0x9258	//37464 ()
    #define HDRX_VIDEO_TST_CTRL                             0x925C	//37468 ()
    #define HDRX_SDP_CTRL                                   0x9260	//37472 (C9HDRX_HDMI_RX_CORE_SDP)
    #define HDRX_SDP_AV_MUTE_CTRL                           0x9264	//37476 ()
    #define HDRX_SDP_STATUS                                 0x9268	//37480 ()
    #define HDRX_SDP_IRQ_CTRL                               0x926C	//37484 ()
    #define HDRX_SDP_IRQ_STATUS                             0x9270	//37488 ()
    #define HDRX_AU_CONV_CTRL                               0x9274	//37492 ()
    #define HDRX_PACK_CTRL                                  0x9278	//37496 (C9HDRX_HDMI_RX_CORE_SDP)
    #define HDRX_PACKET_SEL                                 0x927C	//37500 (C9HDRX_HDMI_RX_CORE_SDP)
    #define HDRX_PKT_STATUS                                 0x9280	//37504 (C9HDRX_HDMI_RX_CORE_SDP)
    #define HDRX_UNDEF_PKT_CODE                             0x9284	//37508 ()
    #define HDRX_PACK_GUARD_CTRL                            0x9288	//37512 ()
    #define HDRX_NOISE_DET_CTRL                             0x928C	//37516 ()
    #define HDRX_PACK_CT                                    0x9290	//37520 ()
    #define HDRX_ERROR_CT                                   0x9294	//37524 ()
    #define HDRX_AUTO_PACK_PROCESS                          0x9298	//37528 ()
    #define HDRX_AVI_INFOR_TIMEOUT_THRESH                   0x929C	//37532 ()
    #define HDRX_AU_INFO_TIMEOUT_THRESH                     0x92A0	//37536 ()
    #define HDRX_AVI_AUTO_FIELDS                            0x92A4	//37540 ()
    #define HDRX_SDP_PRSNT_STS                              0x92A8	//37544 ()
    #define HDRX_SDP_MUTE_SRC_STATUS                        0x92AC	//37548 ()
    #define HDRX_SDP_RSRV                                   0x92C8	//37576 (C9HDRX_HDMI_RX_CORE_SDP)
    #define HDRX_SDP_TST_CTRL                               0x92CC	//37580 (C9HDRX_HDMI_RX_CORE_SDP)
    #define HDRX_SDP_AUD_CTRL                               0x92D0	//37584 ()
    #define HDRX_SDP_AUD_MUTE_CTRL                          0x92D4	//37588 ()
    #define HDRX_SDP_AUD_IRQ_CTRL                           0x92D8	//37592 ()
    #define HDRX_SDP_AUDIO_IRQ_STATUS                       0x92DC	//37596 ()
    #define HDRX_SDP_AUD_STS                                0x92E0	//37600 ()
    #define HDRX_AUD_MUTE_SRC_STS                           0x92E4	//37604 ()
    #define HDRX_SDP_AUD_ERROR_CT                           0x92E8	//37608 ()
    #define HDRX_SDP_AUD_BUF_CNTRL                          0x92EC	//37612 ()
    #define HDRX_SDP_AUD_BUF_DELAY                          0x92F0	//37616 ()
    #define HDRX_SDP_AUD_BUFPTR_DIF                         0x92F4	//37620 ()
    #define HDRX_SDP_AUD_BUFPTR_DIF_THRESH_A                0x92F8	//37624 ()
    #define HDRX_SDP_AUD_BUFPTR_DIF_THRESH_B                0x92FC	//37628 ()
    #define HDRX_SDP_AUD_LINE_THRESH                        0x9300	//37632 ()
    #define HDRX_SDP_AUD_OUT_CNTRL                          0x9304	//37636 ()
    #define HDRX_SDP_AUD_CHAN_RELOC                         0x9308	//37640 ()
    #define HDRX_SDP_AUD_CH_STS_0                           0x930C	//37644 ()
    #define HDRX_SDP_AUD_CH_STS_1                           0x9310	//37648 ()
    #define HDRX_SDP_AUD_CH_STS_2                           0x9314	//37652 ()
    #define HDRX_SDP_AUD_RSRV                               0x9330	//37680 (C9HDRX_HDMI_RX_CORE_AUD)
    #define HDRX_SDP_AUD_TST_CTRL                           0x9334	//37684 ()
    #define HDRX_KEYHOST_CONTROL                            0x9430	//37936 (C9HDCP_KEYHOST)
    #define HDRX_KEYHOST_STATUS                             0x9434	//37940 (C9HDCP_KEYHOST)
    #define HDRX_HDCP_CONTROL                               0x9440	//37952 (C9HDCP_HDRX)
    #define HDRX_HDCP_ADDR                                  0x9444	//37956 (C9HDCP_HDRX)
    #define HDRX_HDCP_WIN_MOD                               0x9448	//37960 (C9HDCP_HDRX)
    #define HDRX_HDCP_BKSV_0                                0x944C	//37964 (C9HDCP_HDRX)
    #define HDRX_HDCP_BKSV_1                                0x9450	//37968 (C9HDCP_HDRX)
    #define HDRX_HDCP_STATUS                                0x9454	//37972 (C9HDCP_HDRX)
    #define HDRX_HDCP_STATUS_EXT                            0x9458	//37976 (C9HDCP_HDRX)
    #define HDRX_HDCP_TBL_IRQ_INDEX                         0x945C	//37980 (C9HDCP_HDRX)
    #define HDRX_HDCP_TBL_RD_INDEX                          0x9460	//37984 (C9HDCP_HDRX)
    #define HDRX_HDCP_TBL_RD_DATA                           0x9464	//37988 (C9HDCP_HDRX)
    #define HDRX_HDCP_UPSTREAM_CTRL                         0x9480	//38016 (C9HDCP_HDRX_RPTR)
    #define HDRX_HDCP_UPSTREAM_STATUS                       0x9484	//38020 ()
    #define HDRX_HDCP_BSTATUS                               0x9488	//38024 (C9HDCP_HDRX_RPTR)
    #define HDRX_HDCP_TIMEOUT                               0x948C	//38028 (C9HDCP_HDRX_RPTR)
    #define HDRX_HDCP_TIMEBASE                              0x9490	//38032 (C9HDCP_HDRX_RPTR)
    #define HDRX_HDCP_V0_0                                  0x9494	//38036 (C9HDCP_HDRX_RPTR)
    #define HDRX_HDCP_V0_1                                  0x9498	//38040 (C9HDCP_HDRX_RPTR)
    #define HDRX_HDCP_V0_2                                  0x949C	//38044 (C9HDCP_HDRX_RPTR)
    #define HDRX_HDCP_V0_3                                  0x94A0	//38048 (C9HDCP_HDRX_RPTR)
    #define HDRX_HDCP_V0_4                                  0x94A4	//38052 (C9HDCP_HDRX_RPTR)
    #define HDRX_HDCP_M0_0                                  0x94A8	//38056 (C9HDCP_HDRX_RPTR)
    #define HDRX_HDCP_M0_1                                  0x94AC	//38060 (C9HDCP_HDRX_RPTR)
    #define HDRX_HDCP_KSV_FIFO                              0x94B0	//38064 (C9HDCP_HDRX_RPTR)
    #define HDRX_HDCP_KSV_FIFO_CTRL                         0x94B4	//38068 ()
    #define HDRX_HDCP_KSV_FIFO_STS                          0x94B8	//38072 (C9HDCP_HDRX_RPTR)
    #define HDMI_INST_SOFT_RESETS                           0x9500	//38144 (C9HDMI_INSTRUMENT )
    #define HDMI_INST_HARD_RESETS                           0x9504	//38148 (C9HDMI_INSTRUMENT)
    #define HDMI_HOST_CONTROL                               0x9508	//38152 (C9HDMI_INSTRUMENT)
    #define HDMI_AFR_CONTROL                                0x950C	//38156 (C9HDMI_INSTRUMENT)
    #define HDMI_AFB_CONTROL                                0x9510	//38160 (C9HDMI_INSTRUMENT)
    #define HDMI_INPUT_IRQ_MASK                             0x9514	//38164 (C9HDMI_INSTRUMENT)
    #define HDMI_INPUT_IRQ_STATUS                           0x9518	//38168 (C9HDMI_INSTRUMENT)
    #define HDMI_TEST_IRQ                                   0x951C	//38172 (C9HDMI_INSTRUMENT)
    #define INSTRU_CLOCK_CONFIG                             0x9520	//38176 (C9HDMI_INSTRUMENT)
    #define HDMI_IFM_CLK_CONTROL                            0x9524	//38180 (C9HDMI_INSTRUMENT)
    #define HDMI_INSTRUMENT_POLARITY_CONTROL                0x9528	//38184 ()
    #define HDMI_IFM_CTRL                                   0x9560	//38240 (C9HDMI_IFM)
    #define HDMI_IFM_WATCHDOG                               0x9564	//38244 (C9HDMI_IFM)
    #define HDMI_IFM_HLINE                                  0x9568	//38248 (C9HDMI_IFM)
    #define HDMI_IFM_CHANGE                                 0x956C	//38252 (C9HDMI_IFM)
    #define HDMI_IFM_HS_PERIOD                              0x9570	//38256 (C9HDMI_IFM)
    #define HDMI_IFM_HS_PULSE                               0x9574	//38260 (C9HDMI_IFM)
    #define HDMI_IFM_VS_PERIOD                              0x9578	//38264 (C9HDMI_IFM)
    #define HDMI_IFM_VS_PULSE                               0x957C	//38268 (C9HDMI_IFM)
    #define HDMI_IFM_SPACE                                  0x9580	//38272 (C9HDMI_IFM)
    #define HDMI_INPUT_CONTROL                              0x95B0	//38320 (C9HDMI_IMD)
    #define HDMI_INPUT_HS_DELAY                             0x95B4	//38324 (C9HDMI_IMD)
    #define HDMI_INPUT_VS_DELAY                             0x95B8	//38328 (C9HDMI_IMD)
    #define HDMI_INPUT_H_ACT_START                          0x95BC	//38332 (C9HDMI_IMD)
    #define HDMI_INPUT_H_ACT_WIDTH                          0x95C0	//38336 (C9HDMI_IMD)
    #define HDMI_INPUT_V_ACT_START_ODD                      0x95C4	//38340 (C9HDMI_IMD)
    #define HDMI_INPUT_V_ACT_START_EVEN                     0x95C8	//38344 (C9HDMI_IMD)
    #define HDMI_INPUT_V_ACT_LENGTH                         0x95CC	//38348 (C9HDMI_IMD)
    #define HDMI_INPUT_FREEZE_VIDEO                         0x95D0	//38352 (C9HDMI_IMD)
    #define HDMI_INPUT_FLAGLINE                             0x95D4	//38356 (C9HDMI_IMD)
    #define HDMI_INPUT_VLOCK_EVENT                          0x95D8	//38360 (C9HDMI_IMD)
    #define HDMI_INPUT_FRAME_RESET_LINE                     0x95DC	//38364 (C9HDMI_IMD)
    #define HDMI_INPUT_RFF_READY_LINE                       0x95E0	//38368 (C9HDMI_IMD)
    #define HDMI_INPUT_HMEASURE_START                       0x95E4	//38372 (C9HDMI_IMD)
    #define HDMI_INPUT_HMEASURE_WIDTH                       0x95E8	//38376 (C9HDMI_IMD)
    #define HDMI_INPUT_VMEASURE_START                       0x95EC	//38380 (C9HDMI_IMD)
    #define HDMI_INPUT_VMEASURE_LENGTH                      0x95F0	//38384 (C9HDMI_IMD)
    #define HDMI_INPUT_IBD_CONTROL                          0x95F4	//38388 (C9HDMI_IMD)
    #define HDMI_INPUT_IBD_HTOTAL                           0x95F8	//38392 (C9HDMI_IMD)
    #define HDMI_INPUT_IBD_VTOTAL                           0x95FC	//38396 (C9HDMI_IMD)
    #define HDMI_INPUT_IBD_HSTART                           0x9600	//38400 (C9HDMI_IMD)
    #define HDMI_INPUT_IBD_HWIDTH                           0x9604	//38404 (C9HDMI_IMD)
    #define HDMI_INPUT_IBD_VSTART                           0x9608	//38408 (C9HDMI_IMD)
    #define HDMI_INPUT_IBD_VLENGTH                          0x960C	//38412 (C9HDMI_IMD)
    #define HDMI_INPUT_PIXGRAB_H                            0x9610	//38416 (C9HDMI_IMD)
    #define HDMI_INPUT_PIXGRAB_V                            0x9614	//38420 (C9HDMI_IMD)
    #define HDMI_INPUT_PIXGRAB_RED                          0x9618	//38424 (C9HDMI_IMD)
    #define HDMI_INPUT_PIXGRAB_GRN                          0x961C	//38428 (C9HDMI_IMD)
    #define HDMI_INPUT_PIXGRAB_BLU                          0x9620	//38432 (C9HDMI_IMD)
    #define PU_CONFIG                                       0x9640	//38464 (C9HDMI_PU)
    #define HDRX_CRC_CTRL                                   0x9644	//38468 (C9HDMI_PU)
    #define HDRX_CRC_ERR_STATUS                             0x9648	//38472 (C9HDMI_PU)
    #define HDRX_CRC_RED                                    0x964C	//38476 (C9HDMI_PU)
    #define HDRX_CRC_GREEN                                  0x9650	//38480 (C9HDMI_PU)
    #define HDRX_CRC_BLUE                                   0x9654	//38484 (C9HDMI_PU)
    #define PU_DEBUG_TEST_CTRL                              0x9658	//38488 (C9HDMI_PU)
    #define PU_SPARE_REG                                    0x965C	//38492 (C9HDMI_PU)
    #define DVI_HDCP_CTRL                                   0x9660	//38496 (C9HDMI_PU)
    #define DVI0_RX_PHY_RES_CTRL                            0xB000	//45056 (C9DVI0_RX_PHY_TOP)
    #define DVI0_RX_PHY_CLK_SEL                             0xB004	//45060 (C9DVI0_RX_PHY_TOP)
    #define DVI0_RX_PHY_CLK_MS_CTRL                         0xB008	//45064 (C9DVI0_RX_PHY_TOP)
    #define DVI0_RX_PHY_IP_VERSION                          0xB00C	//45068 (C9DVI0_RX_PHY_TOP)
    #define DVI0_RX_PHY_CTRL                                0xB048	//45128 (C9DVI0_RX_PHY_DG)
    #define DVI0_RX_PHY_STATUS                              0xB04C	//45132 (C9DVI0_RX_PHY_DG)
    #define DVI0_RX_PHY_PHS_PICK                            0xB050	//45136 (C9DVI0_RX_PHY_DG)
    #define DVI0_RX_PHY_SIGQUAL                             0xB054	//45140 (C9DVI0_RX_PHY_DG)
    #define DVI0_RX_PHY_PHS_A_SCR                           0xB058	//45144 (C9DVI0_RX_PHY_DG)
    #define DVI0_RX_PHY_PHS_B_SCR                           0xB05C	//45148 (C9DVI0_RX_PHY_DG)
    #define DVI0_RX_PHY_PHS_C_SCR                           0xB060	//45152 (C9DVI0_RX_PHY_DG)
    #define DVI0_RX_PHY_IRQ_EN                              0xB064	//45156 (C9DVI0_RX_PHY_DG)
    #define DVI0_RX_PHY_IRQ_STS                             0xB068	//45160 (C9DVI0_RX_PHY_DG)
    #define DVI0_RX_PHY_TST_CTRL                            0xB098	//45208 (C9DVI0_RX_PHY_DG)
    #define DVI0_TCLK_SEL                                   0xB100	//45312 (C9DVI0_RX_CORE_CLKGEN)
    #define DVI0_LNK_CLK_SEL                                0xB104	//45316 (C9DVI0_RX_CORE_CLKGEN)
    #define DVI0_VCLK_SEL                                   0xB108	//45320 (C9DVI0_RX_CORE_CLKGEN)
    #define DVI0_OUT_PIX_CLK_SEL                            0xB10C	//45324 ()
    #define DVI0_AUCLK_SEL                                  0xB110	//45328 (C9DVI0_RX_CORE_CLKGEN)
    #define DVI0_RESET_CTRL                                 0xB114	//45332 (C9DVI0_RX_CORE_CLKGEN)
    #define DVI0_CLK_FST_MS_CTRL                            0xB118	//45336 ()
    #define DVI0_CLK_MS_FST_STATUS                          0xB11C	//45340 ()
    #define DVI0_CLK_RSRV                                   0xB12C	//45356 (C9DVI0_RX_CORE_CLKGEN)
    #define DVI0_IRQ_STATUS                                 0xB130	//45360 (C9DVI0_RX_CORE_DVI0_TOP)
    #define DVI0_HPD_CTRL                                   0xB134	//45364 (C9DVI0_RX_CORE_DVI0_TOP)
    #define DVI0_HPD_STATUS                                 0xB138	//45368 (C9DVI0_RX_CORE_DVI0_TOP)
    #define DVI0_HPD_IRQ_EN                                 0xB13C	//45372 (C9DVI0_RX_CORE_DVI0_TOP)
    #define DVI0_HPD_IRQ_STS                                0xB140	//45376 (C9DVI0_RX_CORE_DVI0_TOP)
    #define DVI0_MUTE_TOP_STATUS                            0xB144	//45380 ()
    #define DVI0_MUTE_TOP_IRQ_EN                            0xB148	//45384 ()
    #define DVI0_MUTE_TOP_IRQ_STS                           0xB14C	//45388 ()
    #define DVI0_RX_DIG_IP_VERSION                          0xB150	//45392 ()
    #define DVI0_TOP_RSRV                                   0xB168	//45416 (C9DVI0_RX_CORE_DVI0_TOP)
    #define DVI0_TOP_TST_CTRL                               0xB16C	//45420 (C9DVI0_RX_CORE_DVI0_TOP)
    #define DVI0_MAIN_LINK_STATUS                           0xB170	//45424 (C9DVI0_RX_CORE_LINK)
    #define DVI0_INPUT_SEL                                  0xB174	//45428 (C9DVI0_RX_CORE_LINK)
    #define DVI0_LINK_CONFIG                                0xB178	//45432 (C9DVI0_RX_CORE_LINK)
    #define DVI0_LINK_ERR_CTRL                              0xB17C	//45436 (C9DVI0_RX_CORE_LINK)
    #define DVI0_PHY_DEC_ERR_STATUS                         0xB180	//45440 ()
    #define DVI0_SIGNL_DET_CTRL                             0xB184	//45444 (C9DVI0_RX_CORE_LINK)
    #define DVI0_FREQ_MEAS_PERIOD                           0xB188	//45448 ()
    #define DVI0_FREQ_TH                                    0xB18C	//45452 (C9DVI0_RX_CORE_LINK)
    #define DVI0_FREQ_MEAS_CT                               0xB190	//45456 (C9DVI0_RX_CORE_LINK)
    #define DVI0_CLK_STBL_ZN                                0xB194	//45460 (C9DVI0_RX_CORE_LINK)
    #define DVI0_MEAS_RESULT                                0xB198	//45464 (C9DVI0_RX_CORE_LINK)
    #define DVI0_MEAS_IRQ_EN                                0xB19C	//45468 (C9DVI0_RX_CORE_LINK)
    #define DVI0_MEAS_IRQ_STS                               0xB1A0	//45472 (C9DVI0_RX_CORE_LINK)
    #define DVI0_TMDS_RX_CTL                                0xB1A4	//45476 (C9DVI0_RX_CORE_LINK)
    #define DVI0_TMDS_RX_BIST_STB_CTRL                      0xB1A8	//45480 ()
    #define DVI0_TMDS_RX_BIST_CTRL                          0xB1AC	//45484 ()
    #define DVI0_TMDS_RX_BIST_STATUS                        0xB1B0	//45488 ()
    #define DVI0_PHY_LNK_CRC_TEST_STS                       0xB1D4	//45524 ()
    #define DVI0_LINK_RSRV                                  0xB1D8	//45528 (C9DVI0_RX_CORE_LINK)
    #define DVI0_LINK_TST_CTRL                              0xB1DC	//45532 (C9DVI0_RX_CORE_LINK)
    #define DVI0_SUB_SAMPLER                                0xB1E0	//45536 ()
    #define DVI0_VID_CONV_CTRL                              0xB1E4	//45540 ()
    #define DVI0_VID_BUF_OFFSET                             0xB1E8	//45544 ()
    #define DVI0_MD_CHNG_MT_DEL                             0xB1EC	//45548 ()
    #define DVI0_VID_BUF_DELAY                              0xB1F0	//45552 ()
    #define DVI0_VID_BUF_FILT_ZONE                          0xB1F4	//45556 ()
    #define DVI0_COLOR_DEPH_STATUS                          0xB1F8	//45560 ()
    #define DVI0_VIDEO_BUF_IRQ_EN                           0xB1FC	//45564 ()
    #define DVI0_VIDEO_BUF_IRQ_STS                          0xB200	//45568 ()
    #define DVI0_VID_LNK_RSRV                               0xB218	//45592 ()
    #define DVI0_VID_LNK_TST_CTRL                           0xB21C	//45596 ()
    #define DVI0_VIDEO_CTRL                                 0xB220	//45600 (C9DVI0_DVI0_RX_CORE_VIDEO)
    #define DVI0_VID_REGEN_CTRL                             0xB224	//45604 ()
    #define DVI0_PATGEN_CONTROL                             0xB228	//45608 ()
    #define DVI0_DE_WIDTH_CLAMP                             0xB22C	//45612 ()
    #define DVI0_VIDEO_MUTE_RGB                             0xB230	//45616 ()
    #define DVI0_VIDEO_MUTE_YC                              0xB234	//45620 ()
    #define DVI0_DITHER_CTRL                                0xB238	//45624 ()
    #define DVI0_VIDEO_CRC_TEST_VALUE                       0xB250	//45648 ()
    #define DVI0_VIDEO_CRC_TEST_STS                         0xB254	//45652 ()
    #define DVI0_VIDEO_RSRV                                 0xB258	//45656 (C9DVI0_DVI0_RX_CORE_VIDEO)
    #define DVI0_VIDEO_TST_CTRL                             0xB25C	//45660 ()
    #define DVI0_SDP_CTRL                                   0xB260	//45664 (C9DVI0_DVI0_RX_CORE_SDP)
    #define DVI0_SDP_AV_MUTE_CTRL                           0xB264	//45668 ()
    #define DVI0_SDP_STATUS                                 0xB268	//45672 (C9DVI0_DVI0_RX_CORE_SDP)
    #define DVI0_SDP_IRQ_CTRL                               0xB26C	//45676 ()
    #define DVI0_SDP_IRQ_STATUS                             0xB270	//45680 ()
    #define DVI0_AU_CONV_CTRL                               0xB274	//45684 (C9DVI0_DVI0_RX_CORE_SDP)
    #define DVI0_PACK_CTRL                                  0xB278	//45688 (C9DVI0_DVI0_RX_CORE_SDP)
    #define DVI0_PACKET_SEL                                 0xB27C	//45692 (C9DVI0_DVI0_RX_CORE_SDP)
    #define DVI0_PKT_STATUS                                 0xB280	//45696 (C9DVI0_DVI0_RX_CORE_SDP)
    #define DVI0_UNDEF_PKT_CODE                             0xB284	//45700 ()
    #define DVI0_PACK_GUARD_CTRL                            0xB288	//45704 ()
    #define DVI0_NOISE_DET_CTRL                             0xB28C	//45708 ()
    #define DVI0_PACK_CT                                    0xB290	//45712 (C9DVI0_DVI0_RX_CORE_SDP)
    #define DVI0_ERROR_CT                                   0xB294	//45716 (C9DVI0_DVI0_RX_CORE_SDP)
    #define DVI0_AUTO_PACK_PROCESS                          0xB298	//45720 ()
    #define DVI0_AVI_INFOR_TIMEOUT_THRESH                   0xB29C	//45724 ()
    #define DVI0_AU_INFO_TIMEOUT_THRESH                     0xB2A0	//45728 ()
    #define DVI0_AVI_AUTO_FIELDS                            0xB2A4	//45732 ()
    #define DVI0_SDP_PRSNT_STS                              0xB2A8	//45736 ()
    #define DVI0_SDP_MUTE_SRC_STATUS                        0xB2AC	//45740 ()
    #define DVI0_SDP_RSRV                                   0xB2C8	//45768 (C9DVI0_DVI0_RX_CORE_SDP)
    #define DVI0_SDP_TST_CTRL                               0xB2CC	//45772 (C9DVI0_DVI0_RX_CORE_SDP)
    #define DVI0_SDP_AUD_CTRL                               0xB2D0	//45776 (C9DVI0_DVI0_RX_CORE_AUD)
    #define DVI0_SDP_AUD_MUTE_CTRL                          0xB2D4	//45780 ()
    #define DVI0_SDP_AUD_IRQ_CTRL                           0xB2D8	//45784 ()
    #define DVI0_SDP_AUDIO_IRQ_STATUS                       0xB2DC	//45788 ()
    #define DVI0_SDP_AUD_STS                                0xB2E0	//45792 (C9DVI0_DVI0_RX_CORE_AUD)
    #define DVI0_AUD_MUTE_SRC_STS                           0xB2E4	//45796 ()
    #define DVI0_SDP_AUD_ERROR_CT                           0xB2E8	//45800 ()
    #define DVI0_SDP_AUD_BUF_CNTRL                          0xB2EC	//45804 ()
    #define DVI0_SDP_AUD_BUF_DELAY                          0xB2F0	//45808 (C9DVI0_DVI0_RX_CORE_AUD)
    #define DVI0_SDP_AUD_BUFPTR_DIF                         0xB2F4	//45812 ()
    #define DVI0_SDP_AUD_BUFPTR_DIF_THRESH_A                0xB2F8	//45816 ()
    #define DVI0_SDP_AUD_BUFPTR_DIF_THRESH_B                0xB2FC	//45820 ()
    #define DVI0_SDP_AUD_LINE_THRESH                        0xB300	//45824 ()
    #define DVI0_SDP_AUD_OUT_CNTRL                          0xB304	//45828 ()
    #define DVI0_SDP_AUD_CHAN_RELOC                         0xB308	//45832 ()
    #define DVI0_SDP_AUD_CH_STS_0                           0xB30C	//45836 (C9DVI0_DVI0_RX_CORE_AUD)
    #define DVI0_SDP_AUD_CH_STS_1                           0xB310	//45840 (C9DVI0_DVI0_RX_CORE_AUD)
    #define DVI0_SDP_AUD_CH_STS_2                           0xB314	//45844 (C9DVI0_DVI0_RX_CORE_AUD)
    #define DVI0_SDP_AUD_RSRV                               0xB330	//45872 (C9DVI0_DVI0_RX_CORE_AUD)
    #define DVI0_SDP_AUD_TST_CTRL                           0xB334	//45876 ()
    #define DVI0_KEYHOST_CONTROL                            0xB430	//46128 (C9HDCP_KEYHOST)
    #define DVI0_KEYHOST_STATUS                             0xB434	//46132 (C9HDCP_KEYHOST)
    #define DVI0_HDCP_CONTROL                               0xB440	//46144 (C9HDCP_DVI)
    #define DVI0_HDCP_ADDR                                  0xB444	//46148 (C9HDCP_DVI)
    #define DVI0_HDCP_WIN_MOD                               0xB448	//46152 (C9HDCP_DVI)
    #define DVI0_HDCP_BKSV_0                                0xB44C	//46156 (C9HDCP_DVI)
    #define DVI0_HDCP_BKSV_1                                0xB450	//46160 (C9HDCP_DVI)
    #define DVI0_HDCP_STATUS                                0xB454	//46164 (C9HDCP_DVI)
    #define DVI0_HDCP_STATUS_EXT                            0xB458	//46168 (C9HDCP_DVI)
    #define DVI0_HDCP_TBL_IRQ_INDEX                         0xB45C	//46172 (C9HDCP_DVI)
    #define DVI0_HDCP_TBL_RD_INDEX                          0xB460	//46176 (C9HDCP_DVI)
    #define DVI0_HDCP_TBL_RD_DATA                           0xB464	//46180 (C9HDCP_DVI)
    #define DVI0_HDCP_UPSTREAM_CTRL                         0xB480	//46208 (C9HDCP_DVI0_RPTR)
    #define DVI0_HDCP_UPSTREAM_STATUS                       0xB484	//46212 (C9HDCP_DVI0_RPTR)
    #define DVI0_HDCP_BSTATUS                               0xB488	//46216 (C9HDCP_DVI0_RPTR)
    #define DVI0_HDCP_TIMEOUT                               0xB48C	//46220 (C9HDCP_DVI0_RPTR)
    #define DVI0_HDCP_TIMEBASE                              0xB490	//46224 (C9HDCP_DVI0_RPTR)
    #define DVI0_HDCP_V0_0                                  0xB494	//46228 (C9HDCP_DVI0_RPTR)
    #define DVI0_HDCP_V0_1                                  0xB498	//46232 (C9HDCP_DVI0_RPTR)
    #define DVI0_HDCP_V0_2                                  0xB49C	//46236 (C9HDCP_DVI0_RPTR)
    #define DVI0_HDCP_V0_3                                  0xB4A0	//46240 (C9HDCP_DVI0_RPTR)
    #define DVI0_HDCP_V0_4                                  0xB4A4	//46244 (C9HDCP_DVI0_RPTR)
    #define DVI0_HDCP_M0_0                                  0xB4A8	//46248 (C9HDCP_DVI0_RPTR)
    #define DVI0_HDCP_M0_1                                  0xB4AC	//46252 (C9HDCP_DVI0_RPTR)
    #define DVI0_HDCP_KSV_FIFO                              0xB4B0	//46256 (C9HDCP_DVI0_RPTR)
    #define DVI0_HDCP_KSV_FIFO_CTRL                         0xB4B4	//46260 (C9HDCP_DVI0_RPTR)
    #define DVI0_HDCP_KSV_FIFO_STS                          0xB4B8	//46264 (C9HDCP_DVI0_RPTR)
    #define DVI0_INST_SOFT_RESETS                           0xB500	//46336 (C9DVI0_INSTRUMENT )
    #define DVI0_INST_HARD_RESETS                           0xB504	//46340 (C9DVI0_INSTRUMENT)
    #define DVI0_HOST_CONTROL                               0xB508	//46344 (C9DVI0_INSTRUMENT)
    #define DVI0_AFR_CONTROL                                0xB50C	//46348 (C9DVI0_INSTRUMENT)
    #define DVI0_AFB_CONTROL                                0xB510	//46352 (C9DVI0_INSTRUMENT)
    #define DVI0_INPUT_IRQ_MASK                             0xB514	//46356 (C9DVI0_INSTRUMENT)
    #define DVI0_INPUT_IRQ_STATUS                           0xB518	//46360 (C9DVI0_INSTRUMENT)
    #define DVI0_TEST_IRQ                                   0xB51C	//46364 (C9DVI0_INSTRUMENT)
    #define DVI0_IFM_CLK_CONTROL                            0xB524	//46372 (C9DVI0_INSTRUMENT)
    #define DVI0_INSTRUMENT_POLARITY_CONTROL                0xB528	//46376 ()
    #define DVI0_IFM_CTRL                                   0xB560	//46432 (C9DVI0_IFM)
    #define DVI0_IFM_WATCHDOG                               0xB564	//46436 (C9DVI0_IFM)
    #define DVI0_IFM_HLINE                                  0xB568	//46440 (C9DVI0_IFM)
    #define DVI0_IFM_CHANGE                                 0xB56C	//46444 (C9DVI0_IFM)
    #define DVI0_IFM_HS_PERIOD                              0xB570	//46448 (C9DVI0_IFM)
    #define DVI0_IFM_HS_PULSE                               0xB574	//46452 (C9DVI0_IFM)
    #define DVI0_IFM_VS_PERIOD                              0xB578	//46456 (C9DVI0_IFM)
    #define DVI0_IFM_VS_PULSE                               0xB57C	//46460 (C9DVI0_IFM)
    #define DVI0_IFM_SPACE                                  0xB580	//46464 (C9DVI0_IFM)
    #define DVI0_INPUT_CONTROL                              0xB5B0	//46512 (C9DVI0_IMD)
    #define DVI0_INPUT_HS_DELAY                             0xB5B4	//46516 (C9DVI0_IMD)
    #define DVI0_INPUT_VS_DELAY                             0xB5B8	//46520 (C9DVI0_IMD)
    #define DVI0_INPUT_H_ACT_START                          0xB5BC	//46524 (C9DVI0_IMD)
    #define DVI0_INPUT_H_ACT_WIDTH                          0xB5C0	//46528 (C9DVI0_IMD)
    #define DVI0_INPUT_V_ACT_START_ODD                      0xB5C4	//46532 (C9DVI0_IMD)
    #define DVI0_INPUT_V_ACT_START_EVEN                     0xB5C8	//46536 (C9DVI0_IMD)
    #define DVI0_INPUT_V_ACT_LENGTH                         0xB5CC	//46540 (C9DVI0_IMD)
    #define DVI0_INPUT_FREEZE_VIDEO                         0xB5D0	//46544 (C9DVI0_IMD)
    #define DVI0_INPUT_FLAGLINE                             0xB5D4	//46548 (C9DVI0_IMD)
    #define DVI0_INPUT_VLOCK_EVENT                          0xB5D8	//46552 (C9DVI0_IMD)
    #define DVI0_INPUT_FRAME_RESET_LINE                     0xB5DC	//46556 (C9DVI0_IMD)
    #define DVI0_INPUT_RFF_READY_LINE                       0xB5E0	//46560 (C9DVI0_IMD)
    #define DVI0_INPUT_HMEASURE_START                       0xB5E4	//46564 (C9DVI0_IMD)
    #define DVI0_INPUT_HMEASURE_WIDTH                       0xB5E8	//46568 (C9DVI0_IMD)
    #define DVI0_INPUT_VMEASURE_START                       0xB5EC	//46572 (C9DVI0_IMD)
    #define DVI0_INPUT_VMEASURE_LENGTH                      0xB5F0	//46576 (C9DVI0_IMD)
    #define DVI0_INPUT_IBD_CONTROL                          0xB5F4	//46580 (C9DVI0_IMD)
    #define DVI0_INPUT_IBD_HTOTAL                           0xB5F8	//46584 (C9DVI0_IMD)
    #define DVI0_INPUT_IBD_VTOTAL                           0xB5FC	//46588 (C9DVI0_IMD)
    #define DVI0_INPUT_IBD_HSTART                           0xB600	//46592 (C9DVI0_IMD)
    #define DVI0_INPUT_IBD_HWIDTH                           0xB604	//46596 (C9DVI0_IMD)
    #define DVI0_INPUT_IBD_VSTART                           0xB608	//46600 (C9DVI0_IMD)
    #define DVI0_INPUT_IBD_VLENGTH                          0xB60C	//46604 (C9DVI0_IMD)
    #define DVI0_INPUT_PIXGRAB_H                            0xB610	//46608 (C9DVI0_IMD)
    #define DVI0_INPUT_PIXGRAB_V                            0xB614	//46612 (C9DVI0_IMD)
    #define DVI0_INPUT_PIXGRAB_RED                          0xB618	//46616 (C9DVI0_IMD)
    #define DVI0_INPUT_PIXGRAB_GRN                          0xB61C	//46620 (C9DVI0_IMD)
    #define DVI0_INPUT_PIXGRAB_BLU                          0xB620	//46624 (C9DVI0_IMD)
    #define DVI0_CRC_CTRL                                   0xB644	//46660 (C9DVI0_PU)
    #define DVI0_CRC_ERR_STATUS                             0xB648	//46664 (C9DVI0_PU)
    #define DVI0_CRC_RED                                    0xB64C	//46668 (C9DVI0_PU)
    #define DVI0_CRC_GREEN                                  0xB650	//46672 (C9DVI0_PU)
    #define DVI0_CRC_BLUE                                   0xB654	//46676 (C9DVI0_PU)
    #define DVI0_HDCP_CTRL                                  0xB660	//46688 (C9DVI0_PU)
    #define DUAL_DVI0_CTRL                                  0xB664	//46692 (C9DUAL_DVI)
    #define DUAL_DVI0_IRQ_AFR_AFB_STATUS                    0xB668	//46696 (C9DUAL_DVI)
    #define DUAL_DVI0_AUTO_DELAY_STATUS                     0xB66C	//46700 (C9DUAL_DVI)
    #define DUAL_DVI0_DBG_CTRL                              0xB670	//46704 (C9DUAL_DVI)
    #define DVI1_RX_PHY_RES_CTRL                            0xB700	//46848 (C9DVI1_RX_PHY_TOP)
    #define DVI1_RX_PHY_CLK_SEL                             0xB704	//46852 (C9DVI1_RX_PHY_TOP)
    #define DVI1_RX_PHY_CLK_MS_CTRL                         0xB708	//46856 (C9DVI1_RX_PHY_TOP)
    #define DVI1_RX_PHY_IP_VERSION                          0xB70C	//46860 (C9DVI1_RX_PHY_TOP)
    #define DVI1_RX_PHY_CTRL                                0xB748	//46920 (C9DVI1_RX_PHY_DG)
    #define DVI1_RX_PHY_STATUS                              0xB74C	//46924 (C9DVI1_RX_PHY_DG)
    #define DVI1_RX_PHY_PHS_PICK                            0xB750	//46928 (C9DVI1_RX_PHY_DG)
    #define DVI1_RX_PHY_SIGQUAL                             0xB754	//46932 (C9DVI1_RX_PHY_DG)
    #define DVI1_RX_PHY_PHS_A_SCR                           0xB758	//46936 (C9DVI1_RX_PHY_DG)
    #define DVI1_RX_PHY_PHS_B_SCR                           0xB75C	//46940 (C9DVI1_RX_PHY_DG)
    #define DVI1_RX_PHY_PHS_C_SCR                           0xB760	//46944 (C9DVI1_RX_PHY_DG)
    #define DVI1_RX_PHY_IRQ_EN                              0xB764	//46948 (C9DVI1_RX_PHY_DG)
    #define DVI1_RX_PHY_IRQ_STS                             0xB768	//46952 (C9DVI1_RX_PHY_DG)
    #define DVI1_RX_PHY_TST_CTRL                            0xB798	//47000 (C9DVI1_RX_PHY_DG)
    #define DVI1_TCLK_SEL                                   0xB800	//47104 (C9DVI1_RX_CORE_CLKGEN)
    #define DVI1_LNK_CLK_SEL                                0xB804	//47108 (C9DVI1_RX_CORE_CLKGEN)
    #define DVI1_VCLK_SEL                                   0xB808	//47112 (C9DVI1_RX_CORE_CLKGEN)
    #define DVI1_OUT_PIX_CLK_SEL                            0xB80C	//47116 ()
    #define DVI1_AUCLK_SEL                                  0xB810	//47120 (C9DVI1_RX_CORE_CLKGEN)
    #define DVI1_RESET_CTRL                                 0xB814	//47124 (C9DVI1_RX_CORE_CLKGEN)
    #define DVI1_CLK_FST_MS_CTRL                            0xB818	//47128 ()
    #define DVI1_CLK_MS_FST_STATUS                          0xB81C	//47132 ()
    #define DVI1_CLK_RSRV                                   0xB82C	//47148 (C9DVI1_RX_CORE_CLKGEN)
    #define DVI1_IRQ_STATUS                                 0xB830	//47152 (C9DVI1_RX_CORE_DVI1_TOP)
    #define DVI1_HPD_CTRL                                   0xB834	//47156 (C9DVI1_RX_CORE_DVI1_TOP)
    #define DVI1_HPD_STATUS                                 0xB838	//47160 (C9DVI1_RX_CORE_DVI1_TOP)
    #define DVI1_HPD_IRQ_EN                                 0xB83C	//47164 (C9DVI1_RX_CORE_DVI1_TOP)
    #define DVI1_HPD_IRQ_STS                                0xB840	//47168 (C9DVI1_RX_CORE_DVI1_TOP)
    #define DVI1_MUTE_TOP_STATUS                            0xB844	//47172 ()
    #define DVI1_MUTE_TOP_IRQ_EN                            0xB848	//47176 ()
    #define DVI1_MUTE_TOP_IRQ_STS                           0xB84C	//47180 ()
    #define DVI1_RX_DIG_IP_VERSION                          0xB850	//47184 ()
    #define DVI1_TOP_RSRV                                   0xB868	//47208 (C9DVI1_RX_CORE_DVI1_TOP)
    #define DVI1_TOP_TST_CTRL                               0xB86C	//47212 (C9DVI1_RX_CORE_DVI1_TOP)
    #define DVI1_MAIN_LINK_STATUS                           0xB870	//47216 (C9DVI1_RX_CORE_LINK)
    #define DVI1_INPUT_SEL                                  0xB874	//47220 (C9DVI1_RX_CORE_LINK)
    #define DVI1_LINK_CONFIG                                0xB878	//47224 (C9DVI1_RX_CORE_LINK)
    #define DVI1_LINK_ERR_CTRL                              0xB87C	//47228 (C9DVI1_RX_CORE_LINK)
    #define DVI1_PHY_DEC_ERR_STATUS                         0xB880	//47232 ()
    #define DVI1_SIGNL_DET_CTRL                             0xB884	//47236 (C9DVI1_RX_CORE_LINK)
    #define DVI1_FREQ_MEAS_PERIOD                           0xB888	//47240 ()
    #define DVI1_FREQ_TH                                    0xB88C	//47244 (C9DVI1_RX_CORE_LINK)
    #define DVI1_FREQ_MEAS_CT                               0xB890	//47248 (C9DVI1_RX_CORE_LINK)
    #define DVI1_CLK_STBL_ZN                                0xB894	//47252 (C9DVI1_RX_CORE_LINK)
    #define DVI1_MEAS_RESULT                                0xB898	//47256 (C9DVI1_RX_CORE_LINK)
    #define DVI1_MEAS_IRQ_EN                                0xB89C	//47260 (C9DVI1_RX_CORE_LINK)
    #define DVI1_MEAS_IRQ_STS                               0xB8A0	//47264 (C9DVI1_RX_CORE_LINK)
    #define DVI1_TMDS_RX_CTL                                0xB8A4	//47268 (C9DVI1_RX_CORE_LINK)
    #define DVI1_TMDS_RX_BIST_STB_CTRL                      0xB8A8	//47272 ()
    #define DVI1_TMDS_RX_BIST_CTRL                          0xB8AC	//47276 ()
    #define DVI1_TMDS_RX_BIST_STATUS                        0xB8B0	//47280 ()
    #define DVI1_PHY_LNK_CRC_TEST_STS                       0xB8D4	//47316 ()
    #define DVI1_LINK_RSRV                                  0xB8D8	//47320 (C9DVI1_RX_CORE_LINK)
    #define DVI1_LINK_TST_CTRL                              0xB8DC	//47324 (C9DVI1_RX_CORE_LINK)
    #define DVI1_SUB_SAMPLER                                0xB8E0	//47328 ()
    #define DVI1_VID_CONV_CTRL                              0xB8E4	//47332 ()
    #define DVI1_VID_BUF_OFFSET                             0xB8E8	//47336 ()
    #define DVI1_MD_CHNG_MT_DEL                             0xB8EC	//47340 ()
    #define DVI1_VID_BUF_DELAY                              0xB8F0	//47344 ()
    #define DVI1_VID_BUF_FILT_ZONE                          0xB8F4	//47348 ()
    #define DVI1_COLOR_DEPH_STATUS                          0xB8F8	//47352 ()
    #define DVI1_VIDEO_BUF_IRQ_EN                           0xB8FC	//47356 ()
    #define DVI1_VIDEO_BUF_IRQ_STS                          0xB900	//47360 ()
    #define DVI1_VID_LNK_RSRV                               0xB918	//47384 ()
    #define DVI1_VID_LNK_TST_CTRL                           0xB91C	//47388 ()
    #define DVI1_VIDEO_CTRL                                 0xB920	//47392 (C9DVI1_DVI1_RX_CORE_VIDEO)
    #define DVI1_VID_REGEN_CTRL                             0xB924	//47396 ()
    #define DVI1_PATGEN_CONTROL                             0xB928	//47400 ()
    #define DVI1_DE_WIDTH_CLAMP                             0xB92C	//47404 ()
    #define DVI1_VIDEO_MUTE_RGB                             0xB930	//47408 ()
    #define DVI1_VIDEO_MUTE_YC                              0xB934	//47412 ()
    #define DVI1_DITHER_CTRL                                0xB938	//47416 ()
    #define DVI1_VIDEO_CRC_TEST_VALUE                       0xB950	//47440 ()
    #define DVI1_VIDEO_CRC_TEST_STS                         0xB954	//47444 ()
    #define DVI1_VIDEO_RSRV                                 0xB958	//47448 (C9DVI1_DVI1_RX_CORE_VIDEO)
    #define DVI1_VIDEO_TST_CTRL                             0xB95C	//47452 ()
    #define DVI1_SDP_CTRL                                   0xB960	//47456 (C9DVI1_DVI1_RX_CORE_SDP)
    #define DVI1_SDP_AV_MUTE_CTRL                           0xB964	//47460 ()
    #define DVI1_SDP_STATUS                                 0xB968	//47464 (C9DVI1_DVI1_RX_CORE_SDP)
    #define DVI1_SDP_IRQ_CTRL                               0xB96C	//47468 ()
    #define DVI1_SDP_IRQ_STATUS                             0xB970	//47472 ()
    #define DVI1_AU_CONV_CTRL                               0xB974	//47476 (C9DVI1_DVI1_RX_CORE_SDP)
    #define DVI1_PACK_CTRL                                  0xB978	//47480 (C9DVI1_DVI1_RX_CORE_SDP)
    #define DVI1_PACKET_SEL                                 0xB97C	//47484 (C9DVI1_DVI1_RX_CORE_SDP)
    #define DVI1_PKT_STATUS                                 0xB980	//47488 (C9DVI1_DVI1_RX_CORE_SDP)
    #define DVI1_UNDEF_PKT_CODE                             0xB984	//47492 ()
    #define DVI1_PACK_GUARD_CTRL                            0xB988	//47496 ()
    #define DVI1_NOISE_DET_CTRL                             0xB98C	//47500 ()
    #define DVI1_PACK_CT                                    0xB990	//47504 (C9DVI1_DVI1_RX_CORE_SDP)
    #define DVI1_ERROR_CT                                   0xB994	//47508 (C9DVI1_DVI1_RX_CORE_SDP)
    #define DVI1_AUTO_PACK_PROCESS                          0xB998	//47512 ()
    #define DVI1_AVI_INFOR_TIMEOUT_THRESH                   0xB99C	//47516 ()
    #define DVI1_AU_INFO_TIMEOUT_THRESH                     0xB9A0	//47520 ()
    #define DVI1_AVI_AUTO_FIELDS                            0xB9A4	//47524 ()
    #define DVI1_SDP_PRSNT_STS                              0xB9A8	//47528 ()
    #define DVI1_SDP_MUTE_SRC_STATUS                        0xB9AC	//47532 ()
    #define DVI1_SDP_RSRV                                   0xB9C8	//47560 (C9DVI1_DVI1_RX_CORE_SDP)
    #define DVI1_SDP_TST_CTRL                               0xB9CC	//47564 (C9DVI1_DVI1_RX_CORE_SDP)
    #define DVI1_KEYHOST_CONTROL                            0xBB30	//47920 (C9HDCP_KEYHOST)
    #define DVI1_KEYHOST_STATUS                             0xBB34	//47924 (C9HDCP_KEYHOST)
    #define DVI1_HDCP_CONTROL                               0xBB40	//47936 (C9HDCP_DVI)
    #define DVI1_HDCP_ADDR                                  0xBB44	//47940 (C9HDCP_DVI)
    #define DVI1_HDCP_WIN_MOD                               0xBB48	//47944 (C9HDCP_DVI)
    #define DVI1_HDCP_BKSV_0                                0xBB4C	//47948 (C9HDCP_DVI)
    #define DVI1_HDCP_BKSV_1                                0xBB50	//47952 (C9HDCP_DVI)
    #define DVI1_HDCP_STATUS                                0xBB54	//47956 (C9HDCP_DVI)
    #define DVI1_HDCP_STATUS_EXT                            0xBB58	//47960 (C9HDCP_DVI)
    #define DVI1_HDCP_TBL_IRQ_INDEX                         0xBB5C	//47964 (C9HDCP_DVI)
    #define DVI1_HDCP_TBL_RD_INDEX                          0xBB60	//47968 (C9HDCP_DVI)
    #define DVI1_HDCP_TBL_RD_DATA                           0xBB64	//47972 (C9HDCP_DVI)
    #define DVI1_HDCP_UPSTREAM_CTRL                         0xBB80	//48000 (C9HDCP_DVI1_RPTR)
    #define DVI1_HDCP_UPSTREAM_STATUS                       0xBB84	//48004 (C9HDCP_DVI1_RPTR)
    #define DVI1_HDCP_BSTATUS                               0xBB88	//48008 (C9HDCP_DVI1_RPTR)
    #define DVI1_HDCP_TIMEOUT                               0xBB8C	//48012 (C9HDCP_DVI1_RPTR)
    #define DVI1_HDCP_TIMEBASE                              0xBB90	//48016 (C9HDCP_DVI1_RPTR)
    #define DVI1_HDCP_V0_0                                  0xBB94	//48020 (C9HDCP_DVI1_RPTR)
    #define DVI1_HDCP_V0_1                                  0xBB98	//48024 (C9HDCP_DVI1_RPTR)
    #define DVI1_HDCP_V0_2                                  0xBB9C	//48028 (C9HDCP_DVI1_RPTR)
    #define DVI1_HDCP_V0_3                                  0xBBA0	//48032 (C9HDCP_DVI1_RPTR)
    #define DVI1_HDCP_V0_4                                  0xBBA4	//48036 (C9HDCP_DVI1_RPTR)
    #define DVI1_HDCP_M0_0                                  0xBBA8	//48040 (C9HDCP_DVI1_RPTR)
    #define DVI1_HDCP_M0_1                                  0xBBAC	//48044 (C9HDCP_DVI1_RPTR)
    #define DVI1_HDCP_KSV_FIFO                              0xBBB0	//48048 (C9HDCP_DVI1_RPTR)
    #define DVI1_HDCP_KSV_FIFO_CTRL                         0xBBB4	//48052 (C9HDCP_DVI1_RPTR)
    #define DVI1_HDCP_KSV_FIFO_STS                          0xBBB8	//48056 (C9HDCP_DVI1_RPTR)
    #define DVI1_INST_SOFT_RESETS                           0xBC00	//48128 (C9DVI1_INSTRUMENT )
    #define DVI1_INST_HARD_RESETS                           0xBC04	//48132 (C9DVI1_INSTRUMENT)
    #define DVI1_HOST_CONTROL                               0xBC08	//48136 (C9DVI1_INSTRUMENT)
    #define DVI1_AFR_CONTROL                                0xBC0C	//48140 (C9DVI1_INSTRUMENT)
    #define DVI1_AFB_CONTROL                                0xBC10	//48144 (C9DVI1_INSTRUMENT)
    #define DVI1_INPUT_IRQ_MASK                             0xBC14	//48148 (C9DVI1_INSTRUMENT)
    #define DVI1_INPUT_IRQ_STATUS                           0xBC18	//48152 (C9DVI1_INSTRUMENT)
    #define DVI1_TEST_IRQ                                   0xBC1C	//48156 (C9DVI1_INSTRUMENT)
    #define DVI1_IFM_CLK_CONTROL                            0xBC24	//48164 (C9DVI1_INSTRUMENT)
    #define DVI1_INSTRUMENT_POLARITY_CONTROL                0xBC28	//48168 ()
    #define DVI1_IFM_CTRL                                   0xBC60	//48224 (C9DVI1_IFM)
    #define DVI1_IFM_WATCHDOG                               0xBC64	//48228 (C9DVI1_IFM)
    #define DVI1_IFM_HLINE                                  0xBC68	//48232 (C9DVI1_IFM)
    #define DVI1_IFM_CHANGE                                 0xBC6C	//48236 (C9DVI1_IFM)
    #define DVI1_IFM_HS_PERIOD                              0xBC70	//48240 (C9DVI1_IFM)
    #define DVI1_IFM_HS_PULSE                               0xBC74	//48244 (C9DVI1_IFM)
    #define DVI1_IFM_VS_PERIOD                              0xBC78	//48248 (C9DVI1_IFM)
    #define DVI1_IFM_VS_PULSE                               0xBC7C	//48252 (C9DVI1_IFM)
    #define DVI1_IFM_SPACE                                  0xBC80	//48256 (C9DVI1_IFM)
    #define DVI1_INPUT_CONTROL                              0xBCB0	//48304 (C9DVI1_IMD)
    #define DVI1_INPUT_HS_DELAY                             0xBCB4	//48308 (C9DVI1_IMD)
    #define DVI1_INPUT_VS_DELAY                             0xBCB8	//48312 (C9DVI1_IMD)
    #define DVI1_INPUT_H_ACT_START                          0xBCBC	//48316 (C9DVI1_IMD)
    #define DVI1_INPUT_H_ACT_WIDTH                          0xBCC0	//48320 (C9DVI1_IMD)
    #define DVI1_INPUT_V_ACT_START_ODD                      0xBCC4	//48324 (C9DVI1_IMD)
    #define DVI1_INPUT_V_ACT_START_EVEN                     0xBCC8	//48328 (C9DVI1_IMD)
    #define DVI1_INPUT_V_ACT_LENGTH                         0xBCCC	//48332 (C9DVI1_IMD)
    #define DVI1_INPUT_FREEZE_VIDEO                         0xBCD0	//48336 (C9DVI1_IMD)
    #define DVI1_INPUT_FLAGLINE                             0xBCD4	//48340 (C9DVI1_IMD)
    #define DVI1_INPUT_VLOCK_EVENT                          0xBCD8	//48344 (C9DVI1_IMD)
    #define DVI1_INPUT_FRAME_RESET_LINE                     0xBCDC	//48348 (C9DVI1_IMD)
    #define DVI1_INPUT_RFF_READY_LINE                       0xBCE0	//48352 (C9DVI1_IMD)
    #define DVI1_INPUT_HMEASURE_START                       0xBCE4	//48356 (C9DVI1_IMD)
    #define DVI1_INPUT_HMEASURE_WIDTH                       0xBCE8	//48360 (C9DVI1_IMD)
    #define DVI1_INPUT_VMEASURE_START                       0xBCEC	//48364 (C9DVI1_IMD)
    #define DVI1_INPUT_VMEASURE_LENGTH                      0xBCF0	//48368 (C9DVI1_IMD)
    #define DVI1_INPUT_IBD_CONTROL                          0xBCF4	//48372 (C9DVI1_IMD)
    #define DVI1_INPUT_IBD_HTOTAL                           0xBCF8	//48376 (C9DVI1_IMD)
    #define DVI1_INPUT_IBD_VTOTAL                           0xBCFC	//48380 (C9DVI1_IMD)
    #define DVI1_INPUT_IBD_HSTART                           0xBD00	//48384 (C9DVI1_IMD)
    #define DVI1_INPUT_IBD_HWIDTH                           0xBD04	//48388 (C9DVI1_IMD)
    #define DVI1_INPUT_IBD_VSTART                           0xBD08	//48392 (C9DVI1_IMD)
    #define DVI1_INPUT_IBD_VLENGTH                          0xBD0C	//48396 (C9DVI1_IMD)
    #define DVI1_INPUT_PIXGRAB_H                            0xBD10	//48400 (C9DVI1_IMD)
    #define DVI1_INPUT_PIXGRAB_V                            0xBD14	//48404 (C9DVI1_IMD)
    #define DVI1_INPUT_PIXGRAB_RED                          0xBD18	//48408 (C9DVI1_IMD)
    #define DVI1_INPUT_PIXGRAB_GRN                          0xBD1C	//48412 (C9DVI1_IMD)
    #define DVI1_INPUT_PIXGRAB_BLU                          0xBD20	//48416 (C9DVI1_IMD)
    #define DVI1_CRC_CTRL                                   0xBD44	//48452 (C9DVI1_PU)
    #define DVI1_CRC_ERR_STATUS                             0xBD48	//48456 (C9DVI1_PU)
    #define DVI1_CRC_RED                                    0xBD4C	//48460 (C9DVI1_PU)
    #define DVI1_CRC_GREEN                                  0xBD50	//48464 (C9DVI1_PU)
    #define DVI1_CRC_BLUE                                   0xBD54	//48468 (C9DVI1_PU)
    #define DVI1_HDCP_CTRL                                  0xBD60	//48480 (C9DVI1_PU)
    #define DUAL_DVI1_CTRL                                  0xBD64	//48484 (C9DUAL_DVI)
    #define DUAL_DVI1_IRQ_AFR_AFB_STATUS                    0xBD68	//48488 (C9DUAL_DVI)
    #define DUAL_DVI1_AUTO_DELAY_STATUS                     0xBD6C	//48492 (C9DUAL_DVI)
    #define DUAL_DVI1_DBG_CTRL                              0xBD70	//48496 (C9DUAL_DVI)
    #define AIP_CSYNC_CONTROL                               0x9700	//38656 (AIP)
    #define AIP_CSYNC_CONTROL2                              0x9702	//38658 (AIP)
    #define AIP_GLITCH_FILT_THRESH                          0x9704	//38660 (AIP)
    #define AIP_MISC_CTRL                                   0x9706	//38662 (AIP)
    #define AIP_HS_MASK                                     0x9708	//38664 (AIP)
    #define AIP_COAST_START                                 0x970A	//38666 (AIP)
    #define AIP_COAST_END                                   0x970C	//38668 (AIP)
    #define AIP_H_CLAMP_START                               0x970E	//38670 (AIP)
    #define AIP_H_CLAMP_END                                 0x9710	//38672 (AIP)
    #define AIP_V_CLAMPSTART                                0x9712	//38674 (AIP)
    #define AIP_V_CLAMPEND                                  0x9714	//38676 (AIP)
    #define AIP_SYNC_TIP_CTRL                               0x9716	//38678 (AIP)
    #define AIP_CSYNC_CONTROL3                              0x9718	//38680 (AIP)
    #define AIP_AOC_H_CLAMP_START                           0x971C	//38684 (AIP)
    #define AIP_AOC_H_CLAMP_WIDTH                           0x971E	//38686 (AIP)
    #define AIP_AOC_V_CLAMPSTART                            0x9720	//38688 (AIP)
    #define AIP_AOC_V_CLAMPEND                              0x9722	//38690 (AIP)
    #define AIP_HD_GFX_BUS_SWAP                             0x9724	//38692 (AIP)
    #define AIP_STG_VTOTAL                                  0x9726	//38694 (AIP)
    #define AFEDIG_CTRL0                                    0x973A	//38714 (ADC)
    #define AFEDIG_CTRL1                                    0x973C	//38716 (ADC)
    #define AFEDIG_FILTER_CTRL                              0x973E	//38718 (ADC)
    #define AFE_HDCLMP_CTRL                                 0x9740	//38720 (ADC)
    #define AFE_HDCLMP_IGAIN                                0x9742	//38722 (ADC)
    #define AFE_HDCLMP_RCGAIN                               0x9744	//38724 (ADC)
    #define AFE_HDCLMP_DGAIN                                0x9746	//38726 (ADC)
    #define AFE_HDCLMP_LVL_Y                                0x9748	//38728 (ADC)
    #define AFE_HDCLMP_LVL_C                                0x974A	//38730 (ADC)
    #define AFE_HDCLMP_ERR_LMT_HI                           0x974C	//38732 (ADC)
    #define AFE_HDCLMP_ERR_LMT_LO                           0x974E	//38734 (ADC)
    #define AFE_HDCLMP_FILT_BYPASS                          0x9750	//38736 (ADC)
    #define TEST_CLAMP_DATA_0                               0x9752	//38738 (ADC)
    #define TEST_CLAMP_DATA_1                               0x9754	//38740 (ADC)
    #define AOC_CTRL0                                       0x9770	//38768 (ADC)
    #define AOC_CTRL1                                       0x9772	//38770 (ADC)
    #define AOC_SAMPLE_PER_LINE                             0x9774	//38772 (ADC)
    #define AOC_RESERVE                                     0x9776	//38774 (ADC)
    #define AOC_RGB_CTRL                                    0x9778	//38776 (ADC)
    #define AOC_RESULT_A_OFFSET1                            0x977A	//38778 (ADC)
    #define AOC_RESULT_B_OFFSET1                            0x977C	//38780 (ADC)
    #define AOC_RESULT_C_OFFSET1                            0x977E	//38782 (ADC)
    #define AOC_RESULT_A_OFFSET2                            0x9780	//38784 (ADC)
    #define AOC_RESULT_B_OFFSET2                            0x9782	//38786 (ADC)
    #define AOC_RESULT_C_OFFSET2                            0x9784	//38788 (ADC)
    #define VIDEO_CLAMP_CONTROL_1                           0x978A	//38794 (ADC)
    #define AFE_HCLAMP_CTRL0                                0x978C	//38796 (ADC)
    #define AFE_HCLAMP_CTRL1                                0x978E	//38798 (ADC)
    #define AFE_PULLUP_CTRL                                 0x9790	//38800 (ADC)
    #define AFE_CLAMP_POLARITY                              0x9792	//38802 (ADC)
    #define AFE_DAC_CTRL1                                   0x9794	//38804 (ADC)
    #define AFE_CLAMP_DAC_RANGE                             0x9796	//38806 (ADC)
    #define ADC_MISC_CTRL0                                  0x9798	//38808 (ADC)
    #define ADC_CONTROL0                                    0x979A	//38810 (ADC)
    #define ADC_CONTROL1                                    0x979C	//38812 (ADC)
    #define ADC_A_OFFSET2                                   0x979E	//38814 (ADC)
    #define ADC_A_OFFSET1                                   0x97A0	//38816 (ADC)
    #define ADC_A_GAIN_0                                    0x97A2	//38818 (ADC)
    #define ADC_B_OFFSET2                                   0x97A4	//38820 (ADC)
    #define ADC_B_OFFSET1                                   0x97A6	//38822 (ADC)
    #define ADC_B_GAIN_0                                    0x97A8	//38824 (ADC)
    #define ADC_C_OFFSET2                                   0x97AA	//38826 (ADC)
    #define ADC_C_OFFSET1                                   0x97AC	//38828 (ADC)
    #define ADC_C_GAIN_0                                    0x97AE	//38830 (ADC)
    #define AFE_THA_CTRL_0                                  0x97B0	//38832 (ADC)
    #define AFE_THA_CTRL_1                                  0x97B2	//38834 (ADC)
    #define ADC_THA_CTRL_3                                  0x97B4	//38836 (ADC)
    #define ADC_FAS0                                        0x97B6	//38838 (ADC)
    #define ADC_FAS1                                        0x97B8	//38840 (ADC)
    #define ADC_TEST0                                       0x97BA	//38842 (ADC)
    #define ADC_TEST1_0                                     0x97BC	//38844 (ADC)
    #define ADC_TEST1_1                                     0x97BE	//38846 (ADC)
    #define ADC_TEST_SPARE1                                 0x97C0	//38848 (ADC)
    #define ADC_TEST_SPARE2                                 0x97C2	//38850 (ADC)
    #define ADC_TEST_SPARE3                                 0x97C4	//38852 (ADC)
    #define ADC_TESTDAC0                                    0x97C6	//38854 (ADC)
    #define ADC_TESTDAC1                                    0x97C8	//38856 (ADC)
    #define ANALOG_TESTMUX                                  0x97CA	//38858 (ADC)
    #define AIP_FORCE_MT                                    0x97CC	//38860 (ADC)
    #define AFE_ANALOG_CTRL1                                0x97CE	//38862 (ADC)
    #define ADC_BG_STATUS                                   0x97D0	//38864 (ADC)
    #define AIP_TRIM1                                       0x97D2	//38866 (ADC)
    #define AIP_ADC_PHASE                                   0x97D4	//38868 (ADC)
    #define ADC_DATA_SEL                                    0x97D6	//38870 (ADC)
    #define ADC_DATA                                        0x97D8	//38872 (ADC)
    #define ADC_FLAGS_0                                     0x97DA	//38874 (ADC)
    #define ADC_FLAGS_1                                     0x97DC	//38876 (ADC)
    #define ASE_CONTROL                                     0x97DE	//38878 (ADC)
    #define ASE_CONTROL_HS                                  0x97E0	//38880 (ADC)
    #define AIP_SPARE_00                                    0x97E2	//38882 (AIP)
    #define AIP_SPARE_01                                    0x97E4	//38884 (AIP)
    #define AIP_SPARE_02                                    0x97E6	//38886 (AIP)
    #define AIP_SPARE_03                                    0x97E8	//38888 (AIP)
    #define AIP_SPARE_04                                    0x97EA	//38890 (AIP)
    #define AIP_SPARE_05                                    0x97EC	//38892 (AIP)
    #define AIP_SPARE_06                                    0x97EE	//38894 (AIP)
    #define AIP_SPARE_07                                    0x97F0	//38896 (AIP)
    #define AIP_SPARE_08                                    0x97F2	//38898 (AIP)
    #define AIP_SPARE_09                                    0x97F4	//38900 (AIP)
    #define AIP_SPARE_10                                    0x97F6	//38902 (AIP)
    #define AIP_SPARE_11                                    0x97F8	//38904 (AIP)
    #define AIP_SPARE_12                                    0x97FA	//38906 (AIP)
    #define AIP_SPARE_13                                    0x97FC	//38908 (AIP)
    #define AIP_SPARE_14                                    0x97FE	//38910 (AIP)
    #define DIP_CONFIG_CTRL                                 0xCAE0	//51936 (DIP)
    #define DIP_MAIN_CTRL                                   0xCAE2	//51938 (DIP)
    #define DIP_MAIN_CTRL2                                  0xCAE4	//51940 (DIP)
    #define DIP_MAIN_MAP0                                   0xCAE6	//51942 (DIP)
    #define DIP_MAIN_MAP1                                   0xCAE8	//51944 (DIP)
    #define DIP_MAIN_MAP2                                   0xCAEA	//51946 (DIP)
    #define DIP_MAIN_MAP3                                   0xCAEC	//51948 (DIP)
    #define DIP_MAIN_MAP4                                   0xCAEE	//51950 (DIP)
    #define DIP_MAIN_MAP5                                   0xCAF0	//51952 (DIP)
    #define DIP_MAIN_MAP6                                   0xCAF2	//51954 (DIP)
    #define DIP_MAIN_MAP7                                   0xCAF4	//51956 (DIP)
    #define DIP_MAIN_MAP8                                   0xCAF6	//51958 (DIP)
    #define DIP_MAIN_MAP9                                   0xCAF8	//51960 (DIP)
    #define DIP_MAIN_MAP10                                  0xCAFA	//51962 (DIP)
    #define DIP_MAIN_MAP11                                  0xCAFC	//51964 (DIP)
    #define DIP_MAIN_CTRL_MAP0                              0xCAFE	//51966 (DIP)
    #define DIP_MAIN_CTRL_MAP1                              0xCB00	//51968 (DIP)
    #define DIP_PIP_CTRL                                    0xCB02	//51970 (DIP)
    #define DIP_PIP_CTRL2                                   0xCB04	//51972 (DIP)
    #define DIP_PIP_MAP0                                    0xCB06	//51974 (DIP)
    #define DIP_PIP_MAP1                                    0xCB08	//51976 (DIP)
    #define DIP_PIP_MAP2                                    0xCB0A	//51978 (DIP)
    #define DIP_PIP_MAP3                                    0xCB0C	//51980 (DIP)
    #define DIP_PIP_MAP4                                    0xCB0E	//51982 (DIP)
    #define DIP_PIP_MAP5                                    0xCB10	//51984 (DIP)
    #define DIP_PIP_MAP6                                    0xCB12	//51986 (DIP)
    #define DIP_PIP_MAP7                                    0xCB14	//51988 (DIP)
    #define DIP_PIP_MAP8                                    0xCB16	//51990 (DIP)
    #define DIP_PIP_MAP9                                    0xCB18	//51992 (DIP)
    #define DIP_PIP_MAP10                                   0xCB1A	//51994 (DIP)
    #define DIP_PIP_MAP11                                   0xCB1C	//51996 (DIP)
    #define DIP_PIP_CTRL_MAP0                               0xCB1E	//51998 (DIP)
    #define DIP_PIP_CTRL_MAP1                               0xCB20	//52000 (DIP)
    #define DIP_CSYNC_CONTROL                               0xCB22	//52002 (DIP)
    #define DIP_CSYNC_CONTROL2                              0xCB24	//52004 (DIP)
    #define DIP_GLITCH_FILT_THRESH                          0xCB26	//52006 (DIP)
    #define DIP_HS_MASK                                     0xCB28	//52008 (DIP)
    #define DIP_COAST_START                                 0xCB2A	//52010 (DIP)
    #define DIP_COAST_END                                   0xCB2C	//52012 (DIP)
    #define DIP_H_CLAMP_START                               0xCB2E	//52014 (DIP)
    #define DIP_H_CLAMP_WIDTH                               0xCB30	//52016 (DIP)
    #define DIP_V_CLAMPSTART                                0xCB32	//52018 (DIP)
    #define DIP_V_CLAMPEND                                  0xCB34	//52020 (DIP)
    #define DIP_VBI_CTRL1                                   0xCB36	//52022 (DIP)
    #define DIP_VBI_CTRL2                                   0xCB38	//52024 (DIP)
    #define DIP_VBI_WC_RAW                                  0xCB3A	//52026 (DIP)
    #define DIP_SPARE                                       0xCB3C	//52028 (DIP)
    #define I2S_IN_CTRL                                     0xDD00	//56576 (AUDIO)
    #define I2S_IN_BCLK_DETECT_MAX                          0xDD02	//56578 (AUDIO)
    #define I2S_IN_WCLK_DETECT_MAX                          0xDD04	//56580 (AUDIO)
    #define I2S_IN_SAMP_FREQ                                0xDD06	//56582 (AUDIO)
    #define I2S_IN_WORD_LENGTH                              0xDD08	//56584 (AUDIO)
    #define I2S_IN_CH_RELOC                                 0xDD0A	//56586 (AUDIO)
    #define I2S_IN_SAMP_FREQ_THRESH                         0xDD0C	//56588 (AUDIO)
    #define SPDIF_IN_CTRL0                                  0xDD0E	//56590 (AUDIO)
    #define SPDIF_IN_CTRL1                                  0xDD10	//56592 (AUDIO)
    #define SPDIF_IN_SAMP_FREQ                              0xDD12	//56594 (AUDIO)
    #define SPDIF_IN_DETECT_MAX                             0xDD14	//56596 (AUDIO)
    #define SPDIF_IPA_SAMP_FREQ_THRESH                      0xDD16	//56598 (AUDIO)
    #define SPDIF_IN_CH_STATUS0                             0xDD18	//56600 (AUDIO)
    #define SPDIF_IN_CH_STATUS1                             0xDD1A	//56602 (AUDIO)
    #define SPDIF_IN_CH_STATUS2                             0xDD1C	//56604 (AUDIO)
    #define SPDIF_IN_CH_STATUS3                             0xDD1E	//56606 (AUDIO)
    #define SPDIF_IN_CH_STATUS4                             0xDD20	//56608 (AUDIO)
    #define SPDIF_IN_CH_STATUS5                             0xDD22	//56610 (AUDIO)
    #define SPDIF_IN_CH_STATUS6                             0xDD24	//56612 (AUDIO)
    #define SPDIF_IN_CH_STATUS7                             0xDD26	//56614 (AUDIO)
    #define SPDIF_IN_CH_STATUS8                             0xDD28	//56616 (AUDIO)
    #define SPDIF_IN_CH_STATUS9                             0xDD2A	//56618 (AUDIO)
    #define SPDIF_IN_CH_STATUS10                            0xDD2C	//56620 (AUDIO)
    #define SPDIF_IN_CH_STATUS11                            0xDD2E	//56622 (AUDIO)
    #define AUDIO_DAC_CTRL0                                 0xDD70	//56688 (AUDIO)
    #define AUDIO_DAC_CTRL1                                 0xDD72	//56690 (AUDIO)
    #define AUDIO_DAC_CTRL2                                 0xDD74	//56692 (AUDIO)
    #define AUDIO_DAC_MUX_CTRL                              0xDD76	//56694 (AUDIO)
    #define AUDIO_DAC_ANTI_POP_CTRL                         0xDD78	//56696 (AUDIO)
    #define AUDIO_DAC_OUTPUT_STDBY_CTRL                     0xDD7A	//56698 (AUDIO)
    #define AUDIO_DAC_STATUS                                0xDD7C	//56700 (AUDIO)
    #define AUDIO_DAC_OUTPUT_SEL                            0xDD7E	//56702 (AUDIO)
    #define AUDIO_DAC_TEST_DATA                             0xDD80	//56704 (AUDIO)
    #define AUDIO_DAC_TEST_DATA_VALID                       0xDD82	//56706 (AUDIO)
    #define AUDIO_DAC_TPG_CONTROL                           0xDD84	//56708 (AUDIO)
    #define AUDIO_DAC_RAMP_START_VALUE                      0xDD86	//56710 (AUDIO)
    #define AUDIO_DAC_RAMP_END_VALUE                        0xDD88	//56712 (AUDIO)
    #define AUDIO_DAC_RAMP_STEP_VALUE                       0xDD8A	//56714 (AUDIO)
    #define AUDIO_OI2S_SRC_SEL                              0xDD8C	//56716 (AUDIO)
    #define AUDIO_OSPDIF_SRC_SEL                            0xDD8E	//56718 (AUDIO)
    #define AUDIO_DPTX_SRC_SEL                              0xDD90	//56720 (AUDIO)
    #define AUD_TPG_CTRL                                    0xDD92	//56722 (AUDIO)
    #define AUD_TPG_RATE                                    0xDD94	//56724 (AUDIO)
    #define AUD_TPG_USER_VALUE_0                            0xDD96	//56726 (AUDIO)
    #define AUD_TPG_USER_VALUE_1                            0xDD98	//56728 (AUDIO)
    #define AUD_TPG_BITCLK_CONTROL                          0xDD9A	//56730 (AUDIO)
    #define COMMON_BUS_IF_CTRL                              0xDD9C	//56732 (AUDIO)
    #define I2S_DIG_OUT_CLK_EN_CFG                          0xDD9E	//56734 (AUDIO)
    #define I2S_OCLK_PHASE_ADJ                              0xDDA0	//56736 (AUDIO)
    #define SPDIF_DIG_OUT_CLK_EN_CFG                        0xDDA2	//56738 (AUDIO)
    #define SPDIF_OCLK_PHASE_ADJ                            0xDDA4	//56740 (AUDIO)
    #define DIG_AUDIO_BYPASS_CTRL                           0xDDA6	//56742 (AUDIO)
    #define AUDIO_TEST_BUS_SEL                              0xDDA8	//56744 (AUDIO)
    #define I2S0_OUT_CTRL                                   0xDDAA	//56746 (AUDIO)
    #define I2S0_OUT_DLY                                    0xDDAC	//56748 (AUDIO)
    #define I2S1_OUT_CTRL                                   0xDDAE	//56750 (AUDIO)
    #define SPDIF_OUT_CTRL                                  0xDDB4	//56756 (AUDIO)
    #define SPDIF_OUT_CH_INFO_CTRL                          0xDDB6	//56758 (AUDIO)
    #define SPDIF_OUT_CHSTS_0                               0xDDB8	//56760 (AUDIO)
    #define SPDIF_OUT_CHSTS_1                               0xDDBA	//56762 (AUDIO)
    #define SPDIF_OUT_CHSTS_2                               0xDDBC	//56764 (AUDIO)
    #define AUDIO_RSVR_0                                    0xDDBE	//56766 (AUDIO)
    #define AUDIO_RSVR_1                                    0xDDC0	//56768 (AUDIO)
    #define AUDIO_RSVR_2                                    0xDDC2	//56770 (AUDIO)
    #define AUDIO_RSVR_3                                    0xDDC4	//56772 (AUDIO)
    #define DIG_AUDIO_EVENT_STATUS                          0xDDC6	//56774 (AUDIO)
    #define DIG_AUDIO_INTR_STATUS                           0xDDC8	//56776 (AUDIO)
    #define AUTO_MUTE1_CTRL                                 0xDDCA	//56778 (AUDIO)
    #define AUTO_MUTE1_CONFIG                               0xDDCC	//56780 (AUDIO)
    #define AUTO_MUTE2_CTRL                                 0xDDCE	//56782 (AUDIO)
    #define AUTO_MUTE2_CONFIG                               0xDDD0	//56784 (AUDIO)
    #define DAU_DMIX_CTRL                                   0xDDD2	//56786 (AUDIO)
    #define DAU_DMIX_CH0_COEFF_0                            0xDDD4	//56788 (AUDIO)
    #define DAU_DMIX_CH0_COEFF_1                            0xDDD6	//56790 (AUDIO)
    #define DAU_DMIX_CH1_COEFF_0                            0xDDD8	//56792 (AUDIO)
    #define DAU_DMIX_CH1_COEFF_1                            0xDDDA	//56794 (AUDIO)
    #define DAU_DMIX_LCH2_COEFF_0                           0xDDDC	//56796 (AUDIO)
    #define DAU_DMIX_LCH2_COEFF_1                           0xDDDE	//56798 (AUDIO)
    #define DAU_DMIX_RCH2_COEFF_0                           0xDDE0	//56800 (AUDIO)
    #define DAU_DMIX_RCH2_COEFF_1                           0xDDE2	//56802 (AUDIO)
    #define DAU_DMIX_LCH3_COEFF_0                           0xDDE4	//56804 (AUDIO)
    #define DAU_DMIX_LCH3_COEFF_1                           0xDDE6	//56806 (AUDIO)
    #define DAU_DMIX_RCH3_COEFF_0                           0xDDE8	//56808 (AUDIO)
    #define DAU_DMIX_RCH3_COEFF_1                           0xDDEA	//56810 (AUDIO)
    #define DAU_DMIX_LCH4_COEFF_0                           0xDDEC	//56812 (AUDIO)
    #define DAU_DMIX_LCH4_COEFF_1                           0xDDEE	//56814 (AUDIO)
    #define DAU_DMIX_RCH4_COEFF_0                           0xDDF0	//56816 (AUDIO)
    #define DAU_DMIX_RCH4_COEFF_1                           0xDDF2	//56818 (AUDIO)
    #define DAU_DMIX_LCH5_COEFF_0                           0xDDF4	//56820 (AUDIO)
    #define DAU_DMIX_LCH5_COEFF_1                           0xDDF6	//56822 (AUDIO)
    #define DAU_DMIX_RCH5_COEFF_0                           0xDDF8	//56824 (AUDIO)
    #define DAU_DMIX_RCH5_COEFF_1                           0xDDFA	//56826 (AUDIO)
    #define DAU_DMIX_LCH6_COEFF_0                           0xDDFC	//56828 (AUDIO)
    #define DAU_DMIX_LCH6_COEFF_1                           0xDDFE	//56830 (AUDIO)
    #define DAU_DMIX_RCH6_COEFF_0                           0xDE00	//56832 (AUDIO)
    #define DAU_DMIX_RCH6_COEFF_1                           0xDE02	//56834 (AUDIO)
    #define DAU_DMIX_LCH7_COEFF_0                           0xDE04	//56836 (AUDIO)
    #define DAU_DMIX_LCH7_COEFF_1                           0xDE06	//56838 (AUDIO)
    #define DAU_DMIX_RCH7_COEFF_0                           0xDE08	//56840 (AUDIO)
    #define DAU_DMIX_RCH7_COEFF_1                           0xDE0A	//56842 (AUDIO)
    #define DAU_DMIX_RAMP_PERIOD                            0xDE0C	//56844 (AUDIO)
    #define AUDIO_OUTPUT_SEL                                0xDE0E	//56846 (AUDIO)
    #define GTC_I2S_AUDIO_CONTROL0                          0xDE10	//56848 (AUDIO)
    #define GTC_I2S_AUDIO_CONTROL1                          0xDE12	//56850 (AUDIO)
    #define GTC_SPDIF_AUDIO_CONTROL0                        0xDE14	//56852 (AUDIO)
    #define GTC_SPDIF_AUDIO_CONTROL1                        0xDE16	//56854 (AUDIO)
    #define AVS_CTRL                                        0xA950	//43344 (AVS)
    #define DELAY                                           0xA954	//43348 (AVS)
    #define MUTE_CONTROL                                    0xA958	//43352 (AVS)
    #define SKIP_REPEAT_CONTROL                             0xA95C	//43356 (AVS)
    #define AVS_STATUS                                      0xA960	//43360 (AVS)
    #define AVS_MISC_CTRL                                   0xA964	//43364 (AVS)
    #define AVS_GTC_WR_MON                                  0xA968	//43368 (AVS)
    #define AVS_WS_SEL_CTRL                                 0xA96C	//43372 (AVS)
    #define MIFM_CTRL                                       0xD060	//53344 (IFM)
    #define MIFM_WATCHDOG                                   0xD062	//53346 (IFM)
    #define MIFM_HLINE                                      0xD064	//53348 (IFM)
    #define MIFM_CHANGE                                     0xD066	//53350 (IFM)
    #define MIFM_HS_PERIOD                                  0xD068	//53352 (IFM)
    #define MIFM_HS_PULSE                                   0xD06A	//53354 (IFM)
    #define MIFM_VS_PERIOD                                  0xD06C	//53356 (IFM)
    #define MIFM_VS_PULSE                                   0xD06E	//53358 (IFM)
    #define MIFM_SPACE                                      0xD070	//53360 (IFM)
    #define M_CLKMEAS_CONTROL                               0xD072	//53362 (IFM)
    #define M_CLKMEAS_SETTINGS                              0xD074	//53364 (IFM)
    #define M_CLKMEAS_RESULT                                0xD076	//53366 (HOST_SP)
    #define PIFM_CTRL                                       0xD078	//53368 (IFM)
    #define PIFM_WATCHDOG                                   0xD07A	//53370 (IFM)
    #define PIFM_HLINE                                      0xD07C	//53372 (IFM)
    #define PIFM_CHANGE                                     0xD07E	//53374 (IFM)
    #define PIFM_HS_PERIOD                                  0xD080	//53376 (IFM)
    #define PIFM_HS_PULSE                                   0xD082	//53378 (IFM)
    #define PIFM_VS_PERIOD                                  0xD084	//53380 (IFM)
    #define PIFM_VS_PULSE                                   0xD086	//53382 (IFM)
    #define PIFM_SPACE                                      0xD088	//53384 (IFM)
    #define P_CLKMEAS_CONTROL                               0xD08A	//53386 (IFM)
    #define P_CLKMEAS_SETTINGS                              0xD08C	//53388 (IFM)
    #define P_CLKMEAS_RESULT                                0xD08E	//53390 (HOST_SP)
    #define IFMC_CTRL                                       0xD0BA	//53434 (IFM)
    #define IFMC_WATCHDOG                                   0xD0BC	//53436 (IFM)
    #define IFMC_HLINE                                      0xD0BE	//53438 (IFM)
    #define IFMC_CHANGE                                     0xD0C0	//53440 (IFM)
    #define IFMC_HS_PERIOD                                  0xD0C2	//53442 (IFM)
    #define IFMC_HS_PULSE                                   0xD0C4	//53444 (IFM)
    #define IFMC_VS_PERIOD                                  0xD0C6	//53446 (IFM)
    #define IFMC_VS_PULSE                                   0xD0C8	//53448 (IFM)
    #define IFMC_SPACE                                      0xD0CA	//53450 (IFM)
    #define IFMC_STATUS                                     0xD0CC	//53452 (HOST_SP)
    #define IFM_SPARE1                                      0xD0CE	//53454 (IFM)
    #define IFM_SPARE2                                      0xD0D0	//53456 (IFM)
    #define PIX_CR_CONTROL                                  0xBE90	//48784 (PIX_CR)
    #define PIX_CR_STATUS                                   0xBE94	//48788 (PIX_CR)
    #define PIX_CR_H_START                                  0xBE98	//48792 (PIX_CR)
    #define PIX_CR_WIDTH                                    0xBE9C	//48796 (PIX_CR)
    #define PIX_CR_V_START                                  0xBEA0	//48800 (PIX_CR)
    #define PIX_CR_LENGTH                                   0xBEA4	//48804 (PIX_CR)
    #define PIX_CR_FRACT_INC                                0xBEA8	//48808 (PIX_CR)
    #define PIX_CR_Y_REGION_SIZE                            0xBEAC	//48812 (PIX_CR)
    #define PIX_CR_Y_REGION_GAP                             0xBEB0	//48816 (PIX_CR)
    //      Reserved                                        0xBEB4
    #define PIX_CR_WORDS_TO_DUMP                            0xBEB8	//48824 (PIX_CR)
    #define PIX_CR_BUFFER_START                             0xBEBC	//48828 (PIX_CR)
    #define PIX_CR_BUFFER_MAX                               0xBEC0	//48832 (PIX_CR)
    #define PIX_CR_RED_INPUT_CFG                            0xBEC4	//48836 (PIX_CR)
    #define PIX_CR_GRN_INPUT_CFG                            0xBEC8	//48840 (PIX_CR)
    #define PIX_CR_BLU_INPUT_CFG                            0xBECC	//48844 (PIX_CR)
    #define PIX_CR_DATA0                                    0xBED0	//48848 (PIX_CR)
    #define PIX_CR_ACC_IPSEL0                               0xBED4	//48852 (PIX_CR)
    #define PIX_CR_CNTR_MOD0                                0xBED8	//48856 (PIX_CR)
    #define PIX_CR_ACC_CTRL0                                0xBEDC	//48860 (PIX_CR)
    #define PIX_CR_CNTR_MOD1                                0xBEE0	//48864 (PIX_CR)
    #define PIX_CR_ACC_CTRL1                                0xBEE4	//48868 (PIX_CR)
    #define PIX_CR_CNTR_MOD2                                0xBEE8	//48872 (PIX_CR)
    #define PIX_CR_ACC_CTRL2                                0xBEEC	//48876 (PIX_CR)
    #define PIX_CR_CNTR_MOD3                                0xBEF0	//48880 (PIX_CR)
    #define PIX_CR_ACC_CTRL3                                0xBEF4	//48884 (PIX_CR)
    #define PIX_CR_ACC_DATA                                 0xBEF8	//48888 (PIX_CR)
    #define PIX_CR_ARITH_CTRL0                              0xBEFC	//48892 (PIX_CR)
    #define PIX_CR_ARITH_CTRL1                              0xBF00	//48896 (PIX_CR)
    #define PIX_CR_DATA1                                    0xBF04	//48900 (PIX_CR)
    #define PIX_CR_DATA2                                    0xBF08	//48904 (PIX_CR)
    #define PIX_CR_STG_LGC0_FLAG0                           0xBF0C	//48908 (PIX_CR)
    #define PIX_CR_STG_LGC0_FLAG1                           0xBF10	//48912 (PIX_CR)
    #define PIX_CR_STG_LGC0_FLAG2                           0xBF14	//48916 (PIX_CR)
    #define PIX_CR_STG_LGC0_CTRL                            0xBF18	//48920 (PIX_CR)
    #define PIX_CR_STG_LGC1_FLAG0                           0xBF1C	//48924 (PIX_CR)
    #define PIX_CR_STG_LGC1_FLAG1                           0xBF20	//48928 (PIX_CR)
    #define PIX_CR_STG_LGC1_FLAG2                           0xBF24	//48932 (PIX_CR)
    #define PIX_CR_STG_LGC1_CTRL                            0xBF28	//48936 (PIX_CR)
    #define PIX_CR_STG_LGC2_FLAG0                           0xBF2C	//48940 (PIX_CR)
    #define PIX_CR_STG_LGC2_FLAG1                           0xBF30	//48944 (PIX_CR)
    #define PIX_CR_STG_LGC2_FLAG2                           0xBF34	//48948 (PIX_CR)
    #define PIX_CR_STG_LGC2_CTRL                            0xBF38	//48952 (PIX_CR)
    #define PIX_CR_ARITH0_LUT                               0xBF3C	//48956 (PIX_CR)
    #define PIX_CR_ARITH1_LUT                               0xBF40	//48960 (PIX_CR)
    #define PIX_CR_ARITH2_LUT                               0xBF44	//48964 (PIX_CR)
    #define PIX_CR_ARITH3_LUT                               0xBF48	//48968 (PIX_CR)
    #define PIX_CR_ARITH4_LUT                               0xBF4C	//48972 (PIX_CR)
    #define PIX_CR_ARITH5_LUT                               0xBF50	//48976 (PIX_CR)
    #define PIX_CR_ARITH6_LUT                               0xBF54	//48980 (PIX_CR)
    #define PIX_CR_ARITH7_LUT                               0xBF58	//48984 (PIX_CR)
    #define PIX_CR_ARITH8_LUT                               0xBF5C	//48988 (PIX_CR)
    #define PIX_CR_ACC_LGC_PFLAG0                           0xBF60	//48992 (PIX_CR)
    #define PIX_CR_ACC_LGC_PFLAG1                           0xBF64	//48996 (PIX_CR)
    #define PIX_CR_ACC_LGC_PFLAG2                           0xBF68	//49000 (PIX_CR)
    #define PIX_CR_ACC_LGC_STATE                            0xBF6C	//49004 (PIX_CR)
    #define PIX_CR_ACC_LGC_CTRL0                            0xBF70	//49008 (PIX_CR)
    #define PIX_CR_ACC_LGC_CTRL1                            0xBF74	//49012 (PIX_CR)
    #define PIX_CR_ACC_LGC_CTRL2                            0xBF78	//49016 (PIX_CR)
    #define PIX_CR_ACC_LGC_CTRL3                            0xBF7C	//49020 (PIX_CR)
    #define PIX_CR_ACC_LGC_PREV_FLOP_EN0                    0xBF80	//49024 (PIX_CR)
    #define PIX_CR_ACC_LGC_PREV_FLOP_EN1                    0xBF84	//49028 (PIX_CR)
    #define PIX_CR_ACC_LGC_PREV_FLOP_EN2                    0xBF88	//49032 (PIX_CR)
    #define PIX_CR_ACC_LGC_PREV_FLOP_EN3                    0xBF8C	//49036 (PIX_CR)
    #define PIX_CR_ACC_LGC_FLAGSIN01_0                      0xBF90	//49040 (PIX_CR)
    #define PIX_CR_ACC_LGC_FLAGSIN23_0                      0xBF94	//49044 (PIX_CR)
    #define PIX_CR_ACC_LGC_FLAGSIN01_1                      0xBF98	//49048 (PIX_CR)
    #define PIX_CR_ACC_LGC_FLAGSIN23_1                      0xBF9C	//49052 (PIX_CR)
    #define PIX_CR_ACC_LGC_FLAGSIN01_2                      0xBFA0	//49056 (PIX_CR)
    #define PIX_CR_ACC_LGC_FLAGSIN23_2                      0xBFA4	//49060 (PIX_CR)
    #define PIX_CR_ACC_LGC_FLAGSIN01_3                      0xBFA8	//49064 (PIX_CR)
    #define PIX_CR_ACC_LGC_FLAGSIN23_3                      0xBFAC	//49068 (PIX_CR)
    #define PIX_CR_ACC_LGC_STATEFLOP_0                      0xBFB0	//49072 (PIX_CR)
    #define PIX_CR_ACC_LGC_STATEFLOP_1                      0xBFB4	//49076 (PIX_CR)
    #define PIX_CR_HOR_FILT_COEFF_0                         0xBFB8	//49080 (PIX_CR)
    #define PIX_CR_HOR_FILT_COEFF_1                         0xBFBC	//49084 (PIX_CR)
    #define PIX_CR_HOR_FILT_COEFF_2                         0xBFC0	//49088 (PIX_CR)
    #define PIX_CR_HOR_FILT_COEFF_3                         0xBFC4	//49092 (PIX_CR)
    #define PIX_CR_HOR_FILT_COEFF_4                         0xBFC8	//49096 (PIX_CR)
    #define PIX_CR_HOR_FILT_CORING_THRESH_RED               0xBFCC	//49100 (PIX_CR)
    #define PIX_CR_HOR_FILT_CORING_THRESH_GRN               0xBFD0	//49104 (PIX_CR)
    #define PIX_CR_HOR_FILT_CORING_THRESH_BLU               0xBFD4	//49108 (PIX_CR)
    #define PIX_CR_REVISION                                 0xBFD8	//49112 (PIX_CR)
    #define ICP_CTRL                                        0xBFDC	//49116 (PIX_CR)
    #define PIX_CR_SPARE                                    0xBFE0	//49120 (PIX_CR)
    #define INST_AUTO_CTRL                                  0xC856	//51286 (HOST_SP)
    #define INST_AUTO_STATUS                                0xC858	//51288 (HOST_SP)
    #define INST_AUTO_THRESH                                0xC85A	//51290 (HOST)
    #define INST_AUTO_FRACT_INC                             0xC85C	//51292 (HOST)
    #define INST_AUTO_BUFFER_START                          0xC85E	//51294 (HOST)
    #define INST_AUTO_Y_REGION_SIZE                         0xC860	//51296 (HOST)
    #define INST_AUTO_BUFFER_MAX                            0xC862	//51298 (HOST)
    #define IMP_SOURCE                                      0xCC80	//52352 (HOST)
    #define IMP_CONTROL                                     0xCC82	//52354 (IMP)
    //      Reserved                                        0xCC84
    #define IMP_CSC_CTRL                                    0xCC86	//52358 (IMP)
    #define IMP_IN_OFFSET1                                  0xCC88	//52360 (IMP)
    #define IMP_IN_OFFSET2                                  0xCC8A	//52362 (IMP)
    #define IMP_IN_OFFSET3                                  0xCC8C	//52364 (IMP)
    #define IMP_MULT_COEF11                                 0xCC8E	//52366 (IMP)
    #define IMP_MULT_COEF12                                 0xCC90	//52368 (IMP)
    #define IMP_MULT_COEF13                                 0xCC92	//52370 (IMP)
    #define IMP_MULT_COEF21                                 0xCC94	//52372 (IMP)
    #define IMP_MULT_COEF22                                 0xCC96	//52374 (IMP)
    #define IMP_MULT_COEF23                                 0xCC98	//52376 (IMP)
    #define IMP_MULT_COEF31                                 0xCC9A	//52378 (IMP)
    #define IMP_MULT_COEF32                                 0xCC9C	//52380 (IMP)
    #define IMP_MULT_COEF33                                 0xCC9E	//52382 (IMP)
    #define IMP_OUT_OFFSET1                                 0xCCA0	//52384 (IMP)
    #define IMP_OUT_OFFSET2                                 0xCCA2	//52386 (IMP)
    #define IMP_OUT_OFFSET3                                 0xCCA4	//52388 (IMP)
    #define IMP_HS_DELAY                                    0xCCD8	//52440 (IMP)
    #define IMP_VS_DELAY                                    0xCCDA	//52442 (IMP)
    #define IMP_H_ACT_START                                 0xCCDC	//52444 (IMP)
    #define IMP_H_ACT_WIDTH                                 0xCCDE	//52446 (IMP)
    #define IMP_V_ACT_START_ODD                             0xCCE0	//52448 (IMP)
    #define IMP_V_ACT_START_EVEN                            0xCCE2	//52450 (IMP)
    #define IMP_V_ACT_LENGTH                                0xCCE4	//52452 (IMP)
    #define IMP_FREEZE_VIDEO                                0xCCE6	//52454 (IMP)
    #define IMP_FLAGLINE                                    0xCCE8	//52456 (IMP)
    #define IMP_VLOCK_EVENT                                 0xCCEA	//52458 (IMP)
    #define IMP_FRAME_RESET_LINE                            0xCCEC	//52460 (IMP)
    #define IMP_RFF_READY_LINE                              0xCCEE	//52462 (IMP)
    #define IMP_TRID_CONTROL                                0xCEDE	//52958 (IMP)
    #define TRID_CTRL                                       0xA870	//43120 (TRID)
    #define TRID_VBACK                                      0xA874	//43124 (TRID)
    #define TRID_VFRONT                                     0xA878	//43128 (TRID)
    #define TRID_VSYNC                                      0xA87C	//43132 (TRID)
    #define TRID_VACT                                       0xA880	//43136 (TRID)
    #define TRID_VACT_SP                                    0xA884	//43140 (TRID)
    #define TRID_HBACK                                      0xA888	//43144 (TRID)
    #define TRID_HFRONT                                     0xA88C	//43148 (TRID)
    #define TRID_HSYNC                                      0xA890	//43152 (TRID)
    #define TRID_HACT                                       0xA894	//43156 (TRID)
    #define TRID_CONTROL                                    0xA898	//43160 (TRID)
    #define TRID_STATUS                                     0xA89C	//43164 (TRID)
    #define MOTION_PROC_CTRL                                0xCCF0	//52464 (IMP)
    #define AFM_THRESH_RS                                   0xCCF2	//52466 (IMP)
    #define AFM_HSTART                                      0xCCF4	//52468 (IMP)
    #define AFM_HCOUNT                                      0xCCF6	//52470 (IMP)
    #define AFM_VSTART                                      0xCCF8	//52472 (IMP)
    #define AFM_VCOUNT                                      0xCCFA	//52474 (IMP)
    #define AFM_R_hi                                        0xCCFC	//52476 (IMP)
    #define AFM_R_lo                                        0xCCFE	//52478 (IMP)
    #define AFM_S_hi                                        0xCD00	//52480 (IMP)
    #define AFM_S_lo                                        0xCD02	//52482 (IMP)
    #define AFM_MODE_CTRL                                   0xCD04	//52484 (MC)
    #define AFM_22_CTRL1                                    0xCD06	//52486 (IMP)
    #define AFM_22_CTRL2                                    0xCD08	//52488 (IMP)
    #define AFM_22_MOTION                                   0xCD0A	//52490 (IMP)
    #define MADI_QUANT_THRESH0                              0xCD0C	//52492 (IMP)
    #define MADI_QUANT_THRESH1                              0xCD0E	//52494 (IMP)
    #define MADI_QUANT_THRESH2                              0xCD10	//52496 (IMP)
    #define MADI_GAIN                                       0xCD12	//52498 (IMP)
    #define MADI_EXT_NOISE                                  0xCD14	//52500 (IMP)
    #define MADI_INT_NOISE                                  0xCD16	//52502 (IMP)
    #define MADI_CTRL                                       0xCD18	//52504 (IMP)
    #define MADI_FILTER_CTRL1                               0xCD1A	//52506 (IMP)
    #define MADI_FILTER_CTRL2                               0xCD1C	//52508 (IMP)
    #define MADI_FILTER_CTRL3                               0xCD1E	//52510 (IMP)
    #define MADI_FILTER_CTRL4                               0xCD20	//52512 (IMP)
    #define MADI_FILTER_CTRL5                               0xCD22	//52514 (IMP)
    #define MADI_FILTER_CTRL6                               0xCD24	//52516 (IMP)
    #define MADI_FILTER_CTRL7                               0xCD26	//52518 (IMP)
    #define MADI_FILTER_CTRL8                               0xCD28	//52520 (IMP)
    #define MADI_FILTER_CTRL9                               0xCD2A	//52522 (IMP)
    #define MADI_FILTER_CTRL10                              0xCD2C	//52524 (IMP)
    #define MADI_FILTER_CTRL11                              0xCD2E	//52526 (IMP)
    #define MADI_FILTER_CTRL12                              0xCD30	//52528 (IMP)
    #define MADI_FILTER_CTRL13                              0xCD32	//52530 (IMP)
    #define MADI_FILTER_CTRL14                              0xCD34	//52532 (IMP)
    #define MADI_FILTER_CTRL15                              0xCD36	//52534 (IMP)
    #define MADI_FILTER_CTRL16                              0xCD38	//52536 (IMP)
    #define MADI_FILTER_CTRL17                              0xCD3A	//52538 (IMP)
    #define MADI_FILTER_CTRL18                              0xCD3C	//52540 (IMP)
    #define MADI_FILTER_CTRL19                              0xCD3E	//52542 (IMP)
    #define MADI_FILTER_CTRL20                              0xCD40	//52544 (IMP)
    #define MADI_FILTER_CTRL21                              0xCD42	//52546 (IMP)
    #define MADI_FILTER_CTRL22                              0xCD44	//52548 (IMP)
    #define MADI_FILTER_CTRL23                              0xCD46	//52550 (IMP)
    #define MADI_FILTER_CTRL24                              0xCD48	//52552 (IMP)
    #define MADI_FILTER_CTRL25                              0xCD4A	//52554 (IMP)
    #define MADI_FILTER_CTRL26                              0xCD4C	//52556 (IMP)
    #define MADI_NOISE_THRESH                               0xCD4E	//52558 (IMP)
    #define MADI_NOISE_HSTART                               0xCD50	//52560 (IMP)
    #define MADI_NOISE_HCOUNT                               0xCD52	//52562 (IMP)
    #define MADI_NOISE_VSTART                               0xCD54	//52564 (IMP)
    #define MADI_NOISE_VCOUNT                               0xCD56	//52566 (IMP)
    #define CCS_QUANT_THRESH0                               0xCD58	//52568 (IMP)
    #define CCS_QUANT_THRESH1                               0xCD5A	//52570 (IMP)
    #define TNR3_CTRL                                       0xCD5C	//52572 (IMP)
    #define TNR3_CTRL2                                      0xCD5E	//52574 (IMP)
    #define TNR3_SNR_K_MATH                                 0xCD60	//52576 (IMP)
    #define TNR3_Y_NOISE                                    0xCD62	//52578 (IMP)
    #define TNR3_UV_NOISE                                   0xCD64	//52580 (IMP)
    #define TNR3_K_MIN                                      0xCD66	//52582 (IMP)
    #define TNR3_K_LOGIC                                    0xCD68	//52584 (IMP)
    #define TNR3_GRAD1                                      0xCD6A	//52586 (IMP)
    #define TNR3_GRAD2                                      0xCD6C	//52588 (IMP)
    #define TNR3_LA_LUT1                                    0xCD6E	//52590 (IMP)
    #define TNR3_LA_LUT2                                    0xCD70	//52592 (IMP)
    #define TNR3_FLESHTONE_YMIN                             0xCD72	//52594 (IMP)
    #define TNR3_FLESHTONE_YMAX                             0xCD74	//52596 (IMP)
    #define TNR3_FLESHTONE_U                                0xCD76	//52598 (IMP)
    #define TNR3_FLESHTONE_V                                0xCD78	//52600 (IMP)
    #define TNR3_UV_DIF_MAX                                 0xCD7A	//52602 (IMP)
    #define TNR_CTRL                                        0xCDBA	//52666 (IMP)
    #define TNR_CTRL2                                       0xCDBC	//52668 (IMP)
    #define TNR_Y_REGION1                                   0xCDBE	//52670 (IMP)
    #define TNR_Y_REGION2                                   0xCDC0	//52672 (IMP)
    #define TNR_Y_REGION3                                   0xCDC2	//52674 (IMP)
    #define TNR_Y_REGION4                                   0xCDC4	//52676 (IMP)
    #define TNR_Y_REGION5                                   0xCDC6	//52678 (IMP)
    #define TNR_Y_REGION6                                   0xCDC8	//52680 (IMP)
    #define TNR_Y_REGION7                                   0xCDCA	//52682 (IMP)
    #define TNR_Y_REGION8                                   0xCDCC	//52684 (IMP)
    #define TNR_Y_LUT1                                      0xCDCE	//52686 (IMP)
    #define TNR_Y_LUT2                                      0xCDD0	//52688 (IMP)
    #define TNR_Y_LUT3                                      0xCDD2	//52690 (IMP)
    #define TNR_Y_LUT4                                      0xCDD4	//52692 (IMP)
    #define TNR_Y_LUT5                                      0xCDD6	//52694 (IMP)
    #define TNR_Y_LUT6                                      0xCDD8	//52696 (IMP)
    #define TNR_Y_LUT7                                      0xCDDA	//52698 (IMP)
    #define TNR_Y_LUT8                                      0xCDDC	//52700 (IMP)
    #define TNR_FLESHTONE_YMIN                              0xCDDE	//52702 (IMP)
    #define TNR_FLESHTONE_YMAX                              0xCDE0	//52704 (IMP)
    #define TNR_QUANT_THRESH0                               0xCDE2	//52706 (IMP)
    #define TNR_QUANT_THRESH1                               0xCDE4	//52708 (IMP)
    #define TNR_QUANT_THRESH2                               0xCDE6	//52710 (IMP)
    #define TNR_UV_QUANT_THRESH0                            0xCDE8	//52712 (IMP)
    #define TNR_UV_QUANT_THRESH1                            0xCDEA	//52714 (IMP)
    #define TNR_UV_QUANT_THRESH2                            0xCDEC	//52716 (IMP)
    #define TNR_LUT1                                        0xCDEE	//52718 (IMP)
    #define TNR_LUT2                                        0xCDF0	//52720 (IMP)
    #define TNR_LUT_UV                                      0xCDF2	//52722 (IMP)
    #define TNR_FLESHTONE_U                                 0xCDF4	//52724 (IMP)
    #define TNR_FLESHTONE_V                                 0xCDF6	//52726 (IMP)
    #define TNR_UV_DIF_MAX                                  0xCDF8	//52728 (IMP)
    #define NOISE_HIST_CTRL                                 0xCDFA	//52730 (IMP)
    #define NOISE_HIST_BIN0_BIN1                            0xCDFC	//52732 (IMP)
    #define NOISE_HIST_BIN2_BIN3                            0xCDFE	//52734 (IMP)
    #define NOISE_HIST_BIN4_BIN5                            0xCE00	//52736 (IMP)
    #define NOISE_HIST_BIN6_BIN7                            0xCE02	//52738 (IMP)
    #define NOISE_HIST_BIN8_BIN9                            0xCE04	//52740 (IMP)
    #define NOISE_HIST_BINA_BINB                            0xCE06	//52742 (IMP)
    #define NOISE_HIST_BINC_BIND                            0xCE08	//52744 (IMP)
    #define NOISE_HIST_BINE_BINF                            0xCE0A	//52746 (IMP)
    #define NOISE_HIST_TH0_TH1                              0xCE0C	//52748 (IMP)
    #define NOISE_HIST_TH2_TH3                              0xCE0E	//52750 (IMP)
    #define NOISE_HIST_TH4_TH5                              0xCE10	//52752 (IMP)
    #define NOISE_HIST_TH6_TH7                              0xCE12	//52754 (IMP)
    #define NOISE_HIST_TH8_TH9                              0xCE14	//52756 (IMP)
    #define NOISE_HIST_THA_THB                              0xCE16	//52758 (IMP)
    #define NOISE_HIST_THC_THD                              0xCE18	//52760 (IMP)
    #define NOISE_HIST_THE                                  0xCE1A	//52762 (IMP)
    #define IMP_HMEASURE_START                              0xCE1C	//52764 (IMP)
    #define IMP_HMEASURE_WIDTH                              0xCE1E	//52766 (IMP)
    #define IMP_VMEASURE_START                              0xCE20	//52768 (IMP)
    #define IMP_VMEASURE_LENGTH                             0xCE22	//52770 (IMP)
    #define IMP_IBD_CONTROL                                 0xCE24	//52772 (IMP)
    #define IMP_IBD_HTOTAL                                  0xCE26	//52774 (IMP)
    #define IMP_IBD_VTOTAL                                  0xCE28	//52776 (IMP)
    #define IMP_IBD_HSTART                                  0xCE2A	//52778 (IMP)
    #define IMP_IBD_HWIDTH                                  0xCE2C	//52780 (IMP)
    #define IMP_IBD_VSTART                                  0xCE2E	//52782 (IMP)
    #define IMP_IBD_VLENGTH                                 0xCE30	//52784 (IMP)
    #define IMP_PIXGRAB_H                                   0xCE32	//52786 (IMP)
    #define IMP_PIXGRAB_V                                   0xCE34	//52788 (IMP)
    #define IMP_PIXGRAB_RED                                 0xCE36	//52790 (IMP)
    #define IMP_PIXGRAB_GRN                                 0xCE38	//52792 (IMP)
    #define IMP_PIXGRAB_BLU                                 0xCE3A	//52794 (IMP)
    #define IMP_SUMDIFF_MINMAX_CONFIG                       0xCE3C	//52796 (IMP)
    #define IMP_SUMDIFF_RESULT_hi                           0xCE3E	//52798 (IMP)
    #define IMP_SUMDIFF_RESULT_lo                           0xCE40	//52800 (IMP)
    #define IMP_MAX_DIFF_DATA                               0xCE42	//52802 (IMP)
    #define IMP_MAX_POS_HORZ                                0xCE44	//52804 (IMP)
    #define IMP_MAX_POS_VERT                                0xCE46	//52806 (IMP)
    #define IMP_MAX_NEG_HORZ                                0xCE48	//52808 (IMP)
    #define IMP_MAX_NEG_VERT                                0xCE4A	//52810 (IMP)
    #define IMP_MINMAX_OUT_RED                              0xCE4C	//52812 (IMP)
    #define IMP_MINMAX_OUT_GREEN                            0xCE4E	//52814 (IMP)
    #define IMP_MINMAX_OUT_BLUE                             0xCE50	//52816 (IMP)
    #define IMP_LTBX_CONTROL                                0xCE52	//52818 (IMP)
    #define IMP_LTBX_CONFIG                                 0xCE54	//52820 (IMP)
    #define IMP_LTBX_TOP_H_START                            0xCE56	//52822 (IMP)
    #define IMP_LTBX_TOP_H_END                              0xCE58	//52824 (IMP)
    #define IMP_LTBX_TOP_V_START                            0xCE5A	//52826 (IMP)
    #define IMP_LTBX_TOP_V_END                              0xCE5C	//52828 (IMP)
    #define IMP_LTBX_BOTTOM_H_START                         0xCE5E	//52830 (IMP)
    #define IMP_LTBX_BOTTOM_H_END                           0xCE60	//52832 (IMP)
    #define IMP_LTBX_BOTTOM_V_START                         0xCE62	//52834 (IMP)
    #define IMP_LTBX_BOTTOM_V_END                           0xCE64	//52836 (IMP)
    #define IMP_LTBX_FIRST_ACTIVE_LINE                      0xCE66	//52838 (IMP)
    #define IMP_LTBX_LAST_ACTIVE_LINE                       0xCE68	//52840 (IMP)
    #define IMP_WSS_MEASURE_EN                              0xCE6A	//52842 (HOST_SP)
    #define IMP_WSS_LINE_ODD                                0xCE6C	//52844 (IMP)
    #define IMP_WSS_LINE_EVEN                               0xCE6E	//52846 (IMP)
    #define IMP_WSS_CTRL1                                   0xCE70	//52848 (IMP)
    #define IMP_WSS_CTRL2                                   0xCE72	//52850 (IMP)
    #define IMP_WSS_DATA_hi                                 0xCE74	//52852 (IMP)
    #define IMP_WSS_DATA_lo                                 0xCE76	//52854 (IMP)
    #define IMP_WSS_STATUS                                  0xCE78	//52856 (IMP)
    #define IMP_VBI_SLICER_CTRL                             0xCE7A	//52858 (IMP)
    #define IMP_VBI_SLICER_HSTART_MASK                      0xCE7C	//52860 (IMP)
    #define IMP_VBI_SLICER_DATA_SIZE                        0xCE7E	//52862 (IMP)
    #define IMP_VBI_SLICER_WINDOW                           0xCE80	//52864 (IMP)
    #define IMP_VBI_SLICER_CLK_PER_BIT                      0xCE82	//52866 (IMP)
    #define IMP_VBI_SLICER_CLK_FRACTION                     0xCE84	//52868 (IMP)
    #define IMP_VBI_SLICER_LOGIC_THRESHOLD                  0xCE86	//52870 (IMP)
    #define IMP_VBI_SLICER_TRANSIT_PAL                      0xCE88	//52872 (IMP)
    #define IMP_VBI_SLICER_CLK_PAL_MASK                     0xCE8A	//52874 (IMP)
    #define IMP_VBI_SLICER_ID                               0xCE8C	//52876 (IMP)
    #define IMP_LINE_A_ODD                                  0xCE8E	//52878 (IMP)
    #define IMP_LINE_A_EVEN                                 0xCE90	//52880 (IMP)
    #define IMP_LINE_B_ODD                                  0xCE92	//52882 (IMP)
    #define IMP_LINE_B_EVEN                                 0xCE94	//52884 (IMP)
    #define IMP_LINE_C_ODD                                  0xCE96	//52886 (IMP)
    #define IMP_LINE_C_EVEN                                 0xCE98	//52888 (IMP)
    #define IMP_LINE_D_ODD                                  0xCE9A	//52890 (IMP)
    #define IMP_LINE_D_EVEN                                 0xCE9C	//52892 (IMP)
    #define IMP_VBI_SLICER_ERROR                            0xCE9E	//52894 (IMP)
    #define IMP_VBI_SLICER_DATA                             0xCEA0	//52896 (IMP)
    #define IMP_MISC_CTRL                                   0xCEA2	//52898 (IMP)
    #define IMP_LUMA_CMF_CTRL                               0xCEA4	//52900 (IMP)
    #define IMP_LUMA_AVG_CTRL                               0xCEA6	//52902 (IMP)
    #define IMP_IP_MEASURE_CTRL                             0xCEA8	//52904 (IMP)
    #define IMP_BIN_CONFIG                                  0xCEAA	//52906 (IMP)
    #define IMP_IP_MEAS_SC_CTRL                             0xCEAC	//52908 (IMP)
    #define IMP_HPF1_CONFIG                                 0xCEAE	//52910 (IMP)
    #define IMP_HPF2_CONFIG                                 0xCEB0	//52912 (IMP)
    #define IMP_FREQ_METER_THRESH                           0xCEB2	//52914 (IMP)
    #define IMP_BIN_SUM                                     0xCEB4	//52916 (IMP)
    #define IMP_BRIGHTNESS                                  0xCEB6	//52918 (IMP)
    #define IMP_FREQ_METER                                  0xCEB8	//52920 (IMP)
    #define IMP_MV0_BIN_SUM                                 0xCEBA	//52922 (IMP)
    #define IMP_MV1_BIN_SUM                                 0xCEBC	//52924 (IMP)
    #define IMP_MV2_BIN_SUM                                 0xCEBE	//52926 (IMP)
    #define IMP_MV3_BIN_SUM                                 0xCEC0	//52928 (IMP)
    #define IMP_DATA_CHECK_CTRL                             0xCEC2	//52930 (IMP)
    #define IMP_DATA_CHECK_SCORE                            0xCEC4	//52932 (IMP)
    #define IMP_DATA_CHECK_RESULT_hi                        0xCEC6	//52934 (IMP)
    #define IMP_DATA_CHECK_RESULT_lo                        0xCEC8	//52936 (IMP)
    #define IMP_PATGEN_CONTROL                              0xCECA	//52938 (IMP)
    #define IMP_PATGEN_BLUE                                 0xCECC	//52940 (IMP)
    #define IMP_PATGEN_GRN                                  0xCECE	//52942 (IMP)
    #define IMP_PATGEN_RED                                  0xCED0	//52944 (IMP)
    #define IMP_PATGEN_PITCH                                0xCED2	//52946 (IMP)
    #define IMP_PATGEN_INC_R                                0xCED4	//52948 (IMP)
    #define IMP_PATGEN_INC_G                                0xCED6	//52950 (IMP)
    #define IMP_PATGEN_INC_B                                0xCED8	//52952 (IMP)
    #define IMP_SPARE1                                      0xCEDA	//52954 (IMP)
    #define IPP_SOURCE                                      0xCEE0	//52960 (HOST)
    #define IPP_CONTROL                                     0xCEE2	//52962 (IPP)
    #define IPP_CSC_CTRL                                    0xCEE4	//52964 (IPP)
    #define IPP_IN_OFFSET1                                  0xCEE6	//52966 (IPP)
    #define IPP_IN_OFFSET2                                  0xCEE8	//52968 (IPP)
    #define IPP_IN_OFFSET3                                  0xCEEA	//52970 (IPP)
    #define IPP_MULT_COEF11                                 0xCEEC	//52972 (IPP)
    #define IPP_MULT_COEF12                                 0xCEEE	//52974 (IPP)
    #define IPP_MULT_COEF13                                 0xCEF0	//52976 (IPP)
    #define IPP_MULT_COEF21                                 0xCEF2	//52978 (IPP)
    #define IPP_MULT_COEF22                                 0xCEF4	//52980 (IPP)
    #define IPP_MULT_COEF23                                 0xCEF6	//52982 (IPP)
    #define IPP_MULT_COEF31                                 0xCEF8	//52984 (IPP)
    #define IPP_MULT_COEF32                                 0xCEFA	//52986 (IPP)
    #define IPP_MULT_COEF33                                 0xCEFC	//52988 (IPP)
    #define IPP_OUT_OFFSET1                                 0xCEFE	//52990 (IPP)
    #define IPP_OUT_OFFSET2                                 0xCF00	//52992 (IPP)
    #define IPP_OUT_OFFSET3                                 0xCF02	//52994 (IPP)
    #define IPP_HS_DELAY                                    0xCF36	//53046 (IPP)
    #define IPP_VS_DELAY                                    0xCF38	//53048 (IPP)
    #define IPP_H_ACT_START                                 0xCF3A	//53050 (IPP)
    #define IPP_H_ACT_WIDTH                                 0xCF3C	//53052 (IPP)
    #define IPP_V_ACT_START_ODD                             0xCF3E	//53054 (IPP)
    #define IPP_V_ACT_START_EVEN                            0xCF40	//53056 (IPP)
    #define IPP_V_ACT_LENGTH                                0xCF42	//53058 (IPP)
    #define IPP_FREEZE_VIDEO                                0xCF44	//53060 (IPP)
    #define IPP_FLAGLINE                                    0xCF46	//53062 (IPP)
    #define IPP_VLOCK_EVENT                                 0xCF48	//53064 (IPP)
    #define IPP_FRAME_RESET_LINE                            0xCF4A	//53066 (IPP)
    #define IPP_HMEASURE_START                              0xCF4C	//53068 (IPP)
    #define IPP_HMEASURE_WIDTH                              0xCF4E	//53070 (IPP)
    #define IPP_VMEASURE_START                              0xCF50	//53072 (IPP)
    #define IPP_VMEASURE_LENGTH                             0xCF52	//53074 (IPP)
    #define IPP_IBD_CONTROL                                 0xCF54	//53076 (IPP)
    #define IPP_IBD_HTOTAL                                  0xCF56	//53078 (IPP)
    #define IPP_IBD_VTOTAL                                  0xCF58	//53080 (IPP)
    #define IPP_IBD_HSTART                                  0xCF5A	//53082 (IPP)
    #define IPP_IBD_HWIDTH                                  0xCF5C	//53084 (IPP)
    #define IPP_IBD_VSTART                                  0xCF5E	//53086 (IPP)
    #define IPP_IBD_VLENGTH                                 0xCF60	//53088 (IPP)
    #define IPP_PIXGRAB_H                                   0xCF62	//53090 (IPP)
    #define IPP_PIXGRAB_V                                   0xCF64	//53092 (IPP)
    #define IPP_PIXGRAB_RED                                 0xCF66	//53094 (IPP)
    #define IPP_PIXGRAB_GRN                                 0xCF68	//53096 (IPP)
    #define IPP_PIXGRAB_BLU                                 0xCF6A	//53098 (IPP)
    #define IPP_SUMDIFF_MINMAX_CONFIG                       0xCF6C	//53100 (IPP)
    #define IPP_SUMDIFF_RESULT_hi                           0xCF6E	//53102 (IPP)
    #define IPP_SUMDIFF_RESULT_lo                           0xCF70	//53104 (IPP)
    #define IPP_MAX_DIFF_DATA                               0xCF72	//53106 (IPP)
    #define IPP_MAX_POS_HORZ                                0xCF74	//53108 (IPP)
    #define IPP_MAX_POS_VERT                                0xCF76	//53110 (IPP)
    #define IPP_MAX_NEG_HORZ                                0xCF78	//53112 (IPP)
    #define IPP_MAX_NEG_VERT                                0xCF7A	//53114 (IPP)
    #define IPP_MINMAX_OUT_RED                              0xCF7C	//53116 (IPP)
    #define IPP_MINMAX_OUT_GREEN                            0xCF7E	//53118 (IPP)
    #define IPP_MINMAX_OUT_BLUE                             0xCF80	//53120 (IPP)
    #define IPP_LTBX_CONTROL                                0xCF82	//53122 (IPP)
    #define IPP_LTBX_CONFIG                                 0xCF84	//53124 (IPP)
    #define IPP_LTBX_TOP_H_START                            0xCF86	//53126 (IPP)
    #define IPP_LTBX_TOP_H_END                              0xCF88	//53128 (IPP)
    #define IPP_LTBX_TOP_V_START                            0xCF8A	//53130 (IPP)
    #define IPP_LTBX_TOP_V_END                              0xCF8C	//53132 (IPP)
    #define IPP_LTBX_BOTTOM_H_START                         0xCF8E	//53134 (IPP)
    #define IPP_LTBX_BOTTOM_H_END                           0xCF90	//53136 (IPP)
    #define IPP_LTBX_BOTTOM_V_START                         0xCF92	//53138 (IPP)
    #define IPP_LTBX_BOTTOM_V_END                           0xCF94	//53140 (IPP)
    #define IPP_LTBX_FIRST_ACTIVE_LINE                      0xCF96	//53142 (IPP)
    #define IPP_LTBX_LAST_ACTIVE_LINE                       0xCF98	//53144 (IPP)
    #define IPP_WSS_MEASURE_EN                              0xCF9A	//53146 (HOST_SP)
    #define IPP_WSS_LINE_ODD                                0xCF9C	//53148 (IPP)
    #define IPP_WSS_LINE_EVEN                               0xCF9E	//53150 (IPP)
    #define IPP_WSS_CTRL1                                   0xCFA0	//53152 (IPP)
    #define IPP_WSS_CTRL2                                   0xCFA2	//53154 (IPP)
    #define IPP_WSS_DATA_hi                                 0xCFA4	//53156 (IPP)
    #define IPP_WSS_DATA_lo                                 0xCFA6	//53158 (IPP)
    #define IPP_WSS_STATUS                                  0xCFA8	//53160 (IPP)
    #define IPP_VBI_SLICER_CTRL                             0xCFAA	//53162 (IPP)
    #define IPP_VBI_SLICER_HSTART_MASK                      0xCFAC	//53164 (IPP)
    #define IPP_VBI_SLICER_DATA_SIZE                        0xCFAE	//53166 (IPP)
    #define IPP_VBI_SLICER_WINDOW                           0xCFB0	//53168 (IPP)
    #define IPP_VBI_SLICER_CLK_PER_BIT                      0xCFB2	//53170 (IPP)
    #define IPP_VBI_SLICER_CLK_FRACTION                     0xCFB4	//53172 (IPP)
    #define IPP_VBI_SLICER_LOGIC_THRESHOLD                  0xCFB6	//53174 (IPP)
    #define IPP_VBI_SLICER_TRANSIT_PAL                      0xCFB8	//53176 (IPP)
    #define IPP_VBI_SLICER_CLK_PAL_MASK                     0xCFBA	//53178 (IPP)
    #define IPP_VBI_SLICER_ID                               0xCFBC	//53180 (IPP)
    #define IPP_LINE_A_ODD                                  0xCFBE	//53182 (IPP)
    #define IPP_LINE_A_EVEN                                 0xCFC0	//53184 (IPP)
    #define IPP_LINE_B_ODD                                  0xCFC2	//53186 (IPP)
    #define IPP_LINE_B_EVEN                                 0xCFC4	//53188 (IPP)
    #define IPP_LINE_C_ODD                                  0xCFC6	//53190 (IPP)
    #define IPP_LINE_C_EVEN                                 0xCFC8	//53192 (IPP)
    #define IPP_LINE_D_ODD                                  0xCFCA	//53194 (IPP)
    #define IPP_LINE_D_EVEN                                 0xCFCC	//53196 (IPP)
    #define IPP_VBI_SLICER_ERROR                            0xCFCE	//53198 (IPP)
    #define IPP_VBI_SLICER_DATA                             0xCFD0	//53200 (IPP)
    #define IPP_MISC_CTRL                                   0xCFD2	//53202 (IPP)
    #define IPP_LUMA_CMF_CTRL                               0xCFD4	//53204 (IPP)
    #define IPP_LUMA_AVG_CTRL                               0xCFD6	//53206 (IPP)
    #define IPP_IP_MEASURE_CTRL                             0xCFD8	//53208 (IPP)
    #define IPP_BIN_CONFIG                                  0xCFDA	//53210 (IPP)
    #define IPP_IP_MEAS_SC_CTRL                             0xCFDC	//53212 (IPP)
    #define IPP_HPF1_CONFIG                                 0xCFDE	//53214 (IPP)
    #define IPP_HPF2_CONFIG                                 0xCFE0	//53216 (IPP)
    #define IPP_FREQ_METER_THRESH                           0xCFE2	//53218 (IPP)
    #define IPP_BIN_SUM                                     0xCFE4	//53220 (IPP)
    #define IPP_BRIGHTNESS                                  0xCFE6	//53222 (IPP)
    #define IPP_FREQ_METER                                  0xCFE8	//53224 (IPP)
    #define IPP_DATA_CHECK_CTRL                             0xCFEA	//53226 (IPP)
    #define IPP_DATA_CHECK_SCORE                            0xCFEC	//53228 (IPP)
    #define IPP_DATA_CHECK_RESULT_hi                        0xCFEE	//53230 (IPP)
    #define IPP_DATA_CHECK_RESULT_lo                        0xCFF0	//53232 (IPP)
    #define IPP_PATGEN_CONTROL                              0xCFF2	//53234 (IPP)
    #define IPP_PATGEN_BLUE                                 0xCFF4	//53236 (IPP)
    #define IPP_PATGEN_GRN                                  0xCFF6	//53238 (IPP)
    #define IPP_PATGEN_RED                                  0xCFF8	//53240 (IPP)
    #define IPP_PATGEN_PITCH                                0xCFFA	//53242 (IPP)
    #define IPP_PATGEN_INC_R                                0xCFFC	//53244 (IPP)
    #define IPP_PATGEN_INC_G                                0xCFFE	//53246 (IPP)
    #define IPP_PATGEN_INC_B                                0xD000	//53248 (IPP)
    #define IPP_SPARE1                                      0xD002	//53250 (IPP)
    #define IPP_SPARE2                                      0xD004	//53252 (IPP)
    #define IPP_TRID_CONTROL                                0xD006	//53254 (IPP)
    #define MAIN_SCALING_FILTER_CTRL                        0xD280	//53888 (HOST_SP)
    #define MAIN_DYNAMIC_SCALE_SET                          0xD282	//53890 (HOST_SP)
    #define MHF_CTRL                                        0xD284	//53892 (MHF)
    #define MHF_SHARPNESS                                   0xD286	//53894 (MHF)
    #define MHF_NOISE_CORING_CTRL                           0xD288	//53896 (MHF)
    #define MHF_NONLINEAR_CTRL1                             0xD28A	//53898 (MHF)
    #define MHF_NONLINEAR_CTRL2                             0xD28C	//53900 (MHF)
    #define MHF_SCALE_VALUE_hi                              0xD28E	//53902 (MHF)
    #define MHF_SCALE_VALUE_lo                              0xD290	//53904 (MHF)
    #define MHF_NL_SCALE_VALUE_hi                           0xD292	//53906 (MHF)
    #define MHF_NL_SCALE_VALUE_lo                           0xD294	//53908 (MHF)
    #define MHF_PB_SCALE_VALUE                              0xD296	//53910 (MHF)
    #define MHF_PANO_ZONE1                                  0xD298	//53912 (MHF)
    #define MHF_PANO_ZONE2                                  0xD29A	//53914 (MHF)
    #define MHF_ENH_Y_LOSHOOT_TOL                           0xD29C	//53916 (MHF)
    #define MHF_ENH_Y_LUSHOOT_TOL                           0xD29E	//53918 (MHF)
    #define MHF_ENH_Y_SOSHOOT_TOL                           0xD2A0	//53920 (MHF)
    #define MHF_ENH_Y_SUSHOOT_TOL                           0xD2A2	//53922 (MHF)
    #define MHF_ENH_Y_LGAIN                                 0xD2A4	//53924 (MHF)
    #define MHF_ENH_Y_SGAIN                                 0xD2A6	//53926 (MHF)
    #define MHF_ENH_Y_FINALSGAIN                            0xD2A8	//53928 (MHF)
    #define MHF_ENH_Y_FINALLGAIN                            0xD2AA	//53930 (MHF)
    #define MHF_ENH_Y_FINALGAIN                             0xD2AC	//53932 (MHF)
    #define MHF_ENH_Y_DELTA                                 0xD2AE	//53934 (MHF)
    #define MHF_ENH_Y_SLOPE                                 0xD2B0	//53936 (MHF)
    #define MHF_ENH_Y_THRESH                                0xD2B2	//53938 (MHF)
    #define MHF_ENH_Y_HIGH_SLOPE_AGC                        0xD2B4	//53940 (MHF)
    #define MHF_ENH_Y_LOW_SLOPE_AGC                         0xD2B6	//53942 (MHF)
    #define MHF_ENH_Y_HIGH_THRESH_AGC                       0xD2B8	//53944 (MHF)
    #define MHF_ENH_Y_LOW_THRESH_AGC                        0xD2BA	//53946 (MHF)
    #define MHF_ENH_UV_LOSHOOT_TOL                          0xD2BC	//53948 (MHF)
    #define MHF_ENH_UV_LUSHOOT_TOL                          0xD2BE	//53950 (MHF)
    #define MHF_ENH_UV_SOSHOOT_TOL                          0xD2C0	//53952 (MHF)
    #define MHF_ENH_UV_SUSHOOT_TOL                          0xD2C2	//53954 (MHF)
    #define MHF_ENH_UV_LGAIN                                0xD2C4	//53956 (MHF)
    #define MHF_ENH_UV_SGAIN                                0xD2C6	//53958 (MHF)
    #define MHF_ENH_UV_FINALSGAIN                           0xD2C8	//53960 (MHF)
    #define MHF_ENH_UV_FINALLGAIN                           0xD2CA	//53962 (MHF)
    #define MHF_ENH_UV_FINALGAIN                            0xD2CC	//53964 (MHF)
    #define MHF_ENH_UV_DELTA                                0xD2CE	//53966 (MHF)
    #define MHF_ENH_UV_SLOPE                                0xD2D0	//53968 (MHF)
    #define MHF_ENH_UV_THRESH                               0xD2D2	//53970 (MHF)
    #define MHF_ENH_UV_HIGH_SLOPE_AGC                       0xD2D4	//53972 (MHF)
    #define MHF_ENH_UV_LOW_SLOPE_AGC                        0xD2D6	//53974 (MHF)
    #define MHF_ENH_UV_HIGH_THRESH_AGC                      0xD2D8	//53976 (MHF)
    #define MHF_ENH_UV_LOW_THRESH_AGC                       0xD2DA	//53978 (MHF)
    #define MHF_MISC_CTRL                                   0xD2DC	//53980 (MHF)
    #define MVF_CTRL                                        0xD2DE   //53982 (MVF)
    #define MVF_RING_CLAMP                                  0xD2E0	//53984 (MVF)
    #define MVF_REQ_CTRL                                    0xD2E2	//53986 (MVF)
    #define MVF_SHARPNESS                                   0xD2E4	//53988 (MVF)
    #define MVF_NOISE_CORING_CTRL                           0xD2E6	//53990 (MVF)
    #define MVF_NONLINEAR_CTRL1                             0xD2E8	//53992 (MVF)
    #define MVF_NONLINEAR_CTRL2                             0xD2EA	//53994 (MVF)
    #define MVF_ENH_Y_LOSHOOT_TOL                           0xD2EC	//53996 (MVF)
    #define MVF_ENH_Y_LUSHOOT_TOL                           0xD2EE	//53998 (MVF)
    #define MVF_ENH_Y_SOSHOOT_TOL                           0xD2F0	//54000 (MVF)
    #define MVF_ENH_Y_SUSHOOT_TOL                           0xD2F2	//54002 (MVF)
    #define MVF_ENH_Y_LGAIN                                 0xD2F4	//54004 (MVF)
    #define MVF_ENH_Y_SGAIN                                 0xD2F6	//54006 (MVF)
    #define MVF_ENH_Y_FINALSGAIN                            0xD2F8	//54008 (MVF)
    #define MVF_ENH_Y_FINALLGAIN                            0xD2FA	//54010 (MVF)
    #define MVF_ENH_Y_FINALGAIN                             0xD2FC	//54012 (MVF)
    #define MVF_ENH_Y_DELTA                                 0xD2FE	//54014 (MVF)
    #define MVF_ENH_Y_SLOPE                                 0xD300	//54016 (MVF)
    #define MVF_ENH_Y_THRESH                                0xD302	//54018 (MVF)
    #define MVF_ENH_MV_LUT                                  0xD304	//54020 (MVF)
    #define MVF_ENH_Y_HIGH_SLOPE_AGC                        0xD306	//54022 (MVF)
    #define MVF_ENH_Y_LOW_SLOPE_AGC                         0xD308	//54024 (MVF)
    #define MVF_ENH_Y_HIGH_THRESH_AGC                       0xD30A	//54026 (MVF)
    #define MVF_ENH_Y_LOW_THRESH_AGC                        0xD30C	//54028 (MVF)
    #define MVF_ENH_UV_LOSHOOT_TOL                          0xD30E	//54030 (MVF)
    #define MVF_ENH_UV_LUSHOOT_TOL                          0xD310	//54032 (MVF)
    #define MVF_ENH_UV_SOSHOOT_TOL                          0xD312	//54034 (MVF)
    #define MVF_ENH_UV_SUSHOOT_TOL                          0xD314	//54036 (MVF)
    #define MVF_ENH_UV_LGAIN                                0xD316	//54038 (MVF)
    #define MVF_ENH_UV_SGAIN                                0xD318	//54040 (MVF)
    #define MVF_ENH_UV_FINALSGAIN                           0xD31A	//54042 (MVF)
    #define MVF_ENH_UV_FINALLGAIN                           0xD31C	//54044 (MVF)
    #define MVF_ENH_UV_FINALGAIN                            0xD31E	//54046 (MVF)
    #define MVF_ENH_UV_DELTA                                0xD320	//54048 (MVF)
    #define MVF_ENH_UV_SLOPE                                0xD322	//54050 (MVF)
    #define MVF_ENH_UV_THRESH                               0xD324	//54052 (MVF)
    #define MVF_ENH_UV_HIGH_SLOPE_AGC                       0xD326	//54054 (MVF)
    #define MVF_ENH_UV_LOW_SLOPE_AGC                        0xD328	//54056 (MVF)
    #define MVF_ENH_UV_HIGH_THRESH_AGC                      0xD32A	//54058 (MVF)
    #define MVF_ENH_UV_LOW_THRESH_AGC                       0xD32C	//54060 (MVF)
    #define MVF_DCDI_CTRL1                                  0xD32E	//54062 (MVF)
    #define MVF_SV_hi                                       0xD330	//54064 (MVF)
    #define MVF_SV_lo                                       0xD332	//54066 (MVF)
    #define MVF_OFFSET0_hi                                  0xD334	//54068 (MVF)
    #define MVF_OFFSET0_lo                                  0xD336	//54070 (MVF)
    #define MVF_OFFSET1_hi                                  0xD338	//54072 (MVF)
    #define MVF_OFFSET1_lo                                  0xD33A	//54074 (MVF)
    #define MVF_MISC                                        0xD33C	//54076 (MVF)
    #define MVF_MISC_CTRL                                   0xD33E	//54078 (MVF)
    #define MPEG_NR_CTRL0                                   0xD340	//54080 (MVF)
    #define MPEG_NR_CTRL1                                   0xD342	//54082 (MVF)
    #define MPEG_NR_CTRL2                                   0xD344	//54084 (MVF)
    #define PIP_SCALING                                     0xD346	//54086 (HOST_SP)
    #define PIP_DYNAMIC_SCALE_SET                           0xD348	//54088 (HOST_SP)
    #define PHF_CTRL                                        0xD34A	//54090 (PHF)
    #define PHF_SHARPNESS                                   0xD34C	//54092 (PHF)
    #define PHF_NOISE_CORING_CTRL                           0xD34E	//54094 (PHF)
    #define PHF_NONLINEAR_CTRL1                             0xD350	//54096 (PHF)
    #define PHF_NONLINEAR_CTRL2                             0xD352	//54098 (PHF)
    #define PHF_SCALE_VALUE_hi                              0xD354	//54100 (PHF)
    #define PHF_SCALE_VALUE_lo                              0xD356	//54102 (PHF)
    #define PHF_NL_SCALE_VALUE_hi                           0xD358	//54104 (PHF)
    #define PHF_NL_SCALE_VALUE_lo                           0xD35A	//54106 (PHF)
    #define PHF_PB_SCALE_VALUE                              0xD35C	//54108 (PHF)
    #define PHF_PANO_ZONE1                                  0xD35E	//54110 (PHF)
    #define PHF_PANO_ZONE2                                  0xD360	//54112 (PHF)
    #define PHF_MISC_CTRL                                   0xD362	//54114 (PHF)
    #define PVF_CTRL                                        0xD364	//54116 (PVF)
    #define PVF_REQ_CTRL                                    0xD366	//54118 (MC)
    #define PVF_SHARPNESS                                   0xD368	//54120 (PVF)
    #define PVF_NOISE_CORING_CTRL                           0xD36A	//54122 (PVF)
    #define PVF_NONLINEAR_CTRL1                             0xD36C	//54124 (PVF)
    #define PVF_NONLINEAR_CTRL2                             0xD36E	//54126 (PVF)
    #define PVF_DCDI_CTRL1                                  0xD370	//54128 (PVF)
    #define PVF_SV_hi                                       0xD372	//54130 (PVF)
    #define PVF_SV_lo                                       0xD374	//54132 (PVF)
    #define PVF_OFFSET0_hi                                  0xD376	//54134 (PVF)
    #define PVF_OFFSET0_lo                                  0xD378	//54136 (PVF)
    #define PVF_OFFSET1_hi                                  0xD37A	//54138 (PVF)
    #define PVF_OFFSET1_lo                                  0xD37C	//54140 (PVF)
    #define PVF_MISC                                        0xD37E	//54142 (PVF)
    #define PVF_MISC_CTRL                                   0xD380	//54144 (PVF)
    #define DBL_FILT_CTRL                                   0xD382	//54146 (ODP)
    #define DBL_FILT_CTRL2                                  0xD384	//54148 (ODP)
    #define DBL_FILT_H_WIDTH                                0xD386	//54150 (IMP)
    #define DBL_FILT_V_HEIGHT                               0xD388	//54152 (ODP)
    #define OVP_PBUS_ENDIAN_SWAP                            0xAA00	//43520 (OVP)
    #define OVP_ID                                          0xAA04	//43524 (OVP)
    #define OVP_UPDATE_CTRL                                 0xAA08	//43528 (OVP)
    #define OVP_PBUS_CTRL                                   0xAA0C	//43532 (OVP)
    #define OVP_SOFT_RESETS                                 0xAA10	//43536 (OVP)
    #define OVP_HARD_RESETS                                 0xAA14	//43540 (OVP)
    #define OVP_FRAME_RESET_CTRL                            0xAA18	//43544 (OVP)
    #define OVP_FW_FRAME_RESETS                             0xAA1C	//43548 (OVP)
    #define OVP_IRQ_MASK                                    0xAA20	//43552 (OVP)
    #define OVP_STATUS                                      0xAA24	//43556 (OVP)
    #define OVP_IRQ_MODE                                    0xAA28	//43560 (OVP)
    #define OVP_IRQ_EXT                                     0xAA2C	//43564 (OVP)
    #define OVP_EXT_IRQ_MASK                                0xAA30	//43568 (OVP)
    #define OVP_EXT_STATUS                                  0xAA34	//43572 (OVP)
    #define OVP_EXT_IRQ_MODE                                0xAA38	//43576 (OVP)
    #define OVP_FLAGLINE_12                                 0xAA3C	//43580 (OVP)
    #define OVP_FLAGLINE_34                                 0xAA40	//43584 (OVP)
    #define OVP_FRAME_RESET_LINE                            0xAA44	//43588 (OVP)
    #define OVP_CTRL                                        0xAA48	//43592 (OVP)
    #define OVP_MAIN_AFB_COLOR                              0xAA4C	//43596 (OVP)
    #define OVP_PIP_AFB_COLOR                               0xAA50	//43600 (OVP)
    #define VIDEO_WIN_CTRL                                  0xAA54	//43604 (OVP)
    #define VIDEO_WIN_HSTART                                0xAA58	//43608 (OVP)
    #define VIDEO_WIN_VSTART                                0xAA5C	//43612 (OVP)
    #define VIDEO_WIN_HWIDTH                                0xAA60	//43616 (OVP)
    #define VIDEO_WIN_VLENGTH                               0xAA64	//43620 (OVP)
    #define VIDEO_WIN_HREGION                               0xAA68	//43624 (OVP)
    #define VIDEO_WIN_VREGION                               0xAA6C	//43628 (OVP)
    #define Y_MIN                                           0xAA70	//43632 (OVP)
    #define Y_MAX                                           0xAA74	//43636 (OVP)
    #define PIXEL_COUNTER                                   0xAA78	//43640 (OVP)
    #define ACC_CTRL                                        0xAA7C	//43644 (OVP)
    #define ACC_HPF_AMP_THRESH                              0xAA80	//43648 (OVP)
    #define ACC_LPF_CTRL                                    0xAA84	//43652 (OVP)
    #define ACC_Y_LPF_COEF_A                                0xAA88	//43656 (OVP)
    #define ACC_Y_LPF_COEF_B                                0xAA8C	//43660 (OVP)
    #define ACC_C_LPF_COEF_A                                0xAA90	//43664 (OVP)
    #define ACC_C_LPF_COEF_B                                0xAA94	//43668 (OVP)
    #define ACC_TOTAL_PIXEL                                 0xAA98	//43672 (OVP)
    #define ACC_SC_CTRL                                     0xAA9C	//43676 (OVP)
    #define ACC_STATUS                                      0xAAA0	//43680 (OVP)
    #define ACC_AVG_BRIGHTNESS                              0xAAA4	//43684 (OVP)
    #define ACC_LUT_CTRL                                    0xAAA8	//43688 (OVP)
    #define ACC_LUT_COMPUTE                                 0xAAAC	//43692 (OVP)
    #define ACC_LUT_HW_ADDR                                 0xAAB0	//43696 (OVP)
    #define LACC_CTRL1                                      0xAAB4	//43700 (OVP)
    #define LACC_CTRL2                                      0xAAB8	//43704 (OVP)
    #define YCL_CTRL                                        0xAABC	//43708 (OVP)
    #define YCL_NLSAT_LUT0_LUT3                             0xAAC0	//43712 (OVP)
    #define YCL_NLSAT_LUT4_LUT7                             0xAAC4	//43716 (OVP)
    #define ACM3_CTRL                                       0xAAC8	//43720 (OVP)
    #define ACM_Z1_LUMI                                     0xAACC	//43724 (OVP)
    #define ACM_Z1_SAT                                      0xAAD0	//43728 (OVP)
    #define ACM_Z1_HUE                                      0xAAD4	//43732 (OVP)
    #define ACM_Z1_LUMI_REGION                              0xAAD8	//43736 (OVP)
    #define ACM_Z1_LUMI_SOFT                                0xAADC	//43740 (OVP)
    #define ACM_Z1_LUMI_FADE                                0xAAE0	//43744 (OVP)
    #define ACM_Z1_SAT_REGION                               0xAAE4	//43748 (OVP)
    #define ACM_Z1_SAT_SOFT                                 0xAAE8	//43752 (OVP)
    #define ACM_Z1_SAT_FADE                                 0xAAEC	//43756 (OVP)
    #define ACM_Z1_HUE_REGION                               0xAAF0	//43760 (OVP)
    #define ACM_Z1_HUE_FADE                                 0xAAF4	//43764 (OVP)
    #define ACM_Z1_ALPHA                                    0xAAF8	//43768 (OVP)
    #define ACM_Z1_UV_VECT                                  0xAAFC	//43772 (OVP)
    #define ACM_Z2_LUMI                                     0xAB00	//43776 (OVP)
    #define ACM_Z2_SAT                                      0xAB04	//43780 (OVP)
    #define ACM_Z2_HUE                                      0xAB08	//43784 (OVP)
    #define ACM_Z2_LUMI_REGION                              0xAB0C	//43788 (OVP)
    #define ACM_Z2_LUMI_SOFT                                0xAB10	//43792 (OVP)
    #define ACM_Z2_LUMI_FADE                                0xAB14	//43796 (OVP)
    #define ACM_Z2_SAT_REGION                               0xAB18	//43800 (OVP)
    #define ACM_Z2_SAT_SOFT                                 0xAB1C	//43804 (OVP)
    #define ACM_Z2_SAT_FADE                                 0xAB20	//43808 (OVP)
    #define ACM_Z2_HUE_REGION                               0xAB24	//43812 (OVP)
    #define ACM_Z2_HUE_FADE                                 0xAB28	//43816 (OVP)
    #define ACM_Z2_ALPHA                                    0xAB2C	//43820 (OVP)
    #define ACM_Z2_UV_VECT                                  0xAB30	//43824 (OVP)
    #define ACM_Z3_LUMI                                     0xAB34	//43828 (OVP)
    #define ACM_Z3_SAT                                      0xAB38	//43832 (OVP)
    #define ACM_Z3_HUE                                      0xAB3C	//43836 (OVP)
    #define ACM_Z3_LUMI_REGION                              0xAB40	//43840 (OVP)
    #define ACM_Z3_LUMI_SOFT                                0xAB44	//43844 (OVP)
    #define ACM_Z3_LUMI_FADE                                0xAB48	//43848 (OVP)
    #define ACM_Z3_SAT_REGION                               0xAB4C	//43852 (OVP)
    #define ACM_Z3_SAT_SOFT                                 0xAB50	//43856 (OVP)
    #define ACM_Z3_SAT_FADE                                 0xAB54	//43860 (OVP)
    #define ACM_Z3_HUE_REGION                               0xAB58	//43864 (OVP)
    #define ACM_Z3_HUE_FADE                                 0xAB5C	//43868 (OVP)
    #define ACM_Z3_ALPHA                                    0xAB60	//43872 (OVP)
    #define ACM_Z3_UV_VECT                                  0xAB64	//43876 (OVP)
    #define ACM_Z4_LUMI                                     0xAB68	//43880 (OVP)
    #define ACM_Z4_SAT                                      0xAB6C	//43884 (OVP)
    #define ACM_Z4_HUE                                      0xAB70	//43888 (OVP)
    #define ACM_Z4_LUMI_REGION                              0xAB74	//43892 (OVP)
    #define ACM_Z4_LUMI_SOFT                                0xAB78	//43896 (OVP)
    #define ACM_Z4_LUMI_FADE                                0xAB7C	//43900 (OVP)
    #define ACM_Z4_SAT_REGION                               0xAB80	//43904 (OVP)
    #define ACM_Z4_SAT_SOFT                                 0xAB84	//43908 (OVP)
    #define ACM_Z4_SAT_FADE                                 0xAB88	//43912 (OVP)
    #define ACM_Z4_HUE_REGION                               0xAB8C	//43916 (OVP)
    #define ACM_Z4_HUE_FADE                                 0xAB90	//43920 (OVP)
    #define ACM_Z4_ALPHA                                    0xAB94	//43924 (OVP)
    #define ACM_Z4_UV_VECT                                  0xAB98	//43928 (OVP)
    #define ACM_Z5_LUMI                                     0xAB9C	//43932 (OVP)
    #define ACM_Z5_SAT                                      0xABA0	//43936 (OVP)
    #define ACM_Z5_HUE                                      0xABA4	//43940 (OVP)
    #define ACM_Z5_LUMI_REGION                              0xABA8	//43944 (OVP)
    #define ACM_Z5_LUMI_SOFT                                0xABAC	//43948 (OVP)
    #define ACM_Z5_LUMI_FADE                                0xABB0	//43952 (OVP)
    #define ACM_Z5_SAT_REGION                               0xABB4	//43956 (OVP)
    #define ACM_Z5_SAT_SOFT                                 0xABB8	//43960 (OVP)
    #define ACM_Z5_SAT_FADE                                 0xABBC	//43964 (OVP)
    #define ACM_Z5_HUE_REGION                               0xABC0	//43968 (OVP)
    #define ACM_Z5_HUE_FADE                                 0xABC4	//43972 (OVP)
    #define ACM_Z5_ALPHA                                    0xABC8	//43976 (OVP)
    #define ACM_Z5_UV_VECT                                  0xABCC	//43980 (OVP)
    #define ACM_Z6_LUMI                                     0xABD0	//43984 (OVP)
    #define ACM_Z6_SAT                                      0xABD4	//43988 (OVP)
    #define ACM_Z6_HUE                                      0xABD8	//43992 (OVP)
    #define ACM_Z6_LUMI_REGION                              0xABDC	//43996 (OVP)
    #define ACM_Z6_LUMI_SOFT                                0xABE0	//44000 (OVP)
    #define ACM_Z6_LUMI_FADE                                0xABE4	//44004 (OVP)
    #define ACM_Z6_SAT_REGION                               0xABE8	//44008 (OVP)
    #define ACM_Z6_SAT_SOFT                                 0xABEC	//44012 (OVP)
    #define ACM_Z6_SAT_FADE                                 0xABF0	//44016 (OVP)
    #define ACM_Z6_HUE_REGION                               0xABF4	//44020 (OVP)
    #define ACM_Z6_HUE_FADE                                 0xABF8	//44024 (OVP)
    #define ACM_Z6_ALPHA                                    0xABFC	//44028 (OVP)
    #define ACM_Z6_UV_VECT                                  0xAC00	//44032 (OVP)
    #define ACM_Z7_LUMI                                     0xAC04	//44036 (OVP)
    #define ACM_Z7_SAT                                      0xAC08	//44040 (OVP)
    #define ACM_Z7_HUE                                      0xAC0C	//44044 (OVP)
    #define ACM_Z7_LUMI_REGION                              0xAC10	//44048 (OVP)
    #define ACM_Z7_LUMI_SOFT                                0xAC14	//44052 (OVP)
    #define ACM_Z7_LUMI_FADE                                0xAC18	//44056 (OVP)
    #define ACM_Z7_SAT_REGION                               0xAC1C	//44060 (OVP)
    #define ACM_Z7_SAT_SOFT                                 0xAC20	//44064 (OVP)
    #define ACM_Z7_SAT_FADE                                 0xAC24	//44068 (OVP)
    #define ACM_Z7_HUE_REGION                               0xAC28	//44072 (OVP)
    #define ACM_Z7_HUE_FADE                                 0xAC2C	//44076 (OVP)
    #define ACM_Z7_ALPHA                                    0xAC30	//44080 (OVP)
    #define ACM_Z7_UV_VECT                                  0xAC34	//44084 (OVP)
    #define ACM_Z8_LUMI                                     0xAC38	//44088 (OVP)
    #define ACM_Z8_SAT                                      0xAC3C	//44092 (OVP)
    #define ACM_Z8_HUE                                      0xAC40	//44096 (OVP)
    #define ACM_Z8_LUMI_REGION                              0xAC44	//44100 (OVP)
    #define ACM_Z8_LUMI_SOFT                                0xAC48	//44104 (OVP)
    #define ACM_Z8_LUMI_FADE                                0xAC4C	//44108 (OVP)
    #define ACM_Z8_SAT_REGION                               0xAC50	//44112 (OVP)
    #define ACM_Z8_SAT_SOFT                                 0xAC54	//44116 (OVP)
    #define ACM_Z8_SAT_FADE                                 0xAC58	//44120 (OVP)
    #define ACM_Z8_HUE_REGION                               0xAC5C	//44124 (OVP)
    #define ACM_Z8_HUE_FADE                                 0xAC60	//44128 (OVP)
    #define ACM_Z8_ALPHA                                    0xAC64	//44132 (OVP)
    #define ACM_Z8_UV_VECT                                  0xAC68	//44136 (OVP)
    #define ACC_DEBUG_INFO                                  0xAC6C	//44140 (OVP)
    #define ACC_ATTEN_CTRL                                  0xAC70	//44144 (OVP)
    #define ACC_FW_GAIN                                     0xAC74	//44148 (OVP)
    #define ACC_BACKLIGHT_CTRL                              0xAC78	//44152 (OVP)
    #define ACC_PWM_CONFIG                                  0xAC7C	//44156 (OVP)
    #define ACC_PWM_CTRL                                    0xAC80	//44160 (OVP)
    #define COLOR_MATRIX_CTRL                               0xAC84	//44164 (OVP)
    #define MAIN_P_IN_OFFSET1                               0xAC88	//44168 (OVP)
    #define MAIN_P_IN_OFFSET2                               0xAC8C	//44172 (OVP)
    #define MAIN_P_IN_OFFSET3                               0xAC90	//44176 (OVP)
    #define MAIN_P_MULT_COEF11                              0xAC94	//44180 (OVP)
    #define MAIN_P_MULT_COEF12                              0xAC98	//44184 (OVP)
    #define MAIN_P_MULT_COEF13                              0xAC9C	//44188 (OVP)
    #define MAIN_P_MULT_COEF21                              0xACA0	//44192 (OVP)
    #define MAIN_P_MULT_COEF22                              0xACA4	//44196 (OVP)
    #define MAIN_P_MULT_COEF23                              0xACA8	//44200 (OVP)
    #define MAIN_P_MULT_COEF31                              0xACAC	//44204 (OVP)
    #define MAIN_P_MULT_COEF32                              0xACB0	//44208 (OVP)
    #define MAIN_P_MULT_COEF33                              0xACB4	//44212 (OVP)
    #define MAIN_P_OUT_OFFSET1                              0xACB8	//44216 (OVP)
    #define MAIN_P_OUT_OFFSET2                              0xACBC	//44220 (OVP)
    #define MAIN_P_OUT_OFFSET3                              0xACC0	//44224 (OVP)
    #define MAIN_S_IN_OFFSET1                               0xACC4	//44228 (OVP)
    #define MAIN_S_IN_OFFSET2                               0xACC8	//44232 (OVP)
    #define MAIN_S_IN_OFFSET3                               0xACCC	//44236 (OVP)
    #define MAIN_S_MULT_COEF11                              0xACD0	//44240 (OVP)
    #define MAIN_S_MULT_COEF12                              0xACD4	//44244 (OVP)
    #define MAIN_S_MULT_COEF13                              0xACD8	//44248 (OVP)
    #define MAIN_S_MULT_COEF21                              0xACDC	//44252 (OVP)
    #define MAIN_S_MULT_COEF22                              0xACE0	//44256 (OVP)
    #define MAIN_S_MULT_COEF23                              0xACE4	//44260 (OVP)
    #define MAIN_S_MULT_COEF31                              0xACE8	//44264 (OVP)
    #define MAIN_S_MULT_COEF32                              0xACEC	//44268 (OVP)
    #define MAIN_S_MULT_COEF33                              0xACF0	//44272 (OVP)
    #define MAIN_S_OUT_OFFSET1                              0xACF4	//44276 (OVP)
    #define MAIN_S_OUT_OFFSET2                              0xACF8	//44280 (OVP)
    #define MAIN_S_OUT_OFFSET3                              0xACFC	//44284 (OVP)
    #define PIP_IN_OFFSET1                                  0xAD00	//44288 (OVP)
    #define PIP_IN_OFFSET2                                  0xAD04	//44292 (OVP)
    #define PIP_IN_OFFSET3                                  0xAD08	//44296 (OVP)
    #define PIP_MULT_COEF11                                 0xAD0C	//44300 (OVP)
    #define PIP_MULT_COEF12                                 0xAD10	//44304 (OVP)
    #define PIP_MULT_COEF13                                 0xAD14	//44308 (OVP)
    #define PIP_MULT_COEF21                                 0xAD18	//44312 (OVP)
    #define PIP_MULT_COEF22                                 0xAD1C	//44316 (OVP)
    #define PIP_MULT_COEF23                                 0xAD20	//44320 (OVP)
    #define PIP_MULT_COEF31                                 0xAD24	//44324 (OVP)
    #define PIP_MULT_COEF32                                 0xAD28	//44328 (OVP)
    #define PIP_MULT_COEF33                                 0xAD2C	//44332 (OVP)
    #define PIP_OUT_OFFSET1                                 0xAD30	//44336 (OVP)
    #define PIP_OUT_OFFSET2                                 0xAD34	//44340 (OVP)
    #define PIP_OUT_OFFSET3                                 0xAD38	//44344 (OVP)
    #define OVP_SPARE                                       0xAD3C	//44348 (OVP)
    #define DISP_LUT_SPARE0                                 0xD640	//54848 (ODP)
    #define PB_CTRL                                         0xD642	//54850 (ODP)
    #define PB_UNDERFLOW_CTRL                               0xD644	//54852 (ODP)
    #define PB_TEXT_THRESH                                  0xD646	//54854 (ODP)
    #define PB_BKGND_HEIGHT                                 0xD648	//54856 (ODP)
    #define PB_BKGND_WIDTH                                  0xD64A	//54858 (ODP)
    #define PB_BKGND                                        0xD64C	//54860 (ODP)
    #define PB_MAIN_VSTART                                  0xD64E	//54862 (ODP)
    #define PB_MAIN_HSTART                                  0xD650	//54864 (ODP)
    #define PB_PIP_VSTART                                   0xD652	//54866 (ODP)
    #define PB_PIP_HSTART                                   0xD654	//54868 (ODP)
    #define PB_PIP_BORDER_HEIGHT                            0xD656	//54870 (ODP)
    #define PB_PIP_BORDER_WIDTH                             0xD658	//54872 (ODP)
    #define PB_PIP_BORDER_COLOR                             0xD65A	//54874 (ODP)
    #define PB_PIP_MASK                                     0xD65C	//54876 (ODP)
    #define PB_PIP_BORDER_MASK                              0xD65E	//54878 (ODP)
    #define PB_HLBRDR_VSTART                                0xD660	//54880 (ODP)
    #define PB_HLBRDR_HSTART                                0xD662	//54882 (ODP)
    #define PB_HLBRDR_HEIGHT                                0xD664	//54884 (ODP)
    #define PB_HLBRDR_WIDTH                                 0xD666	//54886 (ODP)
    #define PB_HLBRDR_VACTIVE                               0xD668	//54888 (ODP)
    #define PB_HLBRDR_HACTIVE                               0xD66A	//54890 (ODP)
    #define PB_HLBRDR_COLOR                                 0xD66C	//54892 (ODP)
    #define PB_MAIN_VHEIGHT                                 0xD66E	//54894 (ODP)
    #define PB_MAIN_HWIDTH                                  0xD670	//54896 (ODP)
    #define PB_PIP_VHEIGHT                                  0xD672	//54898 (ODP)
    #define PB_PIP_HWIDTH                                   0xD674	//54900 (ODP)
    #define PB_MULTIPIP_ZOOM_CTRL                           0xD676	//54902 (ODP)
    #define DISP_LUT_CONTROL                                0xD678	//54904 (ODP)
    #define DISP_LUT_SPARE1                                 0xD67A	//54906 (ODP)
    #define DISP_LUT_SPARE2                                 0xD67C	//54908 (ODP)
    #define DISP_LUT_SPARE3                                 0xD67E	//54910 (ODP)
    #define GAMMA_LUT1_CTRL                                 0xCB40	//52032 (ODP)
    #define GAMMA_LUT2_CTRL                                 0xCB42	//52034 (ODP)
    #define GAMMA_LUT1_STEEP_STRT_R                         0xCB44	//52036 (ODP)
    #define GAMMA_LUT1_STEEP_END_R                          0xCB46	//52038 (ODP)
    #define GAMMA_LUT1_STEEP_FINAL_R                        0xCB48	//52040 (ODP)
    #define GAMMA_LUT1_STEEP_STRT_G                         0xCB4A	//52042 (ODP)
    #define GAMMA_LUT1_STEEP_END_G                          0xCB4C	//52044 (ODP)
    #define GAMMA_LUT1_STEEP_FINAL_G                        0xCB4E	//52046 (ODP)
    #define GAMMA_LUT1_STEEP_STRT_B                         0xCB50	//52048 (ODP)
    #define GAMMA_LUT1_STEEP_END_B                          0xCB52	//52050 (ODP)
    #define GAMMA_LUT1_STEEP_FINAL_B                        0xCB54	//52052 (ODP)
    #define GAMMA_LUT1_FINAL_ENTRY_R                        0xCB56	//52054 (ODP)
    #define GAMMA_LUT1_FINAL_ENTRY_G                        0xCB58	//52056 (ODP)
    #define GAMMA_LUT1_FINAL_ENTRY_B                        0xCB5A	//52058 (ODP)
    #define GAMMA_LUT2_STEEP_STRT_R                         0xCB5C	//52060 (ODP)
    #define GAMMA_LUT2_STEEP_END_R                          0xCB5E	//52062 (ODP)
    #define GAMMA_LUT2_STEEP_FINAL_R                        0xCB60	//52064 (ODP)
    #define GAMMA_LUT2_STEEP_STRT_G                         0xCB62	//52066 (ODP)
    #define GAMMA_LUT2_STEEP_END_G                          0xCB64	//52068 (ODP)
    #define GAMMA_LUT2_STEEP_FINAL_G                        0xCB66	//52070 (ODP)
    #define GAMMA_LUT2_STEEP_STRT_B                         0xCB68	//52072 (ODP)
    #define GAMMA_LUT2_STEEP_END_B                          0xCB6A	//52074 (ODP)
    #define GAMMA_LUT2_STEEP_FINAL_B                        0xCB6C	//52076 (ODP)
    #define GAMMA_LUT2_FINAL_ENTRY_R                        0xCB6E	//52078 (ODP)
    #define GAMMA_LUT2_FINAL_ENTRY_G                        0xCB70	//52080 (ODP)
    #define GAMMA_LUT2_FINAL_ENTRY_B                        0xCB72	//52082 (ODP)
    #define GAMMA_LUT_MATRIX_MULT_COEF11                    0xCB74	//52084 (ODP)
    #define GAMMA_LUT_MATRIX_MULT_COEF12                    0xCB76	//52086 (ODP)
    #define GAMMA_LUT_MATRIX_MULT_COEF13                    0xCB78	//52088 (ODP)
    #define GAMMA_LUT_MATRIX_MULT_COEF21                    0xCB7A	//52090 (ODP)
    #define GAMMA_LUT_MATRIX_MULT_COEF22                    0xCB7C	//52092 (ODP)
    #define GAMMA_LUT_MATRIX_MULT_COEF23                    0xCB7E	//52094 (ODP)
    #define GAMMA_LUT_MATRIX_MULT_COEF31                    0xCB80	//52096 (ODP)
    #define GAMMA_LUT_MATRIX_MULT_COEF32                    0xCB82	//52098 (ODP)
    #define GAMMA_LUT_MATRIX_MULT_COEF33                    0xCB84	//52100 (ODP)
    #define GAMMA_LUT_MATRIX_IN_OFFSET1                     0xCB86	//52102 (ODP)
    #define GAMMA_LUT_MATRIX_IN_OFFSET2                     0xCB88	//52104 (ODP)
    #define GAMMA_LUT_MATRIX_IN_OFFSET3                     0xCB8A	//52106 (ODP)
    #define GAMMA_LUT_MATRIX_OUT_OFFSET1                    0xCB8C	//52108 (ODP)
    #define GAMMA_LUT_MATRIX_OUT_OFFSET2                    0xCB8E	//52110 (ODP)
    #define GAMMA_LUT_MATRIX_OUT_OFFSET3                    0xCB90	//52112 (ODP)
    #define GAMMA_LUT_WINDOW_CTRL                           0xCB92	//52114 (ODP)
    #define GAMMA_LUT_LOADER_CTRL                           0xCB94	//52116 (ODP)
    #define GAMMA_LUT_LOOKUP_ERROR                          0xCB96	//52118 (ODP)
    #define DITHER_OUTPUT_CTRL                              0xCB98	//52120 (ODP)
    #define POST_LUT_DITHER_CTRL                            0xCB9A	//52122 (ODP)
    #define DISP_DITHER_TABLE_INDEX                         0xCB9C	//52124 (ODP)
    #define DISP_DITHER_TABLE_DATA                          0xCB9E	//52126 (ODP)
    #define SRGB_CTRL                                       0xCBA0	//52128 (ODP)
    #define SRGB_WSAT_LIM_R                                 0xCBA2	//52130 (ODP)
    #define SRGB_WSAT_LIM_G                                 0xCBA4	//52132 (ODP)
    #define SRGB_WSAT_LIM_B                                 0xCBA6	//52134 (ODP)
    #define SRGB_BLACK_R                                    0xCBA8	//52136 (ODP)
    #define SRGB_BLACK_G                                    0xCBAA	//52138 (ODP)
    #define SRGB_BLACK_B                                    0xCBAC	//52140 (ODP)
    #define SRGB_RED_R                                      0xCBAE	//52142 (ODP)
    #define SRGB_RED_G                                      0xCBB0	//52144 (ODP)
    #define SRGB_RED_B                                      0xCBB2	//52146 (ODP)
    #define SRGB_GREEN_R                                    0xCBB4	//52148 (ODP)
    #define SRGB_GREEN_G                                    0xCBB6	//52150 (ODP)
    #define SRGB_GREEN_B                                    0xCBB8	//52152 (ODP)
    #define SRGB_BLUE_R                                     0xCBBA	//52154 (ODP)
    #define SRGB_BLUE_G                                     0xCBBC	//52156 (ODP)
    #define SRGB_BLUE_B                                     0xCBBE	//52158 (ODP)
    #define SRGB_YELLOW_R                                   0xCBC0	//52160 (ODP)
    #define SRGB_YELLOW_G                                   0xCBC2	//52162 (ODP)
    #define SRGB_YELLOW_B                                   0xCBC4	//52164 (ODP)
    #define SRGB_CYAN_R                                     0xCBC6	//52166 (ODP)
    #define SRGB_CYAN_G                                     0xCBC8	//52168 (ODP)
    #define SRGB_CYAN_B                                     0xCBCA	//52170 (ODP)
    #define SRGB_MAGENTA_R                                  0xCBCC	//52172 (ODP)
    #define SRGB_MAGENTA_G                                  0xCBCE	//52174 (ODP)
    #define SRGB_MAGENTA_B                                  0xCBD0	//52176 (ODP)
    #define SRGB_WHITE_R                                    0xCBD2	//52178 (ODP)
    #define SRGB_WHITE_G                                    0xCBD4	//52180 (ODP)
    #define SRGB_WHITE_B                                    0xCBD6	//52182 (ODP)
    #define SRGB_GUARD_DIST                                 0xCBD8	//52184 (ODP)
    #define SRGB_GAMUTCLIP_R                                0xCBDA	//52186 (ODP)
    #define SRGB_GAMUTCLIP_G                                0xCBDC	//52188 (ODP)
    #define SRGB_GAMUTCLIP_B                                0xCBDE	//52190 (ODP)
    #define C9VODP_DUM_CONTROL_0                            0xADF0	//44528 (C9VODP_DUM)
    #define C9VODP_DUM_NUM_GRIDS                            0xADF4	//44532 (C9VODP_DUM)
    #define C9VODP_DUM_GRID_SZ                              0xADF8	//44536 (C9VODP_DUM)
    #define C9VODP_DUM_GLOBAL0                              0xADFC	//44540 (C9VODP_DUM)
    #define C9VODP_DUM_GLOBAL1                              0xAE00	//44544 (C9VODP_DUM)
    #define C9VODP_DUM_XGRID_IINC                           0xAE04	//44548 (C9VODP_DUM)
    #define C9VODP_DUM_YGRID_IINC                           0xAE08	//44552 (C9VODP_DUM)
    #define C9VODP_DUM_RSTART                               0xAE0C	//44556 (C9VODP_DUM)
    #define C9VODP_DUM_RSVD_0                               0xAE10	//44560 (C9VODP_DUM)
    #define C9VODP_DUM_RSVD_1                               0xAE14	//44564 (C9VODP_DUM)
    #define SGTC_INIT_OFFSET_L                              0xDE50	//56912 (SGTC)
    #define SGTC_INIT_OFFSET_R                              0xDE54	//56916 (SGTC)
    #define SGTC_SHUT_START_ON_L                            0xDE58	//56920 (SGTC)
    #define SGTC_SHUT_START_ON_R                            0xDE5C	//56924 (SGTC)
    #define SGTC_SHUT_END_ON_L                              0xDE60	//56928 (SGTC)
    #define SGTC_SHUT_END_ON_R                              0xDE64	//56932 (SGTC)
    #define SGTC_SHUT_CNTRL                                 0xDE68	//56936 (SGTC)
    #define SGTC_A_PAT0                                     0xDE6C	//56940 (SGTC)
    #define SGTC_A_PAT1                                     0xDE70	//56944 (SGTC)
    #define SGTC_A_PAT2                                     0xDE74	//56948 (SGTC)
    #define SGTC_A_PAT3                                     0xDE78	//56952 (SGTC)
    #define SGTC_A_PAT4                                     0xDE7C	//56956 (SGTC)
    #define SGTC_A_PAT5                                     0xDE80	//56960 (SGTC)
    #define SGTC_A_PAT6                                     0xDE84	//56964 (SGTC)
    #define SGTC_A_PAT7                                     0xDE88	//56968 (SGTC)
    #define SGTC_A_PAT8                                     0xDE8C	//56972 (SGTC)
    #define SGTC_A_PAT9                                     0xDE90	//56976 (SGTC)
    #define SGTC_A_PAT10                                    0xDE94	//56980 (SGTC)
    #define SGTC_A_PAT11                                    0xDE98	//56984 (SGTC)
    #define SGTC_A_PAT12                                    0xDE9C	//56988 (SGTC)
    #define SGTC_A_PAT13                                    0xDEA0	//56992 (SGTC)
    #define SGTC_A_PAT14                                    0xDEA4	//56996 (SGTC)
    #define SGTC_A_PAT15                                    0xDEA8	//57000 (SGTC)
    #define SGTC_A_PAT16                                    0xDEAC	//57004 (SGTC)
    #define SGTC_B_PAT0                                     0xDEB0	//57008 (SGTC)
    #define SGTC_B_PAT1                                     0xDEB4	//57012 (SGTC)
    #define SGTC_B_PAT2                                     0xDEB8	//57016 (SGTC)
    #define SGTC_B_PAT3                                     0xDEBC	//57020 (SGTC)
    #define SGTC_B_PAT4                                     0xDEC0	//57024 (SGTC)
    #define SGTC_B_PAT5                                     0xDEC4	//57028 (SGTC)
    #define SGTC_B_PAT6                                     0xDEC8	//57032 (SGTC)
    #define SGTC_B_PAT7                                     0xDECC	//57036 (SGTC)
    #define SGTC_B_PAT8                                     0xDED0	//57040 (SGTC)
    #define SGTC_B_PAT9                                     0xDED4	//57044 (SGTC)
    #define SGTC_B_PAT10                                    0xDED8	//57048 (SGTC)
    #define SGTC_B_PAT11                                    0xDEDC	//57052 (SGTC)
    #define SGTC_B_PAT12                                    0xDEE0	//57056 (SGTC)
    #define SGTC_B_PAT13                                    0xDEE4	//57060 (SGTC)
    #define SGTC_B_PAT14                                    0xDEE8	//57064 (SGTC)
    #define SGTC_B_PAT15                                    0xDEEC	//57068 (SGTC)
    #define SGTC_B_PAT16                                    0xDEF0	//57072 (SGTC)
    #define EXMFRC_PA_CTRL                                  0xDEF4	//57076 (EXMFRC)
    #define DISPLAY_CONTROL                                 0xD680	//54912 (ODP)
    #define ODP_MISC_CTRL                                   0xD682	//54914 (ODP)
    #define DH_TOTAL                                        0xD684	//54916 (ODP)
    #define DH_DE_START                                     0xD686	//54918 (ODP)
    #define DH_DE_END                                       0xD688	//54920 (ODP)
    #define DH_ACTIVE_START                                 0xD68A	//54922 (ODP)
    #define DH_ACTIVE_WIDTH                                 0xD68C	//54924 (ODP)
    #define DH_COLOR_START                                  0xD68E	//54926 (ODP)
    #define DH_COLOR_WIDTH                                  0xD690	//54928 (ODP)
    #define DV_TOTAL                                        0xD692	//54930 (ODP)
    #define DV_DE_START                                     0xD694	//54932 (ODP)
    #define DV_DE_END                                       0xD696	//54934 (ODP)
    #define DV_ACTIVE_START                                 0xD698	//54936 (ODP)
    #define DV_ACTIVE_LENGTH                                0xD69A	//54938 (ODP)
    #define DV_COLOR_START                                  0xD69C	//54940 (ODP)
    #define DV_COLOR_LENGTH                                 0xD69E	//54942 (ODP)
    #define D_WINDOW_COLOR                                  0xD6A0	//54944 (ODP)
    #define ODP_BLANKING_COLOR                              0xD6A2	//54946 (ODP)
    #define DH_HS_WIDTH                                     0xD6A4	//54948 (ODP)
    #define DISPLAY_VSYNC                                   0xD6A6	//54950 (ODP)
    #define DV_FLAGLINE                                     0xD6A8	//54952 (ODP)
    #define DV_POSITION                                     0xD6AA	//54954 (ODP)
    #define INTERLACE_CTRL                                  0xD6AC	//54956 (ODP)
    #define SYNC_CONTROL                                    0xD6AE	//54958 (ODP)
    #define DFL_CTRL                                        0xD6B0	//54960 (ODP)
    #define DFL_CORR_TOL                                    0xD6B2	//54962 (ODP)
    #define DFL_MAX_ERR_CORR                                0xD6B4	//54964 (ODP)
    #define DFL_MAX_DELTA_ERR_CORR                          0xD6B6	//54966 (ODP)
    #define DFL_PERIOD_COUNT_hi                             0xD6B8	//54968 (ODP)
    #define DFL_PERIOD_COUNT_lo                             0xD6BA	//54970 (ODP)
    #define DFL_PERIOD_ERROR_hi                             0xD6BC	//54972 (ODP)
    #define DFL_PERIOD_ERROR_lo                             0xD6BE	//54974 (ODP)
    #define LOCK_STATUS                                     0xD6C0	//54976 (ODP)
    #define DISPLAY_ERROR                                   0xD6C2	//54978 (ODP)
    #define DISPLAY_SPARE1                                  0xD6C4	//54980 (ODP)
    #define DISPLAY_SPARE2                                  0xD6C6	//54982 (ODP)
    #define DISPLAY_SPARE3                                  0xD6C8	//54984 (ODP)
    #define DH_LOCK_LOAD                                    0xD6CA	//54986 (ODP)
    #define DV_LOCK_LOAD                                    0xD6CC	//54988 (ODP)
    #define ACT_EARLY_ADJ_CTRL                              0xD6CE	//54990 (ODP)
    #define AFR_CONTROL                                     0xD6D0	//54992 (HOST_SP)
    #define AUTO_BKGND_CONTROL                              0xD6D2	//54994 (HOST_SP)
    #define MAIN_AUTO_BKGND_COLOR                           0xD6D4	//54996 (ODP)
    #define PIP_AUTO_BKGND_COLOR                            0xD6D6	//54998 (ODP)
    #define ODP_PIXGRAB_CTRL                                0xD6D8	//55000 (ODP)
    #define ODP_PIXGRAB_H                                   0xD6DA	//55002 (ODP)
    #define ODP_PIXGRAB_V                                   0xD6DC	//55004 (ODP)
    #define ODP_PIXGRAB_RED                                 0xD6DE	//55006 (ODP)
    #define ODP_PIXGRAB_GRN                                 0xD6E0	//55008 (ODP)
    #define ODP_PIXGRAB_BLU                                 0xD6E2	//55010 (ODP)
    #define PANEL_POWER_STATUS                              0xD6E4	//55012 (ODP)
    #define PANEL_PWR_UP                                    0xD6E6	//55014 (ODP)
    #define PANEL_PWR_DN                                    0xD6E8	//55016 (ODP)
    #define PANEL_PWR_SEQ_TCLK_TICK                         0xD6EA	//55018 (ODP)
    #define DATA_CHECK_CTRL                                 0xD6EC	//55020 (ODP)
    #define DATA_CHECK_SCORE                                0xD6EE	//55022 (ODP)
    #define DATA_CHECK_RESULT_hi                            0xD6F0	//55024 (ODP)
    #define DATA_CHECK_RESULT_lo                            0xD6F2	//55026 (ODP)
    #define OD_CTRL                                         0xD6F4	//55028 (ODP)
    #define ODP_MISC_CTRL1                                  0xD720	//55072 (ODP)
    #define ODP_MISC_CTRL2                                  0xD722	//55074 (ODP)
    #define NOISE_CORING_THRESHOLD                          0xA900	//43264 (C9OVDR)
    //      Reserved                                        0xA904
    //      Reserved                                        0xA908
    #define OVERDRIVE_CTRL0                                 0xA90C	//43276 (C9OVDR)
    #define OVERDRIVE_OUTPUT_CTRL                           0xA910	//43280 (C9OVDR)
    #define OD_TEMP_ADJUST_COEF                             0xA914	//43284 (C9OVDR)
    #define OD_FINE_GRANULARITY_CTRL                        0xA918	//43288 (C9OVDR)
    #define OD_3D_CTRL                                      0xA91C	//43292 (C9OVDR)
    #define INTERPOLATE_START_VPOS                          0xA920	//43296 (C9OVDR)
    #define INTERPOLATE_END_VPOS                            0xA924	//43300 (C9OVDR)
    #define SCREEN_TOP_3D_ADJ_COEF                          0xA928	//43304 (C9OVDR)
    #define SCREEN_CEN_3D_ADJ_COEF1                         0xA92C	//43308 (C9OVDR)
    #define SCREEN_CEN_3D_ADJ_COEF2                         0xA930	//43312 (C9OVDR)
    #define SCREEN_BOT_3D_ADJ_COEF                          0xA934	//43316 (C9OVDR)
    #define OD_WIN_HSTART                                   0xA938	//43320 (C9OVDR)
    #define OD_WIN_HEND                                     0xA93C	//43324 (C9OVDR)
    #define OD_WIN_VSTART                                   0xA940	//43328 (C9OVDR)
    #define OD_WIN_VEND                                     0xA944	//43332 (C9OVDR)
    #define COMPRESSOR_HEIGHT                               0xD724	//55076 (ODP)
    #define COMPRESSOR_WIDTH                                0xD726	//55078 (ODP)
    #define COMP_DECOMP_TST_CTRL                            0xD728	//55080 (ODP)
    #define COMP_DECOMP_CTRL                                0xD72A	//55082 (ODP)
    #define ODP_DECOMP_LINBUF                               0xD73C	//55100 (ODP)
    #define BFI_DH_DE_START                                 0xD72C	//55084 (ODP)
    #define BFI_DH_DE_END                                   0xD72E	//55086 (ODP)
    #define BFI_DV_DE_START                                 0xD730	//55088 (ODP)
    #define BFI_DV_DE_END                                   0xD732	//55090 (ODP)
    #define BFI_BLANKING_COLOR_RED                          0xD734	//55092 (ODP)
    #define BFI_BLANKING_COLOR_GRN                          0xD736	//55094 (ODP)
    #define BFI_BLANKING_COLOR_BLU                          0xD738	//55096 (ODP)
    #define BFI_CTRL                                        0xD73A	//55098 (ODP)
    #define ODP_PANEL_LINBUF_CTRL                           0xD740	//55104 (ODP)
    #define SCBL_PWM_CTRL                                   0xAD50	//44368 (SCBL)
    #define SCBL_PWM_VALUE                                  0xAD54	//44372 (SCBL)
    #define SCBL_DELAY_PWMCLKS                              0xAD58	//44376 (SCBL)
    #define SCBL_PWM_OUT_00                                 0xAD70	//44400 (SCBL)
    #define SCBL_PWM_OUT_01                                 0xAD74	//44404 (SCBL)
    #define SCBL_PWM_OUT_10                                 0xAD78	//44408 (SCBL)
    #define SCBL_PWM_OUT_11                                 0xAD7C	//44412 (SCBL)
    #define SCBL_PWM_OUT_20                                 0xAD80	//44416 (SCBL)
    #define SCBL_PWM_OUT_21                                 0xAD84	//44420 (SCBL)
    #define SCBL_PWM_OUT_30                                 0xAD88	//44424 (SCBL)
    #define SCBL_PWM_OUT_31                                 0xAD8C	//44428 (SCBL)
    #define SCBL_PWM_OUT_40                                 0xAD90	//44432 (SCBL)
    #define SCBL_PWM_OUT_41                                 0xAD94	//44436 (SCBL)
    #define SCBL_PWM_OUT_50                                 0xAD98	//44440 (SCBL)
    #define SCBL_PWM_OUT_51                                 0xAD9C	//44444 (SCBL)
    #define SCBL_PWM_OUT_60                                 0xADA0	//44448 (SCBL)
    #define SCBL_PWM_OUT_61                                 0xADA4	//44452 (SCBL)
    #define SCBL_PWM_OUT_70                                 0xADA8	//44456 (SCBL)
    #define SCBL_PWM_OUT_71                                 0xADAC	//44460 (SCBL)
    #define SCBL_PWM_OUT_80                                 0xADB0	//44464 (SCBL)
    #define SCBL_PWM_OUT_81                                 0xADB4	//44468 (SCBL)
    #define SCBL_PWM_OUT_90                                 0xADB8	//44472 (SCBL)
    #define SCBL_PWM_OUT_91                                 0xADBC	//44476 (SCBL)
    #define SCBL_PWM_OUT_A0                                 0xADC0	//44480 (SCBL)
    #define SCBL_PWM_OUT_A1                                 0xADC4	//44484 (SCBL)
    #define SCBL_PWM_OUT_B0                                 0xADC8	//44488 (SCBL)
    #define SCBL_PWM_OUT_B1                                 0xADCC	//44492 (SCBL)
    #define SCBL_PWM_OUT_C0                                 0xADD0	//44496 (SCBL)
    #define SCBL_PWM_OUT_C1                                 0xADD4	//44500 (SCBL)
    #define SCBL_PWM_OUT_D0                                 0xADD8	//44504 (SCBL)
    #define SCBL_PWM_OUT_D1                                 0xADDC	//44508 (SCBL)
    #define SCBL_PWM_OUT_E0                                 0xADE0	//44512 (SCBL)
    #define SCBL_PWM_OUT_E1                                 0xADE4	//44516 (SCBL)
    #define SCBL_PWM_OUT_F0                                 0xADE8	//44520 (SCBL)
    #define SCBL_PWM_OUT_F1                                 0xADEC	//44524 (SCBL)
    #define LVDS_DIGITAL_CTRL                               0x9C50	//40016 (LVDSTX)
    #define LVDS_PN_SWAP                                    0x9C54	//40020 (LVDSTX)
    #define LVDS_RESET_CTRL                                 0x9C58	//40024 (LVDSTX)
    #define LVDS_CLOCK_CONFIG                               0x9C5C	//40028 (LVDSTX)
    #define LVDS_BUS_AB_PAD_CTRL                            0x9C60	//40032 (LVDSTX)
    #define LVDS_BUS_CD_PAD_CTRL                            0x9C64	//40036 (LVDSTX)
    #define LVDS_BIAS_CTRL                                  0x9C68	//40040 (LVDSTX)
    #define LVDS_TEST_CTRL                                  0x9C6C	//40044 (LVDSTX)
    #define LVDS_TX_MAP0                                    0x9C70	//40048 (LVDSTX)
    #define LVDS_TX_MAP1                                    0x9C74	//40052 (LVDSTX)
    #define LVDS_TX_MAP2                                    0x9C78	//40056 (LVDSTX)
    #define LVDS_TX_MAP3                                    0x9C7C	//40060 (LVDSTX)
    #define LVDS_TX_MAP4                                    0x9C80	//40064 (LVDSTX)
    #define LVDS_TX_MAP5                                    0x9C84	//40068 (LVDSTX)
    #define LVDS_TX_MAP6                                    0x9C88	//40072 (LVDSTX)
    #define LVDS_TX_MAP7                                    0x9C8C	//40076 (LVDSTX)
    #define LVDS_PLL_BIST_CTRL                              0x9C90	//40080 (LVDSTX)
    #define LVDS_PLL_BIST_CNT_SETTINGS                      0x9C94	//40084 (LVDSTX)
    #define LVDS_PLL_BIST_OUTPUT                            0x9C98	//40088 (LVDSTX)
    #define LVDS_PLL_BIST_RESULT                            0x9C9C	//40092 (LVDSTX)
    #define LVDS_RX_DATA_SET                                0x9CA0	//40096 (LVDSTX)
    #define LVDS_VER_ID                                     0x9CA4	//40100 (LVDSTX)
    #define LVDS_DLL_CTRL_FREQ                              0x9CA8	//40104 (LVDSTX)
    #define LVDS_DLL_CTRL_SSC                               0x9CAC	//40108 (LVDSTX)
    #define LVDS_DLL_LOCK_STATUS                            0x9CB0	//40112 (LVDSTX)
    #define LVDS_TX_BIST_CTRL                               0x9CB4	//40116 (LVDSTX)
    #define LVDS_TX_BIST_RESULT1                            0x9CB8	//40120 (LVDSTX)
    #define LVDS_TX_BIST_RESULT2                            0x9CBC	//40124 (LVDSTX)
    #define DP12_RL_TOP_CTRL                                0xE000	//57344 (DP12RL_TOP)
    #define DP12_RL_TOP_IRQ_STATUS                          0xE004	//57348 (DP12RL_TOP)
    #define DP12_RL_MSA_CTRL                                0xE008	//57352 (DP12RL_TOP)
    #define DP12_RL_MSA_VALUE                               0xE00C	//57356 (DP12RL_TOP)
    #define DP12_RL_TOP_SPARE                               0xE010	//57360 (DP12RL_TOP)
    #define DP12_RL_DPORT_INT_CTRL                          0xE014	//57364 (DP12RL_TOP)
    #define DP12_RL_DPORT_INT_STS                           0xE018	//57368 (DP12RL_TOP)
    #define DP12_RL_DPORT_CTRL                              0xE01C	//57372 (DP12RL_TOP)
    #define DP12_RL_DPORT_MATCH_PAT0                        0xE020	//57376 (DP12RL_TOP)
    #define DP12_RL_DPORT_MATCH_PAT1                        0xE024	//57380 (DP12RL_TOP)
    #define DP12_RL_DPORT_MATCH_PAT2                        0xE028	//57384 (DP12RL_TOP)
    #define DP12_RL_DPORT_MATCH_MASK0                       0xE02C	//57388 (DP12RL_TOP)
    #define DP12_RL_DPORT_MATCH_MASK1                       0xE030	//57392 (DP12RL_TOP)
    #define DP12_RL_DPORT_MATCH_MASK2                       0xE034	//57396 (DP12RL_TOP)
    #define DP12_RL_DPORT_DAT0                              0xE038	//57400 (DP12RL_TOP)
    #define DP12_RL_DPORT_DAT1                              0xE03C	//57404 (DP12RL_TOP)
    #define DP12_RL_DPORT_DAT2                              0xE040	//57408 (DP12RL_TOP)
    #define DP12_RL_PATGEN_PROG_SEL                         0xE044	//57412 (DP12RL_TOP)
    #define DP12TX_PATGEN_P0_CTRL                           0xE064	//57444 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P0_COMP                           0xE068	//57448 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P0_HPARAM                         0xE06C	//57452 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P0_VPARAM                         0xE070	//57456 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P0_ACTIVE                         0xE074	//57460 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P0_SYNC                           0xE078	//57464 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P0_MVALUE                         0xE07C	//57468 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P0_NVALUE                         0xE080	//57472 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P0_PCLKINC                        0xE084	//57476 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P1_CTRL                           0xE088	//57480 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P1_COMP                           0xE08C	//57484 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P1_HPARAM                         0xE090	//57488 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P1_VPARAM                         0xE094	//57492 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P1_ACTIVE                         0xE098	//57496 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P1_SYNC                           0xE09C	//57500 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P1_MVALUE                         0xE0A0	//57504 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P1_NVALUE                         0xE0A4	//57508 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P1_PCLKINC                        0xE0A8	//57512 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P2_CTRL                           0xE0AC	//57516 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P2_COMP                           0xE0B0	//57520 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P2_HPARAM                         0xE0B4	//57524 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P2_VPARAM                         0xE0B8	//57528 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P2_ACTIVE                         0xE0BC	//57532 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P2_SYNC                           0xE0C0	//57536 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P2_MVALUE                         0xE0C4	//57540 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P2_NVALUE                         0xE0C8	//57544 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P2_PCLKINC                        0xE0CC	//57548 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P3_CTRL                           0xE0D0	//57552 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P3_COMP                           0xE0D4	//57556 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P3_HPARAM                         0xE0D8	//57560 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P3_VPARAM                         0xE0DC	//57564 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P3_ACTIVE                         0xE0E0	//57568 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P3_SYNC                           0xE0E4	//57572 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P3_MVALUE                         0xE0E8	//57576 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P3_NVALUE                         0xE0EC	//57580 (DP12RL_TPGEN)
    #define DP12TX_PATGEN_P3_PCLKINC                        0xE0F0	//57584 (DP12RL_TPGEN)
    #define DP12RX_RL_CONFIG                                0xE400	//58368 (DP12RL_RX)
    #define DP12RX_RL_STREAM_CTRL                           0xE404	//58372 (DP12RL_RX)
    #define DP12RX_RL_ERROR_INT_EN                          0xE408	//58376 (DP12RL_RX)
    #define DP12RX_RL_ERROR_INT_STS                         0xE40C	//58380 (DP12RL_RX)
    #define DP12RX_RL_ERROR_SYMBOLS                         0xE410	//58384 (DP12RL_RX)
    #define DP12RX_RL_ERROR_SYMBOLS1                        0xE414	//58388 (DP12RL_RX)
    #define DP12RX_PAYLOAD_SYMBOL_ALIGN                     0xE418	//58392 (DP12RL_RX)
    #define DP12RX_PAYLOAD_FLUSH_0                          0xE41C	//58396 (DP12RL_RX)
    #define DP12RX_PAYLOAD_FLUSH_1                          0xE420	//58400 (DP12RL_RX)
    #define DP12RX_SFILL_ACC_CTRL                           0xE424	//58404 (DP12RL_RX)
    #define DP12RX_PLNUM_TSLOT_0                            0xE428	//58408 (DP12RL_RX)
    #define DP12RX_PLNUM_TSLOT_4                            0xE42C	//58412 (DP12RL_RX)
    #define DP12RX_PLNUM_TSLOT_8                            0xE430	//58416 (DP12RL_RX)
    #define DP12RX_PLNUM_TSLOT_12                           0xE434	//58420 (DP12RL_RX)
    #define DP12RX_PLNUM_TSLOT_16                           0xE438	//58424 (DP12RL_RX)
    #define DP12RX_PLNUM_TSLOT_20                           0xE43C	//58428 (DP12RL_RX)
    #define DP12RX_PLNUM_TSLOT_24                           0xE440	//58432 (DP12RL_RX)
    #define DP12RX_PLNUM_TSLOT_28                           0xE444	//58436 (DP12RL_RX)
    #define DP12RX_PLNUM_TSLOT_32                           0xE448	//58440 (DP12RL_RX)
    #define DP12RX_PLNUM_TSLOT_36                           0xE44C	//58444 (DP12RL_RX)
    #define DP12RX_PLNUM_TSLOT_40                           0xE450	//58448 (DP12RL_RX)
    #define DP12RX_PLNUM_TSLOT_44                           0xE454	//58452 (DP12RL_RX)
    #define DP12RX_PLNUM_TSLOT_48                           0xE458	//58456 (DP12RL_RX)
    #define DP12RX_PLNUM_TSLOT_52                           0xE45C	//58460 (DP12RL_RX)
    #define DP12RX_PLNUM_TSLOT_56                           0xE460	//58464 (DP12RL_RX)
    #define DP12RX_PLNUM_TSLOT_60                           0xE464	//58468 (DP12RL_RX)
    #define DP12RX_PLNUM_PL1                                0xE468	//58472 (DP12RL_RX)
    #define DP12RX_PLNUM_PL2                                0xE46C	//58476 (DP12RL_RX)
    #define DP12RX_PLNUM_PL3                                0xE470	//58480 (DP12RL_RX)
    #define DP12RX_PLNUM_PL4                                0xE474	//58484 (DP12RL_RX)
    #define DP12RX_PLNUM_PL5                                0xE478	//58488 (DP12RL_RX)
    #define DP12RX_PLNUM_PL6                                0xE47C	//58492 (DP12RL_RX)
    #define DP12RX_PLNUM_PL7                                0xE480	//58496 (DP12RL_RX)
    #define DP12RX_PLNUM_PL8                                0xE484	//58500 (DP12RL_RX)
    #define DP12RX_PLNUM_PL9                                0xE488	//58504 (DP12RL_RX)
    #define DP12RX_PLNUM_PL10                               0xE48C	//58508 (DP12RL_RX)
    #define DP12RX_PLNUM_PL11                               0xE490	//58512 (DP12RL_RX)
    #define DP12RX_PLNUM_PL12                               0xE494	//58516 (DP12RL_RX)
    #define DP12RX_PLNUM_PL13                               0xE498	//58520 (DP12RL_RX)
    #define DP12RX_PLNUM_PL14                               0xE49C	//58524 (DP12RL_RX)
    #define DP12RX_PLNUM_PL15                               0xE4A0	//58528 (DP12RL_RX)
    #define DP12RX_PLNUM_PL16                               0xE4A4	//58532 (DP12RL_RX)
    #define DP12TX1_RL_CONFIG                               0xE500	//58624 (DP12RL_TX)
    #define DP12TX1_OUT_CTRL                                0xE504	//58628 (DP12RL_TX)
    #define DP12TX1_PAYLOAD_FLUSH_0                         0xE508	//58632 (DP12RL_TX)
    #define DP12TX1_PAYLOAD_FLUSH_1                         0xE50C	//58636 (DP12RL_TX)
    #define DP12TX1_PAYLOAD_MASK_0                          0xE510	//58640 (DP12RL_TX)
    #define DP12TX1_PAYLOAD_MASK_1                          0xE514	//58644 (DP12RL_TX)
    #define DP12TX1_MS_BS_REGEN_CTRL                        0xE518	//58648 (DP12RL_TX)
    #define DP12TX1_MS_BS_PER_MEAS                          0xE51C	//58652 (DP12RL_TX)
    #define DP12TX1_MS_BS_REGEN_PER                         0xE520	//58656 (DP12RL_TX)
    #define DP12TX1_MS_PATTN_PER_CTRL                       0xE524	//58660 (DP12RL_TX)
    #define DP12TX1_MSA_OUT_CTRL                            0xE528	//58664 (DP12RL_TX)
    #define DP12TX1_MSA_OUT_DATA0                           0xE52C	//58668 (DP12RL_TX)
    #define DP12TX1_MSA_OUT_DATA1                           0xE530	//58672 (DP12RL_TX)
    #define DP12TX1_MSA_OUT_DATA2                           0xE534	//58676 (DP12RL_TX)
    #define DP12TX1_MSA_OUT_DATA3                           0xE538	//58680 (DP12RL_TX)
    #define DP12TX1_MSA_OUT_DATA4                           0xE53C	//58684 (DP12RL_TX)
    #define DP12TX1_MSA_OUT_DATA5                           0xE540	//58688 (DP12RL_TX)
    #define DP12TX1_MSA_OUT_DATA6                           0xE544	//58692 (DP12RL_TX)
    #define DP12TX1_PLNUM_TSLOT_0                           0xE548	//58696 (DP12RL_TX)
    #define DP12TX1_PLNUM_TSLOT_4                           0xE54C	//58700 (DP12RL_TX)
    #define DP12TX1_PLNUM_TSLOT_8                           0xE550	//58704 (DP12RL_TX)
    #define DP12TX1_PLNUM_TSLOT_12                          0xE554	//58708 (DP12RL_TX)
    #define DP12TX1_PLNUM_TSLOT_16                          0xE558	//58712 (DP12RL_TX)
    #define DP12TX1_PLNUM_TSLOT_20                          0xE55C	//58716 (DP12RL_TX)
    #define DP12TX1_PLNUM_TSLOT_24                          0xE560	//58720 (DP12RL_TX)
    #define DP12TX1_PLNUM_TSLOT_28                          0xE564	//58724 (DP12RL_TX)
    #define DP12TX1_PLNUM_TSLOT_32                          0xE568	//58728 (DP12RL_TX)
    #define DP12TX1_PLNUM_TSLOT_36                          0xE56C	//58732 (DP12RL_TX)
    #define DP12TX1_PLNUM_TSLOT_40                          0xE570	//58736 (DP12RL_TX)
    #define DP12TX1_PLNUM_TSLOT_44                          0xE574	//58740 (DP12RL_TX)
    #define DP12TX1_PLNUM_TSLOT_48                          0xE578	//58744 (DP12RL_TX)
    #define DP12TX1_PLNUM_TSLOT_52                          0xE57C	//58748 (DP12RL_TX)
    #define DP12TX1_PLNUM_TSLOT_56                          0xE580	//58752 (DP12RL_TX)
    #define DP12TX1_PLNUM_TSLOT_60                          0xE584	//58756 (DP12RL_TX)
    #define DP12TX1_DTG_CTRL                                0xE588	//58760 (DP12RL_TX)
    #define DP12TX1_DTG_INIT_RATE                           0xE58C	//58764 (DP12RL_TX)
    #define DP12TX1_DTG_SDP_GUARD_BAND                      0xE590	//58768 (DP12RL_TX)
    #define DP12TX1_DTG_MS_M_MEAS                           0xE594	//58772 (DP12RL_TX)
    #define DP12TX1_DTG_HACTIV_STABLE                       0xE598	//58776 (DP12RL_TX)
    #define DP12TX1_DTG_HPERIOD_CUR                         0xE59C	//58780 (DP12RL_TX)
    #define DP12TX1_DTG_HPERIOD_AVG                         0xE5A0	//58784 (DP12RL_TX)
    #define DP12TX1_DTG_HOUT_PERIOD_CUR                     0xE5A4	//58788 (DP12RL_TX)
    #define DP12TX1_DTG_HOUT_PERIOD_AVG                     0xE5A8	//58792 (DP12RL_TX)
    #define DP12TX1_DTG_VOUT_STAT                           0xE5AC	//58796 (DP12RL_TX)
    #define DP12TX1_DTG_CUR_RATE                            0xE5B0	//58800 (DP12RL_TX)
    #define DP12TX1_DTG_STATUS                              0xE5B4	//58804 (DP12RL_TX)
    #define DP12TX1_AUD_REGEN_CTRL                          0xE5B8	//58808 (DP12RL_TX)
    #define DP12TX1_SDP_AUD_MEAS                            0xE5BC	//58812 (DP12RL_TX)
    #define DP12TX1_AUD_SAMPLE_CNT                          0xE5C0	//58816 (DP12RL_TX)
    #define DP12TX1_SDP_MAUD                                0xE5C4	//58820 (DP12RL_TX)
    #define DP12TX1_SDP_NAUD                                0xE5C8	//58824 (DP12RL_TX)
    #define DP12TX1_AUD_RGEN_MAUD                           0xE5CC	//58828 (DP12RL_TX)
    #define DP12TX1_AUD_RGEN_NAUD                           0xE5D0	//58832 (DP12RL_TX)
    #define DP12TX1_IRQ_EN                                  0xE5D4	//58836 (DP12RL_TX)
    #define DP12TX1_IRQ_STATUS                              0xE5D8	//58840 (DP12RL_TX)
    #define DP12TX2_RL_CONFIG                               0xE600	//58880 (DP12RL_TX)
    #define DP12TX2_OUT_CTRL                                0xE604	//58884 (DP12RL_TX)
    #define DP12TX2_PAYLOAD_FLUSH_0                         0xE608	//58888 (DP12RL_TX)
    #define DP12TX2_PAYLOAD_FLUSH_1                         0xE60C	//58892 (DP12RL_TX)
    #define DP12TX2_PAYLOAD_MASK_0                          0xE610	//58896 (DP12RL_TX)
    #define DP12TX2_PAYLOAD_MASK_1                          0xE614	//58900 (DP12RL_TX)
    #define DP12TX2_MS_BS_REGEN_CTRL                        0xE618	//58904 (DP12RL_TX)
    #define DP12TX2_MS_BS_PER_MEAS                          0xE61C	//58908 (DP12RL_TX)
    #define DP12TX2_MS_BS_REGEN_PER                         0xE620	//58912 (DP12RL_TX)
    #define DP12TX2_MS_PATTN_PER_CTRL                       0xE624	//58916 (DP12RL_TX)
    #define DP12TX2_MSA_OUT_CTRL                            0xE628	//58920 (DP12RL_TX)
    #define DP12TX2_MSA_OUT_DATA0                           0xE62C	//58924 (DP12RL_TX)
    #define DP12TX2_MSA_OUT_DATA1                           0xE630	//58928 (DP12RL_TX)
    #define DP12TX2_MSA_OUT_DATA2                           0xE634	//58932 (DP12RL_TX)
    #define DP12TX2_MSA_OUT_DATA3                           0xE638	//58936 (DP12RL_TX)
    #define DP12TX2_MSA_OUT_DATA4                           0xE63C	//58940 (DP12RL_TX)
    #define DP12TX2_MSA_OUT_DATA5                           0xE640	//58944 (DP12RL_TX)
    #define DP12TX2_MSA_OUT_DATA6                           0xE644	//58948 (DP12RL_TX)
    #define DP12TX2_PLNUM_TSLOT_0                           0xE648	//58952 (DP12RL_TX)
    #define DP12TX2_PLNUM_TSLOT_4                           0xE64C	//58956 (DP12RL_TX)
    #define DP12TX2_PLNUM_TSLOT_8                           0xE650	//58960 (DP12RL_TX)
    #define DP12TX2_PLNUM_TSLOT_12                          0xE654	//58964 (DP12RL_TX)
    #define DP12TX2_PLNUM_TSLOT_16                          0xE658	//58968 (DP12RL_TX)
    #define DP12TX2_PLNUM_TSLOT_20                          0xE65C	//58972 (DP12RL_TX)
    #define DP12TX2_PLNUM_TSLOT_24                          0xE660	//58976 (DP12RL_TX)
    #define DP12TX2_PLNUM_TSLOT_28                          0xE664	//58980 (DP12RL_TX)
    #define DP12TX2_PLNUM_TSLOT_32                          0xE668	//58984 (DP12RL_TX)
    #define DP12TX2_PLNUM_TSLOT_36                          0xE66C	//58988 (DP12RL_TX)
    #define DP12TX2_PLNUM_TSLOT_40                          0xE670	//58992 (DP12RL_TX)
    #define DP12TX2_PLNUM_TSLOT_44                          0xE674	//58996 (DP12RL_TX)
    #define DP12TX2_PLNUM_TSLOT_48                          0xE678	//59000 (DP12RL_TX)
    #define DP12TX2_PLNUM_TSLOT_52                          0xE67C	//59004 (DP12RL_TX)
    #define DP12TX2_PLNUM_TSLOT_56                          0xE680	//59008 (DP12RL_TX)
    #define DP12TX2_PLNUM_TSLOT_60                          0xE684	//59012 (DP12RL_TX)
    #define DP12TX2_DTG_CTRL                                0xE688	//59016 (DP12RL_TX)
    #define DP12TX2_DTG_INIT_RATE                           0xE68C	//59020 (DP12RL_TX)
    #define DP12TX2_DTG_SDP_GUARD_BAND                      0xE690	//59024 (DP12RL_TX)
    #define DP12TX2_DTG_MS_M_MEAS                           0xE694	//59028 (DP12RL_TX)
    #define DP12TX2_DTG_HACTIV_STABLE                       0xE698	//59032 (DP12RL_TX)
    #define DP12TX2_DTG_HPERIOD_CUR                         0xE69C	//59036 (DP12RL_TX)
    #define DP12TX2_DTG_HPERIOD_AVG                         0xE6A0	//59040 (DP12RL_TX)
    #define DP12TX2_DTG_HOUT_PERIOD_CUR                     0xE6A4	//59044 (DP12RL_TX)
    #define DP12TX2_DTG_HOUT_PERIOD_AVG                     0xE6A8	//59048 (DP12RL_TX)
    #define DP12TX2_DTG_VOUT_STAT                           0xE6AC	//59052 (DP12RL_TX)
    #define DP12TX2_DTG_CUR_RATE                            0xE6B0	//59056 (DP12RL_TX)
    #define DP12TX2_DTG_STATUS                              0xE6B4	//59060 (DP12RL_TX)
    #define DP12TX2_AUD_REGEN_CTRL                          0xE6B8	//59064 (DP12RL_TX)
    #define DP12TX2_SDP_AUD_MEAS                            0xE6BC	//59068 (DP12RL_TX)
    #define DP12TX2_AUD_SAMPLE_CNT                          0xE6C0	//59072 (DP12RL_TX)
    #define DP12TX2_SDP_MAUD                                0xE6C4	//59076 (DP12RL_TX)
    #define DP12TX2_SDP_NAUD                                0xE6C8	//59080 (DP12RL_TX)
    #define DP12TX2_AUD_RGEN_MAUD                           0xE6CC	//59084 (DP12RL_TX)
    #define DP12TX2_AUD_RGEN_NAUD                           0xE6D0	//59088 (DP12RL_TX)
    #define DP12TX2_IRQ_EN                                  0xE6D4	//59092 (DP12RL_TX)
    #define DP12TX2_IRQ_STATUS                              0xE6D8	//59096 (DP12RL_TX)
    #define DP12_GTC_SOFT_RESET                             0xE700	//59136 (DP12_GTC)
    #define DP12_GTC_CONTROL                                0xE704	//59140 (DP12_GTC)
    #define DP12_GTC_INIT_COUNT_PER_REF_CLK                 0xE708	//59144 (DP12_GTC)
    #define DP12_GTC_INIT_ACCUMULATOR_VALUE                 0xE70C	//59148 (DP12_GTC)
    #define DP12_GTC_MISC_CTRL                              0xE710	//59152 (DP12_GTC)
    #define DP12_GTC_LOCK_COUNT_CTRL                        0xE714	//59156 (DP12_GTC)
    #define DP12_GTC_IRQ_CTRL                               0xE718	//59160 (DP12_GTC)
    #define DP12_GTC_IRQ_STATUS                             0xE71C	//59164 (DP12_GTC)
    #define DP12_GTC_COUNT_PER_REF_CLK                      0xE720	//59168 (DP12_GTC)
    #define DP12_GTC_ACCUMULATOR_VALUE                      0xE724	//59172 (DP12_GTC)
    #define DP12_GTC_DIFF_COUNT_VALUE                       0xE728	//59176 (DP12_GTC)
    #define DP12_GTC_MSTR_SLV_SYNC_VALUE                    0xE72C	//59180 (DP12_GTC)
    #define DP12_GTC_TX_AUX_SYNC_CTRL                       0xE730	//59184 (DP12_GTC)
    #define DP12_GTC_RX_AUX_SYNC_CTRL                       0xE734	//59188 (DP12_GTC)
    #define DPTX_AUX_PHY_CTRL                               0xEA00	//59904 (DPTX_PHYA)
    #define DPTX_AUX_MISC_CTRL                              0xEA04	//59908 (DPTX_PHYA)
    #define DPTX_PHY_CTRL                                   0xEA08	//59912 (DPTX_PHYA)
    #define DPTX_CLK_CTRL                                   0xEA0C	//59916 (DPTX_PHYA)
    #define DPTX_RCAL_RESULTS                               0xEA10	//59920 (DPTX_PHYA)
    #define DPTX_PHYFIFO_CTRL                               0xEA14	//59924 (DPTX_PHYA)
    #define DPTX_GAIN                                       0xEA18	//59928 (DPTX_PHYA)
    #define DPTX_PRE_EMPH                                   0xEA1C	//59932 (DPTX_PHYA)
    //      Reserved                                        0xEA20
    #define DPTX_PLL_CLK_MEAS_CTRL                          0xEA24	//59940 (DPTX_PHYA)
    #define DPTX_PLL_CLK_MEAS_RESULT                        0xEA28	//59944 (DPTX_PHYA)
    #define DPTX_PHYA_IRQ_CTRL                              0xEA2C	//59948 (DPTX_PHYA)
    #define DPTX_PHYA_IRQ_STATUS                            0xEA30	//59952 (DPTX_PHYA)
    #define DPTX_PHYA_TBUS_SEL                              0xEA34	//59956 (DPTX_PHYA)
    #define DPTX_BIST_CONTROL                               0xEA38	//59960 (DPTX_PHYA)
    #define DPTX_BIST_PATTERN0                              0xEA3C	//59964 (DPTX_PHYA)
    #define DPTX_BIST_PATTERN1                              0xEA40	//59968 (DPTX_PHYA)
    #define DPTX_BIST_PATTERN2                              0xEA44	//59972 (DPTX_PHYA)
    #define DPTX_BIST_PATTERN3                              0xEA48	//59976 (DPTX_PHYA)
    #define DPTX_BIST_PATTERN4                              0xEA4C	//59980 (DPTX_PHYA)
    #define DPTX_BIST_CRC_STATUS                            0xEA50	//59984 (DPTX_PHYA)
    #define DPTX_BIST_CRC_SIGNATURE                         0xEA54	//59988 (DPTX_PHYA)
    #define DPTX_JE_CTRL                                    0xEA58	//59992 (DPTX_PHY_JE)
    #define DPTX_JE_CONFIG                                  0xEA5C	//59996 (DPTX_PHY_JE)
    #define DPTX_JE                                         0xEA60	//60000 (DPTX_PHY_JE)
    #define DPTX_JE_TST_THRESHOLD                           0xEA64	//60004 (DPTX_PHY_JE)
    #define DPTX_JE_STATUS                                  0xEA68	//60008 (DPTX_PHY_JE)
    #define DP12TX_FE_CONTROL                               0xEB00	//60160 (DP12TX_TOP)
    #define DP12TX_RESET_CTRL                               0xEB04	//60164 (DP12TX_TOP)
    #define DP12TX_IRQ_STATUS                               0xEB08	//60168 (DP12TX_TOP)
    #define DP12TX_HPD_DETECTOR_CONTROL                     0xEB0C	//60172 (DP12TX_TOP)
    #define DP12TX_HPD_IRQ_CTRL                             0xEB10	//60176 (DP12TX_TOP)
    #define DP12TX_HPD_IRQ_STATUS                           0xEB14	//60180 (DP12TX_TOP)
    #define DP12TX_AUXREFCLK_DIV                            0xEB18	//60184 (DP12TX_TOP)
    #define DP12TX_TEST_CTRL                                0xEB1C	//60188 (DP12TX_TOP)
    #define DP12TX_TEST_BUS_SEL                             0xEB20	//60192 (DP12TX_TOP)
    #define DP12TX_LINK_CONTROL                             0xEB30	//60208 (DP12TX_PHYD)
    #define DP12TX_LL_LINK_STS                              0xEB34	//60212 (DP12TX_PHYD)
    #define DP12TX_LL_TRAINING_L0_SET                       0xEB38	//60216 (DP12TX_PHYD)
    #define DP12TX_LL_TRAINING_PATTERN_STS                  0xEB3C	//60220 (DP12TX_PHYD)
    #define DP12TX_LL_TRAINING_L0_STS                       0xEB40	//60224 (DP12TX_PHYD)
    #define DP12TX_LQ_PATTERN                               0xEB44	//60228 (DP12TX_PHYD)
    #define DP12TX_SCRAMBLER_SEED                           0xEB48	//60232 (DP12TX_PHYD)
    #define DP12TX_FAUX_TRAINING_CTRL                       0xEB4C	//60236 (DP12TX_PHYD)
    #define DP12TX_LT_CONTROL                               0xEB50	//60240 (DP12TX_PHYD)
    #define DP12TX_LT_STATUS                                0xEB54	//60244 (DP12TX_PHYD)
    #define DP12TX_SYM_GEN_CTRL                             0xEB58	//60248 (DP12TX_PHYD)
    #define DP12TX_SYM_GEN0                                 0xEB5C	//60252 (DP12TX_PHYD)
    #define DP12TX_SYM_GEN2                                 0xEB60	//60256 (DP12TX_PHYD)
    #define DP12TX_SYM_GEN4                                 0xEB64	//60260 (DP12TX_PHYD)
    #define DP12TX_SYM_GEN6                                 0xEB68	//60264 (DP12TX_PHYD)
    #define DP12TX_LANE_PATTERN_CTRL                        0xEB6C	//60268 (DP12TX_PHYD)
    #define DP12TX_IDP_LT_PAT1_PERIOD                       0xEB70	//60272 (DP12TX_PHYD)
    #define DP12TX_IDP_LT_PAT2_PERIOD                       0xEB74	//60276 (DP12TX_PHYD)
    #define DP12TX_IDP_LT_HPD_CTRL                          0xEB78	//60280 (DP12TX_PHYD)
    #define DP12TX_HDCP_CTRL                                0xEBA0	//60320 (DP12TX_HDCP)
    #define DP12TX_HDCP_STATUS                              0xEBA4	//60324 (DP12TX_HDCP)
    #define DP12TX_HDCP_TIMEBASE                            0xEBA8	//60328 (DP12TX_HDCP)
    #define DP12TX_HDCP_KSV_0                               0xEBAC	//60332 (DP12TX_HDCP)
    #define DP12TX_HDCP_KSV_1                               0xEBB0	//60336 (DP12TX_HDCP)
    #define DP12TX_HDCP_M0_0                                0xEBB4	//60340 (DP12TX_HDCP)
    #define DP12TX_HDCP_M0_1                                0xEBB8	//60344 (DP12TX_HDCP)
    #define DP12TX_HDCP_KSV_CHECK_STATUS                    0xEBBC	//60348 (DP12TX_HDCP)
    #define DP12TX_HDCP_KSV_CHECK_CTRL                      0xEBC0	//60352 (DP12TX_HDCP)
    #define DP12TX_HDCP_SHA1                                0xEBC4	//60356 (DP12TX_HDCP)
    #define DP12TX_REPEATER_STATUS                          0xEBC8	//60360 (DP12TX_HDCP)
    #define DP12TX_MST_ECF_UPDATE_CTRL                      0xEBCC	//60364 (DP12TX_HDCP)
    #define DP12TX_MST_ACT_UPDATE_CTRL                      0xEBD0	//60368 (DP12TX_HDCP)
    #define DP12TX_MST_ECF_0                                0xEBD4	//60372 (DP12TX_HDCP)
    #define DP12TX_MST_ECF_1                                0xEBD8	//60376 (DP12TX_HDCP)
    #define DP12TX_MST_SIZE                                 0xEBDC	//60380 (DP12TX_HDCP)
    #define DP12TX_MST_D1_MTPH                              0xEBE0	//60384 (DP12TX_HDCP)
    #define DP12TX_MST_D2_MTPH                              0xEBE4	//60388 (DP12TX_HDCP)
    #define DP12TX_MST_D3_MTPH                              0xEBE8	//60392 (DP12TX_HDCP)
    #define DP12TX_MST_D4_MTPH                              0xEBEC	//60396 (DP12TX_HDCP)
    #define DP12TX_HDCP_TEST_CTRL                           0xEBF0	//60400 (DP12TX_HDCP)
    #define DP12TX_HDCP_TEST_DATA                           0xEBF4	//60404 (DP12TX_HDCP)
    #define DP12TX_HDCP_RSRV                                0xEBF8	//60408 (DP12TX_HDCP)
    #define DP12TX_AUX_CONTROL                              0xEC00	//60416 (DP12TX_AUX)
    #define DP12TX_AUX_IRQ_CTRL                             0xEC04	//60420 (DP12TX_AUX)
    #define DP12TX_AUX_IRQ_STATUS                           0xEC08	//60424 (DP12TX_AUX)
    #define DP12TX_I2C2AUX_CTRL                             0xEC0C	//60428 (DP12TX_AUX)
    #define DP12TX_I2C2AUX_ADDR                             0xEC10	//60432 (DP12TX_AUX)
    #define DP12TX_I2C2AUX_STATUS                           0xEC14	//60436 (DP12TX_AUX)
    #define DP12TX_OCM2AUX_CONTROL                          0xEC18	//60440 (DP12TX_AUX)
    #define DP12TX_OCM2AUX_REQ_ADDR                         0xEC1C	//60444 (DP12TX_AUX)
    #define DP12TX_OCM2AUX_REQ_LENGTH                       0xEC20	//60448 (DP12TX_AUX)
    #define DP12TX_OCM2AUX_RETRY_COUNT                      0xEC24	//60452 (DP12TX_AUX)
    #define DP12TX_OCM2AUX_REQ_DATA_0                       0xEC28	//60456 (DP12TX_AUX)
    #define DP12TX_OCM2AUX_REQ_DATA_1                       0xEC2C	//60460 (DP12TX_AUX)
    #define DP12TX_OCM2AUX_REQ_DATA_2                       0xEC30	//60464 (DP12TX_AUX)
    #define DP12TX_OCM2AUX_REQ_DATA_3                       0xEC34	//60468 (DP12TX_AUX)
    #define DP12TX_OCM2AUX_REPLY_COMMAND                    0xEC38	//60472 (DP12TX_AUX)
    #define DP12TX_OCM2AUX_REPLY_DATA_0                     0xEC3C	//60476 (DP12TX_AUX)
    #define DP12TX_OCM2AUX_REPLY_DATA_1                     0xEC40	//60480 (DP12TX_AUX)
    #define DP12TX_OCM2AUX_REPLY_DATA_2                     0xEC44	//60484 (DP12TX_AUX)
    #define DP12TX_OCM2AUX_REPLY_DATA_3                     0xEC48	//60488 (DP12TX_AUX)
    #define DP12TX_GTC_AUX_SOFT_RESET                       0xECB8	//60600 (DP12TX_GTC_AUX)
    #define DP12TX_GTC_AUX_CTRL                             0xECBC	//60604 (DP12TX_GTC_AUX)
    #define DP12TX_GTC_AUX_IRQ_CTRL                         0xECC0	//60608 (DP12TX_GTC_AUX)
    #define DP12TX_GTC_AUX_IRQ_STATUS                       0xECC4	//60612 (DP12TX_GTC_AUX)
    #define DP12TX_GTC_AUX_REQ_INFO                         0xECC8	//60616 (DP12TX_GTC_AUX)
    #define DP12TX_GTC_AUX_REP_INFO                         0xECCC	//60620 (DP12TX_GTC_AUX)
    #define DP12TX_GTC_AUX_WR_DATA_0                        0xECD0	//60624 (DP12TX_GTC_AUX)
    #define DP12TX_GTC_AUX_WR_DATA_1                        0xECD4	//60628 (DP12TX_GTC_AUX)
    #define DP12TX_GTC_AUX_RD_DATA_0                        0xECD8	//60632 (DP12TX_GTC_AUX)
    #define DP12TX_GTC_AUX_RD_DATA_1                        0xECDC	//60636 (DP12TX_GTC_AUX)
    #define DP12TX_GTC_MASTER_VALUE_OCM2AUX                 0xECE0	//60640 (DP12TX_GTC_AUX)
    #define DP12TX_GTC_PHASE_SKEW_OFFSET_OCM2AUX            0xECE4	//60644 (DP12TX_GTC_AUX)
    #define DP12TX_GTC_PHASE_SKEW_OFFSET_CAL                0xECE8	//60648 (DP12TX_GTC_AUX)
    #define DP12TX_GTC_PHASE_SKEW_OFFSET                    0xECEC	//60652 (DP12TX_GTC_AUX)
    #define DPTX_BE_CONTROL                                 0xED00	//60672 (DPTX_TOP)
    #define DPTX_RESET_CTRL                                 0xED04	//60676 (DPTX_TOP)
    #define DPTX_TEST_BUS_SEL                               0xED08	//60680 (DPTX_TOP)
    #define DPTX_MS_CTRL0                                   0xED10	//60688 (DPTX)
    #define DPTX_MS_CTRL1                                   0xED14	//60692 (DPTX)
    #define DPTX_MS_UPDATE                                  0xED18	//60696 (DPTX)
    #define DPTX_MS_IRQ_CTRL                                0xED1C	//60700 (DPTX)
    #define DPTX_MS_STATUS                                  0xED20	//60704 (DPTX)
    #define DPTX_MS_LTA_CTRL                                0xED24	//60708 (DPTX)
    #define DPTX_TPG_CTRL                                   0xED28	//60712 (DPTX)
    #define DPTX_MS_BS_REGEN_CTRL                           0xED2C	//60716 (DPTX)
    #define DPTX_MS_BS_PER_MEAS                             0xED30	//60720 (DPTX)
    #define DPTX_MS_BS_VB_PER                               0xED34	//60724 (DPTX)
    #define DPTX_MS_BS_NV_PER                               0xED38	//60728 (DPTX)
    #define DPTX_MS_VBID_CTRL                               0xED3C	//60732 (DPTX)
    #define DPTX_MS_FORMAT                                  0xED40	//60736 (DPTX)
    #define DPTX_MSA_CTRL                                   0xED44	//60740 (DPTX)
    #define DPTX_MS_HTOTAL                                  0xED48	//60744 (DPTX)
    #define DPTX_MS_HACT_START                              0xED4C	//60748 (DPTX)
    #define DPTX_MS_HACT_WIDTH                              0xED50	//60752 (DPTX)
    #define DPTX_MS_HSYNC_WIDTH                             0xED54	//60756 (DPTX)
    #define DPTX_MS_VTOTAL                                  0xED58	//60760 (DPTX)
    #define DPTX_MS_VACT_START                              0xED5C	//60764 (DPTX)
    #define DPTX_MS_VACT_WIDTH                              0xED60	//60768 (DPTX)
    #define DPTX_MS_VSYNC_WIDTH                             0xED64	//60772 (DPTX)
    #define DPTX_MS_M                                       0xED68	//60776 (DPTX)
    #define DPTX_MS_M_MEAS                                  0xED6C	//60780 (DPTX)
    #define DPTX_MS_N                                       0xED70	//60784 (DPTX)
    #define DPTX_MS_TH_CTRL                                 0xED74	//60788 (DPTX)
    #define DPTX_MS_VID_STATUS                              0xED78	//60792 (DPTX)
    #define DPTX_MS_IDP_DATA_LN_CNT                         0xED7C	//60796 (DPTX)
    #define DPTX_MS_IDP_PHY_LN_CNT                          0xED80	//60800 (DPTX)
    #define DPTX_MS_IDP_PACK_CTRL                           0xED84	//60804 (DPTX)
    #define DPTX_FE_FIFO_CTRL                               0xED88	//60808 (DPTX)
    #define DPTX_FE_FIFO_ACC                                0xED8C	//60812 (DPTX)
    #define DPTX_TEST_CRC_CTRL                              0xED90	//60816 (DPTX)
    #define DPTX_TEST_CRC_R                                 0xED94	//60820 (DPTX)
    #define DPTX_TEST_CRC_G                                 0xED98	//60824 (DPTX)
    #define DPTX_TEST_CRC_B                                 0xED9C	//60828 (DPTX)
    #define DPTX_SDP_CTRL                                   0xEDA0	//60832 (DPTX_PKT)
    #define DPTX_SDP_UPDATE                                 0xEDA4	//60836 (DPTX_PKT)
    #define DPTX_SDP_STATUS                                 0xEDA8	//60840 (DPTX_PKT)
    #define DPTX_SDP_AUD_CTRL                               0xEDAC	//60844 (DPTX_PKT)
    #define DPTX_SDP_AUD_STATUS                             0xEDB0	//60848 (DPTX_PKT)
    #define DPTX_SDP_AUD_HB                                 0xEDB4	//60852 (DPTX_PKT)
    #define DPTX_SDP_AUD_M                                  0xEDB8	//60856 (DPTX_PKT)
    #define DPTX_SDP_AUD_N                                  0xEDBC	//60860 (DPTX_PKT)
    #define DPTX_SDP_AUD_M_MEAS                             0xEDC0	//60864 (DPTX_PKT)
    #define DPTX_SDP_AUD_FIFO_CTRL                          0xEDC4	//60868 (DPTX_PKT)
    #define DPTX_SDP_AUD_FIFO_STATUS                        0xEDC8	//60872 (DPTX_PKT)
    #define DPTX_SDP_PACKMEM_CONFIG                         0xEDCC	//60876 (DPTX_PKT)
    #define DPTX_PACKMEM_CTRL                               0xEDD0	//60880 (DPTX_PKT)
    #define DPTX_SDP_PACKMEM_READY                          0xEDD4	//60884 (DPTX_PKT)
    #define DPTX_DAU_FC_CTRL                                0xEDD8	//60888 (DPTX_PKT)
    #define DPTX_DAU_FC_CH_STS_TRANS_EN                     0xEDDC	//60892 (DPTX_PKT)
    #define DPTX_DAU_FC_CHSTS_0                             0xEDE0	//60896 (DPTX_PKT)
    #define DPTX_DAU_FC_CHSTS_1                             0xEDE4	//60900 (DPTX_PKT)
    #define DPTX_DAU_FC_CH_NUM                              0xEDE8	//60904 (DPTX_PKT)
    #define DPTX_DAU_GTC                                    0xEDEC	//60908 (DPTX_PKT)
    #define DPTX_DAU_GTC_DLY                                0xEDF0	//60912 (DPTX_PKT)
    #define OTP_CTRL                                        0xAE30	//44592 (OTP)
    #define OTP_STATUS                                      0xAE34	//44596 (OTP)
    #define OTP_DRV_ACTVT                                   0xAE38	//44600 (OTP)
    #define OTP_FRC                                         0xAE3C	//44604 (OTP)
    #define OTP_PRGWIDTH                                    0xAE40	//44608 (OTP)
    #define OTP_ADDR                                        0xAE44	//44612 (OTP)
    #define OTP_DATA_WR                                     0xAE48	//44616 (OTP)
    #define OTP_DATA_RD                                     0xAE4C	//44620 (OTP)
    #define OTP_DRV_PWUPRES_REM                             0xAE50	//44624 (OTP)
    #define OTP_DRV_RES_REC                                 0xAE54	//44628 (OTP)
    #define OTP_DRV_AUTOSHUTOFF                             0xAE58	//44632 (OTP)
    #define OTP_UNLOCK_TO                                   0xAE5C	//44636 (OTP)
    #define OTP_DIRECT_SIGNALS                              0xAE60	//44640 (OTP)
    #define OTP_PRG_STATUS                                  0xAE64	//44644 (OTP)
    #define OTP_WRITE_UNLOCK                                0xAE70	//44656 (OTP)
    #define DP12RX_KEYHOST_CTRL                             0xE800	//59392 (DP12_KEYHOST)
    #define DP12TX_KEYHOST_CTRL                             0xE900	//59648 (DP12_KEYHOST)
    #define OSD_CONTROL                                     0xD390	//54160 (ODP)
    #define OSD_BLINK                                       0xD392	//54162 (ODP)
    #define OSD_BLEND_TABLE0                                0xD394	//54164 (ODP)
    #define OSD_BLEND_TABLE1                                0xD396	//54166 (ODP)
    #define OSD_H_ACTIVE                                    0xD398	//54168 (ODP)
    #define OSD_V_ACTIVE                                    0xD39A	//54170 (ODP)
    #define OSD_H_DELAY                                     0xD39C	//54172 (ODP)
    #define OSD_V_DELAY                                     0xD39E	//54174 (ODP)
    #define OSD_HILITE_EN1                                  0xD3A0	//54176 (ODP)
    #define OSD_HILITE_EN2                                  0xD3A2	//54178 (ODP)
    #define OSD_HILITE_EN3                                  0xD3A4	//54180 (ODP)
    #define OSD_HILITE_EN4                                  0xD3A6	//54182 (ODP)
    #define OSD_MISC_CTRL                                   0xD3A8	//54184 (ODP)
    #define WR_SDRAM_DATA_EXPAND_CONTROL                    0xD3AA	//54186 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND_BASE_ADDR                  0xD3AC	//54188 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND0                           0xD3AE	//54190 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND1                           0xD3B0	//54192 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND2                           0xD3B2	//54194 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND3                           0xD3B4	//54196 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND4                           0xD3B6	//54198 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND5                           0xD3B8	//54200 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND6                           0xD3BA	//54202 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND7                           0xD3BC	//54204 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND8                           0xD3BE	//54206 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND9                           0xD3C0	//54208 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND10                          0xD3C2	//54210 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND11                          0xD3C4	//54212 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND12                          0xD3C6	//54214 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND13                          0xD3C8	//54216 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND14                          0xD3CA	//54218 (HOST_SP)
    #define WR_SDRAM_DATA_EXPAND15                          0xD3CC	//54220 (HOST_SP)
    #define WR_SDRAM_CONTROL                                0xD3CE	//54222 (HOST_SP)
    #define WR_SDRAM_FIFO_THRESH                            0xD3D0	//54224 (HOST_SP)
    #define WR_SDRAM_ADDR_hi                                0xD3D2	//54226 (HOST_SP)
    #define WR_SDRAM_ADDR_lo                                0xD3D4	//54228 (HOST_SP)
    #define WR_SDRAM_OFFSET                                 0xD3D6	//54230 (HOST_SP)
    #define WR_SDRAM_STRIDE                                 0xD3D8	//54232 (HOST_SP)
    #define WR_SDRAM_WIDTH                                  0xD3DA	//54234 (HOST_SP)
    #define WR_SDRAM_HEIGHT                                 0xD3DC	//54236 (HOST_SP)
    #define WR_SDRAM_FILL_WORD_hi                           0xD3DE	//54238 (HOST_SP)
    #define WR_SDRAM_FILL_WORD_lo                           0xD3E0	//54240 (HOST_SP)
    #define RD_SDRAM_CONTROL                                0xD3E2	//54242 (HOST_SP)
    #define RD_SDRAM_ADDR_hi                                0xD3E4	//54244 (HOST_SP)
    #define RD_SDRAM_ADDR_lo                                0xD3E6	//54246 (HOST_SP)
    #define RD_SDRAM_OFFSET                                 0xD3E8	//54248 (HOST_SP)
    #define RD_SDRAM_STRIDE                                 0xD3EA	//54250 (HOST_SP)
    #define RD_SDRAM_WIDTH                                  0xD3EC	//54252 (HOST_SP)
    #define RD_SDRAM_HEIGHT                                 0xD3EE	//54254 (HOST_SP)
    #define OSD_DDR_PAGE_ADDR                               0xD3F0	//54256 (HOST_SP)
    #define TRID_OSD_DEPTH_CTRL                             0xD73E	//55102 (ODP)
    #define MC_CONFIG                                       0xD102	//53506 (MC)
    #define MC_STATUS                                       0xD112	//53522 (HOST_SP)
    #define MC_REQUEST_CTRL                                 0xD114	//53524 (MC)
    #define MC_PREFILL_MGMT_CTRL                            0xD116	//53526 (MC)
    #define MC_MISC_CTRL                                    0xD118	//53528 (MC)
    #define MC_SPARE1                                       0xD11A	//53530 (MC)
    #define MFRC_CTRL                                       0xD192	//53650 (MC)
    #define MFRC_SRC_THRESH                                 0xD194	//53652 (MC)
    #define MFRC_BUF_WIDTH                                  0xD196	//53654 (MC)
    #define MFRC_BUF_STRIDE_hi                              0xD198	//53656 (MC)
    #define MFRC_BUF_STRIDE_lo                              0xD19A	//53658 (MC)
    #define MFRC_WR_WIDTH                                   0xD19C	//53660 (MC)
    #define MFRC_WBUF_START_hi                              0xD19E	//53662 (MC)
    #define MFRC_WBUF_START_lo                              0xD1A0	//53664 (MC)
    #define MFRC_WBUF_END_hi                                0xD1A2	//53666 (MC)
    #define MFRC_WBUF_END_lo                                0xD1A4	//53668 (MC)
    #define MFRC_RD_WIDTH                                   0xD1A6	//53670 (MC)
    #define MFRC_RBUF_START_hi                              0xD1A8	//53672 (MC)
    #define MFRC_RBUF_START_lo                              0xD1AA	//53674 (MC)
    #define MFRC_RBUF_END_hi                                0xD1AC	//53676 (MC)
    #define MFRC_RBUF_END_lo                                0xD1AE	//53678 (MC)
    #define MFRC_PIXELS_OUT                                 0xD1B0	//53680 (MC)
    #define MFRC_LINES_OUT                                  0xD1B2	//53682 (MC)
    #define MMFRC_BUF_WIDTH                                 0xD1B4	//53684 (MC)
    #define MMFRC_BUF_STRIDE_hi                             0xD1B6	//53686 (MC)
    #define MMFRC_BUF_STRIDE_lo                             0xD1B8	//53688 (MC)
    #define MMFRC_WR_WIDTH                                  0xD1BA	//53690 (MC)
    #define MMFRC_WBUF_START_hi                             0xD1BC	//53692 (MC)
    #define MMFRC_WBUF_START_lo                             0xD1BE	//53694 (MC)
    #define MMFRC_WBUF_END_hi                               0xD1C0	//53696 (MC)
    #define MMFRC_WBUF_END_lo                               0xD1C2	//53698 (MC)
    #define MMFRC_RD_WIDTH                                  0xD1C4	//53700 (MC)
    #define MMFRC_RBUF_START_hi                             0xD1C6	//53702 (MC)
    #define MMFRC_RBUF_START_lo                             0xD1C8	//53704 (MC)
    #define MMFRC_RBUF_END_hi                               0xD1CA	//53706 (MC)
    #define MMFRC_RBUF_END_lo                               0xD1CC	//53708 (MC)
    #define PFRC_CTRL                                       0xD1CE	//53710 (MC)
    #define PFRC_SRC_THRESH                                 0xD1D0	//53712 (MC)
    #define PFRC_R0_BUF_WIDTH                               0xD1D2	//53714 (MC)
    #define PFRC_R1_BUF_WIDTH                               0xD1D4	//53716 (MC)
    #define PFRC_R2_BUF_WIDTH                               0xD1D6	//53718 (MC)
    #define PFRC_BUF_STRIDE_hi                              0xD1D8	//53720 (MC)
    #define PFRC_BUF_STRIDE_lo                              0xD1DA	//53722 (MC)
    #define PFRC_WR_WIDTH                                   0xD1DC	//53724 (MC)
    #define PFRC_WBUF_START_hi                              0xD1DE	//53726 (MC)
    #define PFRC_WBUF_START_lo                              0xD1E0	//53728 (MC)
    #define PFRC_WBUF_END_hi                                0xD1E2	//53730 (MC)
    #define PFRC_WBUF_END_lo                                0xD1E4	//53732 (MC)
    #define PFRC_R0_RD_WIDTH                                0xD1E6	//53734 (MC)
    #define PFRC_R1_RD_WIDTH                                0xD1E8	//53736 (MC)
    #define PFRC_R2_RD_WIDTH                                0xD1EA	//53738 (MC)
    #define PFRC_R0_RBUF_START_hi                           0xD1EC	//53740 (MC)
    #define PFRC_R0_RBUF_START_lo                           0xD1EE	//53742 (MC)
    #define PFRC_R0_RBUF_END_hi                             0xD1F0	//53744 (MC)
    #define PFRC_R0_RBUF_END_lo                             0xD1F2	//53746 (MC)
    #define PFRC_R1_RBUF_START_hi                           0xD1F4	//53748 (MC)
    #define PFRC_R1_RBUF_START_lo                           0xD1F6	//53750 (MC)
    #define PFRC_R1_RBUF_END_hi                             0xD1F8	//53752 (MC)
    #define PFRC_R1_RBUF_END_lo                             0xD1FA	//53754 (MC)
    #define PFRC_R2_RBUF_START_hi                           0xD1FC	//53756 (MC)
    #define PFRC_R2_RBUF_START_lo                           0xD1FE	//53758 (MC)
    #define PFRC_R2_RBUF_END_hi                             0xD200	//53760 (MC)
    #define PFRC_R2_RBUF_END_lo                             0xD202	//53762 (MC)
    #define PFRC_R0_PIXELS_OUT                              0xD204	//53764 (MC)
    #define PFRC_R1_PIXELS_OUT                              0xD206	//53766 (MC)
    #define PFRC_R2_PIXELS_OUT                              0xD208	//53768 (MC)
    #define PFRC_R0_LINES_OUT                               0xD20A	//53770 (MC)
    #define PFRC_R1_LINES_OUT                               0xD20C	//53772 (MC)
    #define PFRC_R2_LINES_OUT                               0xD20E	//53774 (MC)
    #define EXMFRC_A_WBUF_START                             0xA800	//43008 (EXMFRC)
    #define EXMFRC_B_WBUF_START                             0xA804	//43012 (EXMFRC)
    #define EXMFRC_C_WBUF_START                             0xA808	//43016 (EXMFRC)
    #define EXMFRC_D_WBUF_START                             0xA80C	//43020 (EXMFRC)
    #define EXMFRC_E_WBUF_START                             0xA810	//43024 (EXMFRC)
    #define EXMFRC_F_WBUF_START                             0xA814	//43028 (EXMFRC)
    #define EXMFRC_A_WBUF_END                               0xA818	//43032 (EXMFRC)
    #define EXMFRC_B_WBUF_END                               0xA81C	//43036 (EXMFRC)
    #define EXMFRC_C_WBUF_END                               0xA820	//43040 (EXMFRC)
    #define EXMFRC_D_WBUF_END                               0xA824	//43044 (EXMFRC)
    #define EXMFRC_E_WBUF_END                               0xA828	//43048 (EXMFRC)
    #define EXMFRC_F_WBUF_END                               0xA82C	//43052 (EXMFRC)
    #define EXMFRC_RBUF_WIDTH                               0xA830	//43056 (EXMFRC)
    #define EXMFRC_A_RBUF_START                             0xA834	//43060 (EXMFRC)
    #define EXMFRC_B_RBUF_START                             0xA838	//43064 (EXMFRC)
    #define EXMFRC_C_RBUF_START                             0xA83C	//43068 (EXMFRC)
    #define EXMFRC_D_RBUF_START                             0xA840	//43072 (EXMFRC)
    #define EXMFRC_E_RBUF_START                             0xA844	//43076 (EXMFRC)
    #define EXMFRC_F_RBUF_START                             0xA848	//43080 (EXMFRC)
    #define EXMFRC_A_RBUF_END                               0xA84C	//43084 (EXMFRC)
    #define EXMFRC_B_RBUF_END                               0xA850	//43088 (EXMFRC)
    #define EXMFRC_C_RBUF_END                               0xA854	//43092 (EXMFRC)
    #define EXMFRC_D_RBUF_END                               0xA858	//43096 (EXMFRC)
    #define EXMFRC_E_RBUF_END                               0xA85C	//43100 (EXMFRC)
    #define EXMFRC_F_RBUF_END                               0xA860	//43104 (EXMFRC)
    #define EXMFRC_CTRL                                     0xA864	//43108 (EXMFRC)
    #define EXMFRC_WBS_LINE                                 0xA868	//43112 (EXMFRC)
    #define EXMFRC_MAIN_IN_MB                               0xA86C	//43116 (EXMFRC)
    #define MC_MEMORY_CONFIG                                0xD210	//53776 (MC)
    #define MC_DITHER_CTRL                                  0xD212	//53778 (MC)
    #define MC_OSD_CLIENT_RATE_CTRL                         0xD214	//53780 (MC)
    #define AV_BUF_START_hi                                 0xD216	//53782 (MC)
    #define AV_BUF_START_lo                                 0xD218	//53784 (MC)
    #define AV_BUF_END_hi                                   0xD21A	//53786 (MC)
    #define AV_BUF_END_lo                                   0xD21C	//53788 (MC)
    #define TNR_BUF_START_hi                                0xD238	//53816 (MC)
    #define TNR_BUF_START_lo                                0xD23A	//53818 (MC)
    #define TNR_BUF_END_hi                                  0xD23C	//53820 (MC)
    #define TNR_BUF_END_lo                                  0xD23E	//53822 (MC)
    #define TNR_BUF_WIDTH                                   0xD240	//53824 (MC)
    #define OD_BUF_START_hi                                 0xD242	//53826 (MC)
    #define OD_BUF_START_lo                                 0xD244	//53828 (MC)
    #define OD_BUF_END_hi                                   0xD246	//53830 (MC)
    #define OD_BUF_END_lo                                   0xD248	//53832 (MC)
    #define OD_BUF_WIDTH                                    0xD24A	//53834 (MC)
    #define MC_READ_TRAINING_CTRL                           0xD258	//53848 (HOST_SP)
    #define MC_READ_TRAINING_STATUS                         0xD25A	//53850 (MC)
    #define MC_VMA2_T3_MAPPER_CONTROL                       0xD25C	//53852 (MC)
    #define MC_SPARE2                                       0xD25E	//53854 (MC)
    #define MIXER_GEN_CTRL                                  0x9F00	//40704 (MIXER)
    #define MIXER_INT_MASK                                  0x9F04	//40708 (MIXER)
    #define MIXER_INT                                       0x9F08	//40712 (MIXER)
    #define MIXER_ROW_ADDR_MASK                             0x9F0C	//40716 (MIXER)
    #define MIXER_DDR_BASE_ADDR                             0x9F10	//40720 (MIXER)
    #define MIXER_DDR_PARAMETER                             0x9F14	//40724 (MIXER)
    #define MIXER_BUS_DIRECTION_LOCK                        0x9F18	//40728 (MIXER)
    #define MIXER_BUS_DIRECTION_LATENCY                     0x9F1C	//40732 (MIXER)
    #define MIXER_BUS_DIR_CRIT_SITUATION                    0x9F20	//40736 (MIXER)
    #define MIXER_BUS_DIR_HIGH_PRI_PORT                     0x9F24	//40740 (MIXER)
    #define MIXER_BUS_DIR_QUEUE_THRESHOLD                   0x9F28	//40744 (MIXER)
    #define MIXER_BUS_DIR_LOAD_INEFF                        0x9F2C	//40748 (MIXER)
    #define MIXER_BUS_DIR_STORE_INEFF                       0x9F30	//40752 (MIXER)
    #define MIXER_INPUT_FLOW_REGULATION                     0x9F34	//40756 (MIXER)
    #define MIXER_ARBITER_FLOW_REGULATION                   0x9F38	//40760 (MIXER)
    #define MIXER_BANK_FLOW_REGULATION                      0x9F3C	//40764 (MIXER)
    #define MIXER_HI_PRI_PORT_FLOW_REG1                     0x9F40	//40768 (MIXER)
    #define MIXER_HI_PRI_PORT_FLOW_REG2                     0x9F44	//40772 (MIXER)
    #define MIXER_REQ_UNIT_MEM_RESOURCE                     0x9F48	//40776 (MIXER)
    #define MIXER_RES_UNIT_MEM_RESOURCE                     0x9F4C	//40780 (MIXER)
    #define MIXER_RES_UNIT_MEM0_RESOURCE                    0x9F50	//40784 (MIXER)
    #define MIXER_RES_UNIT_MEM1_RESOURCE                    0x9F54	//40788 (MIXER)
    #define MIXER_DEBUG_RES_OPCODE_ERR_SRC                  0x9F58	//40792 (MIXER)
    #define MIXER_DEBUG_LOW_PRI_ADDR_RANGE                  0x9F5C	//40796 (MIXER)
    #define MIXER_DEBUG_HIGH_PRI_ADDR_RANGE                 0x9F60	//40800 (MIXER)
    #define MIXER_DEBUG_ADDR_RANGE_ERR_SRC                  0x9F64	//40804 (MIXER)
    #define MIXER_GEN_PURPOSE_REG0                          0x9F68	//40808 (MIXER)
    #define INIT_1_PRIORITY                                 0x9F80	//40832 (BRIDGE)
    #define INIT_2_PRIORITY                                 0x9F84	//40836 (BRIDGE)
    #define INIT_1_LATENCY                                  0x9F88	//40840 (BRIDGE)
    #define INIT_2_LATENCY                                  0x9F8C	//40844 (BRIDGE)
    #define INIT_1_ARB_LIMIT                                0x9F90	//40848 (BRIDGE)
    #define INIT_2_ARB_LIMIT                                0x9F94	//40852 (BRIDGE)
    #define INIT_1_BW_LIMIT                                 0x9F98	//40856 (BRIDGE)
    #define INIT_2_BW_LIMIT                                 0x9F9C	//40860 (BRIDGE)
    #define TARG_1_PRORITY                                  0x9FA0	//40864 (BRIDGE)
    #define TARG_2_PRORITY                                  0x9FA4	//40868 (BRIDGE)
    #define PCTL32_SCFG                                     0xA000	//40960 (PCTL32)
    #define PCTL32_SCTL                                     0xA004	//40964 (PCTL32)
    #define PCTL32_STAT                                     0xA008	//40968 (PCTL32)
    #define PCTL32_MCMD                                     0xA040	//41024 (PCTL32)
    #define PCTL32_POWCTL                                   0xA044	//41028 (PCTL32)
    #define PCTL32_POWSTAT                                  0xA048	//41032 (PCTL32)
    #define PCTL32_INITPUBPCTL                              0xA04C	//41036 (PCTL32)
    #define PCTL32_MCFG                                     0xA080	//41088 (PCTL32)
    #define PCTL32_PPCFG                                    0xA084	//41092 (PCTL32)
    #define PCTL32_MSTAT                                    0xA088	//41096 (PCTL32)
    #define PCTL32_ODTCFG                                   0xA08C	//41100 (PCTL32)
    #define PCTL32_DQSECFG                                  0xA090	//41104 (PCTL32)
    #define PCTL32_DTUPDES                                  0xA094	//41108 (PCTL32)
    #define PCTL32_DTUNA                                    0xA098	//41112 (PCTL32)
    #define PCTL32_DTUNE                                    0xA09C	//41116 (PCTL32)
    #define PCTL32_DTUPRD0                                  0xA0A0	//41120 (PCTL32)
    #define PCTL32_DTUPRD1                                  0xA0A4	//41124 (PCTL32)
    #define PCTL32_DTUPRD2                                  0xA0A8	//41128 (PCTL32)
    #define PCTL32_DTUPRD3                                  0xA0AC	//41132 (PCTL32)
    #define PCTL32_DTUAWDT                                  0xA0B0	//41136 (PCTL32)
    #define PCTL32_ODTCFG1                                  0xA0BC	//41148 (PCTL32)
    #define PCTL32_TOGCNT1U                                 0xA0C0	//41152 (PCTL32)
    #define PCTL32_TINIT                                    0xA0C4	//41156 (PCTL32)
    #define PCTL32_TRSTH                                    0xA0C8	//41160 (PCTL32)
    #define PCTL32_TOGCNT100N                               0xA0CC	//41164 (PCTL32)
    #define PCTL32_TREFI                                    0xA0D0	//41168 (PCTL32)
    #define PCTL32_TMRD                                     0xA0D4	//41172 (PCTL32)
    #define PCTL32_TRFC                                     0xA0D8	//41176 (PCTL32)
    #define PCTL32_TRP                                      0xA0DC	//41180 (PCTL32)
    #define PCTL32_TRTW                                     0xA0E0	//41184 (PCTL32)
    #define PCTL32_TAL                                      0xA0E4	//41188 (PCTL32)
    #define PCTL32_TCL                                      0xA0E8	//41192 (PCTL32)
    #define PCTL32_TCWL                                     0xA0EC	//41196 (PCTL32)
    #define PCTL32_TRAS                                     0xA0F0	//41200 (PCTL32)
    #define PCTL32_TRC                                      0xA0F4	//41204 (PCTL32)
    #define PCTL32_TRCD                                     0xA0F8	//41208 (PCTL32)
    #define PCTL32_TRRD                                     0xA0FC	//41212 (PCTL32)
    #define PCTL32_TRTP                                     0xA100	//41216 (PCTL32)
    #define PCTL32_TWR                                      0xA104	//41220 (PCTL32)
    #define PCTL32_TWTR                                     0xA108	//41224 (PCTL32)
    #define PCTL32_TEXSR                                    0xA10C	//41228 (PCTL32)
    #define PCTL32_TXP                                      0xA110	//41232 (PCTL32)
    #define PCTL32_TXPDLL                                   0xA114	//41236 (PCTL32)
    #define PCTL32_TZQCS                                    0xA118	//41240 (PCTL32)
    #define PCTL32_TZQCSI                                   0xA11C	//41244 (PCTL32)
    #define PCTL32_TDQS                                     0xA120	//41248 (PCTL32)
    #define PCTL32_TCKSRE                                   0xA124	//41252 (PCTL32)
    #define PCTL32_TCKSRX                                   0xA128	//41256 (PCTL32)
    #define PCTL32_TCKE                                     0xA12C	//41260 (PCTL32)
    #define PCTL32_TMOD                                     0xA130	//41264 (PCTL32)
    #define PCTL32_TRSTL                                    0xA134	//41268 (PCTL32)
    #define PCTL32_TZQCL                                    0xA138	//41272 (PCTL32)
    #define PCTL32_DWLCFG0                                  0xA170	//41328 (PCTL32)
    #define PCTL32_DWLCFG1                                  0xA174	//41332 (PCTL32)
    #define PCTL32_DWLCFG2                                  0xA178	//41336 (PCTL32)
    #define PCTL32_DWLCFG3                                  0xA17C	//41340 (PCTL32)
    #define PCTL32_ECCCFG                                   0xA180	//41344 (PCTL32)
    #define PCTL32_ECCTST                                   0xA184	//41348 (PCTL32)
    #define PCTL32_ECCCLR                                   0xA188	//41352 (PCTL32)
    #define PCTL32_ECCLOG                                   0xA18C	//41356 (PCTL32)
    #define PCTL32_DTUWACTL                                 0xA200	//41472 (PCTL32)
    #define PCTL32_DTURACTL                                 0xA204	//41476 (PCTL32)
    #define PCTL32_DTUCFG                                   0xA208	//41480 (PCTL32)
    #define PCTL32_DTUECTL                                  0xA20C	//41484 (PCTL32)
    #define PCTL32_DTUWD0                                   0xA210	//41488 (PCTL32)
    #define PCTL32_DTUWD1                                   0xA214	//41492 (PCTL32)
    #define PCTL32_DTUWD2                                   0xA218	//41496 (PCTL32)
    #define PCTL32_DTUWD3                                   0xA21C	//41500 (PCTL32)
    #define PCTL32_DTUWDM                                   0xA220	//41504 (PCTL32)
    #define PCTL32_DTURD0                                   0xA224	//41508 (PCTL32)
    #define PCTL32_DTURD1                                   0xA228	//41512 (PCTL32)
    #define PCTL32_DTURD2                                   0xA22C	//41516 (PCTL32)
    #define PCTL32_DTURD3                                   0xA230	//41520 (PCTL32)
    #define PCTL32_DTULFSRWD                                0xA234	//41524 (PCTL32)
    #define PCTL32_DTULFSRRD                                0xA238	//41528 (PCTL32)
    #define PCTL32_DTUEAF                                   0xA23C	//41532 (PCTL32)
    #define PCTL32_PHYPVTCFG                                0xA300	//41728 (PCTL32)
    #define PCTL32_PHYPVTSTAT                               0xA304	//41732 (PCTL32)
    #define PCTL32_PHYTUPDON                                0xA308	//41736 (PCTL32)
    #define PCTL32_PHYTUPDDLY                               0xA30C	//41740 (PCTL32)
    #define PCTL32_PVTTUPDON                                0xA310	//41744 (PCTL32)
    #define PCTL32_PVTTUPDDLY                               0xA314	//41748 (PCTL32)
    #define PCTL32_PHYPVTUPDI                               0xA318	//41752 (PCTL32)
    #define PCTL32_PHYIOCRV1                                0xA31C	//41756 (PCTL32)
    #define PCTL32_PHYTUPDWAIT                              0xA320	//41760 (PCTL32)
    #define PCTL32_PVTTUPDWAIT                              0xA324	//41764 (PCTL32)
    #define PCTL32_PVTUPDI                                  0xA328	//41768 (PCTL32)
    #define PCTL32_IPVR                                     0xA3F8	//41976 (PCTL32)
    #define PCTL32_IPTR                                     0xA3FC	//41980 (PCTL32)
    #define PCTL32_PHY_RIDR                                 0xA400	//41984 (PCTL32)
    #define PCTL32_PHY_PIR                                  0xA404	//41988 (PCTL32)
    #define PCTL32_PHY_PGCR0                                0xA408	//41992 (PCTL32)
    #define PCTL32_PHY_PGCR1                                0xA40C	//41996 (PCTL32)
    #define PCTL32_PHY_PGSR0                                0xA410	//42000 (PCTL32)
    #define PCTL32_PHY_PGSR1                                0xA414	//42004 (PCTL32)
    #define PCTL32_PHY_PLLCR                                0xA418	//42008 (PCTL32)
    #define PCTL32_PHY_PTR0                                 0xA41C	//42012 (PCTL32)
    #define PCTL32_PHY_PTR1                                 0xA420	//42016 (PCTL32)
    #define PCTL32_PHY_PTR2                                 0xA424	//42020 (PCTL32)
    #define PCTL32_PHY_ACMDLR                               0xA428	//42024 (PCTL32)
    #define PCTL32_PHY_DX0MDLR                              0xA5EC	//42476 (PCTL32)
    #define PCTL32_PHY_DX1MDLR                              0xA62C	//42540 (PCTL32)
    #define PCTL32_PHY_DX2MDLR                              0xA66C	//42604 (PCTL32)
    #define PCTL32_PHY_DX3MDLR                              0xA6AC	//42668 (PCTL32)
    #define PCTL32_PHY_ACBDLR                               0xA42C	//42028 (PCTL32)
    #define PCTL32_PHY_DX0BDLR0                             0xA5CC	//42444 (PCTL32)
    #define PCTL32_PHY_DX0BDLR1                             0xA5D0	//42448 (PCTL32)
    #define PCTL32_PHY_DX0BDLR2                             0xA5D4	//42452 (PCTL32)
    #define PCTL32_PHY_DX0BDLR3                             0xA5D8	//42456 (PCTL32)
    #define PCTL32_PHY_DX0BDLR4                             0xA5DC	//42460 (PCTL32)
    #define PCTL32_PHY_DX1BDLR0                             0xA60C	//42508 (PCTL32)
    #define PCTL32_PHY_DX1BDLR1                             0xA610	//42512 (PCTL32)
    #define PCTL32_PHY_DX1BDLR2                             0xA614	//42516 (PCTL32)
    #define PCTL32_PHY_DX1BDLR3                             0xA618	//42520 (PCTL32)
    #define PCTL32_PHY_DX1BDLR4                             0xA61C	//42524 (PCTL32)
    #define PCTL32_PHY_DX2BDLR0                             0xA64C	//42572 (PCTL32)
    #define PCTL32_PHY_DX2BDLR1                             0xA650	//42576 (PCTL32)
    #define PCTL32_PHY_DX2BDLR2                             0xA654	//42580 (PCTL32)
    #define PCTL32_PHY_DX2BDLR3                             0xA658	//42584 (PCTL32)
    #define PCTL32_PHY_DX2BDLR4                             0xA65C	//42588 (PCTL32)
    #define PCTL32_PHY_DX3BDLR0                             0xA68C	//42636 (PCTL32)
    #define PCTL32_PHY_DX3BDLR1                             0xA690	//42640 (PCTL32)
    #define PCTL32_PHY_DX3BDLR2                             0xA694	//42644 (PCTL32)
    #define PCTL32_PHY_DX3BDLR3                             0xA698	//42648 (PCTL32)
    #define PCTL32_PHY_DX3BDLR4                             0xA69C	//42652 (PCTL32)
    #define PCTL32_PHY_ACIOCR                               0xA430	//42032 (PCTL32)
    #define PCTL32_PHY_DXCCR                                0xA434	//42036 (PCTL32)
    #define PCTL32_PUB_MISC                                 0xA480	//42112 (PCTL32)
    #define PCTL32_PUB_SMCTL                                0xA484	//42116 (PCTL32)
    #define PCTL32_PUB_SMSTAT                               0xA488	//42120 (PCTL32)
    #define PCTL32_PUB_MR1                                  0xA48C	//42124 (PCTL32)
    #define PCTL32_PUB_TWLMRD                               0xA490	//42128 (PCTL32)
    #define PCTL32_PUB_TR_ADDR0                             0xA494	//42132 (PCTL32)
    #define PCTL32_PUB_TR_ADDR1                             0xA498	//42136 (PCTL32)
    #define PCTL32_PUB_TR_ADDR2                             0xA49C	//42140 (PCTL32)
    #define PCTL32_PUB_TR_ADDR3                             0xA4A0	//42144 (PCTL32)
    #define PCTL32_PUB_TR_RD_LCDL                           0xA4A4	//42148 (PCTL32)
    #define PCTL32_PUB_PPMCFG                               0xA4A8	//42152 (PCTL32)
    #define PCTL32_PUB_SLCR                                 0xA4AC	//42156 (PCTL32)
    #define PCTL32_PUB_TIMEOUT                              0xA4B0	//42160 (PCTL32)
    #define PCTL32_PUB_TR_WR_LCDL                           0xA4B4	//42164 (PCTL32)
    #define PCTL32_PUB_BSTCTL                               0xA4C0	//42176 (PCTL32)
    #define PCTL32_PUB_BSTSTAT                              0xA4C4	//42180 (PCTL32)
    #define PCTL32_PUB_BSTCNT                               0xA4C8	//42184 (PCTL32)
    #define PCTL32_PUB_BSTWRD                               0xA4CC	//42188 (PCTL32)
    #define PCTL32_PUB_BSTMSK                               0xA4D0	//42192 (PCTL32)
    #define PCTL32_PUB_BSTSEED                              0xA4D4	//42196 (PCTL32)
    #define PCTL32_PUB_BSTDWEC                              0xA4D8	//42200 (PCTL32)
    #define PCTL32_PUB_BSTAWEC                              0xA4DC	//42204 (PCTL32)
    #define PCTL32_PUB_BSTBECSEL                            0xA4E0	//42208 (PCTL32)
    #define PCTL32_PUB_BSTDBEC                              0xA4E4	//42212 (PCTL32)
    #define PCTL32_PUB_BSTABEC                              0xA4E8	//42216 (PCTL32)
    #define PCTL32_PHY_DX0LCDLR0                            0xA5E0	//42464 (PCTL32)
    #define PCTL32_PHY_DX0LCDLR1                            0xA5E4	//42468 (PCTL32)
    #define PCTL32_PHY_DX0LCDLR2                            0xA5E8	//42472 (PCTL32)
    #define PCTL32_PHY_DX1LCDLR0                            0xA620	//42528 (PCTL32)
    #define PCTL32_PHY_DX1LCDLR1                            0xA624	//42532 (PCTL32)
    #define PCTL32_PHY_DX1LCDLR2                            0xA628	//42536 (PCTL32)
    #define PCTL32_PHY_DX2LCDLR0                            0xA660	//42592 (PCTL32)
    #define PCTL32_PHY_DX2LCDLR1                            0xA664	//42596 (PCTL32)
    #define PCTL32_PHY_DX2LCDLR2                            0xA668	//42600 (PCTL32)
    #define PCTL32_PHY_DX3LCDLR0                            0xA6A0	//42656 (PCTL32)
    #define PCTL32_PHY_DX3LCDLR1                            0xA6A4	//42660 (PCTL32)
    #define PCTL32_PHY_DX3LCDLR2                            0xA6A8	//42664 (PCTL32)
    #define PCTL32_PHY_DX0GCR                               0xA5C0	//42432 (PCTL32)
    #define PCTL32_PHY_DX0GSR0                              0xA5C4	//42436 (PCTL32)
    #define PCTL32_PHY_DX0GSR1                              0xA5C8	//42440 (PCTL32)
    #define PCTL32_PHY_DX1GCR                               0xA600	//42496 (PCTL32)
    #define PCTL32_PHY_DX1GSR0                              0xA604	//42500 (PCTL32)
    #define PCTL32_PHY_DX1GSR1                              0xA608	//42504 (PCTL32)
    #define PCTL32_PHY_DX2GCR                               0xA640	//42560 (PCTL32)
    #define PCTL32_PHY_DX2GSR0                              0xA644	//42564 (PCTL32)
    #define PCTL32_PHY_DX2GSR1                              0xA648	//42568 (PCTL32)
    #define PCTL32_PHY_DX3GCR                               0xA680	//42624 (PCTL32)
    #define PCTL32_PHY_DX3GSR0                              0xA684	//42628 (PCTL32)
    #define PCTL32_PHY_DX3GSR1                              0xA688	//42632 (PCTL32)
    #define PCTL32_PHY_ZQ0CR                                0xA5A0	//42400 (PCTL32)
    #define PCTL32_PHY_ZQ0SR                                0xA5A4	//42404 (PCTL32)
    #define PCTL32_PHY_ZQ1CR                                0xA5A8	//42408 (PCTL32)
    #define PCTL32_PHY_ZQ1SR                                0xA5AC	//42412 (PCTL32)
    #define PCTL32_PHY_ZQ2CR                                0xA5B0	//42416 (PCTL32)
    #define PCTL32_PHY_ZQ2SR                                0xA5B4	//42420 (PCTL32)
    #define PCTL32_PHY_ZQ3CR                                0xA5B8	//42424 (PCTL32)
    #define PCTL32_PHY_ZQ3SR                                0xA5BC	//42428 (PCTL32)
    #define MISC_TEST_CONTROL                               0xD810	//55312 (HOST)
    #define EXT_CLK_SEL_0                                   0xD812	//55314 (HOST)
    #define EXT_CLK_SEL_1                                   0xD814	//55316 (HOST)
    #define EXT_CLK_SEL_0_ALT                               0xD816	//55318 (HOST)
    #define EXT_CLK_SEL_1_ALT                               0xD818	//55320 (HOST)
    #define RX_DATA_SET_MAIN                                0xD81A	//55322 (HOST)
    #define RX_DATA_SET_PIP                                 0xD81C	//55324 (HOST)
    #define TX_STALL_SET                                    0xD81E	//55326 (HOST)
    #define RX_DATA_SET2                                    0xD820	//55328 (HOST)
    #define TX_STALL_SET2                                   0xD822	//55330 (HOST)
    //      Reserved                                        0xD824
    //      Reserved                                        0xD826
    //      Reserved                                        0xD828
    //      Reserved                                        0xD82A
    //      Reserved                                        0xD82C
    //      Reserved                                        0xD82E
    //      Reserved                                        0xD830
    //      Reserved                                        0xD832
    //      Reserved                                        0xD834
    //      Reserved                                        0xD836
    //      Reserved                                        0xD838
    //      Reserved                                        0xD83A
    //      Reserved                                        0xD83C
    //      Reserved                                        0xD83E
    //      Reserved                                        0xD840
    //      Reserved                                        0xD842
    //      Reserved                                        0xD844
    //      Reserved                                        0xD846
    //      Reserved                                        0xD848
    //      Reserved                                        0xD84A
    //      Reserved                                        0xD84C
    //      Reserved                                        0xD84E
    //      Reserved                                        0xD850
    //      Reserved                                        0xD852
    //      Reserved                                        0xD854
    //      Reserved                                        0xD856
    //      Reserved                                        0xD858
    //      Reserved                                        0xD85A
    //      Reserved                                        0xD860
    //      Reserved                                        0xD862
    //      Reserved                                        0xD864
    //      Reserved                                        0xD866
    //      Reserved                                        0xD868
    //      Reserved                                        0xD86A
    //      Reserved                                        0xD876
    //      Reserved                                        0xD878
    //      Reserved                                        0xD87A
    #define TEST_PROBEA_SEL                                 0xD87C	//55420 (HOST)
    #define TEST_PROBEB_SEL                                 0xD87E	//55422 (HOST)
    #define TEST_PROBE_OUT                                  0xD880	//55424 (HOST)
    #define TABLE_ACCESS_BRIDGE_COLLISION                   0xD882	//55426 (HOST_SP)
    #define TABLE_RESET                                     0xD884	//55428 (HOST)
    #define MC_FIFO_RD_UNDERFLOW                            0xD886	//55430 (HOST_SP)
    #define MC_FIFO_RD_UNDERFLOW2                           0xD888	//55432 (HOST_SP)
    #define MC_FIFO_WR_OVERFLOW                             0xD88A	//55434 (HOST_SP)
    #define MC_FIFO_EN_hi                                   0xD88C	//55436 (MC)
    #define MC_FIFO_EN_lo                                   0xD88E	//55438 (MC)
    #define TEST_PROBEC_SEL                                 0xD890	//55440 (HOST)
    #define MC_FIFO1_CONFIG                                 0xD892	//55442 (MC)
    #define MC_FIFO2_CONFIG                                 0xD894	//55444 (MC)
    #define MC_FIFO3_CONFIG                                 0xD896	//55446 (MC)
    #define MC_FIFO4_CONFIG                                 0xD898	//55448 (MC)
    #define MVF_DCDI_CTRL2                                  0xD89A	//55450 (MVF)
    #define MVF_DCDI_CTRL3                                  0xD89C	//55452 (MVF)
    #define MVF_DCDI_CTRL4                                  0xD89E	//55454 (MVF)
    #define MVF_DCDI_CTRL5                                  0xD8A0	//55456 (MVF)
    #define MVF_DCDI_CTRL6                                  0xD8A2	//55458 (MVF)
    #define PVF_DCDI_CTRL2                                  0xD8A4	//55460 (PVF)
    #define PVF_DCDI_CTRL3                                  0xD8A6	//55462 (PVF)
    #define PVF_DCDI_CTRL4                                  0xD8A8	//55464 (PVF)
    #define PVF_DCDI_CTRL5                                  0xD8AA	//55466 (PVF)
    #define PVF_DCDI_CTRL6                                  0xD8AC	//55468 (PVF)
    #define JTAG_BS_TO_OCM                                  0xD8AE	//55470 (HOST)
    #define JTAG_BS_FROM_OCM                                0xD8B0	//55472 (HOST)
    //      Reserved                                        0xD8B2
    #define DDS_SPARE1                                      0xD8B6	//55478 (DDS)
    #define DIP_SPARE1                                      0xD8B8	//55480 (DIP)
    //      Reserved                                        0xD8BA
    #define MHF_SPARE1                                      0xD8C0	//55488 (MHF)
    #define MVF_SPARE1                                      0xD8C2	//55490 (MVF)
    #define PHF_SPARE1                                      0xD8C4	//55492 (PHF)
    #define PVF_SPARE1                                      0xD8C6	//55494 (PVF)
    #define MHF_DEMOWIND_CTRL_0                             0xD8C8	//55496 (MHF)
    #define MHF_DEMOWIND_CTRL_1                             0xD8CA	//55498 (MHF)
    #define MHF_DEMOWIND_CTRL_2                             0xD8CC	//55500 (MHF)
    #define MHF_DEMOWIND_CTRL_3                             0xD8CE	//55502 (MHF)
    #define MHF_DEMOWIND_SHARPNESS                          0xD8D0	//55504 (MHF)
    #define MVF_DEMOWIND_CTRL_0                             0xD8D2	//55506 (MVF)
    #define MVF_DEMOWIND_CTRL_1                             0xD8D4	//55508 (MVF)
    #define MVF_DEMOWIND_CTRL_2                             0xD8D6	//55510 (MVF)
    #define MVF_DEMOWIND_CTRL_3                             0xD8D8	//55512 (MVF)
    #define MVF_DEMOWIND_SHARPNESS                          0xD8DA	//55514 (MVF)
    #define ADC_BIST_CTRL0                                  0xAEB0	//44720 (ADC_BIST)
    #define ADC_BIST_CAL_CTRL                               0xAEB4	//44724 (ADC_BIST)
    #define ADC_BIST_CAL_INIT_CTRL1                         0xAEB8	//44728 (ADC_BIST)
    #define ADC_BIST_CAL_INIT_CTRL2                         0xAEBC	//44732 (ADC_BIST)
    #define ADC_BIST_FS_STDAC_INIT_CTRL                     0xAEC0	//44736 (ADC_BIST)
    #define ADC_BIST_FS_STDAC_VIN1_REF                      0xAEC4	//44740 (ADC_BIST)
    #define ADC_BIST_FS_STDAC_VIN2_REF                      0xAEC8	//44744 (ADC_BIST)
    #define ADC_BIST_FS_MIN_MAX                             0xAECC	//44748 (ADC_BIST)
    #define ADC_BIST_FS_DELTA_REF1                          0xAED0	//44752 (ADC_BIST)
    #define ADC_BIST_FS_DELTA_REF2                          0xAED4	//44756 (ADC_BIST)
    #define ADC_BIST_ZS_INIT_CTRL                           0xAED8	//44760 (ADC_BIST)
    #define ADC_BIST_ZS1_REF                                0xAEDC	//44764 (ADC_BIST)
    #define ADC_BIST_ZS2_REF                                0xAEE0	//44768 (ADC_BIST)
    #define ADC_BIST_ZS1_MIN_MAX                            0xAEE4	//44772 (ADC_BIST)
    #define ADC_BIST_ZS2_MIN                                0xAEE8	//44776 (ADC_BIST)
    #define ADC_BIST_ZS2_MAX                                0xAEEC	//44780 (ADC_BIST)
    #define ADC_BIST_MANUAL_FS                              0xAEF0	//44784 (ADC_BIST)
    #define ADC_BIST_MANUAL_ZS                              0xAEF4	//44788 (ADC_BIST)
    #define ADC_BIST_LIN_CTRL                               0xAEF8	//44792 (ADC_BIST)
    #define ADC_BIST_CDAC_LIN_CTRL                          0xAEFC	//44796 (ADC_BIST)
    #define ADC_BIST_CDAC_CTRL                              0xAF00	//44800 (ADC_BIST)
    #define ADC_BIST_QTH_DATA_LO_THRESH                     0xAF04	//44804 (ADC_BIST)
    #define ADC_BIST_QTH_DATA_HI_THRESH                     0xAF08	//44808 (ADC_BIST)
    #define ADC_BIST_TEST_CTRL                              0xAF0C	//44812 (ADC_BIST)
    #define ADC_BIST_STATUS                                 0xAF10	//44816 (ADC_BIST)
    #define ADC_BIST_ERROR_STATUS                           0xAF14	//44820 (ADC_BIST)
    #define ADC_BIST_CAL_FS                                 0xAF18	//44824 (ADC_BIST)
    #define ADC_BIST_CAL_ZS1                                0xAF1C	//44828 (ADC_BIST)
    #define ADC_BIST_CAL_ZS2                                0xAF20	//44832 (ADC_BIST)
    #define ADC_BIST_FS_VALUE                               0xAF24	//44836 (ADC_BIST)
    #define ADC_BIST_MIS1_0                                 0xAF28	//44840 (ADC_BIST)
    #define ADC_BIST_MIS3_2                                 0xAF2C	//44844 (ADC_BIST)
    #define ADC_BIST_MIS5_4                                 0xAF30	//44848 (ADC_BIST)
    #define ADC_BIST_MIS7_6                                 0xAF34	//44852 (ADC_BIST)
    #define ADC_BIST_MIS9_8                                 0xAF38	//44856 (ADC_BIST)
    #define ADC_BIST_MIS11_10                               0xAF3C	//44860 (ADC_BIST)
    #define ADC_BIST_MIS13_12                               0xAF40	//44864 (ADC_BIST)
    #define ADC_BIST_MIS15_14                               0xAF44	//44868 (ADC_BIST)
    #define ADC_BIST_MIS17_16                               0xAF48	//44872 (ADC_BIST)
    #define ADC_BIST_MIS19_18                               0xAF4C	//44876 (ADC_BIST)
    #define ADC_BIST_MIS21_20                               0xAF50	//44880 (ADC_BIST)
    #define ADC_BIST_MIS23_22                               0xAF54	//44884 (ADC_BIST)
    #define ADC_BIST_MIS25_24                               0xAF58	//44888 (ADC_BIST)
    #define ADC_BIST_QTH_ERR_DATA                           0xAF5C	//44892 (ADC_BIST)
    #define ADC_BIST_DNL_CTRL0                              0xAF60	//44896 (ADC_BIST)
    #define ADC_BIST_DNL_CTRL1                              0xAF64	//44900 (ADC_BIST)
    #define ADC_BIST_DNL_CTRL2                              0xAF68	//44904 (ADC_BIST)
    #define ADC_BIST_DNL_CTRL3                              0xAF6C	//44908 (ADC_BIST)
    #define ADC_BIST_DT                                     0xAF70	//44912 (ADC_BIST)
    #define ADC_BIST_DNL0                                   0xAF74	//44916 (ADC_BIST)
    #define ADC_BIST_DNL1                                   0xAF78	//44920 (ADC_BIST)
    #define ADC_BIST_DNL2                                   0xAF7C	//44924 (ADC_BIST)
    #define ADC_BIST_DNL3                                   0xAF80	//44928 (ADC_BIST)
    #define ADC_BIST_DNL4                                   0xAF84	//44932 (ADC_BIST)
    #define ADC_BIST_DNL5                                   0xAF88	//44936 (ADC_BIST)
    #define ST_RAMBIST_CMD                                  0xA8A0	//43168 (RAMBIST)
    #define ST_RAMBIST_OCM_LPM_DATAFLOW_IMP_BEND            0xA8A4	//43172 ()
    #define ST_RAMBIST_OCM_LPM_DATAFLOW_IMP_BBAD            0xA8A8	//43176 ()
    #define ST_RAMBIST_DVI_DPTX_DPRX01_BEND                 0xA8AC	//43180 (RAMBIST)
    #define ST_RAMBIST_DVI_DPTX_DPRX01_BBAD                 0xA8B0	//43184 (RAMBIST)
    #define ST_RAMBIST_ODP_BEND0                            0xA8B4	//43188 (RAMBIST)
    #define ST_RAMBIST_ODP_BEND1                            0xA8B8	//43192 (RAMBIST)
    #define ST_RAMBIST_ODP_BBAD0                            0xA8BC	//43196 (RAMBIST)
    #define ST_RAMBIST_ODP_BBAD1                            0xA8C0	//43200 (RAMBIST)
    #define ST_RAMBIST_MVF_PVF_MHF_PHF_BEND                 0xA8C4	//43204 (RAMBIST)
    #define ST_RAMBIST_MVF_PVF_MHF_PHF_BBAD                 0xA8C8	//43208 (RAMBIST)
    #define ST_RAMBIST_MC_BEND0                             0xA8CC	//43212 (RAMBIST)
    #define ST_RAMBIST_MC_BEND1                             0xA8D0	//43216 (RAMBIST)
    #define ST_RAMBIST_MC_BBAD0                             0xA8D4	//43220 (RAMBIST)
    #define ST_RAMBIST_MC_BBAD1                             0xA8D8	//43224 (RAMBIST)
    #define ST_RAMBIST_DP_BEND1                             0xA8DC	//43228 (RAMBIST)
    #define ST_RAMBIST_DP_BBAD1                             0xA8E0	//43232 (RAMBIST)
    #define ST_RAMBIST_IROM_A_B                             0xA8E4	//43236 (RAMBIST)
    #define ST_RAMBIST_IROM_C_D                             0xA8E8	//43240 (RAMBIST)


/****************************************************************************/
/*  B I T S  D E F I N I T I O N S                                          */
/****************************************************************************/


    // HOST_CONTROL                                         (0xC800)
    #define IPP_SYNC_UPDATE                                 BIT1
    #define IMP_SYNC_UPDATE                                 BIT2
    #define ODP_SYNC_UPDATE                                 BIT3
    #define IPP_FORCE_UPDATE                                BIT4
    #define IMP_FORCE_UPDATE                                BIT5
    #define ODP_FORCE_UPDATE                                BIT6
    #define ODP_UPDATE_SOURCE                               BIT7
    #define LOCK_RD_REG                                     BIT8
    #define LOCK_VALID                                      BIT9
    #define READ_ACTIVE                                     BIT10
    #define LOCK_RD_ERROR                                   BIT11
    #define IMP_CLK_ERROR                                   BIT12
    #define IPP_CLK_ERROR                                   BIT13
    #define AVS_CLK_ERROR                                   BIT14

    // PRODUCT_ID                                           (0xC802)
    #define PROD_ID                                         0xFFFF

    // PRODUCT_REV                                          (0xC804)
    #define PROD_REV                                        0xFF
    #define BOND_OPTIONS                                    0xFF00

    // SOFT_RESETS                                          (0xC806)
    #define DIP_RESET                                       BIT0
    #define AIP_RESET                                       BIT1
    #define IPP_RESET                                       BIT2
    #define IMP_RESET                                       BIT3
    #define MVF_RESET                                       BIT4
    #define MHF_RESET                                       BIT5
    #define PVF_RESET                                       BIT6
    #define PHF_RESET                                       BIT7
    #define MC_RESET                                        BIT8
    #define TCLK_RESET                                      BIT9
    #define ODP_RESET                                       BIT10
    #define AVS_RESET                                       BIT11
    #define OCM_RESET                                       BIT12
    #define IFM_RESET                                       BIT13
    #define OTP_RESET                                       BIT14

    // SOFT_RESETS_2                                        (0xC808)
    #define DVI_0_RESET                                     BIT0
    #define DVI_1_RESET                                     BIT1
    #define DPRX_RESET                                      BIT2
    #define DPTX_RESET                                      BIT3
    #define ICP_RESET                                       BIT4
    #define LPM_PER_RESET                                   BIT5
    #define DVI2_RESET                                      BIT6
    #define DPRX2_RESET                                     BIT7
    #define DPTX2_RESET                                     BIT8
    #define CPHY1_RESET                                     BIT9
    #define CPHY2_RESET                                     BIT10
    #define CPHY3_RESET                                     BIT11
    #define DPTX_SSCG_PLL_RST                               BIT12
    #define DVI_MUX_FIFO_RESET                              BIT13
    #define LVDS_SSCG_PLL_RST                               BIT14
    #define DDR_SSCG_PLL_RST                                BIT15

    // AUDIO_SOFT_RESETS                                    (0xC80A)
    #define AUDI_RESET                                      BIT0
    #define AUDI_SPDIF_RX_RESET                             BIT1
    #define AUDO_I2S0_RESET                                 BIT2
    #define AUDO_SPDIF_TX_RESET                             BIT3
    #define AUDI_I2S_IN_RESET                               BIT4
    #define AUDIO_RSRV_1                                    BIT5
    #define AUDIO_RSRV_2                                    BIT6
    #define AUDIO_RSRV_3                                    BIT7
    #define AUDO_RESET                                      BIT8
    #define AUDO_DAC01_RESET                                BIT9
    #define MC_MAPPER_RESET                                 BIT10
    #define MC_BRIDGE_RESET                                 BIT11
    #define MC_MIXER_RESET                                  BIT12
    #define MC_PCTL_RESET                                   BIT13
    #define MC_STBUS_NIFRESET                               BIT14
    #define MC_DDRPHY_RESET                                 BIT15

    // HARD_RESETS                                          (0xC80C)
    #define DIP_HARD_RESET                                  BIT0
    #define AIP_HARD_RESET                                  BIT1
    #define IPP_HARD_RESET                                  BIT2
    #define IMP_HARD_RESET                                  BIT3
    #define MVF_HARD_RESET                                  BIT4
    #define MHF_HARD_RESET                                  BIT5
    #define PVF_HARD_RESET                                  BIT6
    #define PHF_HARD_RESET                                  BIT7
    #define MC_HARD_RESET                                   BIT8
    #define TCLK_HARD_RESET                                 BIT9
    #define ODP_HARD_RESET                                  BIT10
    #define AVS_HARD_RESET                                  BIT11
    #define OCM_HARD_RESET                                  BIT12
    #define IFM_HARD_RESET                                  BIT13
    #define OTP_HARD_RESET                                  BIT14
    #define ADC_HARD_RESET                                  BIT15

    // HARD_RESETS_2                                        (0xC80E)
    #define DVI_0_HARD_RESET                                BIT0
    #define DVI_1_HARD_RESET                                BIT1
    #define DPRX_HARD_RESET                                 BIT2
    #define DPTX_HARD_RESET                                 BIT3
    #define ICP_HARD_RESET                                  BIT4
    #define DVI2_HARD_RESET                                 BIT6
    #define DPRX2_HARD_RESET                                BIT7
    #define DPTX2_HARD_RESET                                BIT8
    #define CPHY1_HARD_RESET                                BIT9
    #define CPHY2_HARD_RESET                                BIT10
    #define CPHY3_HARD_RESET                                BIT11
    #define MIXER_HARD_RESET                                BIT12
    #define SPARE_HARD_RESET                                BIT13
    #define IMP_ISM_FIFO_RESET                              BIT14
    #define IPP_ISM_FIFO_RESET                              BIT15

    // AUDIO_HARD_RESETS                                    (0xC810)
    #define AUDI_HARD_RESET                                 BIT0
    #define AUDI_HARD_SPDIF_RX_RESET                        BIT1
    #define AUDO_HARD_I2S0_RESET                            BIT2
    #define AUDO_HARD_SPDIF_TX_RESET                        BIT3
    #define AUDI_HARD_I2S_IN_RESET                          BIT4
    #define AUDIO_RSRV_4                                    BIT5
    #define AUDIO_RSRV_5                                    BIT6
    #define AUDIO_RSRV_6                                    BIT7
    #define AUDO_HARD_RESET                                 BIT8
    #define AUDO_HARD_DAC01_RESET                           BIT9
    #define MC_MAPPER_HARD_RESET                            BIT10
    #define MC_BRIDGE_HARD_RESET                            BIT11
    #define MC_MIXER_HARD_RESET                             BIT12
    #define MC_PCTL_HARD_RESET                              BIT13
    #define MC_STBUS_NIF_HARD_RESET                         BIT14
    #define MC_DDRPHY_HARD_RESET                            BIT15

    // BOOTSTRAP                                            (0xC812)
    #define BOOTSTRAPS                                      0xFF
    #define SP_BOOTSTRAP_0                                  BIT8
    #define SP_BOOTSTRAP_1                                  BIT9
    #define SP_BOOTSTRAP_2                                  BIT10
    #define SP_BOOTSTRAP_3                                  BIT11

    // BYPASS                                               (0xC814)
    #define POWER_DOWN                                      BIT0
    #define PASS_THROUGH                                    BIT3
    #define PASS_THROUGH_CLK_INV                            BIT4

    // DEMO_MODE                                            (0xC816)
    #define CCS_DEMO                                        BIT0
    #define TNR_DEMO                                        BIT1
    #define MADI_DEMO                                       BIT2
    #define DCDI_DEMO                                       BIT3
    #define VERT_SHARPEN_DEMO                               BIT4
    #define HORZ_SHARPEN_DEMO                               BIT5
    #define MPEG_NR_DEMO                                    BIT6
    #define HEM_DEMO                                        BIT7
    #define TNR2_DEMO                                       BIT8
    #define TNR3_DEMO                                       BIT9

    // DVI_DP_CONFIG                                        (0xC818)
    #define DVI_PBUS_RAM_MODE                               BIT0
    #define OTP_PBUS_RAM_MODE                               BIT1
    #define DPTX_PBUS_RAM_MODE                              BIT2
    #define DPRX_PBUS_RAM_MODE                              BIT3
    #define DPRX_PAA_ACTIV_SEL                              BIT4
    #define DPTX_INT_OSC                                    BIT5
    #define DPTX_OSC_SEL                                    0xC0
    #define DPTX_OSC_SEL_SHIFT                              6
    #define DPTX2_PBUS_RAM_MODE                             BIT8
    #define DPRX2_PBUS_RAM_MODE                             BIT9
    #define DVI1_PBUS_RAM_MODE                              BIT10
    #define DVI2_PBUS_RAM_MODE                              BIT11
    #define MIXER_BANKLUT_RAM_MODE                          BIT12
    #define MIXER_LPSRC_RAM_MODE                            BIT13

    // DP_RCAL_RESULT                                       (0xC81A)
    #define DPRX_RCAL_RESULT                                0x0F
    #define DPTX_RCAL_RESULT                                0xF0
    #define DPTX_RCAL_RESULT_SHIFT                          4

    // HOST_DVI_DP_SETUP                                    (0xC864)
    #define HDMI_PORT_SEL                                   0x03
    #define DPTX_HPD_SEL                                    BIT2
    #define DPTX_PHY_SRC_SELECT                             0x18
    #define DPTX_PHY_SRC_SELECT_SHIFT                       3

    // HOST_COMP1_WR                                        (0xC866)
    #define ACCURATE1                                       BIT0
    #define FREEZE1                                         BIT1
    #define COMPEN1                                         BIT2
    #define COMPTQ1                                         BIT3
    #define SLEEPINHBT1                                     BIT4
    #define CHIPSLEEP1                                      BIT5
    #define TQ1                                             BIT6
    #define COMP1_SPARE1                                    BIT7
    #define RASRC1                                          0x7F00
    #define COMP1_SPARE2                                    BIT15

    // HOST_COMP1_RD                                        (0xC868)
    #define NASRC1                                          0x7F
    #define COMPOK1                                         BIT7
    #define COMP1_SPARE_RD                                  0xFF00

    // HOST_COMP2_WR                                        (0xC86A)
    #define ACCURATE2                                       BIT0
    #define FREEZE2                                         BIT1
    #define COMPEN2                                         BIT2
    #define COMPTQ2                                         BIT3
    #define SLEEPINHBT2                                     BIT4
    #define CHIPSLEEP2                                      BIT5
    #define TQ2                                             BIT6
    #define COMP2_SPARE1                                    BIT7
    #define RASRC2                                          0x7F00
    #define COMP2_SPARE2                                    BIT15

    // HOST_COMP2_RD                                        (0xC86C)
    #define NASRC2                                          0x7F
    #define COMPOK2                                         BIT7
    #define COMP2_SPARE_RD                                  0xFF00

    // HOST_TMC                                             (0xC86E)
    #define TST_IDDQ                                        BIT0
    #define TST_ENABLE_DDR_ANA_OB                           BIT1
    #define TST_SPARE_STAT_TO_DDR                           BIT2
    #define TST_DDR_TESTMODE                                BIT3
    #define TST_POFF                                        BIT4
    #define TST_SEL_PD_TFM                                  BIT5
    #define TST_CLK_FUNC_OBS                                BIT6
    #define TST_BUS_UPDATE                                  BIT7
    #define TST_SPARE                                       0xFF00

    // HOST_DDR_TEST0                                       (0xC870)
    #define tst_ctrl_3_DDR_A_CASN                           BIT0
    #define tst_ctrl_3_DDR_A_CKE                            BIT1
    #define tst_ctrl_3_DDR_A_CLKN                           BIT2
    #define tst_ctrl_3_DDR_A_CLKP                           BIT3
    #define tst_ctrl_3_DDR_A_CSN                            BIT4
    #define tst_ctrl_3_DDR_A_ODT                            BIT5
    #define tst_ctrl_3_DDR_A_RASN                           BIT6
    #define tst_ctrl_3_DDR_A_RESETN                         BIT7
    #define tst_ctrl_3_DDR_A_WEN                            BIT8
    #define tst_ctrl_3_DDR_SPARE1                           0xFE00

    // HOST_DDR_TEST1                                       (0xC872)
    #define tst_ctrl_3_DDR_A_BA                             0x07
    #define tst_ctrl_3_DDR_A_DQM                            0x78
    #define tst_ctrl_3_DDR_A_DQM_SHIFT                      3
    #define tst_ctrl_3_DDR_A_DQSN                           0x0780
    #define tst_ctrl_3_DDR_A_DQSP                           0x7800
    #define tst_ctrl_3_DDR_SPARE2                           BIT15

    // HOST_DDR_TEST2                                       (0xC874)
    #define tst_ctrl_3_DDR_A_A                              0x3FFF
    #define tst_ctrl_3_DDR_SPARE3                           0xC000

    // HOST_DDR_TEST3                                       (0xC876)
    #define tst_ctrl_3_DDR_A_D_LSB                          0xFFFF

    // HOST_DDR_TEST4                                       (0xC878)
    #define tst_ctrl_3_DDR_A_D_MSB                          0xFFFF

    // HOST_DDR_TEST5                                       (0xC87A)
    #define tst_out_3_DDR_A_CASN                            BIT0
    #define tst_out_3_DDR_A_CKE                             BIT1
    #define tst_out_3_DDR_A_CLKN                            BIT2
    #define tst_out_3_DDR_A_CLKP                            BIT3
    #define tst_out_3_DDR_A_CSN                             BIT4
    #define tst_out_3_DDR_A_ODT                             BIT5
    #define tst_out_3_DDR_A_RASN                            BIT6
    #define tst_out_3_DDR_A_RESETN                          BIT7
    #define tst_out_3_DDR_A_WEN                             BIT8
    #define tst_out_3_DDR_SPARE1                            0xFE00

    // HOST_DDR_TEST6                                       (0xC87C)
    #define tst_out_3_DDR_A_BA                              0x07
    #define tst_out_3_DDR_A_DQM                             0x78
    #define tst_out_3_DDR_A_DQM_SHIFT                       3
    #define tst_out_3_DDR_A_DQSN                            0x0780
    #define tst_out_3_DDR_A_DQSP                            0x7800
    #define tst_out_3_DDR_SPARE2                            BIT15

    // HOST_DDR_TEST7                                       (0xC87E)
    #define tst_out_3_DDR_A_A                               0x3FFF
    #define tst_out_3_DDR_SPARE3                            0xC000

    // HOST_DDR_TEST8                                       (0xC880)
    #define tst_out_3_DDR_A_D_LSB                           0xFFFF

    // HOST_DDR_TEST9                                       (0xC882)
    #define tst_out_3_DDR_A_D_MSB                           0xFFFF

    // HOST_DDR_TEST10                                      (0xC884)
    #define tst_status_3_DDR_A_CASN                         BIT0
    #define tst_status_3_DDR_A_CKE                          BIT1
    #define tst_status_3_DDR_A_CLKN                         BIT2
    #define tst_status_3_DDR_A_CLKP                         BIT3
    #define tst_status_3_DDR_A_CSN                          BIT4
    #define tst_status_3_DDR_A_ODT                          BIT5
    #define tst_status_3_DDR_A_RASN                         BIT6
    #define tst_status_3_DDR_A_RESETN                       BIT7
    #define tst_status_3_DDR_A_WEN                          BIT8
    #define tst_status_3_DDR_SPARE1                         0xFE00

    // HOST_DDR_TEST11                                      (0xC886)
    #define tst_status_3_DDR_A_BA                           0x07
    #define tst_status_3_DDR_A_DQM                          0x78
    #define tst_status_3_DDR_A_DQM_SHIFT                    3
    #define tst_status_3_DDR_A_DQSN                         0x0780
    #define tst_status_3_DDR_A_DQSP                         0x7800
    #define tst_status_3_DDR_SPARE2                         BIT15

    // HOST_DDR_TEST12                                      (0xC888)
    #define tst_status_3_DDR_A_A                            0x3FFF
    #define tst_status_3_DDR_SPARE3                         0xC000

    // HOST_DDR_TEST13                                      (0xC88A)
    #define tst_status_3_DDR_A_D_LSB                        0xFFFF

    // HOST_DDR_TEST14                                      (0xC88C)
    #define tst_status_3_DDR_A_D_MSB                        0xFFFF

    // HOST_DDR_TEST15                                      (0xC88E)
    #define TST_STATUS_ZI_1_DDR_A_DQSN                      0x0F
    #define TST_STATUS_ZI_1_DDR_A_DQSP                      0xF0
    #define TST_STATUS_ZI_1_DDR_A_DQSP_SHIFT                4
    #define TST_STATUS_ZI_1_DDR_A_DQM                       0x0F00
    #define TST_STATUS_ZI_1_DDR_A_CKE                       BIT12
    #define TST_Z1_SPARE                                    0xE000

    // TIMING_CONFIG                                        (0xC81C)
    #define DCLK_INV                                        BIT0
    #define DCLK_DIS                                        BIT1
    #define DCLK_RATE_INV                                   BIT2
    #define DCLK_TIMING                                     0x18
    #define DCLK_TIMING_SHIFT                               3
    #define AVS_OUT_CLK_INV                                 BIT5

    // HYSTERESIS_SEL_                                      (0xC81E)
    #define RSVD_HYSTERISIS_SEL_10                          0x03
    #define RSVD_HYSTERISIS_SEL_32                          0x0C
    #define RSVD_HYSTERISIS_SEL_32_SHIFT                    2
    #define RSVD_HYSTERISIS_SEL54                           0x30
    #define RSVD_HYSTERISIS_SEL54_SHIFT                     4
    #define SPARE_HYSTERESIS                                0xFFC0

    // IRQ_CONFIG                                           (0xC820)
    #define GPIO_IRQ_OUT_EN                                 BIT0
    #define IRQn_LATCHED                                    BIT1
    #define IRQn_ACTHIGH                                    BIT2
    #define EXT_IRQ_MASK                                    0x3F00

    // MAIN_INPUT_IRQ3MASK                                  (0xC822)
    #define IMP_NO_HS_MASK                                  BIT0
    #define IMP_NO_VS_MASK                                  BIT1
    #define IMP_HS_PERIOD_ERR_MASK                          BIT2
    #define IMP_VS_PERIOD_ERR_MASK                          BIT3
    #define IMP_COMP_VBI_RDY_MASK                           BIT4
    #define IMP_INTLC_ERR_MASK                              BIT7
    #define IMP_ACTIVE_MASK                                 BIT8
    #define IMP_BLANK_MASK                                  BIT9
    #define IMP_LINEFLAG_MASK                               BIT10
    #define IMP_VS_MASK                                     BIT11
    #define IMP_CLKEVENT_MASK                               BIT15

    // PIP_INPUT_IRQ4MASK                                   (0xC824)
    #define IPP_NO_HS_MASK                                  BIT0
    #define IPP_NO_VS_MASK                                  BIT1
    #define IPP_HS_PERIOD_ERR_MASK                          BIT2
    #define IPP_VS_PERIOD_ERR_MASK                          BIT3
    #define IPP_COMP_VBI_RDY_MASK                           BIT4
    #define IPP_INTLC_ERR_MASK                              BIT7
    #define IPP_ACTIVE_MASK                                 BIT8
    #define IPP_BLANK_MASK                                  BIT9
    #define IPP_LINEFLAG_MASK                               BIT10
    #define IPP_VS_MASK                                     BIT11
    #define IPP_CLKEVENT_MASK                               BIT15

    // DISPLAY_DEC_IRQ5MASK                                 (0xC826)
    #define D_ACTIVE_MASK                                   BIT0
    #define D_BLANK_MASK                                    BIT2
    #define D_LINEFLAG_MASK                                 BIT3
    #define D_VS_MASK                                       BIT4
    #define IPP_AFR_DETECT_MASK                             BIT5
    #define IMP_AFR_DETECT_MASK                             BIT6
    #define DCLK_EVENT_MASK                                 BIT7
    #define LPM_DDC_IRQ_MASK                                BIT8
    #define LPM_I2CM_IRQ_MASK                               BIT9
    #define LPM_CSM_HPD_IRQ_MASK                            BIT11
    #define RES_IRQ5_MASK1                                  BIT12
    #define RES_IRQ5_MASK2                                  BIT13
    #define RES_IRQ5_MASK3                                  BIT14
    #define RES_IRQ5_MASK5                                  BIT15

    // MISC_OCMMASK                                         (0xC828)
    #define ACC_UPDATE_MASK                                 BIT0
    #define CEC_IRQ_MASK                                    BIT1
    #define BP_IRQ_MASK                                     BIT2
    #define SERIAL_MASTER_MASK                              BIT3
    #define IRDECODER_MASK                                  BIT4
    #define DDC2B_MASK                                      BIT5
    #define RSREADY_MASK                                    BIT6
    #define OCM_WDT_MASK                                    BIT7
    #define SERIAL_SLAVE_MASK                               BIT8
    #define FSB_WRDONE_MASK                                 BIT9
    #define VBI2_CC_READY_MASK                              BIT10
    #define VBI_CC_READY_MASK                               BIT11
    #define VBI2_WSS_READY_MASK                             BIT12
    #define VBI_WSS_READY_MASK                              BIT13
    #define LPM_MAIL_OUT_MASK                               BIT14
    #define SPARE_OCMMASK15                                 BIT15

    // MISC_OCMMASK_SEL                                     (0xC82A)
    #define LPM_MAIL_OUT_IRQ_SEL                            0x07
    #define ACC_UPDATE_IRQ_SEL                              0x38
    #define ACC_UPDATE_IRQ_SEL_SHIFT                        3

    // EXT_IRQ_OCMMASK                                      (0xC82C)
    #define OCM_INT1_MASK                                   BIT0
    #define OCM_INT2_MASK                                   BIT1
    #define OCM_INT3_MASK                                   BIT2
    #define OCM_INT1_INV                                    BIT8
    #define OCM_INT2_INV                                    BIT9
    #define OCM_INT3_INV                                    BIT10

    // DEC2_IRQ5MASK                                        (0xC82E)

    // HDMI_DVI_IRQ_SELECT                                  (0xC844)
    #define HDMI_IRQ_SEL                                    0x07
    #define HDMI_MASK                                       BIT3
    #define DVI_IRQ_SEL                                     0x70
    #define DVI_IRQ_SEL_SHIFT                               4
    #define DVI_IRQ_MASK                                    BIT7

    // DP_MIXER_IRQ_SELECT                                  (0xC848)
    #define MIXER_INT_SEL                                   0x07
    #define MIXER_MASK                                      BIT3
    #define DPTOP_INT_SEL                                   0x70
    #define DPTOP_INT_SEL_SHIFT                             4
    #define DPTOP_MASK                                      BIT7
    #define DPRX1_INT_SEL                                   0x0700
    #define DPRX_HDCP_MASK                                  BIT11

    // DPTX_IRQ_SELECT1                                     (0xC84C)
    #define DPTX_PHYA_INT_SEL                               0x07
    #define DPTX_PHYA_MASK                                  BIT3
    #define LPM_TX_HPD_INT_SEL                              0x0700
    #define LPM_TX_HPD_MASK                                 BIT11

    // OVP_IRQ                                              (0xC84E)
    #define OVP_IRQ_SEL                                     0x07

    // SYSTEM_STATUS                                        (0xC830)
    #define EXTERNAL_IRQ0                                   BIT0
    #define COMM_IRQ1                                       BIT1
    #define RSREADY_IRQ2                                    BIT2
    #define PIP_IRQ4                                        BIT3
    #define MAIN_IRQ3                                       BIT4
    #define DISPLAY_DEC_IRQ5                                BIT5

    // MAIN_INPUT_STATUS                                    (0xC832)
    #define IMP_NO_HS                                       BIT0
    #define IMP_NO_VS                                       BIT1
    #define IMP_HS_PERIOD_ERR                               BIT2
    #define IMP_VS_PERIOD_ERR                               BIT3
    #define IMP_COMP_VBI_RDY                                BIT4
    #define IMP_INTLC_ERR                                   BIT7
    #define IMP_VACTIVE                                     BIT8
    #define IMP_VBLANK                                      BIT9
    #define IMP_LINEFLAG                                    BIT10
    #define IMP_VS                                          BIT11
    #define IMP_CLKEVENT                                    BIT15

    // PIP_INPUT_STATUS                                     (0xC834)
    #define IPP_NO_HS                                       BIT0
    #define IPP_NO_VS                                       BIT1
    #define IPP_HS_PERIOD_ERR                               BIT2
    #define IPP_VS_PERIOD_ERR                               BIT3
    #define IPP_COMP_VBI_RDY                                BIT4
    #define IPP_INTLC_ERR                                   BIT7
    #define IPP_ACTIVE                                      BIT8
    #define IPP_BLANK                                       BIT9
    #define IPP_LINEFLAG                                    BIT10
    #define IPP_VS                                          BIT11
    #define IPP_CLKEVENT                                    BIT15

    // DISPLAY_DEC_STATUS                                   (0xC836)
    #define D_ACTIVE                                        BIT0
    #define D_BLANK                                         BIT2
    #define D_LINEFLAG                                      BIT3
    #define D_VS_EDGE                                       BIT4
    #define IPP_AFR_DETECT                                  BIT5
    #define IMP_AFR_DETECT                                  BIT6
    #define DCLK_EVENT                                      BIT7
    #define LPM_DDC_IRQ                                     BIT8
    #define LPM_I2CM_IRQ                                    BIT9
    #define LPM_CSM_HPD_IRQ                                 BIT11
    #define LPM_DDC1_IRQ_STS                                BIT12
    #define LPM_DDC2_IRQ_STS                                BIT13
    #define LPM_DDC3_IRQ_STS                                BIT14
    #define LPM_DDC4_IRQ_STS                                BIT15

    // MISC_OCM_STATUS                                      (0xC838)
    #define ACC_UPDATE_STATUS                               BIT0
    #define BP_IRQ                                          BIT2
    #define SERIAL_MASTER                                   BIT3
    #define IRDECODER                                       BIT4
    #define DDC2B                                           BIT5
    #define RSREADY                                         BIT6
    #define OCM_WDT                                         BIT7
    #define SERIAL_SLAVE                                    BIT8
    #define FSB_WRDONE                                      BIT9
    #define VBI2_CC_READY                                   BIT10
    #define VBI_CC_READY                                    BIT11
    #define VBI2_WSS_READY                                  BIT12
    #define VBI_WSS_READY                                   BIT13
    #define LPM_MAIL_OUT_READY                              BIT14
    #define LPM_MAIL_IN_READY                               BIT15

    // EXT_IRQ_OCM_STATUS                                   (0xC83A)
    #define OCM_INT1                                        BIT0
    #define OCM_INT2                                        BIT1
    #define OCM_INT3                                        BIT2

    // CLOCK_STATUS                                         (0xC83C)
    #define IPP_NOCLK                                       BIT0
    #define IPP_CLKERR                                      BIT1
    #define IMP_NOCLK                                       BIT2
    #define IMP_CLKERR                                      BIT3
    #define SDDS1_OPENLOOP                                  BIT4
    #define SDDS2_OPENLOOP                                  BIT5
    #define DDDS_OPENLOOP                                   BIT6
    #define VDDS1_OPEN_LOOP                                 BIT7
    #define VDDS2_OPEN_LOOP                                 BIT8
    #define AUDDS1_OPEN_LOOP                                BIT9
    #define AUDDS2_OPEN_LOOP                                BIT10
    #define AUDDS3_OPEN_LOOP                                BIT11

    // MISC_STATUS                                          (0xC83E)
    #define IMP_VS_STATUS                                   BIT0
    #define IMP_VACTIVE_STATUS                              BIT1
    #define IMP_ODD_STATUS                                  BIT2
    #define IPP_VS_STATUS                                   BIT3
    #define IPP_VACTIVE_STATUS                              BIT4
    #define IPP_ODD_STATUS                                  BIT5
    #define ODP_VS_STATUS                                   BIT6
    #define ODP_VACTIVE_STATUS                              BIT7

    // MISC2_STATUS                                         (0xC840)
    #define ODP_MAIN_UF_STATUS                              BIT0
    #define ODP_PIP_UF_STATUS                               BIT1
    #define ODP_DISP_UF_STATUS                              BIT2
    #define ODP_OSD_LS_UF_STATUS                            BIT3

    // DEC2_STATUS                                          (0xC842)

    // HDMI_DVI_IRQ_STATUS                                  (0xC846)
    #define HDMI_IRQ                                        BIT0
    #define DVI_IRQ                                         BIT1

    // DP_MIXER_IRQ_CTRL_STATUS                             (0xC84A)
    #define MIXER_IRQ                                       BIT0
    #define DP_TOP_IRQ                                      BIT1
    #define DPRX1_IRQ                                       BIT2

    // LPM_TX_HPD_OVP_IRQ_STATUS                            (0xC850)
    #define LPM_TX_HPD_IRQ                                  BIT2

    // EXT_ROM_BASE_ADDR                                    (0xC9C0)
    #define XROM_BASE_ADDR                                  0x0FFF

    // EXT_ROM_CTRL                                         (0xC9C2)
    #define XROM_WE_WIDTH                                   0x1F
    #define XROM_WE_AS                                      0x60
    #define XROM_WE_AS_SHIFT                                5
    #define XROM_OE_WIDTH                                   0x1F00
    #define XROM_HIZ_DELAY                                  0x6000

    // EXT_CS0_BASE_ADDR                                    (0xC9C4)
    #define XCS0_BASE_ADDR                                  0x0FFF

    // EXT_CS0_CTRL                                         (0xC9C6)
    #define XCS0_WE_WIDTH                                   0x1F
    #define XCS0_WE_AS                                      0x60
    #define XCS0_WE_AS_SHIFT                                5
    #define XCS0_OE_WIDTH                                   0x1F00
    #define XCS0_HIZ_DELAY                                  0x6000
    #define XCS0_8BIT_DATA_EN                               BIT15

    // EXT_CS1_BASE_ADDR                                    (0xC9C8)
    #define XCS1_BASE_ADDR                                  0x0FFF

    // EXT_CS1_CTRL                                         (0xC9CA)
    #define XCS1_WE_WIDTH                                   0x1F
    #define XCS1_WE_AS                                      0x60
    #define XCS1_WE_AS_SHIFT                                5
    #define XCS1_OE_WIDTH                                   0x1F00
    #define XCS1_HIZ_DELAY                                  0x6000
    #define XCS1_8BIT_DATA_EN                               BIT15

    // EXT_CS2_BASE_ADDR                                    (0xC9CC)
    #define XCS2_BASE_ADDR                                  0x0FFF

    // EXT_CS2_CTRL                                         (0xC9CE)
    #define XCS2_WE_WIDTH                                   0x1F
    #define XCS2_WE_AS                                      0x60
    #define XCS2_WE_AS_SHIFT                                5
    #define XCS2_BYTE_ACCESS_EN                             BIT7
    #define XCS2_OE_WIDTH                                   0x1F00
    #define XCS2_HIZ_DELAY                                  0x6000
    #define XCS2_8BIT_DATA_EN                               BIT15

    // PBUS_MSTR_CTRL_0                                     (0xC9D0)
    #define PBUS_T_STP_WR                                   0x0F
    #define PBUS_T_STP_RD                                   0xF0
    #define PBUS_T_STP_RD_SHIFT                             4
    #define PBUS_T_STP_WR_REG                               0x0F00
    #define PBUS_T_STP_RD_REG                               0xF000

    // PBUS_MSTR_CTRL_1                                     (0xC9D2)
    #define PBUS_T_PLS                                      0x0F
    #define PBUS_T_END                                      0xF0
    #define PBUS_T_END_SHIFT                                4
    #define PBUS_TOC_ENABLE                                 BIT8
    #define PBUS_TOC_SEL                                    0x0600
    #define PBUS_RAM_BUSY_SEL                               0x1800

    // PWM0_CONFIG                                          (0xC9D4)
    #define PWM0_GPIOn_EN                                   BIT0
    #define PWM0_CLKSEL                                     BIT1
    #define PWM0_PRESCALE                                   0x0C
    #define PWM0_PRESCALE_SHIFT                             2
    #define PWM0_VSRESET                                    BIT4
    #define PWM0_10BIT_PULSE                                BIT5
    #define PWM0_TCLK_DIV                                   BIT6
    #define PWM0_ROLL_RESET                                 BIT8

    // PWM0_CTRL                                            (0xC9D6)
    #define PWM0_PERIOD                                     0xFF
    #define PWM0_PULSE                                      0xFF00

    // PWM0_CTRL_MSB                                        (0xC9D8)
    #define PWM0_PERIOD_MS                                  0x0F
    #define PWM0_PULSE_MSB                                  0x0F00

    // PWM1_CONFIG                                          (0xC9DA)
    #define PWM1_GPIOn_EN                                   BIT0
    #define PWM1_CLKSEL                                     BIT1
    #define PWM1_PRESCALE                                   0x0C
    #define PWM1_PRESCALE_SHIFT                             2
    #define PWM1_VSRESET                                    BIT4
    #define PWM1_10BIT_PULSE                                BIT5
    #define PWM1_TCLK_DIV                                   BIT6
    #define PWM1_ROLL_RESET                                 BIT8

    // PWM1_CTRL                                            (0xC9DC)
    #define PWM1_PERIOD                                     0xFF
    #define PWM1_PULSE                                      0xFF00

    // PWM1_CTRL_MSB                                        (0xC9DE)
    #define PWM1_PERIOD_MS                                  0x0F
    #define PWM1_PULSE_MSB                                  0x0F00

    // PWM2_CONFIG                                          (0xC9E0)
    #define PWM2_GPIOn_EN                                   BIT0
    #define PWM2_CLKSEL                                     BIT1
    #define PWM2_PRESCALE                                   0x0C
    #define PWM2_PRESCALE_SHIFT                             2
    #define PWM2_VSRESET                                    BIT4
    #define PWM2_10BIT_PULSE                                BIT5
    #define PWM2_TCLK_DIV                                   BIT6
    #define PWM2_ROLL_RESET                                 BIT8

    // PWM2_CTRL                                            (0xC9E2)
    #define PWM2_PERIOD                                     0xFF
    #define PWM2_PULSE                                      0xFF00

    // PWM2_CTRL_MSB                                        (0xC9E4)
    #define PWM2_PERIOD_MS                                  0x0F
    #define PWM2_PULSE_MSB                                  0x0F00

    // PWM3_CONFIG                                          (0xC9E6)
    #define PWM3_GPIOn_EN                                   BIT0
    #define PWM3_CLKSEL                                     BIT1
    #define PWM3_PRESCALE                                   0x0C
    #define PWM3_PRESCALE_SHIFT                             2
    #define PWM3_VSRESET                                    BIT4
    #define PWM3_10BIT_PULSE                                BIT5
    #define PWM3_TCLK_DIV                                   BIT6
    #define PWM3_ROLL_RESET                                 BIT8

    // PWM3_CTRL                                            (0xC9E8)
    #define PWM3_PERIOD                                     0xFF
    #define PWM3_PULSE                                      0xFF00

    // PWM3_CTRL_MSB                                        (0xC9EA)
    #define PWM3_PERIOD_MS                                  0x0F
    #define PWM3_PULSE_MSB                                  0x0F00

    // GPIO_0_ENABLE                                        (0xC9EC)
    #define GPIO0_EN                                        BIT0
    #define GPIO1_EN                                        BIT1
    #define GPIO2_EN                                        BIT2
    #define GPIO3_EN                                        BIT3
    #define GPIO4_EN                                        BIT4
    #define GPIO5_EN                                        BIT5
    #define GPIO6_EN                                        BIT6
    #define GPIO7_EN                                        BIT7
    #define GPIO8_EN                                        BIT8
    #define GPIO9_EN                                        BIT9
    #define GPIO10_EN                                       BIT10
    #define GPIO11_EN                                       BIT11
    #define GPIO12_EN                                       BIT12
    #define GPIO13_EN                                       BIT13
    #define GPIO14_EN                                       BIT14
    #define GPIO15_EN                                       BIT15

    // GPIO_1_ENABLE                                        (0xC9EE)
    #define GPIO16_EN                                       BIT0
    #define GPIO17_EN                                       BIT1
    #define GPIO18_EN                                       BIT2
    #define GPIO19_EN                                       BIT3
    #define GPIO20_EN                                       BIT4
    #define GPIO21_EN                                       BIT5
    #define GPIO22_EN                                       BIT6
    #define GPIO23_EN                                       BIT7
    #define GPIO24_EN                                       BIT8
    #define GPIO25_EN                                       BIT9
    #define GPIO26_EN                                       BIT10
    #define GPIO27_EN                                       BIT11
    #define GPIO28_EN                                       BIT12
    #define GPIO29_EN                                       BIT13
    #define GPIO30_EN                                       BIT14
    #define GPIO31_EN                                       BIT15

    // GPIO_2_ENABLE                                        (0xC9F0)
    #define GPIO32_EN                                       BIT0
    #define GPIO33_EN                                       BIT1
    #define GPIO34_EN                                       BIT2
    #define GPIO35_EN                                       BIT3
    #define GPIO36_EN                                       BIT4
    #define GPIO37_EN                                       BIT5
    #define GPIO38_EN                                       BIT6
    #define GPIO39_EN                                       BIT7
    #define GPIO40_EN                                       BIT8
    #define GPIO41_EN                                       BIT9
    #define GPIO42_EN                                       BIT10
    #define GPIO43_EN                                       BIT11
    #define GPIO44_EN                                       BIT12
    #define GPIO45_EN                                       BIT13
    #define GPIO46_EN                                       BIT14
    #define GPIO47_EN                                       BIT15

    // GPIO_3_ENABLE                                        (0xC9F2)
    #define GPIO48_EN                                       BIT0
    #define GPIO49_EN                                       BIT1
    #define GPIO50_EN                                       BIT2
    #define GPIO51_EN                                       BIT3
    #define GPIO52_EN                                       BIT4
    #define GPIO53_EN                                       BIT5
    #define GPIO54_EN                                       BIT6
    #define GPIO55_EN                                       BIT7
    #define GPIO56_EN                                       BIT8
    #define GPIO57_EN                                       BIT9
    #define GPIO58_EN                                       BIT10
    #define GPIO59_EN                                       BIT11
    #define GPIO60_EN                                       BIT12
    #define GPIO61_EN                                       BIT13
    #define GPIO62_EN                                       BIT14
    #define GPIO63_EN                                       BIT15

    // GPIO_4_ENABLE                                        (0xC9F4)
    #define GPIO64_EN                                       BIT0
    #define GPIO65_EN                                       BIT1
    #define GPIO66_EN                                       BIT2
    #define GPIO67_EN                                       BIT3
    #define GPIO68_EN                                       BIT4
    #define GPIO69_EN                                       BIT5
    #define GPIO70_EN                                       BIT6
    #define GPIO71_EN                                       BIT7
    #define GPIO72_EN                                       BIT8
    #define GPIO73_EN                                       BIT9
    #define GPIO74_EN                                       BIT10
    #define GPIO75_EN                                       BIT11
    #define GPIO76_EN                                       BIT12
    #define GPIO77_EN                                       BIT13
    #define GPIO78_EN                                       BIT14
    #define GPIO79_EN                                       BIT15

    // GPIO_5_ENABLE                                        (0xC9F6)
    #define GPIO80_EN                                       BIT0
    #define GPIO81_EN                                       BIT1
    #define GPIO82_EN                                       BIT2
    #define GPIO83_EN                                       BIT3
    #define GPIO84_EN                                       BIT4
    #define GPIO85_EN                                       BIT5
    #define GPIO86_EN                                       BIT6
    #define GPIO87_EN                                       BIT7
    #define GPIO88_EN                                       BIT8
    #define GPIO89_EN                                       BIT9
    #define GPIO90_EN                                       BIT10
    #define GPIO91_EN                                       BIT11
    #define GPIO92_EN                                       BIT12
    #define GPIO93_EN                                       BIT13
    #define GPIO94_EN                                       BIT14
    #define GPIO95_EN                                       BIT15

    // GPIO_0_DIRCTRL                                       (0xC9F8)
    #define GPIO0_IO                                        BIT0
    #define GPIO1_IO                                        BIT1
    #define GPIO2_IO                                        BIT2
    #define GPIO3_IO                                        BIT3
    #define GPIO4_IO                                        BIT4
    #define GPIO5_IO                                        BIT5
    #define GPIO6_IO                                        BIT6
    #define GPIO7_IO                                        BIT7
    #define GPIO8_IO                                        BIT8
    #define GPIO9_IO                                        BIT9
    #define GPIO10_IO                                       BIT10
    #define GPIO11_IO                                       BIT11
    #define GPIO12_IO                                       BIT12
    #define GPIO13_IO                                       BIT13
    #define GPIO14_IO                                       BIT14
    #define GPIO15_IO                                       BIT15

    // GPIO_1_DIRCTRL                                       (0xC9FA)
    #define GPIO16_IO                                       BIT0
    #define GPIO17_IO                                       BIT1
    #define GPIO18_IO                                       BIT2
    #define GPIO19_IO                                       BIT3
    #define GPIO20_IO                                       BIT4
    #define GPIO21_IO                                       BIT5
    #define GPIO22_IO                                       BIT6
    #define GPIO23_IO                                       BIT7
    #define GPIO24_IO                                       BIT8
    #define GPIO25_IO                                       BIT9
    #define GPIO26_IO                                       BIT10
    #define GPIO27_IO                                       BIT11
    #define GPIO28_IO                                       BIT12
    #define GPIO29_IO                                       BIT13
    #define GPIO30_IO                                       BIT14
    #define GPIO31_IO                                       BIT15

    // GPIO_2_DIRCTRL                                       (0xC9FC)
    #define GPIO32_IO                                       BIT0
    #define GPIO33_IO                                       BIT1
    #define GPIO34_IO                                       BIT2
    #define GPIO35_IO                                       BIT3
    #define GPIO36_IO                                       BIT4
    #define GPIO37_IO                                       BIT5
    #define GPIO38_IO                                       BIT6
    #define GPIO39_IO                                       BIT7
    #define GPIO40_IO                                       BIT8
    #define GPIO41_IO                                       BIT9
    #define GPIO42_IO                                       BIT10
    #define GPIO43_IO                                       BIT11
    #define GPIO44_IO                                       BIT12
    #define GPIO45_IO                                       BIT13
    #define GPIO46_IO                                       BIT14
    #define GPIO47_IO                                       BIT15

    // GPIO_3_DIRCTRL                                       (0xC9FE)
    #define GPIO48_IO                                       BIT0
    #define GPIO49_IO                                       BIT1
    #define GPIO50_IO                                       BIT2
    #define GPIO51_IO                                       BIT3
    #define GPIO52_IO                                       BIT4
    #define GPIO53_IO                                       BIT5
    #define GPIO54_IO                                       BIT6
    #define GPIO55_IO                                       BIT7
    #define GPIO56_IO                                       BIT8
    #define GPIO57_IO                                       BIT9
    #define GPIO58_IO                                       BIT10
    #define GPIO59_IO                                       BIT11
    #define GPIO60_IO                                       BIT12
    #define GPIO61_IO                                       BIT13
    #define GPIO62_IO                                       BIT14
    #define GPIO63_IO                                       BIT15

    // GPIO_4_DIRCTRL                                       (0xCA00)
    #define GPIO64_IO                                       BIT0
    #define GPIO65_IO                                       BIT1
    #define GPIO66_IO                                       BIT2
    #define GPIO67_IO                                       BIT3
    #define GPIO68_IO                                       BIT4
    #define GPIO69_IO                                       BIT5
    #define GPIO70_IO                                       BIT6
    #define GPIO71_IO                                       BIT7
    #define GPIO72_IO                                       BIT8
    #define GPIO73_IO                                       BIT9
    #define GPIO74_IO                                       BIT10
    #define GPIO75_IO                                       BIT11
    #define GPIO76_IO                                       BIT12
    #define GPIO77_IO                                       BIT13
    #define GPIO78_IO                                       BIT14
    #define GPIO79_IO                                       BIT15

    // GPIO_5_DIRCTRL                                       (0xCA02)
    #define GPIO80_IO                                       BIT0
    #define GPIO81_IO                                       BIT1
    #define GPIO82_IO                                       BIT2
    #define GPIO83_IO                                       BIT3
    #define GPIO84_IO                                       BIT4
    #define GPIO85_IO                                       BIT5
    #define GPIO86_IO                                       BIT6
    #define GPIO87_IO                                       BIT7
    #define GPIO88_IO                                       BIT8
    #define GPIO89_IO                                       BIT9
    #define GPIO90_IO                                       BIT10
    #define GPIO91_IO                                       BIT11
    #define GPIO92_IO                                       BIT12
    #define GPIO93_IO                                       BIT13
    #define GPIO94_IO                                       BIT14
    #define GPIO95_IO                                       BIT15

    // GPIO_0_OPENDRAIN_EN                                  (0xCA04)
    #define GPIO0_OD                                        BIT0
    #define GPIO1_OD                                        BIT1
    #define GPIO2_OD                                        BIT2
    #define GPIO3_OD                                        BIT3
    #define GPIO4_OD                                        BIT4
    #define GPIO5_OD                                        BIT5
    #define GPIO6_OD                                        BIT6
    #define GPIO7_OD                                        BIT7
    #define GPIO8_OD                                        BIT8
    #define GPIO9_OD                                        BIT9
    #define GPIO10_OD                                       BIT10
    #define GPIO11_OD                                       BIT11
    #define GPIO12_OD                                       BIT12
    #define GPIO13_OD                                       BIT13
    #define GPIO14_OD                                       BIT14
    #define GPIO15_OD                                       BIT15

    // GPIO_1_OPENDRAIN_EN                                  (0xCA06)
    #define GPIO16_OD                                       BIT0
    #define GPIO17_OD                                       BIT1
    #define GPIO18_OD                                       BIT2
    #define GPIO19_OD                                       BIT3
    #define GPIO20_OD                                       BIT4
    #define GPIO21_OD                                       BIT5
    #define GPIO22_OD                                       BIT6
    #define GPIO23_OD                                       BIT7
    #define GPIO24_OD                                       BIT8
    #define GPIO25_OD                                       BIT9
    #define GPIO26_OD                                       BIT10
    #define GPIO27_OD                                       BIT11
    #define GPIO28_OD                                       BIT12
    #define GPIO29_OD                                       BIT13
    #define GPIO30_OD                                       BIT14
    #define GPIO31_OD                                       BIT15

    // GPIO_2_OPENDRAIN_EN                                  (0xCA08)
    #define GPIO32_OD                                       BIT0
    #define GPIO33_OD                                       BIT1
    #define GPIO34_OD                                       BIT2
    #define GPIO35_OD                                       BIT3
    #define GPIO36_OD                                       BIT4
    #define GPIO37_OD                                       BIT5
    #define GPIO38_OD                                       BIT6
    #define GPIO39_OD                                       BIT7
    #define GPIO40_OD                                       BIT8
    #define GPIO41_OD                                       BIT9
    #define GPIO42_OD                                       BIT10
    #define GPIO43_OD                                       BIT11
    #define GPIO44_OD                                       BIT12
    #define GPIO45_OD                                       BIT13
    #define GPIO46_OD                                       BIT14
    #define GPIO47_OD                                       BIT15

    // GPIO_3_OPENDRAIN_EN                                  (0xCA0A)
    #define GPIO48_OD                                       BIT0
    #define GPIO49_OD                                       BIT1
    #define GPIO50_OD                                       BIT2
    #define GPIO51_OD                                       BIT3
    #define GPIO52_OD                                       BIT4
    #define GPIO53_OD                                       BIT5
    #define GPIO54_OD                                       BIT6
    #define GPIO55_OD                                       BIT7
    #define GPIO56_OD                                       BIT8
    #define GPIO57_OD                                       BIT9
    #define GPIO58_OD                                       BIT10
    #define GPIO59_OD                                       BIT11
    #define GPIO60_OD                                       BIT12
    #define GPIO61_OD                                       BIT13
    #define GPIO62_OD                                       BIT14
    #define GPIO63_OD                                       BIT15

    // GPIO_4_OPENDRAIN_EN                                  (0xCA0C)
    #define GPIO64_OD                                       BIT0
    #define GPIO65_OD                                       BIT1
    #define GPIO66_OD                                       BIT2
    #define GPIO67_OD                                       BIT3
    #define GPIO68_OD                                       BIT4
    #define GPIO69_OD                                       BIT5
    #define GPIO70_OD                                       BIT6
    #define GPIO71_OD                                       BIT7
    #define GPIO72_OD                                       BIT8
    #define GPIO73_OD                                       BIT9
    #define GPIO74_OD                                       BIT10
    #define GPIO75_OD                                       BIT11
    #define GPIO76_OD                                       BIT12
    #define GPIO77_OD                                       BIT13
    #define GPIO78_OD                                       BIT14
    #define GPIO79_OD                                       BIT15

    // GPIO_5_OPENDRAIN_EN                                  (0xCA0E)
    #define GPIO80_OD                                       BIT0
    #define GPIO81_OD                                       BIT1
    #define GPIO82_OD                                       BIT2
    #define GPIO83_OD                                       BIT3
    #define GPIO84_OD                                       BIT4
    #define GPIO85_OD                                       BIT5
    #define GPIO86_OD                                       BIT6
    #define GPIO87_OD                                       BIT7
    #define GPIO88_OD                                       BIT8
    #define GPIO89_OD                                       BIT9
    #define GPIO90_OD                                       BIT10
    #define GPIO91_OD                                       BIT11
    #define GPIO92_OD                                       BIT12
    #define GPIO93_OD                                       BIT13
    #define GPIO94_OD                                       BIT14
    #define GPIO95_OD                                       BIT15

    // GPINPUT0                                             (0xCA10)
    #define GPIO0_IN                                        BIT0
    #define GPIO1_IN                                        BIT1
    #define GPIO2_IN                                        BIT2
    #define GPIO3_IN                                        BIT3
    #define GPIO4_IN                                        BIT4
    #define GPIO5_IN                                        BIT5
    #define GPIO6_IN                                        BIT6
    #define GPIO7_IN                                        BIT7
    #define GPIO8_IN                                        BIT8
    #define GPIO9_IN                                        BIT9
    #define GPIO10_IN                                       BIT10
    #define GPIO11_IN                                       BIT11
    #define GPIO12_IN                                       BIT12
    #define GPIO13_IN                                       BIT13
    #define GPIO14_IN                                       BIT14
    #define GPIO15_IN                                       BIT15

    // GPINPUT1                                             (0xCA12)
    #define GPIO16_IN                                       BIT0
    #define GPIO17_IN                                       BIT1
    #define GPIO18_IN                                       BIT2
    #define GPIO19_IN                                       BIT3
    #define GPIO20_IN                                       BIT4
    #define GPIO21_IN                                       BIT5
    #define GPIO22_IN                                       BIT6
    #define GPIO23_IN                                       BIT7
    #define GPIO24_IN                                       BIT8
    #define GPIO25_IN                                       BIT9
    #define GPIO26_IN                                       BIT10
    #define GPIO27_IN                                       BIT11
    #define GPIO28_IN                                       BIT12
    #define GPIO29_IN                                       BIT13
    #define GPIO30_IN                                       BIT14
    #define GPIO31_IN                                       BIT15

    // GPINPUT2                                             (0xCA14)
    #define GPIO32_IN                                       BIT0
    #define GPIO33_IN                                       BIT1
    #define GPIO34_IN                                       BIT2
    #define GPIO35_IN                                       BIT3
    #define GPIO36_IN                                       BIT4
    #define GPIO37_IN                                       BIT5
    #define GPIO38_IN                                       BIT6
    #define GPIO39_IN                                       BIT7
    #define GPIO40_IN                                       BIT8
    #define GPIO41_IN                                       BIT9
    #define GPIO42_IN                                       BIT10
    #define GPIO43_IN                                       BIT11
    #define GPIO44_IN                                       BIT12
    #define GPIO45_IN                                       BIT13
    #define GPIO46_IN                                       BIT14
    #define GPIO47_IN                                       BIT15

    // GPINPUT3                                             (0xCA16)
    #define GPIO48_IN                                       BIT0
    #define GPIO49_IN                                       BIT1
    #define GPIO50_IN                                       BIT2
    #define GPIO51_IN                                       BIT3
    #define GPIO52_IN                                       BIT4
    #define GPIO53_IN                                       BIT5
    #define GPIO54_IN                                       BIT6
    #define GPIO55_IN                                       BIT7
    #define GPIO56_IN                                       BIT8
    #define GPIO57_IN                                       BIT9
    #define GPIO58_IN                                       BIT10
    #define GPIO59_IN                                       BIT11
    #define GPIO60_IN                                       BIT12
    #define GPIO61_IN                                       BIT13
    #define GPIO62_IN                                       BIT14
    #define GPIO63_IN                                       BIT15

    // GPINPUT4                                             (0xCA18)
    #define GPIO64_IN                                       BIT0
    #define GPIO65_IN                                       BIT1
    #define GPIO66_IN                                       BIT2
    #define GPIO67_IN                                       BIT3
    #define GPIO68_IN                                       BIT4
    #define GPIO69_IN                                       BIT5
    #define GPIO70_IN                                       BIT6
    #define GPIO71_IN                                       BIT7
    #define GPIO72_IN                                       BIT8
    #define GPIO73_IN                                       BIT9
    #define GPIO74_IN                                       BIT10
    #define GPIO75_IN                                       BIT11
    #define GPIO76_IN                                       BIT12
    #define GPIO77_IN                                       BIT13
    #define GPIO78_IN                                       BIT14
    #define GPIO79_IN                                       BIT15

    // GPINPUT5                                             (0xCA1A)
    #define GPIO80_IN                                       BIT0
    #define GPIO81_IN                                       BIT1
    #define GPIO82_IN                                       BIT2
    #define GPIO83_IN                                       BIT3
    #define GPIO84_IN                                       BIT4
    #define GPIO85_IN                                       BIT5
    #define GPIO86_IN                                       BIT6
    #define GPIO87_IN                                       BIT7
    #define GPIO88_IN                                       BIT8
    #define GPIO89_IN                                       BIT9
    #define GPIO90_IN                                       BIT10
    #define GPIO91_IN                                       BIT11
    #define GPIO92_IN                                       BIT12
    #define GPIO93_IN                                       BIT13
    #define GPIO94_IN                                       BIT14
    #define GPIO95_IN                                       BIT15

    // GPOUTPUT0                                            (0xCA1C)
    #define GPIO0_OUT                                       BIT0
    #define GPIO1_OUT                                       BIT1
    #define GPIO2_OUT                                       BIT2
    #define GPIO3_OUT                                       BIT3
    #define GPIO4_OUT                                       BIT4
    #define GPIO5_OUT                                       BIT5
    #define GPIO6_OUT                                       BIT6
    #define GPIO7_OUT                                       BIT7
    #define GPIO8_OUT                                       BIT8
    #define GPIO9_OUT                                       BIT9
    #define GPIO10_OUT                                      BIT10
    #define GPIO11_OUT                                      BIT11
    #define GPIO12_OUT                                      BIT12
    #define GPIO13_OUT                                      BIT13
    #define GPIO14_OUT                                      BIT14
    #define GPIO15_OUT                                      BIT15

    // GPOUTPUT1                                            (0xCA1E)
    #define GPIO16_OUT                                      BIT0
    #define GPIO17_OUT                                      BIT1
    #define GPIO18_OUT                                      BIT2
    #define GPIO19_OUT                                      BIT3
    #define GPIO20_OUT                                      BIT4
    #define GPIO21_OUT                                      BIT5
    #define GPIO22_OUT                                      BIT6
    #define GPIO23_OUT                                      BIT7
    #define GPIO24_OUT                                      BIT8
    #define GPIO25_OUT                                      BIT9
    #define GPIO26_OUT                                      BIT10
    #define GPIO27_OUT                                      BIT11
    #define GPIO28_OUT                                      BIT12
    #define GPIO29_OUT                                      BIT13
    #define GPIO30_OUT                                      BIT14
    #define GPIO31_OUT                                      BIT15

    // GPOUTPUT2                                            (0xCA20)
    #define GPIO32_OUT                                      BIT0
    #define GPIO33_OUT                                      BIT1
    #define GPIO34_OUT                                      BIT2
    #define GPIO35_OUT                                      BIT3
    #define GPIO36_OUT                                      BIT4
    #define GPIO37_OUT                                      BIT5
    #define GPIO38_OUT                                      BIT6
    #define GPIO39_OUT                                      BIT7
    #define GPIO40_OUT                                      BIT8
    #define GPIO41_OUT                                      BIT9
    #define GPIO42_OUT                                      BIT10
    #define GPIO43_OUT                                      BIT11
    #define GPIO44_OUT                                      BIT12
    #define GPIO45_OUT                                      BIT13
    #define GPIO46_OUT                                      BIT14
    #define GPIO47_OUT                                      BIT15

    // GPOUTPUT3                                            (0xCA22)
    #define GPIO48_OUT                                      BIT0
    #define GPIO49_OUT                                      BIT1
    #define GPIO50_OUT                                      BIT2
    #define GPIO51_OUT                                      BIT3
    #define GPIO52_OUT                                      BIT4
    #define GPIO53_OUT                                      BIT5
    #define GPIO54_OUT                                      BIT6
    #define GPIO55_OUT                                      BIT7
    #define GPIO56_OUT                                      BIT8
    #define GPIO57_OUT                                      BIT9
    #define GPIO58_OUT                                      BIT10
    #define GPIO59_OUT                                      BIT11
    #define GPIO60_OUT                                      BIT12
    #define GPIO61_OUT                                      BIT13
    #define GPIO62_OUT                                      BIT14
    #define GPIO63_OUT                                      BIT15

    // GPOUTPUT4                                            (0xCA24)
    #define GPIO64_OUT                                      BIT0
    #define GPIO65_OUT                                      BIT1
    #define GPIO66_OUT                                      BIT2
    #define GPIO67_OUT                                      BIT3
    #define GPIO68_OUT                                      BIT4
    #define GPIO69_OUT                                      BIT5
    #define GPIO70_OUT                                      BIT6
    #define GPIO71_OUT                                      BIT7
    #define GPIO72_OUT                                      BIT8
    #define GPIO73_OUT                                      BIT9
    #define GPIO74_OUT                                      BIT10
    #define GPIO75_OUT                                      BIT11
    #define GPIO76_OUT                                      BIT12
    #define GPIO77_OUT                                      BIT13
    #define GPIO78_OUT                                      BIT14
    #define GPIO79_OUT                                      BIT15

    // GPOUTPUT5                                            (0xCA26)
    #define GPIO80_OUT                                      BIT0
    #define GPIO81_OUT                                      BIT1
    #define GPIO82_OUT                                      BIT2
    #define GPIO83_OUT                                      BIT3
    #define GPIO84_OUT                                      BIT4
    #define GPIO85_OUT                                      BIT5
    #define GPIO86_OUT                                      BIT6
    #define GPIO87_OUT                                      BIT7
    #define GPIO88_OUT                                      BIT8
    #define GPIO89_OUT                                      BIT9
    #define GPIO90_OUT                                      BIT10
    #define GPIO91_OUT                                      BIT11
    #define GPIO92_OUT                                      BIT12
    #define GPIO93_OUT                                      BIT13
    #define GPIO94_OUT                                      BIT14
    #define GPIO95_OUT                                      BIT15

    // MFP_MISC_ALT_PINS                                    (0xCA28)
    #define MFP_ALT_PIN_DODD_SCL                            BIT0
    #define MFP_ALT_PIN_DODD_DVS                            BIT1
    #define MFP_ALT_PIN_DOVL                                BIT2
    #define MFP_STG_CHAN_SEL                                BIT4
    #define MFP_STG_EN                                      BIT5
    #define MFP_OCM_TIMER_EN                                BIT7
    #define MFP_PULSE_COUNTER_EN                            BIT8
    #define MFP_OCM_INT1_EN                                 BIT9
    #define MFP_OCM_INT2_EN                                 BIT10
    #define MFP_I2S_0_DATA_EN                               BIT11
    #define MFP_I2S_0_EN                                    BIT12
    #define MFP_MCLK0_IN_EN                                 BIT13
    #define MFP_MCLK12_IN_EN                                BIT14
    #define MFP_DPTX_I2C_EN                                 BIT15

    // MFP_MISC2_ALT_PINS                                   (0xCA2A)
    #define MFP_EN_DPRX_HP                                  BIT0
    #define MFP_EN_DPTX_HP                                  BIT1
    #define MFP_EN_DPRX_EDID                                BIT2
    #define MFP_EN_DPRX_TEST                                BIT3
    #define MFP_EN_HBR                                      BIT7
    #define MFP_I2S_DATA_OUT3_EN                            BIT8
    #define MFP_I2S_ALT_IN_EN                               BIT9
    #define MFP_I2S_IN_SEL                                  BIT10
    #define MFP_MAIN_MUTE_EN                                BIT11
    #define MFP_MAIN_MUTE_SEL                               BIT12
    #define MFP_PIP_MUTE_EN                                 BIT13
    #define MFP_PIP_MUTE_SEL                                BIT14
    #define MFP_I2S_IN_BCLK_INV                             BIT15

    // MFP_MISC3_ALT_PINS                                   (0xCA2C)
    #define MFP_EN_TTL_TEST_OUT                             0x07
    #define MFP_STG_CLK_INV                                 BIT6
    #define MFP_I2S_DATA3_ALT_EN                            BIT7
    #define MFP_AUD_MCLK0_ALT_IN_EN                         BIT8
    #define MFP_AUD_MCLK0_ALT_OUT_EN                        BIT9
    #define MFP_ALT_10TBUS_SEL                              0x0C00
    #define MFP_ALT_10TBUS_EN                               BIT12

    // RESERVED_MFP1                                        (0xCA2E)

    // MFP_I2C_SLAVE_CONFIG                                 (0xCA30)
    #define MFP_SERSLVE_PAD_SEL                             0x07

    // MFP_SPARE2                                           (0xD8BC)
    #define SCBL_EN_0                                       BIT0
    #define SCBL_EN_1                                       BIT1
    #define SCBL_EN_2                                       BIT2
    #define SCBL_EN_3                                       BIT3
    #define SCBL_EN_4                                       BIT4
    #define SCBL_EN_5                                       BIT5
    #define SCBL_EN_6                                       BIT6
    #define SCBL_EN_7                                       BIT7
    #define SCBL_EN_8                                       BIT8
    #define SCBL_EN_9                                       BIT9
    #define SCBL_EN_10                                      BIT10
    #define SCBL_EN_11                                      BIT11
    #define SCBL_EN_12                                      BIT12
    #define SCBL_EN_13                                      BIT13
    #define SCBL_EN_14                                      BIT14
    #define SCBL_EN_15                                      BIT15

    // MFP_SPARE1                                           (0xD8BE)
    #define HDCP_MAP_OVERRIDE                               0x03
    #define SHUT_ENABLE_0                                   BIT2
    #define SHUT_ENABLE_1                                   BIT3
    #define SPI_CSN1_ENABLE                                 BIT4
    #define ALT_PWM8_EN                                     BIT5
    #define ALT_PWM6_EN                                     BIT6
    #define ALT_SHTEN0                                      BIT7
    #define ALT_SHTEN1                                      BIT8
    #define MFP_SP1                                         0xFE00

    // POR_CTRL                                             (0xCA32)
    #define PD_DETECT_LEVEL                                 BIT9

    // POR_RESULT                                           (0xCA34)
    #define PD_DETECT0                                      BIT9
    #define PD_DETECT1                                      BIT10

    // PULSE_CNT_CTRL                                       (0xCA36)
    #define PULSE_CNT_RESET                                 BIT0
    #define PULSE_CNT_EN                                    BIT1
    #define PULSE_CNT_POL                                   BIT2
    #define PULSE_CNT_EDGE_EN                               BIT3
    #define PULSE_CNT_RD_FREEZE                             BIT4
    #define PULSE_CNT_DONE_MASK                             BIT5
    #define PULSE_CNT_IRQ_SEL                               0x01C0

    // PULSE_CNT_STATUS                                     (0xCA3C)
    #define PULSE_CNT_DONE                                  BIT0

    // SERIAL_FLASH_STATUS                                  (0xCA42)
    #define SERIAL_FLASH_BUSY                               BIT0

    // SERIAL_FLASH_CTRL                                    (0xCA44)
    #define LPC_WR                                          BIT0
    #define LPC_RD                                          BIT1
    #define SPI_ACCESS                                      BIT3

    // SERIAL_FLASH_CTRL2                                   (0xCA46)
    #define FLASH_CLK_DIV_N                                 0x07
    #define SPI_BANK_SEL                                    BIT3
    #define SPI_BANK_OFFSET                                 0x07F0

    // SERIAL_FLASH_CTRL3                                   (0xCA48)
    #define SPI_CE_WIDTH                                    0x1F

    // LPC_ADDRESS_hi                                       (0xCA4A)
    #define LPC_ADDRESS                                     0xFF

    // LPC_ADDRESS_lo                                       (0xCA4C)

    // CACHE_CTRL                                           (0xCA4E)
    #define CACHE_OUT_CONFIG                                0x03
    #define CACHE_ARB_SCHEME                                0x0C
    #define CACHE_ARB_SCHEME_SHIFT                          2
    #define CACHE_NUM_BURSTS                                BIT4
    #define CACHE_IN_CONFIG                                 0x60
    #define CACHE_IN_CONFIG_SHIFT                           5
    #define CACHE_ARB_TIMER                                 0xFF00

    // CACHE_CTRL2                                          (0xCA50)
    #define CACHE_BURST_SIZE_SERIAL                         0x0E
    #define CACHE_BURST_SIZE_SERIAL_SHIFT                   1
    #define CACHE_PURGE_SERIAL                              BIT4
    #define SPARE_CACHE_CTRL2                               0xFFE0 // RESERVED

    // CACHE_CTRL3                                          (0xCA52)
    #define CACHE_EN_DRAM                                   BIT0
    #define CACHE_DMA_ECC_UPLOAD_EN                         BIT1
    #define CACHE_BURST_SIZE_DRAM                           0x0700
    #define CACHE_PURGE_DRAM                                BIT11
    #define SPARE_CACHE_CTRL3                               0xE000

    // CACHE_UPDATE_EN                                      (0xCA56)
    #define CACHE_UPDATE_DRAM_EN                            BIT0
    #define CACHE_UPDATE_SERIAL_EN                          BIT1

    // CACHE_DRAM_ADDR_hi                                   (0xCA58)
    #define CACHE_DRAM_ADDR                                 0xFF

    // CACHE_DRAM_ADDR_lo                                   (0xCA5A)

    // CACHE_SPI_CTRL                                       (0xCA5C)
    #define SPI_CMD                                         BIT0

    // CACHE_SPARE1                                         (0xCA5E)
    #define CACHE_BUFFER_RESET                              BIT0
    #define SPARE_CACHE_SPARE1                              0xFFFE

    // CACHE_DIAG_CTRL                                      (0xCA60)
    #define CACHE_MISS_COUNT_RESET                          BIT0
    #define CACHE_LONGEST_STALL_RESET                       BIT1
    #define CACHE_MISS_COUNT_HALT                           BIT2
    #define CACHE_LONGEST_STALL_HALT                        BIT3
    #define CACHE_WRITE_ENABLE                              BIT4

    // CACHE_DIAG_LONGEST_STALL                             (0xFFFF)

    // CACHE_FIFO_ERR                                       (0xCA64)

    // OCM_SCRATCHPAD                                       (0xCA66)
    #define FIFO_RD_UNDERFLOW_CACHE                         BIT0
    #define FIFO_WR_OVERFLOW_CACHE                          BIT1

    // OCM_NR_SCRATCHPAD                                    (0xCA68)
    #define SCRATCHPAD                                      0xFFFF

    // OCM_NR_WDT_STATUS                                    (0xCA6A)
    #define NR_SCRATCHPAD                                   0xFFFF

    // OCM_NR_STALL_HIST_0                                  (0xCA6C)
    #define NR_WDT_RESET_EVENT                              BIT0

    // OCM_NR_STALL_HIST_1                                  (0xCA6E)
    #define NR_STALL_HIST_0                                 0xFFFF

    // ECC_CTRL                                             (0xCA70)
    #define NR_STALL_HIST_1                                 0x07

    // ECC_CTRL2                                            (0xCA72)
    #define ECC_EN                                          BIT0
    #define ECC_MERROR_INT_EN                               BIT1
    #define ECC_MERROR_OCM_INT_SEL                          0x1C
    #define ECC_MERROR_OCM_INT_SEL_SHIFT                    2
    #define ECC_WR_EN                                       BIT5

    // ECC_CERROR_CNT                                       (0xCA74)
    #define ECC_CERROR_CNT_HALT                             BIT0

    // ECC_STATUS                                           (0xCA76)

    // AUDIO_CTRL                                           (0xCA78)
    #define ECC_MERROR_EVENT                                BIT0

    // DDC2B_CTRL                                           (0xCA7A)
    #define AUDI_OCM_INT_SEL                                0x07
    #define AUDO_OCM_INT_SEL                                0x38
    #define AUDO_OCM_INT_SEL_SHIFT                          3

    // DDC2B_STATUS                                         (0xCA7C)
    #define DDC2B_EN                                        BIT0
    #define DDC2B_SRC_SEL                                   BIT1
    #define READ_FIFO_nE_IRQ_EN                             BIT2
    #define WRITE_FIFO_E_IRQ_EN                             BIT3
    #define DATA_ERROR_IRQ_EN                               BIT4
    #define READ_FIFO_AF_IRQ_EN                             BIT5
    #define WRITE_FIFO_AE_IRQ_EN                            BIT6
    #define DDC2B_STRETCH_IRQ_ERR_EN                        BIT7
    #define DDC2B_OUT_FIFO_RESET_ON_STOP                    BIT8
    #define DDC2B_STOP_EN                                   BIT9
    #define DDC2B_READ_FIFO_RESET                           BIT10
    #define DDC2B_WRITE_FIFO_RESET                          BIT11
    #define DDC2B_LARGE_FIFO_EN                             BIT12
    #define DDC2B_RE_START_IRQ_EN                           BIT13

    // DDC2B_DATA_RW                                        (0xCA7E)
    #define READ_FIFO_nE                                    BIT0
    #define WRITE_FIFO_nF                                   BIT1
    #define DDC2B_DATA_ERROR                                BIT2
    #define READ_FIFO_AF                                    BIT3
    #define READ_FIFO_F                                     BIT4
    #define WRITE_FIFO_AE                                   BIT5
    #define WRITE_FIFO_E                                    BIT6
    #define DDC2B_STOP                                      BIT7
    #define DDC2B_STRETCH_ERR                               BIT8
    #define DDC2B_RE_START                                  BIT9

    // DDC2B_ADDR_CS_TO                                     (0xCA80)
    #define DDC2B_DATA                                      0xFF

    // HW_SERIAL_SLAVE                                      (0xCA82)
    #define DDC2B_ADDR                                      0xFF
    #define DDC2B_CLK_STRETCH_EN                            BIT8
    #define DDC2B_TIME_OUT_IN                               0x0E00
    #define DDC2B_TIME_OUT_OUT                              0x7000
    #define DDC2B_TIME_OUT_DIV_1024                         BIT15

    // DDC2B_SS_FIFO_LEVEL                                  (0xCA84)
    #define HW_SERIAL_SLAVE_ADDRESS                         0xFE
    #define HW_SERIAL_SLAVE_ADDRESS_SHIFT                   1
    #define HW_SERIAL_SLAVE_PIN_MAP                         0x0700

    // HOST_SPARE2                                          (0xCA86)
    #define DDC2B_FIFO_AF_LEVEL                             0x0F
    #define DDC2B_FIFO_AE_LEVEL                             0xF0
    #define DDC2B_FIFO_AE_LEVEL_SHIFT                       4
    #define SS_FIFO_AF_LEVEL                                0x0F00
    #define SS_FIFO_AE_LEVEL                                0xF000

    // OCM_SPARE1                                           (0xCA88)

    // OCM_SPARE2                                           (0xCA8A)

    // OCM_DPRX1_AUX_WIN1_START                             (0xCA8C)

    // OCM_DPRX1_AUX_WIN1_LENGTH                            (0xCA8E)

    // OCM_DPRX1_AUX_WIN2_START                             (0xCA90)

    // OCM_DPRX1_AUX_WIN2_LENGTH                            (0xCA92)

    // OCM_DPRX1_AUX_WIN1_IRQ                               (0xCA94)

    // OCM_DPRX1_AUX_WIN2_IRQ                               (0xCA96)

    // OCM_DPRX1_AUX_WIN_IRQ_CTRL                           (0xCA98)

    // OCM_DPRX1_AUX_WIN_IRQ_STATUS                         (0xCA9A)
    #define OCM_DPRX1_AUX_WIN1_IRQ_EN                       BIT0
    #define OCM_DPRX1_AUX_WIN2_IRQ_EN                       BIT1
    #define OCM_DPRX1_AUX_ADDR1_IRQ_EN                      BIT2
    #define OCM_DPRX1_AUX_ADDR2_IRQ_EN                      BIT3
    #define OCM_DPRX1_AUX_IRQ_SEL                           0x70
    #define OCM_DPRX1_AUX_IRQ_SEL_SHIFT                     4
    #define OCM_DPRX1_AUX_TST_IRQ_EN                        BIT7

    // OCM_DPRX2_AUX_WIN1_START                             (0xCA9C)
    #define OCM_DPRX1_AUX_WIN1_IRQ_STS                      BIT0
    #define OCM_DPRX1_AUX_WIN2_IRQ_STS                      BIT1
    #define OCM_DPRX1_AUX_ADDR1_IRQ_ST                      BIT2
    #define OCM_DPRX1_AUX_ADDR2_IRQ_ST                      BIT3
    #define OCM_DPRX1_AUX_IRQ                               BIT4

    // OCM_DPRX2_AUX_WIN1_LENGTH                            (0xCA9E)

    // OCM_DPRX2_AUX_WIN2_START                             (0xCAA0)

    // OCM_DPRX2_AUX_WIN2_LENGTH                            (0xCAA2)

    // OCM_DPRX2_AUX_WIN1_IRQ                               (0xCAA4)

    // OCM_DPRX2_AUX_WIN2_IRQ                               (0xCAA6)

    // OCM_DPRX2_AUX_WIN_IRQ_CTRL                           (0xCAA8)

    // OCM_DPRX2_AUX_WIN_IRQ_STATUS                         (0xCAAA)
    #define OCM_DPRX2_AUX_WIN1_IRQ_EN                       BIT0
    #define OCM_DPRX2_AUX_WIN2_IRQ_EN                       BIT1
    #define OCM_DPRX2_AUX_ADDR1_IRQ_EN                      BIT2
    #define OCM_DPRX2_AUX_ADDR2_IRQ_EN                      BIT3
    #define OCM_DPRX2_AUX_IRQ_SEL                           0x70
    #define OCM_DPRX2_AUX_IRQ_SEL_SHIFT                     4
    #define OCM_DPRX2_AUX_TST_IRQ_EN                        BIT7

    // I2C_MST_CTR                                          (0xCAAC)
    #define OCM_DPRX2_AUX_WIN1_IRQ_STS                      BIT0
    #define OCM_DPRX2_AUX_WIN2_IRQ_STS                      BIT1
    #define OCM_DPRX2_AUX_ADDR1_IRQ_ST                      BIT2
    #define OCM_DPRX2_AUX_ADDR2_IRQ_ST                      BIT3
    #define OCM_DPRX2_AUX_IRQ                               BIT4

    // I2C_MST_DMA_CNTR                                     (0xCAAE)
    #define I2C_EN                                          BIT1
    #define I2C_DMA_EN                                      BIT2
    #define I2C_TSU_STA                                     BIT3
    #define I2C_SDA_SCL0_EN                                 BIT4
    #define I2C_SDA_SCL1_EN                                 BIT5
    #define I2C_SDA_SCL2_EN                                 BIT6

    // I2C_MST_CLK_SCALE                                    (0xCAB0)

    // I2C_MST_TXR_CTRL                                     (0xCAB2)
    #define I2C_CLK_SCALE                                   0xFFFF

    // I2C_MST_STATUS                                       (0xCAB4)
    #define I2C_ACK                                         BIT3
    #define I2C_WR                                          BIT4
    #define I2C_RD                                          BIT5
    #define I2C_STO                                         BIT6
    #define I2C_STA                                         BIT7
    #define I2C_TX_DATA                                     0xFF00

    // I2C2_MST_CTR                                         (0xCAB6)
    #define IF                                              BIT0
    #define TIP                                             BIT1
    #define SPARE                                           0x3C
    #define SPARE_SHIFT                                     2
    #define BUSY                                            BIT6
    #define RxACK                                           BIT7
    #define I2C_RX_DATA                                     0xFF00

    // I2C2_MST_DMA_CNTR                                    (0xCAB8)
    #define I2C2_EN                                         BIT1
    #define I2C2_DMA_EN                                     BIT2
    #define I2C2_TSU_STA                                    BIT3
    #define I2C2_SDA_SCL0_EN                                BIT4
    #define I2C2_SDA_SCL1_EN                                BIT5
    #define I2C2_SDA_SCL2_EN                                BIT6

    // I2C2_MST_CLK_SCALE                                   (0xCABA)

    // I2C2_MST_TXR_CTRL                                    (0xCABC)
    #define I2C2_CLK_SCALE                                  0xFFFF

    // I2C2_MST_STATUS                                      (0xCABE)
    #define I2C2_ACK                                        BIT3
    #define I2C2_WR                                         BIT4
    #define I2C2_RD                                         BIT5
    #define I2C2_STO                                        BIT6
    #define I2C2_STA                                        BIT7
    #define I2C2_TX_DATA                                    0xFF00

    // DMA_REQUEST_CTRL                                     (0xCAC0)
    #define IF2                                             BIT0
    #define TIP2                                            BIT1
    #define BUSY2                                           BIT6
    #define RxACK2                                          BIT7
    #define I2C2_RX_DATA                                    0xFF00

    // DMA_REQUEST_MSB_CTRL                                 (0xCAC2)
    #define OCM_DRQ0_SEL                                    0x0F
    #define OCM_DRQ1_SEL                                    0xF0
    #define OCM_DRQ1_SEL_SHIFT                              4
    #define OCM_DRQ2_SEL                                    0x0F00
    #define OCM_DRQ3_SEL                                    0xF000

    // TABLE_ACCESS_BRIDGE_CTRL1                            (0xCAC4)
    #define OCM_DRQ0_MSB_SEL                                BIT0
    #define OCM_DRQ1_MSB_SEL                                BIT4
    #define OCM_DRQ2_MSB_SEL                                BIT8
    #define OCM_DRQ3_MSB_SEL                                BIT12

    // TABLE_ACCESS_BRIDGE_CTRL2                            (0xCAC6)
    #define VLUT_TRANSFER_MODE                              0x03
    #define VLUT_ACCESS_MODE                                BIT2
    #define ACC_TRANSFER_MODE                               0x18
    #define ACC_TRANSFER_MODE_SHIFT                         3
    #define ACC_ACCESS_MODE                                 BIT5
    #define VLUT2_TRANSFER_MODE                             0xC0
    #define VLUT2_TRANSFER_MODE_SHIFT                       6
    #define VLUT2_ACCESS_MODE                               BIT8
    #define OSD_TRANSFER_MODE                               0x0600
    #define OSD_ACCESS_MODE                                 BIT11
    #define LPM_TRANSFER_MODE                               0x3000
    #define LPM_ACCESS_MODE                                 BIT14

    // TABLE_ACCESS_BRIDGE_STATUS                           (0xCAC8)
    #define MVF_COEF_TRANSFER_MOD                           0x03
    #define MVF_COEF_ACCESS_MODE                            BIT2
    #define MHF_COEF_TRANSFER_MOD                           0x18
    #define MHF_COEF_TRANSFER_MOD_SHIFT                     3
    #define MHF_COEF_ACCESS_MODE                            BIT5
    #define PVF_COEF_TRANSFER_MODE                          0xC0
    #define PVF_COEF_TRANSFER_MODE_SHIFT                    6
    #define PVF_COEF_ACCESS_MODE                            BIT8
    #define PHF_COEF_TRANSFER_MODE                          0x0600
    #define PHF_COEF_ACCESS_MODE                            BIT11

    // WATCH_DOG_TIMER_CTRL                                 (0xCACA)
    #define VLUT_ACCESS_BRIDGE0_BUSY                        BIT0
    #define ACC_ACCESS_BRIDGE0_BUSY                         BIT1
    #define VLUT2_ACCESS_BRIDGE0_BUSY                       BIT2
    #define OSD_ACCESS_BRIDGE0_BUSY                         BIT3
    #define LPM_ACCESS_BRIDGE0_BUSY                         BIT4
    #define MVF_COEF_ACCESS_BRIDGE0_BUSY                    BIT5
    #define MHF_COEF_ACCESS_BRIDGE0_BUS                     BIT6
    #define PVF_COEF_ACCESS_BRIDGE0_BUSY                    BIT7
    #define PHF_COEF_ACCESS_BRIDGE0_BUSY                    BIT8

    // WATCH_DOG_TIMER_ADDR_hi                              (0xCACC)
    #define WDT_ENABLE                                      BIT0
    #define TIMEOUT_COUNT                                   0x1FFE

    // WATCH_DOG_TIMER_ADDR_lo                              (0xCACE)
    #define WDT_TIMEOUT_ADDR                                0xFF

    // SERIAL_SLAVE_CTRL                                    (0xCAD0)

    // SERIAL_SLAVE_STATUS                                  (0xCAD2)
    #define SERIAL_SLAVE_EN                                 BIT0
    #define SS_READ_FIFO_nE_IRQ_EN                          BIT2
    #define SS_WRITE_FIFO_E_IRQ_EN                          BIT3
    #define SS_DATA_ERROR_IRQ_EN                            BIT4
    #define SS_READ_FIFO_AF_IRQ_EN                          BIT5
    #define SS_WRITE_FIFO_AE_IRQ_EN                         BIT6
    #define SS_STRETCH_IRQ_ERR_EN                           BIT7
    #define SS_OUT_FIFO_RESET_ON_STOP                       BIT8
    #define SS_STOP_EN                                      BIT9
    #define SS_READ_FIFO_RESET                              BIT10
    #define SS_WRITE_FIFO_RESET                             BIT11
    #define SS_LARGE_FIFO_EN                                BIT12
    #define SS_RE_START_IRQ_EN                              BIT13

    // SERIAL_SLAVE_DATA_RW                                 (0xCAD4)
    #define SS_READ_FIFO_nE                                 BIT0
    #define SS_WRITE_FIFO_nF                                BIT1
    #define SS_DATA_ERROR                                   BIT2
    #define SS_READ_FIFO_AF                                 BIT3
    #define SS_READ_FIFO_F                                  BIT4
    #define SS_WRITE_FIFO_AE                                BIT5
    #define SS_WRITE_FIFO_E                                 BIT6
    #define SS_STOP                                         BIT7
    #define SS_STRETCH_ERR                                  BIT8
    #define SS_RE_START                                     BIT9

    // SERIAL_SLAVE_ADDR_CS_TO                              (0xCAD6)
    #define SERIAL_SLAVE_DATA                               0xFF

    // OCM_MISC_CTRL                                        (0xCAD8)
    #define SERIAL_SLAVE_ADDR                               0xFF
    #define SS_CLK_STRETCH_EN                               BIT8
    #define SS_TIME_OUT_IN                                  0x0E00
    #define SS_TIME_OUT_OUT                                 0x7000
    #define SS_TIME_OUT_DIV_1024                            BIT15

    // PBUS_TOC_STATUS                                      (0xCADA)
    #define SHADOW_ACCESS_EN                                BIT0
    #define OCM_DMA0_FORCE_ACTIVE                           BIT2
    #define OCM_DMA1_FORCE_ACTIVE                           BIT3
    #define OCM_DMA2_FORCE_ACTIVE                           BIT4
    #define OCM_DMA3_FORCE_ACTIVE                           BIT5
    #define SPARE_OCM_MISC_CTRL                             0xFFC0

    // BP0_CTRL                                             (0xCADC)

    // BP0_OCM_ADDR_hi                                      (0xD7C0)
    #define BP0_MASK                                        0x07
    #define BP0_EN                                          0x18
    #define BP0_EN_SHIFT                                    3

    // BP0_OCM_ADDR_lo                                      (0xD7C2)
    #define BP0_OCM_ADDR                                    0xFF

    // BP0_SUB_ADDR_hi                                      (0xD7C4)

    // BP0_SUB_ADDR_lo                                      (0xD7C6)
    #define BP0_SUB_ADDR                                    0xFF

    // BP1_CTRL                                             (0xD7C8)

    // BP1_OCM_ADDR_hi                                      (0xD7CA)
    #define BP1_MASK                                        0x07
    #define BP1_EN                                          0x18
    #define BP1_EN_SHIFT                                    3

    // BP1_OCM_ADDR_lo                                      (0xD7CC)
    #define BP1_OCM_ADDR                                    0xFF

    // BP1_SUB_ADDR_hi                                      (0xD7CE)

    // BP1_SUB_ADDR_lo                                      (0xD7D0)
    #define BP1_SUB_ADDR                                    0xFF

    // BP2_CTRL                                             (0xD7D2)

    // BP2_OCM_ADDR_hi                                      (0xD7D4)
    #define BP2_MASK                                        0x07
    #define BP2_EN                                          0x18
    #define BP2_EN_SHIFT                                    3

    // BP2_OCM_ADDR_lo                                      (0xD7D6)
    #define BP2_OCM_ADDR                                    0xFF

    // BP2_SUB_ADDR_hi                                      (0xD7D8)

    // BP2_SUB_ADDR_lo                                      (0xD7DA)
    #define BP2_SUB_ADDR                                    0xFF

    // BP3_CTRL                                             (0xD7DC)

    // BP3_OCM_ADDR_hi                                      (0xD7DE)
    #define BP3_MASK                                        0x07
    #define BP3_EN                                          0x18
    #define BP3_EN_SHIFT                                    3

    // BP3_OCM_ADDR_lo                                      (0xD7E0)
    #define BP3_OCM_ADDR                                    0xFF

    // BP3_SUB_ADDR_hi                                      (0xD7E2)

    // BP3_SUB_ADDR_lo                                      (0xD7E4)
    #define BP3_SUB_ADDR                                    0xFF

    // OCM_SPARE                                            (0xD7E6)

    // OCM_TEST_SPARE                                       (0xD7E8)

    // LPM_MISSION_CONTROL                                  (0xD7EA)

    // LPM_MISSION_STATUS                                   (0xC852)
    #define GO_LOW_POWER                                    BIT0
    #define MISSION_SHUTDOWN                                BIT2
    #define MIS_SHUTDN_MODE_REQ                             0x18
    #define MIS_SHUTDN_MODE_REQ_SHIFT                       3
    #define MIS_LPM_PBUS_OWN_REQ                            BIT5
    #define LPM_AUX_MEM_SEL                                 0xC0
    #define LPM_AUX_MEM_SEL_SHIFT                           6

    // CLOCK_CONFIG1                                        (0xC854)
    #define LP_POR_DONE                                     BIT0
    #define LP_SRAM_LOADED                                  BIT1
    #define LP_RCLK_DISABLE                                 BIT2
    #define RESET_RECOVERY_MODE                             0x18
    #define RESET_RECOVERY_MODE_SHIFT                       3
    #define LPM_PBUS_OWN_STATUS                             BIT5

    // CLOCK_CONFIG2                                        (0x8100)
    #define MC_CLK_SEL                                      0x03
    #define OCM_CLK_SEL                                     0x0C
    #define OCM_CLK_SEL_SHIFT                               2
    #define IFM_CLK_SEL                                     0x30
    #define IFM_CLK_SEL_SHIFT                               4
    #define LPM_CLK_SEL                                     0xC0
    #define LPM_CLK_SEL_SHIFT                               6
    #define ODP_CLK_SEL                                     0x0700
    #define LVTX_IN_CLK_SEL                                 0x3800
    #define ODP_CAPTURE_CLK_SEL                             0xC000

    // CLOCK_CONFIG3                                        (0x8102)
    #define SCLK_SEL                                        0x03
    #define HD_G_CLK_SEL                                    0x1C
    #define HD_G_CLK_SEL_SHIFT                              2
    #define IP_REF_CLK_SEL                                  BIT5
    #define IMP_CLK_SEL                                     0x03C0
    #define IMP_CLK_INV                                     BIT10
    #define IPP_CLK_SEL                                     0x7800
    #define IPP_CLK_INV                                     BIT15

    // CLOCK_CONFIG4                                        (0x8104)

    // CLOCK_CONFIG5                                        (0x8106)
    #define DPRX1_VCLK_SEL                                  0x07
    #define DPRX2_VCLK_SEL                                  0x70
    #define DPRX2_VCLK_SEL_SHIFT                            4
    #define DPTX_VCLK_SEL                                   BIT8
    #define LT_CLK_SEL                                      0x3000
    #define DP_LS_CLK_SEL                                   0xC000

    // CLOCK_CONFIG6                                        (0x8108)
    #define DPRX1_AUCLK_SEL                                 0x0C
    #define DPRX1_AUCLK_SEL_SHIFT                           2
    #define DPRX2_AUCLK_SEL                                 0x30
    #define DPRX2_AUCLK_SEL_SHIFT                           4
    #define DPTX_AUCLK_SEL                                  0x01C0

    // CLOCK_CONFIG7                                        (0x810A)
    #define DAU_TX0_CLK_SEL                                 0x07
    #define DAU_TX1_CLK_SEL                                 0x38
    #define DAU_TX1_CLK_SEL_SHIFT                           3
    #define AUDO_SPDIF_CLK_SEL                              0x0300
    #define AUDO_I2S_CLK_SEL                                0x0C00
    #define AUD_DEL_CLK_SEL                                 0x7000

    // CLOCK_CONFIG8                                        (0x810C)
    #define AUDI_I2S_CLK_SEL                                0x07
    #define AUDI_SPDIF_CLK_SEL                              0x70
    #define AUDI_SPDIF_CLK_SEL_SHIFT                        4
    #define AUTPG_CLK_SEL                                   0x0700

    // CLOCK_CONFIG9                                        (0x810E)

    // AUDO_CLKDIV0_CONFIG                                  (0x8110)
    #define DPTX_AUX_CLK_SEL                                BIT1

    // AUDO_CLKDIV1_CONFIG                                  (0x8112)
    #define AUD_MCLK0_EXT_INV                               BIT10
    #define AUD_MCLK0_EXT_OUTSEL                            0x3800

    // ICP1_CLK_CFG                                         (0x8114)
    #define AUD_MCLK1_EXT_INV                               BIT10
    #define AUD_MCLK1_EXT_OUTSEL                            0x3800

    // HDMI_CLK_CFG                                         (0x8116)
    #define ICP1_CLK_SEL                                    0x07
    #define ICP1_CLK_INV                                    BIT3

    // DVI_CLK_CFG                                          (0x8118)
    #define HDMI_VCLK_SEL                                   0x07
    #define HDMI_CLKCFG0_RSRV1                              BIT3
    #define HDMI_VCLK_INV                                   BIT4
    #define HDMI_CLKCFG0_RSRV2                              BIT6
    #define HDMI_AUCLK_SEL                                  0x0700
    #define HDMI_CLKCFG1_RSRV1                              BIT11

    // OCM_TCLK_DIV                                         (0x811A)
    #define DVIA_VCLK_SEL                                   0x07
    #define DVIA_VCLK_INV                                   BIT3
    #define DVIB_VCLK_SEL                                   0x70
    #define DVIB_VCLK_SEL_SHIFT                             4
    #define DVIB_VCLK_INV                                   BIT7

    // AIP_CLK_CTRL                                         (0x811C)

    // DEC_CLK_CTRL2                                        (0x811E)
    #define ADC_SAMPLE_CLK_DIV                              BIT2
    #define AIP_HB1_CLK_SEL                                 BIT3
    #define AIP_HB2_CLK_SEL                                 BIT4
    #define AIP_LPF_CLK_SEL                                 0x60
    #define AIP_LPF_CLK_SEL_SHIFT                           5

    // RPLL_CONFIG                                          (0x8120)

    // FS432_1_FREQ_CTRL0                                   (0x8122)
    #define RPLL_SELCLKIN                                   BIT0
    #define RPLL_NDIV                                       BIT1
    #define RPLL_SELBW                                      0x0C
    #define RPLL_SELBW_SHIFT                                2
    #define RPLL_NRST                                       BIT4
    #define RPLL_NPDA                                       BIT5
    #define RPLL_MDIV                                       0x07C0
    #define RPLL_EN_PAD                                     BIT11
    #define RPLL_SEL_CLK                                    BIT12
    #define RPLL_TESTANA                                    0x6000

    // FS432_1_FREQ_CTRL1                                   (0x8124)
    #define FS432_EN_PRG1                                   BIT0
    #define FS432_SDIV1                                     0x0E
    #define FS432_SDIV1_SHIFT                               1
    #define FS432_NSDIV3_1                                  BIT4
    #define FS432_MD1                                       0x03E0
    #define FS432_NSB1                                      BIT10
    #define FS432_SELCLKOUT1                                BIT11

    // FS432_2_FREQ_CTRL0                                   (0x8126)
    #define FS432_PE1                                       0xFFFF

    // FS432_2_FREQ_CTRL1                                   (0x8128)
    #define FS432_EN_PRG2                                   BIT0
    #define FS432_SDIV2                                     0x0E
    #define FS432_SDIV2_SHIFT                               1
    #define FS432_NSDIV3_2                                  BIT4
    #define FS432_MD2                                       0x03E0
    #define FS432_NSB2                                      BIT10
    #define FS432_SELCLKOUT2                                BIT11

    // FS432_3_FREQ_CTRL0                                   (0x812A)
    #define FS432_PE2                                       0xFFFF

    // FS432_3_FREQ_CTRL1                                   (0x812C)
    #define FS432_EN_PRG3                                   BIT0
    #define FS432_SDIV3                                     0x0E
    #define FS432_SDIV3_SHIFT                               1
    #define FS432_NSDIV3_3                                  BIT4
    #define FS432_MD3                                       0x03E0
    #define FS432_NSB3                                      BIT10
    #define FS432_SELCLKOUT3                                BIT11

    // FS432_4_FREQ_CTRL0                                   (0x812E)
    #define FS432_PE3                                       0xFFFF

    // FS432_4_FREQ_CTRL1                                   (0x8130)
    #define FS432_EN_PRG4                                   BIT0
    #define FS432_SDIV4                                     0x0E
    #define FS432_SDIV4_SHIFT                               1
    #define FS432_NSDIV3_4                                  BIT4
    #define FS432_MD4                                       0x03E0
    #define FS432_NSB4                                      BIT10
    #define FS432_SELCLKOUT4                                BIT11

    // EXT_CLK_OUT_CTRL1                                    (0x8132)
    #define FS432_PE4                                       0xFFFF

    // EXT_CLK_OUT_CTRL2                                    (0x8134)
    #define EXT_CLK_OUT_SEL1                                0x3F
    #define EXT_CLK_OUT_DIV_SEL1                            0xC0
    #define EXT_CLK_OUT_DIV_SEL1_SHIFT                      6

    // DFT_CLK_OUT_SEL                                      (0x8136)
    #define EXT_CLK_OUT_SEL2                                0x3F
    #define EXT_CLK_OUT_DIV_SEL2                            0xC0
    #define EXT_CLK_OUT_DIV_SEL2_SHIFT                      6

    // CLOCK_INV1                                           (0x8138)
    #define DFT_CLK_OUT                                     0x1F

    // CLOCK_INV2                                           (0x813A)
    #define MC_CLK_INV                                      BIT0
    #define MC_DUTY_INV                                     BIT1
    #define OCM_CLK_INV                                     BIT2
    #define TCLK_INV                                        BIT3
    #define IFM_CLK_INV                                     BIT4
    #define ODP_CLK_INV                                     BIT5
    #define LPM_CLK_INV                                     BIT6
    #define LVTX_IN_CLK_INV                                 BIT7
    #define MVF_CLK_INV                                     BIT8
    #define MHF_CLK_INV                                     BIT9
    #define PVF_CLK_INV                                     BIT10
    #define PHF_CLK_INV                                     BIT11
    #define PIP_WR_CLK_INV                                  BIT12
    #define MAIN_RD_CLK_INV                                 BIT13

    // CLOCK_INV3                                           (0x813C)
    #define DPRX1_VCLK_INV                                  BIT0
    #define DPRX2_VCLK_INV                                  BIT1
    #define DPRX1_AUCLK_INV                                 BIT2
    #define DPRX2_AUCLK_INV                                 BIT3
    #define DPTX_VCLK_INV                                   BIT4
    #define DPTX_AUCLK_INV                                  BIT5
    #define LT_CLK_INV                                      BIT6
    #define AIP1_HB1_CLK_INV                                BIT7
    #define AIP1_HB2_CLK_INV                                BIT8
    #define AIP1_LPF_CLK_INV                                BIT9
    #define HD_G_CLK_INV                                    BIT10
    #define S_CLK_INV                                       BIT11
    #define S_CLK_DIV2_INV                                  BIT12
    #define S_CLK_DIV4_INV                                  BIT13
    #define ADC_CLK_INV                                     BIT14

    // AUDIO_SOFT_PD                                        (0x813E)
    #define AUDO_DAC_CLK_INV                                BIT0
    #define DAU_TX0_CLK_INV                                 BIT1
    #define DAU_TX1_CLK_INV                                 BIT2
    #define AUDO_I2S_CLK_INV                                BIT3
    #define AUDO_SPDIF_CLK_INV                              BIT4
    #define AUDI_I2S_CLK_INV                                BIT5
    #define AUDI_SPDIF_CLK_INV                              BIT6
    #define AUD_DM_CLK_INV                                  BIT7
    #define AUD_DEL_CLK_INV                                 BIT8
    #define HDMI_AUCLK_INV                                  BIT9

    // MISC_FC_TEST1                                        (0x8140)
    #define DAU_TX0_CLK_EN                                  BIT0
    #define DAU_TX1_CLK_EN                                  BIT1
    #define AUDO_DAC_CLK_EN                                 BIT2
    #define AUDO_I2S_CLK_EN                                 BIT3
    #define AUDI_I2S_CLK_EN                                 BIT4
    #define AUDO_SPDIF_CLK_EN                               BIT5
    #define AUDI_SPDIF_CLK_EN                               BIT6

    // MISC_FC_TEST2                                        (0x8142)
    #define ADC_OUT_CLK_EN                                  BIT0
    #define SCLK_DIV_RST_EN                                 BIT1

    // PH_ADJ_DEC1                                          (0x8144)

    // PH_ADJ_DEC2                                          (0x8146)
    #define HD_G_CLK_PH_ADJ                                 0x03
    #define HD_G_CLK_PH_ADJ_SHIFT                           0
    #define S_CLK_PH_ADJ                                    0x0C
    #define S_CLK_PH_ADJ_SHIFT                              2
    #define S_CLK_DIV2_PH_ADJ                               0x30
    #define S_CLK_DIV2_PH_ADJ_SHIFT                         4
    #define S_CLK_DIV4_PH_ADJ                               0xC0
    #define S_CLK_DIV4_PH_ADJ_SHIFT                         6
    #define AIP_HB1_CLK_ADJ                                 0x0300
    #define AIP_HB1_CLK_ADJ_SHIFT                           8
    #define AIP_HB2_CLK_ADJ                                 0x0C00
    #define AIP_HB2_CLK_ADJ_SHIFT                           10
    #define AIP_LPF_CLK_ADJ                                 0x3000

    // ADC1_FINE_PHASE                                      (0x8148)

    // ADC2_FINE_PHASE                                      (0x814A)
    #define ADC1_A_FINE_SEL                                 0x07
    #define ADC1_A_BYPASS                                   BIT3
    #define ADC1_B_FINE_SEL                                 0x70
    #define ADC1_B_FINE_SEL_SHIFT                           4
    #define ADC1_B_BYPASS                                   BIT7
    #define ADC1_C_FINE_SEL                                 0x0700
    #define ADC1_C_BYPASS                                   BIT11

    // AUDDS1_CONFIG                                        (0x814C)

    // AUDDS2_CONFIG                                        (0x814E)
    #define AUDDS1_REFCLK_SEL                               0x07
    #define AUDDS1_BUF_ERR_POL                              BIT3
    #define AUDDS1_MUL_SEL                                  0xF0
    #define AUDDS1_MUL_SEL_SHIFT                            4
    #define AUDDS1_DIV_SEL                                  0x0F00
    #define AUDDS1_STB_SEL                                  0xF000

    // AUDDS3_CONFIG                                        (0x8150)
    #define AUDDS2_REFCLK_SEL                               0x07
    #define AUDDS2_BUF_ERR_POL                              BIT3
    #define AUDDS2_MUL_SEL                                  0xF0
    #define AUDDS2_MUL_SEL_SHIFT                            4
    #define AUDDS2_DIV_SEL                                  0x0F00
    #define AUDDS2_STB_SEL                                  0xF000

    // VDDS1_CONFIG                                         (0x8152)
    #define AUDDS3_REFCLK_SEL                               0x1F
    #define AUDDS3_BUF_ERR_POL                              BIT5
    #define AUDDS3_MUL_SEL                                  0xC0
    #define AUDDS3_MUL_SEL_SHIFT                            6
    #define AUDDS3_DIV_SEL                                  0x0F00
    #define AUDDS3_STB_SEL                                  0xF000

    // VDDS2_CONFIG                                         (0x8154)
    #define VDDS1_REFCLK_SEL                                0x07
    #define VDDS1_MUL_SEL                                   0xF0
    #define VDDS1_MUL_SEL_SHIFT                             4
    #define VDDS1_DIV_SEL                                   0x0F00
    #define VDDS1_STB_SEL                                   0xF000

    // TEST_CLK_SEL0                                        (0x8156)
    #define VDDS2_REFCLK_SEL                                0x07
    #define VDDS2_MUL_SEL                                   0xF0
    #define VDDS2_MUL_SEL_SHIFT                             4
    #define VDDS2_DIV_SEL                                   0x0F00
    #define VDDS2_STB_SEL                                   0xF000

    // TEST_CLK_SEL1                                        (0x8158)
    #define CLK_DIVIDE0                                     0x60
    #define CLK_DIVIDE0_SHIFT                               5

    // TEST_CLK_SEL2                                        (0x815A)
    #define CLK_DIVIDE1                                     0x60
    #define CLK_DIVIDE1_SHIFT                               5

    // SPARE_RCLKFORM                                       (0x815C)
    #define CLK_DIVIDE2                                     0x60
    #define CLK_DIVIDE2_SHIFT                               5

    // SCAN_RPLL_CONFIG                                     (0x815E)

    // SCAN_FS432_1_FREQ_CTRL0                              (0x8168)
    #define SCAN_RPLL_SELCLKIN                              BIT0
    #define SCAN_RPLL_NDIV                                  BIT1
    #define SCAN_RPLL_SELBW                                 0x0C
    #define SCAN_RPLL_SELBW_SHIFT                           2
    #define SCAN_RPLL_NRST                                  BIT4
    #define SCAN_RPLL_NPDA                                  BIT5
    #define SCAN_RPLL_MDIV                                  0x07C0
    #define SCAN_RPLL_EN_PAD                                BIT11
    #define SCAN_RPLL_SEL_CLK                               BIT12
    #define SCAN_RPLL_TESTANA                               0x6000

    // SCAN_FS432_1_FREQ_CTRL1                              (0x816A)
    #define SCAN_FS432_EN_PR                                BIT0
    #define SCAN_FS432_SDIV1                                0x0E
    #define SCAN_FS432_SDIV1_SHIFT                          1
    #define SCAN_FS432_NSDIV                                BIT4
    #define SCAN_FS432_MD1                                  0x03E0
    #define SCAN_FS432_NSB1                                 BIT10
    #define SCAN_FS432_SELCL                                BIT11

    // SCAN_FS432_2_FREQ_CTRL0                              (0x816C)
    #define SCAN_FS432_PE1                                  0xFFFF

    // SCAN_FS432_2_FREQ_CTRL1                              (0x816E)
    #define SCAN_FS432_SDIV2                                0x0E
    #define SCAN_FS432_SDIV2_SHIFT                          1
    #define SCAN_FS432_MD2                                  0x03E0
    #define SCAN_FS432_NSB2                                 BIT10

    // SCAN_FS432_3_FREQ_CTRL0                              (0x8170)
    #define SCAN_FS432_PE2                                  0xFFFF

    // SCAN_FS432_3_FREQ_CTRL1                              (0x8172)
    #define SCAN_FS432_SDIV3                                0x0E
    #define SCAN_FS432_SDIV3_SHIFT                          1
    #define SCAN_FS432_NSDIV3                               BIT4
    #define SCAN_FS432_MD3                                  0x03E0
    #define SCAN_FS432_NSB3                                 BIT10
    #define SCAN_FS432_SELCLK                               BIT11

    // SCAN_FS432_4_FREQ_CTRL0                              (0x8174)
    #define SCAN_FS432_PE3                                  0xFFFF

    // SCAN_FS432_4_FREQ_CTRL1                              (0x8176)
    #define SCAN_FS432_SDIV4                                0x0E
    #define SCAN_FS432_SDIV4_SHIFT                          1
    #define SCAN_FS432_MD4                                  0x03E0
    #define SCAN_FS432_NSB4                                 BIT10

    // SCAN_SPARE                                           (0x8178)
    #define SCAN_FS432_PE4                                  0xFFFF

    // FC_PD_CTRL                                           (0x817A)

    // DDS_TST_CTRL                                         (0x8180)
    #define DDS_PD_ALL                                      BIT0
    #define DDS_PD_CTRL                                     0x1FFFFFE

    // CDDS1_FREQ                                           (0x8184)
    #define RCLK_SEL                                        BIT0
    #define MANUAL_RCLK_SHIFT                               0x06
    #define MANUAL_RCLK_SHIFT_SHIFT                         1
    #define DDS_TST_BUS_SEL                                 0xF8
    #define DDS_TST_BUS_SEL_SHIFT                           3

    // SDDS1_CONTROL                                        (0x8188)

    // SDDS1_INI_FREQ                                       (0x818C)
    #define SDDS1_FORCE_OPLOOP                              BIT0
    #define SDDS1_K_MAIN                                    0x0E
    #define SDDS1_K_MAIN_SHIFT                              1
    #define SDDS1_K_DIFF                                    0x70
    #define SDDS1_K_DIFF_SHIFT                              4
    #define SDDS1_NO_HSYNC_CORR                             BIT7
    #define SDDS1_HSYNC_WINDOW                              0x3F00
    #define SDDS1_DN_SEL                                    BIT15
    #define SDDS1_SAMPLING_PH_DLY                           0x3F0000UL
    #define ACLK_DELAY_OPTION                               0xC00000UL
    #define SDDS1_SCLK_DELAY                                0xF000000UL
    #define SDDS1_HS_IPCLK_MANUAL                           BIT28
    #define SDDS1_HS_IPCLK_SCLK_OPT                         BIT29
    #define SDDS1_HS_IPCLK_IPCLK_OPT                        BIT30
    #define SDDS1_ACLK_DIG_SEL                              BIT31

    // SDDS1_INIT                                           (0x8190)

    // SDDS1_HTOTAL                                         (0x8194)

    // SDDS1_FREQ_DELTA                                     (0x8198)

    // SDDS1_TRACK_ERR                                      (0x819C)

    // SDDS1_CUR_FREQ                                       (0x81A0)

    // SDDS1_CUR_TRACK_ERR                                  (0x81A4)

    // DDDS1_CONTROL                                        (0x81A8)
    #define SDDS1_CUR_TRK_ERR                               0xFFFF

    // DDDS1_INIT                                           (0x81AC)
    #define DDDS1_FORCE_OPLOOP                              BIT0
    #define DDDS1_D_K_MAIN                                  0x0E
    #define DDDS1_D_K_MAIN_SHIFT                            1
//    #define A smaller value gives a faster transition process in the servo system, but mayBIT100
    #define DDDS1_D_K_DIFF                                  0x70
    #define DDDS1_D_K_DIFF_SHIFT                            4
    #define DDDS1_LARGE_MOD_DIS                             BIT7

    // DDDS1_INITIAL_FREQUENCY                              (0x81B0)

    // 31:24                                                (0x81B4)

    // DDDS1_COMP_FRACTION                                  (0x0)

    // DDDS1_COMP_INTEGER                                   (0x81B8)

    // DDDS1_REF_LINE_VAL                                   (0x81BC)

    // DDDS1_FREQUENCY_DELTA_THRESH                         (0x81C0)

    // DDDS1_TRACKING_ERR                                   (0x81C4)
    #define DDDS1_FREQ_THRESH                               0xFF

    // DDDS1_ESM_CTRL                                       (0x81C8)
    #define DDDS1_TRACK_ERR                                 0xFF

    // DDDS1_CUR_FREQ                                       (0x81CC)
    #define DDDS1_SPREAD_SP_EN                              BIT0
    #define DDDS1_SP_AMPLITUDE                              0x0E
    #define DDDS1_SP_AMPLITUDE_SHIFT                        1
    #define DDDS1_SP_PERIOD                                 0x03F0

    // DDDS1_CUR_TRACK_ERR                                  (0x81D0)

    // AVDDS1_CONTROL0                                      (0x81D4)
    #define DDDS1_CUR_TRK_ERR                               0xFFFF

    // AVDDS1_CONTROL1                                      (0x81D8)
    #define AVDDS1_FORCE_OPLOOP                             BIT0
    #define AVDDS1_K_MAIN                                   0x0E
    #define AVDDS1_K_MAIN_SHIFT                             1
    #define AVDDS1_K_DIFF                                   0x70
    #define AVDDS1_K_DIFF_SHIFT                             4
    #define AVDDS1_LARGE_MOD_DIS                            BIT7
    #define AVDDS1_COMP_PERIOD                              0x0F00
    #define AVDDS1_CORR_CTRL                                BIT12
    #define AVDDS1_BYPASS_MN_LOOP                           BIT13
    #define AVDDS1_CORR_TH_AUTO                             BIT14
    #define AVDDS1_FREQ_AVG                                 BIT15

    // AVDDS1_INI_FREQ                                      (0x81DC)
    #define AVDDS1_MULDIV_SEL                               BIT0
    #define AVDDS1_CLKMUL                                   0x0E
    #define AVDDS1_CLKMUL_SHIFT                             1
    #define AVDDS1_COR_K_P                                  0xF0
    #define AVDDS1_COR_K_P_SHIFT                            4
    #define AVDDS1_COR_K_I                                  0x0F00
    #define AVDDS1_TRK_ERR_FILT_EN                          BIT12

    // AVDDS1_INIT                                          (0x81E0)

    // AVDDS1_MUL                                           (0x81E4)
    #define AVDDS1_MULDIV_WR                                BIT4

    // AVDDS1_DIV                                           (0x81E8)

    // AVDDS1_ESM_CTRL                                      (0x81EC)

    // AVDDS1_FREQ_DELTA                                    (0x81F0)
    #define AVDDS1_SP_EN                                    BIT0
    #define AVDDS1_SP_AMPLITUDE                             0x0E
    #define AVDDS1_SP_AMPLITUDE_SHIFT                       1
    #define AVDDS1_SP_PERIOD                                0x03F0

    // AVDDS1_TRACK_ERR                                     (0x81F4)
    #define AVDDS1_CORR_TH                                  0x7F00

    // AVDDS1_CUR_FREQ                                      (0x81F8)

    // AVDDS1_CUR_TRACK_ERR                                 (0x81FC)

    // AVDDS2_CONTROL0                                      (0x8200)
    #define AVDDS1_CUR_TRK_ERR                              0xFFFF

    // AVDDS2_CONTROL1                                      (0x8204)
    #define AVDDS2_FORCE_OPLOOP                             BIT0
    #define AVDDS2_K_MAIN                                   0x0E
    #define AVDDS2_K_MAIN_SHIFT                             1
    #define AVDDS2_K_DIFF                                   0x70
    #define AVDDS2_K_DIFF_SHIFT                             4
    #define AVDDS2_LARGE_MOD_DIS                            BIT7
    #define AVDDS2_COMP_PERIOD                              0x0F00
    #define AVDDS2_CORR_CTRL                                BIT12
    #define AVDDS2_BYPASS_MN_LOOP                           BIT13
    #define AVDDS2_CORR_TH_AUTO                             BIT14
    #define AVDDS2_FREQ_AVG                                 BIT15

    // AVDDS2_INI_FREQ                                      (0x8208)
    #define AVDDS2_MULDIV_SEL                               BIT0
    #define AVDDS2_CLKMUL                                   0x0E
    #define AVDDS2_CLKMUL_SHIFT                             1
    #define AVDDS2_COR_K_P                                  0xF0
    #define AVDDS2_COR_K_P_SHIFT                            4
    #define AVDDS2_COR_K_I                                  0x0F00
    #define AVDDS2_TRK_ERR_FILT_EN                          BIT12

    // AVDDS2_INIT                                          (0x820C)

    // AVDDS2_MUL                                           (0x8210)
    #define AVDDS2_MULDIV_WR                                BIT4

    // AVDDS2_DIV                                           (0x8214)

    // AVDDS2_ESM_CTRL                                      (0x8218)

    // AVDDS2_FREQ_DELTA                                    (0x821C)
    #define AVDDS2_SP_EN                                    BIT0
    #define AVDDS2_SP_AMPLITUDE                             0x0E
    #define AVDDS2_SP_AMPLITUDE_SHIFT                       1
    #define AVDDS2_SP_PERIOD                                0x03F0

    // AVDDS2_TRACK_ERR                                     (0x8220)
    #define AVDDS2_CORR_TH                                  0x7F00

    // AVDDS2_CUR_FREQ                                      (0x8224)

    // AVDDS2_CUR_TRACK_ERR                                 (0x8228)

    // AVDDS3_CONTROL0                                      (0x822C)
    #define AVDDS2_CUR_TRK_ERR                              0xFFFF

    // AVDDS3_CONTROL1                                      (0x8230)
    #define AVDDS3_FORCE_OPLOOP                             BIT0
    #define AVDDS3_K_MAIN                                   0x0E
    #define AVDDS3_K_MAIN_SHIFT                             1
    #define AVDDS3_K_DIFF                                   0x70
    #define AVDDS3_K_DIFF_SHIFT                             4
    #define AVDDS3_LARGE_MOD_DIS                            BIT7
    #define AVDDS3_COMP_PERIOD                              0x0F00
    #define AVDDS3_CORR_CTRL                                BIT12
    #define AVDDS3_BYPASS_MN_LOOP                           BIT13
    #define AVDDS3_CORR_TH_AUTO                             BIT14
    #define AVDDS3_FREQ_AVG                                 BIT15

    // AVDDS3_INI_FREQ                                      (0x8234)
    #define AVDDS3_MULDIV_SEL                               BIT0
    #define AVDDS3_CLKMUL                                   0x0E
    #define AVDDS3_CLKMUL_SHIFT                             1
    #define AVDDS3_COR_K_P                                  0xF0
    #define AVDDS3_COR_K_P_SHIFT                            4
    #define AVDDS3_COR_K_I                                  0x0F00
    #define AVDDS3_TRK_ERR_FILT_EN                          BIT12

    // AVDDS3_INIT                                          (0x8238)

    // AVDDS3_MUL                                           (0x823C)
    #define AVDDS3_MULDIV_WR                                BIT4

    // AVDDS3_DIV                                           (0x8240)

    // AVDDS3_ESM_CTRL                                      (0x8244)

    // AVDDS3_FREQ_DELTA                                    (0x8248)
    #define AVDDS3_SP_EN                                    BIT0
    #define AVDDS3_SP_AMPLITUDE                             0x0E
    #define AVDDS3_SP_AMPLITUDE_SHIFT                       1
    #define AVDDS3_SP_PERIOD                                0x03F0

    // AVDDS3_TRACK_ERR                                     (0x824C)
    #define AVDDS3_CORR_TH                                  0x7F00

    // AVDDS3_CUR_FREQ                                      (0x8250)

    // AVDDS3_CUR_TRACK_ERR                                 (0x8254)

    // AVDDS4_CONTROL0                                      (0x8258)
    #define AVDDS3_CUR_TRK_ERR                              0xFFFF

    // AVDDS4_CONTROL1                                      (0x825C)
    #define AVDDS4_FORCE_OPLOOP                             BIT0
    #define AVDDS4_K_MAIN                                   0x0E
    #define AVDDS4_K_MAIN_SHIFT                             1
    #define AVDDS4_K_DIFF                                   0x70
    #define AVDDS4_K_DIFF_SHIFT                             4
    #define AVDDS4_LARGE_MOD_DIS                            BIT7
    #define AVDDS4_COMP_PERIOD                              0x0F00
    #define AVDDS4_CORR_CTRL                                BIT12
    #define AVDDS4_BYPASS_MN_LOOP                           BIT13
    #define AVDDS4_CORR_TH_AUTO                             BIT14
    #define AVDDS4_FREQ_AVG                                 BIT15

    // AVDDS4_INI_FREQ                                      (0x8260)
    #define AVDDS4_MULDIV_SEL                               BIT0
    #define AVDDS4_CLKMUL                                   0x0E
    #define AVDDS4_CLKMUL_SHIFT                             1
    #define AVDDS4_COR_K_P                                  0xF0
    #define AVDDS4_COR_K_P_SHIFT                            4
    #define AVDDS4_COR_K_I                                  0x0F00
    #define AVDDS4_TRK_ERR_FILT_EN                          BIT12

    // AVDDS4_INIT                                          (0x8264)

    // AVDDS4_MUL                                           (0x8268)
    #define AVDDS4_MULDIV_WR                                BIT4

    // AVDDS4_DIV                                           (0x826C)

    // AVDDS4_ESM_CTRL                                      (0x8270)

    // AVDDS4_FREQ_DELTA                                    (0x8274)
    #define AVDDS4_SP_EN                                    BIT0
    #define AVDDS4_SP_AMPLITUDE                             0x0E
    #define AVDDS4_SP_AMPLITUDE_SHIFT                       1
    #define AVDDS4_SP_PERIOD                                0x03F0

    // AVDDS4_TRACK_ERR                                     (0x8278)
    #define AVDDS4_CORR_TH                                  0x7F00

    // AVDDS4_CUR_FREQ                                      (0x827C)

    // AVDDS4_CUR_TRACK_ERR                                 (0x8280)

    // AVDDS5_CONTROL0                                      (0x8284)
    #define AVDDS4_CUR_TRK_ERR                              0xFFFF

    // AVDDS5_CONTROL1                                      (0x8288)
    #define AVDDS5_FORCE_OPLOOP                             BIT0
    #define AVDDS5_K_MAIN                                   0x0E
    #define AVDDS5_K_MAIN_SHIFT                             1
    #define AVDDS5_K_DIFF                                   0x70
    #define AVDDS5_K_DIFF_SHIFT                             4
    #define AVDDS5_LARGE_MOD_DIS                            BIT7
    #define AVDDS5_COMP_PERIOD                              0x0F00
    #define AVDDS5_CORR_CTRL                                BIT12
    #define AVDDS5_BYPASS_MN_LOOP                           BIT13
    #define AVDDS5_CORR_TH_AUTO                             BIT14
    #define AVDDS5_FREQ_AVG                                 BIT15

    // AVDDS5_INI_FREQ                                      (0x828C)
    #define AVDDS5_MULDIV_SEL                               BIT0
    #define AVDDS5_CLKMUL                                   0x0E
    #define AVDDS5_CLKMUL_SHIFT                             1
    #define AVDDS5_COR_K_P                                  0xF0
    #define AVDDS5_COR_K_P_SHIFT                            4
    #define AVDDS5_COR_K_I                                  0x0F00
    #define AVDDS5_TRK_ERR_FILT_EN                          BIT12

    // AVDDS5_INIT                                          (0x8290)

    // AVDDS5_MUL                                           (0x8294)
    #define AVDDS5_MULDIV_WR                                BIT4

    // AVDDS5_DIV                                           (0x8298)

    // AVDDS5_ESM_CTRL                                      (0x829C)

    // AVDDS5_FREQ_DELTA                                    (0x82A0)
    #define AVDDS5_SP_EN                                    BIT0
    #define AVDDS5_SP_AMPLITUDE                             0x0E
    #define AVDDS5_SP_AMPLITUDE_SHIFT                       1
    #define AVDDS5_SP_PERIOD                                0x03F0

    // AVDDS5_TRACK_ERR                                     (0x82A4)
    #define AVDDS5_CORR_TH                                  0x7F00

    // AVDDS5_CUR_FREQ                                      (0x82A8)

    // AVDDS5_CUR_TRACK_ERR                                 (0x82AC)

    // CDDS2_FREQ                                           (0x82B0)
    #define AVDDS5_CUR_TRK_ERR                              0xFFFF

    // CTL_EN                                               (0x82B4)

    // CTL_PLL_DDR_FREQ                                     (0x82D0)
    #define EN_CLK_HDR_IC                                   BIT0
    #define EN_CLK_HDR_DDR32                                BIT1
    #define EN_CLK_HDR_DDR16                                BIT2
    #define SEL_BYPASS_PLL_HDR                              BIT3

    // CTL_PLL_DDR_SSC                                      (0x82D4)
    #define PD                                              BIT0
    #define IDF                                             0x0E
    #define IDF_SHIFT                                       1
    #define NDIV                                            0x0FF0
    #define ODF                                             0x3000
    #define STRB_PLL                                        BIT14

    // STATUS_PLL_DDR                                       (0x82D8)
    #define SSCG_CONTROL                                    BIT0
    #define SPREAD_CONTROL                                  BIT1
    #define INC_STEP                                        0x1FFFC
    #define MOD_PERIOD                                      0x3FFE0000

    // CTL_OBS_MUX                                          (0x82DC)
    #define LOCK                                            BIT0
    #define PHY32_AC_PLL_LOCK                               BIT1
    #define PHY32_DX_PLL_LOCK                               0x3C
    #define PHY32_DX_PLL_LOCK_SHIFT                         2
    #define PHY16_AC_PLL_LOCK                               BIT6
    #define PHY16_DX_PLL_LOCK                               0x0180

    // CTL_TST_JE                                           (0x82E0)
    #define SEL_TST_CLK_0                                   0x1F
    #define SEL_DIV_CLK_0                                   0x60
    #define SEL_DIV_CLK_0_SHIFT                             5
    #define SEL_TST_CLK_1                                   0x1F00
    #define SEL_DIV_CLK_1                                   0x6000
    #define SEL_PLL_LOCK                                    0xF0000

    // CTL_TST_PATT                                         (0x82E4)
    #define TST_JE_ENABLE                                   BIT0
    #define TST_CLK_MUX                                     BIT1
    #define TST_PLL_BIST_RUN                                BIT2
    #define TST_EDGE_MODE                                   0x18
    #define TST_EDGE_MODE_SHIFT                             3
    #define TST_SR_MODE                                     BIT5
    #define TST_STOP_PULSE_MODE                             0xC0
    #define TST_STOP_PULSE_MODE_SHIFT                       6
    #define TST_VISU_MODE                                   0x0700
    #define TST_BCC_DIV                                     0x3800
    #define TST_BEC_CODE_STOP                               0x3C000
    #define TST_DC_COMP_MUX                                 0xC0000

    // CTL_TST_THRES                                        (0x82E8)
    #define TST_WORD_PATT                                   0x0FFF
    #define TST_MASK_PATT                                   0xFFF000

    // CTL_TST_OUT_SEL                                      (0x82EC)
    #define TST_THRES_HI                                    0x0FFF
    #define TST_THRES_LO                                    0xFFF000

    // JITTER_TST_OUT                                       (0x82F0)
    #define TST_SELECT_OUT                                  0x1F

    // JITTER_BIST_TST_PLL_BIST_CTRL                        (0x82F4)
    #define O_JE_STATUS                                     0x07
    #define O_JE_REGOUT                                     0xFFF8

    // JITTER_BIST_TST_SEL_JITTER_PATTERN                   (0x85A0)
    #define JITTER_BIST_TST_PLL_C                           0x03

    // JITTER_BIST_JITTER_CPT_PATTERN                       (0x85A4)
    #define JITTER_BIST_TST_SEL_JI                          0xFFFFFF

    // JITTER_BIST_                                         (0x85A8)
    #define JITTER_BIST_CPT_PATTE                           0xFFFF

    // JITTER_BIST_JITTER_BEAT_COUNTER                      (0x85AC)
    #define JITTER_BIST_CPT_NOT_P                           0xFFFF

    // JITTER_BIST_JITTER_BEAT_EDGE                         (0x85B0)
    #define JITTER_BIST_BEAT_COU                            0xFFFF

    // FREQ_BIST_CTRL                                       (0x85B4)
    #define JITTER_BIST_BEAT_EDGE                           0x1FFFFF

    // FREQ_BIST_CFG                                        (0x85B8)
    #define FREQ_BIST_PLLBIST_EN                            BIT0
    #define FREQ_BIST_CMP_MASK_                             0x06
    #define FREQ_BIST_CMP_MASK__SHIFT                       1

    // FREQ_BIST_STATUS                                     (0x85BC)
    #define FREQ_BIST_REF_CNT_VA                            0xFFFF
    #define FREQ_BIST_CMP_CNT_V                             0xFFFF0000

    // OBSCOUNT_MASTER_CFG                                  (0x85C0)
    #define FREQ_BIST_OUT_CNT_V                             0xFFFF
    #define FREQ_BIST_TST_BISTEN                            BIT16
    #define FREQ_BIST_TST_BISTBA                            BIT17

    // OBSCOUNT_CMD                                         (0x85C4)
    #define OBSCOUNT_MASTER_MA                              0xFFFFFFFF

    // OBSCOUNT_STATUS                                      (0x85C8)

    // OBSCOUNT_SLAVE_STATUS                                (0x85CC)
    #define OBSCOUNT_IRQ                                    BIT0

    // OBSMUX_REF_CLK_CFG                                   (0x85D0)
    #define OBSCOUNT_SLAVE0_CO                              0xFFFFFFFF

    // OBSMUX_OUT_CLK_CFG                                   (0x85D4)

    // DPTX_CTL_EN                                          (0x85D8)

    // DPTX_CTL_PLL_FREQ                                    (0x9B50)
    #define EN_DPTXPLL_CLK_2TEST1                           BIT0
    #define EN_DPTXPLL_CLK2DP                               BIT1
    #define EN_DPTXPLL_CLK_2TEST2                           BIT2

    // DPTX_CTL_PLL_SSC                                     (0x9B54)
    #define DPTX_DLL_STRB                                   BIT14

    // DPTX_PLL_STATUS                                      (0x9B58)

    // DPTX_CTL_OBS_MUX                                     (0x9B5C)

    // DPTX_CTL_TST_JE                                      (0x9B60)

    // DPTX_CTL_TST_PATT                                    (0x9B64)
    #define TST_STOP_PULSE_M                                0xC0
    #define TST_STOP_PULSE_M_SHIFT                          6
    #define TST_BEC_CODE_STO                                0x3C000

    // DPTX_CTL_TST_THRES                                   (0x9B68)

    // DPTX_CTL_TST_OUT_SEL                                 (0x9B6C)

    // DPTX_JITTER_TST_OUT                                  (0x9B70)

    // LPM_MICRO_CONTROL                                    (0x9B74)

    // LPM_MICRO_STATUS                                     (0xDC30)
    #define LP_RUN                                          BIT1
    #define LPM_CEC_IR_SOFT_RESET                           BIT3
    #define I2C_SLAVE_RESET                                 BIT4
    #define I2C_MASTER_RESET                                BIT5
    #define EN_LPM_UART                                     BIT6
    #define MISSION_MICRO_PWR_DOWN                          BIT7
    #define LPM_HSPAD_HYST                                  BIT8
    #define PER_SWITCH_MODE                                 BIT9
    #define LPM_PBUS_OWN                                    BIT12
    #define LPM_WARM_RESET                                  BIT13
    #define LPM_RST_OVR                                     BIT14
    #define LPM_VSPAD_HYST                                  BIT15

    // LPM_IRQ_CONTROL                                      (0xDC32)
    #define MISSION_POR                                     BIT1
    #define LPM_PD_DETECT0                                  BIT3
    #define SHUTDN_MODE_REQ                                 0x30
    #define SHUTDN_MODE_REQ_SHIFT                           4
    #define LPM_PBUS_OWN_REQ                                BIT6

    // LPM_IRQ_STATUS                                       (0xDC34)
    #define LPM_DDC1_IRQ_MASK                               BIT0
    #define LPM_DDC2_IRQ_MASK                               BIT1
    #define LPM_DDC3_IRQ_MASK                               BIT2
    #define LPM_DDC4_IRQ_MASK                               BIT3
    #define LPM_AUTOWAKE_IRQ_MASK                           BIT4
    #define LPM_ASYNCDET_IRQ_MASK                           BIT5
    #define LPM_TMDSCK_IRQ_MASK                             BIT6
    #define LPM_SWDT_IRQ_MASK                               BIT8
    #define LPM_IR_DECODER_MASK                             BIT9
    #define LPM_CEC_DECODER_MASK                            BIT10
    #define LPM_MISSION_MAIL_OUT_MASK                       BIT11
    #define LPM_CSM_HPD_EDPD_IRQ_MASK                       BIT12
    #define LPM_TX_HPD_IRQ_MASK                             BIT13
    #define LPM_EXTINT_MASK                                 BIT14
    #define LPM_EXTINT_POL                                  BIT15

    // LPM_MICRO_MAIL_OUT                                   (0xDC36)
    #define LPM_DDC1_IRQ                                    BIT0
    #define LPM_DDC2_IRQ                                    BIT1
    #define LPM_DDC3_IRQ                                    BIT2
    #define LPM_DDC4_IRQ                                    BIT3
    #define LPM_AUTOWAKE_IRQ                                BIT4
    #define LPM_ASYNCDET_IRQ                                BIT5
    #define LPM_TMDSCK_IRQ                                  BIT6
    #define LPM_SWDT_IRQ                                    BIT8
    #define LPM_IR_DECODER_STATUS                           BIT9
    #define LPM_CEC_DECODER_STATUS                          BIT10
    #define MISSION_MAIL_OUT_READY                          BIT11
    #define LPM_CSM_HPD_EDPD_IRQ_STATUS                     BIT12
    #define LPM_TX_HPD_IRQ_STATUS                           BIT13
    #define LPM_EXTINT_STATUS                               BIT14
    #define MISSION_MAIL_IN_READY                           BIT15

    // LPM_MICRO_MAIL_IN                                    (0xDC38)
    #define LPM_MAIL_OUT0                                   0xFFFF

    // LPM_MICRO_CONTROL_OUT                                (0xDC3A)
    #define LPM_MAIL_IN0                                    0xFFFF

    // LPM_MICRO_CONTROL_IN                                 (0xDC3C)
    #define LPM_CONTROL_OUT                                 0xFFFF

    // MISSION_MICRO_MAIL_OUT                               (0xDC3E)
    #define LPM_CONTROL_IN                                  0xFFFF

    // MISSION_MICRO_MAIL_IN                                (0xDC40)
    #define MISSION_MAIL_OUT                                0xFFFF

    // MISSION_MICRO_CONTROL_OUT                            (0xDC42)
    #define MISSION_MAIL_IN                                 0xFFFF

    // MISSION_MICRO_CONTROL_IN                             (0xDC44)
    #define MISSION_CONTROL_OUT                             0xFFFF

    // LPM_TCLK_TIMER_CTRL                                  (0xDC46)
    #define MISSION_CONTROL_IN                              0xFFFF

    // LPM_TCLK_TIMER_INCR                                  (0xDC48)
    #define TCLK_TIMER_RESET                                BIT0
    #define TCLK_TIMER_EN                                   BIT1
    #define TCLK_TIMER_THRESH_INT_EN                        BIT2
    #define TCLK_TIMER_VALUE_RD_FREEZE                      BIT3
    #define TCLK_TIMER_OCM_INT_SEL                          0x70
    #define TCLK_TIMER_OCM_INT_SEL_SHIFT                    4
    #define TCLK_TIMER_TEST_INT                             BIT7

    // LPM_TCLK_TIMER_THRESH_hi                             (0xDC4A)
    #define TCLK_TIMER_INCR                                 0xFFFF

    // LPM_TCLK_TIMER_THRESH_lo                             (0xDC4C)
    #define TCLK_TIMER_THRESH                               0xFFFF

    // LPM_TCLK_TIMER_VALUE_hi                              (0xDC4E)

    // LPM_TCLK_TIMER_VALUE_lo                              (0xDC50)
    #define TCLK_TIMER_VALUE                                0xFFFF

    // LPM_TCLK_TIMER_STATUS                                (0xDC52)

    // LPM_RST_SKEW                                         (0xDC54)
    #define TCLK_TIMER_THRESH_EVENT                         BIT0
    #define TCLK_TIMER_EVENT_ERR                            BIT1

    // MISSION_RST_SKEW                                     (0xDC56)

    // LPM_ID                                               (0xDC58)

    // LPM_GPADC_CTRL                                       (0xDC5A)

    // LPM_GPADC_RESULT                                     (0xDC5C)
    #define GPADC_START_CONV                                BIT0
    #define GPADC_EN                                        BIT1
    #define GPADC_INPUT_SELECT                              0x1C
    #define GPADC_INPUT_SELECT_SHIFT                        2
    #define GPADC_CLKDIV                                    0x60
    #define GPADC_CLKDIV_SHIFT                              5
    #define GPADC_CLKINV                                    BIT7
    #define GPADC_CLKEN                                     BIT8
    #define GPADC_DISCRETE                                  BIT9
    #define GPADC_SER                                       BIT10

    // LPM_GPADC_GPIO_CONTROL                               (0xDC5E)
    #define GPADC_DATA                                      0x03FF
    #define CONV_DONE                                       BIT10

    // LPM_GPADC_GPOUTPUT                                   (0xDC60)
    #define GPADC_ADC0IN_DIS                                BIT0
    #define GPADC_ADC1IN_DIS                                BIT1
    #define GPADC_ADC2IN_DIS                                BIT2
    #define GPADC_ADC3IN_DIS                                BIT3
    #define GPADC_GPIO0_IO                                  BIT4
    #define GPADC_GPIO1_IO                                  BIT5
    #define GPADC_GPIO2_IO                                  BIT6
    #define GPADC_GPIO3_IO                                  BIT7

    // LPM_GPADC_GPINPUT                                    (0xDC62)
    #define GPADC_GPIO0_OUT                                 BIT0
    #define GPADC_GPIO1_OUT                                 BIT1
    #define GPADC_GPIO2_OUT                                 BIT2
    #define GPADC_GPIO3_OUT                                 BIT3

    // CEC_CLK_DIV                                          (0xDC64)
    #define GPADC_GPIO0_IN                                  BIT0
    #define GPADC_GPIO1_IN                                  BIT1
    #define GPADC_GPIO2_IN                                  BIT2
    #define GPADC_GPIO3_IN                                  BIT3

    // CEC_CTRL                                             (0xDC66)
    #define CEC_CK_DIV                                      0x7FFF
    #define CEC_RSRV                                        BIT15

    // CEC_IRQ_CTRL                                         (0xDC68)
    #define CEC_LOGICAL_ADR                                 0x0F
    #define CEC_EN                                          BIT4
    #define CEC_ACK_CTRL                                    BIT5
    #define CEC_RX_RESET_EN                                 BIT6
    #define CEC_IGNORE_RX_ERROR                             BIT7

    // CEC_STATUS                                           (0xDC6A)
    #define CEC_TX_DONE_IRQ_EN                              BIT0
    #define CEC_TX_ACK_GET_IRQ_EN                           BIT1
    #define CEC_ERROR_IRQ_EN                                BIT2
    #define CEC_RX_DONE_IRQ_EN                              BIT3
    #define CEC_RX_SOM_IRQ_EN                               BIT4
    #define CEC_RX_EOM_IRQ_EN                               BIT5
    #define CEC_FREE_TIME_IRQ_EN                            BIT6
    #define CEC_PIN_STS_IRQ_EN                              BIT7

    // CEC_EXT_STATUS                                       (0xDC6C)
    #define CEC_TX_DONE_STS                                 BIT0
    #define CEC_TX_ACK_GET_STS                              BIT1
    #define CEC_ERROR_STS                                   BIT2
    #define CEC_RX_DONE_STS                                 BIT3
    #define CEC_RX_SOM_STS                                  BIT4
    #define CEC_RX_EOM_STS                                  BIT5
    #define CEC_FREE_TIME_IRQ_STS                           BIT6
    #define CEC_PIN_STS                                     BIT7
    #define CEC_SBIT_TOUT_STS                               BIT8
    #define CEC_DBIT_TOUT_STS                               BIT9
    #define CEC_LPULSE_ERROR_STS                            BIT10
    #define CEC_HPULSE_ERROR_STS                            BIT11

    // CEC_TX_CTRL                                          (0xDC6E)
    #define CEC_FREE_TIME                                   0x0F
    #define CEC_RX_BUSY_STS                                 BIT4
    #define CEC_PIN_RD                                      BIT5

    // CEC_FREE_TIME_THRESH                                 (0xDC70)
    #define CEC_TX_SOM                                      BIT0
    #define CEC_TX_EOM                                      BIT1
    #define CEC_PIN_WR                                      0x0C
    #define CEC_PIN_WR_SHIFT                                2
    #define CEC_BIT_PERIOD_THRESH                           0xF0
    #define CEC_BIT_PERIOD_THRESH_SHIFT                     4

    // CEC_BIT_TOUT_THRESH                                  (0xDC72)

    // CEC_BIT_PULSE_THRESH                                 (0xDC74)
    #define CEC_SBITPER_TOUT_THRESH                         0x07
    #define CEC_DBITPER_TOUT_THRES                          0x70
    #define CEC_DBITPER_TOUT_THRES_SHIFT                    4

    // CEC_DATA                                             (0xDC76)
    #define CEC_BIT_LPULSE_THRESH                           0x03
    #define CEC_BIT_HPULSE_THRESH                           0x0C
    #define CEC_BIT_HPULSE_THRESH_SHIFT                     2

    // LPM_GPIO_ENABLE1                                     (0xDC78)

    // LPM_GPIO_ENABLE2                                     (0xDC7A)
    #define LPM_GPIO0_EN                                    BIT0
    #define LPM_GPIO1_EN                                    BIT1
    #define LPM_GPIO2_EN                                    BIT2
    #define LPM_GPIO3_EN                                    BIT3
    #define LPM_GPIO4_EN                                    BIT4
    #define LPM_GPIO5_EN                                    BIT5
    #define LPM_GPIO6_EN                                    BIT6
    #define LPM_GPIO7_EN                                    BIT7
    #define LPM_GPIO8_EN                                    BIT8
    #define LPM_GPIO9_EN                                    BIT9
    #define LPM_GPIO10_EN                                   BIT10
    #define LPM_GPIO11_EN                                   BIT11
    #define LPM_GPIO12_EN                                   BIT12
    #define LPM_GPIO13_EN                                   BIT13
    #define LPM_GPIO14_EN                                   BIT14

    // LPM_GPIO_DIRCTRL1                                    (0xDC7C)
    #define LPM_GPIO15_EN                                   BIT0
    #define LPM_GPIO16_EN                                   BIT1
    #define LPM_GPIO17_EN                                   BIT2
    #define LPM_GPIO18_EN                                   BIT3
    #define LPM_GPIO19_EN                                   BIT4
    #define LPM_GPIO20_EN                                   BIT5

    // LPM_GPIO_DIRCTRL2                                    (0xDC7E)
    #define LPM_GPIO0_IO                                    BIT0
    #define LPM_GPIO1_IO                                    BIT1
    #define LPM_GPIO2_IO                                    BIT2
    #define LPM_GPIO3_IO                                    BIT3
    #define LPM_GPIO4_IO                                    BIT4
    #define LPM_GPIO5_IO                                    BIT5
    #define LPM_GPIO6_IO                                    BIT6
    #define LPM_GPIO7_IO                                    BIT7
    #define LPM_GPIO8_IO                                    BIT8
    #define LPM_GPIO9_IO                                    BIT9
    #define LPM_GPIO10_IO                                   BIT10
    #define LPM_GPIO11_IO                                   BIT11
    #define LPM_GPIO12_IO                                   BIT12
    #define LPM_GPIO13_IO                                   BIT13
    #define LPM_GPIO14_IO                                   BIT14
    #define LPM_GPIO15_IO                                   BIT15

    // LPM_GPIO_OD_EN_0                                     (0xDC80)
    #define LPM_GPIO16_IO                                   BIT0
    #define LPM_GPIO17_IO                                   BIT1
    #define LPM_GPIO18_IO                                   BIT2
    #define LPM_GPIO19_IO                                   BIT3
    #define LPM_GPIO20_IO                                   BIT4

    // LPM_GPIO_OD_EN_1                                     (0xDC82)
    #define LPM_GPIO0_OD                                    BIT0
    #define LPM_GPIO1_OD                                    BIT1
    #define LPM_GPIO2_OD                                    BIT2
    #define LPM_GPIO3_OD                                    BIT3
    #define LPM_GPIO4_OD                                    BIT4
    #define LPM_GPIO5_OD                                    BIT5
    #define LPM_GPIO6_OD                                    BIT6
    #define LPM_GPIO7_OD                                    BIT7
    #define LPM_GPIO8_OD                                    BIT8
    #define LPM_GPIO9_OD                                    BIT9
    #define LPM_GPIO10_OD                                   BIT10
    #define LPM_GPIO11_OD                                   BIT11
    #define LPM_GPIO12_OD                                   BIT12
    #define LPM_GPIO13_OD                                   BIT13
    #define LPM_GPIO14_OD                                   BIT14
    #define LPM_GPIO15_OD                                   BIT15

    // LPM_GPINPUT_0                                        (0xDC84)
    #define LPM_GPIO16_OD                                   BIT0
    #define LPM_GPIO17_OD                                   BIT1
    #define LPM_GPIO18_OD                                   BIT2
    #define LPM_GPIO19_OD                                   BIT3
    #define LPM_GPIO20_OD                                   BIT4

    // LPM_GPINPUT_1                                        (0xDC86)
    #define LPM_GPIO0_IN                                    BIT0
    #define LPM_GPIO1_IN                                    BIT1
    #define LPM_GPIO2_IN                                    BIT2
    #define LPM_GPIO3_IN                                    BIT3
    #define LPM_GPIO4_IN                                    BIT4
    #define LPM_GPIO5_IN                                    BIT5
    #define LPM_GPIO6_IN                                    BIT6
    #define LPM_GPIO7_IN                                    BIT7
    #define LPM_GPIO8_IN                                    BIT8
    #define LPM_GPIO9_IN                                    BIT9
    #define LPM_GPIO10_IN                                   BIT10
    #define LPM_GPIO11_IN                                   BIT11
    #define LPM_GPIO12_IN                                   BIT12
    #define LPM_GPIO13_IN                                   BIT13
    #define LPM_GPIO14_IN                                   BIT14
    #define LPM_GPIO15_IN                                   BIT15

    // LPM_GPOUTPUT_0                                       (0xDC88)
    #define LPM_GPIO16_IN                                   BIT0
    #define LPM_GPIO17_IN                                   BIT1
    #define LPM_GPIO18_IN                                   BIT2
    #define LPM_GPIO19_IN                                   BIT3
    #define LPM_GPIO20_IN                                   BIT4

    // LPM_GPOUTPUT_1                                       (0xDC8A)
    #define LPM_GPIO0_OUT                                   BIT0
    #define LPM_GPIO1_OUT                                   BIT1
    #define LPM_GPIO2_OUT                                   BIT2
    #define LPM_GPIO3_OUT                                   BIT3
    #define LPM_GPIO4_OUT                                   BIT4
    #define LPM_GPIO5_OUT                                   BIT5
    #define LPM_GPIO6_OUT                                   BIT6
    #define LPM_GPIO7_OUT                                   BIT7
    #define LPM_GPIO8_OUT                                   BIT8
    #define LPM_GPIO9_OUT                                   BIT9
    #define LPM_GPIO10_OUT                                  BIT10
    #define LPM_GPIO11_OUT                                  BIT11
    #define LPM_GPIO12_OUT                                  BIT12
    #define LPM_GPIO13_OUT                                  BIT13
    #define LPM_GPIO14_OUT                                  BIT14
    #define LPM_GPIO15_OUT                                  BIT15

    // LPM_PD_CONTROL                                       (0xDC8C)
    #define LPM_GPIO16_OUT                                  BIT0
    #define LPM_GPIO17_OUT                                  BIT1
    #define LPM_GPIO18_OUT                                  BIT2
    #define LPM_GPIO19_OUT                                  BIT3
    #define LPM_GPIO20_OUT                                  BIT4

    // LPM_CLOCK_CTRL                                       (0xDC8E)
    #define LPM_SHUTDN_MODE                                 0x0C
    #define LPM_SHUTDN_MODE_SHIFT                           2
    #define MAIN_PSU_SHDN                                   BIT4
    #define LPM2C0_PD                                       BIT7
    #define LPM2C1_PD                                       BIT8
    #define LPM2C2_PD                                       BIT9
    #define LPM2AFE_PD                                      BIT10
    #define LPM_SP1_PD                                      BIT11

    // LPM_RCOSC                                            (0xDC90)
    #define LPM_TCLK_SEL                                    BIT0
    #define LPM_OCMCLK_SEL                                  0x06
    #define LPM_OCMCLK_SEL_SHIFT                            1
    #define LPM_OCMCLK_INV                                  BIT3
    #define LPM_OCMCLK_DIV                                  0x70
    #define LPM_OCMCLK_DIV_SHIFT                            4
    #define LPM_OCLK2CORE_PD                                BIT10
    #define LPM_TCLK_INV                                    BIT11

    // LPM_SPARE1                                           (0xDC92)
    #define LPM_RC_OSC_EN                                   BIT0
    #define LPM_RC_OSC_TRIM                                 0x0E
    #define LPM_RC_OSC_TRIM_SHIFT                           1

    // LPM_L_SPARE                                          (0xDC94)
    #define HOST_LPM_SRAM_WE_SEL                            BIT0
    #define HOST_LPM_SRAM_BUS_SEL                           BIT1
    #define LPM2C0_RXL0_HDMI_DET_CLR                        BIT2
    #define LPM2C0_HDMI_CLK_DET_THRES                       0x18
    #define LPM2C0_HDMI_CLK_DET_THRES_SHIFT                 3
    #define LPM2C1_RXL0_HDMI_DET_CLR                        BIT5
    #define LPM2C1_HDMI_CLK_DET_THRES                       0xC0
    #define LPM2C1_HDMI_CLK_DET_THRES_SHIFT                 6
    #define LPM2C2_RXL0_HDMI_DET_CLR                        BIT8
    #define LPM2C2_HDMI_CLK_DET_THRES                       0x0600
    #define LPM_RXAUX_TXPD_CPHY1                            BIT11
    #define LPM_RXAUX_RXPD_CPHY1                            BIT12

    // LPM_SPARE2                                           (0xDC96)
    #define LPM_L_SPARE1                                    0xFFFF

    // LPM_I2C_MST_CTR                                      (0xDC98)
    #define LPM_ADDED_TBUS_SEL                              0x07
    #define LPM_TBUS_SEL_POST                               0x30
    #define LPM_TBUS_SEL_POST_SHIFT                         4
    #define LPM_SPAR2                                       0xFFC0

    // LPM_I2C_MST_RSVD                                     (0xDC9A)
    #define LPM_I2C_M_EN                                    BIT1
    #define LPM_I2C_M_TSU_STA                               BIT3

    // LPM_I2C_MST_CLK_SCALE                                (0xDC9C)

    // LPM_I2C_MST_TXR_CTRL                                 (0xDC9E)
    #define LPM_I2C_M_CLK_SCALE                             0xFFFF

    // LPM_I2C_MST_STATUS                                   (0xDCA0)
    #define LPM_I2C_M_ACK                                   BIT3
    #define LPM_I2C_M_WR                                    BIT4
    #define LPM_I2C_M_RD                                    BIT5
    #define LPM_I2C_M_STO                                   BIT6
    #define LPM_I2C_M_STA                                   BIT7
    #define LPM_I2C_M_TX_DATA                               0xFF00

    // LPM_MIS_CSM_IMASK                                    (0xDCA2)
    #define LPM_I2C_M_IF                                    BIT0
    #define LPM_I2C_M_TIP                                   BIT1
    #define LPM_I2C_M_BUSY                                  BIT6
    #define LPM_I2C_M_RxACK                                 BIT7
    #define LPM_I2C_M_RX_DATA                               0xFF00

    // LPM_MIS_CSM_ISTATUS                                  (0xDCA4)
    #define LPM_MIS_DDC1_IRQ_MSK                            BIT0
    #define LPM_MIS_DDC2_IRQ_MSK                            BIT1
    #define LPM_MIS_DDC3_IRQ_MSK                            BIT2
    #define LPM_MIS_DDC4_IRQ_MSK                            BIT3
    #define LPM_MIS_I2CM_IRQ_MSK                            BIT4
    #define LPM_MIS_CSM_HPD_IRQ_MSK                         BIT5

    // LPM_COMP1_WR                                         (0xDCA6)
    #define LPM_MIS_DDC1_IRQ_STATUS                         BIT0
    #define LPM_MIS_DDC2_IRQ_STATUS                         BIT1
    #define LPM_MIS_DDC3_IRQ_STATUS                         BIT2
    #define LPM_MIS_DDC4_IRQ_STATUS                         BIT3
    #define LPM_MIS_I2CM_IRQ_STATUS                         BIT4
    #define LPM_MIS_CSM_HPD_IRQ_STATUS                      BIT5
    #define LPM_WDT_RESET                                   BIT6

    // LPM_COMP1_RD                                         (0xDCA8)
    #define LPM_ACCURATE1                                   BIT0
    #define LPM_FREEZE1                                     BIT1
    #define LPM_COMPEN1                                     BIT2
    #define LPM_COMPTQ1                                     BIT3
    #define LPM_SLEEPINHBT1                                 BIT4
    #define LPM_CHIPSLEEP1                                  BIT5
    #define LPM_TQ1                                         BIT6
    #define LPM_COMP1_SPARE1                                BIT7
    #define LPM_RASRC1                                      0x7F00
    #define LPM_COMP1_SPARE2                                BIT15

    // LPM_OCM_SW_WDT_VAL                                   (0xDCAA)
    #define LPM_NASRC1                                      0x7F
    #define LPM_COMPOK1                                     BIT7
    #define LPM_COMP1_SPARE_RD                              0xFF00

    // Reserved                                             (0xDA00)
    #define OCM_SOFT_WDT_VAL                                0xFFFF

    // LPM_OCM_SW_WDT_TRIG                                  (0xDA02)

    // LPM_OCM_SW_WDT_CTRL                                  (0xDA04)
    #define OCM_SOFT_WDT_TRIG                               BIT0

    // LPM_OCM_SW_WDT_STATUS                                (0xDA06)
    #define OCM_SOFT_WDT_TEST                               BIT0
    #define EN_OCM_SW_WDT                                   BIT1
    #define OCM_SOFT_WDT_UNLK                               BIT2
    #define WE_OCM_SOFT_WDT_UNLK                            BIT3

    // LPM_MIS_DATA_OUT_0                                   (0xDA08)
    #define OCM_SOFT_WDT_TO                                 BIT0

    // LPM_MIS_DATA_OUT_1                                   (0xDA0A)
    #define LPM_MIS_OUT_0                                   0xFFFF

    // LPM_MIS_DATA_OUT_2                                   (0xDA0C)
    #define LPM_MIS_OUT_1                                   0xFFFF

    // LPM_MIS_DATA_OUT_3                                   (0xDA0E)
    #define LPM_MIS_OUT_2                                   0xFFFF

    // LPM_MIS_DATA_OUT_4                                   (0xDA10)
    #define LPM_MIS_OUT_3                                   0xFFFF

    // LPM_MIS_DATA_OUT_5                                   (0xDA12)
    #define LPM_MIS_OUT_4                                   0xFFFF

    // LPM_MIS_DATA_OUT_6                                   (0xDA14)
    #define LPM_MIS_OUT_5                                   0xFFFF

    // LPM_MIS_DATA_OUT_7                                   (0xDA16)
    #define LPM_MIS_OUT_6                                   0xFFFF

    // LPM_MIS_DATA_OUT_8                                   (0xDA18)
    #define LPM_MIS_OUT_7                                   0xFFFF

    // LPM_MIS_DATA_OUT_9                                   (0xDA1A)
    #define LPM_MIS_OUT_8                                   0xFFFF

    // LPM_MIS_DATA_OUT_10                                  (0xDA1C)
    #define LPM_MIS_OUT_9                                   0xFFFF

    // LPM_MIS_DATA_OUT_11                                  (0xDA1E)
    #define LPM_MIS_OUT_10                                  0xFFFF

    // LPM_MIS_DATA_OUT_12                                  (0xDA20)
    #define LPM_MIS_OUT_11                                  0xFFFF

    // LPM_MIS_DATA_OUT_13                                  (0xDA22)
    #define LPM_MIS_OUT_12                                  0xFFFF

    // LPM_MIS_DATA_OUT_14                                  (0xDA24)
    #define LPM_MIS_OUT_13                                  0xFFFF

    // LPM_MIS_DATA_OUT_15                                  (0xDA26)
    #define LPM_MIS_OUT_14                                  0xFFFF

    // LPM_MIS_DATA_OUT_16                                  (0xDA28)
    #define LPM_MIS_OUT_15                                  0xFFFF

    // LPM_MIS_DATA_OUT_17                                  (0xDA2A)
    #define LPM_MIS_OUT_16                                  0xFFFF

    // LPM_MIS_DATA_OUT_18                                  (0xDA2C)
    #define LPM_MIS_OUT_17                                  0xFFFF

    // LPM_MIS_DATA_OUT_19                                  (0xDA2E)
    #define LPM_MIS_OUT_18                                  0xFFFF

    // LPM_MIS_DATA_OUT_20                                  (0xDA30)
    #define LPM_MIS_OUT_19                                  0xFFFF

    // LPM_MIS_DATA_OUT_21                                  (0xDA32)
    #define LPM_MIS_OUT_20                                  0xFFFF

    // LPM_MIS_DATA_OUT_22                                  (0xDA34)
    #define LPM_MIS_OUT_21                                  0xFFFF

    // LPM_MIS_DATA_OUT_23                                  (0xDA36)
    #define LPM_MIS_OUT_22                                  0xFFFF

    // LPM_MIS_DATA_IN_0                                    (0xDA38)
    #define LPM_MIS_OUT_23                                  0xFFFF

    // LPM_MIS_DATA_IN_1                                    (0xDA3A)
    #define LPM_MIS_IN_0                                    0xFFFF

    // LPM_MIS_DATA_IN_2                                    (0xDA3C)
    #define LPM_MIS_IN_1                                    0xFFFF

    // LPM_MIS_DATA_IN_3                                    (0xDA3E)
    #define LPM_MIS_IN_2                                    0xFFFF

    // LPM_MIS_DATA_IN_4                                    (0xDA40)
    #define LPM_MIS_IN_3                                    0xFFFF

    // LPM_MIS_DATA_IN_5                                    (0xDA42)
    #define LPM_MIS_IN_4                                    0xFFFF

    // LPM_MIS_DATA_IN_6                                    (0xDA44)
    #define LPM_MIS_IN_5                                    0xFFFF

    // LPM_MIS_DATA_IN_7                                    (0xDA46)
    #define LPM_MIS_IN_6                                    0xFFFF

    // LPM_MIS_DATA_IN_8                                    (0xDA48)
    #define LPM_MIS_IN_7                                    0xFFFF

    // LPM_MIS_DATA_IN_9                                    (0xDA4A)
    #define LPM_MIS_IN_8                                    0xFFFF

    // LPM_MIS_DATA_IN_10                                   (0xDA4C)
    #define LPM_MIS_IN_9                                    0xFFFF

    // LPM_MIS_DATA_IN_11                                   (0xDA4E)
    #define LPM_MIS_IN_10                                   0xFFFF

    // LPM_MIS_DATA_IN_12                                   (0xDA50)
    #define LPM_MIS_IN_11                                   0xFFFF

    // LPM_MIS_DATA_IN_13                                   (0xDA52)
    #define LPM_MIS_IN_12                                   0xFFFF

    // LPM_MIS_DATA_IN_14                                   (0xDA54)
    #define LPM_MIS_IN_13                                   0xFFFF

    // LPM_MIS_DATA_IN_15                                   (0xDA56)
    #define LPM_MIS_IN_14                                   0xFFFF

    // LPM_MIS_DATA_IN_16                                   (0xDA58)
    #define LPM_MIS_IN_15                                   0xFFFF

    // LPM_MIS_DATA_IN_17                                   (0xDA5A)
    #define LPM_MIS_IN_16                                   0xFFFF

    // LPM_MIS_DATA_IN_18                                   (0xDA5C)
    #define LPM_MIS_IN_17                                   0xFFFF

    // LPM_MIS_DATA_IN_19                                   (0xDA5E)
    #define LPM_MIS_IN_18                                   0xFFFF

    // LPM_MIS_DATA_IN_20                                   (0xDA60)
    #define LPM_MIS_IN_19                                   0xFFFF

    // LPM_MIS_DATA_IN_21                                   (0xDA62)
    #define LPM_MIS_IN_20                                   0xFFFF

    // LPM_MIS_DATA_IN_22                                   (0xDA64)
    #define LPM_MIS_IN_21                                   0xFFFF

    // LPM_MIS_DATA_IN_23                                   (0xDA66)
    #define LPM_MIS_IN_22                                   0xFFFF

    // LPM_PBUS_MSTR_CTRL_0                                 (0xDA68)
    #define LPM_MIS_IN_23                                   0xFFFF

    // LPM_PBUS_MSTR_CTRL_1                                 (0xDA6A)
    #define LPM_PBUS_T_STP_WR                               0x0F
    #define LPM_PBUS_T_STP_RD                               0xF0
    #define LPM_PBUS_T_STP_RD_SHIFT                         4
    #define LPM_PBUS_T_STP_WR_REG                           0x0F00
    #define LPM_PBUS_T_STP_RD_REG                           0xF000

    // LPM_PBUS_TOC_STATUS                                  (0xDA6C)
    #define LPM_PBUS_T_PLS                                  0x0F
    #define LPM_PBUS_T_END                                  0xF0
    #define LPM_PBUS_T_END_SHIFT                            4
    #define LPM_PBUS_TOC_ENABLE                             BIT8
    #define LPM_PBUS_TOC_SEL                                0x0600
    #define LPM_PBUS_RAM_BUSY_SEL                           0x1800

    // IR_CONFIG                                            (0xDA6E)

    // IR_STATUS_RECCNTR                                    (0xFBE0)
    #define CARRIER_FILT_EN                                 BIT0
    #define DIFF_START_EN                                   BIT1
    #define DECODE_MODE                                     0x0C
    #define DECODE_MODE_SHIFT                               2
    #define RAW_MODE                                        BIT5
    #define START_MODE                                      BIT6
    #define DETECTION_INVERSION                             BIT7
    #define IR_INV                                          BIT8
    #define IR2_INV                                         BIT9
    #define IR_SEL                                          0x0C00
    #define CLEAR_BUFFERS                                   BIT12
    #define DATA_IRQ_EN                                     BIT13
    #define CMND_IRQ_EN                                     BIT14

    // IR_STATUS_DATA                                       (0xFBE2)
    #define STATUS_RECCNTR                                  0xFF

    // IR_TIMEBASE_MEASURESTEP                              (0xFBE4)
    #define IR_DATA                                         0xFF
    #define DATA_AVAILABLE                                  BIT8
    #define IR_FIFO_FULL                                    BIT9
    #define IR_DATA_OVERRUN                                 BIT10
    #define COMMAND_START                                   BIT11
    #define COMMAND_END                                     BIT12
    #define INPUT_LEVEL                                     BIT13
    #define IR_START_ERROR                                  BIT14
    #define IR_DATA_ERROR                                   BIT15

    // IR_CARRIER_PULSE_MIN_STRETCH                         (0xFBE6)
    #define MEASURE_STEP                                    0xFF
    #define TIMEBASE                                        0xFF00

    // IR_START_PULSE_CMD_END                               (0xFBE8)
    #define IR_CARRIER_PULSE_STRETCH                        0xFF
    #define IR_CARRIER_PULSE_MIN                            0xFF00

    // IR_RECS80                                            (0xFBEA)
    #define IR_CMD_END                                      0xFF
    #define IR_START_PULSE                                  0xFF00

    // IR_BitRec_CNTR_RC5_DATA                              (0xFBEC)
    #define LOGIC_0_MIN                                     0x0F
    #define LOGIC_0_MAX                                     0xF0
    #define LOGIC_0_MAX_SHIFT                               4
    #define LOGIC_1_MIN                                     0x0F00
    #define LOGIC_1_MAX                                     0xF000

    // LPM_AUTOWAKE_CTRL                                    (0xFBEE)
    #define TRANS_MIN                                       0x0F
    #define TRANS_MAX                                       0xF0
    #define TRANS_MAX_SHIFT                                 4
    #define CMD_SIZE                                        0xFF00

    // LPM_AUTOWAKE_STATUS                                  (0x9D00)
    #define LPM_AUX_TCLK_EN                                 BIT0
    #define LPM_AUTOWAKE_ACK                                BIT1
    #define LPM_AUTOWAKE_AUX_TRG                            0x0C
    #define LPM_AUTOWAKE_AUX_TRG_SHIFT                      2
    #define AUTOWAKE_PD1_TRG                                BIT4
    #define AUTOWAKE_PD2_TRG                                BIT5
    #define AUTOWAKE_PD3_TRG                                BIT6
    #define AUTOWAKE_PD4_TRG                                BIT7
    #define AUTOWAKE_HPD1_TRG                               BIT8
    #define AUTOWAKE_HPD2_TRG                               BIT9
    #define AUTOWAKE_HPD3_TRG                               BIT10
    #define TMDS_AUTOWAKE_CKDET_TRG                         BIT11
    #define ANA_SYNCDET_AUTOWAKE_TRG                        BIT12
    #define AUTOWAKE_AUX2OCM_TRG                            0x6000

    // LPM_AUTOWAKE_RAW                                     (0x9D02)
    #define TMDS_CKDET_AUTOWAKE_STATUS                      BIT0
    #define PD_DETECT_AUTOWAKE_STATUS                       BIT1
    #define HPD_IN_DETECT_AUTOWAKE_STATUS                   BIT2
    #define ANA_SYNCDET_AUTOWAKE_STATUS                     BIT3

    // LPM_CSM_I2C_MUX_CTRL                                 (0x9D04)
    #define LPM_AUX0_AUTOWAKE_RAW                           BIT0
    #define LPM_AUX2_AUTOWAKE_RAW                           BIT1
    #define TMDS_CKDET_AUTOWAKE_RAW                         BIT2
    #define PD_DETECT_AUTOWAKE_RAW                          BIT3
    #define HPD_IN_DETECT_AUTOWAKE_RAW                      BIT4
    #define ANA_SYNCDET_AUTOWAKE_RAW                        BIT5
    #define AUX0_AUX2OCM_IRQ_RAW                            BIT6
    #define AUX2_AUX2OCM_IRQ_RAW                            BIT7
    #define LPM_AUTOWAKE_OCMCLK_SEL1_ADJ                    BIT8

    // LPM_CSM_HPD_OUT_CTRL                                 (0x9D06)
    #define LPM_AUX_SEL                                     BIT0
    #define LPM_DVI_I2C_MUX_SEL                             BIT1
    #define LPM_HDMI_I2C_MUX_SEL                            0x0C
    #define LPM_HDMI_I2C_MUX_SEL_SHIFT                      2
    #define LPM_DP0_I2C_MUX_SEL                             0x30
    #define LPM_DP0_I2C_MUX_SEL_SHIFT                       4
    #define LPM_DP1_I2C_MUX_SEL                             0xC0
    #define LPM_DP1_I2C_MUX_SEL_SHIFT                       6
    #define LPM_I2C_M_SEL                                   BIT8

    // LPM_CSM_HPD_PD_IN_CTRL                               (0x9D08)
    #define HPD1_SOURCE_SEL                                 0x07
    #define HPD2_SOURCE_SEL                                 0x70
    #define HPD2_SOURCE_SEL_SHIFT                           4
    #define HPD3_SOURCE_SEL                                 0x0700

    // LPM_CSM_HPD_PD_IN_TRIG                               (0x9D0A)
    #define PD1_IN_MODE                                     0x03
    #define PD2_IN_MODE                                     0x0C
    #define PD2_IN_MODE_SHIFT                               2
    #define PD3_IN_MODE                                     0x30
    #define PD3_IN_MODE_SHIFT                               4
    #define PD4_IN_MODE                                     BIT6
    #define TX_HPD_IN_MODE                                  BIT7
    #define HDMI_HPD_IN_SEL                                 0x0300

    // LPM_CSM_HPD_PD_IN_STATUS                             (0x9D0C)
    #define HPD1_IN_RISE_TRIG                               BIT0
    #define HPD2_IN_RISE_TRIG                               BIT1
    #define HPD3_IN_RISE_TRIG                               BIT2
    #define PD1_IN_RISE_TRIG                                BIT3
    #define PD2_IN_RISE_TRIG                                BIT4
    #define PD3_IN_RISE_TRIG                                BIT5
    #define PD4_IN_RISE_TRIG                                BIT6
    #define TX_HPD_IN_RISE_TRIG                             BIT7
    #define HPD1_IN_FALL_TRIG                               BIT8
    #define HPD2_IN_FALL_TRIG                               BIT9
    #define HPD3_IN_FALL_TRIG                               BIT10
    #define PD1_IN_FALL_TRIG                                BIT11
    #define PD2_IN_FALL_TRIG                                BIT12
    #define PD3_IN_FALL_TRIG                                BIT13
    #define PD4_IN_FALL_TRIG                                BIT14
    #define TX_HPD_IN_FALL_TRI                              BIT15

    // I2C_SLAVE1_CTRL1                                     (0x9D0E)
    #define HPD1_IN_STATUS                                  BIT0
    #define HPD2_IN_STATUS                                  BIT1
    #define HPD3_IN_STATUS                                  BIT2
    #define PD1_IN_STATUS                                   BIT3
    #define PD2_IN_STATUS                                   BIT4
    #define PD3_IN_STATUS                                   BIT5
    #define PD4_IN_STATUS                                   BIT6
    #define TX_HPD_IN_STATUS                                BIT7

    // I2C_SLAVE1_CTRL2                                     (0x9D10)
    #define I2C_SLAVE1_EN                                   BIT0
    #define I2C_SLAVE1_RFIFO_nE_IRQ_EN                      BIT2
    #define I2C_SLAVE1_WFIFO_E_IRQ_EN                       BIT3
    #define I2C_SLAVE1_DATA_ERROR_IRQ_EN                    BIT4
    #define I2C_SLAVE1_RFIFO_AF_IRQ_EN                      BIT5
    #define I2C_SLAVE1_WFIFO_AE_IRQ_EN                      BIT6

    // I2C_SLAVE1_STATUS                                    (0x9D12)
    #define I2C_SLAVE1_DMA_WRITE_FIFO_EN                    BIT0
    #define I2C_SLAVE1_STOP_EN                              BIT1
    #define I2C_SLAVE1_READ_FIFO_RESET                      BIT2
    #define I2C_SLAVE1_WRITE_FIFO_RESET                     BIT3
    #define I2C_SLAVE1_CLOCK_STRETCH_EN                     BIT4
    #define I2C_SLAVE1_REF_CLK_DIV                          0x60
    #define I2C_SLAVE1_REF_CLK_DIV_SHIFT                    5
    #define I2C_SLAVE1_FIFO_MODE                            BIT7

    // I2C_SLAVE1_CLOCK_STATUS                              (0x9D14)
    #define I2C_SLAVE1_READ_FIFO_NE                         BIT0
    #define I2C_SLAVE1_WRITE_FIFO_NF                        BIT1
    #define I2C_SLAVE1_DATA_ERROR                           BIT2
    #define I2C_SLAVE1_READ_FIFO_AF                         BIT3
    #define I2C_SLAVE1_READ_FIFO_F                          BIT4
    #define I2C_SLAVE1_WRITE_FIFO_AE                        BIT5
    #define I2C_SLAVE1_WRITE_FIFO_E                         BIT6
    #define I2C_SLAVE1_STOP                                 BIT7

    // I2C_SLAVE1_DATA                                      (0x9D16)
    #define I2C_SLAVE1_STRETCH_OUT_STS                      BIT0
    #define I2C_SLAVE1_STRETCH_IN_STS                       BIT1

    // I2C_SLAVE1_RX_DEV_ID                                 (0x9D18)

    // I2C_SLAVE1_CTRL3                                     (0x9D1A)
    #define I2C_SLAVE1_RX_RD_WR                             BIT0
    #define I2C_SLV1_RX_DEV_ID                              0xFE
    #define I2C_SLV1_RX_DEV_ID_SHIFT                        1

    // I2C_SLAVE1_STATUS2                                   (0x9D1C)
    #define I2C_SLAVE1_START_IRQ_EN                         BIT0
    #define I2C_SLAVE1_STRETCH_IN_IRQ_EN                    BIT1
    #define I2C_SLAVE1_STRETCH_OUT_IRQ_EN                   BIT2
    #define I2C_SLAVE1_DEV_ID_IRQ_EN                        BIT3
    #define I2C_SLAVE1_MAKE_STRETCH                         BIT4
    #define I2C_SLAVE1_RD_REQ_METHOD                        BIT5
    #define I2C_SLAVE1_ADDR_TBL_SEL                         0xC0
    #define I2C_SLAVE1_ADDR_TBL_SEL_SHIFT                   6

    // I2C_SLAVE1_SCL_HOLD                                  (0x9D1E)
    #define I2C_SLAVE1_START                                BIT0
    #define I2C_SLAVE1_STRETCH_OUT                          BIT1
    #define I2C_SLAVE1_STRETCH_IN                           BIT2
    #define I2C_SLAVE1_DEV_ID_RECEIVED                      BIT3

    // I2C_SLAVE1_ADDR_TBL0                                 (0x9D20)
    #define I2C_SLAVE1_SCL_HOLD_OUTGOING_                   0xFF

    // I2C_SLAVE1_ADDR_TBL1                                 (0x9D22)

    // I2C_SLAVE1_ADDR_TBL2                                 (0x9D24)

    // I2C_SLAVE1_ADDR_TBL3                                 (0x9D26)

    // I2C_SLAVE2_CTRL1                                     (0x9D28)

    // I2C_SLAVE2_CTRL2                                     (0x9D2A)
    #define I2C_SLAVE2_EN                                   BIT0
    #define I2C_SLAVE2_RFIFO_nE_IRQ_EN                      BIT2
    #define I2C_SLAVE2_WFIFO_E_IRQ_EN                       BIT3
    #define I2C_SLAVE2_DATA_ERROR_IRQ_EN                    BIT4
    #define I2C_SLAVE2_RFIFO_AF_IRQ_EN                      BIT5
    #define I2C_SLAVE2_WFIFO_AE_IRQ_EN                      BIT6

    // I2C_SLAVE2_STATUS                                    (0x9D2C)
    #define I2C_SLAVE2_DMA_WRITE_FIFO_EN                    BIT0
    #define I2C_SLAVE2_STOP_EN                              BIT1
    #define I2C_SLAVE2_READ_FIFO_RESET                      BIT2
    #define I2C_SLAVE2_WRITE_FIFO_RESET                     BIT3
    #define I2C_SLAVE2_CLOCK_STRETCH_EN                     BIT4
    #define I2C_SLAVE2_REF_CLK_DIV                          0x60
    #define I2C_SLAVE2_REF_CLK_DIV_SHIFT                    5
    #define I2C_SLAVE2_FIFO_MODE                            BIT7

    // I2C_SLAVE2_CLOCK_STATUS                              (0x9D2E)
    #define I2C_SLAVE2_READ_FIFO_NE                         BIT0
    #define I2C_SLAVE2_WRITE_FIFO_NF                        BIT1
    #define I2C_SLAVE2_DATA_ERROR                           BIT2
    #define I2C_SLAVE2_READ_FIFO_AF                         BIT3
    #define I2C_SLAVE2_READ_FIFO_F                          BIT4
    #define I2C_SLAVE2_WRITE_FIFO_AE                        BIT5
    #define I2C_SLAVE2_WRITE_FIFO_E                         BIT6
    #define I2C_SLAVE2_STOP                                 BIT7

    // I2C_SLAVE2_DATA                                      (0x9D30)
    #define I2C_SLAVE2_STRETCH_OUT_STS                      BIT0
    #define I2C_SLAVE2_STRETCH_IN_STS                       BIT1

    // I2C_SLAVE2_RX_DEV_ID                                 (0x9D32)

    // I2C_SLAVE2_CTRL3                                     (0x9D34)
    #define I2C_SLAVE2_RX_RD_WR                             BIT0
    #define I2C_SLV2_RX_DEV_ID                              0xFE
    #define I2C_SLV2_RX_DEV_ID_SHIFT                        1

    // I2C_SLAVE2_STATUS2                                   (0x9D36)
    #define I2C_SLAVE2_START_IRQ_EN                         BIT0
    #define I2C_SLAVE2_STRETCH_IN_IRQ_EN                    BIT1
    #define I2C_SLAVE2_STRETCH_OUT_IRQ_EN                   BIT2
    #define I2C_SLAVE2_DEV_ID_IRQ_EN                        BIT3
    #define I2C_SLAVE2_MAKE_STRETCH                         BIT4
    #define I2C_SLAVE2_RD_REQ_METHOD                        BIT5
    #define I2C_SLAVE2_ADDR_TBL_SEL                         0xC0
    #define I2C_SLAVE2_ADDR_TBL_SEL_SHIFT                   6

    // I2C_SLAVE2_SCL_HOLD                                  (0x9D38)
    #define I2C_SLAVE2_START                                BIT0
    #define I2C_SLAVE2_STRETCH_OUT                          BIT1
    #define I2C_SLAVE2_STRETCH_IN                           BIT2
    #define I2C_SLAVE2_DEV_ID_RECEIVE                       BIT3

    // I2C_SLAVE2_ADDR_TBL0                                 (0x9D3A)
    #define I2C_SLAVE2_SCL_HOLD_OUTGOING_                   0xFF

    // I2C_SLAVE2_ADDR_TBL1                                 (0x9D3C)

    // I2C_SLAVE2_ADDR_TBL2                                 (0x9D3E)

    // I2C_SLAVE2_ADDR_TBL3                                 (0x9D40)

    // I2C_SLAVE3_CTRL1                                     (0x9D42)

    // I2C_SLAVE3_CTRL2                                     (0x9D44)
    #define I2C_SLAVE3_EN                                   BIT0
    #define I2C_SLAVE3_RFIFO_nE_IRQ_EN                      BIT2
    #define I2C_SLAVE3_WFIFO_E_IRQ_EN                       BIT3
    #define I2C_SLAVE3_DATA_ERROR_IRQ_EN                    BIT4
    #define I2C_SLAVE3_RFIFO_AF_IRQ_EN                      BIT5
    #define I2C_SLAVE3_WFIFO_AE_IRQ_EN                      BIT6

    // I2C_SLAVE3_STATUS                                    (0x9D46)
    #define I2C_SLAVE3_DMA_WRITE_FIFO_EN                    BIT0
    #define I2C_SLAVE3_STOP_EN                              BIT1
    #define I2C_SLAVE3_READ_FIFO_RESET                      BIT2
    #define I2C_SLAVE3_WRITE_FIFO_RESET                     BIT3
    #define I2C_SLAVE3_CLOCK_STRETCH_EN                     BIT4
    #define I2C_SLAVE3_REF_CLK_DIV                          0x60
    #define I2C_SLAVE3_REF_CLK_DIV_SHIFT                    5
    #define I2C_SLAVE3_FIFO_MODE                            BIT7

    // I2C_SLAVE3_CLOCK_STATUS                              (0x9D48)
    #define I2C_SLAVE3_READ_FIFO_NE                         BIT0
    #define I2C_SLAVE3_WRITE_FIFO_NF                        BIT1
    #define I2C_SLAVE3_DATA_ERROR                           BIT2
    #define I2C_SLAVE3_READ_FIFO_AF                         BIT3
    #define I2C_SLAVE3_READ_FIFO_F                          BIT4
    #define I2C_SLAVE3_WRITE_FIFO_AE                        BIT5
    #define I2C_SLAVE3_WRITE_FIFO_E                         BIT6
    #define I2C_SLAVE3_STOP                                 BIT7

    // I2C_SLAVE3_DATA                                      (0x9D4A)
    #define I2C_SLAVE3_STRETCH_OUT_STS                      BIT0
    #define I2C_SLAVE3_STRETCH_IN_STS                       BIT1

    // I2C_SLAVE3_RX_DEV_ID                                 (0x9D4C)

    // I2C_SLAVE3_CTRL3                                     (0x9D4E)
    #define I2C_SLAVE3_RX_RD_WR                             BIT0
    #define I2C_SLV3_RX_DEV_ID                              0xFE
    #define I2C_SLV3_RX_DEV_ID_SHIFT                        1

    // I2C_SLAVE3_STATUS2                                   (0x9D50)
    #define I2C_SLAVE3_START_IRQ_EN                         BIT0
    #define I2C_SLAVE3_STRETCH_IN_IRQ_EN                    BIT1
    #define I2C_SLAVE3_STRETCH_OUT_IRQ_EN                   BIT2
    #define I2C_SLAVE3_DEV_ID_IRQ_EN                        BIT3
    #define I2C_SLAVE3_MAKE_STRETCH                         BIT4
    #define I2C_SLAVE3_RD_REQ_METHOD                        BIT5
    #define I2C_SLAVE3_ADDR_TBL_SEL                         0xC0
    #define I2C_SLAVE3_ADDR_TBL_SEL_SHIFT                   6

    // I2C_SLAVE3_SCL_HOLD                                  (0x9D52)
    #define I2C_SLAVE3_START                                BIT0
    #define I2C_SLAVE3_STRETCH_OUT                          BIT1
    #define I2C_SLAVE3_STRETCH_IN                           BIT2
    #define I2C_SLAVE3_DEV_ID_RECEIVED                      BIT3

    // I2C_SLAVE3_ADDR_TBL0                                 (0x9D54)
    #define I2C_SLAVE3_SCL_HOLD_OUTGOING_                   0xFF

    // I2C_SLAVE3_ADDR_TBL1                                 (0x9D56)

    // I2C_SLAVE3_ADDR_TBL2                                 (0x9D58)

    // I2C_SLAVE3_ADDR_TBL3                                 (0x9D5A)

    // I2C_SLAVE4_CTRL1                                     (0x9D5C)

    // I2C_SLAVE4_CTRL2                                     (0x9D5E)
    #define I2C_SLAVE4_EN                                   BIT0
    #define I2C_SLAVE4_RFIFO_nE_IRQ_EN                      BIT2
    #define I2C_SLAVE4_WFIFO_E_IRQ_EN                       BIT3
    #define I2C_SLAVE4_DATA_ERROR_IRQ_EN                    BIT4
    #define I2C_SLAVE4_RFIFO_AF_IRQ_EN                      BIT5
    #define I2C_SLAVE4_WFIFO_AE_IRQ_EN                      BIT6

    // I2C_SLAVE4_STATUS                                    (0x9D60)
    #define I2C_SLAVE4_DMA_WRITE_FIFO_EN                    BIT0
    #define I2C_SLAVE4_STOP_EN                              BIT1
    #define I2C_SLAVE4_READ_FIFO_RESET                      BIT2
    #define I2C_SLAVE4_WRITE_FIFO_RESET                     BIT3
    #define I2C_SLAVE4_CLOCK_STRETCH_EN                     BIT4
    #define I2C_SLAVE4_REF_CLK_DIV                          0x60
    #define I2C_SLAVE4_REF_CLK_DIV_SHIFT                    5
    #define I2C_SLAVE4_FIFO_MODE                            BIT7

    // I2C_SLAVE4_CLOCK_STATUS                              (0x9D62)
    #define I2C_SLAVE4_READ_FIFO_NE                         BIT0
    #define I2C_SLAVE4_WRITE_FIFO_NF                        BIT1
    #define I2C_SLAVE4_DATA_ERROR                           BIT2
    #define I2C_SLAVE4_READ_FIFO_AF                         BIT3
    #define I2C_SLAVE4_READ_FIFO_F                          BIT4
    #define I2C_SLAVE4_WRITE_FIFO_AE                        BIT5
    #define I2C_SLAVE4_WRITE_FIFO_E                         BIT6
    #define I2C_SLAVE4_STOP                                 BIT7

    // I2C_SLAVE4_DATA                                      (0x9D64)
    #define I2C_SLAVE4_STRETCH_OUT_STS                      BIT0
    #define I2C_SLAVE4_STRETCH_IN_STS                       BIT1

    // I2C_SLAVE4_RX_DEV_ID                                 (0x9D66)

    // I2C_SLAVE4_CTRL3                                     (0x9D68)
    #define I2C_SLAVE4_RX_RD_WR                             BIT0
    #define I2C_SLV4_RX_DEV_ID                              0xFE
    #define I2C_SLV4_RX_DEV_ID_SHIFT                        1

    // I2C_SLAVE4_STATUS2                                   (0x9D6A)
    #define I2C_SLAVE4_START_IRQ_EN                         BIT0
    #define I2C_SLAVE4_STRETCH_IN_IRQ_EN                    BIT1
    #define I2C_SLAVE4_STRETCH_OUT_IRQ_EN                   BIT2
    #define I2C_SLAVE4_DEV_ID_IRQ_EN                        BIT3
    #define I2C_SLAVE4_MAKE_STRETCH                         BIT4
    #define I2C_SLAVE4_RD_REQ_METHOD                        BIT5
    #define I2C_SLAVE4_ADDR_TBL_SEL                         0xC0
    #define I2C_SLAVE4_ADDR_TBL_SEL_SHIFT                   6

    // I2C_SLAVE4_SCL_HOLD                                  (0x9D6C)
    #define I2C_SLAVE4_START                                BIT0
    #define I2C_SLAVE4_STRETCH_OUT                          BIT1
    #define I2C_SLAVE4_STRETCH_IN                           BIT2
    #define I2C_SLAVE4_DEV_ID_RECEIVED                      BIT3

    // I2C_SLAVE4_ADDR_TBL0                                 (0x9D6E)
    #define I2C_SLAVE4_SCL_HOLD_OUTGOING_                   0xFF

    // I2C_SLAVE4_ADDR_TBL1                                 (0x9D70)

    // I2C_SLAVE4_ADDR_TBL2                                 (0x9D72)

    // I2C_SLAVE4_ADDR_TBL3                                 (0x9D74)

    // CPHY_TMDSCK_DET_CTRL                                 (0x9D76)

    // CPHY_TMDSCK_DET_RESULT                               (0x9D78)
    #define LPM_CLK_MS_MSK                                  0x0F
    #define LPM_CLK_MS_EN                                   BIT4
    #define LPM_CLK_MS_SEL                                  0x60
    #define LPM_CLK_MS_SEL_SHIFT                            5
    #define LPM_CLK_MS_REF_DIV                              0x0180

    // LPM_AFE_CTRL                                         (0x9D7A)
    #define CPHY0_TMDSCK_STATUS                             BIT0
    #define CPHY1_TMDSCK_STATUS                             BIT1
    #define CPHY2_TMDSCK_STATUS                             BIT2
    #define LPM_CPHY_LCLK_PRSNT                             BIT3

    // LPM_ASYNC_CLK_CTRL                                   (0x9D7C)
    #define LPM_AFE_EN_ST_ASE                               BIT0
    #define LPM_AFE_EN_ST_ASE_HS                            BIT1
    #define LPM_AFE_SLICE_LEV                               0x0C
    #define LPM_AFE_SLICE_LEV_SHIFT                         2
    #define LPM_AFE_BIAS                                    0x30
    #define LPM_AFE_BIAS_SHIFT                              4

    // LPM_ASYNC_DET_CTRL                                   (0x9D7E)
    #define ASDET0_CLK_DIV                                  0x0F
    #define ASDET1_CLK_DIV                                  0xF0
    #define ASDET1_CLK_DIV_SHIFT                            4
    #define ASDET2_CLK_DIV                                  0x0F00
    #define ASDET3_CLK_DIV                                  0xF000

    // LPM_CSYNC_INT_TH                                     (0x9D80)
    #define LPM_ASDET0_EN                                   BIT0
    #define LPM_ASDET1_EN                                   BIT1
    #define LPM_ASDET2_EN                                   BIT2
    #define LPM_ASDET3_EN                                   BIT3
    #define LPM_ASDET2_SSEL                                 BIT4
    #define LPM_ASDET1_SSEL                                 BIT5
    #define LPM_CS_INT_SEL                                  0xC0
    #define LPM_CS_INT_SEL_SHIFT                            6
    #define LPM_CS_INT_EN                                   BIT8
    #define LPM_CS_POL_INV                                  BIT9
    #define ASDET0_INT_EN                                   BIT10
    #define ASDET1_INT_EN                                   BIT11
    #define ASDET2_INT_EN                                   BIT12
    #define ASDET3_INT_EN                                   BIT13
    #define LPM_CS_INT_MODE                                 BIT14
    #define LPM_ASDET3_SSEL                                 BIT15

    // LPM_ASYNC_COUNT_RESULT                               (0x9D82)
    #define LPM_CSYNC_THR                                   0x0FFF

    // LPM_ASDET0_COUNT_MIN                                 (0x9D84)
    #define LPM_ASDET0_RES                                  BIT0
    #define LPM_ASDET1_RES                                  BIT1
    #define LPM_ASDET2_RES                                  BIT2
    #define LPM_ASDET3_RES                                  BIT3

    // LPM_ASDET1_COUNT_MIN                                 (0x9D86)
    #define LPM_ASDET0_SCOUNT_MIN                           0xFF

    // LPM_ASDET2_COUNT_MIN                                 (0x9D88)
    #define LPM_ASDET1_SCOUNT_MIN                           0xFF

    // LPM_ASDET3_COUNT_MIN                                 (0x9D8A)
    #define LPM_ASDET2_SCOUNT_MIN                           0xFF

    // LPM_ASDET0_COUNT_MAX                                 (0x9D8C)
    #define LPM_ASDET3_SCOUNT_MIN                           0xFF

    // LPM_ASDET1_COUNT_MAX                                 (0x9D8E)
    #define LPM_ASDET0_SCOUNT_MA                            0xFF

    // LPM_ASDET2_COUNT_MAX                                 (0x9D90)
    #define LPM_ASDET1_SCOUNT_MA                            0xFF

    // LPM_ASDET3_COUNT_MAX                                 (0x9D92)
    #define LPM_ASDET2_SCOUNT_MA                            0xFF

    // LPM_ASDET0_SUCCESS_COUNT                             (0x9D94)
    #define LPM_ASDET3_SCOUNT_MA                            0xFF

    // LPM_ASDET1_SUCCESS_COUNT                             (0x9D96)
    #define LPM_ASDET0_SUCC                                 0xFF

    // LPM_ASDET2_SUCCESS_COUNT                             (0x9D98)
    #define LPM_ASDET1_SUCC                                 0xFF

    // LPM_ASDET3_SUCCESS_COUNT                             (0x9D9A)
    #define LPM_ASDET2_SUCC                                 0xFF

    // LPM_COMBO0_CONTROL                                   (0x9D9C)
    #define LPM_ASDET3_SUCC                                 0xFF

    // LPM_COMBO1_CONTROL                                   (0x9DA8)
    #define LPM2C0_OVR_SMP                                  BIT0
    #define LPM2C0_RXAUX_TXPD                               BIT2
    #define LPM2C0_RXAUX_RXPD                               BIT3
    #define LPM2C0_RX_RTERM                                 0xF0
    #define LPM2C0_RX_RTERM_SHIFT                           4
    #define LPM2C0_RTERM_ENB                                BIT8
    #define LPM2C0_CLK_OUT_EN                               BIT9

    // LPM_COMBO2_CONTROL                                   (0x9DAA)
    #define LPM2C1_OVR_SMP                                  BIT0
    #define LPM2C1_RX_RTERM                                 0xF0
    #define LPM2C1_RX_RTERM_SHIFT                           4
    #define LPM2C1_RTERM_ENB                                BIT8
    #define LPM2C1_CLK_OUT_EN                               BIT9

    // ST_RAMBIST_LPM_CMD                                   (0x9DAC)
    #define LPM2C2_OVR_SMP                                  BIT0
    #define LPM2C2_RXAUX_TXPD                               BIT2
    #define LPM2C2_RXAUX_RXPD                               BIT3
    #define LPM2C2_RX_RTERM                                 0xF0
    #define LPM2C2_RX_RTERM_SHIFT                           4
    #define LPM2C2_RTERM_ENB                                BIT8
    #define LPM2C2_CLK_OUT_EN                               BIT9

    // ST_RAMBIST_LPM_OTP_BEND                              (0x9DB0)
    #define ST_RAMBIST_LPM_CM                               0x1F
    #define otp_pdn                                         BIT5
    #define otp_resetn                                      BIT6
    #define otp_frc                                         0x0380
    #define otp_eccswitch                                   BIT10
    #define otp_bistmode                                    BIT11
    #define otp_conf                                        BIT12
    #define otp_rbact1                                      BIT13
    #define otp_rbact2                                      BIT14
    #define otp_func                                        BIT15

    // ST_RAMBIST_LPM_OTP_BBAD                              (0x9DB4)

    // LPM_C0_AUX_CONTROL                                   (0x9DB8)

    // LPM_C0_AUX_IRQ_CTRL                                  (0x9DC0)
    #define DPRX_DPCP_FWARE_EN                              BIT0
    #define DPRX_HDCP_FWARE_EN                              BIT1
    #define DPRX_NAT_FWARE_EN                               BIT2
    #define DPRX_AUX_NOT_READY                              BIT3
    #define DPRX_AUX_LONG_PREAMBL                           BIT4
    #define DPRX_AUX_POLARITY                               BIT5
    #define DPRX_DEFER_TIMEOUT                              0xC0
    #define DPRX_DEFER_TIMEOUT_SHIFT                        6
    #define DPRX_AUX_DEF_NSTOP_DIS                          BIT8
    #define DPRX_DPCD_RW_EN                                 BIT9
    #define DPRX_AUX_FWARE_MASK                             BIT10
    #define DPRX_AUX_POWER_DOWN                             BIT11
    #define DPRX_AUX_WAKE_UP_COUN                           0x3000
    #define DPRX_AUX_AUTO_WAKE_AD                           BIT14
    #define DPRX_AUX_CLK_EN                                 BIT15
    #define DPRX_AUX_CLK_HIGH                               0xF0000
    #define DPRX_AUX_CLK_LOW                                0xF00000
    #define DPRX_AUX_TBUS_SEL                               0xF000000
    #define DPRX_AUX_TBUS_SEL_RSRV                          0xF0000000

    // LPM_C0_AUX_IRQ_STATUS                                (0x9DC4)
    #define DPRX_AUX_CH_WRITE_IRQ_EN                        BIT0
    #define DPRX_AUX_WR_LINK_CFG_IRQ_EN                     BIT1
    #define DPRX_AUX_WR_SRC_VENR_IRQ_EN                     BIT2
    #define DPRX_AUX_READ_RX_CAP_IRQ_EN                     BIT3
    #define DPRX_AUX_RD_LINK_STS_IRQ_EN                     BIT4
    #define DPRX_AUX_RD_SINK_VEND_IRQ_EN                    BIT5
    #define DPRX_AUX2OCM_REQ_IRQ_EN                         BIT6
    #define DPRX_AUX2OCM_TIMEOUT_IRQ_EN                     BIT7
    #define DPRX_AUX_STRT_DET_IRQ_EN                        BIT8
    #define DPRX_AUX_STOP_DET_IRQ_EN                        BIT9
    #define DPRX_AUX_DEF_NSTOP_IRQ_EN                       BIT10
    #define DPRX_AUX2I2C_REQ_IRQ_EN                         BIT11
    #define DPRX_AUX2I2C_TIMEOUT_IRQ_EN                     BIT12
    #define DPRX_AUX_RECEIVER_ERR_IRQ_EN                    BIT13
    #define DPRX_PAYLOAD_ALLOCATE_TIME_SL                   BIT14

    // LPM_C0_AUX_STROBE                                    (0x9DC8)
    #define DPRX_DPCD_WRITE_IRQ_STS                         BIT0
    #define DPRX_AUX_WR_LINK_CFG_IRQ_STS                    BIT1
    #define DPRX_AUX_WR_SRC_VEND_IRQ_STS                    BIT2
    #define DPRX_AUX_READ_RX_CAP_IRQ_STS                    BIT3
    #define DPRX_AUX_RD_LINK_STS_IRQ_STS                    BIT4
    #define DPRX_AUX_RD_SINK_VEND_IRQ_STS                   BIT5
    #define DPRX_AUX2OCM_REQ_RECEPTN_STS                    BIT6
    #define DPRX_AUX2OCM_TIMEOUT_STS                        BIT7
    #define DPRX_AUX_STRT_DET_STS                           BIT8
    #define DPRX_AUX_STOP_DET_STS                           BIT9
    #define DPRX_AUX_DEF_NSTOP_STS                          BIT10
    #define DPRX_AUX2I2C_REQ_RECEPTN_STS                    BIT11
    #define DPRX_AUX2I2C_TIMEOUT_STS                        BIT12
    #define DPRX_AUX_RECEIVER_ERR_STS                       BIT13
    #define DPRX_AUX_AUTO_WAKE_STS                          BIT16

    // LPM_C0_AUX2I2C_RESET                                 (0x9DCC)
    #define DPRX_AUX_FM_RPLY_RDY                            BIT0
    #define DPRX_AUX_BUS_WR_STB                             BIT1
    #define DPRX_AUX_BUS_RD_STB                             BIT2
    #define DPRX_AUX2OCM_RESET                              BIT3
    #define DPRX_AUX2OCM_TO_EN                              BIT4
    #define DPRX_AUX_AUTO_WAKEUP_EN                         BIT8

    // LPM_C0_AUX2I2C_STATUS                                (0x9DD0)
    #define DPRX_AUX2I2C_RESET                              BIT0
    #define DPRX_AUX2I2C_RST_REPLY                          BIT1

    // LPM_C0_AUX2I2C_CTRL                                  (0x9DD4)
    #define DPRX_AUX2I2C_I2C_BUSY                           BIT0
    #define DPRX_AUX2I2C_TO                                 BIT1

    // LPM_C0_AUX2I2C_ADDR                                  (0x9DD8)
    #define DPRX_AUX2I2C_EN                                 BIT0
    #define DPRX_AUX2I2C_BROADCAST                          BIT1
    #define DPRX_AUX2I2C_TO_EN                              BIT2
    #define DPRX_AUX2I2C_REPLY_TO                           0x18
    #define DPRX_AUX2I2C_REPLY_TO_SHIFT                     3
    #define DPRX_AUX2I2C_TO_PERIOD                          0xE0
    #define DPRX_AUX2I2C_TO_PERIOD_SHIFT                    5
    #define DPRX_AUX2I2C_MST_WR_CTRL_CNT                    0x7F00
    #define DPRX_AUX2I2C_MST_WR_CTRL_EN                     BIT15

    // LPM_C0_AUX2I2C_CLK_SCALE                             (0x9DDC)
    #define DPRX_AUX2I2C_ADDR1_EN                           BIT0
    #define DPRX_AUX2I2C_ADDR1                              0xFE
    #define DPRX_AUX2I2C_ADDR1_SHIFT                        1
    #define DPRX_AUX2I2C_ADDR2_EN                           BIT8
    #define DPRX_AUX2I2C_ADDR2                              0xFE00
    #define DPRX_AUX2I2C_ADDR3_EN                           BIT16
    #define DPRX_AUX2I2C_ADDR3                              0xFE0000
    #define DPRX_AUX2I2C_ADDR4_EN                           BIT24
    #define DPRX_AUX2I2C_ADDR4                              0xFE000000

    // LPM_C0_AUX2OCM_REQ                                   (0x9DE0)
    #define DPRX_AUX2I2C_CLK_SCALE_0                        0xFF
    #define DPRX_AUX2I2C_CLK_SCALE_1                        0x1F00

    // LPM_C0_AUX2OCM_REQ_ADDR                              (0x9DE4)
    #define DPRX_AUX2OCM_COMM                               0x0F
    #define DPRX_AUX2OCM_SHRT_INST                          BIT4
    #define DPRX_AUX2OCM_REQ_LEN                            0x0F00

    // LPM_C0_OCM2AUX_BUS_ADDR                              (0x9DE8)
    #define DPRX_AUX2OCM_REQ_ADDR_0                         0xFFFFF

    // LPM_C0_OCM2AUX_BUS_WR_DATA                           (0x9DEC)
    #define DPRX_OCM2AUX_BUS_ADDR_0                         0xFFFFF

    // LPM_C0_OCM2AUX_BUS_RD_DATA                           (0x9DF0)
    #define OCM2AUX_BUS_WR_DATA                             0xFF

    // LPM_C0_AUX2OCM_RPLY_COMM                             (0x9DF4)
    #define OCM2AUX_BUS_RD_DATA                             0xFF

    // LPM_C0_AUX_FLOAT_DPCD_ZONE_ADDR1                     (0x9DF8)
    #define DPRX_AUX2OCM_RPLY_COMM                          0x0F
    #define DPRX_AUX2OCM_RPLY_LEN                           0x1F00

    // LPM_C0_AUX_FLOAT_DPCD_ZONE_ADDR2                     (0x9DFC)
    #define DPRX_AUX_FLOAT_DPCD_ADDR1                       0xFFFFF
    #define DPRX_AUX_FLOAT_DPCD_WR_EN                       BIT20
    #define By default the 8 bytes floating space are read-only for DPTX.BIT1

    // LPM_C0_AUX_FLOAT_DPCD_ZONE_ADDR3                     (0x9E00)
    #define DPRX_AUX_FLOAT_DPCD_ADDR2                       0xFFFFF

    // LPM_C0_AUX_FLOAT_DPCD_ZONE_ADDR4                     (0x9E04)
    #define DPRX_AUX_FLOAT_DPCD_ADDR3                       0xFFFFF

    // LPM_C0_AUX_GUID_CTRL                                 (0x9E08)
    #define DPRX_AUX_FLOAT_DPCD_ADDR4                       0xFFFFF

    // LPM_C0_AUX_MSG_WIN_CTRL                              (0x9E0C)
    #define DPRX_AUX_GUID_WR_DISABLE                        BIT0

    // LPM_C0_AUX_MSG_WIN1_ADDR                             (0x9E10)
    #define DPRX_AUX_MSG_WIN1_EN                            BIT0
    #define DPRX_AUX_MSG_WIN2_EN                            BIT1

    // LPM_C0_AUX_MSG_WIN2_ADDR                             (0x9E14)
    #define DPRX_AUX_MSG_WIN1_ADDR                          0x07FF

    // LPM_C2_AUX_CONTROL                                   (0x9E18)
    #define DPRX_AUX_MSG_WIN2_ADDR                          0x07FF

    // LPM_C2_AUX_IRQ_CTRL                                  (0x9E50)

    // LPM_C2_AUX_IRQ_STATUS                                (0x9E54)

    // LPM_C2_AUX_STROBE                                    (0x9E58)

    // LPM_C2_AUX2I2C_RESET                                 (0x9E5C)

    // LPM_C2_AUX2I2C_STATUS                                (0x9E60)

    // LPM_C2_AUX2I2C_CTRL                                  (0x9E64)

    // LPM_C2_AUX2I2C_ADDR                                  (0x9E68)

    // LPM_C2_AUX2I2C_CLK_SCALE                             (0x9E6C)

    // LPM_C2_AUX2OCM_REQ                                   (0x9E70)

    // LPM_C2_AUX2OCM_REQ_ADDR                              (0x9E74)

    // LPM_C2_OCM2AUX_BUS_ADDR                              (0x9E78)

    // LPM_C2_OCM2AUX_BUS_WR_DATA                           (0x9E7C)

    // LPM_C2_OCM2AUX_BUS_RD_DATA                           (0x9E80)

    // LPM_C2_AUX2OCM_RPLY_COMM                             (0x9E84)

    // LPM_C2_AUX_FLOAT_DPCD_ZONE_ADDR1                     (0x9E88)

    // LPM_C2_AUX_FLOAT_DPCD_ZONE_ADDR2                     (0x9E8C)

    // LPM_C2_AUX_FLOAT_DPCD_ZONE_ADDR3                     (0x9E90)

    // LPM_C2_AUX_FLOAT_DPCD_ZONE_ADDR4                     (0x9E94)

    // LPM_C2_AUX_GUID_CTRL                                 (0x9E98)

    // LPM_C2_AUX_MSG_WIN_CTRL                              (0x9E9C)

    // LPM_C2_AUX_MSG_WIN1_ADDR                             (0x9EA0)

    // LPM_C2_AUX_MSG_WIN2_ADDR                             (0x9EA4)

    // MISSION_LPM_DATA_OUT_0                               (0x9EA8)

    // MISSION_LPM_DATA_OUT_1                               (0xBD80)
    #define MISSION_LPM_OUT_0                               0xFFFF

    // MISSION_LPM_DATA_OUT_2                               (0xBD82)
    #define MISSION_LPM_OUT_1                               0xFFFF

    // MISSION_LPM_DATA_OUT_3                               (0xBD84)
    #define MISSION_LPM_OUT_2                               0xFFFF

    // MISSION_LPM_DATA_OUT_4                               (0xBD86)
    #define MISSION_LPM_OUT_3                               0xFFFF

    // MISSION_LPM_DATA_OUT_5                               (0xBD88)
    #define MISSION_LPM_OUT_4                               0xFFFF

    // MISSION_LPM_DATA_OUT_6                               (0xBD8A)
    #define MISSION_LPM_OUT_5                               0xFFFF

    // MISSION_LPM_DATA_OUT_7                               (0xBD8C)
    #define MISSION_LPM_OUT_6                               0xFFFF

    // MISSION_LPM_DATA_OUT_8                               (0xBD8E)
    #define MISSION_LPM_OUT_7                               0xFFFF

    // MISSION_LPM_DATA_OUT_9                               (0xBD90)
    #define MISSION_LPM_OUT_8                               0xFFFF

    // MISSION_LPM_DATA_OUT_10                              (0xBD92)
    #define MISSION_LPM_OUT_9                               0xFFFF

    // MISSION_LPM_DATA_OUT_11                              (0xBD94)
    #define MISSION_LPM_OUT_10                              0xFFFF

    // MISSION_LPM_DATA_OUT_12                              (0xBD96)
    #define MISSION_LPM_OUT_11                              0xFFFF

    // MISSION_LPM_DATA_OUT_13                              (0xBD98)
    #define MISSION_LPM_OUT_12                              0xFFFF

    // MISSION_LPM_DATA_OUT_14                              (0xBD9A)
    #define MISSION_LPM_OUT_13                              0xFFFF

    // MISSION_LPM_DATA_OUT_15                              (0xBD9C)
    #define MISSION_LPM_OUT_14                              0xFFFF

    // MISSION_LPM_DATA_OUT_16                              (0xBD9E)
    #define MISSION_LPM_OUT_15                              0xFFFF

    // MISSION_LPM_DATA_OUT_17                              (0xBDA0)
    #define MISSION_LPM_OUT_16                              0xFFFF

    // MISSION_LPM_DATA_OUT_18                              (0xBDA2)
    #define MISSION_LPM_OUT_17                              0xFFFF

    // MISSION_LPM_DATA_OUT_19                              (0xBDA4)
    #define MISSION_LPM_OUT_18                              0xFFFF

    // MISSION_LPM_DATA_OUT_20                              (0xBDA6)
    #define MISSION_LPM_OUT_19                              0xFFFF

    // MISSION_LPM_DATA_OUT_21                              (0xBDA8)
    #define MISSION_LPM_OUT_20                              0xFFFF

    // MISSION_LPM_DATA_OUT_22                              (0xBDAA)
    #define MISSION_LPM_OUT_21                              0xFFFF

    // MISSION_LPM_DATA_OUT_23                              (0xBDAC)
    #define MISSION_LPM_OUT_22                              0xFFFF

    // MISSION_LPM_DATA_IN_0                                (0xBDAE)
    #define MISSION_LPM_OUT_23                              0xFFFF

    // MISSION_LPM_DATA_IN_1                                (0xBDB0)
    #define MISSION_LPM_IN_0                                0xFFFF

    // MISSION_LPM_DATA_IN_2                                (0xBDB2)
    #define MISSION_LPM_IN_1                                0xFFFF

    // MISSION_LPM_DATA_IN_3                                (0xBDB4)
    #define MISSION_LPM_IN_2                                0xFFFF

    // MISSION_LPM_DATA_IN_4                                (0xBDB6)
    #define MISSION_LPM_IN_3                                0xFFFF

    // MISSION_LPM_DATA_IN_5                                (0xBDB8)
    #define MISSION_LPM_IN_4                                0xFFFF

    // MISSION_LPM_DATA_IN_6                                (0xBDBA)
    #define MISSION_LPM_IN_5                                0xFFFF

    // MISSION_LPM_DATA_IN_7                                (0xBDBC)
    #define MISSION_LPM_IN_6                                0xFFFF

    // MISSION_LPM_DATA_IN_8                                (0xBDBE)
    #define MISSION_LPM_IN_7                                0xFFFF

    // MISSION_LPM_DATA_IN_9                                (0xBDC0)
    #define MISSION_LPM_IN_8                                0xFFFF

    // MISSION_LPM_DATA_IN_10                               (0xBDC2)
    #define MISSION_LPM_IN_9                                0xFFFF

    // MISSION_LPM_DATA_IN_11                               (0xBDC4)
    #define MISSION_LPM_IN_10                               0xFFFF

    // MISSION_LPM_DATA_IN_12                               (0xBDC6)
    #define MISSION_LPM_IN_11                               0xFFFF

    // MISSION_LPM_DATA_IN_13                               (0xBDC8)
    #define MISSION_LPM_IN_12                               0xFFFF

    // MISSION_LPM_DATA_IN_14                               (0xBDCA)
    #define MISSION_LPM_IN_13                               0xFFFF

    // MISSION_LPM_DATA_IN_15                               (0xBDCC)
    #define MISSION_LPM_IN_14                               0xFFFF

    // MISSION_LPM_DATA_IN_16                               (0xBDCE)
    #define MISSION_LPM_IN_15                               0xFFFF

    // MISSION_LPM_DATA_IN_17                               (0xBDD0)
    #define MISSION_LPM_IN_16                               0xFFFF

    // MISSION_LPM_DATA_IN_18                               (0xBDD2)
    #define MISSION_LPM_IN_17                               0xFFFF

    // MISSION_LPM_DATA_IN_19                               (0xBDD4)
    #define MISSION_LPM_IN_18                               0xFFFF

    // MISSION_LPM_DATA_IN_20                               (0xBDD6)
    #define MISSION_LPM_IN_19                               0xFFFF

    // MISSION_LPM_DATA_IN_21                               (0xBDD8)
    #define MISSION_LPM_IN_20                               0xFFFF

    // MISSION_LPM_DATA_IN_22                               (0xBDDA)
    #define MISSION_LPM_IN_21                               0xFFFF

    // MISSION_LPM_DATA_IN_23                               (0xBDDC)
    #define MISSION_LPM_IN_22                               0xFFFF

    // CPHY0_AUX_PHY_CTRL                                   (0xBDDE)
    #define MISSION_LPM_IN_23                               0xFFFF

    // CPHY0_PHY_CTRL                                       (0x8300)
    #define CPHY0_AUX_RESET                                 BIT0
    #define CPHY0_RXAUX_RXPD                                BIT1
    #define CPHY0_RXAUX_TXPD                                BIT2
    #define CPHY0_AUX_TMODE                                 BIT3
    #define CPHY0_RXEN_CALRTERM                             BIT4
    #define CPHY0_AUX_IOS                                   0x60
    #define CPHY0_AUX_IOS_SHIFT                             5
    #define CPHY0_AUX_REF_CLK_POL                           BIT7
    #define CPHY0_AUX_PHY_RSRV                              0xFF00
    #define CPHY0_AUX_G                                     0xFF0000
    #define CPHY0_AUX_P                                     0xFF000000

    // CPHY0_L0_CTRL_0                                      (0x830C)
    #define CPHY0_L0_RESET                                  BIT0
    #define CPHY0_L1_RESET                                  BIT1
    #define CPHY0_L2_RESET                                  BIT2
    #define CPHY0_L3_RESET                                  BIT3
    #define CPHY0_DP_MODE                                   BIT4
    #define CPHY0_DP_BUS_WIDTH                              BIT5
    #define CPHY0_TMDS_MODE                                 BIT6
    #define CPHY0_SAMPLE_SWAP                               BIT7
    #define CPHY0_RTERM                                     0x0F00
    #define CPHY0_LOOPBACK_LN                               0xF000
    #define CPHY0_ENVBUFC_LN                                0x1F0000
    #define CPHY0_RCVRDATA_BITS_SWAP                        BIT21
    #define CPHY0_RCVRDATA_POLARITY                         BIT22
    #define CPHY0_RCVRDATA_ODD                              BIT23
    #define CPHY0_SPD_SEL_OW                                BIT24
    #define CPHY0_REF_CLK_1X_EN                             BIT25
    #define CPHY0_DVI_CLK_OUT_2X_EN                         BIT26
    #define CPHY0_L0_RCVRCLK_INV                            BIT27
    #define CPHY0_L1_RCVRCLK_INV                            BIT28
    #define CPHY0_L2_RCVRCLK_INV                            BIT29
    #define CPHY0_L3_RCVRCLK_INV                            BIT30
    #define DUAL_DVI_MODE                                   BIT31

    // CPHY0_L0_CTRL_4                                      (0x8310)
    #define CPHY0_L0_ACRCY_SEL_0                            0x07
    #define CPHY0_L0_ACRCY_SEL_1                            0x38
    #define CPHY0_L0_ACRCY_SEL_1_SHIFT                      3
    #define CPHY0_L0_IB_CNTL                                0xC0
    #define CPHY0_L0_IB_CNTL_SHIFT                          6
    #define CPHY0_L0_CPTIN                                  0x3F00
    #define CPHY0_L0_SPD_SEL                                0xC000
    #define CPHY0_L0_GAIN                                   0x70000
    #define CPHY0_L0_IDDQEN                                 BIT19
    #define CPHY0_L0_OOR_LOSC                               BIT20
    #define CPHY0_L0_ DECR_BW                               0x600000
    #define CPHY0_L0_SWAP_CAL_DIR                           BIT23
    #define CPHY0_L0_DIS_TRIM_CAL                           BIT24
    #define CPHY0_L0_EQTEST                                 BIT25
    #define CPHY0_L0_ZERO                                   0x7C000000
    #define CPHY0_L0_TMDS_LOCK2REF                          BIT31

    // CPHY0_L0_CPTRIM                                      (0x8314)
    #define CPHY0_L0_CAL_CNTL                               0x0F
    #define CPHY0_L0_DIS_OSCC                               BIT4
    #define CPHY0_L0_ENLP                                   BIT5
    #define CPHY0_L0_ENRCK                                  BIT6
    #define CPHY0_L0_BYPASS_TRAIN                           BIT7
    #define CPHY0_L0_MN_D    ISABLE_OW                      BIT8
    #define CPHY0_L0_MN_DISABLE_TEST                        BIT9
    #define CPHY0_L0_SEL_DATA_OW                            BIT10
    #define CPHY0_L0_SEL_DATA_TEST                          BIT11
    #define CPHY0_L0_PDEN_OW                                BIT12
    #define CPHY0_L0_PDEN_TEST                              BIT13
    #define CPHY0_L0_LUDO_OW                                BIT14
    #define CPHY0_L0_LUDO_TEST                              BIT15
    #define CPHY0_L0_RSVR                                   0xFF0000
    #define CPHY0_L0_EQ_FPEAK                               0x7000000
    #define CPHY0_L0_FORCE_FREQ_LOCK                        BIT27
    #define CPHY0_DPRX_L0_RXLO_R1                           BIT28
    #define CPHY0_DPRX_L0_SCALE_C1                          BIT29
    #define CPHY0_DPRX_L0_ENH_STRTUP                        BIT30
    #define CPHY0_DPRX_L0_INCR_DEL                          BIT31

    // CPHY0_L1_CTRL_0                                      (0x8318)
    #define CPHY0_L0_CPTOUT                                 0x3F
    #define CPHY0_L0_OUT_OF_RANGE                           BIT6

    // CPHY0_L1_CTRL_4                                      (0x831C)
    #define CPHY0_L1_ACRCY_SEL_0                            0x07
    #define CPHY0_L1_ACRCY_SEL_1                            0x38
    #define CPHY0_L1_ACRCY_SEL_1_SHIFT                      3
    #define CPHY0_L1_IB_CNTL                                0xC0
    #define CPHY0_L1_IB_CNTL_SHIFT                          6
    #define CPHY0_L1_CPTIN                                  0x3F00
    #define CPHY0_L1_SPD_SEL                                0xC000
    #define CPHY0_L1_GAIN                                   0x70000
    #define CPHY0_L1_IDDQEN                                 BIT19
    #define CPHY0_L1_OOR_LOSC                               BIT20
    #define CPHY0_L1_DECR_BW                                0x600000
    #define CPHY0_L1_SWAP_CAL_DIR                           BIT23
    #define CPHY0_L1_DIS_TRIM_CAL                           BIT24
    #define CPHY0_L1_EQTEST                                 BIT25
    #define CPHY0_L1_ZERO                                   0x7C000000
    #define CPHY0_L1_TMDS_LOCK2REF                          BIT31

    // CPHY0_L1_CPTRIM                                      (0x8320)
    #define CPHY0_L1_CAL_CNTL                               0x0F
    #define CPHY0_L1_DIS_OSCC                               BIT4
    #define CPHY0_L1_ENLP                                   BIT5
    #define CPHY0_L1_ENRCK                                  BIT6
    #define CPHY0_L1_BYPASS_TRAIN                           BIT7
    #define CPHY0_L1_MN_DISABLE_OW                          BIT8
    #define CPHY0_L1_MN_DISABLE_TEST                        BIT9
    #define CPHY0_L1_SEL_DATA_OW                            BIT10
    #define CPHY0_L1_SEL_DATA_TEST                          BIT11
    #define CPHY0_L1_PDEN_OW                                BIT12
    #define CPHY0_L1_PDEN_TEST                              BIT13
    #define CPHY0_L1_LUDO_OW                                BIT14
    #define CPHY0_L1_LUDO_TEST                              BIT15
    #define CPHY0_L1_RSVR                                   0xFF0000
    #define CPHY0_L1_EQ_FPEAK                               0x7000000
    #define CPHY0_L1_FORCE_FREQ_LOCK                        BIT27
    #define CPHY0_DPRX_L1_RXLO_R1                           BIT28
    #define CPHY0_DPRX_L1_SCALE_C1                          BIT29
    #define CPHY0_DPRX_L1_ENH_STRTUP                        BIT30
    #define CPHY0_DPRX_L1_INCR_DEL                          BIT31

    // CPHY0_L2_CTRL_0                                      (0x8324)
    #define CPHY0_L1_CPTOUT                                 0x3F
    #define CPHY0_L1_OUT_OF_RANGE                           BIT6

    // CPHY0_L2_CTRL_4                                      (0x8328)
    #define CPHY0_L2_ACRCY_SEL_0                            0x07
    #define CPHY0_L2_ACRCY_SEL_1                            0x38
    #define CPHY0_L2_ACRCY_SEL_1_SHIFT                      3
    #define CPHY0_L2_IB_CNTL                                0xC0
    #define CPHY0_L2_IB_CNTL_SHIFT                          6
    #define CPHY0_L2_CPTIN                                  0x3F00
    #define CPHY0_L2_SPD_SEL                                0xC000
    #define CPHY0_L2_GAIN                                   0x70000
    #define CPHY0_L2_IDDQEN                                 BIT19
    #define CPHY0_L2_OOR_LOSC                               BIT20
    #define CPHY0_L2_DECR_BW                                0x600000
    #define CPHY0_L2_SWAP_CAL_DIR                           BIT23
    #define CPHY0_L2_DIS_TRIM_CAL                           BIT24
    #define CPHY0_L2_EQTEST                                 BIT25
    #define CPHY0_L2_ZERO                                   0x7C000000
    #define CPHY0_L2_TMDS_LOCK2REF                          BIT31

    // CPHY0_L2_CPTRIM                                      (0x832C)
    #define CPHY0_L2_CAL_CNTL                               0x0F
    #define CPHY0_L2_DIS_OSCC                               BIT4
    #define CPHY0_L2_ENLP                                   BIT5
    #define CPHY0_L2_ENRCK                                  BIT6
    #define CPHY0_L2_BYPASS_TRAIN                           BIT7
    #define CPHY0_L2_MN_DISABLE_OW                          BIT8
    #define CPHY0_L2_MN_DISABLE_TEST                        BIT9
    #define CPHY0_L2_SEL_DATA_OW                            BIT10
    #define CPHY0_L2_SEL_DATA_TEST                          BIT11
    #define CPHY0_L2_PDEN_OW                                BIT12
    #define CPHY0_L2_PDEN_TEST                              BIT13
    #define CPHY0_L2_LUDO_OW                                BIT14
    #define CPHY0_L2_LUDO_TEST                              BIT15
    #define CPHY0_L2_RSVR                                   0xFF0000
    #define CPHY0_L2_EQ_FPEAK                               0x7000000
    #define CPHY0_L2_FORCE_FREQ_LOCK                        BIT27
    #define CPHY0_DPRX_L2_RXLO_R1                           BIT28
    #define CPHY0_DPRX_L2_SCALE_C1                          BIT29
    #define CPHY0_DPRX_L2_ENH_STRTUP                        BIT30
    #define CPHY0_DPRX_L2_INCR_DEL                          BIT31

    // CPHY0_L3_CTRL_0                                      (0x8330)
    #define CPHY0_L2_CPTOUT                                 0x3F
    #define CPHY0_L2_OUT_OF_RANGE                           BIT6

    // CPHY0_L3_CTRL_4                                      (0x8334)
    #define CPHY0_L3_ACRCY_SEL_0                            0x07
    #define CPHY0_L3_ACRCY_SEL_1                            0x38
    #define CPHY0_L3_ACRCY_SEL_1_SHIFT                      3
    #define CPHY0_L3_IB_CNTL                                0xC0
    #define CPHY0_L3_IB_CNTL_SHIFT                          6
    #define CPHY0_L3_CPTIN                                  0x3F00
    #define CPHY0_L3_SPD_SEL                                0xC000
    #define CPHY0_L3_GAIN                                   0x70000
    #define CPHY0_L3_IDDQEN                                 BIT19
    #define CPHY0_L3_OOR_LOSC                               BIT20
    #define CPHY0_L3_DECR_BW                                0x600000
    #define CPHY0_L3_SWAP_CAL_DIR                           BIT23
    #define CPHY0_L3_DIS_TRIM_CAL                           BIT24
    #define CPHY0_L3_EQTEST                                 BIT25
    #define CPHY0_L3_ZERO                                   0x7C000000
    #define CPHY0_L3_TMDS_LOCK2REF                          BIT31

    // CPHY0_L3_CPTRIM                                      (0x8338)
    #define CPHY0_L3_CAL_CNTL                               0x0F
    #define CPHY0_L3_DIS_OSCC                               BIT4
    #define CPHY0_L3_ENLP                                   BIT5
    #define CPHY0_L3_ENRCK                                  BIT6
    #define CPHY0_L3_BYPASS_TRAIN                           BIT7
    #define CPHY0_L3_MN_DISABLE_OW                          BIT8
    #define CPHY0_L3_MN_DISABLE_TEST                        BIT9
    #define CPHY0_L3_SEL_DATA_OW                            BIT10
    #define CPHY0_L3_SEL_DATA_TEST                          BIT11
    #define CPHY0_L3_PDEN_OW                                BIT12
    #define CPHY0_L3_PDEN_TEST                              BIT13
    #define CPHY0_L3_LUDO_OW                                BIT14
    #define CPHY0_L3_LUDO_TEST                              BIT15
    #define CPHY0_L3_RSVR                                   0xFF0000
    #define CPHY0_L3_EQ_FPEAK                               0x7000000
    #define CPHY0_L3_FORCE_FREQ_LOCK                        BIT27
    #define CPHY0_DPRX_L3_RXLO_R1                           BIT28
    #define CPHY0_DPRX_L3_SCALE_C1                          BIT29
    #define CPHY0_DPRX_L3_ENH_STRTUP                        BIT30
    #define CPHY0_DPRX_L3_INCR_DEL                          BIT31

    // CPHY0_RCAL_RESULT                                    (0x833C)
    #define CPHY0_L3_CPTOUT                                 0x3F
    #define CPHY0_L3_OUT_OF_RANGE                           BIT6

    // CPHY0_ALT_FREQ_MEAS_CTRL                             (0x8340)
    #define CPHY0_RSRV_STATUS                               0xFF00

    // CPHY0_ALT_FREQ_MEAS_RESULT                           (0x8344)
    #define CPHY0_ALT_FREQ_DETECT_EN                        BIT0
    #define CPHY0_ALT_DETECT_REF_SEL                        BIT1
    #define CPHY0_ALT_MEAS_RESULT_SEL                       0x0C
    #define CPHY0_ALT_MEAS_RESULT_SEL_SHIFT                 2
    #define CPHY0_ALT_FREQ_MEAS_PERIOD                      0xFF00

    // CPHY0_TEST_CTRL                                      (0x8348)

    // CPHY0_BIST_CONTROL                                   (0x834C)
    #define CPHY0_EQTMODE                                   BIT0
    #define CPHY0_RXSEL_RTERM                               BIT1
    #define CPHY0_ENVBUFC                                   BIT2
    #define CPHY0_IMBGEN_PD                                 BIT3
    #define CPHY0_RTERM_ENB                                 BIT4
    #define CPHY0_TEST_CTRL_RSRV                            BIT5
    #define CPHY0_ALIGN_LSYM                                BIT7
    #define CPHY0_CKTMODE                                   BIT8
    #define CPHY0_CK_SEL                                    0x0600
    #define CPHY0_PLL_SEL                                   0x3000
    #define CPHY0_PHYA_TBUS_SEL                             0xF0000
    #define CPHY0_ANA_TBUS_SEL                              0xF00000

    // CPHY0_BIST_PATTERN0                                  (0x8350)
    #define CPHY0_ANA_LBACK_EN                              BIT0
    #define CPHY0_ANA_LBACK_LN_SEL                          0x06
    #define CPHY0_ANA_LBACK_LN_SEL_SHIFT                    1
    #define CPHY0_ANA_LBACK_SEL_POS                         BIT3
    #define CPHY0_ANA_LBACK_DATA_SWAP                       BIT4
    #define CPHY0_BIST_PRBS_EN                              BIT5
    #define CPHY0_BIST_AUX_CK150_INV                        BIT6
    #define CPHY0_BIST_BS_SELECT                            BIT7
    #define CPHY0_BIST_SEQ_LENGTH                           0x0700
    #define CPHY0_BIST_BS_GEN_EN                            BIT11
    #define CPHY0_BIST_BITS_SWAP                            BIT12
    #define CPHY0_BIST_SYMBOL_SWAP                          BIT13
    #define CPHY0_TMDS_TST_MODE                             BIT16
    #define CPHY0_TMDS_BIST_CRC_DATA_SWAP                   BIT17
    #define CPHY0_TMDS_BIST_CODE_GEN_EN                     BIT18
    #define CPHY0_TMDS_BIST_CODE_DATA_SWAP_E                BIT19

    // CPHY0_BIST_PATTERN1                                  (0x8354)

    // CPHY0_BIST_PATTERN2                                  (0x8358)

    // CPHY0_BIST_PATTERN3                                  (0x835C)

    // CPHY0_BIST_PATTERN4                                  (0x8360)

    // CPHY0_BIST_STATUS                                    (0x8364)

    // CPHY0_RSVRBITS                                       (0x8368)
    #define CPHY0_BIST_MATCH                                BIT0
    #define CPHY0_BIST_RXL_PHY_FREQ_DET_LOC                 BIT1
    #define CPHY0_TMDS_BIST_SIGNATURE_DONE                  BIT2
    #define CPHY0_TMDS_BIST_SIGNATURE                       0xFFFF0000

    // CPHY0_BIST_TMDS_CRC_UPDATE                           (0x836C)

    // CPHY0_JE_CTRL                                        (0x8370)
    #define CPHY0_TMDS_BIST_COMPUTE_NEW_SIG                 BIT0

    // CPHY0_JE_CONFIG                                      (0x8380)
    #define VISU_MODE                                       0x0700

    // CPHY0_JE                                             (0x8384)
    #define CLK_OBS_SEL1                                    0x0F
    #define CLK_OBS_DIV1                                    0x30
    #define CLK_OBS_DIV1_SHIFT                              4
    #define CLK_OBS_SEL2                                    0x0F00
    #define CLK_OBS_DIV2                                    0x3000

    // CPHY0_JE_TST_THRESHOLD                               (0x8388)
    #define TST_WORD_PATTERN                                0x0FFF
    #define TST_MASK_PATTERN                                0xFFF0000

    // CPHY0_JE_STATUS                                      (0x838C)
    #define TST_THERSHOLD                                   0xFFFFFF

    // CPHY1_AUX_PHY_CTRL                                   (0x8390)
    #define JE_STATUS                                       0x07
    #define JE_REGOUT                                       0x1FFF0

    // CPHY1_PHY_CTRL                                       (0x8400)
    #define CPHY1_AUX_RESET                                 BIT0
    #define CPHY1_RXAUX_RXPD                                BIT1
    #define CPHY1_RXAUX_TXPD                                BIT2
    #define CPHY1_AUX_TMODE                                 BIT3
    #define CPHY1_RXEN_CALRTERM                             BIT4
    #define CPHY1_AUX_IOS                                   0x60
    #define CPHY1_AUX_IOS_SHIFT                             5
    #define CPHY1_AUX_REF_CLK_PO                            BIT7
    #define CPHY1_AUX_PHY_RSRV                              0xFF00
    #define CPHY1_AUX_G                                     0xFF0000
    #define CPHY1_AUX_P                                     0xFF000000

    // CPHY1_L0_CTRL_0                                      (0x840C)
    #define CPHY1_L0_RESET                                  BIT0
    #define CPHY1_L1_RESET                                  BIT1
    #define CPHY1_L2_RESET                                  BIT2
    #define CPHY1_L3_RESET                                  BIT3
    #define CPHY1_DP_MODE                                   BIT4
    #define CPHY1_DP_BUS_WIDTH                              BIT5
    #define CPHY1_TMDS_MODE                                 BIT6
    #define CPHY1_SAMPLE_SWAP                               BIT7
    #define CPHY1_RTERM                                     0x0F00
    #define CPHY1_LOOPBACK_LN                               0xF000
    #define CPHY1_ENVBUFC_LN                                0x1F0000
    #define CPHY1_RCVRDATA_BITS_SWAP                        BIT21
    #define CPHY1_RCVRDATA_POLARITY                         BIT22
    #define CPHY1_RCVRDATA_ODD                              BIT23
    #define CPHY1_SPD_SEL_OW                                BIT24
    #define CPHY1_REF_CLK_1X_EN                             BIT25
    #define CPHY1_DVI_CLK_OUT_2X_EN                         BIT26
    #define CPHY1_L0_RCVRCLK_INV                            BIT27
    #define CPHY1_L1_RCVRCLK_INV                            BIT28
    #define CPHY1_L2_RCVRCLK_INV                            BIT29
    #define CPHY1_L3_RCVRCLK_INV                            BIT30

    // CPHY1_L0_CTRL_4                                      (0x8410)
    #define CPHY1_L0_ACRCY_SEL_0                            0x07
    #define CPHY1_L0_ACRCY_SEL_1                            0x38
    #define CPHY1_L0_ACRCY_SEL_1_SHIFT                      3
    #define CPHY1_L0_IB_CNTL                                0xC0
    #define CPHY1_L0_IB_CNTL_SHIFT                          6
    #define CPHY1_L0_CPTIN                                  0x3F00
    #define CPHY1_L0_SPD_SEL                                0xC000
    #define CPHY1_L0_GAIN                                   0x70000
    #define CPHY1_L0_IDDQEN                                 BIT19
    #define CPHY1_L0_OOR_LOSC                               BIT20
    #define CPHY1_L0_ DECR_BW                               0x600000
    #define CPHY1_L0_SWAP_CAL_DIR                           BIT23
    #define CPHY1_L0_DIS_TRIM_CAL                           BIT24
    #define CPHY1_L0_EQTEST                                 BIT25
    #define CPHY1_L0_ZERO                                   0x7C000000
    #define CPHY1_L0_TMDS_LOCK2REF                          BIT31

    // CPHY1_L0_CPTRIM                                      (0x8414)
    #define CPHY1_L0_CAL_CNTL                               0x0F
    #define CPHY1_L0_DIS_OSCC                               BIT4
    #define CPHY1_L0_ENLP                                   BIT5
    #define CPHY1_L0_ENRCK                                  BIT6
    #define CPHY1_L0_BYPASS_TRAIN                           BIT7
    #define CPHY1_L0_MN_DISABLE_OW                          BIT8
    #define CPHY1_L0_MN_DISABLE_TEST                        BIT9
    #define CPHY1_L0_SEL_DATA_OW                            BIT10
    #define CPHY1_L0_SEL_DATA_TEST                          BIT11
    #define CPHY1_L0_PDEN_OW                                BIT12
    #define CPHY1_L0_PDEN_TEST                              BIT13
    #define CPHY1_L0_LUDO_OW                                BIT14
    #define CPHY1_L0_LUDO_TEST                              BIT15
    #define CPHY1_L0_RSVR                                   0xFF0000
    #define CPHY1_L0_EQ_FPEAK                               0x7000000
    #define CPHY1_L0_FORCE_FREQ_LOCK                        BIT27
    #define CPHY1_DPRX_L0_RXLO_R1                           BIT28
    #define CPHY1_DPRX_L0_SCALE_C1                          BIT29
    #define CPHY1_DPRX_L0_ENH_STRTUP                        BIT30
    #define CPHY1_DPRX_L0_INCR_DEL                          BIT31

    // CPHY1_L1_CTRL_0                                      (0x8418)
    #define CPHY1_L0_CPTOUT                                 0x3F
    #define CPHY1_L0_OUT_OF_RANGE                           BIT6

    // CPHY1_L1_CTRL_4                                      (0x841C)
    #define CPHY1_L1_ACRCY_SEL_0                            0x07
    #define CPHY1_L1_ACRCY_SEL_1                            0x38
    #define CPHY1_L1_ACRCY_SEL_1_SHIFT                      3
    #define CPHY1_L1_IB_CNTL                                0xC0
    #define CPHY1_L1_IB_CNTL_SHIFT                          6
    #define CPHY1_L1_CPTIN                                  0x3F00
    #define CPHY1_L1_SPD_SEL                                0xC000
    #define CPHY1_L1_GAIN                                   0x70000
    #define CPHY1_L1_IDDQEN                                 BIT19
    #define CPHY1_L1_OOR_LOSC                               BIT20
    #define CPHY1_L1_DECR_BW                                0x600000
    #define CPHY1_L1_SWAP_CAL_DIR                           BIT23
    #define CPHY1_L1_DIS_TRIM_CAL                           BIT24
    #define CPHY1_L1_EQTEST                                 BIT25
    #define CPHY1_L1_ZERO                                   0x7C000000
    #define CPHY1_L1_TMDS_LOCK2REF                          BIT31

    // CPHY1_L1_CPTRIM                                      (0x8420)
    #define CPHY1_L1_CAL_CNTL                               0x0F
    #define CPHY1_L1_DIS_OSCC                               BIT4
    #define CPHY1_L1_ENLP                                   BIT5
    #define CPHY1_L1_ENRCK                                  BIT6
    #define CPHY1_L1_BYPASS_TRAIN                           BIT7
    #define CPHY1_L1_MN_DISABLE_OW                          BIT8
    #define CPHY1_L1_MN_DISABLE_TEST                        BIT9
    #define CPHY1_L1_SEL_DATA_OW                            BIT10
    #define CPHY1_L1_SEL_DATA_TEST                          BIT11
    #define CPHY1_L1_PDEN_OW                                BIT12
    #define CPHY1_L1_PDEN_TEST                              BIT13
    #define CPHY1_L1_LUDO_OW                                BIT14
    #define CPHY1_L1_LUDO_TEST                              BIT15
    #define CPHY1_L1_RSVR                                   0xFF0000
    #define CPHY1_L1_EQ_FPEAK                               0x7000000
    #define CPHY1_L1_FORCE_FREQ_LOCK                        BIT27
    #define CPHY1_DPRX_L1_RXLO_R1                           BIT28
    #define CPHY1_DPRX_L1_SCALE_C1                          BIT29
    #define CPHY1_DPRX_L1_ENH_STRTUP                        BIT30
    #define CPHY1_DPRX_L1_INCR_DEL                          BIT31

    // CPHY1_L2_CTRL_0                                      (0x8424)
    #define CPHY1_L1_CPTOUT                                 0x3F
    #define CPHY1_L1_OUT_OF_RANGE                           BIT6

    // CPHY1_L2_CTRL_4                                      (0x8428)
    #define CPHY1_L2_ACRCY_SEL_0                            0x07
    #define CPHY1_L2_ACRCY_SEL_1                            0x38
    #define CPHY1_L2_ACRCY_SEL_1_SHIFT                      3
    #define CPHY1_L2_IB_CNTL                                0xC0
    #define CPHY1_L2_IB_CNTL_SHIFT                          6
    #define CPHY1_L2_CPTIN                                  0x3F00
    #define CPHY1_L2_SPD_SEL                                0xC000
    #define CPHY1_L2_GAIN                                   0x70000
    #define CPHY1_L2_IDDQEN                                 BIT19
    #define CPHY1_L2_OOR_LOSC                               BIT20
    #define CPHY1_L2_DECR_BW                                0x600000
    #define CPHY1_L2_SWAP_CAL_DIR                           BIT23
    #define CPHY1_L2_DIS_TRIM_CAL                           BIT24
    #define CPHY1_L2_EQTEST                                 BIT25
    #define CPHY1_L2_ZERO                                   0x3C000000
    #define CPHY1_L2_TMDS_LOCK2REF                          BIT31

    // CPHY1_L2_CPTRIM                                      (0x842C)
    #define CPHY1_L2_CAL_CNTL                               0x0F
    #define CPHY1_L2_DIS_OSCC                               BIT4
    #define CPHY1_L2_ENLP                                   BIT5
    #define CPHY1_L2_ENRCK                                  BIT6
    #define CPHY1_L2_BYPASS_TRAIN                           BIT7
    #define CPHY1_L2_MN_DISABLE_OW                          BIT8
    #define CPHY1_L2_MN_DISABLE_TEST                        BIT9
    #define CPHY1_L2_SEL_DATA_OW                            BIT10
    #define CPHY1_L2_SEL_DATA_TEST                          BIT11
    #define CPHY1_L2_PDEN_OW                                BIT12
    #define CPHY1_L2_PDEN_TEST                              BIT13
    #define CPHY1_L2_LUDO_OW                                BIT14
    #define CPHY1_L2_LUDO_TEST                              BIT15
    #define CPHY1_L2_RSVR                                   0xFF0000
    #define CPHY1_L2_EQ_FPEAK                               0x7000000
    #define CPHY1_L2_FORCE_FREQ_LOCK                        BIT27
    #define CPHY1_DPRX_L2_RXLO_R1                           BIT28
    #define CPHY1_DPRX_L2_SCALE_C1                          BIT29
    #define CPHY1_DPRX_L2_ENH_STRTUP                        BIT30
    #define CPHY1_DPRX_L2_INCR_DEL                          BIT31

    // CPHY1_L3_CTRL_0                                      (0x8430)
    #define CPHY1_L2_CPTOUT                                 0x3F
    #define CPHY1_L2_OUT_OF_RANGE                           BIT6

    // CPHY1_L3_CTRL_4                                      (0x8434)
    #define CPHY1_L3_ACRCY_SEL_0                            0x07
    #define CPHY1_L3_ACRCY_SEL_1                            0x38
    #define CPHY1_L3_ACRCY_SEL_1_SHIFT                      3
    #define CPHY1_L3_IB_CNTL                                0xC0
    #define CPHY1_L3_IB_CNTL_SHIFT                          6
    #define CPHY1_L3_CPTIN                                  0x3F00
    #define CPHY1_L3_SPD_SEL                                0xC000
    #define CPHY1_L3_GAIN                                   0x70000
    #define CPHY1_L3_IDDQEN                                 BIT19
    #define CPHY1_L3_OOR_LOSC                               BIT20
    #define CPHY1_L3_SWAP_CAL_DIR                           BIT23
    #define CPHY1_L3_DIS_TRIM_CAL                           BIT24
    #define CPHY1_L3_EQTEST                                 BIT25
    #define CPHY1_L3_ZERO                                   0x7C000000
    #define CPHY1_L3_TMDS_LOCK2REF                          BIT31

    // CPHY1_L3_CPTRIM                                      (0x8438)
    #define CPHY1_L3_CAL_CNTL                               0x0F
    #define CPHY1_L3_DIS_OSCC                               BIT4
    #define CPHY1_L3_ENLP                                   BIT5
    #define CPHY1_L3_ENRCK                                  BIT6
    #define CPHY1_L3_BYPASS_TRAIN                           BIT7
    #define CPHY1_L3_MN_DISABLE_OW                          BIT8
    #define CPHY1_L3_MN_DISABLE_TEST                        BIT9
    #define CPHY1_L3_SEL_DATA_OW                            BIT10
    #define CPHY1_L3_SEL_DATA_TEST                          BIT11
    #define CPHY1_L3_PDEN_OW                                BIT12
    #define CPHY1_L3_PDEN_TEST                              BIT13
    #define CPHY1_L3_LUDO_OW                                BIT14
    #define CPHY1_L3_LUDO_TEST                              BIT15
    #define CPHY1_L3_RSVR                                   0xFF0000
    #define CPHY1_L3_EQ_FPEAK                               0x7000000
    #define CPHY1_L3_FORCE_FREQ_LOCK                        BIT27
    #define CPHY1_DPRX_L3_RXLO_R1                           BIT28
    #define CPHY1_DPRX_L3_SCALE_C1                          BIT29
    #define CPHY1_DPRX_L3_ENH_STRTUP                        BIT30
    #define CPHY1_DPRX_L3_INCR_DEL                          BIT31

    // CPHY1_RCAL_RESULT                                    (0x843C)
    #define CPHY1_L3_CPTOUT                                 0x3F
    #define CPHY1_L3_OUT_OF_RANGE                           BIT6

    // CPHY1_ALT_FREQ_MEAS_CTRL                             (0x8440)
    #define CPHY1_RSRV_STATUS                               0xFF00

    // CPHY1_ALT_FREQ_MEAS_RESULT                           (0x8444)
    #define CPHY1_ALT_FREQ_DETECT_E                         BIT0
    #define CPHY1_ALT_DETECT_REF_SEL                        BIT1
    #define CPHY1_ALT_MEAS_RESULT_SE                        0x0C
    #define CPHY1_ALT_MEAS_RESULT_SE_SHIFT                  2
    #define CPHY1_ALT_FREQ_MEAS_PERI                        0xFF00

    // CPHY1_TEST_CTRL                                      (0x8448)
    #define CPHY1_ALT_FREQ_MEAS_RES                         0x03FF

    // CPHY1_BIST_CONTROL                                   (0x844C)
    #define CPHY1_EQTMODE                                   BIT0
    #define CPHY1_RXSEL_RTERM                               BIT1
    #define CPHY1_ENVBUFC                                   BIT2
    #define CPHY1_IMBGEN_PD                                 BIT3
    #define CPHY1_RTERM_ENB                                 BIT4
    #define CPHY1_TEST_CTRL_RSRV                            BIT5
    #define CPHY1_ALIGN_LSYM                                BIT7
    #define CPHY1_CKTMODE                                   BIT8
    #define CPHY1_CK_SEL                                    0x0600
    #define CPHY1_PLL_SEL                                   0x3000
    #define CPHY1_PHYA_TBUS_SEL                             0xF0000
    #define CPHY1_ANA_TBUS_SEL                              0xF00000

    // CPHY1_BIST_PATTERN0                                  (0x8450)
    #define CPHY1_ANA_LBACK_EN                              BIT0
    #define CPHY1_ANA_LBACK_LN_SEL                          0x06
    #define CPHY1_ANA_LBACK_LN_SEL_SHIFT                    1
    #define CPHY1_ANA_LBACK_SEL_POS                         BIT3
    #define CPHY1_ANA_LBACK_DATA_SWAP                       BIT4
    #define CPHY1_BIST_PRBS_EN                              BIT5
    #define CPHY1_BIST_AUX_CK150_INV                        BIT6
    #define CPHY1_BIST_BS_SELECT                            BIT7
    #define CPHY1_BIST_SEQ_LENGTH                           0x0700
    #define CPHY1_BIST_BS_GEN_EN                            BIT11
    #define CPHY1_BIST_BITS_SWAP                            BIT12
    #define CPHY1_BIST_SYMBOL_SWAP                          BIT13
    #define CPHY1_TMDS_TST_MODE                             BIT16
    #define CPHY1_TMDS_BIST_CRC_DATA_SWAP                   BIT17
    #define CPHY1_TMDS_BIST_CODE_GEN_EN                     BIT18
    #define CPHY1_TMDS_BIST_CODE_DATA_SWAP_EN               BIT19

    // CPHY1_BIST_PATTERN1                                  (0x8454)

    // CPHY1_BIST_PATTERN2                                  (0x8458)

    // CPHY1_BIST_PATTERN3                                  (0x845C)

    // CPHY1_BIST_PATTERN4                                  (0x8460)

    // CPHY1_BIST_STATUS                                    (0x8464)

    // CPHY1_RSVRBITS                                       (0x8468)
    #define CPHY1_BIST_MATCH                                BIT0
    #define CPHY1_BIST_RXL_PHY_FREQ_DET_LOC                 BIT1
    #define CPHY1_TMDS_BIST_SIGNATURE_DONE                  BIT2
    #define CPHY1_TMDS_BIST_SIGNATURE                       0xFFFF0000

    // CPHY1_BIST_TMDS_CRC_UPDATE                           (0x846C)

    // CPHY1_JE_CTRL                                        (0x8470)
    #define CPHY1_TMDS_BIST_COMPUTE_NEW_SIG                 BIT0

    // CPHY1_JE_CONFIG                                      (0x8480)

    // CPHY1_JE                                             (0x8484)

    // CPHY1_JE_TST_THRESHOLD                               (0x8488)

    // CPHY1_JE_STATUS                                      (0x848C)

    // CPHY2_AUX_PHY_CTRL                                   (0x8490)

    // CPHY2_PHY_CTRL                                       (0x8500)
    #define CPHY2_AUX_RESET                                 BIT0
    #define CPHY2_RXAUX_RXPD                                BIT1
    #define CPHY2_RXAUX_TXPD                                BIT2
    #define CPHY2_AUX_TMODE                                 BIT3
    #define CPHY2_RXEN_CALRTERM                             BIT4
    #define CPHY2_AUX_IOS                                   0x60
    #define CPHY2_AUX_IOS_SHIFT                             5
    #define CPHY2_AUX_REF_CLK_POL                           BIT7
    #define CPHY2_AUX_PHY_RSRV                              0xFF00
    #define CPHY2_AUX_G                                     0xFF0000
    #define CPHY2_AUX_P                                     0xFF000000

    // CPHY2_L0_CTRL_0                                      (0x850C)
    #define CPHY2_L0_RESET                                  BIT0
    #define CPHY2_L1_RESET                                  BIT1
    #define CPHY2_L2_RESET                                  BIT2
    #define CPHY2_L3_RESET                                  BIT3
    #define CPHY2_DP_MODE                                   BIT4
    #define CPHY2_DP_BUS_WIDTH                              BIT5
    #define CPHY2_TMDS_MODE                                 BIT6
    #define CPHY2_SAMPLE_SWAP                               BIT7
    #define CPHY2_RTERM                                     0x0F00
    #define CPHY2_LOOPBACK_LN                               0xF000
    #define CPHY2_ENVBUFC_LN                                0x1F0000
    #define CPHY2_RCVRDATA_BITS_SWAP                        BIT21
    #define CPHY2_RCVRDATA_POLARITY                         BIT22
    #define CPHY2_RCVRDATA_ODD                              BIT23
    #define CPHY2_SPD_SEL_OW                                BIT24
    #define CPHY2_REF_CLK_1X_EN                             BIT25
    #define CPHY2_DVI_CLK_OUT_2X_EN                         BIT26
    #define CPHY2_L0_RCVRCLK_INV                            BIT27
    #define CPHY2_L1_RCVRCLK_INV                            BIT28
    #define CPHY2_L2_RCVRCLK_INV                            BIT29
    #define CPHY2_L3_RCVRCLK_INV                            BIT30

    // CPHY2_L0_CTRL_4                                      (0x8510)
    #define CPHY2_L0_ACRCY_SEL_0                            0x07
    #define CPHY2_L0_ACRCY_SEL_1                            0x38
    #define CPHY2_L0_ACRCY_SEL_1_SHIFT                      3
    #define CPHY2_L0_IB_CNTL                                0xC0
    #define CPHY2_L0_IB_CNTL_SHIFT                          6
    #define CPHY2_L0_CPTIN                                  0x3F00
    #define CPHY2_L0_SPD_SEL                                0xC000
    #define CPHY2_L0_GAIN                                   0x70000
    #define CPHY2_L0_IDDQEN                                 BIT19
    #define CPHY2_L0_OOR_LOSC                               BIT20
    #define CPHY2_L0_ DECR_BW                               0x600000
    #define CPHY2_L0_SWAP_CAL_DIR                           BIT23
    #define CPHY2_L0_DIS_TRIM_CAL                           BIT24
    #define CPHY2_L0_EQTEST                                 BIT25
    #define CPHY2_L0_ZERO                                   0x7C000000
    #define CPHY2_L0_TMDS_LOCK2REF                          BIT31

    // CPHY2_L0_CPTRIM                                      (0x8514)
    #define CPHY2_L0_CAL_CNTL                               0x0F
    #define CPHY2_L0_DIS_OSCC                               BIT4
    #define CPHY2_L0_ENLP                                   BIT5
    #define CPHY2_L0_ENRCK                                  BIT6
    #define CPHY2_L0_BYPASS_TRAIN                           BIT7
    #define CPHY2_L0_MN_DISABLE_OW                          BIT8
    #define CPHY2_L0_MN_DISABLE_TEST                        BIT9
    #define CPHY2_L0_SEL_DATA_OW                            BIT10
    #define CPHY2_L0_SEL_DATA_TEST                          BIT11
    #define CPHY2_L0_PDEN_OW                                BIT12
    #define CPHY2_L0_PDEN_TEST                              BIT13
    #define CPHY2_L0_LUDO_OW                                BIT14
    #define CPHY2_L0_LUDO_TEST                              BIT15
    #define CPHY2_L0_RSVR                                   0xFF0000
    #define CPHY2_L0_EQ_FPEAK                               0x7000000
    #define CPHY2_L0_FORCE_FREQ_LOCK                        BIT27
    #define CPHY2_DPRX_L0_RXLO_R1                           BIT28
    #define CPHY2_DPRX_L0_SCALE_C1                          BIT29
    #define CPHY2_DPRX_L0_ENH_STRTUP                        BIT30
    #define CPHY2_DPRX_L0_INCR_DEL                          BIT31

    // CPHY2_L1_CTRL_0                                      (0x8518)
    #define CPHY2_L0_CPTOUT                                 0x3F
    #define CPHY2_L0_OUT_OF_RANGE                           BIT6

    // CPHY2_L1_CTRL_4                                      (0x851C)
    #define CPHY2_L1_ACRCY_SEL_0                            0x07
    #define CPHY2_L1_ACRCY_SEL_1                            0x38
    #define CPHY2_L1_ACRCY_SEL_1_SHIFT                      3
    #define CPHY2_L1_IB_CNTL                                0xC0
    #define CPHY2_L1_IB_CNTL_SHIFT                          6
    #define CPHY2_L1_CPTIN                                  0x3F00
    #define CPHY2_L1_SPD_SEL                                0xC000
    #define CPHY2_L1_GAIN                                   0x70000
    #define CPHY2_L1_IDDQEN                                 BIT19
    #define CPHY2_L1_OOR_LOSC                               BIT20
    #define CPHY2_L1_SWAP_CAL_DIR                           BIT23
    #define CPHY2_L1_DIS_TRIM_CAL                           BIT24
    #define CPHY2_L1_EQTEST                                 BIT25
    #define CPHY2_L1_ZERO                                   0x7C000000
    #define CPHY2_L1_TMDS_LOCK2REF                          BIT31

    // CPHY2_L1_CPTRIM                                      (0x8520)
    #define CPHY2_L1_CAL_CNTL                               0x0F
    #define CPHY2_L1_DIS_OSCC                               BIT4
    #define CPHY2_L1_ENLP                                   BIT5
    #define CPHY2_L1_ENRCK                                  BIT6
    #define CPHY2_L1_BYPASS_TRAIN                           BIT7
    #define CPHY2_L1_MN_DISABLE_OW                          BIT8
    #define CPHY2_L1_MN_DISABLE_TEST                        BIT9
    #define CPHY2_L1_SEL_DATA_OW                            BIT10
    #define CPHY2_L1_SEL_DATA_TEST                          BIT11
    #define CPHY2_L1_PDEN_OW                                BIT12
    #define CPHY2_L1_PDEN_TEST                              BIT13
    #define CPHY2_L1_LUDO_OW                                BIT14
    #define CPHY2_L1_LUDO_TEST                              BIT15
    #define CPHY2_L1_RSVR                                   0xFF0000
    #define CPHY2_L1_EQ_FPEAK                               0x7000000
    #define CPHY2_L1_FORCE_FREQ_LOCK                        BIT27
    #define CPHY2_DPRX_L1_RXLO_R1                           BIT28
    #define CPHY2_DPRX_L1_SCALE_C1                          BIT29
    #define CPHY2_DPRX_L1_ENH_STRTUP                        BIT30
    #define CPHY2_DPRX_L1_INCR_DEL                          BIT31

    // CPHY2_L2_CTRL_0                                      (0x8524)
    #define CPHY2_L1_CPTOUT                                 0x3F
    #define CPHY2_L1_OUT_OF_RANGE                           BIT6

    // CPHY2_L2_CTRL_4                                      (0x8528)
    #define CPHY2_L2_ACRCY_SEL_0                            0x07
    #define CPHY2_L2_ACRCY_SEL_1                            0x38
    #define CPHY2_L2_ACRCY_SEL_1_SHIFT                      3
    #define CPHY2_L2_IB_CNTL                                0xC0
    #define CPHY2_L2_IB_CNTL_SHIFT                          6
    #define CPHY2_L2_CPTIN                                  0x3F00
    #define CPHY2_L2_SPD_SEL                                0xC000
    #define CPHY2_L2_GAIN                                   0x70000
    #define CPHY2_L2_IDDQEN                                 BIT19
    #define CPHY2_L2_OOR_LOSC                               BIT20
    #define CPHY2_L2_DECR_BW                                0x600000
    #define CPHY2_L2_SWAP_CAL_DIR                           BIT23
    #define CPHY2_L2_DIS_TRIM_CAL                           BIT24
    #define CPHY2_L2_EQTEST                                 BIT25
    #define CPHY2_L2_ZERO                                   0x7C000000
    #define CPHY2_L2_TMDS_LOCK2REF                          BIT31

    // CPHY2_L2_CPTRIM                                      (0x852C)
    #define CPHY2_L2_CAL_CNTL                               0x0F
    #define CPHY2_L2_DIS_OSCC                               BIT4
    #define CPHY2_L2_ENLP                                   BIT5
    #define CPHY2_L2_ENRCK                                  BIT6
    #define CPHY2_L2_BYPASS_TRAIN                           BIT7
    #define CPHY2_L2_MN_DISABLE_OW                          BIT8
    #define CPHY2_L2_MN_DISABLE_TEST                        BIT9
    #define CPHY2_L2_SEL_DATA_OW                            BIT10
    #define CPHY2_L2_SEL_DATA_TEST                          BIT11
    #define CPHY2_L2_PDEN_OW                                BIT12
    #define CPHY2_L2_PDEN_TEST                              BIT13
    #define CPHY2_L2_LUDO_OW                                BIT14
    #define CPHY2_L2_LUDO_TEST                              BIT15
    #define CPHY2_L2_RSVR                                   0xFF0000
    #define CPHY2_L2_EQ_FPEAK                               0x7000000
    #define CPHY2_L2_FORCE_FREQ_LOCK                        BIT27
    #define CPHY2_DPRX_L2_RXLO_R1                           BIT28
    #define CPHY2_DPRX_L2_SCALE_C1                          BIT29
    #define CPHY2_DPRX_L2_ENH_STRTUP                        BIT30
    #define CPHY2_DPRX_L2_INCR_DEL                          BIT31

    // CPHY2_L3_CTRL_0                                      (0x8530)
    #define CPHY2_L2_CPTOUT                                 0x3F
    #define CPHY2_L2_OUT_OF_RANGE                           BIT6

    // CPHY2_L3_CTRL_4                                      (0x8534)
    #define CPHY2_L3_ACRCY_SEL_0                            0x07
    #define CPHY2_L3_ACRCY_SEL_1                            0x38
    #define CPHY2_L3_ACRCY_SEL_1_SHIFT                      3
    #define CPHY2_L3_IB_CNTL                                0xC0
    #define CPHY2_L3_IB_CNTL_SHIFT                          6
    #define CPHY2_L3_CPTIN                                  0x3F00
    #define CPHY2_L3_SPD_SEL                                0xC000
    #define CPHY2_L3_GAIN                                   0x70000
    #define CPHY2_L3_IDDQEN                                 BIT19
    #define CPHY2_L3_OOR_LOSC                               BIT20
    #define CPHY2_L3_DECR_BW                                0x600000
    #define CPHY2_L3_SWAP_CAL_DIR                           BIT23
    #define CPHY2_L3_DIS_TRIM_CAL                           BIT24
    #define CPHY2_L3_EQTEST                                 BIT25
    #define CPHY2_L3_ZERO                                   0x7C000000
    #define CPHY2_L3_TMDS_LOCK2REF                          BIT31

    // CPHY2_L3_CPTRIM                                      (0x8538)
    #define CPHY2_L3_CAL_CNTL                               0x0F
    #define CPHY2_L3_DIS_OSCC                               BIT4
    #define CPHY2_L3_ENLP                                   BIT5
    #define CPHY2_L3_ENRCK                                  BIT6
    #define CPHY2_L3_BYPASS_TRAIN                           BIT7
    #define CPHY2_L3_MN_DISABLE_OW                          BIT8
    #define CPHY2_L3_MN_DISABLE_TEST                        BIT9
    #define CPHY2_L3_SEL_DATA_OW                            BIT10
    #define CPHY2_L3_SEL_DATA_TEST                          BIT11
    #define CPHY2_L3_PDEN_OW                                BIT12
    #define CPHY2_L3_PDEN_TEST                              BIT13
    #define CPHY2_L3_LUDO_OW                                BIT14
    #define CPHY2_L3_LUDO_TEST                              BIT15
    #define CPHY2_L3_RSVR                                   0xFF0000
    #define CPHY2_L3_EQ_FPEAK                               0x7000000
    #define CPHY2_L3_FORCE_FREQ_LOCK                        BIT27
    #define CPHY2_DPRX_L3_RXLO_R1                           BIT28
    #define CPHY2_DPRX_L3_SCALE_C1                          BIT29
    #define CPHY2_DPRX_L3_ENH_STRTUP                        BIT30
    #define CPHY2_DPRX_L3_INCR_DEL                          BIT31

    // CPHY2_RCAL_RESULT                                    (0x853C)
    #define CPHY2_L3_CPTOUT                                 0x3F
    #define CPHY2_L3_OUT_OF_RANGE                           BIT6

    // CPHY2_ALT_FREQ_MEAS_CTRL                             (0x8540)
    #define CPHY2_RSRV_STATUS                               0xFF00

    // CPHY2_ALT_FREQ_MEAS_RESULT                           (0x8544)
    #define CPHY2_ALT_FREQ_DETECT_EN                        BIT0
    #define CPHY2_ALT_DETECT_REF_SEL                        BIT1
    #define CPHY2_ALT_MEAS_RESULT_SEL                       0x0C
    #define CPHY2_ALT_MEAS_RESULT_SEL_SHIFT                 2
    #define DPRX_ALT_MEAS_DIS                               BIT4
    #define CPHY2_ALT_FREQ_MEAS_PERIOD                      0xFF00

    // CPHY2_TEST_CTRL                                      (0x8548)
    #define CPHY2_ALT_FREQ_MEAS_RES                         0x03FF

    // CPHY2_BIST_CONTROL                                   (0x854C)
    #define CPHY2_EQTMODE                                   BIT0
    #define CPHY2_RXSEL_RTERM                               BIT1
    #define CPHY2_ENVBUFC                                   BIT2
    #define CPHY2_IMBGEN_PD                                 BIT3
    #define CPHY2_RTERM_ENB                                 BIT4
    #define CPHY2_TEST_CTRL_RSRV                            BIT5
    #define CPHY2_ALIGN_LSYM                                BIT7
    #define CPHY2_CKTMODE                                   BIT8
    #define CPHY2_CK_SEL                                    0x0600
    #define CPHY2_PLL_SEL                                   0x3000
    #define CPHY2_PHYA_TBUS_SEL                             0xF0000
    #define CPHY2_ANA_TBUS_SEL                              0xF00000

    // CPHY2_BIST_PATTERN0                                  (0x8550)
    #define CPHY2_ANA_LBACK_EN                              BIT0
    #define CPHY2_ANA_LBACK_LN_SEL                          0x06
    #define CPHY2_ANA_LBACK_LN_SEL_SHIFT                    1
    #define CPHY2_ANA_LBACK_SEL_POS                         BIT3
    #define CPHY2_ANA_LBACK_DATA_SWAP                       BIT4
    #define CPHY2_BIST_PRBS_EN                              BIT5
    #define CPHY2_BIST_AUX_CK150_INV                        BIT6
    #define CPHY2_BIST_BS_SELECT                            BIT7
    #define CPHY2_BIST_SEQ_LENGTH                           0x0700
    #define CPHY2_BIST_BS_GEN_EN                            BIT11
    #define CPHY2_BIST_BITS_SWAP                            BIT12
    #define CPHY2_BIST_SYMBOL_SWAP                          BIT13
    #define CPHY2_TMDS_TST_MODE                             BIT16
    #define CPHY2_TMDS_BIST_CRC_DATA_SWAP                   BIT17
    #define CPHY2_TMDS_BIST_CODE_GEN_EN                     BIT18
    #define CPHY2_TMDS_BIST_CODE_DATA_SWAP_EN               BIT19

    // CPHY2_BIST_PATTERN1                                  (0x8554)

    // CPHY2_BIST_PATTERN2                                  (0x8558)

    // CPHY2_BIST_PATTERN3                                  (0x855C)

    // CPHY2_BIST_PATTERN4                                  (0x8560)

    // CPHY2_BIST_STATUS                                    (0x8564)

    // CPHY2_RSVRBITS                                       (0x8568)
    #define CPHY2_BIST_MATCH                                BIT0
    #define CPHY2_BIST_RXL_PHY_FREQ_DET_LOC                 BIT1
    #define CPHY2_TMDS_BIST_SIGNATURE_DONE                  BIT2
    #define CPHY2_TMDS_BIST_SIGNATURE                       0xFFFF0000

    // CPHY2_BIST_TMDS_CRC_UPDATE                           (0x856C)

    // CPHY2_JE_CTRL                                        (0x8570)
    #define CPHY2_TMDS_BIST_COMPUTE_NEW_SIG                 BIT0

    // CPHY2_JE_CONFIG                                      (0x8580)

    // CPHY2_JE                                             (0x8584)

    // CPHY2_JE_TST_THRESHOLD                               (0x8588)

    // CPHY2_JE_STATUS                                      (0x858C)

    // DP_TOP_CONTROL                                       (0x8590)

    // DP_TOP_IRQ_STATUS                                    (0x8600)
    #define DP_TEST_BUS0_SEL                                0x0F00
    #define DP_TEST_BUS1_SEL                                0xF000

    // DP_TOP_CLK_CONFIG                                    (0x8604)
    #define DPRX_FE0_IRQ_STS                                BIT0
    #define DPRX1_FE_IRQ_STS                                BIT1
    #define DPRX_BE0_IRQ_STS                                BIT2
    #define DPRX_BE1_IRQ_STS                                BIT3
    #define DP_RL_IRQ_STS                                   BIT4
    #define DPTX_BE_IRQ                                     BIT5
    #define DPTX_FE_IRQ                                     BIT6
    #define DPTX_PHYA_IRQ                                   BIT7

    // DP12RX0_CONTROL                                      (0x8608)
    #define DPRX_VCLK0_SEL                                  0x03
    #define DPRX_AUCLK0_SEL                                 0x0C
    #define DPRX_AUCLK0_SEL_SHIFT                           2
    #define DPRX_VCLK0_INV                                  BIT4
    #define DPRX_LTCLK_SEL                                  0x0300
    #define DP_RL_RX0_EN                                    BIT10
    #define DP_RL_TX0_EN                                    BIT11
    #define DP_RL_TX1_EN                                    BIT12
    #define DP_TCLK_EN                                      BIT13

    // DP12RX0_RESET_CTRL                                   (0x8700)
    #define DPRX_EN                                         BIT0
    #define DPRX_MEMORY_POWERDOWN                           BIT1
    #define DPRX_UART_CLK_SEL                               0x0C
    #define DPRX_UART_CLK_SEL_SHIFT                         2
    #define DPRX_MST_EN                                     BIT4
    #define DPRX_CTRL_RSRV                                  0xE0
    #define DPRX_CTRL_RSRV_SHIFT                            5

    // DP12RX0_IRQ_STATUS                                   (0x8704)
    #define DPRX_RESET_AUX                                  BIT0
    #define DPRX_RESET_LINK                                 BIT1
    #define DPRX_RESET_UART                                 BIT2
    #define DPRX_RESET_HDCP                                 BIT3

    // DP12RX0_TBUS_SEL                                     (0x8708)
    #define DPRX_AUXCH_IRQ_STS                              BIT0
    #define DPRX_PHY_IRQ_STS                                BIT1
    #define DPRX_IRQ_STATUS_RSRV1                           BIT2
    #define DPRX_HDCP_IRQ_STS                               BIT3
    #define DPRX_SIDEBAND_IRQ_STS                           BIT4
    #define DPRX_CLIENT_MSG_IRQ_ST                          BIT5
    #define DPRX_AUX_UART_IRQ_STS                           BIT6
    #define DPRX_GTC_IRQ_STS                                BIT7

    // DP12RX0_CLK_CTRL                                     (0x870C)
    #define DPRX_TBUS_SEL0                                  0x0F
    #define DPRX_TBUS_SEL1                                  0xF0
    #define DPRX_TBUS_SEL1_SHIFT                            4

    // DP12RX0_LINK_CONTROL                                 (0x8730)
    #define DPRX_LSCLK_135_SEL                              0x03
    #define DPRX_LSCLK_135_SRC                              BIT2
    #define DPRX_MANUAL_INV_EN                              BIT3
    #define DPRX_L0_LSCLK_INV                               BIT4
    #define DPRX_L1_LSCLK_INV                               BIT5
    #define DPRX_L2_LSCLK_INV                               BIT6
    #define DPRX_L3_LSCLK_INV                               BIT7

    // DP12RX0_LINK_IRQ_CTRL                                (0x8734)
    #define DPRX_SWAP_BITS                                  BIT0
    #define DPRX_STANDARD1_0                                BIT1
    #define DPRX_CONFIG_SEL                                 BIT2
    #define DPRX_CODE_ORDER                                 BIT3
    #define DPRX_LANE_POLARITY                              BIT4
    #define DPRX_LT_HWARE_EN                                BIT5
    #define DPRX_SWAP_LANE                                  0xC0
    #define DPRX_SWAP_LANE_SHIFT                            6
    #define DPRX_REG_GAIN_EN                                BIT8
    #define DPRX_SCRM_MODE                                  BIT9
    #define DPRX_LINK_CTRL_RSRV                             BIT10
    #define DPRX_PRBS_EN                                    BIT11
    #define DPRX_DPCD_CODE_ERR_EN                           BIT12
    #define DPRX_DPCD_DISP_ERR_EN                           BIT13
    #define DPRX_DPCD_ALIGN_ERR_EN                          BIT14
    #define DPRX_DPCD_SLOCK_ERR_EN                          BIT15
    #define DPRX_DECODER_BLCK                               BIT16
    #define DPRX_DECODER_BLCK_LT_DIS                        BIT17
    #define DPRX_ALGN_BLCK_MSK                              BIT18
    #define DPRX_8B10B_DI_SYMBOLS_SWP                       BIT19
    #define DPRX_8B10B_DI_BITS_REV                          BIT20
    #define DPRX_8B10B_DO_BYTES_SWP                         BIT21
    #define DPRX_8B10B_DO_BITS_REV                          BIT22
    #define DPRX_PHY_RSVD                                   0xFF800000

    // DP12RX0_LINK_IRQ_STS                                 (0x8738)
    #define DPRX_CR_LOST_IRQ_EN                             BIT0
    #define DPRX_SYM_LOCK_LOST_IRQ_EN                       BIT1
    #define DPRX_DEC_IRQ_EN                                 BIT2
    #define DPRX_ALIGN_LOST_IRQ_EN                          BIT3
    #define DPRX_LT_CYCLE_END_IRQ_EN                        BIT4
    #define DPRX_MST_SR_DETECT_IRQ_EN                       0x01E0
    #define DPRX_MST_SR_LOST_IRQ_EN                         0x1E00
    #define DPRX_MST_ECF_CHANGE_IRQ_EN                      BIT13
    #define DPRX_MST_ACT_DETECT_IRQ_EN                      BIT14
    #define DPRX_IRQ_EN_RSRV                                BIT15

    // DP12RX0_DPCD_REV                                     (0x873C)
    #define DPRX_CR_LOST_IRQ_STS                            BIT0
    #define DPRX_SYM_LOCK_LOST_IRQ_STS                      BIT1
    #define DPRX_DEC_IRQ_STS                                BIT2
    #define DPRX_ALIGN_LOST_IRQ_STS                         BIT3
    #define DPRX_LT_CYCLE_END_IRQ_STS                       BIT4
    #define DPRX_MST_SR_DETECT_IRQ_STS                      0x01E0
    #define DPRX_MST_SR_LOST_IRQ_STS                        0x1E00
    #define DPRX_MST_ECF_CHANGE_IRQ_STS                     BIT13
    #define DPRX_MST_ACT_DETECT_IRQ_STS                     BIT14
    #define DPRX_IRQ_STS_RSRV                               BIT15

    // DP12RX0_DPCD_STATUS                                  (0x8740)
    #define DPRX_DPCD_REV                                   0x03

    // DP12RX0_SYMLCK_TMOUT_CTRL                            (0x8744)
    #define DPRX_L0_FIR_ERR_STS                             BIT0
    #define DPRX_L0_FIR_STS                                 BIT1
    #define DPRX_L0_SYM_LOCK_ERR_STS                        BIT2
    #define DPRX_L0_CODE_ERR_STS                            BIT3
    #define DPRX_L1_FIR_ERR_STS                             BIT4
    #define DPRX_L1_FIR_STS                                 BIT5
    #define DPRX_L1_SYM_LOCK_ERR_STS                        BIT6
    #define DPRX_L1_CODE_ERR_STS                            BIT7
    #define DPRX_L2_FIR_ERR_STS                             BIT8
    #define DPRX_L2_FIR_STS                                 BIT9
    #define DPRX_L2_SYM_LOCK_ERR_STS                        BIT10
    #define DPRX_L2_CODE_ERR_STS                            BIT11
    #define DPRX_L3_FIR_ERR_STS                             BIT12
    #define DPRX_L3_FIR_STS                                 BIT13
    #define DPRX_L3_SYM_LOCK_ERR_STS                        BIT14
    #define DPRX_L3_CODE_ERR_STS                            BIT15

    // DP12RX0_ERR_CNT_CTRL                                 (0x8748)
    #define DPRX_SYMLCK_TMOUT_MODE                          0x03
    #define DPRX_FAST_LOCK_DIS                              BIT2
    #define DPRX_SYMLCK_TMOUT                               0x3F00

    // DP12RX0_ERROR_CNT                                    (0x874C)
    #define DPRX_ERR_CNT_EN                                 BIT0
    #define DPRX_ERR_CNT_SEL                                0x06
    #define DPRX_ERR_CNT_SEL_SHIFT                          1
    #define DPRX_ERR_CNT_RSRV                               BIT3
    #define DPRX_ERR_OUT_AUX_DIS                            BIT4

    // DP12RX0_SCRAMBLER_SEED                               (0x8750)
    #define DPRX_ERROR_CNT                                  0xFFFF

    // DP12RX0_HPD_PULSE_GEN_CONTROL                        (0x8754)
    #define DPRX_SCRAMBLER_SEED                             0xFFFF

    // DP12RX0_LT_STATUS                                    (0x8758)
    #define DPRX_HPD_PULSE_TRIGGER                          BIT0
    #define DPRX_HPD_LEVEL_CONTROL                          BIT8
    #define DPRX_HPD_AUTO_EN                                BIT9
    #define DPRX_HPD_RSRV1                                  BIT11
    #define DPRX_HPD_PULSE_WIDTH                            0x7000
    #define DPRX_HPD_RANGE                                  BIT15

    // DP12RX0_LT_CTRL                                      (0x875C)
    #define DPRX_FINAL_LINK_BW                              0x1F
    #define DPRX_FINAL_LANE_COUNT                           0x0700
    #define DPRX_FINAL_ENH_EN                               BIT15
    #define DPRX_CURR_LT_PATRN                              0x30000
    #define DPRX_CURR_QUAL_PATRN                            0xC0000
    #define DPRX_CURR_REC_CLK_EN                            BIT20
    #define DPRX_CURR_SCRAMBLING                            BIT21
    #define DPRX_CURR_ERR_CNT_SE                            0xC00000
    #define DPRX_LT_IN_PROGRESS                             BIT24

    // DP12RX0_LT_STROBE                                    (0x8760)
    #define DPRX_DPCD_LINK_BW_CAP                           0x1F
    #define DPRX_LANE_COUNT                                 0x0700
    #define DPRX_ENHANCED_EN                                BIT15
    #define DPRX_TRAIN_PATTERN                              0x30000
    #define DPRX_QUAL_PATTERN                               0xC0000
    #define DPRX_RECOVERED_CLK_EN                           BIT20
    #define DPRX_SCRAMBLING                                 BIT21
    #define DPRX_SYM_ERR_COUNT_SEL                          0xC00000

    // DP12RX0_LT_TIME_OUT                                  (0x8764)
    #define DPRX_LT_REPEAT_CYCL                             BIT0
    #define DPRX_LT_CYCL_END                                BIT1

    // DP12RX0_MST_FRAME_DETECT_CTRL                        (0x8768)
    #define DPRX_LT_TIMEOUT1                                0x0F
    #define DPRX_LT_TIMEOUT2                                0xF0
    #define DPRX_LT_TIMEOUT2_SHIFT                          4

    // DP12RX0_MST_FRAME_SIZE                               (0x876C)
    #define DPRX_MST_SR_DETECT_FCNT                         0x0F
    #define DPRX_MST_SR_LOST_FCNT                           0xF0
    #define DPRX_MST_SR_LOST_FCNT_SHIFT                     4
    #define DPRX_MST_SR_CORRECT_EN                          BIT8
    #define DPRX_MST_SR_LSB_ALIGN_EN                        BIT9
    #define DPRX_MST_ACT_L1_CORRECT_EN                      BIT10
    #define DPRX_MST_ECF_L1_CORRECT_EN                      BIT11
    #define DPRX_MST_ECF_L2_CORRECT_EN                      BIT12
    #define DPRX_MST_SR_RSRV                                0xE000

    // DP12RX0_MST_ECF_0                                    (0x8770)
    #define DPRX_MST_FRAME_SIZE                             0xFFFF

    // DP12RX0_MST_ECF_1                                    (0x8774)
    #define DPRX_MST_ECF_0                                  0xFFFFFFFF

    // DP12RX0_LINK_QUAL_SET                                (0x8778)
    #define DPRX_MST_ECF_1                                  0xFFFFFFFF

    // DP12RX0_PHYD_TBUS_SEL                                (0x877C)
    #define DPRX_LINK_QUAL_LN0_SET                          0x07
    #define DPRX_LINK_QUAL_LN1_SET                          0x38
    #define DPRX_LINK_QUAL_LN1_SET_SHIFT                    3
    #define DPRX_LINK_QUAL_LN2_SET                          0x01C0
    #define DPRX_LINK_QUAL_LN3_SET                          0x0E00

    // DP12RX0_PHYD_BIST_STATUS                             (0x8784)
    #define DPRX_PHYD_TBUS0_SEL                             0x07
    #define DPRX_TX2RX_TEST_EN                              BIT3
    #define DPRX_CDR_BIST_MODE                              BIT4
    #define DPRX_BIST_CRC_ENABLE                            BIT5
    #define DPRX_CRC_FORCE_RESET                            BIT6
    #define DPRX_BIST_SEQ_LENGTH                            0x0700
    #define DPRX_PHYD_TBUS1_SEL                             0x70000

    // DP12RX0_BIST_CRC_STATUS                              (0x8788)
    #define CDR_DPRX_BIST_MATCH                             BIT0
    #define CDR_DPRX_BIST_DONE                              BIT1

    // DP12RX0_HDCP_CTRL                                    (0x878C)
    #define L0_ERROR_COUNT                                  0x3F
    #define L0_ERROR_OVERFLOW                               BIT6
    #define L0_SIGNATURE_LOCK                               BIT7
    #define L1_ERROR_COUNT                                  0x3F00
    #define L1_ERROR_OVERFLOW                               BIT14
    #define L1_SIGNATURE_LOCK                               BIT15
    #define L2_ERROR_COUNT                                  0x3F0000
    #define L2_ERROR_OVERFLOW                               BIT22
    #define L2_SIGNATURE_LOCK                               BIT23
    #define L3_ERROR_COUNT                                  0x3F000000
    #define L3_ERROR_OVERFLOW                               BIT30
    #define L3_SIGNATURE_LOCK                               BIT31

    // DP12RX0_HDCP_STATUS                                  (0x87A0)
    #define DPRX_HDCP_ENABLE                                BIT0
    #define DPRX_HDCP_KEY_ENCRYPTION                        BIT1
    #define DPRX_HDCP_AUTH_EN                               BIT2
    #define DPRX_HDCP_AUTH_DONE_IRQ_EN                      BIT3
    #define DPRX_HDCP_LINK_FAILURE_IRQ_EN                   BIT4
    #define DPRX_HDCP_SIG_ERROR_IRQ_EN                      BIT5
    #define DPRX_HDCP_REPEATER                              BIT6
    #define DPRX_HDCP_KSV_FIFO_NEW                          BIT7
    #define DPRX_HDCP_DECRYPTION_BYPASS                     BIT8
    #define DPRX_HDCP_LINK_FAIL                             BIT9
    #define DPRX_HDCP_BKSV_LOAD_EN                          BIT10
    #define DPRX_HDCP_AUX_DEFER_EN                          BIT11
    #define DPRX_HDCP_CTRL_RSRV                             0xF000

    // DP12RX0_HDCP_BINFO                                   (0x87A4)
    #define DPRX_SRC_HDCP_STS                               BIT0
    #define DPRX_HDCP_KSV_FIFO_INIT                         BIT1
    #define DPRX_HDCP_STATUS_RSRV1                          BIT2
    #define DPRX_HDCP_AUTH_DONE_STS                         BIT3
    #define DPRX_HDCP_LINK_FAILURE_STS                      BIT4
    #define DPRX_HDCP_SIG_ERROR_STS                         BIT5
    #define DPRX_HDCP_STATUS_RSRV2                          BIT6
    #define DPRX_HDCP_KSV_FIFO_ADV                          BIT7
    #define DPRX_HDCP_TEST_DATA                             0xFF0000
    #define DPRX_HDCP_DATA_RSRV                             0xFF000000

    // DP12RX0_HDCP_KSV_FIFO_0                              (0x87A8)
    #define DPRX_HDCP_DEVICE_COUNT                          0x7F
    #define DPRX_HDCP_MAX_DEV_EXCEEDED                      BIT7
    #define DPRX_HDCP_DEPTH                                 0x0700
    #define DPRX_HDCP_MAX_CASCADE_EXCEEDED                  BIT11

    // DP12RX0_HDCP_KSV_FIFO_1                              (0x87AC)
    #define DPRX_HDCP_KSV_FIFO_0                            0xFFFFFFFF

    // DP12RX0_HDCP_KSV_FIFO_2                              (0x87B0)
    #define DPRX_HDCP_KSV_FIFO_1                            0xFFFFFFFF

    // DP12RX0_HDCP_KSV_FIFO_3                              (0x87B4)
    #define DPRX_HDCP_KSV_FIFO_2                            0xFFFFFFFF

    // DP12RX0_HDCP_V0_0                                    (0x87B8)
    #define DPRX_HDCP_KSV_FIFO_3                            0xFFFFFF

    // DP12RX0_HDCP_V0_1                                    (0x87BC)
    #define DPRX_HDCP_V0_0                                  0xFFFFFFFF

    // DP12RX0_HDCP_V0_2                                    (0x87C0)
    #define DPRX_HDCP_V0_1                                  0xFFFFFFFF

    // DP12RX0_HDCP_V0_3                                    (0x87C4)
    #define DPRX_HDCP_V0_2                                  0xFFFFFFFF

    // DP12RX0_HDCP_V0_4                                    (0x87C8)
    #define DPRX_HDCP_V0_3                                  0xFFFFFFFF

    // DP12RX0_MST_LINE_SIZE                                (0x87CC)
    #define DPRX_HDCP_V0_4                                  0xFFFFFFFF

    // DP12RX0_HDCP_TEST_CTRL                               (0x87D0)
    #define DPRX_MST_LINE_SIZE                              0x0FFF

    // DP12RX0_HDCP_M0_0                                    (0x87D4)
    #define DPRX_HDCP_TEST_CTRL                             0x1F

    // DP12RX0_HDCP_M0_1                                    (0x87D8)
    #define DPRX_HDCP_M0_0                                  0xFFFFFFFF

    // DP12RX0_AUX_CONTROL                                  (0x87DC)
    #define DPRX_HDCP_M0_1                                  0xFFFFFFFF

    // DP12RX0_AUX_IRQ_CTRL                                 (0x8800)
    #define DPRX_AUX_WAKE_UP_COUNT                          0x3000
    #define DPRX_AUX_AUTO_WAKE_ADDR                         BIT14

    // DP12RX0_AUX_IRQ_STATUS                               (0x8804)

    // DP12RX0_AUX_STROBE                                   (0x8808)

    // DP12RX0_AUX2I2C_RESET                                (0x880C)

    // DP12RX0_AUX2I2C_STATUS                               (0x8810)

    // DP12RX0_AUX2I2C_CTRL                                 (0x8814)

    // DP12RX0_AUX2I2C_ADDR                                 (0x8818)

    // DP12RX0_AUX2I2C_CLK_SCALE                            (0x881C)

    // DP12RX0_AUX2OCM_REQ                                  (0x8820)

    // DP12RX0_AUX2OCM_REQ_ADDR                             (0x8824)

    // DP12RX0_OCM2AUX_BUS_ADDR                             (0x8828)

    // DP12RX0_OCM2AUX_BUS_WR_DATA                          (0x882C)

    // DP12RX0_OCM2AUX_BUS_RD_DATA                          (0x8830)

    // DP12RX0_AUX2OCM_RPLY_COMM                            (0x8834)

    // DP12RX0_AUX_FLOAT_DPCD_ZONE_ADDR1                    (0x8838)

    // DP12RX0_AUX_FLOAT_DPCD_ZONE_ADDR2                    (0x883C)

    // DP12RX0_AUX_FLOAT_DPCD_ZONE_ADDR3                    (0x8840)

    // DP12RX0_AUX_FLOAT_DPCD_ZONE_ADDR4                    (0x8844)

    // DP12RX0_AUX_GUID_CTRL                                (0x8848)

    // DP12RX0_AUX_MSG_WIN_CTRL                             (0x884C)

    // DP12RX0_AUX_MSG_WIN1_ADDR                            (0x8850)

    // DP12RX0_AUX_MSG_WIN2_ADDR                            (0x8854)

    // DP12RX0_SIDEBAND_IRQ_CTRL                            (0x8858)

    // DP12RX0_SIDEBAND_IRQ_STATUS                          (0x8900)
    #define BUF_ERROR_IRQ_EN_DOWN_REQ                       BIT0
    #define BUF_ERROR_IRQ_EN_UP_REP                         BIT1
    #define BUF_ERROR_IRQ_EN_DOWN_REP                       BIT2
    #define BUF_ERROR_IRQ_EN_UP_REQ                         BIT3
    #define WR_DONE_IRQ_EN_DOWN_REQ                         BIT4
    #define WR_DONE_IRQ_EN_UP_REP                           BIT5
    #define RD_DONE_IRQ_EN_DOWN_REP                         BIT6
    #define RD_DONE_IRQ_EN_UP_REQ                           BIT7
    #define DOWN_REP_MSG_RDY_IRQ_EN                         BIT8
    #define UP_REQ_MSG_RDY_IRQ_EN                           BIT9

    // DP12RX0_SIDEBAND_WR_ADDR_PTR_DOWN_REQ                (0x8904)
    #define BUF_ERROR_IRQ_STS_DOWN_REQ                      BIT0
    #define BUF_ERROR_IRQ_STS_UP_REP                        BIT1
    #define BUF_ERROR_IRQ_STS_DOWN_REP                      BIT2
    #define BUF_ERROR_IRQ_STS_UP_REQ                        BIT3
    #define WR_DONE_IRQ_STS_DOWN_REQ                        BIT4
    #define WR_DONE_IRQ_STS_UP_REP                          BIT5
    #define RD_DONE_IRQ_STS_DOWN_REP                        BIT6
    #define RD_DONE_IRQ_STS_UP_REQ                          BIT7
    #define DOWN_REP_MSG_RDY_IRQ_STS                        BIT8
    #define UP_REQ_MSG_RDY_IRQ_STS                          BIT9

    // DP12RX0_SIDEBAND_WR_ADDR_PTR_DOWN_REP                (0x8908)
    #define BUF_WR_FIRMWARE_ADDR_DOWN_REQ                   0x03FF
    #define BUF_RD_FIRMWARE_ADDR_DOWN_REQ                   0x3FF0000

    // DP12RX0_SIDEBAND_WR_ADDR_PTR_UP_REP                  (0x890C)
    #define BUF_WR_FIRMWARE_ADDR_DOWN_REP                   0x03FF
    #define BUF_RD_FIRMWARE_ADDR_DOWN_REP                   0x3FF0000

    // DP12RX0_SIDEBAND_WR_ADDR_PTR_UP_REQ                  (0x8910)
    #define BUF_WR_FIRMWARE_ADDR_UP_REP                     0x03FF
    #define BUF_RD_FIRMWARE_ADDR_UP_REP                     0x3FF0000

    // DP12RX0_SIDEBAND_REPLY_CTRL                          (0x8914)
    #define BUF_WR_FIRMWARE_ADDR_UP_REQ                     0x03FF
    #define BUF_RD_FIRMWARE_ADDR_UP_REQ                     0x3FF0000

    // DP12RX0_SIDEBAND_CURRENT_ADDR                        (0x8918)
    #define BUF_ACCESS_ENABLE_DOWN_REQ                      BIT0
    #define BUF_ACCESS_ENABLE_UP_REP                        BIT1
    #define BUF_ACCESS_ENABLE_DOWN_REP                      BIT2
    #define BUF_ACCESS_ENABLE_UP_REQ                        BIT3
    #define SB_REPLY_TO_AUX                                 0xFFFF0
    #define SB_REPLY_RSRV                                   0xF00000
    #define SB_RESET_DOWN_REP                               BIT24
    #define SB_RESET_UP_REQ                                 BIT25

    // DP12RX0_OCM_AUX_FIFO_RESET_CTRL                      (0x891C)
    #define BUF_WR_CURRENT_ADDR_DOWN_REQ                    0x03FF
    #define BUF_WR_CURRENT_ADDR_UP_REP                      0x3FF0000

    // DP12RX0_OCM_AUX_TX_WFIFO                             (0x8920)
    #define DPRX_OCM_AUX_TX_WFIFO_RESET                     BIT0
    #define DPRX_OCM_AUX_TX_RFIFO_RESET                     BIT1

    // DP12RX0_OCM_AUX_TX_RFIFO                             (0x8924)
    #define DPRX_OCM_AUX_TX_WFIFO_RD                        0xFF

    // DP12RX0_OCM_AUX_IRQ_CTRL                             (0x8928)
    #define DPRX_OCM_AUX_TX_RFIFO_WR                        0xFF

    // DP12RX0_OCM_AUX_IRQ_STATUS                           (0x892C)
    #define DPRX_OCM_AUX_TX_WFIFO_EMPTY_IRQ_EN              BIT0
    #define DPRX_OCM_AUX_TX_WFIFO_FULL_IRQ_EN               BIT1
    #define DPRX_OCM_AUX_TX_WFIFO_ERR_IRQ_EN                BIT2
    #define DPRX_OCM_AUX_TX_TRANS_END_IRQ_EN                BIT3
    #define DPRX_OCM_AUX_TX_RFIFO_EMPTY_IRQ_EN              BIT4
    #define DPRX_OCM_AUX_TX_RFIFO_FULL_IRQ_EN               BIT5
    #define DPRX_OCM_AUX_TX_RFIFO_ERR_IRQ_EN                BIT6
    #define DPRX_OCM_AUX_TX_RD_START_IRQ_EN                 BIT7

    // DP12RX0_OCM_AUX_DPCD_WR_ADDR                         (0x8930)
    #define DPRX_OCM_AUX_TX_WFIFO_EMPTY_STS                 BIT0
    #define DPRX_OCM_AUX_TX_WFIFO_FULL_STS                  BIT1
    #define DPRX_OCM_AUX_TX_WFIFO_ERR_STS                   BIT2
    #define DPRX_OCM_AUX_TX_TRANS_END_STS                   BIT3
    #define DPRX_OCM_AUX_TX_RFIFO_EMPTY_STS                 BIT4
    #define DPRX_OCM_AUX_TX_RFIFO_FULL_STS                  BIT5
    #define DPRX_OCM_AUX_TX_RFIFO_ERR_STS                   BIT6
    #define DPRX_OCM_AUX_TX_RD_START_STS                    BIT7

    // DP12RX0_OCM_AUX_DPCD_RD_ADDR                         (0x8934)
    #define DPRX_OCM_AUX_DPCD_WR_ADDR                       0xFFFFF
    #define DPRX_OCM_AUX_DPCD_WR_RANGE                      0xFFF00000

    // DP12RX0_OCM_AUX_DELAY_REPLY_TIME                     (0x8938)
    #define DPRX_OCM_AUX_DPCD_RD_ADDR                       0xFFFFF
    #define DPRX_OCM_AUX_DPCD_RD_RANGE                      0xFFF00000

    // DP12RX0_OCM_AUX_TX_FIFO_VAL                          (0x893C)
    #define DPRX_OCM_AUX_REPLY_TO                           0xFFFF

    // DP12RX0_GTC_AUX_SOFT_RESET                           (0x8940)
    #define DPRX_OCM_AUX_WFIFO_VAL                          0x7F
    #define DPRX_OCM_AUX_RFIFO_VAL                          0x3F80
    #define DPRX_OCM_AUX_TRANS_ADDR                         0x3FFC000
    #define DPRX_OCM_AUX_TRANS_LENGTH                       0x7C000000

    // DP12RX0_GTC_PHASE_SKEW_OFFSET_CAL                    (0x8944)
    #define DPRX_GTC_AUX_RST                                BIT0
    #define DPRX_TX_GTC_PHASE_SKEW_EN                       BIT1

    // DP12RX0_GTC_PHASE_SKEW_OFFSET                        (0x8948)
    #define DPRX_GTC_PHASE_SKEW_OFFSET_CAL                  0xFFFF

    // DP12RX0_TX_GTC_PHASE_SKEW_OFFSET                     (0x894C)
    #define DPRX_GTC_PHASE_SKEW_OFFSET                      0xFFFF

    // DP12RX0_GTC_AUX_CTRL                                 (0x8950)
    #define DPRX_TX_GTC_PHASE_SKEW_OFFSET                   0xFFFF

    // DP12RX0_GTC_AUX_IRQ_CTRL                             (0x8954)
    #define DPRX_GTC_MSTR_REQ                               BIT0
    #define DPRX_GTC_AUX_CTRL_RSRV                          0x3E
    #define DPRX_GTC_AUX_CTRL_RSRV_SHIFT                    1
    #define DPRX_GTC_REPLY_TO_AUX                           0xFFFF0000

    // DP12RX0_GTC_AUX_IRQ_STATUS                           (0x8958)
    #define DPRX_GTC_AUX_WR_IRQ_EN                          BIT0
    #define DPRX_GTC_AUX_RD_IRQ_EN                          BIT1
    #define DPRX_GTC_SLAVE_LOCK_DONE_IRQ_EN                 BIT2
    #define DPRX_GTC_AUX_IRQ_RSRV                           0x38
    #define DPRX_GTC_AUX_IRQ_RSRV_SHIFT                     3

    // DP12RX0_GTC_AUX_REQ_INFO                             (0x895C)
    #define DPRX_GTC_AUX_WR_IRQ_STS                         BIT0
    #define DPRX_GTC_AUX_RD_IRQ_STS                         BIT1
    #define DPRX_GTC_SLAVE_LOCK_DONE_IRQ_STS                BIT2
    #define DPRX_GTC_AUX_NO_TRANS_IRQ_STS                   BIT3
    #define DPRX_GTC_AUX_IRQ_STS_RSRV                       0x70
    #define DPRX_GTC_AUX_IRQ_STS_RSRV_SHIFT                 4

    // DP12RX0_GTC_AUX_REP_INFO                             (0x8960)
    #define DPRX_GTC_AUX_REQ_COMMD                          0x0F
    #define DPRX_GTC_AUX_REQ_ADDR                           0xFFFFF0
    #define DPRX_GTC_AUX_REQ_LENGTH                         0xF000000

    // DP12RX0_GTC_AUX_WR_DATA_0                            (0x8964)
    #define DPRX_GTC_AUX_REP_COMMD                          0x0F
    #define DPRX_GTC_AUX_REP_LENGTH                         0x01F0

    // DP12RX0_GTC_AUX_WR_DATA_1                            (0x8968)
    #define DPRX_GTC_AUX_WR_DATA_0                          0xFFFFFFFF

    // DP12RX0_GTC_AUX_RD_DATA_0                            (0x896C)
    #define DPRX_GTC_AUX_WR_DATA_1                          0xFFFFFFFF

    // DP12RX0_GTC_AUX_RD_DATA_1                            (0x8970)
    #define DPRX_GTC_AUX_RD_DATA_0                          0xFFFFFFFF

    // DP12RX1_CONTROL                                      (0x8974)
    #define DPRX_GTC_AUX_RD_DATA_1                          0xFFFFFFFF

    // DP12RX1_RESET_CTRL                                   (0x8A00)

    // DP12RX1_IRQ_STATUS                                   (0x8A04)
    #define DPRX_RESET_RSRV                                 BIT3

    // DP12RX1_TBUS_SEL                                     (0x8A08)

    // DP12RX1_CLK_CTRL                                     (0x8A0C)

    // DP12RX1_LINK_CONTROL                                 (0x8A30)

    // DP12RX1_LINK_IRQ_CTRL                                (0x8A34)
    #define DPRX_DECODER_BLCK_LT_DI                         BIT17
    #define DPRX_8B10B_DI_SYMBOLS_S                         BIT19

    // DP12RX1_LINK_IRQ_STS                                 (0x8A38)

    // DP12RX1_DPCD_REV                                     (0x8A3C)

    // DP12RX1_DPCD_STATUS                                  (0x8A40)

    // DP12RX1_SYMLCK_TMOUT_MODE                            (0x8A44)

    // DP12RX1_ERR_CNT_CTRL                                 (0x8A48)

    // DP12RX1_ERROR_CNT                                    (0x8A4C)

    // DP12RX1_SCRAMBLER_SEED                               (0x8A50)

    // DP12RX1_HPD_PULSE_GEN_CONTROL                        (0x8A54)

    // DP12RX1_LT_STATUS                                    (0x8A58)

    // DP12RX1_LT_CTRL                                      (0x8A5C)

    // DP12RX1_LT_STROBE                                    (0x8A60)

    // DP12RX1_LT_TIME_OUT                                  (0x8A64)

    // DP12RX1_MST_FRAME_DETECT_CTRL                        (0x8A68)

    // DP12RX1_MST_FRAME_SIZE                               (0x8A6C)

    // DP12RX1_MST_ECF_0                                    (0x8A70)

    // DP12RX1_MST_ECF_1                                    (0x8A74)

    // DP12RX1_LINK_QUAL_SET                                (0x8A78)

    // DP12RX1_PHYD_TBUS_SEL                                (0x8A7C)

    // DP12RX1_PHYD_BIST_STATUS                             (0x8A84)

    // DP12RX1_BIST_CRC_STATUS                              (0x8A88)

    // DP12RX1_HDCP_CTRL                                    (0x8A8C)

    // DP12RX1_HDCP_STATUS                                  (0x8AA0)

    // DP12RX1_HDCP_BINFO                                   (0x8AA4)

    // DP12RX1_HDCP_KSV_FIFO_0                              (0x8AA8)

    // DP12RX1_HDCP_KSV_FIFO_1                              (0x8AAC)

    // DP12RX1_HDCP_KSV_FIFO_2                              (0x8AB0)

    // DP12RX1_HDCP_KSV_FIFO_3                              (0x8AB4)

    // DP12RX1_HDCP_V0_0                                    (0x8AB8)

    // DP12RX1_HDCP_V0_1                                    (0x8ABC)

    // DP12RX1_HDCP_V0_2                                    (0x8AC0)

    // DP12RX1_HDCP_V0_3                                    (0x8AC4)

    // DP12RX1_HDCP_V0_4                                    (0x8AC8)

    // DP12RX1_MST_LINE_SIZE                                (0x8ACC)

    // DP12RX1_HDCP_TEST_CTRL                               (0x8AD0)

    // DP12RX1_HDCP_M0_0                                    (0x8AD4)

    // DP12RX1_HDCP_M0_1                                    (0x8AD8)

    // DP12RX1_AUX_CONTROL                                  (0x8ADC)

    // DP12RX1_AUX_IRQ_CTRL                                 (0x8B00)

    // DP12RX1_AUX_IRQ_STATUS                               (0x8B04)

    // DP12RX1_AUX_STROBE                                   (0x8B08)

    // DP12RX1_AUX2I2C_RESET                                (0x8B0C)

    // DP12RX1_AUX2I2C_STATUS                               (0x8B10)

    // DP12RX1_AUX2I2C_CTRL                                 (0x8B14)

    // DP12RX1_AUX2I2C_ADDR                                 (0x8B18)

    // DP12RX1_AUX2I2C_CLK_SCALE                            (0x8B1C)
    #define DPRX_AU  X2I2C_ADDR1_EN                         BIT0

    // DP12RX1_AUX2OCM_REQ                                  (0x8B20)

    // DP12RX1_AUX2OCM_REQ_ADDR                             (0x8B24)

    // DP12RX1_OCM2AUX_BUS_ADDR                             (0x8B28)

    // DP12RX1_OCM2AUX_BUS_WR_DATA                          (0x8B2C)

    // DP12RX1_OCM2AUX_BUS_RD_DATA                          (0x8B30)

    // DP12RX1_AUX2OCM_RPLY_COMM                            (0x8B34)

    // DP12RX1_AUX_FLOAT_DPCD_ZONE_ADDR1                    (0x8B38)

    // DP12RX1_AUX_FLOAT_DPCD_ZONE_ADDR2                    (0x8B3C)

    // DP12RX1_AUX_FLOAT_DPCD_ZONE_ADDR3                    (0x8B40)

    // DP12RX1_AUX_FLOAT_DPCD_ZONE_ADDR4                    (0x8B44)

    // DP12RX1_AUX_GUID_CTRL                                (0x8B48)

    // DP12RX1_AUX_MSG_WIN_CTRL                             (0x8B4C)

    // DP12RX1_AUX_MSG_WIN1_ADDR                            (0x8B50)

    // DP12RX1_AUX_MSG_WIN2_ADDR                            (0x8B54)

    // DP12RX1_SIDEBAND_IRQ_CTRL                            (0x8B58)

    // DP12RX1_SIDEBAND_IRQ_STATUS                          (0x8C00)

    // DP12RX1_SIDEBAND_WR_ADDR_PTR_DOWN_REQ                (0x8C04)
    #define BUF_ERROR_IRQ_STS_DO                            BIT0
    #define BUF_ERROR_IRQ_STS_UP                            BIT1
    #define WR_DONE_IRQ_STS_DOW                             BIT4
    #define WR_DONE_IRQ_STS_UP_R                            BIT5
    #define RD_DONE_IRQ_STS_DOW                             BIT6
    #define RD_DONE_IRQ_STS_UP_R                            BIT7
    #define DOWN_REP_MSG_RDY_IR                             BIT8
    #define UP_REQ_MSG_RDY_IRQ_S                            BIT9

    // DP12RX1_SIDEBAND_WR_ADDR_PTR_DOWN_REP                (0x8C08)

    // DP12RX1_SIDEBAND_WR_ADDR_PTR_UP_REP                  (0x8C0C)

    // DP12RX1_SIDEBAND_WR_ADDR_PTR_UP_REQ                  (0x8C10)

    // DP12RX1_SIDEBAND_REPLY_CTRL                          (0x8C14)

    // DP12RX1_SIDEBAND_CURRENT_ADDR                        (0x8C18)

    // DP12RX1_OCM_AUX_FIFO_RESET_CTRL                      (0x8C1C)

    // DP12RX1_OCM_AUX_TX_WFIFO                             (0x8C20)

    // DP12RX1_OCM_AUX_TX_RFIFO                             (0x8C24)

    // DP12RX1_OCM_AUX_IRQ_CTRL                             (0x8C28)

    // DP12RX1_OCM_AUX_IRQ_STATUS                           (0x8C2C)
    #define DPRX_OCM_AUX_TX_WFIFO_EMPTY_I                   BIT0
    #define DPRX_OCM_AUX_TX_WFIFO_FULL_IR                   BIT1
    #define DPRX_OCM_AUX_TX_WFIFO_ERR_IR                    BIT2
    #define DPRX_OCM_AUX_TX_TRANS_END_IR                    BIT3
    #define DPRX_OCM_AUX_TX_RFIFO_EMPTY_I                   BIT4
    #define DPRX_OCM_AUX_TX_RFIFO_FULL_IR                   BIT5
    #define DPRX_OCM_AUX_TX_RFIFO_ERR_IRQ                   BIT6
    #define DPRX_OCM_AUX_TX_RD_START_IRQ                    BIT7

    // DP12RX1_OCM_AUX_DPCD_WR_ADDR                         (0x8C30)
    #define DPRX_OCM_AUX_TX_WFIFO_EMPTY_ST                  BIT0
    #define DPRX_OCM_AUX_TX_WFIFO_FULL_STS                  BIT1
    #define DPRX_OCM_AUX_TX_WFIFO_ERR_STS                   BIT2
    #define DPRX_OCM_AUX_TX_TRANS_END_STS                   BIT3
    #define DPRX_OCM_AUX_TX_RFIFO_EMPTY_ST                  BIT4
    #define DPRX_OCM_AUX_TX_RFIFO_FULL_STS                  BIT5
    #define DPRX_OCM_AUX_TX_RFIFO_ERR_STS                   BIT6

    // DP12RX1_OCM_AUX_DPCD_RD_ADDR                         (0x8C34)

    // DP12RX1_OCM_AUX_DELAY_REPLY_TIME                     (0x8C38)

    // DP12RX1_OCM_AUX_TX_FIFO_VAL                          (0x8C3C)

    // DP12RX1_GTC_AUX_SOFT_RESET                           (0x8C40)

    // DP12RX1_GTC_PHASE_SKEW_OFFSET_CAL                    (0x8C44)

    // DP12RX1_GTC_PHASE_SKEW_OFFSET                        (0x8C48)

    // DP12RX1_TX_GTC_PHASE_SKEW_OFFSET                     (0x8C4C)

    // DP12RX1_GTC_AUX_CTRL                                 (0x8C50)

    // DP12RX1_GTC_AUX_IRQ_CTRL                             (0x8C54)

    // DP12RX1_GTC_AUX_IRQ_STATUS                           (0x8C58)

    // DP12RX1_GTC_AUX_REQ_INFO                             (0x8C5C)

    // DP12RX1_GTC_AUX_REP_INFO                             (0x8C60)

    // DP12RX1_GTC_AUX_WR_DATA_0                            (0x8C64)

    // DP12RX1_GTC_AUX_WR_DATA_1                            (0x8C68)

    // DP12RX1_GTC_AUX_RD_DATA_0                            (0x8C6C)

    // DP12RX1_GTC_AUX_RD_DATA_1                            (0x8C70)

    // DP12RX0_BE_CONTROL                                   (0x8C74)

    // DP12RX0_BE_RESET_CTRL                                (0x8D00)
    #define DPRX_V_ACTIV_FILTER_EN                          BIT1
    #define DPRX_LANE_EN                                    0x3C
    #define DPRX_LANE_EN_SHIFT                              2
    #define DPRX_ENHANCED_BS                                BIT6
    #define DPRX_DITHER_EN                                  BIT8
    #define DPRX_DITHER_TYPE                                BIT9
    #define DPRX_DITHER_SEL                                 0x0C00
    #define DPRX_DITHER_MOD                                 0x3000
    #define DPRX_DITHER_OUT_SEL                             BIT14

    // DP12RX0_BE_IRQ_STATUS                                (0x8D04)
    #define DPRX_RESET_VIDEO                                BIT2
    #define DPRX_RESET_AUDIO                                BIT3

    // DP12RX0_MS_CTRL                                      (0x8D08)
    #define DPRX_SDP_IRQ_STS                                BIT0
    #define DPRX_NO_BS_STS                                  BIT1
    #define DPRX_MN_LINK_IRQ_STS                            BIT2
    #define DPRX_IFM_IRQ_STS                                BIT3
    #define DPRX_AUTO_MUTE_IRQ_STS                          BIT4
    #define DPRX_I2S_TX_IRQ_STS                             BIT5

    // DP12RX0_MS_DTG_CTRL                                  (0x8D40)
    #define DPRX_MS_DTG_EN                                  BIT0
    #define DPRX_MS_DTG_MODE                                0x06
    #define DPRX_MS_DTG_MODE_SHIFT                          1
    #define DPRX_MS_VIDEO_SOURCE                            0x18
    #define DPRX_MS_VIDEO_SOURCE_SHIFT                      3
    #define DPRX_DTG_VCLK_CORR_EN                           BIT5
    #define DPRX_MS_FIELD_ID_INV                            BIT6
    #define DPRX_MS_DUAL_BUS_EN                             BIT7
    #define DPRX_MS_DTG_VCLK_CORR_FLT_E                     BIT8
    #define DPRX_MS_DTG_HOUT_EVEN_EN                        BIT9
    #define DPRX_MS_DTG_LINE_LOCK                           BIT10
    #define DPRX_MS_DTG_FILTER_EN                           BIT11
    #define DPRX_MS_INTERLACED_MODE_SEL                     BIT12
    #define DPRX_MS_DTG_REGEN_OUT                           BIT13
    #define DPRX_MS_DTG_VACT_START_OPT_                     BIT14
    #define DPRX_MS_DTG_CTRL_RSRV                           BIT15
    #define DPRX_MS_DTG_AUTO_BFI_EN                         BIT16

    // DP12RX_MS_PVDE_CTRL                                  (0x8D44)
    #define DPRX_MS_DTG_COAST_WIN_OFFSET                    0x1F
    #define DPRX_MS_DTG_STABLE_CNT_TH                       0xE0
    #define DPRX_MS_DTG_STABLE_CNT_TH_SHIFT                 5
    #define DPRX_MS_DTG_UNSTABLE_CNT_TH                     0x0300
    #define DPRX_MS_DTG_STABLE_THOLD                        0xFC00
    #define DPRX_MS_DTG_HSTART_OFFSET                       0xFF0000
    #define DPRX_MS_DTG_VSTART_OFFSET                       0xFF000000

    // DP12RX_MS_PBFI_VDE_CTRL                              (0x8D48)
    #define DPRX_MS_PVDE_START                              0xFFFF
    #define DPRX_MS_PVDE_END                                0xFFFF0000

    // DP12RX0_MS_VFIFO_THRESH                              (0x8D4C)
    #define DPRX_MS_PBFI_VDE_START                          0xFFFF
    #define DPRX_MS_PBFI_VDE_END                            0xFFFF0000

    // DP12RX0_MS_IRQ_CTRL                                  (0x8D50)
    #define DPRX_MS_VFIFO_THRESH                            0x3F
    #define DPRX_MS_VCLK_FLTR_TRH                           0xFF00

    // DP12RX0_MS_IRQ_STATUS                                (0x8D54)
    #define DPRX_MS_AFR_IRQ_EN                              BIT0
    #define DPRX_MS_VID_ERR_IRQ_EN                          BIT1

    // DP12RX0_MS_VID_ERR_VAL                               (0x8D58)
    #define DPRX_MS_AFR_IRQ_STS                             BIT0
    #define DPRX_MS_VID_ERR_IRQ_STS                         BIT1

    // DP12RX0_MS_FORMAT                                    (0x8D5C)
    #define DPRX_MS_VID_ERR_VAL                             0xFF

    // DP12RX0_MS_HTOTAL                                    (0x8D60)
    #define DPRX_MS_CLOCK_TYPE                              BIT0
    #define DPRX_MS_COLOR_SPACE                             0x06
    #define DPRX_MS_COLOR_SPACE_SHIFT                       1
    #define DPRX_MS_DYNAMIC_RNG                             BIT3
    #define DPRX_MS_COLOR_COEFF                             BIT4
    #define DPRX_MS_COLOR_DEPTH                             0xE0
    #define DPRX_MS_COLOR_DEPTH_SHIFT                       5
    #define DPRX_MS_VTOTAL_EVN                              BIT8
    #define DPRX_MS_STEREO_VID_ATTR                         0x0600
    #define DPRX_MS_FORM_RSRV                               0x7800
    #define DPRX_MS_Y_ONLY_VIDEO                            BIT15

    // DP12RX0_MS_HACT_START                                (0x8D64)
    #define DPRX_MS_HTOTAL                                  0xFFFF

    // DP12RX0_MS_HACT_WIDTH                                (0x8D68)
    #define DPRX_MS_HACT_START                              0xFFFF

    // DP12RX0_MS_HS_WIDTH                                  (0x8D6C)
    #define DPRX_MS_HACT_WIDTH                              0xFFFF

    // DP12RX0_MS_VTOTAL                                    (0x8D70)
    #define DPRX_MS_HS_WIDTH                                0x7FFF
    #define DPRX_MS_HS_POLARITY                             BIT15

    // DP12RX0_MS_VACT_START                                (0x8D74)
    #define DPRX_MS_VTOTAL                                  0xFFFF

    // DP12RX0_MS_VACT_WIDTH                                (0x8D78)
    #define DPRX_MS_VACT_START                              0xFFFF

    // DP12RX0_MS_VS_WIDTH                                  (0x8D7C)
    #define DPRX_MS_VACT_WIDTH                              0xFFFF

    // DP12RX0_VID_BKG_RGB                                  (0x8D80)
    #define DPRXX_MS_VS_WIDTH                               0x7FFF
    #define DPRX_MS_VS_POLARITY                             BIT15

    // DP12RX0_ATTR_STATUS                                  (0x8D84)
    #define DPRX_BKG_BLU                                    0x1F
    #define DPRX_BKG_GRN                                    0x07E0
    #define DPRX_BKG_RED                                    0xF800

    // DP12RX0_DTG_CONF                                     (0x8D88)
    #define DPRX_AFR_STATUS                                 BIT0
    #define DPRX_VFIFO_ERR                                  BIT1
    #define DPRX_STS_RSRV                                   0xFC
    #define DPRX_STS_RSRV_SHIFT                             2

    // DP12RX0_DBG_CTRL                                     (0x8D8C)
    #define DPRX_DTG_PARAM_SEL                              0xFF
    #define DPRX_DTG_AFR_MASK                               0xFF00

    // DP12RX0_DBG_VID_HTOTAL                               (0x8D90)
    #define DPRX_MS_AFR_MODE                                BIT0
    #define DPRX_MS_MISC_OVERRIDE                           BIT1
    #define DPRX_MS_AFR_FREE_RUN_TYPE                       BIT2
    #define DPRX_MS_FREE_RUN_WIN                            BIT3
    #define DPRX_AFR_VID_SOURCE                             BIT4
    #define DPRX_DBG_VID_CLOCK_TYPE                         BIT8
    #define DPRX_DBG_VID_COLOR_SPACE                        0x0600
    #define DPRX_DBG_VID_DYNAMIC_RNG                        BIT11
    #define DPRX_DBG_VID_COLOR_COEFF                        BIT12
    #define DPRX_DBG_VID_COLOR_DEPTH                        0xE000
    #define DPRX_DBG_VID_INTRL_VTOT_EVN                     BIT16
    #define DPRX_DBG_VID_STEREO_VIDEO                       0x60000
    #define DPRX_DBG_VID_Y_ONLY                             BIT19

    // DP12RX0_DBG_VID_HACT_START                           (0x8D94)
    #define DPRX_DBG_VID_HTOTAL                             0xFFFF

    // DP12RX0_DBG_VID_HACT_WIDTH                           (0x8D98)
    #define DPRX_DBG_VID_HACT_START                         0xFFFF

    // DP12RX0_DBG_VID_HS_WIDTH                             (0x8D9C)
    #define DPRX_DBG_VID_HACT_WIDTH                         0xFFFF

    // DP12RX0_DBG_VID_VTOTAL                               (0x8DA0)
    #define DPRX_DBG_VID_HS_WIDTH                           0x7FFF
    #define DPRX_DBG_VID_HS_POLARITY                        BIT15

    // DP12RX0_DBG_VID_VACT_START                           (0x8DA4)
    #define DPRX_DBG_VID_VTOTAL                             0xFFFF

    // DP12RX0_DBG_VID_VACT_WIDTH                           (0x8DA8)
    #define DPRX_DBG_VID_VACT_START                         0xFFFF

    // DP12RX0_DBG_VID_VS_WIDTH                             (0x8DAC)
    #define DPRX_DBG_VID_VACT_WIDTH                         0xFFFF

    // DP12RX0_TEST_CRC_CTRL                                (0x8DB0)
    #define DPRX_DBG_VID_VS_WIDTH_0                         0x7FFF
    #define DPRX_DBG_VID_VS_POLARITY                        BIT15

    // DP12RX0_TEST_CRC_R                                   (0x8DB4)
    #define DPRX_CRC_EN                                     BIT0
    #define DPRX_CRC_AUTO_EN                                BIT1
    #define DPRX_VSYNC_CT_AUTO_CLR_                         BIT2
    #define DPRX_VSYNC_CT_CLR                               BIT3
    #define DPRX_CRC_SUPPORTED                              BIT4
    #define DPRX_CRC_OUT_AUX_DIS                            BIT5

    // DP12RX0_TEST_CRC_G                                   (0x8DB8)
    #define DPRX_TEST_CRC_R                                 0xFFFF

    // DP12RX0_TEST_CRC_B                                   (0x8DBC)
    #define DPRX_TEST_CRC_G                                 0xFFFF

    // DP12RX0_TEST_CRC_VSYNC_CT                            (0x8DC0)
    #define DPRX_TEST_CRC_B                                 0xFFFF

    // DP12RX0_IFM_CTRL                                     (0x8DC4)
    #define DPRX_TEST_CRC_VSYNC_CT                          0x0F

    // DP12RX0_IFM_HOR_PERIOD                               (0x8E00)
    #define IFM_EN                                          BIT0
    #define IFM_INTR_OUT_LATCHED                            BIT1
    #define IFM_RSRV1                                       BIT4
    #define IFM_VBLANK_CNT_PRE_DIV                          0xFF0000

    // DP12RX0_IFM_HDE_PERIOD                               (0x8E04)
    #define IFM_HOR_PERIOD                                  0xFFFF

    // DP12RX0_IFM_VDE_PERIOD                               (0x8E08)
    #define IFM_HDE_PERIOD                                  0xFFFF

    // DP12RX0_IFM_VBLANK_PERIOD                            (0x8E0C)
    #define IFM_VDE_PERIOD                                  0xFFFF

    // DP12RX0_IFM_STATUS                                   (0x8E10)
    #define IFM_VBLANK_PERIOD                               0xFFFF

    // DP12RX0_IFM_IRQ_ENABLE                               (0x8E14)
    #define IFM_INTERLACED_MODE                             BIT0
    #define IFM_ODD_FIELD                                   BIT1
    #define IFM_AUDIO_SAMPLE_CNT                            0x3F00

    // DP12RX0_IFM_IRQ_STATUS                               (0x8E18)
    #define IFM_NO_BE_IRQ_EN                                BIT0
    #define IFM_HPERIOD_ERR_IRQ_EN                          BIT2
    #define IFM_VPERIOD_ERR_IRQ_EN                          BIT3
    #define IFM_ODD_FIELD_IRQ_EN                            BIT5
    #define IFM_INTERLACED_MODE_IRQ_EN                      BIT6

    // DP12RX0_SDP_CTRL                                     (0x8E1C)
    #define IFM_NO_BE_IRQ_STS                               BIT0
    #define IFM_HPERIOD_ERR_IRQ_STS                         BIT2
    #define IFM_VPERIOD_ERR_IRQ_STS                         BIT3
    #define IFM_ODD_FIELD_IRQ_STS                           BIT5
    #define IFM_INTERLACED_MODE_IRQ_STS                     BIT6

    // DP12RX0_SDP_PACKET_ID_SEL                            (0x8E80)
    #define DPRX_SDP_DECODE_EN                              BIT0
    #define DPRX_SDP_UPDATE_EN                              BIT1
    #define DPRX_SDP_PACKET_ID_SEL_EN                       BIT2
    #define DPRX_SDP_VBID_M_DIS                             BIT3
    #define DPRX_SDP_CLK_TSK_ADJ_DIS                        BIT4
    #define DPRX_SDP_VID_CLK_ADJ_EN                         BIT5
    #define DPRX_SDP_CTRL_RESERV                            0xC0
    #define DPRX_SDP_CTRL_RESERV_SHIFT                      6
    #define DPRX_SDP_NIBLE_INTERL_DIS                       BIT8
    #define DPRX_SDP_ECC_ERROR_COR_DIS                      BIT9
    #define DPRX_SDP_ECC_ERROR_DET_DIS                      BIT10
    #define DPRX_SDP_ECC_EXT_TBL_DIS                        BIT11
    #define DPRX_SDP_ECC_ERR_GEN_EN                         BIT12
    #define DPRX_SDP_ECC_ENABLE_FIX                         BIT13
    #define DPRX_SDP_ECC_TRUNC_PACK_EN                      BIT14
    #define DPRX_SDP_ECC_FIX_ONE_DIS                        BIT15

    // DP12RX0_SDP_PACKET_BANK_SEL_0                        (0x8E84)
    #define DPRX_SDP_PACKET_ID_SEL                          0xFF
//    #define 15:8                                            BIT1

    // DP12RX0_SDP_PACKET_BANK_SEL_1                        (0x8E88)
    #define DPRX_AU_TMSTMP_BANK_SEL                         0x0F
    #define DPRX_EXT_PACK_BANK_SEL                          0xF0
    #define DPRX_EXT_PACK_BANK_SEL_SHIFT                    4
    #define DPRX_INFO_VENDOR_BANK_SEL                       0x0F00
    #define DPRX_INFO_AVINFO_BANK_SEL                       0xF000
    #define DPRX_INFO_SRCPD_BANK_SEL                        0xF0000
    #define DPRX_INFO_AUINFO_BANK_SEL                       0xF00000
    #define DPRX_INFO_MPEGSRC_BANK_SEL                      0xF000000
    #define DPRX_MAIN_ATTR_BANK_SEL                         0xF0000000

    // DP12RX0_SDP_IRQ_CTRL                                 (0x8E8C)
    #define DPRX_AU_CPYMGMENT_BANK_SE                       0x0F
    #define DPRX_ISRC_BANK_SEL                              0xF0
    #define DPRX_ISRC_BANK_SEL_SHIFT                        4
    #define DPRX_VSC_BANK_SEL                               0x0F00
    #define DPRX_INFO_UNDEF_BANK_SEL                        0xF000

    // DP12RX0_SDP_IRQ_STATUS                               (0x8E90)
    #define DPRX_VID_MN_CHNG_IRQ_EN                         BIT0
    #define DPRX_VID_FRM_CHNG_IRQ_EN                        BIT1
    #define DPRX_SDP_AUD_MN_CHNG_IRQ_EN                     BIT2
    #define DPRX_VBID_CHNG_IRQ_EN                           BIT3
    #define DPRX_MN_STR_ATTR_CHNG_IRQ_EN                    BIT4
    #define DPRX_EXT_PACK_CHNG_IRQ_EN                       BIT5
    #define DPRX_VID_TIMING_CHNG_IRQ_EN                     BIT6
    #define DPRX_SDP_NOISE_DET_IRQ_EN                       BIT7
    #define DPRX_SDP_IF_VEND_IRQ_EN                         BIT8
    #define DPRX_SDP_IF_AVI_IRQ_EN                          BIT9
    #define DPRX_SDP_IF_SPD_IRQ_EN                          BIT10
    #define DPRX_SDP_IF_AUDIO_IRQ_EN                        BIT11
    #define DPRX_SDP_IF_MPEG_IRQ_EN                         BIT12
    #define DPRX_SDP_IF_UNDEF_IRQ_EN                        BIT13
    #define DPRX_SDP_IF_AU_CPYMGMENT_IRQ_EN                 BIT14
    #define DPRX_SDP_IF_ISRC_IRQ_EN                         BIT15
    #define DPRX_SDP_IF_VSC_IRQ_EN                          BIT16
    #define DPRX_SDP_IF_VSC_PKT_PRESENT_EN                  BIT17

    // DP12RX0_SDP_STATUS                                   (0x8E94)
    #define DPRX_VID_MN_CHNG_IRQ_STS                        BIT0
    #define DPRX_VID_FRM_CHNG_IRQ_STS                       BIT1
    #define DPRX_SDP_AUD_MN_CHNG_IRQ_STS                    BIT2
    #define DPRX_VBID_CHNG_IRQ_STS                          BIT3
    #define DPRX_MN_STR_ATTR_CHNG_IRQ_STS                   BIT4
    #define DPRX_EXT_PACK_CHNG_IRQ_STS                      BIT5
    #define DPRX_VID_TIMING_CHNG_IRQ_STS                    BIT6
    #define DPRX_SDP_NOISE_DET_IRQ_STS                      BIT7
    #define DPRX_SDP_IF_VEND_STS                            BIT8
    #define DPRX_SDP_IF_AVI_STS                             BIT9
    #define DPRX_SDP_IF_SPD_STS                             BIT10
    #define DPRX_SDP_IF_AUDIO_STS                           BIT11
    #define DPRX_SDP_IF_MPEG_STS                            BIT12
    #define DPRX_SDP_IF_UNDEF_STS                           BIT13
    #define DPRX_SDP_IF_AU_CPYMGMENT_STS                    BIT14
    #define DPRX_SDP_IF_ISRC_STS                            BIT15
    #define DPRX_SDP_IF_VSC_STS                             BIT16
    #define DPRX_SDP_IF_VSC_PKT_PRESENT_STS                 BIT17

    // DP12RX0_VBID_MASK                                    (0x8E98)
    #define DPRX_VIDEO_MODE_STBL                            BIT0
    #define DPRX_NOISE_DETECTED                             BIT1
    #define DPRX_PACK_DATA_RDY                              BIT2
    #define DPRX_MS_VBID_STS                                0xFF00

    // DP12RX0_SDP_NM_THRESH                                (0x8E9C)
    #define DPRX_VBID_MASK                                  0xFF

    // DP12RX0_MS_M                                         (0x8EA0)
    #define DPRX_SDP_NM_THRESH_VID                          0x1F
    #define DPRX_SDP_NM_THRESH_AUD                          0x1F00
    #define DPRX_SDP_M_THRESH                               0xFF0000

    // DP12RX0_MS_N                                         (0x8EA4)
    #define DPRX_MS_M                                       0xFFFFFF

    // DP12RX0_SDP_AUD_M                                    (0x8EA8)
    #define DPRX_MS_N                                       0xFFFFFF

    // DP12RX0_SDP_AUD_N                                    (0x8EAC)
    #define DPRX_SDP_AUD_M                                  0xFFFFFF

    // DP12RX0_NOISE_DET_CTRL                               (0x8EB0)
    #define DPRX_SDP_AUD_N                                  0xFFFFFF

    // DP12RX0_NS_DET_STATUS                                (0x8EB4)
    #define DPRX_AUTO_NOISE_DT_EN                           BIT0
    #define DPRX_CLR_ND_PACK_CT                             BIT1
    #define DPRX_VID_MUTE_ON_NS_EN                          BIT2
    #define DPRX_NOISE_DET_THOLD                            0x70
    #define DPRX_NOISE_DET_THOLD_SHIFT                      4
    #define DPRX_NS_DET_MEAS_PER                            0xFF00

    // DP12RX0_SDP_PACKET_CTRL                              (0x8EB8)
    #define DPRX_NS_DET_PACK_CT                             0xFFFF
    #define DPRX_NS_DET_ERR_CT                              0xFFFF0000

    // DP12RX0_SDP_TEST_CTRL                                (0x8EBC)
    #define DPRX_SDP_NFFRM_SEL                              0xFF
    #define DPRX_SDP_PAKET_RD_STRB                          BIT8
    #define DPRX_CLR_ALL_PACK                               BIT9
    #define DPRX_MN_ATTR_FILT_TRSH                          0x30000
    #define DPRX_CLR_MN_ATTR_PACK                           BIT18
    #define DPRX_UNDEF_PACK_CODE                            0xFF000000

    // DP12RX0_SDP_VID_CLK_ADJ_K                            (0x8EC0)
    #define DPRX_SDP_TST_BUS_SEL0                           0x0F
    #define DPRX_SDP_TST_BUS_SEL1                           0xF0
    #define DPRX_SDP_TST_BUS_SEL1_SHIFT                     4

    // DP12RX0_SDP_RSRV                                     (0x8EC4)
    #define DPRX_SDP_VID_CLK_ADJ_K                          0xFFFFFF

    // DP12RX0_SDP_AUD_CTRL                                 (0x8EC8)
    #define DPRX_SDP_RSRV                                   0xFFFF

    // DP12RX0_AUD_IRQ_EN                                   (0x8F00)
    #define DPRX_CLR_AU_BLOCK                               BIT0
    #define DPRX_CLR_AU_CH_STS                              BIT1
    #define DPRX_CLR_AU_SMP_PER_LINE                        BIT2
    #define DPRX_AU_FIFO_RESET_OPT                          BIT3
    #define DPRX_AU_TP_SEL                                  0xF0
    #define DPRX_AU_TP_SEL_SHIFT                            4
    #define DPRX_SDP_AUD_MUTE_AUTO_EN                       BIT8
    #define DPRX_SDP_AUD_MUTE_SOFT                          BIT9
    #define DPRX_MUTE_ON_NVALID_EN                          BIT10
    #define DPRX_AU_MUTE_MD                                 BIT11
    #define DPRX_AU_MUTE_ON_COMPR                           BIT12
    #define DPRX_AU_MUTE_ON_SGNL_NOISE                      BIT13
    #define DPRX_AU_MUTE_ON_NO_SGNL                         BIT14
    #define DPRX_GTC_MODE_EN                                BIT16
    #define DPRX_GTC_EXTRACT_EN                             BIT17
    #define DPRX_GTC_BITS_SWAP                              BIT18
    #define DPRX_SDP_RSRV_1                                 0x1F80000

    // DP12RX0_AUDIO_IRQ_STS                                (0x8F04)
    #define DPRX_SDP_AUD_LAYOUT_IRQ_EN                      BIT0
    #define DPRX_SDP_AUD_STATUS_IRQ_EN                      BIT1
    #define DPRX_SDP_AUD_PKT_FLAG_IRQ_EN                    BIT2
    #define DPRX_SDP_AUD_MUTE_FLAG_IRQ_EN                   BIT3
    #define DPRX_SDP_AUD_BUF_OVR_IRQ_EN                     BIT4
    #define DPRX_SDP_AUD_BUFP_DIFA_IRQ_EN                   BIT5
    #define DPRX_SDP_AUD_BUFP_DIFB_IRQ_EN                   BIT6
    #define DPRX_SDP_AUD_MUTE_IRQ_EN                        BIT7
    #define DPRX_SDP_AUD_GTC_IRQ_EN                         BIT8
    #define DPRX_SDP_AUD_GTC_DRIFT_EN                       BIT9

    // DP12RX0_SDP_AUD_STS                                  (0x8F08)
    #define DPRX_SDP_AUD_LAYOUT_IRQ_STS                     BIT0
    #define DPRX_SDP_AUD_STATUS_IRQ_STS                     BIT1
    #define DPRX_SDP_AUD_PKT_PRSNT_IRQ_ST                   BIT2
    #define DPRX_SDP_AUD_MUTE_FLAG_IRQ_ST                   BIT3
    #define DPRX_SDP_AUD_BUF_OVR_IRQ_STS                    BIT4
    #define DPRX_SDP_AUD_BUFP_DIFA_IRQ_STS                  BIT5
    #define DPRX_SDP_AUD_BUFP_DIFB_IRQ_STS                  BIT6
    #define DPRX_SDP_AUD_MUTE_IRQ_STS                       BIT7
    #define DPRX_SDP_AUD_GTC_IRQ_STS                        BIT8
    #define DPRX_SDP_AUD_GTC_DRIFT_STS                      BIT9

    // DP12RX0_SDP_AUD_ERROR_CT                             (0x8F0C)
    #define DPRX_SDP_AUD_MUTE_STS                           BIT0
    #define DPRX_SDP_AUD_LAYOUT                             BIT1
    #define DPRX_SDP_AUD_PKT_PRSNT                          BIT2
    #define DPRX_DST_NORMAL_DOUBLE                          BIT3
    #define DPRX_SDP_AUD_MUTE_GLBL_STS                      BIT4
    #define DPRX_SDP_AUD_CHNL_COUNT                         0x0F00
    #define DPRX_SDP_AUD_CODING_TYPE                        0xF000
    #define DPRX_AU_SAMPLE_PRSNT                            BIT16
    #define DPRX_DSD_PRESENT                                BIT17
    #define DPRX_DST_PRESENT                                BIT18
    #define DPRX_HBR_PRESENT                                BIT19

    // DP12RX0_SDP_AUD_BUF_CNTRL                            (0x8F10)
    #define DPRX_SDP_AUD_ERROR_CT                           0xFF

    // DP12RX0_SDP_AUD_BUFPTR_DIF                           (0x8F14)
    #define DPRX_SDP_AUD_CLK_COR_EN                         BIT0
    #define DPRX_SDP_AUD_STOP_CLK_COR_THRESH_B              BIT1
    #define DPRX_BUF_EXT_EN                                 BIT2
    #define DPRX_AU_WIDTH20_EN                              BIT3
    #define DPRX_SDP_AUD_REP_SAMPLE_ON_ERR                  BIT4
    #define DPRX_SDP_AUD_SKIP_SAMPLE_ERR                    BIT5
    #define DPRX_REPLACE_NVALID                             BIT6
    #define DPRX_DST_WIDE_EN                                BIT7
    #define DPRX_SDP_AUD_BUF_DELAY                          0xFF00

    // DP12RX0_SDP_AUD_BUFPTR_DIF_THRESH_A                  (0x8F18)
    #define DPRX_SDP_AUD_BUFPTR_DIF                         0xFFFF

    // DP12RX0_SDP_AUD_BUFPTR_DIF_THRESH_B                  (0x8F1C)
    #define DPRX_SDP_AUD_BUFPTR_DIF_THRESH_                 0xFF

    // DP12RX0_SDP_AUD_OUT_CNTRL                            (0x8F20)

    // DP12RX0_AUD_MUTE_SRC_STS                             (0x8F24)
    #define DPRX_SDP_AUD_OUT_EN                             BIT0
    #define DPRX_SDP_AUD_OUT_DEN                            BIT1
    #define DPRX_DSD_MODE_EN                                BIT2
    #define DPRX_SDP_AUD_CLK_MODE                           0xF0
    #define DPRX_SDP_AUD_CLK_MODE_SHIFT                     4
    #define DPRX_SDP_AUD_CH0_REL                            0x30000
    #define DPRX_SDP_AUD_CH1_REL                            0xC0000
    #define DPRX_SDP_AUD_CH2_REL                            0x300000
    #define DPRX_SDP_AUD_CH3_REL                            0xC00000
    #define DPRX_SDP_AUD_CH01_SWAP                          BIT24
    #define DPRX_SDP_AUD_CH23_SWAP                          BIT25
    #define DPRX_SDP_AUD_CH45_SWAP                          BIT26
    #define DPRX_SDP_AUD_CH67_SWAP                          BIT27

    // DP12RX0_MAX_AUD_SMP_PER_LINE                         (0x8F28)
    #define DPRX_SDP_AUD_MUTE_EXT_SRC                       BIT0
    #define DPRX_SDP_AUD_MUTE_SOFT_SRC                      BIT1
    #define DPRX_MUTE_ON_NVALID_SRC                         BIT2
    #define DPRX_AU_MUTE_ON_COMPR_SRC                       BIT4
    #define DPRX_AU_MUTE_ON_SGNL_NS_SRC                     BIT5
    #define DPRX_AU_MUTE_ON_NO_SGNL_SRC                     BIT6

    // DP12RX0_SDP_AUD_CH_STS_0                             (0x8F2C)
    #define DPRX_MAX_AUD_SMP_PER_LINE                       0x1F

    // DP12RX0_SDP_AUD_CH_STS_1                             (0x8F30)
    #define DPRX_SDP_AUD_CH_STS_0                           0xFFFFFFFF

    // DP12RX0_SDP_AUD_CH_STS_2                             (0x8F34)
    #define DPRX_SDP_AUD_CH_STS_1                           0xFFFFFFFF

    // DP12RX0_SDP_AUD_CH0_GTC                              (0x8F38)
    #define DPRX_SDP_AUD_CH_STS_2                           0x3FFF

    // DP12RX0_SDP_AUD_CH1_GTC                              (0x8F3C)
    #define DPRX_SDP_AUD_CH0_GTC                            0xFFFFFFFF

    // DP12RX0_SDP_AUD_CH2_GTC                              (0x8F40)
    #define DPRX_SDP_AUD_CH1_GTC                            0xFFFFFFFF

    // DP12RX0_SDP_AUD_CH3_GTC                              (0x8F44)
    #define DPRX_SDP_AUD_CH2_GTC                            0xFFFFFFFF

    // DP12RX0_SDP_AUD_CH4_GTC                              (0x8F48)
    #define DPRX_SDP_AUD_CH3_GTC                            0xFFFFFFFF

    // DP12RX0_SDP_AUD_CH5_GTC                              (0x8F4C)
    #define DPRX_SDP_AUD_CH4_GTC                            0xFFFFFFFF

    // DP12RX0_SDP_AUD_CH6_GTC                              (0x8F50)
    #define DPRX_SDP_AUD_CH5_GTC                            0xFFFFFFFF

    // DP12RX0_SDP_AUD_CH7_GTC                              (0x8F54)
    #define DPRX_SDP_AUD_CH6_GTC                            0xFFFFFFFF

    // DP12RX0_AUD_THOLD                                    (0x8F58)
    #define DPRX_SDP_AUD_CH7_GTC                            0xFFFFFFFF

    // DP12RX0_GTC_THOLD                                    (0x8F5C)
    #define DPRX_AUD_SMPL_MISSING_T                         0xFF
    #define DPRX_AUD_LOST_TH                                0xFF00
    #define DPRX_SDP_AUD_LINE_TRH                           0xFF0000

    // DP12RX0_GTC_FINE_ADJUST                              (0x8F60)
    #define DPRX_AUD_GTC_DRIFT_THOLD                        0xFFFF
    #define DPRX_AUD_GTC_PREFILL_DLY                        0xFF0000

    // DP12RX1_BE_CONTROL                                   (0x8F64)
    #define DPRX_AUD_GTC_ADJUST                             0xFFFF

    // DP12RX1_BE_RESET_CTRL                                (0x9800)

    // DP12RX1_BE_IRQ_STATUS                                (0x9804)

    // DP12RX1_MS_CTRL                                      (0x9808)

    // DP12RX1_MS_DTG_CTRL                                  (0x9840)

    // DP12RX_MS_PVDE_CTRL                                  (0x9844)

    // DP12RX_MS_PBFI_VDE_CTRL                              (0x8D48)

    // DP12RX1_MS_VFIFO_THRESH                              (0x8D4C)

    // DP12RX1_MS_IRQ_CTRL                                  (0x9850)

    // DP12RX1_MS_IRQ_STATUS                                (0x9854)

    // DP12RX1_MS_VID_ERR_VAL                               (0x9858)

    // DP12RX1_MS_FORMAT                                    (0x985C)

    // DP12RX1_MS_HTOTAL                                    (0x9860)

    // DP12RX1_MS_HACT_START                                (0x9864)

    // DP12RX1_MS_HACT_WIDTH                                (0x9868)

    // DP12RX1_MS_HS_WIDTH                                  (0x986C)

    // DP12RX1_MS_VTOTAL                                    (0x9870)

    // DP12RX1_MS_VACT_START                                (0x9874)

    // DP12RX1_MS_VACT_WIDTH                                (0x9878)

    // DP12RX1_MS_VS_WIDTH                                  (0x987C)

    // DP12RX1_VID_BKG_RGB                                  (0x9880)

    // DP12RX1_ATTR_STATUS                                  (0x9884)

    // DP12RX1_DTG_CONF                                     (0x9888)

    // DP12RX1_DBG_CTRL                                     (0x988C)

    // DP12RX1_DBG_VID_HTOTAL                               (0x9890)

    // DP12RX1_DBG_VID_HACT_START                           (0x9894)

    // DP12RX1_DBG_VID_HACT_WIDTH                           (0x9898)

    // DP12RX1_DBG_VID_HS_WIDTH                             (0x989C)

    // DP12RX1_DBG_VID_VTOTAL                               (0x98A0)

    // DP12RX1_DBG_VID_VACT_START                           (0x98A4)

    // DP12RX1_DBG_VID_VACT_WIDTH                           (0x98A8)

    // DP12RX1_DBG_VID_VS_WIDTH                             (0x98AC)

    // DP12RX1_TEST_CRC_CTRL                                (0x98B0)

    // DP12RX1_TEST_CRC_R                                   (0x98B4)

    // DP12RX1_TEST_CRC_G                                   (0x98B8)

    // DP12RX1_TEST_CRC_B                                   (0x98BC)

    // DP12RX1_TEST_CRC_VSYNC_CT                            (0x98C0)

    // DP12RX1_IFM_CTRL                                     (0x98C4)

    // DP12RX1_IFM_HOR_PERIOD                               (0x9900)

    // DP12RX1_IFM_HDE_PERIOD                               (0x9904)

    // DP12RX1_IFM_VDE_PERIOD                               (0x9908)

    // DP12RX1_IFM_VBLANK_PERIOD                            (0x990C)

    // DP12RX1_IFM_STATUS                                   (0x9910)

    // DP12RX1_IFM_IRQ_ENABLE                               (0x9914)

    // DP12RX1_IFM_IRQ_STATUS                               (0x9918)

    // DP12RX1_SDP_CTRL                                     (0x991C)

    // DP12RX1_SDP_PACKET_ID_SEL                            (0x9980)

    // DP12RX1_SDP_PACKET_BANK_SEL_0                        (0x9984)

    // DP12RX1_SDP_PACKET_BANK_SEL_1                        (0x9988)

    // DP12RX1_SDP_IRQ_CTRL                                 (0x998C)

    // DP12RX1_SDP_IRQ_STATUS                               (0x9990)

    // DP12RX1_SDP_STATUS                                   (0x9994)

    // DP12RX1_VBID_MASK                                    (0x9998)

    // DP12RX1_SDP_NM_THRESH                                (0x999C)

    // DP12RX1_MS_M                                         (0x99A0)

    // DP12RX1_MS_N                                         (0x99A4)

    // DP12RX1_SDP_AUD_M                                    (0x99A8)

    // DP12RX1_SDP_AUD_N                                    (0x99AC)

    // DP12RX1_NOISE_DET_CTRL                               (0x99B0)

    // DP12RX1_NS_DET_STATUS                                (0x99B4)

    // DP12RX1_SDP_PACKET_CTRL                              (0x99B8)

    // DP12RX1_SDP_TEST_CTRL                                (0x99BC)

    // DP12RX1_SDP_VID_CLK_ADJ_K                            (0x99C0)

    // DP12RX1_SDP_RSRV                                     (0x99C4)

    // DP12RX1_SDP_AUD_CTRL                                 (0x99C8)

    // DP12RX1_AUD_IRQ_EN                                   (0x9A00)

    // DP12RX1_AUDIO_IRQ_STS                                (0x9A04)

    // DP12RX1_SDP_AUD_STS                                  (0x9A08)

    // DP12RX1_SDP_AUD_ERROR_CT                             (0x9A0C)

    // DP12RX1_SDP_AUD_BUF_CNTRL                            (0x9A10)

    // DP12RX1_SDP_AUD_BUFPTR_DIF                           (0x9A14)

    // DP12RX1_SDP_AUD_BUFPTR_DIF_THRESH_A                  (0x9A18)

    // DP12RX1_SDP_AUD_BUFPTR_DIF_THRESH_B                  (0x9A1C)

    // DP12RX1_SDP_AUD_OUT_CNTRL                            (0x9A20)

    // DP12RX1_AUD_MUTE_SRC_STS                             (0x9A24)

    // DP12RX1_MAX_AUD_SMP_PER_LINE                         (0x9A28)

    // DP12RX1_SDP_AUD_CH_STS_0                             (0x9A2C)

    // DP12RX1_SDP_AUD_CH_STS_1                             (0x9A30)

    // DP12RX1_SDP_AUD_CH_STS_2                             (0x9A34)

    // DP12RX1_SDP_AUD_CH0_GTC                              (0x9A38)

    // DP12RX1_SDP_AUD_CH1_GTC                              (0x9A3C)

    // DP12RX1_SDP_AUD_CH2_GTC                              (0x9A40)

    // DP12RX1_SDP_AUD_CH3_GTC                              (0x9A44)

    // DP12RX1_SDP_AUD_CH4_GTC                              (0x9A48)

    // DP12RX1_SDP_AUD_CH5_GTC                              (0x9A4C)

    // DP12RX1_SDP_AUD_CH6_GTC                              (0x9A50)

    // DP12RX1_SDP_AUD_CH7_GTC                              (0x9A54)

    // DP12RX1_AUD_THOLD                                    (0x9A58)

    // DP12RX1_GTC_THOLD                                    (0x9A5C)

    // DP12RX1_GTC_FINE_ADJUST                              (0x9A60)

    // HDMI_RX_PHY_RES_CTRL                                 (0x9A64)

    // HDMI_RX_PHY_CLK_SEL                                  (0x9000)
    #define HDMI_RX_PHY_RES_TCLK                            BIT0
    #define HDMI_RX_PHY_RES_LCLK_OVR                        BIT1
    #define HDMI_RX_PHY_RES_LCLK                            BIT2
    #define HDMI_RX_CPHY_OVS_FIFO_RES                       BIT3
    #define HDMI_RX_CPHY_TRK_FIFO_RES                       BIT4
    #define HDMI_RX_PHY_RES_RSRV                            0x60
    #define HDMI_RX_PHY_RES_RSRV_SHIFT                      5

    // HDMI_RX_PHY_CLK_MS_CTRL                              (0x9004)
    #define HDMI_RX_PHY_LCLK_SEL                            0x03
    #define HDMI_RX_PHY_LCLK_INV                            BIT3
    #define HDMI_RX_PHY_LCLK_OVR_INV                        BIT7
    #define HDMI_RX_PHY_LCLK_TRACK_INV                      BIT8

    // HDMI_RX_PHY_IP_VERSION                               (0x9008)
    #define HDMI_RX_PHY_CLK_MS_MSK                          0x0F
    #define HDMI_RX_PHY_CLK_MS_EN                           BIT4
    #define HDMI_RX_PHY_ENDIAN_SWAP_EN                      BIT5
    #define HDMI_RX_PHY_LANE_CLK_DET_SEL                    0xC0
    #define HDMI_RX_PHY_LANE_CLK_DET_SEL_SHIFT              6

    // HDMI_RX_PHY_CTRL                                     (0x900C)
    #define HDMI_RX_PHY_IP_BUGFIX_VERSI                     0x0F
    #define HDMI_RX_PHY_IP_MINOR_VERSI                      0xF0
    #define HDMI_RX_PHY_IP_MINOR_VERSI_SHIFT                4
    #define HDMI_RX_PHY_IP_MAJOR_VERSI                      0x0F00

    // HDMI_RX_PHY_STATUS                                   (0x9048)
    #define HDMI_RX_PHY_PWR_CTRL                            0x03
    #define HDMI_RX_TMDS_SPEED_GRADE                        0x0C
    #define HDMI_RX_TMDS_SPEED_GRADE_SHIFT                  2
    #define HDMI_RX_PHY_SWP_CH0_CH2                         BIT4
    #define HDMI_RX_PHY_CH_INV                              BIT5
    #define HDMI_RX_PHY_CTRL_CLR_SCR                        BIT6
    #define HDMI_RX_PHY_CTRL_RSRV                           0xFF80

    // HDMI_RX_PHY_PHS_PICK                                 (0x904C)
    #define HDMI_RX_PHY_ANA_LCLK_PRSNT                      BIT0
    #define HDMI_RX_PHY_OVR_LCLK_PRSN                       BIT1
    #define HDMI_RX_PHY_LCLK_PRSNT                          BIT2
    #define HDMI_RX_PHY_LANE_CLK_PRSNT                      BIT3
    #define HDMI_RX_PHY_STATUS_RSRV                         0xFFF0

    // HDMI_RX_PHY_SIGQUAL                                  (0x9050)
    #define HDMI_RX_PHY_WINDOW                              0x07
    #define HDMI_RX_PHY_NAR_PK_EXP_EN                       0x38
    #define HDMI_RX_PHY_NAR_PK_EXP_EN_SHIFT                 3
    #define HDMI_RX_PHY_TRN_CH_SEL                          0xC0
    #define HDMI_RX_PHY_TRN_CH_SEL_SHIFT                    6
    #define HDMI_RX_PHY_SET_A                               0x0700
    #define HDMI_RX_PHY_SET_B                               0x7000
    #define HDMI_RX_PHY_SET_C                               0x70000
    #define HDMI_RX_PHY_BW_TRACKING                         0x300000
    #define HDMI_RX_PHY_DIS_EBUF                            0x1C00000
    #define HDMI_RX_PHY_TRC_FILTER_EN                       BIT25

    // HDMI_RX_PHY_PHS_A_SCR                                (0x9054)

    // HDMI_RX_PHY_PHS_B_SCR                                (0x9058)

    // HDMI_RX_PHY_PHS_C_SCR                                (0x905C)

    // HDMI_RX_PHY_IRQ_EN                                   (0x9060)

    // HDMI_RX_PHY_IRQ_STS                                  (0x9064)
    #define HDMI_RX_PHY_MS_ANA_LCLK_IRQ_EN                  BIT0
    #define HDMI_RX_PHY_MS_OVR_LCLK_IRQ_EN                  BIT1
    #define HDMI_RX_PHY_MS_LCLK_IRQ_EN                      BIT2
    #define HDMI_RX_PHY_MS_LANE_CLK_IRQ_EN                  BIT3
    #define HDMI_RX_PHY_IRQ_EN_RSRV                         0x30
    #define HDMI_RX_PHY_IRQ_EN_RSRV_SHIFT                   4

    // HDMI_RX_PHY_TST_CTRL                                 (0x9068)
    #define HDMI_RX_PHY_MS_ANA_LCLK_IRQ_STS                 BIT0
    #define HDMI_RX_PHY_MS_OVR_LCLK_IRQ_STS                 BIT1
    #define HDMI_RX_PHY_MS_LCLK_IRQ_STS                     BIT2
    #define HDMI_RX_PHY_MS_LANE_CLK_IRQ_STS                 BIT3
    #define HDMI_RX_PHY_IRQ_STS_RSRV                        0x30
    #define HDMI_RX_PHY_IRQ_STS_RSRV_SHIFT                  4

    // HDRX_TCLK_SEL                                        (0x9098)
    #define HDMI_RX_PHY_TST_BUS_SEL                         0x0F
    #define HDMI_RX_PHY_TRC_FILTER_SEL                      BIT4
    #define HDMI_CORE_PHY_TB_SEL                            BIT5

    // HDRX_LNK_CLK_SEL                                     (0x9100)
    #define HDRX_TCLK_SELECT                                BIT0
    #define HDRX_TCLK_INV                                   BIT3

    // HDRX_VCLK_SEL                                        (0x9104)
    #define HDRX_LCLK_SEL                                   0x03
    #define HDRX_LCLK_SLW_NO_CLK_E                          BIT2
    #define HDRX_LCLK_INV                                   BIT3

    // HDRX_OUT_PIX_CLK_SEL                                 (0x9108)
    #define HDRX_VCLK_SELECT                                0x03
    #define HDRX_VCLK_INV                                   BIT3

    // HDRX_AUCLK_SEL                                       (0x910C)
    #define HDRX_PIX_CLK_OUT_SEL                            0x03
    #define HDRX_PIX_CLK_OUT_INV                            BIT3

    // HDRX_RESET_CTRL                                      (0x9110)
    #define HDRX_AUCLK_SELECT                               0x03
    #define HDRX_AUCLK_INV                                  BIT3

    // HDRX_CLK_FST_MS_CTRL                                 (0x9114)
    #define HDRX_RESET_LINK                                 BIT0
    #define HDRX_RESET_HDMI_SDP                             BIT1
    #define HDRX_RESET_VIDEO                                BIT2
    #define HDRX_RESET_TCLK                                 BIT3
    #define HDRX_RESET_AUDIO                                BIT4
    #define HDRX_RESET_ALL                                  BIT5
    #define HDRX_NO_SIGNL_RESET_EN                          BIT6
    #define HDRX_RESET_ON_PORT_CHNG_EN                      BIT7

    // HDRX_CLK_MS_FST_STATUS                               (0x9118)
    #define HDRX_CLK_FST_MS_MSK                             0x0F
    #define HDRX_CLK_MS_EN                                  BIT4

    // HDRX_CLK_RSRV                                        (0x911C)
    #define HDRX_LCLK_PRSNT                                 BIT0
    #define HDRX_VCLK_PRSNT                                 BIT1
    #define HDRX_AUCLK_PRSNT                                BIT2
    #define HDRX_LCLK_MS_ST_CHNG                            BIT8
    #define HDRX_VCLK_MS_ST_CHNG                            BIT9
    #define HDRX_AUCLK_MS_ST_CHNG                           BIT10

    // HDRX_IRQ_STATUS                                      (0x912C)
    #define HDRX_CLK_RSVD                                   0xFF

    // HDRX_HPD_CTRL                                        (0x9130)
    #define HDRX_LINK_IRQ_STS                               BIT0
    #define HDRX_SDP_IRQ_STS                                BIT1
    #define HDRX_AUDIO_IRQ_STS                              BIT2
    #define HDRX_HDCP_IRQ_STS                               BIT3
    #define HDRX_TOP_IRQ_STS                                BIT4
    #define HDRX_VID_IRQ_STS                                BIT5
    #define HDRX_IRQ_STS_RSRV                               0xC0
    #define HDRX_IRQ_STS_RSRV_SHIFT                         6

    // HDRX_HPD_STATUS                                      (0x9134)
    #define HDRX_HPD_CTL                                    BIT0
    #define HDRX_HPD_CTRL_RSRV                              0xFE
    #define HDRX_HPD_CTRL_RSRV_SHIFT                        1

    // HDRX_HPD_IRQ_EN                                      (0x9138)

    // HDRX_HPD_IRQ_STS                                     (0x913C)
    #define HDRX_HPD_RIS_IRQ_EN                             BIT0
    #define HDRX_HPD_FALL_IRQ_EN                            BIT1

    // HDRX_MUTE_TOP_STATUS                                 (0x9140)
    #define HDRX_HPD_RIS_IRQ_STS                            BIT0
    #define HDRX_HPD_FALL_IRQ_STS                           BIT1

    // HDRX_MUTE_TOP_IRQ_EN                                 (0x9144)
    #define HDRX_TOP_VID_MUTE_STATUS                        BIT0
    #define HDRX_TOP_AUD_MUTE_STATUS                        BIT1

    // HDRX_MUTE_TOP_IRQ_STS                                (0x9148)
    #define HDRX_TOP_VID_MUTE_IRQ_EN                        BIT0
    #define HDRX_TOP_AUD_MUTE_IRQ_EN                        BIT1

    // HDMI_RX_DIG_IP_VERSION                               (0x914C)
    #define HDRX_TOP_VID_MUTE_IRQ_STS                       BIT0
    #define HDRX_TOP_AUD_MUTE_IRQ_ST                        BIT1

    // HDRX_TOP_RSRV                                        (0x9150)
    #define HDMI_RX_DIG_IP_BUGFIX_VERSION                   0x0F
    #define HDMI_RX_DIG_IP_MINOR_VERSION                    0xF0
    #define HDMI_RX_DIG_IP_MINOR_VERSION_SHIFT              4
    #define HDMI_RX_DIG_IP_MAJOR_VERSION                    0x0F00

    // HDRX_TOP_TST_CTRL                                    (0x9168)

    // HDRX_MAIN_LINK_STATUS                                (0x916C)
    #define HDRX_TOP_TST_BUS_SE                             0x1F
    #define HDRX_TOP_TST_CTL                                0xE0
    #define HDRX_TOP_TST_CTL_SHIFT                          5

    // HDRX_INPUT_SEL                                       (0x9170)
    #define HDRX_LINK_CLK_DETECTED                          BIT0
    #define HDRX_HDMI_SIGN_DETECTED                         BIT1
    #define HDRX_HDMI_1_3_DETECTED                          BIT2
    #define HDRX_LINK_RESET_STATUS                          BIT3
    #define HDRX_STATUS_RSRV                                0xF0
    #define HDRX_STATUS_RSRV_SHIFT                          4

    // HDRX_LINK_CONFIG                                     (0x9174)
    #define HDRX_INPUT_RSRVD                                0x0F
    #define HDRX_INP_PHY_SEL                                0x30
    #define HDRX_INP_PHY_SEL_SHIFT                          4

    // HDRX_LINK_ERR_CTRL                                   (0x9178)
    #define HDRX_MAN_HDMI_EN                                BIT0
    #define HDRX_AUTO_MODE_EN                               BIT1
    #define HDRX_DE_SELECT                                  0x0C
    #define HDRX_DE_SELECT_SHIFT                            2
    #define HDRX_SYNC_SEL                                   0x30
    #define HDRX_SYNC_SEL_SHIFT                             4
    #define HDRX_NEW_OVR_ALGN_EN                            BIT6
    #define HDRX_CH0_CH2_SWP_EN                             BIT7
    #define HDRX_CH_POLARITY_INV                            0x0700
    #define HDRX_FREQ_SEL_AUTO_DI                           BIT11
    #define HDRX_PHY_DEC_ERR_SEL                            BIT12
    #define HDRX_LINK_CFG_RSRV                              0xE000

    // HDRX_PHY_DEC_ERR_STATUS                              (0x917C)
    #define HDRX_DECODER_ERR_SEL                            0x03
    #define HDRX_PHY_DEC_ERR_CLR                            BIT2

    // HDRX_SIGNL_DET_CTRL                                  (0x9180)
    #define HDRX_PHY_DEC_ERR_CT                             0x0FFF
    #define HDRX_PHY_DEC_ERR_STAT                           0x7000
    #define HDRX_PHY_DEC_ERR_RSRV                           BIT15

    // HDRX_FREQ_MEAS_PERIOD                                (0x9184)
    #define HDRX_SGNL_MEAS_EN                               BIT0
    #define HDRX_LNK_BY_CLK_DET_EN                          BIT1
    #define HDRX_MEAS_CIRC_SEL                              BIT2
    #define HDRX_CLK_CHNG_FILT_EN                           BIT3
    #define HDRX_MEAS_RD_MD                                 0x70
    #define HDRX_MEAS_RD_MD_SHIFT                           4
    #define HDRX_MEAS_SYNC_INV                              BIT7

    // HDRX_FREQ_TH                                         (0x9188)

    // HDRX_FREQ_MEAS_CT                                    (0x918C)

    // HDRX_CLK_STBL_ZN                                     (0x9190)

    // HDRX_MEAS_RESULT                                     (0x9194)

    // HDRX_MEAS_IRQ_EN                                     (0x9198)

    // HDRX_MEAS_IRQ_STS                                    (0x919C)
    #define HDRX_CLK_LOST_IRQ_EN                            BIT0
    #define HDRX_VSYNC_EDGE_IRQ_EN                          BIT1
    #define HDRX_HSYNC_EDGE_IRQ_EN                          BIT2
    #define HDRX_DE_EDGE_IRQ_EN                             BIT3
    #define HDRX_MEAS_COUNT_IRQ_EN                          BIT4
    #define HDRX_MEAS_DUR_IRQ_EN                            BIT5
    #define HDRX_MEAS_CLK_IRQ_EN                            BIT6
    #define HDRX_CLK_CHNG_IRQ_EN                            BIT7
    #define HDRX_MEAS_IRQ_EN_RSRV                           BIT10

    // HDRX_TMDS_RX_CTL                                     (0x91A0)
    #define HDRX_CLK_LOST_IRQ_STS                           BIT0
    #define HDRX_VSYNC_EDGE_IRQ_STS                         BIT1
    #define HDRX_HSYNC_EDGE_IRQ_STS                         BIT2
    #define HDRX_DE_EDGE_IRQ_STS                            BIT3
    #define HDRX_MEAS_COUNT_IRQ_STS                         BIT4
    #define HDRX_MEAS_DUR_IRQ_STS                           BIT5
    #define HDRX_MEAS_CLK_IRQ_STS                           BIT6
    #define HDRX_CLK_CHNG_IRQ_STS                           BIT7
    #define HDRX_VSYNC_LEVEL                                BIT8
    #define HDRX_HSYNC_LEVEL                                BIT9
    #define HDRX_MEAS_IRQ_STS_RSRV                          BIT10

    // HDRX_TMDS_RX_BIST_STB_CTRL                           (0x91A4)
    #define HDRX_TMDS_CTLV                                  BIT0
    #define HDRX_TMDS_CTLH                                  BIT1
    #define HDRX_TMDS_CTL0                                  BIT2
    #define HDRX_TMDS_CTL1                                  BIT3
    #define HDRX_TMDS_CTL2                                  BIT4
    #define HDRX_TMDS_CTL3                                  BIT5

    // HDRX_TMDS_RX_BIST_CTRL                               (0x91A8)
    #define TMDS_RX_BIST_COMPUTE_NEW_SI                     BIT0
    #define TMDS_RX_BIST_PRBS_CMP_EN                        BIT1

    // HDRX_TMDS_RX_BIST_STATUS                             (0x91AC)
    #define TMDS_RX_BIST_TEST_CH_SEL                        0x03
    #define TMDS_RX_BIST_CMP_MODE                           BIT2
    #define TMDS_RX_BIST_DATA_SWAP_E                        BIT3
    #define TMDS_RX_BIST_SEQ_LENGTH                         0x70
    #define TMDS_RX_BIST_SEQ_LENGTH_SHIFT                   4
    #define TMDS_RX_BIST_MAX_TIMER_C                        0x0380
    #define TMDS_RX_BIST_EXPECTED_SIG                       0x3FFFC00
    #define TMDS_RX_BIST_TEST_RSRV                          0xFC000000

    // HDRX_PHY_LNK_CRC_TEST_STS                            (0x91B0)
    #define TMDS_RX_BIST_PRBS_CMP_DONE                      BIT0
    #define TMDS_RX_BIST_PRBS_ERROR                         BIT1
    #define TMDS_RX_BIST_PRBS_ERROR_COUN                    0x3C
    #define TMDS_RX_BIST_PRBS_ERROR_COUN_SHIFT              2
    #define TMDS_RX_BIST_SIGNATURE_DONE                     BIT6
    #define TMDS_RX_BIST_ERROR                              BIT7
    #define TMDS_RX_BIST_ERROR_CNT                          0x3F00
    #define TMDS_RX_BIST_TEST_STATUS_RSRV                   0xC000
    #define TMDS_RX_BIST_SIGNATURE                          0xFFFF0000

    // HDRX_LINK_RSRV                                       (0x91D4)
    #define HDRX_PHY_LNK_CRC_VAL                            0xFFFF
    #define HDRX_PHY_LNK_CRC_VAL_UPD_STS                    BIT16

    // HDRX_LINK_TST_CTRL                                   (0x91D8)
    #define HDRX_LNK_RSRV                                   0xFFFF

    // HDRX_SUB_SAMPLER                                     (0x91DC)
    #define HDRX_PHY_LNK_CRC_CALC_EN                        BIT0
    #define HDRX_LINK_TST_CTL                               0xFE
    #define HDRX_LINK_TST_CTL_SHIFT                         1

    // HDRX_VID_CONV_CTRL                                   (0x91E0)
    #define HDRX_VID_CLK_DIVIDE                             0x0F
    #define HDRX_SUBSAMPLER_AUTO                            BIT4
    #define HDRX_SUBSAMPLER_SEL                             BIT5
    #define HDRX_SOL_ADJUST_EN                              BIT6
    #define HDRX_DATA_SBS_SYNC_EN                           BIT7

    // HDRX_VID_BUF_OFFSET                                  (0x91E4)
    #define HDRX_VID_BUF_CORRECT_MD                         BIT0
    #define HDRX_MD_CHNG_MT_TYPE                            BIT1
    #define HDRX_MUTE_EDGE_EN                               BIT2
    #define HDRX_VIDEO_BUFF_BYPASS                          BIT3
    #define HDRX_VID_ERR_DIS                                BIT4
    #define HDRX_MUTE_PIX_DEPTH_CHN                         BIT5
    #define HDRX_BUF_VID_ERR_FILT_EN                        BIT6
    #define HDRX_VID_COLOR_EXT_EN                           BIT7

    // HDRX_MD_CHNG_MT_DEL                                  (0x91E8)

    // HDRX_VID_BUF_DELAY                                   (0x91EC)

    // HDRX_VID_BUF_FILT_ZONE                               (0x91F0)
    #define HDMI_VID_BUF_DELAY                              0xFF

    // HDRX_COLOR_DEPH_STATUS                               (0x91F4)

    // HDRX_VIDEO_BUF_IRQ_EN                                (0x91F8)
    #define HDRX_VID_COLOR_DEPH                             0x0F
    #define HDRX_VID_PHASE                                  0xF0
    #define HDRX_VID_PHASE_SHIFT                            4

    // HDRX_VIDEO_BUF_IRQ_STS                               (0x91FC)
    #define HDRX_VID_BUF_ERROR_IRQ_E                        BIT0
    #define HDRX_VID_IRQ_EN_RSRV                            0xFE
    #define HDRX_VID_IRQ_EN_RSRV_SHIFT                      1

    // HDRX_VID_LNK_RSRV                                    (0x9200)
    #define HDRX_VID_BUF_ERROR_IRQ_ST                       BIT0
    #define HDRX_VID_IRQ_STS_RSRV                           0xFE
    #define HDRX_VID_IRQ_STS_RSRV_SHIFT                     1

    // HDRX_VID_LNK_TST_CTRL                                (0x9218)
    #define HDRX_VID_BUF_ERROR_STBSE                        0x03
    #define HDRX_VID_BUF_VSYNC_CLR_EN                       BIT2

    // HDRX_VIDEO_CTRL                                      (0x921C)

    // HDRX_VID_REGEN_CTRL                                  (0x9220)
    #define HDRX_VID_SWAP_R_B                               BIT1
    #define HDRX_VID_MUTE_YUV444_YUV42                      BIT2
    #define HDRX_VID_VMUTE_AUTO                             BIT3
    #define HDRX_VID_YUV422_MD_EN                           BIT4
    #define HDRX_VID_COLOR_AUTO                             BIT5
    #define HDRX_VID_SWAP_R_B_AUTO                          BIT6
    #define HDRX_VID_OUT_MODE                               BIT7
    #define HDRX_VID_OUT_MODE_OLD_OP                        BIT8

    // HDRX_PATGEN_CONTROL                                  (0x9224)
    #define HDRX_DE_REGEN_DIS                               BIT0
    #define HDRX_DE_THRESHOLD                               0x06
    #define HDRX_DE_THRESHOLD_SHIFT                         1
    #define HDRX_DE_WIDTH_CLAMP_EN                          BIT3
    #define HDRX_DVI_HS_REGEN                               BIT4
    #define HDRX_DVI_VS_REGEN                               BIT5
    #define HDRX_DE_RSRV                                    0xC0
    #define HDRX_DE_RSRV_SHIFT                              6

    // HDRX_DE_WIDTH_CLAMP                                  (0x9228)
    #define HDRX_VIDEO_PAT_SEL                              0x0F
    #define HDRX_VIDEO_TPG_EN                               BIT4
    #define HDRX_VIDEO_PAT_COLOR_CT                         0x60
    #define HDRX_VIDEO_PAT_COLOR_CT_SHIFT                   5
    #define HDRX_VIDEO_PAT_DATA_INV                         BIT7
    #define HDRX_VIDEO_PAT_COLOR                            0xFF00

    // HDRX_VIDEO_MUTE_RGB                                  (0x922C)

    // HDRX_VIDEO_MUTE_YC                                   (0x9230)
    #define HDRX_VIDEO_MUTE_BLU                             0x1F
    #define HDRX_VIDEO_MUTE_GRN                             0x07E0
    #define HDRX_VIDEO_MUTE_RED                             0xF800

    // HDRX_DITHER_CTRL                                     (0x9234)
    #define HDRX_VIDEO_MUTE_CB                              0x1F
    #define HDRX_VIDEO_MUTE_Y                               0x07E0
    #define HDRX_VIDEO_MUTE_CR                              0xF800

    // HDRX_VIDEO_CRC_TEST_VALUE                            (0x9238)
    #define HDRX_DITHER_EN                                  BIT0
    #define HDRX_DITH_OUT_SEL                               BIT1
    #define HDRX_DITH_RSRV                                  BIT2
    #define HDRX_DITH_TYPE                                  BIT3
    #define HDRX_DITH_SEL                                   0x30
    #define HDRX_DITH_SEL_SHIFT                             4
    #define HDRX_DITH_MOD                                   0xC0
    #define HDRX_DITH_MOD_SHIFT                             6

    // HDRX_VIDEO_CRC_TEST_STS                              (0x9250)
    #define HDRX_VIDEO_CRC_VAL_A                            0xFFFF
    #define HDRX_VIDEO_CRC_VAL_B                            0xFFFF0000

    // HDRX_VIDEO_RSRV                                      (0x9254)
    #define HDRX_VIDEO_CRC_VAL_A_UPD_STS                    BIT0
    #define HDRX_VIDEO_CRC_VAL_B_UPD_STS                    BIT1

    // HDRX_VIDEO_TST_CTRL                                  (0x9258)

    // HDRX_SDP_CTRL                                        (0x925C)
    #define HDRX_VIDEO_TST_CRC_CALC_EN                      BIT0
    #define HDRX_VIDEO_TST_CTL                              0xFE
    #define HDRX_VIDEO_TST_CTL_SHIFT                        1

    // HDRX_SDP_AV_MUTE_CTRL                                (0x9260)
    #define HDRX_GCP_FRM_TRESH                              0x0F
    #define HDRX_GCP_DEEP_DIS                               BIT4
    #define HDRX_SDP_CTRL_RSRV                              0x60
    #define HDRX_SDP_CTRL_RSRV_SHIFT                        5
    #define HDRX_SDP_TST_IRQ_EN                             BIT7

    // HDRX_SDP_STATUS                                      (0x9264)
    #define HDRX_AV_MUTE_WINDOW_EN                          BIT0
    #define HDRX_AV_MUTE_AUTO_EN                            BIT1
    #define HDRX_AV_MUTE_SOFT                               BIT2
    #define HDRX_A_MUTE_SOFT                                BIT3
    #define HDRX_CLEAR_AV_MUTE_FLAG                         BIT4
    #define HDRX_CLR_AVMUTE_EXT_EN                          BIT5
    #define HDRX_CAPTURED_A_MUTE_EN                         BIT6
    #define HDRX_CLR_CAPTURED_A_MUTE                        BIT7
    #define HDRX_AV_MUTE_ON_NO_HDCP_AUTH_E                  BIT8
    #define HDRX_A_MUTE_ON_DVI_EN                           BIT9
    #define HDRX_CLR_AVMUTE_ON_NOISE_EN                     BIT10
    #define HDRX_CLR_AVMUTE_ON_TMT_DIS                      BIT11
    #define HDRX_IGNR_AVMUTE_ON_CLR_SET_DIS                 BIT12
    #define HDRX_MUTE_CTRL_RSRV                             0xE000
    #define HDRX_CLR_AVMUTE_TMT_VAL                         0xFF0000

    // HDRX_SDP_IRQ_CTRL                                    (0x9268)
    #define HDRX_PACK_MEM_BUSY                              BIT0
    #define HDRX_AV_MUTE_STATUS                             BIT1
    #define HDRX_AV_MUTE_GCP_STATUS                         BIT2
    #define HDRX_AV_MUTE_EXT_STATUS                         BIT3
    #define HDRX_NOISE_DETECTED                             BIT4
    #define HDRX_GCP_OUT_OF_WINDOW                          BIT5

    // HDRX_SDP_IRQ_STATUS                                  (0x926C)
    #define HDRX_IF_VS_IRQ_EN                               BIT0
    #define HDRX_IF_AVI_IRQ_EN                              BIT1
    #define HDRX_IF_SPD_IRQ_EN                              BIT2
    #define HDRX_IF_AUDIO_IRQ_EN                            BIT3
    #define HDRX_IF_MPEG_IRQ_EN                             BIT4
    #define HDRX_ACP_IRQ_EN                                 BIT5
    #define HDRX_ISRC1_IRQ_EN                               BIT6
    #define HDRX_ISRC2_IRQ_EN                               BIT7
    #define HDRX_ACR_IRQ_EN                                 BIT8
    #define HDRX_IF_UNDEF_IRQ_EN                            BIT9
    #define HDRX_GCP_IRQ_EN                                 BIT10
    #define HDRX_GMETA_IRQ_EN                               BIT11
    #define HDRX_MUTE_EVENT_IRQ_E                           BIT12
    #define HDRX_NOISE_DET_IRQ_EN                           BIT13

    // HDRX_AU_CONV_CTRL                                    (0x9270)
    #define HDRX_IF_VS_IRQ_STS                              BIT0
    #define HDRX_IF_AVI_IRQ_STS                             BIT1
    #define HDRX_IF_SPD_IRQ_STS                             BIT2
    #define HDRX_IF_AUDIO_IRQ_STS                           BIT3
    #define HDRX_IF_MPEG_IRQ_STS                            BIT4
    #define HDRX_ACP_IRQ_STS                                BIT5
    #define HDRX_ISRC1_IRQ_STS                              BIT6
    #define HDRX_ISRC2_IRQ_STS                              BIT7
    #define HDRX_ACR_IRQ_STS                                BIT8
    #define HDRX_IF_UNDEF_IRQ_STS                           BIT9
    #define HDRX_GCP_IRQ_STS                                BIT10
    #define HDRX_GMETA_IRQ_STS                              BIT11
    #define HDRX_MUTE_EVENT_IRQ_STS                         BIT12
    #define HDRX_NOISE_DET_IRQ_STS                          BIT13

    // HDRX_PACK_CTRL                                       (0x9274)
    #define HDRX_AUDIO_CONV_EN                              BIT0
    #define HDRX_AMUTE_NVALID_E                             BIT1

    // HDRX_PACKET_SEL                                      (0x9278)
    #define HDRX_IF_UNDEF_ADDR                              0x0F
    #define HDRX_IF_SAVE_UNDEF                              BIT4
    #define HDRX_CLEAR_ALL_PACKS                            BIT5
    #define HDRX_PACKET_RD_REQ                              BIT6
    #define HDRX_PACK_RSRV                                  BIT7

    // HDRX_PKT_STATUS                                      (0x927C)

    // HDRX_UNDEF_PKT_CODE                                  (0x9280)
    #define HDRX_PACKET_AVLBL                               BIT0
    #define HDRX_VENDOR_AVLBL                               BIT1
    #define HDRX_AVI_INFO_AVLBL                             BIT2
    #define HDRX_SPD_INFO_AVLBL                             BIT3
    #define HDRX_AUDIO_INFO_AVLBL                           BIT4
    #define HDRX_MPEG_INFO_AVLBL                            BIT5
    #define HDRX_ACP_AVLBL                                  BIT6
    #define HDRX_ISRC1_AVLBL                                BIT7
    #define HDRX_ISRC2_AVLBL                                BIT8
    #define HDRX_ACR_AVLBL                                  BIT9
    #define HDRX_GCP_AVLBL                                  BIT10
    #define HDRX_GMETA_AVLBL                                BIT11
    #define HDMI_RSRV_AVLBL                                 0xF000

    // HDRX_PACK_GUARD_CTRL                                 (0x9284)
    #define HDRX_UNDEF_PKT_COD                              0xFF

    // HDRX_NOISE_DET_CTRL                                  (0x9288)
    #define HDRX_GCP_SAVE_OPTION                            BIT0
    #define HDRX_ACR_SAVE_OPTION                            BIT1
    #define HDRX_PACKET_SAVE_OPTION                         BIT2
    #define HDRX_GCP_FOUR_BT_CTRL                           BIT3
    #define HDRX_ACR_FOUR_BT_CTRL                           BIT4
    #define HDRX_BLOCK_HDMI_PACKS                           BIT5
    #define HDRX_PACK_GUARD_RSRV                            0xC0
    #define HDRX_PACK_GUARD_RSRV_SHIFT                      6

    // HDRX_PACK_CT                                         (0x928C)
    #define HDRX_NOISE_DETECTOR_EN                          BIT0
    #define HDRX_BLOCK_HDMI_PACKS_AUT                       BIT1
    #define HDRX_AVMUTE_CLEAR_EN                            BIT2
    #define HDRX_NOISE_AUTO_AV_MUTE_E                       BIT3
    #define HDRX_ERROR_CT_CLEAR                             BIT4
    #define HDRX_NOISE_DET_RSRV_A                           0xE0
    #define HDRX_NOISE_DET_RSRV_A_SHIFT                     5
    #define HDRX_MEAS_PERIOD                                0x0F00
    #define HDRX_NOISE_THRESH                               0x7000
    #define HDRX_NOISE_DET_RSRV_B                           BIT15

    // HDRX_ERROR_CT                                        (0x9290)

    // HDRX_AUTO_PACK_PROCESS                               (0x9294)

    // HDRX_AVI_INFOR_TIMEOUT_THRESH                        (0x9298)
    #define HDRX_AVI_PROCESS_MODE                           0x03
    #define HDRX_AUTO_PACK_RSRV                             BIT2
    #define HDRX_CLR_AVI_INFO_TMOUT_EN                      BIT3
    #define HDRX_CLR_AU_INFO_TMOUT_EN                       BIT4
    #define HDRX_AVI_PACK_STABLE_THRESH                     0xE0
    #define HDRX_AVI_PACK_STABLE_THRESH_SHIFT               5
    #define HDRX_AVI_PACK_STABLE_DIS_GRD                    BIT8

    // HDRX_AU_INFO_TIMEOUT_THRESH                          (0x929C)
    #define HDRX_AVI_INFO_TIMEOUT_THRESH                    0xFF

    // HDRX_AVI_AUTO_FIELDS                                 (0x92A0)

    // HDRX_SDP_PRSNT_STS                                   (0x92A4)
    #define HDRX_AVI_PR_CTRL                                0x0F
    #define HDRX_AVI_YUV_CTRL                               0x30
    #define HDRX_AVI_YUV_CTRL_SHIFT                         4
    #define HDRX_AUTO_FIELDS_RSRV                           0xC0
    #define HDRX_AUTO_FIELDS_RSRV_SHIFT                     6

    // HDRX_SDP_MUTE_SRC_STATUS                             (0x92A8)
    #define HDRX_IF_VS_PRSNT_STS                            BIT0
    #define HDRX_IF_AVI_PRSNT_STS                           BIT1
    #define HDRX_IF_SPD_PRSNT_STS                           BIT2
    #define HDRX_IF_AUDIO_PRSNT_STS                         BIT3
    #define HDRX_IF_MPEG_PRSNT_STS                          BIT4
    #define HDRX_ACP_PRSNT_STS                              BIT5
    #define HDRX_ISRC1_PRSNT_STS                            BIT6
    #define HDRX_ISRC2_PRSNT_STS                            BIT7
    #define HDRX_ACR_PRSNT_STS                              BIT8
    #define HDRX_IF_UNDEF_PRSNT_STS                         BIT9
    #define HDRX_GCP_PRSNT_STS                              BIT10
    #define HDRX_GMETA_PRSNT_STS                            BIT11
    #define HDRX_GCP_AVMUTE_SET_PRSNT_ST                    BIT14
    #define HDRX_GCP_AVMUTE_CLR_PRSNT_ST                    BIT15

    // HDRX_SDP_RSRV                                        (0x92AC)
    #define HDRX_AV_MUTE_SRC_GCP                            BIT0
    #define HDRX_AV_MUTE_SRC_PACK_NOISE                     BIT1
    #define HDRX_AV_MUTE_SRC_HDCP_NO_AUT                    BIT2
    #define HDRX_AV_MUTE_SRC_SOFT                           BIT3
    #define HDRX_AV_MUTE_SRC_RSRV                           0xF0
    #define HDRX_AV_MUTE_SRC_RSRV_SHIFT                     4
    #define HDRX_A_MUTE_SRC_AV_MUTE                         BIT8
    #define HDRX_A_MUTE_SRC_DVI                             BIT9
    #define HDRX_A_MUTE_SRC_STRM                            BIT10
    #define HDRX_A_MUTE_SRC_SOFT                            BIT11
    #define HDRX_A_MUTE_SRC_RSRV                            0xF000

    // HDRX_SDP_TST_CTRL                                    (0x92C8)

    // HDRX_SDP_AUD_CTRL                                    (0x92CC)

    // HDRX_SDP_AUD_MUTE_CTRL                               (0x92D0)
    #define HDRX_CLR_AU_BLOCK                               BIT0
    #define HDRX_CLR_AU_CH_STS                              BIT1
    #define HDRX_SDP_AUD_CTRL_RSRV                          0x0C
    #define HDRX_SDP_AUD_CTRL_RSRV_SHIFT                    2
    #define HDRX_AU_TP_SEL                                  0xF0
    #define HDRX_AU_TP_SEL_SHIFT                            4

    // HDRX_SDP_AUD_IRQ_CTRL                                (0x92D4)
    #define HDRX_SDP_AUD_MUTE_AUTO_EN                       BIT0
    #define HDRX_SDP_AUD_MUTE_SOFT                          BIT1
    #define HDRX_MUTE_ON_NVALID_EN                          BIT2
    #define HDRX_AU_MUTE_MD                                 BIT3
    #define HDRX_AU_MUTE_ON_COMPR                           BIT4
    #define HDRX_AU_MUTE_ON_SGNL_NOISE                      BIT5
    #define HDRX_AU_MUTE_ON_NO_SGNL                         BIT6

    // HDRX_SDP_AUDIO_IRQ_STATUS                            (0x92D8)
    #define HDRX_SDP_AUD_LAYOUT_IRQ_EN                      BIT0
    #define HDRX_SDP_AUD_STATUS_IRQ_EN                      BIT1
    #define HDRX_SDP_AUD_PKT_FLAG_IRQ_EN                    BIT2
    #define HDRX_SDP_AUD_MUTE_FLAG_IRQ_EN                   BIT3
    #define HDRX_SDP_AUD_BUF_OVR_IRQ_EN                     BIT4
    #define HDRX_SDP_AUD_BUFP_DIFA_IRQ_EN                   BIT5
    #define HDRX_SDP_AUD_BUFP_DIFB_IRQ_EN                   BIT6
    #define HDRX_SDP_AUD_MUTE_IRQ_EN                        BIT7

    // HDRX_SDP_AUD_STS                                     (0x92DC)
    #define HDRX_SDP_AUD_LAYOUT_IRQ_STS                     BIT0
    #define HDRX_SDP_AUD_STATUS_IRQ_STS                     BIT1
    #define HDRX_SDP_AUD_PKT_PRSNT_IRQ_STS                  BIT2
    #define HDRX_SDP_AUD_MUTE_FLAG_IRQ_STS                  BIT3
    #define HDRX_SDP_AUD_BUF_OVR_IRQ_STS                    BIT4
    #define HDRX_SDP_AUD_BUFP_DIFA_IRQ_STS                  BIT5
    #define HDRX_SDP_AUD_BUFP_DIFB_IRQ_STS                  BIT6
    #define HDRX_SDP_AUD_MUTE_IRQ_STS                       BIT7

    // HDRX_AUD_MUTE_SRC_STS                                (0x92E0)
    #define HDRX_SDP_AUD_MUTE_STS                           BIT0
    #define HDRX_SDP_AUD_LAYOUT                             BIT1
    #define HDRX_SDP_AUD_PKT_PRSNT                          BIT2
    #define HDRX_DST_NORMAL_DOUBLE                          BIT3
    #define HDRX_SDP_AUD_MUTE_GLBL_STS                      BIT4
    #define HDRX_SDP_AUD_CHNL_COUNT                         0x0F00
    #define HDRX_SDP_AUD_CODING_TYPE                        0xF000
    #define HDRX_AU_SAMPLE_PRSNT                            BIT16
    #define HDRX_DSD_PRESENT                                BIT17
    #define HDRX_DST_PRESENT                                BIT18
    #define HDRX_HBR_PRESENT                                BIT19

    // HDRX_SDP_AUD_ERROR_CT                                (0x92E4)
    #define HDRX_SDP_AUD_MUTE_EXT_SRC                       BIT0
    #define HDRX_SDP_AUD_MUTE_SOFT_SRC                      BIT1
    #define HDRX_MUTE_ON_NVALID_SRC                         BIT2
    #define HDRX_AU_MUTE_ON_COMPR_SRC                       BIT4
    #define HDRX_AU_MUTE_ON_SGNL_NS_SRC                     BIT5
    #define HDRX_AU_MUTE_ON_NO_SGNL_SRC                     BIT6

    // HDRX_SDP_AUD_BUF_CNTRL                               (0x92E8)

    // HDRX_SDP_AUD_BUF_DELAY                               (0x92EC)
    #define HDRX_SDP_AUD_CLK_COR_EN                         BIT0
    #define HDRX_SDP_AUD_STOP_CLK_COR_THRESH_B              BIT1
    #define HDRX_BUF_EXT_EN                                 BIT2
    #define HDRX_AU_WIDTH20_EN                              BIT3
    #define HDRX_SDP_AUD_REP_SAMPLE_ON_ERR                  BIT4
    #define HDRX_SDP_AUD_SKIP_SAMPLE_ERR                    BIT5
    #define HDRX_REPLACE_NVALID                             BIT6
    #define HDRX_DST_WIDE_EN                                BIT7

    // HDRX_SDP_AUD_BUFPTR_DIF                              (0x92F0)

    // HDRX_SDP_AUD_BUFPTR_DIF_THRESH_A                     (0x92F4)

    // HDRX_SDP_AUD_BUFPTR_DIF_THRESH_B                     (0x92F8)
    #define HDRX_SDP_AUD_BUFPTR_DIF_THRESH_                 0xFF

    // HDRX_SDP_AUD_LINE_THRESH                             (0x92FC)

    // HDRX_SDP_AUD_OUT_CNTRL                               (0x9300)

    // HDRX_SDP_AUD_CHAN_RELOC                              (0x9304)
    #define HDRX_SDP_AUD_OUT_EN                             BIT0
    #define HDRX_SDP_AUD_OUT_DEN                            BIT1
    #define HDRX_DSD_MODE_EN                                BIT2
    #define HDRX_SDP_AUD_CLK_MODE                           0xF0
    #define HDRX_SDP_AUD_CLK_MODE_SHIFT                     4

    // HDRX_SDP_AUD_CH_STS_0                                (0x9308)
    #define HDRX_SDP_AUD_CH0_REL                            0x03
    #define HDRX_SDP_AUD_CH1_REL                            0x0C
    #define HDRX_SDP_AUD_CH1_REL_SHIFT                      2
    #define HDRX_SDP_AUD_CH2_REL                            0x30
    #define HDRX_SDP_AUD_CH2_REL_SHIFT                      4
    #define HDRX_SDP_AUD_CH3_REL                            0xC0
    #define HDRX_SDP_AUD_CH3_REL_SHIFT                      6
    #define HDRX_SDP_AUD_CH01_SWAP                          BIT8
    #define HDRX_SDP_AUD_CH23_SWAP                          BIT9
    #define HDRX_SDP_AUD_CH45_SWAP                          BIT10
    #define HDRX_SDP_AUD_CH67_SWAP                          BIT11

    // HDRX_SDP_AUD_CH_STS_1                                (0x930C)

    // HDRX_SDP_AUD_CH_STS_2                                (0x9310)

    // HDRX_SDP_AUD_RSRV                                    (0x9314)

    // HDRX_SDP_AUD_TST_CTRL                                (0x9330)

    // HDRX_KEYHOST_CONTROL                                 (0x9334)

    // HDRX_KEYHOST_STATUS                                  (0x9430)
    #define KEYHOST_POWER_ON                                BIT0
    #define KEYHOST_KEYS_LOADED                             BIT1
    #define KEYHOST_CONTROL_RSRVA                           0x0C
    #define KEYHOST_CONTROL_RSRVA_SHIFT                     2
    #define KEYHOST_RESET                                   BIT4
    #define KEYHOST_CONTROL_RSRVB                           0xE0
    #define KEYHOST_CONTROL_RSRVB_SHIFT                     5

    // HDRX_HDCP_CONTROL                                    (0x9434)
    #define KEYHOST_ACTIVE                                  BIT0
    #define KEYHOST_STATUS_RESRVA                           0x1E
    #define KEYHOST_STATUS_RESRVA_SHIFT                     1
    #define KEYHOST_STATUS_RESRVB                           0xE0
    #define KEYHOST_STATUS_RESRVB_SHIFT                     5

    // HDRX_HDCP_ADDR                                       (0x9440)
    #define HDRX_HDCP_EN                                    BIT0
    #define HDRX_HDCP_DECRYPT_EN                            BIT1
    #define HDRX_HDCP_BKSV_LOAD_EN                          BIT2
    #define HDRX_HDCP_LINKCHK_FNUM                          0x38
    #define HDRX_HDCP_LINKCHK_FNUM_SHIFT                    3
    #define HDRX_HDCP_TWS_IRQ_EN                            BIT6
    #define HDRX_HDCP_TEST_TWS_IRQ                          BIT7
    #define HDRX_HDCP_FORCE_ENC_DIS                         BIT8
    #define HDRX_HDCP_1_1_CAPABLE                           BIT9
    #define HDRX_HDCP_HDMI_CAPABLE                          BIT10
    #define HDRX_HDCP_FAST_REAUTHENT_E                      BIT11
    #define HDRX_HDCP_ENC_SIGNALING                         0x3000
    #define HDRX_HDCP_AVMUTE_AUTO_EN                        BIT14
    #define HDRX_HDCP_AVMUTE_IGNORE                         BIT15
    #define HDRX_HDCP_FORCE_HDMI_MODE_                      BIT16

    // HDRX_HDCP_WIN_MOD                                    (0x9444)
    #define HDRX_HDCP_ADDR_VAL                              0x7F
    #define HDRX_HDCP_AKSVREAD_EN                           BIT7

    // HDRX_HDCP_BKSV_0                                     (0x9448)
    #define HDRX_HDCP_WIN_ADJ                               0x0F
    #define HDRX_HDCP_WIN_ALG_SEL                           BIT4

    // HDRX_HDCP_BKSV_1                                     (0x944C)

    // HDRX_HDCP_STATUS                                     (0x9450)

    // HDRX_HDCP_STATUS_EXT                                 (0x9454)
    #define HDRX_HDCP_DEC_STATUS                            BIT0
    #define HDRX_HDCP_AUTHENTICATION                        BIT1
    #define HDRX_HDCP_DVI_CTRL_STATU                        0x3C
    #define HDRX_HDCP_DVI_CTRL_STATU_SHIFT                  2
    #define HDRX_HDCP_EESS_STATUS                           BIT6
    #define HDRX_HDCP_1_1_STATUS                            BIT7
    #define HDRX_HDCP_KEYBUS_ACTIVE                         BIT8

    // HDRX_HDCP_TBL_IRQ_INDEX                              (0x9458)
    #define HDRX_HDCP_RE_AUTHENTICATION                     BIT0
    #define HDRX_HDCP_I2C_IRQ_STATUS                        BIT1
    #define HDRX_HDCP_AVMUTE_IGNORED                        BIT2
    #define HDRX_HDCP_STATUS_EXT_RSRV                       BIT3

    // HDRX_HDCP_TBL_RD_INDEX                               (0x945C)
    #define HDRX_HDCP_TWS_IRQ_INDEX                         0x7F

    // HDRX_HDCP_TBL_RD_DATA                                (0x9460)

    // HDRX_HDCP_UPSTREAM_CTRL                              (0x9464)

    // HDRX_HDCP_UPSTREAM_STATUS                            (0x9480)
    #define HDRX_HDCP_REPEATER                              BIT0
    #define HDRX_HDCP_DOWNSTREAM_FAIL                       BIT1
    #define HDRX_HDCP_DOWNSTREAM_READY                      BIT2
    #define HDRX_HDCP_KSV_LIST_READY                        BIT3
    #define HDRX_HDCP_KSV_FIFO_RESET                        BIT4
    #define HDRX_HDCP_UPSTREAM_CTRL_RSRV1                   0xE0
    #define HDRX_HDCP_UPSTREAM_CTRL_RSRV1_SHIFT             5
    #define HDRX_HDCP_STATE_UNAUTHENTICATED_IRQ_EN          BIT8
    #define HDRX_HDCP_STATE_WAIT_DWNSTRM_IRQ_EN             BIT9
    #define HDRX_HDCP_STATE_ASSMBL_KSV_LIST_IRQ_EN          BIT10
    #define HDRX_HDCP_TIMER_EXPIRED_IRQ_EN                  BIT11
    #define HDRX_HDCP_UPSTREAM_CTRL_RSRV2                   0xFFFFF000

    // HDRX_HDCP_BSTATUS                                    (0x9484)
    #define HDRX_HDCP_STATE_UNAUTHENTICATED                 BIT0
    #define HDRX_HDCP_STATE_WAIT_DWNSTRM                    BIT1
    #define HDRX_HDCP_STATE_ASSMBL_KSV_LIST                 BIT2
    #define HDRX_HDCP_STATE_AUTHENTICATED                   BIT3
    #define HDRX_HDCP_STATE_RSRV1                           0xF0
    #define HDRX_HDCP_STATE_RSRV1_SHIFT                     4
    #define HDRX_HDCP_STATE_UNAUTHENTICATED_ST              BIT8
    #define HDRX_HDCP_STATE_WAIT_DWNSTRM_STS                BIT9
    #define HDRX_HDCP_STATE_ASSMBL_KSV_LIST_STS             BIT10
    #define HDRX_HDCP_TIMER_EXPIRED_STS                     BIT11
    #define HDRX_HDCP_STATE_RSRV2                           0xFFFFF000

    // HDRX_HDCP_TIMEOUT                                    (0x9488)
    #define HDRX_HDCP_DEVICE_COUNT                          0x7F
    #define HDRX_HDCP_MAX_DEV_EXCEEDED                      BIT7
    #define HDRX_HDCP_DEPTH                                 0x0700
    #define HDRX_HDCP_MAX_CASCADE_EXCEEDED                  BIT11
    #define HDRX_HDCP_BSTATUS_RSRV                          0xFFFFF000

    // HDRX_HDCP_TIMEBASE                                   (0x948C)
    #define HDRX_HDCP_TIMEOUT_PER                           0x3F
    #define HDRX_HDCP_TIMEOUT_RSRV                          0xFFFFFFC0

    // HDRX_HDCP_V0_0                                       (0x9490)

    // HDRX_HDCP_V0_1                                       (0x9494)

    // HDRX_HDCP_V0_2                                       (0x9498)

    // HDRX_HDCP_V0_3                                       (0x949C)

    // HDRX_HDCP_V0_4                                       (0x94A0)

    // HDRX_HDCP_M0_0                                       (0x94A4)

    // HDRX_HDCP_M0_1                                       (0x94A8)

    // HDRX_HDCP_KSV_FIFO                                   (0x94AC)

    // HDRX_HDCP_KSV_FIFO_CTRL                              (0x94B0)

    // HDRX_HDCP_KSV_FIFO_STS                               (0x94B4)
    #define HDRX_HDCP_KSV_FIFO_SCL_STRCH_EN                 BIT0
    #define HDRX_HDCP_KSV_FIFO_CTRL_RSRV1                   BIT1
    #define HDRX_HDCP_KSV_FIFO_NE_IRQ_EN                    BIT2
    #define HDRX_HDCP_KSV_FIFO_NF_IRQ_EN                    BIT3
    #define HDRX_HDCP_KSV_FIFO_AF_IRQ_EN                    BIT4
    #define HDRX_HDCP_KSV_FIFO_F_IRQ_EN                     BIT5
    #define HDRX_HDCP_KSV_FIFO_AE_IRQ_EN                    BIT6
    #define HDRX_HDCP_KSV_FIFO_E_IRQ_EN                     BIT7
    #define HDRX_HDCP_KSV_FIFO_CTRL_RSRV                    0xFFFFFF00

    // HDMI_INST_SOFT_RESETS                                (0x94B8)
    #define HDRX_HDCP_KSV_FIFO_BUSY                         BIT0
    #define HDRX_HDCP_KSV_FIFO_ERROR                        BIT1
    #define HDRX_HDCP_KSV_FIFO_NE                           BIT2
    #define HDRX_HDCP_KSV_FIFO_NF                           BIT3
    #define HDRX_HDCP_KSV_FIFO_AF                           BIT4
    #define HDRX_HDCP_KSV_FIFO_F                            BIT5
    #define HDRX_HDCP_KSV_FIFO_AE                           BIT6
    #define HDRX_HDCP_KSV_FIFO_E                            BIT7
    #define HDRX_HDCP_KSV_FIFO_STS_RSRV                     0xFFFFFF00

    // HDMI_INST_HARD_RESETS                                (0x9500)
    #define HDMI_IFM_RESET                                  BIT0
    #define HDMI_IMD_RESET                                  BIT1

    // HDMI_HOST_CONTROL                                    (0x9504)
    #define HDMI_IFM_HARD_RESET                             BIT0
    #define HDMI_IMD_HARD_RESET                             BIT1

    // HDMI_AFR_CONTROL                                     (0x9508)
    #define LOCK_VALID_IMD                                  BIT1
    #define LOCK_VALID_IFM                                  BIT2

    // HDMI_AFB_CONTROL                                     (0x950C)
    #define HDMI_AFR_DISP_IFM_ERR_EN                        BIT0
    #define HDMI_AFR_DISP_IBD_ERR_EN                        BIT1
    #define HDMI_AFR_DISP_CLK_ERR_EN                        BIT2
    #define HDMI_AFR_DISP_VID_MUTE_EN                       BIT3
    #define HDMI_AFR_DDDS_IFM_ERR_EN                        BIT4
    #define HDMI_AFR_DDDS_IBD_ERR_EN                        BIT5
    #define HDMI_AFR_DDDS_CLK_ERR_EN                        BIT6
    #define HDMI_AFR_DDDS_VID_MUTE_EN                       BIT7

    // HDMI_INPUT_IRQ_MASK                                  (0x9510)
    #define HDMI_AFB_IFM_ERR_EN                             BIT0
    #define HDMI_AFB_IBD_ERR_EN                             BIT1
    #define HDMI_AFB_CLK_ERR_EN                             BIT2
    #define HDMI_AFB_VID_MUTE_EN                            BIT3

    // HDMI_INPUT_IRQ_STATUS                                (0x9514)
    #define HDMI_INPUT_NO_HS_MASK                           BIT0
    #define HDMI_INPUT_NO_VS_MASK                           BIT1
    #define HDMI_INPUT_HS_PERIOD_ERR_MASK                   BIT2
    #define HDMI_INPUT_VS_PERIOD_ERR_MASK                   BIT3
    #define HDMI_INPUT_DE_CHANGE_MASK                       BIT4
    #define HDMI_INPUT_INTLC_ERR_MASK                       BIT5
    #define HDMI_INPUT_ACTIVE_MASK                          BIT6
    #define HDMI_INPUT_BLANK_MASK                           BIT7
    #define HDMI_INPUT_LINEFLAG_MASK                        BIT8
    #define HDMI_INPUT_VS_MASK                              BIT9
    #define HDMI_INPUT_AFR_DETECT_MASK                      BIT10
    #define HDMI_ANA_LCLK_LOST_MASK                         BIT11
    #define HDMI_TEST_IRQ_MASK                              BIT12
    #define HDMI_OVR_LCLK_LOST_MASK                         BIT13
    #define HDMI_VDDS_OPEN_LOOP_MASK                        BIT14

    // HDMI_TEST_IRQ                                        (0x9518)
    #define HDMI_INPUT_NO_HS                                BIT0
    #define HDMI_INPUT_NO_VS                                BIT1
    #define HDMI_INPUT_HS_PERIOD_ERR                        BIT2
    #define HDMI_INPUT_VS_PERIOD_ERR                        BIT3
    #define HDMI_INPUT_DE_CHANGE                            BIT4
    #define HDMI_INPUT_INTLC_ERR                            BIT5
    #define HDMI_INPUT_VACTIVE                              BIT6
    #define HDMI_INPUT_VBLANK                               BIT7
    #define HDMI_INPUT_LINEFLAG                             BIT8
    #define HDMI_INPUT_VS                                   BIT9
    #define HDMI_INPUT_AFR_DETECT                           BIT10
    #define HDMI_ANA_LCLK_LOST                              BIT11
    #define HDMI_OVR_LCLK_LOST                              BIT13
    #define HDMI_VDDS_OPEN_LOOP                             BIT14

    // INSTRU_CLOCK_CONFIG                                  (0x951C)
    #define HDMI_GENERATE_TEST_IRQ                          BIT0

    // HDMI_IFM_CLK_CONTROL                                 (0x9520)
    #define TCLK_DIV                                        0x07FC

    // HDMI_INSTRUMENT_POLARITY_CONTROL                     (0x9524)
    #define HDMI_IFM_CLK_DISABLE                            BIT0

    // HDMI_IFM_CTRL                                        (0x9528)
    #define HDMI_VS_POL                                     BIT0
    #define HDMI_HS_POL                                     BIT1
    #define HDMI_DV_POL                                     BIT2

    // HDMI_IFM_WATCHDOG                                    (0x9560)
    #define HDMI_IFM_EN                                     BIT0
    #define HDMI_IFM_MEASEN                                 BIT1
    #define HDMI_IFM_HOFFSETEN                              BIT2
    #define HDMI_IFM_FIELD_SEL                              BIT3
    #define HDMI_IFM_FIELD_EN                               BIT4
    #define HDMI_IFM_INT_ODD_EN                             BIT5
    #define HDMI_IFM_SPACE_SEL                              BIT6
    #define HDMI_IFM_ODD_INV                                BIT7
    #define HDMI_IFM_FIELD_DETECT_MO                        BIT8
    #define HDMI_IFM_FREERUN_ODD                            BIT11
    #define HDMI_IFM_SOURCE_SEL                             0x3000
    #define HDMI_WD_H_POLARITY                              BIT14
    #define HDMI_WD_V_POLARITY                              BIT15

    // HDMI_IFM_HLINE                                       (0x9564)
    #define HDMI_IFM_H_WATCHDOG                             0xFF
    #define HDMI_IFM_V_WATCHDOG                             0x3F00

    // HDMI_IFM_CHANGE                                      (0x9568)

    // HDMI_IFM_HS_PERIOD                                   (0x956C)
    #define HDMI_IFM_H_CHG_THRESH                           0x07
    #define HDMI_IFM_V_CHG_THRESH                           0x38
    #define HDMI_IFM_V_CHG_THRESH_SHIFT                     3
    #define SPARE_HDMI_IFM_CHANGE                           0xC0
    #define SPARE_HDMI_IFM_CHANGE_SHIFT                     6
    #define HDMI_IFM_LOWER_ODD                              0x0F00
    #define HDMI_IFM_UPPER_ODD                              0xF000

    // HDMI_IFM_HS_PULSE                                    (0x9570)

    // HDMI_IFM_VS_PERIOD                                   (0x9574)

    // HDMI_IFM_VS_PULSE                                    (0x9578)

    // HDMI_IFM_SPACE                                       (0x957C)

    // HDMI_INPUT_CONTROL                                   (0x9580)
    #define HDMI_IFM_CSYNC_TO_SAMPLE_SPACE                  0x0F
    #define HDMI_IFM_SAMPLE_TO_CSYNC_SPACE                  0xF0
    #define HDMI_IFM_SAMPLE_TO_CSYNC_SPACE_SHIFT            4

    // HDMI_INPUT_HS_DELAY                                  (0x95B0)
    #define IP_RUN_EN                                       BIT0
    #define IP_EXT_DV_EN                                    BIT1
    #define IP_INTLC_EN                                     BIT2
    #define IP_HS_DELAY_EN                                  BIT3
    #define IP_ADD_OFFSET                                   BIT4
    #define IP_PIXGRAB_EN                                   BIT5
    #define IP_ODD_FIELD_ONLY                               BIT7
    #define IP_444_EN                                       BIT8
    #define IP_BLACK_OFFSET                                 BIT11
    #define FEATURE_DET_EN                                  BIT12
    #define FEATURE_DET_RGB_SEL                             0x6000

    // HDMI_INPUT_VS_DELAY                                  (0x95B4)
    #define HDMI_INPUT_HDELAY                               0xFFFF

    // HDMI_INPUT_H_ACT_START                               (0x95B8)
    #define HDMI_INPUT_VDELAY                               0xFFFF

    // HDMI_INPUT_H_ACT_WIDTH                               (0x95BC)
    #define HDMI_INPUT_H_ACTIV_START                        0xFFFF

    // HDMI_INPUT_V_ACT_START_ODD                           (0x95C0)
    #define HDMI_INPUT_H_ACTIV_WIDTH                        0xFFFF

    // HDMI_INPUT_V_ACT_START_EVEN                          (0x95C4)
    #define HDMI_INPUT_V_ACTIV_START_ODD                    0xFFFF

    // HDMI_INPUT_V_ACT_LENGTH                              (0x95C8)
    #define HDMI_INPUT_V_ACTIV_START_EVE                    0xFFFF

    // HDMI_INPUT_FREEZE_VIDEO                              (0x95CC)
    #define HDMI_INPUT_V_ACTIV_LENGTH                       0xFFFF

    // HDMI_INPUT_FLAGLINE                                  (0x95D0)
    #define HDMI_INPUT_FREEZE                               BIT0

    // HDMI_INPUT_VLOCK_EVENT                               (0x95D4)

    // HDMI_INPUT_FRAME_RESET_LINE                          (0x95D8)

    // HDMI_INPUT_RFF_READY_LINE                            (0x95DC)
    #define HDMI_INPUT_FRAME_RESET_LIN                      0xFFFF

    // HDMI_INPUT_HMEASURE_START                            (0x95E0)

    // HDMI_INPUT_HMEASURE_WIDTH                            (0x95E4)

    // HDMI_INPUT_VMEASURE_START                            (0x95E8)

    // HDMI_INPUT_VMEASURE_LENGTH                           (0x95EC)

    // HDMI_INPUT_IBD_CONTROL                               (0x95F0)

    // HDMI_INPUT_IBD_HTOTAL                                (0x95F4)
    #define HDMI_INPUT_MEASURE_DE_nDATA                     BIT0
    #define HDMI_INPUT_IBD_MEASWINDOW_EN                    BIT1
    #define HDMI_INPUT_IBD_RGB_SEL                          0x0C
    #define HDMI_INPUT_IBD_RGB_SEL_SHIFT                    2
    #define HDMI_INPUT_DET_THOLD_SEL                        0xF0
    #define HDMI_INPUT_DET_THOLD_SEL_SHIFT                  4
    #define HDMI_INPUT_IBD_EN                               BIT8
    #define HDMI_INPUT_IBD_CHG_THRESH                       0x0600

    // HDMI_INPUT_IBD_VTOTAL                                (0x95F8)

    // HDMI_INPUT_IBD_HSTART                                (0x95FC)

    // HDMI_INPUT_IBD_HWIDTH                                (0x9600)

    // HDMI_INPUT_IBD_VSTART                                (0x9604)

    // HDMI_INPUT_IBD_VLENGTH                               (0x9608)

    // HDMI_INPUT_PIXGRAB_H                                 (0x960C)

    // HDMI_INPUT_PIXGRAB_V                                 (0x9610)
    #define HDMI_INPUT_H_PGRAB                              0xFFFF

    // HDMI_INPUT_PIXGRAB_RED                               (0x9614)
    #define HDMI_INPUT_V_PGRAB                              0xFFFF

    // HDMI_INPUT_PIXGRAB_GRN                               (0x9618)

    // HDMI_INPUT_PIXGRAB_BLU                               (0x961C)

    // PU_CONFIG                                            (0x9620)

    // HDRX_CRC_CTRL                                        (0x9640)
    #define MASK_VIDEO_MUTE                                 BIT0
    #define ENDIAN_SWAP_EN_SECURE                           BIT1
    #define ENDIAN_SWAP_EN_NON_SECURE                       BIT2
    #define MASK_AFR_DTG                                    BIT3
    #define MASK_AFR_DDDS                                   BIT4
    #define CLK_HDMI_PIX_POL                                BIT5

    // HDRX_CRC_ERR_STATUS                                  (0x9644)
    #define CRC_EN                                          BIT0
    #define INTLC_EN                                        BIT1
    #define CRC_SEL                                         BIT2
    #define CRC_SOFT_RESET                                  BIT3

    // HDRX_CRC_RED                                         (0x9648)
    #define CRC_ERR_F0_RED                                  BIT0
    #define CRC_ERR_F0_GREEN                                BIT1
    #define CRC_ERR_F0_BLUE                                 BIT2
    #define CRC_ERR_F1_RED                                  BIT3
    #define CRC_ERR_F1_GREEN                                BIT4
    #define CRC_ERR_F1_BLUE                                 BIT5
    #define HDMI_MEM_BBAD                                   0x03C0
    #define HDMI_MEM_BEND                                   0x3C00

    // HDRX_CRC_GREEN                                       (0x964C)
    #define CRC_RED                                         0xFFFF

    // HDRX_CRC_BLUE                                        (0x9650)
    #define CRC_GREEN                                       0xFFFF

    // PU_DEBUG_TEST_CTRL                                   (0x9654)
    #define CRC_BLUE                                        0xFFFF

    // PU_SPARE_REG                                         (0x9658)
    #define HDMI_TEST_BUS_SEL                               0x07
    #define HDMI_TEST_BUS_ENABLE                            BIT3

    // DVI_HDCP_CTRL                                        (0x965C)
    #define HDMI_PU_SPARE                                   0x07

    // DVI0_RX_PHY_RES_CTRL                                 (0x9660)
    #define DVI_RX_HDCP_EXT_SYNC_S                          BIT0
    #define DVI_RX_HDCP_EXT_CTRL_S                          BIT1

    // DVI0_RX_PHY_CLK_SEL                                  (0xB000)
    #define DVI0_RX_PHY_RES_TCLK                            BIT0
    #define DVI0_RX_PHY_RES_LCLK_OVR                        BIT1
    #define DVI0_RX_PHY_RES_LCLK                            BIT2
    #define DVI0_RX_CPHY_OVS_FIFO_RES                       BIT3
    #define DVI0_RX_CPHY_TRK_FIFO_RES                       BIT4
    #define DVI0_RX_PHY_RES_RSRV                            0x60
    #define DVI0_RX_PHY_RES_RSRV_SHIFT                      5

    // DVI0_RX_PHY_CLK_MS_CTRL                              (0xB004)
    #define DVI0_RX_PHY_LCLK_SEL                            0x03
    #define DVI0_RX_PHY_LCLK_INV                            BIT3
    #define DVI0_RX_PHY_LCLK_OVR_INV                        BIT7
    #define DVI0_RX_PHY_LCLK_TRACK_INV                      BIT8

    // DVI0_RX_PHY_IP_VERSION                               (0xB008)
    #define DVI0_RX_PHY_CLK_MS_MSK                          0x0F
    #define DVI0_RX_PHY_CLK_MS_EN                           BIT4
    #define DVI0_RX_PHY_ENDIAN_SWAP_EN                      BIT5
    #define DVI0_RX_PHY_LANE_CLK_DET_S                      0xC0
    #define DVI0_RX_PHY_LANE_CLK_DET_S_SHIFT                6

    // DVI0_RX_PHY_CTRL                                     (0xB00C)
    #define DVI0_RX_PHY_IP_BUGFIX_VERSI                     0x0F
    #define DVI0_RX_PHY_IP_MINOR_VERSIO                     0xF0
    #define DVI0_RX_PHY_IP_MINOR_VERSIO_SHIFT               4
    #define DVI0_RX_PHY_IP_MAJOR_VERSIO                     0x0F00

    // DVI0_RX_PHY_STATUS                                   (0xB048)
    #define DVI0_RX_PHY_PWR_CTRL                            0x03
    #define DVI0_RX_TMDS_SPEED_GRADE                        0x0C
    #define DVI0_RX_TMDS_SPEED_GRADE_SHIFT                  2
    #define DVI0_RX_PHY_SWP_CH0_CH2                         BIT4
    #define DVI0_RX_PHY_CH_INV                              BIT5
    #define DVI0_RX_PHY_CTRL_CLR_SCR                        BIT6
    #define DVI0_RX_PHY_CTRL_RSRV                           0xFF80

    // DVI0_RX_PHY_PHS_PICK                                 (0xB04C)
    #define DVI0_RX_PHY_ANA_LCLK_PRSNT                      BIT0
    #define DVI0_RX_PHY_OVR_LCLK_PRSNT                      BIT1
    #define DVI0_RX_PHY_LCLK_PRSNT                          BIT2
    #define DVI0_RX_PHY_LANE_CLK_PRSNT                      BIT3
    #define DVI0_RX_PHY_STATUS_RSRV                         0xFFF0

    // DVI0_RX_PHY_SIGQUAL                                  (0xB050)
    #define DVI0_RX_PHY_WINDOW                              0x07
    #define DVI0_RX_PHY_NAR_PK_EXP_EN                       0x38
    #define DVI0_RX_PHY_NAR_PK_EXP_EN_SHIFT                 3
    #define DVI0_RX_PHY_TRN_CH_SEL                          0xC0
    #define DVI0_RX_PHY_TRN_CH_SEL_SHIFT                    6
    #define DVI0_RX_PHY_SET_A                               0x0700
    #define DVI0_RX_PHY_SET_B                               0x7000
    #define DVI0_RX_PHY_SET_C                               0x70000
    #define DVI0_RX_PHY_BW_TRACKING                         0x300000
    #define DVI0_RX_PHY_DIS_EBUF                            0x1C00000
    #define DVI0_RX_PHY_TRC_FILTER_EN                       BIT25

    // DVI0_RX_PHY_PHS_A_SCR                                (0xB054)

    // DVI0_RX_PHY_PHS_B_SCR                                (0xB058)

    // DVI0_RX_PHY_PHS_C_SCR                                (0xB05C)

    // DVI0_RX_PHY_IRQ_EN                                   (0xB060)

    // DVI0_RX_PHY_IRQ_STS                                  (0xB064)
    #define DVI0_RX_PHY_MS_ANA_LCLK_IRQ_EN                  BIT0
    #define DVI0_RX_PHY_MS_OVR_LCLK_IRQ_EN                  BIT1
    #define DVI0_RX_PHY_MS_LCLK_IRQ_EN                      BIT2
    #define DVI0_RX_PHY_MS_LANE_CLK_IRQ_EN                  BIT3
    #define DVI0_RX_PHY_IRQ_EN_RSRV                         0x30
    #define DVI0_RX_PHY_IRQ_EN_RSRV_SHIFT                   4

    // DVI0_RX_PHY_TST_CTRL                                 (0xB068)
    #define DVI0_RX_PHY_MS_ANA_LCLK_IRQ_STS                 BIT0
    #define DVI0_RX_PHY_MS_OVR_LCLK_IRQ_STS                 BIT1
    #define DVI0_RX_PHY_MS_LCLK_IRQ_STS                     BIT2
    #define DVI0_RX_PHY_MS_LANE_CLK_IRQ_STS                 BIT3
    #define DVI0_RX_PHY_IRQ_STS_RSRV                        0x30
    #define DVI0_RX_PHY_IRQ_STS_RSRV_SHIFT                  4

    // DVI0_TCLK_SEL                                        (0xB098)
    #define DVI0_RX_PHY_TST_BUS_SEL                         0x0F
    #define DVI0_RX_PHY_TRC_FILTER_SEL                      BIT4
    #define DVI0_CORE_PHY_TB_SEL                            BIT5

    // DVI0_LNK_CLK_SEL                                     (0xB100)
    #define DVI0_TCLK_INV                                   BIT3

    // DVI0_VCLK_SEL                                        (0xB104)
    #define DVI0_LCLK_SEL                                   0x03
    #define DVI0_LCLK_SLW_NO_CLK_EN                         BIT2
    #define DVI0_LCLK_INV                                   BIT3

    // DVI0_OUT_PIX_CLK_SEL                                 (0xB108)
    #define DVI0_VCLK_INV                                   BIT3

    // DVI0_AUCLK_SEL                                       (0xB10C)
    #define DVI0_PIX_CLK_OUT_SEL                            0x03
    #define DVI0_PIX_CLK_OUT_INV                            BIT3

    // DVI0_RESET_CTRL                                      (0xB110)
    #define DVI0_AUCLK_INV                                  BIT3

    // DVI0_CLK_FST_MS_CTRL                                 (0xB114)
    #define DVI0_RESET_LINK                                 BIT0
    #define DVI0_RESET_DVI0_SDP                             BIT1
    #define DVI0_RESET_VIDEO                                BIT2
    #define DVI0_RESET_TCLK                                 BIT3
    #define DVI0_RESET_ALL                                  BIT5
    #define DVI0_NO_SIGNL_RESET_EN                          BIT6
    #define DVI0_RESET_ON_PORT_CHNG_EN                      BIT7

    // DVI0_CLK_MS_FST_STATUS                               (0xB118)
    #define DVI0_CLK_FST_MS_MSK                             0x0F
    #define DVI0_CLK_MS_EN                                  BIT4

    // DVI0_CLK_RSRV                                        (0xB11C)
    #define DVI0_LCLK_PRSNT                                 BIT0
    #define DVI0_VCLK_PRSNT                                 BIT1
    #define DVI0_AUCLK_PRSNT                                BIT2
    #define DVI0_LCLK_MS_ST_CHNG                            BIT8
    #define DVI0_VCLK_MS_ST_CHNG                            BIT9
    #define DVI0_AUCLK_MS_ST_CHNG                           BIT10

    // DVI0_IRQ_STATUS                                      (0xB12C)

    // DVI0_HPD_CTRL                                        (0xB130)
    #define DVI0_LINK_IRQ_STS                               BIT0
    #define DVI0_SDP_IRQ_STS                                BIT1
    #define DVI0_HDCP_IRQ_STS                               BIT3
    #define DVI0_TOP_IRQ_STS                                BIT4
    #define DVI0_VID_IRQ_STS                                BIT5
    #define DVI0_IRQ_STS_RSRV                               0xC0
    #define DVI0_IRQ_STS_RSRV_SHIFT                         6

    // DVI0_HPD_STATUS                                      (0xB134)
    #define DVI0_HPD_CTRL_RSRV                              0xFE
    #define DVI0_HPD_CTRL_RSRV_SHIFT                        1

    // DVI0_HPD_IRQ_EN                                      (0xB138)

    // DVI0_HPD_IRQ_STS                                     (0xB13C)
    #define DVI0_HPD_RIS_IRQ_EN                             BIT0
    #define DVI0_HPD_FALL_IRQ_EN                            BIT1

    // DVI0_MUTE_TOP_STATUS                                 (0xB140)
    #define DVI0_HPD_RIS_IRQ_STS                            BIT0
    #define DVI0_HPD_FALL_IRQ_STS                           BIT1

    // DVI0_MUTE_TOP_IRQ_EN                                 (0xB144)
    #define DVI0_TOP_VID_MUTE_STATUS                        BIT0
    #define DVI0_TOP_AUD_MUTE_STATUS                        BIT1

    // DVI0_MUTE_TOP_IRQ_STS                                (0xB148)
    #define DVI0_TOP_VID_MUTE_IRQ_EN                        BIT0
    #define DVI0_TOP_AUD_MUTE_IRQ_EN                        BIT1

    // DVI0_RX_DIG_IP_VERSION                               (0xB14C)
    #define DVI0_TOP_VID_MUTE_IRQ_STS                       BIT0
    #define DVI0_TOP_AUD_MUTE_IRQ_STS                       BIT1

    // DVI0_TOP_RSRV                                        (0xB150)
    #define DVI0_RX_DIG_IP_BUGFIX_VERSI                     0x0F
    #define DVI0_RX_DIG_IP_MINOR_VERSI                      0xF0
    #define DVI0_RX_DIG_IP_MINOR_VERSI_SHIFT                4
    #define DVI0_RX_DIG_IP_MAJOR_VERSI                      0x0F00

    // DVI0_TOP_TST_CTRL                                    (0xB168)

    // DVI0_MAIN_LINK_STATUS                                (0xB16C)
    #define DVI0_TOP_TST_BUS_SEL                            0x1F

    // DVI0_INPUT_SEL                                       (0xB170)
    #define DVI0_LINK_CLK_DETECTED                          BIT0
    #define DVI0_SIGN_DETECTED                              BIT1
    #define DVI0_LINK_RESET_STATUS                          BIT3
    #define DVI0_STATUS_RSRV                                0xF0
    #define DVI0_STATUS_RSRV_SHIFT                          4

    // DVI0_LINK_CONFIG                                     (0xB174)
    #define DVI0_INPUT_RSRVD                                0x0F
    #define DVI0_INP_PHY_SEL                                0x30
    #define DVI0_INP_PHY_SEL_SHIFT                          4

    // DVI0_LINK_ERR_CTRL                                   (0xB178)
    #define DVI0_MAN_DVI0_EN                                BIT0
    #define DVI0_AUTO_MODE_EN                               BIT1
    #define DVI0_DE_SELECT                                  0x0C
    #define DVI0_DE_SELECT_SHIFT                            2
    #define DVI0_SYNC_SEL                                   0x30
    #define DVI0_SYNC_SEL_SHIFT                             4
    #define DVI0_NEW_OVR_ALGN_EN                            BIT6
    #define DVI0_CH0_CH2_SWP_EN                             BIT7
    #define DVI0_CH_POLARITY_INV                            0x0700
    #define DVI0_FREQ_SEL_AUTO_DIS                          BIT11
    #define DVI0_PHY_DEC_ERR_SEL                            BIT12
    #define DVI0_LINK_CFG_RSRV                              0xE000

    // DVI0_PHY_DEC_ERR_STATUS                              (0xB17C)
    #define DVI0_DECODER_ERR_SEL                            0x03
    #define DVI0_PHY_DEC_ERR_CLR                            BIT2

    // DVI0_SIGNL_DET_CTRL                                  (0xB180)
    #define DVI0_PHY_DEC_ERR_CT                             0x0FFF
    #define DVI0_PHY_DEC_ERR_STS                            0x7000
    #define DVI0_PHY_DEC_ERR_RSRV                           BIT15

    // DVI0_FREQ_MEAS_PERIOD                                (0xB184)
    #define DVI0_SGNL_MEAS_EN                               BIT0
    #define DVI0_LNK_BY_CLK_DET_EN                          BIT1
    #define DVI0_MEAS_CIRC_SEL                              BIT2
    #define DVI0_CLK_CHNG_FILT_EN                           BIT3
    #define DVI0_MEAS_RD_MD                                 0x70
    #define DVI0_MEAS_RD_MD_SHIFT                           4
    #define DVI0_MEAS_SYNC_INV                              BIT7

    // DVI0_FREQ_TH                                         (0xB188)

    // DVI0_FREQ_MEAS_CT                                    (0xB18C)

    // DVI0_CLK_STBL_ZN                                     (0xB190)

    // DVI0_MEAS_RESULT                                     (0xB194)

    // DVI0_MEAS_IRQ_EN                                     (0xB198)

    // DVI0_MEAS_IRQ_STS                                    (0xB19C)
    #define DVI0_CLK_LOST_IRQ_EN                            BIT0
    #define DVI0_VSYNC_EDGE_IRQ_EN                          BIT1
    #define DVI0_HSYNC_EDGE_IRQ_EN                          BIT2
    #define DVI0_DE_EDGE_IRQ_EN                             BIT3
    #define DVI0_MEAS_COUNT_IRQ_EN                          BIT4
    #define DVI0_MEAS_DUR_IRQ_EN                            BIT5
    #define DVI0_MEAS_CLK_IRQ_EN                            BIT6
    #define DVI0_CLK_CHNG_IRQ_EN                            BIT7
    #define DVI0_MEAS_IRQ_EN_RSRV                           BIT10

    // DVI0_TMDS_RX_CTL                                     (0xB1A0)
    #define DVI0_CLK_LOST_IRQ_STS                           BIT0
    #define DVI0_VSYNC_EDGE_IRQ_STS                         BIT1
    #define DVI0_HSYNC_EDGE_IRQ_STS                         BIT2
    #define DVI0_DE_EDGE_IRQ_STS                            BIT3
    #define DVI0_MEAS_COUNT_IRQ_STS                         BIT4
    #define DVI0_MEAS_DUR_IRQ_STS                           BIT5
    #define DVI0_MEAS_CLK_IRQ_STS                           BIT6
    #define DVI0_CLK_CHNG_IRQ_STS                           BIT7
    #define DVI0_VSYNC_LEVEL                                BIT8
    #define DVI0_HSYNC_LEVEL                                BIT9
    #define DVI0_MEAS_IRQ_STS_RSRV                          BIT10

    // DVI0_TMDS_RX_BIST_STB_CTRL                           (0xB1A4)
    #define DVI0_TMDS_CTLV                                  BIT0
    #define DVI0_TMDS_CTLH                                  BIT1
    #define DVI0_TMDS_CTL0                                  BIT2
    #define DVI0_TMDS_CTL1                                  BIT3
    #define DVI0_TMDS_CTL2                                  BIT4
    #define DVI0_TMDS_CTL3                                  BIT5

    // DVI0_TMDS_RX_BIST_CTRL                               (0xB1A8)

    // DVI0_TMDS_RX_BIST_STATUS                             (0xB1AC)

    // DVI0_PHY_LNK_CRC_TEST_STS                            (0xB1B0)

    // DVI0_LINK_RSRV                                       (0xB1D4)
    #define DVI0_PHY_LNK_CRC_VAL                            0xFFFF
    #define DVI0_PHY_LNK_CRC_VAL_UPD_STS                    BIT16

    // DVI0_LINK_TST_CTRL                                   (0xB1D8)
    #define DVI0_LNK_RSRV                                   0xFFFF

    // DVI0_SUB_SAMPLER                                     (0xB1DC)
    #define DVI0_PHY_LNK_CRC_CALC_EN                        BIT0

    // DVI0_VID_CONV_CTRL                                   (0xB1E0)
    #define DVI0_VID_CLK_DIVIDE                             0x0F
    #define DVI0_SUBSAMPLER_AUTO                            BIT4
    #define DVI0_SUBSAMPLER_SEL                             BIT5
    #define DVI0_SOL_ADJUST_EN                              BIT6
    #define DVI0_DATA_SBS_SYNC_EN                           BIT7

    // DVI0_VID_BUF_OFFSET                                  (0xB1E4)
    #define DVI0_VID_BUF_CORRECT_MD                         BIT0
    #define DVI0_MD_CHNG_MT_TYPE                            BIT1
    #define DVI0_MUTE_EDGE_EN                               BIT2
    #define DVI0_VIDEO_BUFF_BYPASS                          BIT3
    #define DVI0_VID_ERR_DIS                                BIT4
    #define DVI0_MUTE_PIX_DEPTH_CHNG                        BIT5
    #define DVI0_BUF_VID_ERR_FILT_EN                        BIT6
    #define DVI0_VID_COLOR_EXT_EN                           BIT7

    // DVI0_MD_CHNG_MT_DEL                                  (0xB1E8)

    // DVI0_VID_BUF_DELAY                                   (0xB1EC)

    // DVI0_VID_BUF_FILT_ZONE                               (0xB1F0)

    // DVI0_COLOR_DEPH_STATUS                               (0xB1F4)

    // DVI0_VIDEO_BUF_IRQ_EN                                (0xB1F8)
    #define DVI0_VID_COLOR_DEPH                             0x0F
    #define DVI0_VID_PHASE                                  0xF0
    #define DVI0_VID_PHASE_SHIFT                            4

    // DVI0_VIDEO_BUF_IRQ_STS                               (0xB1FC)
    #define DVI0_VID_BUF_ERROR_IRQ_EN                       BIT0
    #define DVI0_VID_IRQ_EN_RSRV                            0xFE
    #define DVI0_VID_IRQ_EN_RSRV_SHIFT                      1

    // DVI0_VID_LNK_RSRV                                    (0xB200)
    #define DVI0_VID_BUF_ERROR_IRQ_STS                      BIT0
    #define DVI0_VID_IRQ_STS_RSRV                           0xFE
    #define DVI0_VID_IRQ_STS_RSRV_SHIFT                     1

    // DVI0_VID_LNK_TST_CTRL                                (0xB218)

    // DVI0_VIDEO_CTRL                                      (0xB21C)

    // DVI0_VID_REGEN_CTRL                                  (0xB220)
    #define DVI0_VID_SWAP_R_B                               BIT1
    #define DVI0_VID_MUTE_YUV444_YUV422                     BIT2
    #define DVI0_VID_VMUTE_AUTO                             BIT3
    #define DVI0_VID_YUV422_MD_EN                           BIT4
    #define DVI0_VID_COLOR_AUTO                             BIT5
    #define DVI0_VID_SWAP_R_B_AUTO                          BIT6
    #define DVI0_VID_OUT_MODE                               BIT7
    #define DVI0_VID_OUT_MODE_OLD_OPT                       BIT8

    // DVI0_PATGEN_CONTROL                                  (0xB224)
    #define DVI0_DE_REGEN_DIS                               BIT0
    #define DVI0_DE_THRESHOLD                               0x06
    #define DVI0_DE_THRESHOLD_SHIFT                         1
    #define DVI0_DE_WIDTH_CLAMP_EN                          BIT3
    #define DVI0_DVI_HS_REGEN                               BIT4
    #define DVI0_DVI_VS_REGEN                               BIT5
    #define DVI0_DE_RSRV                                    0xC0
    #define DVI0_DE_RSRV_SHIFT                              6

    // DVI0_DE_WIDTH_CLAMP                                  (0xB228)
    #define DVI0_VIDEO_PAT_SEL                              0x0F
    #define DVI0_VIDEO_TPG_EN                               BIT4
    #define DVI0_VIDEO_PAT_COLOR_CTL                        0x60
    #define DVI0_VIDEO_PAT_COLOR_CTL_SHIFT                  5
    #define DVI0_VIDEO_PAT_DATA_INV                         BIT7
    #define DVI0_VIDEO_PAT_COLOR                            0xFF00

    // DVI0_VIDEO_MUTE_RGB                                  (0xB22C)

    // DVI0_VIDEO_MUTE_YC                                   (0xB230)
    #define DVI0_VIDEO_MUTE_BLU                             0x1F
    #define DVI0_VIDEO_MUTE_GRN                             0x07E0
    #define DVI0_VIDEO_MUTE_RED                             0xF800

    // DVI0_DITHER_CTRL                                     (0xB234)
    #define DVI0_VIDEO_MUTE_CB                              0x1F
    #define DVI0_VIDEO_MUTE_Y                               0x07E0
    #define DVI0_VIDEO_MUTE_CR                              0xF800

    // DVI0_VIDEO_CRC_TEST_VALUE                            (0xB238)
    #define DVI0_DITHER_EN                                  BIT0
    #define DVI0_DITH_OUT_SEL                               BIT1
    #define DVI0_DITH_RSRV                                  BIT2
    #define DVI0_DITH_TYPE                                  BIT3
    #define DVI0_DITH_SEL                                   0x30
    #define DVI0_DITH_SEL_SHIFT                             4
    #define DVI0_DITH_MOD                                   0xC0
    #define DVI0_DITH_MOD_SHIFT                             6

    // DVI0_VIDEO_CRC_TEST_STS                              (0xB250)
    #define DVI0_VIDEO_CRC_VAL_A                            0xFFFF
    #define DVI0_VIDEO_CRC_VAL_B                            0xFFFF0000

    // DVI0_VIDEO_RSRV                                      (0xB254)
    #define DVI0_VIDEO_CRC_VAL_A_UPD_STS                    BIT0
    #define DVI0_VIDEO_CRC_VAL_B_UPD_STS                    BIT1

    // DVI0_VIDEO_TST_CTRL                                  (0xB258)

    // DVI0_SDP_CTRL                                        (0xB25C)
    #define DVI0_VIDEO_TST_CRC_CALC_EN                      BIT0
    #define DVI0_VIDEO_TST_CTL                              0xFE
    #define DVI0_VIDEO_TST_CTL_SHIFT                        1

    // DVI0_SDP_AV_MUTE_CTRL                                (0xB260)
    #define DVI0_GCP_FRM_TRESH                              0x0F
    #define DVI0_GCP_DEEP_DIS                               BIT4
    #define DVI0_SDP_CTRL_RSRV                              0x60
    #define DVI0_SDP_CTRL_RSRV_SHIFT                        5
    #define DVI0_SDP_TST_IRQ_EN                             BIT7

    // DVI0_SDP_STATUS                                      (0xB264)
    #define DVI0_AV_MUTE_WINDOW_EN                          BIT0
    #define DVI0_AV_MUTE_AUTO_EN                            BIT1
    #define DVI0_AV_MUTE_SOFT                               BIT2
    #define DVI0_A_MUTE_SOFT                                BIT3
    #define DVI0_CLEAR_AV_MUTE_FLAG                         BIT4
    #define DVI0_CLR_AVMUTE_EXT_EN                          BIT5
    #define DVI0_CAPTURED_A_MUTE_EN                         BIT6
    #define DVI0_CLR_CAPTURED_A_MUTE                        BIT7
    #define DVI0_AV_MUTE_ON_NO_HDCP_AUTH_EN                 BIT8
    #define DVI0_A_MUTE_ON_DVI_EN                           BIT9
    #define DVI0_CLR_AVMUTE_ON_NOISE_EN                     BIT10
    #define DVI0_CLR_AVMUTE_ON_TMT_DIS                      BIT11
    #define DVI0_IGNR_AVMUTE_ON_CLR_SET_DIS                 BIT12
    #define DVI0_MUTE_CTRL_RSRV                             0xE000
    #define DVI0_CLR_AVMUTE_TMT_VAL                         0xFF0000

    // DVI0_SDP_IRQ_CTRL                                    (0xB268)
    #define DVI0_PACK_MEM_BUSY                              BIT0
    #define DVI0_AV_MUTE_STATUS                             BIT1
    #define DVI0_AV_MUTE_GCP_STATUS                         BIT2
    #define DVI0_AV_MUTE_EXT_STATUS                         BIT3
    #define DVI0_NOISE_DETECTED                             BIT4
    #define DVI0_GCP_OUT_OF_WINDOW                          BIT5

    // DVI0_SDP_IRQ_STATUS                                  (0xB26C)
    #define DVI0_IF_VS_IRQ_EN                               BIT0
    #define DVI0_IF_AVI_IRQ_EN                              BIT1
    #define DVI0_IF_SPD_IRQ_EN                              BIT2
    #define DVI0_IF_AUDIO_IRQ_EN                            BIT3
    #define DVI0_IF_MPEG_IRQ_EN                             BIT4
    #define DVI0_ACP_IRQ_EN                                 BIT5
    #define DVI0_ISRC1_IRQ_EN                               BIT6
    #define DVI0_ISRC2_IRQ_EN                               BIT7
    #define DVI0_ACR_IRQ_EN                                 BIT8
    #define DVI0_IF_UNDEF_IRQ_EN                            BIT9
    #define DVI0_GCP_IRQ_EN                                 BIT10
    #define DVI0_GMETA_IRQ_EN                               BIT11
    #define DVI0_MUTE_EVENT_IRQ_EN                          BIT12
    #define DVI0_NOISE_DET_IRQ_EN                           BIT13

    // DVI0_AU_CONV_CTRL                                    (0xB270)
    #define DVI0_IF_VS_IRQ_STS                              BIT0
    #define DVI0_IF_AVI_IRQ_STS                             BIT1
    #define DVI0_IF_SPD_IRQ_STS                             BIT2
    #define DVI0_IF_AUDIO_IRQ_STS                           BIT3
    #define DVI0_IF_MPEG_IRQ_STS                            BIT4
    #define DVI0_ACP_IRQ_STS                                BIT5
    #define DVI0_ISRC1_IRQ_STS                              BIT6
    #define DVI0_ISRC2_IRQ_STS                              BIT7
    #define DVI0_ACR_IRQ_STS                                BIT8
    #define DVI0_IF_UNDEF_IRQ_STS                           BIT9
    #define DVI0_GCP_IRQ_STS                                BIT10
    #define DVI0_GMETA_IRQ_STS                              BIT11
    #define DVI0_MUTE_EVENT_IRQ_STS                         BIT12
    #define DVI0_NOISE_DET_IRQ_STS                          BIT13

    // DVI0_PACK_CTRL                                       (0xB274)
    #define DVI0_AUDIO_CONV_EN                              BIT0
    #define DVI0_AMUTE_NVALID_EN                            BIT1

    // DVI0_PACKET_SEL                                      (0xB278)
    #define DVI0_IF_UNDEF_ADDR                              0x0F
    #define DVI0_IF_SAVE_UNDEF                              BIT4
    #define DVI0_CLEAR_ALL_PACKS                            BIT5
    #define DVI0_PACKET_RD_REQ                              BIT6
    #define DVI0_PACK_RSRV                                  BIT7

    // DVI0_PKT_STATUS                                      (0xB27C)

    // DVI0_UNDEF_PKT_CODE                                  (0xB280)
    #define DVI0_PACKET_AVLBL                               BIT0
    #define DVI0_VENDOR_AVLBL                               BIT1
    #define DVI0_AVI_INFO_AVLBL                             BIT2
    #define DVI0_SPD_INFO_AVLBL                             BIT3
    #define DVI0_AUDIO_INFO_AVLBL                           BIT4
    #define DVI0_MPEG_INFO_AVLBL                            BIT5
    #define DVI0_ACP_AVLBL                                  BIT6
    #define DVI0_ISRC1_AVLBL                                BIT7
    #define DVI0_ISRC2_AVLBL                                BIT8
    #define DVI0_ACR_AVLBL                                  BIT9
    #define DVI0_GCP_AVLBL                                  BIT10
    #define DVI0_GMETA_AVLBL                                BIT11
    #define DVI0_RSRV_AVLBL                                 0xF000

    // DVI0_PACK_GUARD_CTRL                                 (0xB284)

    // DVI0_NOISE_DET_CTRL                                  (0xB288)
    #define DVI0_GCP_SAVE_OPTION                            BIT0
    #define DVI0_ACR_SAVE_OPTION                            BIT1
    #define DVI0_PACKET_SAVE_OPTION                         BIT2
    #define DVI0_GCP_FOUR_BT_CTRL                           BIT3
    #define DVI0_ACR_FOUR_BT_CTRL                           BIT4
    #define DVI0_BLOCK_DVI0_PACKS                           BIT5
    #define DVI0_PACK_GUARD_RSRV                            0xC0
    #define DVI0_PACK_GUARD_RSRV_SHIFT                      6

    // DVI0_PACK_CT                                         (0xB28C)
    #define DVI0_NOISE_DETECTOR_EN                          BIT0
    #define DVI0_BLOCK_DVI0_PACKS_AUTO                      BIT1
    #define DVI0_AVMUTE_CLEAR_EN                            BIT2
    #define DVI0_NOISE_AUTO_AV_MUTE_EN                      BIT3
    #define DVI0_ERROR_CT_CLEAR                             BIT4
    #define DVI0_NOISE_DET_RSRV_A                           0xE0
    #define DVI0_NOISE_DET_RSRV_A_SHIFT                     5
    #define DVI0_MEAS_PERIOD                                0x0F00
    #define DVI0_NOISE_THRESH                               0x7000
    #define DVI0_NOISE_DET_RSRV_B                           BIT15

    // DVI0_ERROR_CT                                        (0xB290)

    // DVI0_AUTO_PACK_PROCESS                               (0xB294)

    // DVI0_AVI_INFOR_TIMEOUT_THRESH                        (0xB298)
    #define DVI0_AVI_PROCESS_MODE                           0x03
    #define DVI0_AUTO_PACK_RSRV                             BIT2
    #define DVI0_CLR_AVI_INFO_TMOUT_EN                      BIT3
    #define DVI0_CLR_AU_INFO_TMOUT_EN                       BIT4
    #define DVI0_AVI_PACK_STABLE_THRESH                     0xE0
    #define DVI0_AVI_PACK_STABLE_THRESH_SHIFT               5
    #define DVI0_AVI_PACK_STABLE_DIS_GRD                    BIT8

    // DVI0_AU_INFO_TIMEOUT_THRESH                          (0xB29C)
    #define DVI0_AVI_INFO_TIMEOUT_THRESH                    0xFF

    // DVI0_AVI_AUTO_FIELDS                                 (0xB2A0)

    // DVI0_SDP_PRSNT_STS                                   (0xB2A4)
    #define DVI0_AVI_PR_CTRL                                0x0F
    #define DVI0_AVI_YUV_CTRL                               0x30
    #define DVI0_AVI_YUV_CTRL_SHIFT                         4
    #define DVI0_AUTO_FIELDS_RSRV                           0xC0
    #define DVI0_AUTO_FIELDS_RSRV_SHIFT                     6

    // DVI0_SDP_MUTE_SRC_STATUS                             (0xB2A8)
    #define DVI0_IF_VS_PRSNT_STS                            BIT0
    #define DVI0_IF_AVI_PRSNT_STS                           BIT1
    #define DVI0_IF_SPD_PRSNT_STS                           BIT2
    #define DVI0_IF_AUDIO_PRSNT_STS                         BIT3
    #define DVI0_IF_MPEG_PRSNT_STS                          BIT4
    #define DVI0_ACP_PRSNT_STS                              BIT5
    #define DVI0_ISRC1_PRSNT_STS                            BIT6
    #define DVI0_ISRC2_PRSNT_STS                            BIT7
    #define DVI0_ACR_PRSNT_STS                              BIT8
    #define DVI0_IF_UNDEF_PRSNT_STS                         BIT9
    #define DVI0_GCP_PRSNT_STS                              BIT10
    #define DVI0_GMETA_PRSNT_STS                            BIT11
    #define DVI0_GCP_AVMUTE_SET_PRSNT_STS                   BIT14
    #define DVI0_GCP_AVMUTE_CLR_PRSNT_STS                   BIT15

    // DVI0_SDP_RSRV                                        (0xB2AC)
    #define DVI0_AV_MUTE_SRC_GCP                            BIT0
    #define DVI0_AV_MUTE_SRC_PACK_NOISE                     BIT1
    #define DVI0_AV_MUTE_SRC_HDCP_NO_AUTH                   BIT2
    #define DVI0_AV_MUTE_SRC_SOFT                           BIT3
    #define DVI0_AV_MUTE_SRC_RSRV                           0xF0
    #define DVI0_AV_MUTE_SRC_RSRV_SHIFT                     4
    #define DVI0_A_MUTE_SRC_AV_MUTE                         BIT8
    #define DVI0_A_MUTE_SRC_DVI                             BIT9
    #define DVI0_A_MUTE_SRC_STRM                            BIT10
    #define DVI0_A_MUTE_SRC_SOFT                            BIT11
    #define DVI0_A_MUTE_SRC_RSRV                            0xF000

    // DVI0_SDP_TST_CTRL                                    (0xB2C8)

    // DVI0_SDP_AUD_CTRL                                    (0xB2CC)

    // DVI0_SDP_AUD_MUTE_CTRL                               (0xB2D0)
    #define DVI0_CLR_AU_BLOCK                               BIT0
    #define DVI0_CLR_AU_CH_STS                              BIT1
    #define DVI0_SDP_AUD_CTRL_RSRV                          0x0C
    #define DVI0_SDP_AUD_CTRL_RSRV_SHIFT                    2
    #define DVI0_AU_TP_SEL                                  0xF0
    #define DVI0_AU_TP_SEL_SHIFT                            4

    // DVI0_SDP_AUD_IRQ_CTRL                                (0xB2D4)
    #define DVI0_SDP_AUD_MUTE_AUTO_EN                       BIT0
    #define DVI0_SDP_AUD_MUTE_SOFT                          BIT1
    #define DVI0_MUTE_ON_NVALID_EN                          BIT2
    #define DVI0_AU_MUTE_MD                                 BIT3
    #define DVI0_AU_MUTE_ON_COMPR                           BIT4
    #define DVI0_AU_MUTE_ON_SGNL_NOISE                      BIT5
    #define DVI0_AU_MUTE_ON_NO_SGNL                         BIT6

    // DVI0_SDP_AUDIO_IRQ_STATUS                            (0xB2D8)
    #define DVI0_SDP_AUD_LAYOUT_IRQ_EN                      BIT0
    #define DVI0_SDP_AUD_STATUS_IRQ_EN                      BIT1
    #define DVI0_SDP_AUD_PKT_FLAG_IRQ_EN                    BIT2
    #define DVI0_SDP_AUD_MUTE_FLAG_IRQ_EN                   BIT3
    #define DVI0_SDP_AUD_BUF_OVR_IRQ_EN                     BIT4
    #define DVI0_SDP_AUD_BUFP_DIFA_IRQ_EN                   BIT5
    #define DVI0_SDP_AUD_BUFP_DIFB_IRQ_EN                   BIT6
    #define DVI0_SDP_AUD_MUTE_IRQ_EN                        BIT7

    // DVI0_SDP_AUD_STS                                     (0xB2DC)
    #define DVI0_SDP_AUD_LAYOUT_IRQ_STS                     BIT0
    #define DVI0_SDP_AUD_STATUS_IRQ_STS                     BIT1
    #define DVI0_SDP_AUD_PKT_PRSNT_IRQ_STS                  BIT2
    #define DVI0_SDP_AUD_MUTE_FLAG_IRQ_STS                  BIT3
    #define DVI0_SDP_AUD_BUF_OVR_IRQ_STS                    BIT4
    #define DVI0_SDP_AUD_BUFP_DIFA_IRQ_STS                  BIT5
    #define DVI0_SDP_AUD_BUFP_DIFB_IRQ_STS                  BIT6
    #define DVI0_SDP_AUD_MUTE_IRQ_STS                       BIT7

    // DVI0_AUD_MUTE_SRC_STS                                (0xB2E0)
    #define DVI0_SDP_AUD_MUTE_STS                           BIT0
    #define DVI0_SDP_AUD_LAYOUT                             BIT1
    #define DVI0_SDP_AUD_PKT_PRSNT                          BIT2
    #define DVI0_DST_NORMAL_DOUBLE                          BIT3
    #define DVI0_SDP_AUD_MUTE_GLBL_STS                      BIT4
    #define DVI0_SDP_AUD_CHNL_COUNT                         0x0F00
    #define DVI0_SDP_AUD_CODING_TYPE                        0xF000
    #define DVI0_AU_SAMPLE_PRSNT                            BIT16
    #define DVI0_DSD_PRESENT                                BIT17
    #define DVI0_DST_PRESENT                                BIT18
    #define DVI0_HBR_PRESENT                                BIT19

    // DVI0_SDP_AUD_ERROR_CT                                (0xB2E4)
    #define DVI0_SDP_AUD_MUTE_EXT_SRC                       BIT0
    #define DVI0_SDP_AUD_MUTE_SOFT_SRC                      BIT1
    #define DVI0_MUTE_ON_NVALID_SRC                         BIT2
    #define DVI0_AU_MUTE_ON_COMPR_SRC                       BIT4
    #define DVI0_AU_MUTE_ON_SGNL_NS_SRC                     BIT5
    #define DVI0_AU_MUTE_ON_NO_SGNL_SRC                     BIT6

    // DVI0_SDP_AUD_BUF_CNTRL                               (0xB2E8)

    // DVI0_SDP_AUD_BUF_DELAY                               (0xB2EC)
    #define DVI0_SDP_AUD_CLK_COR_EN                         BIT0
    #define DVI0_SDP_AUD_STOP_CLK_COR_THRESH_B              BIT1
    #define DVI0_BUF_EXT_EN                                 BIT2
    #define DVI0_AU_WIDTH20_EN                              BIT3
    #define DVI0_SDP_AUD_REP_SAMPLE_ON_ERR                  BIT4
    #define DVI0_SDP_AUD_SKIP_SAMPLE_ERR                    BIT5
    #define DVI0_REPLACE_NVALID                             BIT6
    #define DVI0_DST_WIDE_EN                                BIT7

    // DVI0_SDP_AUD_BUFPTR_DIF                              (0xB2F0)

    // DVI0_SDP_AUD_BUFPTR_DIF_THRESH_A                     (0xB2F4)

    // DVI0_SDP_AUD_BUFPTR_DIF_THRESH_B                     (0xB2F8)

    // DVI0_SDP_AUD_LINE_THRESH                             (0xB2FC)

    // DVI0_SDP_AUD_OUT_CNTRL                               (0xB300)

    // DVI0_SDP_AUD_CHAN_RELOC                              (0xB304)
    #define DVI0_SDP_AUD_OUT_EN                             BIT0
    #define DVI0_SDP_AUD_OUT_DEN                            BIT1
    #define DVI0_DSD_MODE_EN                                BIT2
    #define DVI0_SDP_AUD_CLK_MODE                           0xF0
    #define DVI0_SDP_AUD_CLK_MODE_SHIFT                     4

    // DVI0_SDP_AUD_CH_STS_0                                (0xB308)
    #define DVI0_SDP_AUD_CH0_REL                            0x03
    #define DVI0_SDP_AUD_CH1_REL                            0x0C
    #define DVI0_SDP_AUD_CH1_REL_SHIFT                      2
    #define DVI0_SDP_AUD_CH2_REL                            0x30
    #define DVI0_SDP_AUD_CH2_REL_SHIFT                      4
    #define DVI0_SDP_AUD_CH3_REL                            0xC0
    #define DVI0_SDP_AUD_CH3_REL_SHIFT                      6
    #define DVI0_SDP_AUD_CH01_SWAP                          BIT8
    #define DVI0_SDP_AUD_CH23_SWAP                          BIT9
    #define DVI0_SDP_AUD_CH45_SWAP                          BIT10
    #define DVI0_SDP_AUD_CH67_SWAP                          BIT11

    // DVI0_SDP_AUD_CH_STS_1                                (0xB30C)

    // DVI0_SDP_AUD_CH_STS_2                                (0xB310)

    // DVI0_SDP_AUD_RSRV                                    (0xB314)

    // DVI0_SDP_AUD_TST_CTRL                                (0xB330)

    // DVI0_KEYHOST_CONTROL                                 (0xB334)

    // DVI0_KEYHOST_STATUS                                  (0xB430)
    #define DVI0_KEYHOST_POWER_ON                           BIT0
    #define DVI0_KEYHOST_KEYS_LOADED                        BIT1
    #define DVI0_KEYHOST_CONTROL_RSR                        0x0C
    #define DVI0_KEYHOST_CONTROL_RSR_SHIFT                  2
    #define DVI0_KEYHOST_RESET                              BIT4

    // DVI0_HDCP_CONTROL                                    (0xB434)
    #define DVI0_KEYHOST_ACTIVE                             BIT0
    #define DVI0_KEYHOST_STATUS_RESRVA                      0x1E
    #define DVI0_KEYHOST_STATUS_RESRVA_SHIFT                1
    #define DVI0_KEYHOST_STATUS_RESRVB                      0xE0
    #define DVI0_KEYHOST_STATUS_RESRVB_SHIFT                5

    // DVI0_HDCP_ADDR                                       (0xB440)
    #define DVI0_HDCP_EN                                    BIT0
    #define DVI0_HDCP_DECRYPT_EN                            BIT1
    #define DVI0_HDCP_BKSV_LOAD_EN                          BIT2
    #define DVI0_HDCP_LINKCHK_FNUM                          0x38
    #define DVI0_HDCP_LINKCHK_FNUM_SHIFT                    3
    #define DVI0_HDCP_TWS_IRQ_EN                            BIT6
    #define DVI0_HDCP_TEST_TWS_IRQ                          BIT7
    #define DVI0_HDCP_FORCE_ENC_DIS                         BIT8
    #define DVI0_HDCP_1_1_CAPABLE                           BIT9
    #define DVI0_HDCP_DVI0_CAPABLE                          BIT10
    #define DVI0_HDCP_FAST_REAUTHENT_EN                     BIT11
    #define DVI0_HDCP_ENC_SIGNALING                         0x3000
    #define DVI0_HDCP_AVMUTE_AUTO_EN                        BIT14
    #define DVI0_HDCP_AVMUTE_IGNORE                         BIT15
    #define DVI0_HDCP_FORCE_DVI0_MODE_R                     BIT16

    // DVI0_HDCP_WIN_MOD                                    (0xB444)
    #define DVI0_HDCP_ADDR_VAL                              0x7F
    #define DVI0_HDCP_AKSVREAD_EN                           BIT7

    // DVI0_HDCP_BKSV_0                                     (0xB448)
    #define DVI0_HDCP_WIN_ADJ                               0x0F
    #define DVI0_HDCP_WIN_ALG_SEL                           BIT4

    // DVI0_HDCP_BKSV_1                                     (0xB44C)

    // DVI0_HDCP_STATUS                                     (0xB450)

    // DVI0_HDCP_STATUS_EXT                                 (0xB454)
    #define DVI0_HDCP_DEC_STATUS                            BIT0
    #define DVI0_HDCP_AUTHENTICATION                        BIT1
    #define DVI0_HDCP_DVI0_CTRL_STATUS                      0x3C
    #define DVI0_HDCP_DVI0_CTRL_STATUS_SHIFT                2
    #define DVI0_HDCP_EESS_STATUS                           BIT6
    #define DVI0_HDCP_1_1_STATUS                            BIT7
    #define DVI0_HDCP_KEYBUS_ACTIVE                         BIT8

    // DVI0_HDCP_TBL_IRQ_INDEX                              (0xB458)
    #define DVI0_HDCP_RE_AUTHENTICATION                     BIT0
    #define DVI0_HDCP_I2C_IRQ_STATUS                        BIT1
    #define DVI0_HDCP_AVMUTE_IGNORED                        BIT2
    #define DVI0_HDCP_STATUS_EXT_RSRV                       BIT3

    // DVI0_HDCP_TBL_RD_INDEX                               (0xB45C)
    #define DVI0_HDCP_TWS_IRQ_INDEX                         0x7F

    // DVI0_HDCP_TBL_RD_DATA                                (0xB460)

    // DVI0_HDCP_UPSTREAM_CTRL                              (0xB464)

    // DVI0_HDCP_UPSTREAM_STATUS                            (0xB480)
    #define DVI0_HDCP_REPEATER                              BIT0
    #define DVI0_HDCP_DOWNSTREAM_FAIL                       BIT1
    #define DVI0_HDCP_DOWNSTREAM_READY                      BIT2
    #define DVI0_HDCP_KSV_LIST_READY                        BIT3
    #define DVI0_HDCP_KSV_FIFO_RESET                        BIT4
    #define DVI0_HDCP_UPSTREAM_CTRL_RSRV1                   0xE0
    #define DVI0_HDCP_UPSTREAM_CTRL_RSRV1_SHIFT             5
    #define DVI0_HDCP_STATE_UNAUTHENTICATED_IRQ_EN          BIT8
    #define DVI0_HDCP_STATE_WAIT_DWNSTRM_IRQ_EN             BIT9
    #define DVI0_HDCP_STATE_ASSMBL_KSV_LIST_IRQ_EN          BIT10
    #define DVI0_HDCP_TIMER_EXPIRED_IRQ_EN                  BIT11
    #define DVI0_HDCP_UPSTREAM_CTRL_RSRV2                   0xFFFFF000

    // DVI0_HDCP_BSTATUS                                    (0xB484)
    #define DVI0_HDCP_STATE_UNAUTHENTICATED                 BIT0
    #define DVI0_HDCP_STATE_WAIT_DWNSTRM                    BIT1
    #define DVI0_HDCP_STATE_ASSMBL_KSV_LIST                 BIT2
    #define DVI0_HDCP_STATE_AUTHENTICATED                   BIT3
    #define DVI0_HDCP_STATE_RSRV1                           0xF0
    #define DVI0_HDCP_STATE_RSRV1_SHIFT                     4
    #define DVI0_HDCP_STATE_UNAUTHENTICATED_STS             BIT8
    #define DVI0_HDCP_STATE_WAIT_DWNSTRM_STS                BIT9
    #define DVI0_HDCP_STATE_ASSMBL_KSV_LIST_STS             BIT10
    #define DVI0_HDCP_TIMER_EXPIRED_STS                     BIT11
    #define DVI0_HDCP_STATE_RSRV2                           0xFFFFF000

    // DVI0_HDCP_TIMEOUT                                    (0xB488)
    #define DVI0_HDCP_DEVICE_COUNT                          0x7F
    #define DVI0_HDCP_MAX_DEV_EXCEEDED                      BIT7
    #define DVI0_HDCP_DEPTH                                 0x0700
    #define DVI0_HDCP_MAX_CASCADE_EXCEEDED                  BIT11
    #define DVI0_HDCP_BSTATUS_RSRV                          0xFFFFF000

    // DVI0_HDCP_TIMEBASE                                   (0xB48C)
    #define DVI0_HDCP_TIMEOUT_RSRV                          0xFFFFFFC0

    // DVI0_HDCP_V0_0                                       (0xB490)

    // DVI0_HDCP_V0_1                                       (0xB494)

    // DVI0_HDCP_V0_2                                       (0xB498)

    // DVI0_HDCP_V0_3                                       (0xB49C)

    // DVI0_HDCP_V0_4                                       (0xB4A0)

    // DVI0_HDCP_M0_0                                       (0xB4A4)

    // DVI0_HDCP_M0_1                                       (0xB4A8)

    // DVI0_HDCP_KSV_FIFO                                   (0xB4AC)

    // DVI0_HDCP_KSV_FIFO_CTRL                              (0xB4B0)

    // DVI0_HDCP_KSV_FIFO_STS                               (0xB4B4)
    #define DVI0_HDCP_KSV_FIFO_SCL_STRCH_EN                 BIT0
    #define DVI0_HDCP_KSV_FIFO_CTRL_RSRV1                   BIT1
    #define DVI0_HDCP_KSV_FIFO_NE_IRQ_EN                    BIT2
    #define DVI0_HDCP_KSV_FIFO_NF_IRQ_EN                    BIT3
    #define DVI0_HDCP_KSV_FIFO_AF_IRQ_EN                    BIT4
    #define DVI0_HDCP_KSV_FIFO_F_IRQ_EN                     BIT5
    #define DVI0_HDCP_KSV_FIFO_AE_IRQ_EN                    BIT6
    #define DVI0_HDCP_KSV_FIFO_E_IRQ_EN                     BIT7
    #define DVI0_HDCP_KSV_FIFO_CTRL_RSRV                    0xFFFFFF00

    // DVI0_INST_SOFT_RESETS                                (0xB4B8)
    #define DVI0_HDCP_KSV_FIFO_BUSY                         BIT0
    #define DVI0_HDCP_KSV_FIFO_ERROR                        BIT1
    #define DVI0_HDCP_KSV_FIFO_NE                           BIT2
    #define DVI0_HDCP_KSV_FIFO_NF                           BIT3
    #define DVI0_HDCP_KSV_FIFO_AF                           BIT4
    #define DVI0_HDCP_KSV_FIFO_F                            BIT5
    #define DVI0_HDCP_KSV_FIFO_AE                           BIT6
    #define DVI0_HDCP_KSV_FIFO_E                            BIT7
    #define DVI0_HDCP_KSV_FIFO_STS_RSRV                     0xFFFFFF00

    // DVI0_INST_HARD_RESETS                                (0xB500)
    #define DVI0_IFM_RESET                                  BIT0
    #define DVI0_IMD_RESET                                  BIT1

    // DVI0_HOST_CONTROL                                    (0xB504)
    #define DVI0_IFM_HARD_RESET                             BIT0
    #define DVI0_IMD_HARD_RESET                             BIT1

    // DVI0_AFR_CONTROL                                     (0xB508)

    // DVI0_AFB_CONTROL                                     (0xB50C)
    #define DVI0_AFR_DISP_IFM_ERR_EN                        BIT0
    #define DVI0_AFR_DISP_IBD_ERR_EN                        BIT1
    #define DVI0_AFR_DISP_CLK_ERR_EN                        BIT2
    #define DVI0_AFR_DISP_VID_MUTE_EN                       BIT3
    #define DVI0_AFR_DDDS_IFM_ERR_EN                        BIT4
    #define DVI0_AFR_DDDS_IBD_ERR_EN                        BIT5
    #define DVI0_AFR_DDDS_CLK_ERR_EN                        BIT6
    #define DVI0_AFR_DDDS_VID_MUTE_EN                       BIT7

    // DVI0_INPUT_IRQ_MASK                                  (0xB510)
    #define DVI0_AFB_IFM_ERR_EN                             BIT0
    #define DVI0_AFB_IBD_ERR_EN                             BIT1
    #define DVI0_AFB_CLK_ERR_EN                             BIT2
    #define DVI0_AFB_VID_MUTE_EN                            BIT3

    // DVI0_INPUT_IRQ_STATUS                                (0xB514)
    #define DVI0_INPUT_NO_HS_MASK                           BIT0
    #define DVI0_INPUT_NO_VS_MASK                           BIT1
    #define DVI0_INPUT_HS_PERIOD_ERR_MASK                   BIT2
    #define DVI0_INPUT_VS_PERIOD_ERR_MASK                   BIT3
    #define DVI0_INPUT_DE_CHANGE_MASK                       BIT4
    #define DVI0_INPUT_INTLC_ERR_MASK                       BIT5
    #define DVI0_INPUT_ACTIVE_MASK                          BIT6
    #define DVI0_INPUT_BLANK_MASK                           BIT7
    #define DVI0_INPUT_LINEFLAG_MASK                        BIT8
    #define DVI0_INPUT_VS_MASK                              BIT9
    #define DVI0_INPUT_AFR_DETECT_MASK                      BIT10
    #define DVI0_ANA_LCLK_LOST_MASK                         BIT11
    #define DVI0_TEST_IRQ_MASK                              BIT12
    #define DVI0_OVR_LCLK_LOST_MASK                         BIT13
    #define DVI0_VDDS_OPEN_LOOP_MASK                        BIT14

    // DVI0_TEST_IRQ                                        (0xB518)
    #define DVI0_INPUT_NO_HS                                BIT0
    #define DVI0_INPUT_NO_VS                                BIT1
    #define DVI0_INPUT_HS_PERIOD_ERR                        BIT2
    #define DVI0_INPUT_VS_PERIOD_ERR                        BIT3
    #define DVI0_INPUT_DE_CHANGE                            BIT4
    #define DVI0_INPUT_INTLC_ERR                            BIT5
    #define DVI0_INPUT_VACTIVE                              BIT6
    #define DVI0_INPUT_VBLANK                               BIT7
    #define DVI0_INPUT_LINEFLAG                             BIT8
    #define DVI0_INPUT_VS                                   BIT9
    #define DVI0_INPUT_AFR_DETECT                           BIT10
    #define DVI0_ANA_LCLK_LOST                              BIT11
    #define DVI0_OVR_LCLK_LOST                              BIT13
    #define DVI0_VDDS_OPEN_LOOP                             BIT14

    // INSTRU_CLOCK_CONFIG                                  (0xB51C)
    #define DVI0_GENERATE_TEST_IRQ                          BIT0

    // DVI0_IFM_CLK_CONTROL                                 (0xB520)

    // DVI0_INSTRUMENT_POLARITY_CONTROL                     (0xB524)
    #define DVI0_IFM_CLK_DISABLE                            BIT0

    // DVI0_IFM_CTRL                                        (0xB528)
    #define DVI0_VS_POL                                     BIT0
    #define DVI0_HS_POL                                     BIT1
    #define DVI0_DV_POL                                     BIT2

    // DVI0_IFM_WATCHDOG                                    (0xB560)
    #define DVI0_IFM_EN                                     BIT0
    #define DVI0_IFM_MEASEN                                 BIT1
    #define DVI0_IFM_HOFFSETEN                              BIT2
    #define DVI0_IFM_FIELD_SEL                              BIT3
    #define DVI0_IFM_FIELD_EN                               BIT4
    #define DVI0_IFM_INT_ODD_EN                             BIT5
    #define DVI0_IFM_SPACE_SEL                              BIT6
    #define DVI0_IFM_ODD_INV                                BIT7
    #define DVI0_IFM_FIELD_DETECT_MOD                       BIT8
    #define DVI0_IFM_FREERUN_ODD                            BIT11
    #define DVI0_IFM_SOURCE_SEL                             0x3000
    #define DVI0_WD_H_POLARITY                              BIT14
    #define DVI0_WD_V_POLARITY                              BIT15

    // DVI0_IFM_HLINE                                       (0xB564)
    #define DVI0_IFM_H_WATCHDOG                             0xFF
    #define DVI0_IFM_V_WATCHDOG                             0x3F00

    // DVI0_IFM_CHANGE                                      (0xB568)

    // DVI0_IFM_HS_PERIOD                                   (0xB56C)
    #define DVI0_IFM_H_CHG_THRESH                           0x07
    #define DVI0_IFM_V_CHG_THRESH                           0x38
    #define DVI0_IFM_V_CHG_THRESH_SHIFT                     3
    #define SPARE_DVI0_IFM_CHANGE                           0xC0
    #define SPARE_DVI0_IFM_CHANGE_SHIFT                     6
    #define DVI0_IFM_LOWER_ODD                              0x0F00
    #define DVI0_IFM_UPPER_ODD                              0xF000

    // DVI0_IFM_HS_PULSE                                    (0xB570)

    // DVI0_IFM_VS_PERIOD                                   (0xB574)

    // DVI0_IFM_VS_PULSE                                    (0xB578)

    // DVI0_IFM_SPACE                                       (0xB57C)

    // DVI0_INPUT_CONTROL                                   (0xB580)
    #define DVI0_IFM_CSYNC_TO_SAMPLE_SPACE                  0x0F
    #define DVI0_IFM_SAMPLE_TO_CSYNC_SPACE                  0xF0
    #define DVI0_IFM_SAMPLE_TO_CSYNC_SPACE_SHIFT            4

    // DVI0_INPUT_HS_DELAY                                  (0xB5B0)

    // DVI0_INPUT_VS_DELAY                                  (0xB5B4)
    #define DVI0_INPUT_HDELAY                               0xFFFF

    // DVI0_INPUT_H_ACT_START                               (0xB5B8)
    #define DVI0_INPUT_VDELAY                               0xFFFF

    // DVI0_INPUT_H_ACT_WIDTH                               (0xB5BC)
    #define DVI0_INPUT_H_ACTIV_START                        0xFFFF

    // DVI0_INPUT_V_ACT_START_ODD                           (0xB5C0)
    #define DVI0_INPUT_H_ACTIV_WIDTH                        0xFFFF

    // DVI0_INPUT_V_ACT_START_EVEN                          (0xB5C4)
    #define DVI0_INPUT_V_ACTIV_START_ODD                    0xFFFF

    // DVI0_INPUT_V_ACT_LENGTH                              (0xB5C8)
    #define DVI0_INPUT_V_ACTIV_START_EVEN                   0xFFFF

    // DVI0_INPUT_FREEZE_VIDEO                              (0xB5CC)
    #define DVI0_INPUT_V_ACTIV_LENGTH                       0xFFFF

    // DVI0_INPUT_FLAGLINE                                  (0xB5D0)
    #define DVI0_INPUT_FREEZE                               BIT0

    // DVI0_INPUT_VLOCK_EVENT                               (0xB5D4)

    // DVI0_INPUT_FRAME_RESET_LINE                          (0xB5D8)

    // DVI0_INPUT_RFF_READY_LINE                            (0xB5DC)

    // DVI0_INPUT_HMEASURE_START                            (0xB5E0)

    // DVI0_INPUT_HMEASURE_WIDTH                            (0xB5E4)

    // DVI0_INPUT_VMEASURE_START                            (0xB5E8)

    // DVI0_INPUT_VMEASURE_LENGTH                           (0xB5EC)

    // DVI0_INPUT_IBD_CONTROL                               (0xB5F0)

    // DVI0_INPUT_IBD_HTOTAL                                (0xB5F4)
    #define DVI0_INPUT_MEASURE_DE_nDATA                     BIT0
    #define DVI0_INPUT_IBD_MEASWINDOW_EN                    BIT1
    #define DVI0_INPUT_IBD_RGB_SEL                          0x0C
    #define DVI0_INPUT_IBD_RGB_SEL_SHIFT                    2
    #define DVI0_INPUT_DET_THOLD_SEL                        0xF0
    #define DVI0_INPUT_DET_THOLD_SEL_SHIFT                  4
    #define DVI0_INPUT_IBD_EN                               BIT8
    #define DVI0_INPUT_IBD_CHG_THRESH                       0x0600

    // DVI0_INPUT_IBD_VTOTAL                                (0xB5F8)

    // DVI0_INPUT_IBD_HSTART                                (0xB5FC)

    // DVI0_INPUT_IBD_HWIDTH                                (0xB600)

    // DVI0_INPUT_IBD_VSTART                                (0xB604)

    // DVI0_INPUT_IBD_VLENGTH                               (0xB608)

    // DVI0_INPUT_PIXGRAB_H                                 (0xB60C)

    // DVI0_INPUT_PIXGRAB_V                                 (0xB610)
    #define DVI0_INPUT_H_PGRAB                              0xFFFF

    // DVI0_INPUT_PIXGRAB_RED                               (0xB614)
    #define DVI0_INPUT_V_PGRAB                              0xFFFF

    // DVI0_INPUT_PIXGRAB_GRN                               (0xB618)

    // DVI0_INPUT_PIXGRAB_BLU                               (0xB61C)

    // PU_CONFIG                                            (0xB620)

    // DVI0_CRC_CTRL                                        (0xB640)

    // DVI0_CRC_ERR_STATUS                                  (0xB644)

    // DVI0_CRC_RED                                         (0xB648)
    #define DVI0_MEM_BBAD                                   0x03C0
    #define DVI0_MEM_BEND                                   0x3C00

    // DVI0_CRC_GREEN                                       (0xB64C)

    // DVI0_CRC_BLUE                                        (0xB650)

    // PU_DEBUG_TEST_CTRL                                   (0xB654)

    // PU_SPARE_REG                                         (0xB658)

    // DVI0_HDCP_CTRL                                       (0xB65C)

    // DUAL_DVI0_CTRL                                       (0xB660)
    #define DVI0_RX_HDCP_EXT_SYNC_                          BIT0
    #define DVI0_RX_HDCP_EXT_CTRL_S                         BIT1

    // DUAL_DVI0_IRQ_AFR_AFB_STATUS                         (0xB664)
    #define DUAL_DVI0_OUTPUT_EN                             BIT0
    #define DUAL_DVI0_PIX_CLK_SEL                           BIT1
    #define DUAL_DVI0_CTRL_SEL                              BIT2
    #define DUAL_DVI0_DUAL_TO_SINGL                         BIT3
    #define DUAL_DVI0_DATA_PRI_SEC_                         BIT4
    #define DUAL_DVI0_FIFO_SOFT_RES                         BIT5
    #define DUAL_DVI0_MAN_PRI_SEC_D                         BIT6
    #define DUAL_DVI0_MAN_SEC_PRI_D                         0x0C00
    #define DUAL_DVI0_RSRV                                  0xF000

    // DUAL_DVI0_AUTO_DELAY_STATUS                          (0xB668)
    #define DUAL_DVI0_PRI_RX_CORE_I                         BIT0
    #define DUAL_DVI0_PRI_RX_PHY_IR                         BIT1
    #define DUAL_DVI0_PRI_RX_IFM_IRQ                        BIT2
    #define DUAL_DVI0_PRI_RX_ AFB                           BIT3
    #define DUAL_DVI0_PRI_RX_DDDS_A                         BIT4
    #define DUAL_DVI0_PRI_RX_DTG_AF                         BIT5
    #define DUAL_DVI0_SEC_RX_CORE_I                         BIT6
    #define DUAL_DVI0_SEC_RX_PHY_IR                         BIT7
    #define DUAL_DVI0_SEC_RX_IFM_IR                         BIT8
    #define DUAL_DVI0_SEC_RX_ AFB                           BIT9
    #define DUAL_DVI0_SEC_RX_DDDS_                          BIT10
    #define DUAL_DVI0_SEC_RX_DTG_A                          BIT11

    // DUAL_DVI0_DBG_CTRL                                   (0xB66C)
    #define DUAL_DVI0_AUTO_PRI_DE_P                         0x03
    #define DUAL_DVI0_AUTO_SEC_DE_                          0x0C
    #define DUAL_DVI0_AUTO_SEC_DE__SHIFT                    2

    // DVI1_RX_PHY_RES_CTRL                                 (0xB670)
    #define DUAL_DVI0_TST_BUS_SEL                           0x07

    // DVI1_RX_PHY_CLK_SEL                                  (0xB700)
    #define DVI1_RX_PHY_RES_TCLK                            BIT0
    #define DVI1_RX_PHY_RES_LCLK_OVR                        BIT1
    #define DVI1_RX_PHY_RES_LCLK                            BIT2
    #define DVI1_RX_CPHY_OVS_FIFO_RES                       BIT3
    #define DVI1_RX_CPHY_TRK_FIFO_RES                       BIT4
    #define DVI1_RX_PHY_RES_RSRV                            0x60
    #define DVI1_RX_PHY_RES_RSRV_SHIFT                      5

    // DVI1_RX_PHY_CLK_MS_CTRL                              (0xB704)
    #define DVI1_RX_PHY_LCLK_SEL                            0x03
    #define DVI1_RX_PHY_LCLK_INV                            BIT3
    #define DVI1_RX_PHY_LCLK_OVR_INV                        BIT7
    #define DVI1_RX_PHY_LCLK_TRACK_INV                      BIT8

    // DVI1_RX_PHY_IP_VERSION                               (0xB708)
    #define DVI1_RX_PHY_CLK_MS_MSK                          0x0F
    #define DVI1_RX_PHY_CLK_MS_EN                           BIT4
    #define DVI1_RX_PHY_ENDIAN_SWAP_EN                      BIT5
    #define DVI1_RX_PHY_LANE_CLK_DET_S                      0xC0
    #define DVI1_RX_PHY_LANE_CLK_DET_S_SHIFT                6

    // DVI1_RX_PHY_CTRL                                     (0xB70C)
    #define DVI1_RX_PHY_IP_BUGFIX_VERSI                     0x0F
    #define DVI1_RX_PHY_IP_MINOR_VERSIO                     0xF0
    #define DVI1_RX_PHY_IP_MINOR_VERSIO_SHIFT               4
    #define DVI1_RX_PHY_IP_MAJOR_VERSIO                     0x0F00

    // DVI1_RX_PHY_STATUS                                   (0xB748)
    #define DVI1_RX_PHY_PWR_CTRL                            0x03
    #define DVI1_RX_TMDS_SPEED_GRADE                        0x0C
    #define DVI1_RX_TMDS_SPEED_GRADE_SHIFT                  2
    #define DVI1_RX_PHY_SWP_CH0_CH2                         BIT4
    #define DVI1_RX_PHY_CH_INV                              BIT5
    #define DVI1_RX_PHY_CTRL_CLR_SCR                        BIT6
    #define DVI1_RX_PHY_CTRL_RSRV                           0xFF80

    // DVI1_RX_PHY_PHS_PICK                                 (0xB74C)
    #define DVI1_RX_PHY_ANA_LCLK_PRSNT                      BIT0
    #define DVI1_RX_PHY_OVR_LCLK_PRSNT                      BIT1
    #define DVI1_RX_PHY_LCLK_PRSNT                          BIT2
    #define DVI1_RX_PHY_LANE_CLK_PRSNT                      BIT3
    #define DVI1_RX_PHY_STATUS_RSRV                         0xFFF0

    // DVI1_RX_PHY_SIGQUAL                                  (0xB750)
    #define DVI1_RX_PHY_WINDOW                              0x07
    #define DVI1_RX_PHY_NAR_PK_EXP_EN                       0x38
    #define DVI1_RX_PHY_NAR_PK_EXP_EN_SHIFT                 3
    #define DVI1_RX_PHY_TRN_CH_SEL                          0xC0
    #define DVI1_RX_PHY_TRN_CH_SEL_SHIFT                    6
    #define DVI1_RX_PHY_SET_A                               0x0700
    #define DVI1_RX_PHY_SET_B                               0x7000
    #define DVI1_RX_PHY_SET_C                               0x70000
    #define DVI1_RX_PHY_BW_TRACKING                         0x300000
    #define DVI1_RX_PHY_DIS_EBUF                            0x1C00000
    #define DVI1_RX_PHY_TRC_FILTER_EN                       BIT25

    // DVI1_RX_PHY_PHS_A_SCR                                (0xB754)

    // DVI1_RX_PHY_PHS_B_SCR                                (0xB758)

    // DVI1_RX_PHY_PHS_C_SCR                                (0xB75C)

    // DVI1_RX_PHY_IRQ_EN                                   (0xB760)

    // DVI1_RX_PHY_IRQ_STS                                  (0xB764)
    #define DVI1_RX_PHY_MS_ANA_LCLK_IRQ_EN                  BIT0
    #define DVI1_RX_PHY_MS_OVR_LCLK_IRQ_EN                  BIT1
    #define DVI1_RX_PHY_MS_LCLK_IRQ_EN                      BIT2
    #define DVI1_RX_PHY_MS_LANE_CLK_IRQ_EN                  BIT3
    #define DVI1_RX_PHY_IRQ_EN_RSRV                         0x30
    #define DVI1_RX_PHY_IRQ_EN_RSRV_SHIFT                   4

    // DVI1_RX_PHY_TST_CTRL                                 (0xB768)
    #define DVI1_RX_PHY_MS_ANA_LCLK_IRQ_STS                 BIT0
    #define DVI1_RX_PHY_MS_OVR_LCLK_IRQ_STS                 BIT1
    #define DVI1_RX_PHY_MS_LCLK_IRQ_STS                     BIT2
    #define DVI1_RX_PHY_MS_LANE_CLK_IRQ_STS                 BIT3
    #define DVI1_RX_PHY_IRQ_STS_RSRV                        0x30
    #define DVI1_RX_PHY_IRQ_STS_RSRV_SHIFT                  4

    // DVI1_TCLK_SEL                                        (0xB798)
    #define DVI1_RX_PHY_TST_BUS_SEL                         0x0F
    #define DVI1_RX_PHY_TRC_FILTER_SEL                      BIT4
    #define DVI1_CORE_PHY_TB_SEL                            BIT5

    // DVI1_LNK_CLK_SEL                                     (0xB800)
    #define DVI1_TCLK_INV                                   BIT3

    // DVI1_VCLK_SEL                                        (0xB804)
    #define DVI1_LCLK_SEL                                   0x03
    #define DVI1_LCLK_SLW_NO_CLK_EN                         BIT2
    #define DVI1_LCLK_INV                                   BIT3

    // DVI1_OUT_PIX_CLK_SEL                                 (0xB808)
    #define DVI1_VCLK_INV                                   BIT3

    // DVI1_AUCLK_SEL                                       (0xB80C)
    #define DVI1_PIX_CLK_OUT_SEL                            0x03
    #define DVI1_PIX_CLK_OUT_INV                            BIT3

    // DVI1_RESET_CTRL                                      (0xB810)
    #define DVI1_AUCLK_INV                                  BIT3

    // DVI1_CLK_FST_MS_CTRL                                 (0xB814)
    #define DVI1_RESET_LINK                                 BIT0
    #define DVI1_RESET_DVI1_SDP                             BIT1
    #define DVI1_RESET_VIDEO                                BIT2
    #define DVI1_RESET_TCLK                                 BIT3
    #define DVI1_RESET_ALL                                  BIT5
    #define DVI1_NO_SIGNL_RESET_EN                          BIT6
    #define DVI1_RESET_ON_PORT_CHNG_EN                      BIT7

    // DVI1_CLK_MS_FST_STATUS                               (0xB818)
    #define DVI1_CLK_FST_MS_MSK                             0x0F
    #define DVI1_CLK_MS_EN                                  BIT4

    // DVI1_CLK_RSRV                                        (0xB81C)
    #define DVI1_LCLK_PRSNT                                 BIT0
    #define DVI1_VCLK_PRSNT                                 BIT1
    #define DVI1_AUCLK_PRSNT                                BIT2
    #define DVI1_LCLK_MS_ST_CHNG                            BIT8
    #define DVI1_VCLK_MS_ST_CHNG                            BIT9
    #define DVI1_AUCLK_MS_ST_CHNG                           BIT10

    // DVI1_IRQ_STATUS                                      (0xB82C)

    // DVI1_HPD_CTRL                                        (0xB830)
    #define DVI1_LINK_IRQ_STS                               BIT0
    #define DVI1_SDP_IRQ_STS                                BIT1
    #define DVI1_HDCP_IRQ_STS                               BIT3
    #define DVI1_TOP_IRQ_STS                                BIT4
    #define DVI1_VID_IRQ_STS                                BIT5
    #define DVI1_IRQ_STS_RSRV                               0xC0
    #define DVI1_IRQ_STS_RSRV_SHIFT                         6

    // DVI1_HPD_STATUS                                      (0xB834)
    #define DVI1_HPD_CTRL_RSRV                              0xFE
    #define DVI1_HPD_CTRL_RSRV_SHIFT                        1

    // DVI1_HPD_IRQ_EN                                      (0xB838)

    // DVI1_HPD_IRQ_STS                                     (0xB83C)
    #define DVI1_HPD_RIS_IRQ_EN                             BIT0
    #define DVI1_HPD_FALL_IRQ_EN                            BIT1

    // DVI1_MUTE_TOP_STATUS                                 (0xB840)
    #define DVI1_HPD_RIS_IRQ_STS                            BIT0
    #define DVI1_HPD_FALL_IRQ_STS                           BIT1

    // DVI1_MUTE_TOP_IRQ_EN                                 (0xB844)
    #define DVI1_TOP_VID_MUTE_STATUS                        BIT0
    #define DVI1_TOP_AUD_MUTE_STATUS                        BIT1

    // DVI1_MUTE_TOP_IRQ_STS                                (0xB848)
    #define DVI1_TOP_VID_MUTE_IRQ_EN                        BIT0
    #define DVI1_TOP_AUD_MUTE_IRQ_EN                        BIT1

    // DVI1_RX_DIG_IP_VERSION                               (0xB84C)
    #define DVI1_TOP_VID_MUTE_IRQ_STS                       BIT0
    #define DVI1_TOP_AUD_MUTE_IRQ_STS                       BIT1

    // DVI1_TOP_RSRV                                        (0xB850)
    #define DVI1_RX_DIG_IP_BUGFIX_VERSI                     0x0F
    #define DVI1_RX_DIG_IP_MINOR_VERSI                      0xF0
    #define DVI1_RX_DIG_IP_MINOR_VERSI_SHIFT                4
    #define DVI1_RX_DIG_IP_MAJOR_VERSI                      0x0F00

    // DVI1_TOP_TST_CTRL                                    (0xB868)

    // DVI1_MAIN_LINK_STATUS                                (0xB86C)
    #define DVI1_TOP_TST_BUS_SEL                            0x1F

    // DVI1_INPUT_SEL                                       (0xB870)
    #define DVI1_LINK_CLK_DETECTED                          BIT0
    #define DVI1_SIGN_DETECTED                              BIT1
    #define DVI1_LINK_RESET_STATUS                          BIT3
    #define DVI1_STATUS_RSRV                                0xF0
    #define DVI1_STATUS_RSRV_SHIFT                          4

    // DVI1_LINK_CONFIG                                     (0xB874)
    #define DVI1_INPUT_RSRVD                                0x0F
    #define DVI1_INP_PHY_SEL                                0x30
    #define DVI1_INP_PHY_SEL_SHIFT                          4

    // DVI1_LINK_ERR_CTRL                                   (0xB878)
    #define DVI1_MAN_DVI1_EN                                BIT0
    #define DVI1_AUTO_MODE_EN                               BIT1
    #define DVI1_DE_SELECT                                  0x0C
    #define DVI1_DE_SELECT_SHIFT                            2
    #define DVI1_SYNC_SEL                                   0x30
    #define DVI1_SYNC_SEL_SHIFT                             4
    #define DVI1_NEW_OVR_ALGN_EN                            BIT6
    #define DVI1_CH0_CH2_SWP_EN                             BIT7
    #define DVI1_CH_POLARITY_INV                            0x0700
    #define DVI1_FREQ_SEL_AUTO_DIS                          BIT11
    #define DVI1_PHY_DEC_ERR_SEL                            BIT12
    #define DVI1_LINK_CFG_RSRV                              0xE000

    // DVI1_PHY_DEC_ERR_STATUS                              (0xB87C)
    #define DVI1_DECODER_ERR_SEL                            0x03
    #define DVI1_PHY_DEC_ERR_CLR                            BIT2

    // DVI1_SIGNL_DET_CTRL                                  (0xB880)
    #define DVI1_PHY_DEC_ERR_CT                             0x0FFF
    #define DVI1_PHY_DEC_ERR_STS                            0x7000
    #define DVI1_PHY_DEC_ERR_RSRV                           BIT15

    // DVI1_FREQ_MEAS_PERIOD                                (0xB884)
    #define DVI1_SGNL_MEAS_EN                               BIT0
    #define DVI1_LNK_BY_CLK_DET_EN                          BIT1
    #define DVI1_MEAS_CIRC_SEL                              BIT2
    #define DVI1_CLK_CHNG_FILT_EN                           BIT3
    #define DVI1_MEAS_RD_MD                                 0x70
    #define DVI1_MEAS_RD_MD_SHIFT                           4
    #define DVI1_MEAS_SYNC_INV                              BIT7

    // DVI1_FREQ_TH                                         (0xB888)

    // DVI1_FREQ_MEAS_CT                                    (0xB88C)

    // DVI1_CLK_STBL_ZN                                     (0xB890)

    // DVI1_MEAS_RESULT                                     (0xB894)

    // DVI1_MEAS_IRQ_EN                                     (0xB898)

    // DVI1_MEAS_IRQ_STS                                    (0xB89C)
    #define DVI1_CLK_LOST_IRQ_EN                            BIT0
    #define DVI1_VSYNC_EDGE_IRQ_EN                          BIT1
    #define DVI1_HSYNC_EDGE_IRQ_EN                          BIT2
    #define DVI1_DE_EDGE_IRQ_EN                             BIT3
    #define DVI1_MEAS_COUNT_IRQ_EN                          BIT4
    #define DVI1_MEAS_DUR_IRQ_EN                            BIT5
    #define DVI1_MEAS_CLK_IRQ_EN                            BIT6
    #define DVI1_CLK_CHNG_IRQ_EN                            BIT7
    #define DVI1_MEAS_IRQ_EN_RSRV                           BIT10

    // DVI1_TMDS_RX_CTL                                     (0xB8A0)
    #define DVI1_CLK_LOST_IRQ_STS                           BIT0
    #define DVI1_VSYNC_EDGE_IRQ_STS                         BIT1
    #define DVI1_HSYNC_EDGE_IRQ_STS                         BIT2
    #define DVI1_DE_EDGE_IRQ_STS                            BIT3
    #define DVI1_MEAS_COUNT_IRQ_STS                         BIT4
    #define DVI1_MEAS_DUR_IRQ_STS                           BIT5
    #define DVI1_MEAS_CLK_IRQ_STS                           BIT6
    #define DVI1_CLK_CHNG_IRQ_STS                           BIT7
    #define DVI1_VSYNC_LEVEL                                BIT8
    #define DVI1_HSYNC_LEVEL                                BIT9
    #define DVI1_MEAS_IRQ_STS_RSRV                          BIT10

    // DVI1_TMDS_RX_BIST_STB_CTRL                           (0xB8A4)
    #define DVI1_TMDS_CTLV                                  BIT0
    #define DVI1_TMDS_CTLH                                  BIT1
    #define DVI1_TMDS_CTL0                                  BIT2
    #define DVI1_TMDS_CTL1                                  BIT3
    #define DVI1_TMDS_CTL2                                  BIT4
    #define DVI1_TMDS_CTL3                                  BIT5

    // DVI1_TMDS_RX_BIST_CTRL                               (0xB8A8)

    // DVI1_TMDS_RX_BIST_STATUS                             (0xB8AC)

    // DVI1_PHY_LNK_CRC_TEST_STS                            (0xB8B0)

    // DVI1_LINK_RSRV                                       (0xB8D4)
    #define DVI1_PHY_LNK_CRC_VAL                            0xFFFF
    #define DVI1_PHY_LNK_CRC_VAL_UPD_STS                    BIT16

    // DVI1_LINK_TST_CTRL                                   (0xB8D8)
    #define DVI1_LNK_RSRV                                   0xFFFF

    // DVI1_SUB_SAMPLER                                     (0xB8DC)
    #define DVI1_PHY_LNK_CRC_CALC_EN                        BIT0

    // DVI1_VID_CONV_CTRL                                   (0xB8E0)
    #define DVI1_VID_CLK_DIVIDE                             0x0F
    #define DVI1_SUBSAMPLER_AUTO                            BIT4
    #define DVI1_SUBSAMPLER_SEL                             BIT5
    #define DVI1_SOL_ADJUST_EN                              BIT6
    #define DVI1_DATA_SBS_SYNC_EN                           BIT7

    // DVI1_VID_BUF_OFFSET                                  (0xB8E4)
    #define DVI1_VID_BUF_CORRECT_MD                         BIT0
    #define DVI1_MD_CHNG_MT_TYPE                            BIT1
    #define DVI1_MUTE_EDGE_EN                               BIT2
    #define DVI1_VIDEO_BUFF_BYPASS                          BIT3
    #define DVI1_VID_ERR_DIS                                BIT4
    #define DVI1_MUTE_PIX_DEPTH_CHNG                        BIT5
    #define DVI1_BUF_VID_ERR_FILT_EN                        BIT6
    #define DVI1_VID_COLOR_EXT_EN                           BIT7

    // DVI1_MD_CHNG_MT_DEL                                  (0xB8E8)

    // DVI1_VID_BUF_DELAY                                   (0xB8EC)

    // DVI1_VID_BUF_FILT_ZONE                               (0xB8F0)

    // DVI1_COLOR_DEPH_STATUS                               (0xB8F4)

    // DVI1_VIDEO_BUF_IRQ_EN                                (0xB8F8)
    #define DVI1_VID_COLOR_DEPH                             0x0F
    #define DVI1_VID_PHASE                                  0xF0
    #define DVI1_VID_PHASE_SHIFT                            4

    // DVI1_VIDEO_BUF_IRQ_STS                               (0xB8FC)
    #define DVI1_VID_BUF_ERROR_IRQ_EN                       BIT0
    #define DVI1_VID_IRQ_EN_RSRV                            0xFE
    #define DVI1_VID_IRQ_EN_RSRV_SHIFT                      1

    // DVI1_VID_LNK_RSRV                                    (0xB900)
    #define DVI1_VID_BUF_ERROR_IRQ_STS                      BIT0
    #define DVI1_VID_IRQ_STS_RSRV                           0xFE
    #define DVI1_VID_IRQ_STS_RSRV_SHIFT                     1

    // DVI1_VID_LNK_TST_CTRL                                (0xB918)

    // DVI1_VIDEO_CTRL                                      (0xB91C)

    // DVI1_VID_REGEN_CTRL                                  (0xB920)
    #define DVI1_VID_SWAP_R_B                               BIT1
    #define DVI1_VID_MUTE_YUV444_YUV422                     BIT2
    #define DVI1_VID_VMUTE_AUTO                             BIT3
    #define DVI1_VID_YUV422_MD_EN                           BIT4
    #define DVI1_VID_COLOR_AUTO                             BIT5
    #define DVI1_VID_SWAP_R_B_AUTO                          BIT6
    #define DVI1_VID_OUT_MODE                               BIT7
    #define DVI1_VID_OUT_MODE_OLD_OPT                       BIT8

    // DVI1_PATGEN_CONTROL                                  (0xB924)
    #define DVI1_DE_REGEN_DIS                               BIT0
    #define DVI1_DE_THRESHOLD                               0x06
    #define DVI1_DE_THRESHOLD_SHIFT                         1
    #define DVI1_DE_WIDTH_CLAMP_EN                          BIT3
    #define DVI1_DVI_HS_REGEN                               BIT4
    #define DVI1_DVI_VS_REGEN                               BIT5
    #define DVI1_DE_RSRV                                    0xC0
    #define DVI1_DE_RSRV_SHIFT                              6

    // DVI1_DE_WIDTH_CLAMP                                  (0xB928)
    #define DVI1_VIDEO_PAT_SEL                              0x0F
    #define DVI1_VIDEO_TPG_EN                               BIT4
    #define DVI1_VIDEO_PAT_COLOR_CTL                        0x60
    #define DVI1_VIDEO_PAT_COLOR_CTL_SHIFT                  5
    #define DVI1_VIDEO_PAT_DATA_INV                         BIT7
    #define DVI1_VIDEO_PAT_COLOR                            0xFF00

    // DVI1_VIDEO_MUTE_RGB                                  (0xB92C)

    // DVI1_VIDEO_MUTE_YC                                   (0xB930)
    #define DVI1_VIDEO_MUTE_BLU                             0x1F
    #define DVI1_VIDEO_MUTE_GRN                             0x07E0
    #define DVI1_VIDEO_MUTE_RED                             0xF800

    // DVI1_DITHER_CTRL                                     (0xB934)
    #define DVI1_VIDEO_MUTE_CB                              0x1F
    #define DVI1_VIDEO_MUTE_Y                               0x07E0
    #define DVI1_VIDEO_MUTE_CR                              0xF800

    // DVI1_VIDEO_CRC_TEST_VALUE                            (0xB938)
    #define DVI1_DITHER_EN                                  BIT0
    #define DVI1_DITH_OUT_SEL                               BIT1
    #define DVI1_DITH_RSRV                                  BIT2
    #define DVI1_DITH_TYPE                                  BIT3
    #define DVI1_DITH_SEL                                   0x30
    #define DVI1_DITH_SEL_SHIFT                             4
    #define DVI1_DITH_MOD                                   0xC0
    #define DVI1_DITH_MOD_SHIFT                             6

    // DVI1_VIDEO_CRC_TEST_STS                              (0xB950)
    #define DVI1_VIDEO_CRC_VAL_A                            0xFFFF
    #define DVI1_VIDEO_CRC_VAL_B                            0xFFFF0000

    // DVI1_VIDEO_RSRV                                      (0xB954)
    #define DVI1_VIDEO_CRC_VAL_A_UPD_STS                    BIT0
    #define DVI1_VIDEO_CRC_VAL_B_UPD_STS                    BIT1

    // DVI1_VIDEO_TST_CTRL                                  (0xB958)

    // DVI1_SDP_CTRL                                        (0xB95C)
    #define DVI1_VIDEO_TST_CRC_CALC_EN                      BIT0

    // DVI1_SDP_AV_MUTE_CTRL                                (0xB960)
    #define DVI1_GCP_FRM_TRESH                              0x0F
    #define DVI1_GCP_DEEP_DIS                               BIT4
    #define DVI1_SDP_CTRL_RSRV                              0x60
    #define DVI1_SDP_CTRL_RSRV_SHIFT                        5
    #define DVI1_SDP_TST_IRQ_EN                             BIT7

    // DVI1_SDP_STATUS                                      (0xB964)
    #define DVI1_AV_MUTE_WINDOW_EN                          BIT0
    #define DVI1_AV_MUTE_AUTO_EN                            BIT1
    #define DVI1_AV_MUTE_SOFT                               BIT2
    #define DVI1_A_MUTE_SOFT                                BIT3
    #define DVI1_CLEAR_AV_MUTE_FLAG                         BIT4
    #define DVI1_CLR_AVMUTE_EXT_EN                          BIT5
    #define DVI1_CAPTURED_A_MUTE_EN                         BIT6
    #define DVI1_CLR_CAPTURED_A_MUTE                        BIT7
    #define DVI1_AV_MUTE_ON_NO_HDCP_AUTH_EN                 BIT8
    #define DVI1_A_MUTE_ON_DVI_EN                           BIT9
    #define DVI1_CLR_AVMUTE_ON_NOISE_EN                     BIT10
    #define DVI1_CLR_AVMUTE_ON_TMT_DIS                      BIT11
    #define DVI1_IGNR_AVMUTE_ON_CLR_SET_DIS                 BIT12
    #define DVI1_MUTE_CTRL_RSRV                             0xE000
    #define DVI1_CLR_AVMUTE_TMT_VAL                         0xFF0000

    // DVI1_SDP_IRQ_CTRL                                    (0xB968)
    #define DVI1_PACK_MEM_BUSY                              BIT0
    #define DVI1_AV_MUTE_STATUS                             BIT1
    #define DVI1_AV_MUTE_GCP_STATUS                         BIT2
    #define DVI1_AV_MUTE_EXT_STATUS                         BIT3
    #define DVI1_NOISE_DETECTED                             BIT4
    #define DVI1_GCP_OUT_OF_WINDOW                          BIT5

    // DVI1_SDP_IRQ_STATUS                                  (0xB96C)
    #define DVI1_IF_VS_IRQ_EN                               BIT0
    #define DVI1_IF_AVI_IRQ_EN                              BIT1
    #define DVI1_IF_SPD_IRQ_EN                              BIT2
    #define DVI1_IF_AUDIO_IRQ_EN                            BIT3
    #define DVI1_IF_MPEG_IRQ_EN                             BIT4
    #define DVI1_ACP_IRQ_EN                                 BIT5
    #define DVI1_ISRC1_IRQ_EN                               BIT6
    #define DVI1_ISRC2_IRQ_EN                               BIT7
    #define DVI1_ACR_IRQ_EN                                 BIT8
    #define DVI1_IF_UNDEF_IRQ_EN                            BIT9
    #define DVI1_GCP_IRQ_EN                                 BIT10
    #define DVI1_GMETA_IRQ_EN                               BIT11
    #define DVI1_MUTE_EVENT_IRQ_EN                          BIT12
    #define DVI1_NOISE_DET_IRQ_EN                           BIT13

    // DVI1_AU_CONV_CTRL                                    (0xB970)
    #define DVI1_IF_VS_IRQ_STS                              BIT0
    #define DVI1_IF_AVI_IRQ_STS                             BIT1
    #define DVI1_IF_SPD_IRQ_STS                             BIT2
    #define DVI1_IF_AUDIO_IRQ_STS                           BIT3
    #define DVI1_IF_MPEG_IRQ_STS                            BIT4
    #define DVI1_ACP_IRQ_STS                                BIT5
    #define DVI1_ISRC1_IRQ_STS                              BIT6
    #define DVI1_ISRC2_IRQ_STS                              BIT7
    #define DVI1_ACR_IRQ_STS                                BIT8
    #define DVI1_IF_UNDEF_IRQ_STS                           BIT9
    #define DVI1_GCP_IRQ_STS                                BIT10
    #define DVI1_GMETA_IRQ_STS                              BIT11
    #define DVI1_MUTE_EVENT_IRQ_STS                         BIT12
    #define DVI1_NOISE_DET_IRQ_STS                          BIT13

    // DVI1_PACK_CTRL                                       (0xB974)
    #define DVI1_AUDIO_CONV_EN                              BIT0
    #define DVI1_AMUTE_NVALID_EN                            BIT1

    // DVI1_PACKET_SEL                                      (0xB978)
    #define DVI1_IF_UNDEF_ADDR                              0x0F
    #define DVI1_IF_SAVE_UNDEF                              BIT4
    #define DVI1_CLEAR_ALL_PACKS                            BIT5
    #define DVI1_PACKET_RD_REQ                              BIT6
    #define DVI1_PACK_RSRV                                  BIT7

    // DVI1_PKT_STATUS                                      (0xB97C)

    // DVI1_UNDEF_PKT_CODE                                  (0xB980)
    #define DVI1_PACKET_AVLBL                               BIT0
    #define DVI1_VENDOR_AVLBL                               BIT1
    #define DVI1_AVI_INFO_AVLBL                             BIT2
    #define DVI1_SPD_INFO_AVLBL                             BIT3
    #define DVI1_AUDIO_INFO_AVLBL                           BIT4
    #define DVI1_MPEG_INFO_AVLBL                            BIT5
    #define DVI1_ACP_AVLBL                                  BIT6
    #define DVI1_ISRC1_AVLBL                                BIT7
    #define DVI1_ISRC2_AVLBL                                BIT8
    #define DVI1_ACR_AVLBL                                  BIT9
    #define DVI1_GCP_AVLBL                                  BIT10
    #define DVI1_GMETA_AVLBL                                BIT11
    #define DVI1_RSRV_AVLBL                                 0xF000

    // DVI1_PACK_GUARD_CTRL                                 (0xB984)

    // DVI1_NOISE_DET_CTRL                                  (0xB988)
    #define DVI1_GCP_SAVE_OPTION                            BIT0
    #define DVI1_ACR_SAVE_OPTION                            BIT1
    #define DVI1_PACKET_SAVE_OPTION                         BIT2
    #define DVI1_GCP_FOUR_BT_CTRL                           BIT3
    #define DVI1_ACR_FOUR_BT_CTRL                           BIT4
    #define DVI1_BLOCK_DVI1_PACKS                           BIT5
    #define DVI1_PACK_GUARD_RSRV                            0xC0
    #define DVI1_PACK_GUARD_RSRV_SHIFT                      6

    // DVI1_PACK_CT                                         (0xB98C)
    #define DVI1_NOISE_DETECTOR_EN                          BIT0
    #define DVI1_BLOCK_DVI1_PACKS_AUTO                      BIT1
    #define DVI1_AVMUTE_CLEAR_EN                            BIT2
    #define DVI1_NOISE_AUTO_AV_MUTE_EN                      BIT3
    #define DVI1_ERROR_CT_CLEAR                             BIT4
    #define DVI1_NOISE_DET_RSRV_A                           0xE0
    #define DVI1_NOISE_DET_RSRV_A_SHIFT                     5
    #define DVI1_MEAS_PERIOD                                0x0F00
    #define DVI1_NOISE_THRESH                               0x7000
    #define DVI1_NOISE_DET_RSRV_B                           BIT15

    // DVI1_ERROR_CT                                        (0xB990)

    // DVI1_AUTO_PACK_PROCESS                               (0xB994)

    // DVI1_AVI_INFOR_TIMEOUT_THRESH                        (0xB998)
    #define DVI1_AVI_PROCESS_MODE                           0x03
    #define DVI1_AUTO_PACK_RSRV                             BIT2
    #define DVI1_CLR_AVI_INFO_TMOUT_EN                      BIT3
    #define DVI1_CLR_AU_INFO_TMOUT_EN                       BIT4
    #define DVI1_AVI_PACK_STABLE_THRESH                     0xE0
    #define DVI1_AVI_PACK_STABLE_THRESH_SHIFT               5
    #define DVI1_AVI_PACK_STABLE_DIS_GRD                    BIT8

    // DVI1_AU_INFO_TIMEOUT_THRESH                          (0xB99C)
    #define DVI1_AVI_INFO_TIMEOUT_THRESH                    0xFF

    // DVI1_AVI_AUTO_FIELDS                                 (0xB9A0)

    // DVI1_SDP_PRSNT_STS                                   (0xB9A4)
    #define DVI1_AVI_PR_CTRL                                0x0F
    #define DVI1_AVI_YUV_CTRL                               0x30
    #define DVI1_AVI_YUV_CTRL_SHIFT                         4
    #define DVI1_AUTO_FIELDS_RSRV                           0xC0
    #define DVI1_AUTO_FIELDS_RSRV_SHIFT                     6

    // DVI1_SDP_MUTE_SRC_STATUS                             (0xB9A8)
    #define DVI1_IF_VS_PRSNT_STS                            BIT0
    #define DVI1_IF_AVI_PRSNT_STS                           BIT1
    #define DVI1_IF_SPD_PRSNT_STS                           BIT2
    #define DVI1_IF_AUDIO_PRSNT_STS                         BIT3
    #define DVI1_IF_MPEG_PRSNT_STS                          BIT4
    #define DVI1_ACP_PRSNT_STS                              BIT5
    #define DVI1_ISRC1_PRSNT_STS                            BIT6
    #define DVI1_ISRC2_PRSNT_STS                            BIT7
    #define DVI1_ACR_PRSNT_STS                              BIT8
    #define DVI1_IF_UNDEF_PRSNT_STS                         BIT9
    #define DVI1_GCP_PRSNT_STS                              BIT10
    #define DVI1_GMETA_PRSNT_STS                            BIT11
    #define DVI1_GCP_AVMUTE_SET_PRSNT_STS                   BIT14
    #define DVI1_GCP_AVMUTE_CLR_PRSNT_STS                   BIT15

    // DVI1_SDP_RSRV                                        (0xB9AC)
    #define DVI1_AV_MUTE_SRC_GCP                            BIT0
    #define DVI1_AV_MUTE_SRC_PACK_NOISE                     BIT1
    #define DVI1_AV_MUTE_SRC_HDCP_NO_AUTH                   BIT2
    #define DVI1_AV_MUTE_SRC_SOFT                           BIT3
    #define DVI1_AV_MUTE_SRC_RSRV                           0xF0
    #define DVI1_AV_MUTE_SRC_RSRV_SHIFT                     4
    #define DVI1_A_MUTE_SRC_AV_MUTE                         BIT8
    #define DVI1_A_MUTE_SRC_DVI                             BIT9
    #define DVI1_A_MUTE_SRC_STRM                            BIT10
    #define DVI1_A_MUTE_SRC_SOFT                            BIT11
    #define DVI1_A_MUTE_SRC_RSRV                            0xF000

    // DVI1_SDP_TST_CTRL                                    (0xB9C8)

    // DVI1_KEYHOST_CONTROL                                 (0xB9CC)

    // DVI1_KEYHOST_STATUS                                  (0xBB30)
    #define DVI1_KEYHOST_POWER_ON                           BIT0
    #define DVI1_KEYHOST_KEYS_LOADED                        BIT1
    #define DVI1_KEYHOST_CONTROL_RSRVA                      0x0C
    #define DVI1_KEYHOST_CONTROL_RSRVA_SHIFT                2
    #define DVI1_KEYHOST_RESET                              BIT4
    #define DVI1_KEYHOST_CONTROL_RSRVB                      0xE0
    #define DVI1_KEYHOST_CONTROL_RSRVB_SHIFT                5

    // DVI1_HDCP_CONTROL                                    (0xBB34)
    #define DVI1_KEYHOST_ACTIVE                             BIT0
    #define DVI1_KEYHOST_STATUS_RESRVA                      0x1E
    #define DVI1_KEYHOST_STATUS_RESRVA_SHIFT                1
    #define DVI1_KEYHOST_STATUS_RESRVB                      0xE0
    #define DVI1_KEYHOST_STATUS_RESRVB_SHIFT                5

    // DVI1_HDCP_ADDR                                       (0xBB40)
    #define DVI1_HDCP_EN                                    BIT0
    #define DVI1_HDCP_DECRYPT_EN                            BIT1
    #define DVI1_HDCP_BKSV_LOAD_EN                          BIT2
    #define DVI1_HDCP_LINKCHK_FNUM                          0x38
    #define DVI1_HDCP_LINKCHK_FNUM_SHIFT                    3
    #define DVI1_HDCP_TWS_IRQ_EN                            BIT6
    #define DVI1_HDCP_TEST_TWS_IRQ                          BIT7
    #define DVI1_HDCP_FORCE_ENC_DIS                         BIT8
    #define DVI1_HDCP_1_1_CAPABLE                           BIT9
    #define DVI1_HDCP_DVI1_CAPABLE                          BIT10
    #define DVI1_HDCP_FAST_REAUTHENT_EN                     BIT11
    #define DVI1_HDCP_ENC_SIGNALING                         0x3000
    #define DVI1_HDCP_AVMUTE_AUTO_EN                        BIT14
    #define DVI1_HDCP_AVMUTE_IGNORE                         BIT15
    #define DVI1_HDCP_FORCE_DVI1_MODE_R                     BIT16

    // DVI1_HDCP_WIN_MOD                                    (0xBB44)
    #define DVI1_HDCP_ADDR_VAL                              0x7F
    #define DVI1_HDCP_AKSVREAD_EN                           BIT7

    // DVI1_HDCP_BKSV_0                                     (0xBB48)
    #define DVI1_HDCP_WIN_ADJ                               0x0F
    #define DVI1_HDCP_WIN_ALG_SEL                           BIT4

    // DVI1_HDCP_BKSV_1                                     (0xBB4C)

    // DVI1_HDCP_STATUS                                     (0xBB50)

    // DVI1_HDCP_STATUS_EXT                                 (0xBB54)
    #define DVI1_HDCP_DEC_STATUS                            BIT0
    #define DVI1_HDCP_AUTHENTICATION                        BIT1
    #define DVI1_HDCP_DVI1_CTRL_STATUS                      0x3C
    #define DVI1_HDCP_DVI1_CTRL_STATUS_SHIFT                2
    #define DVI1_HDCP_EESS_STATUS                           BIT6
    #define DVI1_HDCP_1_1_STATUS                            BIT7
    #define DVI1_HDCP_KEYBUS_ACTIVE                         BIT8

    // DVI1_HDCP_TBL_IRQ_INDEX                              (0xBB58)
    #define DVI1_HDCP_RE_AUTHENTICATION                     BIT0
    #define DVI1_HDCP_I2C_IRQ_STATUS                        BIT1
    #define DVI1_HDCP_AVMUTE_IGNORED                        BIT2
    #define DVI1_HDCP_STATUS_EXT_RSRV                       BIT3

    // DVI1_HDCP_TBL_RD_INDEX                               (0xBB5C)
    #define DVI1_HDCP_TWS_IRQ_INDEX                         0x7F

    // DVI1_HDCP_TBL_RD_DATA                                (0xBB60)

    // DVI1_HDCP_UPSTREAM_CTRL                              (0xBB64)

    // DVI1_HDCP_UPSTREAM_STATUS                            (0xBB80)
    #define DVI1_HDCP_REPEATER                              BIT0
    #define DVI1_HDCP_DOWNSTREAM_FAIL                       BIT1
    #define DVI1_HDCP_DOWNSTREAM_READY                      BIT2
    #define DVI1_HDCP_KSV_LIST_READY                        BIT3
    #define DVI1_HDCP_KSV_FIFO_RESET                        BIT4
    #define DVI1_HDCP_UPSTREAM_CTRL_RSRV1                   0xE0
    #define DVI1_HDCP_UPSTREAM_CTRL_RSRV1_SHIFT             5
    #define DVI1_HDCP_STATE_UNAUTHENTICATED_IRQ_EN          BIT8
    #define DVI1_HDCP_STATE_WAIT_DWNSTRM_IRQ_EN             BIT9
    #define DVI1_HDCP_STATE_ASSMBL_KSV_LIST_IRQ_EN          BIT10
    #define DVI1_HDCP_TIMER_EXPIRED_IRQ_EN                  BIT11
    #define DVI1_HDCP_UPSTREAM_CTRL_RSRV2                   0xFFFFF000

    // DVI1_HDCP_BSTATUS                                    (0xBB84)
    #define DVI1_HDCP_STATE_UNAUTHENTICATED                 BIT0
    #define DVI1_HDCP_STATE_WAIT_DWNSTRM                    BIT1
    #define DVI1_HDCP_STATE_ASSMBL_KSV_LIST                 BIT2
    #define DVI1_HDCP_STATE_AUTHENTICATED                   BIT3
    #define DVI1_HDCP_STATE_RSRV1                           0xF0
    #define DVI1_HDCP_STATE_RSRV1_SHIFT                     4
    #define DVI1_HDCP_STATE_UNAUTHENTICATED_STS             BIT8
    #define DVI1_HDCP_STATE_WAIT_DWNSTRM_STS                BIT9
    #define DVI1_HDCP_STATE_ASSMBL_KSV_LIST_STS             BIT10
    #define DVI1_HDCP_TIMER_EXPIRED_STS                     BIT11
    #define DVI1_HDCP_STATE_RSRV2                           0xFFFFF000

    // DVI1_HDCP_TIMEOUT                                    (0xBB88)
    #define DVI1_HDCP_DEVICE_COUNT                          0x7F
    #define DVI1_HDCP_MAX_DEV_EXCEEDED                      BIT7
    #define DVI1_HDCP_DEPTH                                 0x0700
    #define DVI1_HDCP_MAX_CASCADE_EXCEEDED                  BIT11
    #define DVI1_HDCP_BSTATUS_RSRV                          0xFFFFF000

    // DVI1_HDCP_TIMEBASE                                   (0xBB8C)
    #define DVI1_HDCP_TIMEOUT_RSRV                          0xFFFFFFC0

    // DVI1_HDCP_V0_0                                       (0xBB90)

    // DVI1_HDCP_V0_1                                       (0xBB94)

    // DVI1_HDCP_V0_2                                       (0xBB98)

    // DVI1_HDCP_V0_3                                       (0xBB9C)

    // DVI1_HDCP_V0_4                                       (0xBBA0)

    // DVI1_HDCP_M0_0                                       (0xBBA4)

    // DVI1_HDCP_M0_1                                       (0xBBA8)

    // DVI1_HDCP_KSV_FIFO                                   (0xBBAC)

    // DVI1_HDCP_KSV_FIFO_CTRL                              (0xBBB0)

    // DVI1_HDCP_KSV_FIFO_STS                               (0xBBB4)
    #define DVI1_HDCP_KSV_FIFO_SCL_STRCH_EN                 BIT0
    #define DVI1_HDCP_KSV_FIFO_CTRL_RSRV1                   BIT1
    #define DVI1_HDCP_KSV_FIFO_NE_IRQ_EN                    BIT2
    #define DVI1_HDCP_KSV_FIFO_NF_IRQ_EN                    BIT3
    #define DVI1_HDCP_KSV_FIFO_AF_IRQ_EN                    BIT4
    #define DVI1_HDCP_KSV_FIFO_F_IRQ_EN                     BIT5
    #define DVI1_HDCP_KSV_FIFO_AE_IRQ_EN                    BIT6
    #define DVI1_HDCP_KSV_FIFO_E_IRQ_EN                     BIT7
    #define DVI1_HDCP_KSV_FIFO_CTRL_RSRV                    0xFFFFFF00

    // DVI1_INST_SOFT_RESETS                                (0xBBB8)
    #define DVI1_HDCP_KSV_FIFO_BUSY                         BIT0
    #define DVI1_HDCP_KSV_FIFO_ERROR                        BIT1
    #define DVI1_HDCP_KSV_FIFO_NE                           BIT2
    #define DVI1_HDCP_KSV_FIFO_NF                           BIT3
    #define DVI1_HDCP_KSV_FIFO_AF                           BIT4
    #define DVI1_HDCP_KSV_FIFO_F                            BIT5
    #define DVI1_HDCP_KSV_FIFO_AE                           BIT6
    #define DVI1_HDCP_KSV_FIFO_E                            BIT7
    #define DVI1_HDCP_KSV_FIFO_STS_RSRV                     0xFFFFFF00

    // DVI1_INST_HARD_RESETS                                (0xBC00)
    #define DVI1_IFM_RESET                                  BIT0
    #define DVI1_IMD_RESET                                  BIT1

    // DVI1_HOST_CONTROL                                    (0xBC04)
    #define DVI1_IFM_HARD_RESET                             BIT0
    #define DVI1_IMD_HARD_RESET                             BIT1

    // DVI1_AFR_CONTROL                                     (0xBC08)

    // DVI1_AFB_CONTROL                                     (0xBC0C)
    #define DVI1_AFR_DISP_IFM_ERR_EN                        BIT0
    #define DVI1_AFR_DISP_IBD_ERR_EN                        BIT1
    #define DVI1_AFR_DISP_CLK_ERR_EN                        BIT2
    #define DVI1_AFR_DISP_VID_MUTE_EN                       BIT3
    #define DVI1_AFR_DDDS_IFM_ERR_EN                        BIT4
    #define DVI1_AFR_DDDS_IBD_ERR_EN                        BIT5
    #define DVI1_AFR_DDDS_CLK_ERR_EN                        BIT6
    #define DVI1_AFR_DDDS_VID_MUTE_EN                       BIT7

    // DVI1_INPUT_IRQ_MASK                                  (0xBC10)
    #define DVI1_AFB_IFM_ERR_EN                             BIT0
    #define DVI1_AFB_IBD_ERR_EN                             BIT1
    #define DVI1_AFB_CLK_ERR_EN                             BIT2
    #define DVI1_AFB_VID_MUTE_EN                            BIT3

    // DVI1_INPUT_IRQ_STATUS                                (0xBC14)
    #define DVI1_INPUT_NO_HS_MASK                           BIT0
    #define DVI1_INPUT_NO_VS_MASK                           BIT1
    #define DVI1_INPUT_HS_PERIOD_ERR_MASK                   BIT2
    #define DVI1_INPUT_VS_PERIOD_ERR_MASK                   BIT3
    #define DVI1_INPUT_DE_CHANGE_MASK                       BIT4
    #define DVI1_INPUT_INTLC_ERR_MASK                       BIT5
    #define DVI1_INPUT_ACTIVE_MASK                          BIT6
    #define DVI1_INPUT_BLANK_MASK                           BIT7
    #define DVI1_INPUT_LINEFLAG_MASK                        BIT8
    #define DVI1_INPUT_VS_MASK                              BIT9
    #define DVI1_INPUT_AFR_DETECT_MASK                      BIT10
    #define DVI1_ANA_LCLK_LOST_MASK                         BIT11
    #define DVI1_TEST_IRQ_MASK                              BIT12
    #define DVI1_OVR_LCLK_LOST_MASK                         BIT13
    #define DVI1_VDDS_OPEN_LOOP_MASK                        BIT14

    // DVI1_TEST_IRQ                                        (0xBC18)
    #define DVI1_INPUT_NO_HS                                BIT0
    #define DVI1_INPUT_NO_VS                                BIT1
    #define DVI1_INPUT_HS_PERIOD_ERR                        BIT2
    #define DVI1_INPUT_VS_PERIOD_ERR                        BIT3
    #define DVI1_INPUT_DE_CHANGE                            BIT4
    #define DVI1_INPUT_INTLC_ERR                            BIT5
    #define DVI1_INPUT_VACTIVE                              BIT6
    #define DVI1_INPUT_VBLANK                               BIT7
    #define DVI1_INPUT_LINEFLAG                             BIT8
    #define DVI1_INPUT_VS                                   BIT9
    #define DVI1_INPUT_AFR_DETECT                           BIT10
    #define DVI1_ANA_LCLK_LOST                              BIT11
    #define DVI1_OVR_LCLK_LOST                              BIT13
    #define DVI1_VDDS_OPEN_LOOP                             BIT14

    // INSTRU_CLOCK_CONFIG                                  (0xBC1C)
    #define DVI1_GENERATE_TEST_IRQ                          BIT0

    // DVI1_IFM_CLK_CONTROL                                 (0xBC20)

    // DVI1_INSTRUMENT_POLARITY_CONTROL                     (0xBC24)
    #define DVI1_IFM_CLK_DISABLE                            BIT0

    // DVI1_IFM_CTRL                                        (0xBC28)
    #define DVI1_VS_POL                                     BIT0
    #define DVI1_HS_POL                                     BIT1
    #define DVI1_DV_POL                                     BIT2

    // DVI1_IFM_WATCHDOG                                    (0xBC60)
    #define DVI1_IFM_EN                                     BIT0
    #define DVI1_IFM_MEASEN                                 BIT1
    #define DVI1_IFM_HOFFSETEN                              BIT2
    #define DVI1_IFM_FIELD_SEL                              BIT3
    #define DVI1_IFM_FIELD_EN                               BIT4
    #define DVI1_IFM_INT_ODD_EN                             BIT5
    #define DVI1_IFM_SPACE_SEL                              BIT6
    #define DVI1_IFM_ODD_INV                                BIT7
    #define DVI1_IFM_FIELD_DETECT_MOD                       BIT8
    #define DVI1_IFM_FREERUN_ODD                            BIT11
    #define DVI1_IFM_SOURCE_SEL                             0x3000
    #define DVI1_WD_H_POLARITY                              BIT14
    #define DVI1_WD_V_POLARITY                              BIT15

    // DVI1_IFM_HLINE                                       (0xBC64)
    #define DVI1_IFM_H_WATCHDOG                             0xFF
    #define DVI1_IFM_V_WATCHDOG                             0x3F00

    // DVI1_IFM_CHANGE                                      (0xBC68)

    // DVI1_IFM_HS_PERIOD                                   (0xBC6C)
    #define DVI1_IFM_H_CHG_THRESH                           0x07
    #define DVI1_IFM_V_CHG_THRESH                           0x38
    #define DVI1_IFM_V_CHG_THRESH_SHIFT                     3
    #define SPARE_DVI1_IFM_CHANGE                           0xC0
    #define SPARE_DVI1_IFM_CHANGE_SHIFT                     6
    #define DVI1_IFM_LOWER_ODD                              0x0F00
    #define DVI1_IFM_UPPER_ODD                              0xF000

    // DVI1_IFM_HS_PULSE                                    (0xBC70)

    // DVI1_IFM_VS_PERIOD                                   (0xBC74)

    // DVI1_IFM_VS_PULSE                                    (0xBC78)

    // DVI1_IFM_SPACE                                       (0xBC7C)

    // DVI1_INPUT_CONTROL                                   (0xBC80)
    #define DVI1_IFM_CSYNC_TO_SAMPLE_SPACE                  0x0F
    #define DVI1_IFM_SAMPLE_TO_CSYNC_SPACE                  0xF0
    #define DVI1_IFM_SAMPLE_TO_CSYNC_SPACE_SHIFT            4

    // DVI1_INPUT_HS_DELAY                                  (0xBCB0)

    // DVI1_INPUT_VS_DELAY                                  (0xBCB4)
    #define DVI1_INPUT_HDELAY                               0xFFFF

    // DVI1_INPUT_H_ACT_START                               (0xBCB8)
    #define DVI1_INPUT_VDELAY                               0xFFFF

    // DVI1_INPUT_H_ACT_WIDTH                               (0xBCBC)
    #define DVI1_INPUT_H_ACTIV_START                        0xFFFF

    // DVI1_INPUT_V_ACT_START_ODD                           (0xBCC0)
    #define DVI1_INPUT_H_ACTIV_WIDTH                        0xFFFF

    // DVI1_INPUT_V_ACT_START_EVEN                          (0xBCC4)
    #define DVI1_INPUT_V_ACTIV_START_ODD                    0xFFFF

    // DVI1_INPUT_V_ACT_LENGTH                              (0xBCC8)
    #define DVI1_INPUT_V_ACTIV_START_EVEN                   0xFFFF

    // DVI1_INPUT_FREEZE_VIDEO                              (0xBCCC)
    #define DVI1_INPUT_V_ACTIV_LENGTH                       0xFFFF

    // DVI1_INPUT_FLAGLINE                                  (0xBCD0)
    #define DVI1_INPUT_FREEZE                               BIT0

    // DVI1_INPUT_VLOCK_EVENT                               (0xBCD4)

    // DVI1_INPUT_FRAME_RESET_LINE                          (0xBCD8)

    // DVI1_INPUT_RFF_READY_LINE                            (0xBCDC)

    // DVI1_INPUT_HMEASURE_START                            (0xBCE0)

    // DVI1_INPUT_HMEASURE_WIDTH                            (0xBCE4)

    // DVI1_INPUT_VMEASURE_START                            (0xBCE8)

    // DVI1_INPUT_VMEASURE_LENGTH                           (0xBCEC)

    // DVI1_INPUT_IBD_CONTROL                               (0xBCF0)

    // DVI1_INPUT_IBD_HTOTAL                                (0xBCF4)
    #define DVI1_INPUT_MEASURE_DE_nDATA                     BIT0
    #define DVI1_INPUT_IBD_MEASWINDOW_EN                    BIT1
    #define DVI1_INPUT_IBD_RGB_SEL                          0x0C
    #define DVI1_INPUT_IBD_RGB_SEL_SHIFT                    2
    #define DVI1_INPUT_DET_THOLD_SEL                        0xF0
    #define DVI1_INPUT_DET_THOLD_SEL_SHIFT                  4
    #define DVI1_INPUT_IBD_EN                               BIT8
    #define DVI1_INPUT_IBD_CHG_THRESH                       0x0600

    // DVI1_INPUT_IBD_VTOTAL                                (0xBCF8)

    // DVI1_INPUT_IBD_HSTART                                (0xBCFC)

    // DVI1_INPUT_IBD_HWIDTH                                (0xBD00)

    // DVI1_INPUT_IBD_VSTART                                (0xBD04)

    // DVI1_INPUT_IBD_VLENGTH                               (0xBD08)

    // DVI1_INPUT_PIXGRAB_H                                 (0xBD0C)

    // DVI1_INPUT_PIXGRAB_V                                 (0xBD10)
    #define DVI1_INPUT_H_PGRAB                              0xFFFF

    // DVI1_INPUT_PIXGRAB_RED                               (0xBD14)
    #define DVI1_INPUT_V_PGRAB                              0xFFFF

    // DVI1_INPUT_PIXGRAB_GRN                               (0xBD18)

    // DVI1_INPUT_PIXGRAB_BLU                               (0xBD1C)

    // PU_CONFIG                                            (0xBD20)

    // DVI1_CRC_CTRL                                        (0xBD40)

    // DVI1_CRC_ERR_STATUS                                  (0xBD44)

    // DVI1_CRC_RED                                         (0xBD48)
    #define DVI1_MEM_BBAD                                   0x03C0
    #define DVI1_MEM_BEND                                   0x3C00

    // DVI1_CRC_GREEN                                       (0xBD4C)

    // DVI1_CRC_BLUE                                        (0xBD50)

    // PU_DEBUG_TEST_CTRL                                   (0xBD54)

    // PU_SPARE_REG                                         (0xBD58)

    // DVI1_HDCP_CTRL                                       (0xBD5C)

    // DUAL_DVI1_CTRL                                       (0xBD60)
    #define DVI1_RX_HDCP_EXT_SYNC_                          BIT0
    #define DVI1_RX_HDCP_EXT_CTRL_S                         BIT1

    // DUAL_DVI1_IRQ_AFR_AFB_STATUS                         (0xBD64)
    #define DUAL_DVI1_OUTPUT_EN                             BIT0
    #define DUAL_DVI1_PIX_CLK_SEL                           BIT1
    #define DUAL_DVI1_CTRL_SEL                              BIT2
    #define DUAL_DVI1_DUAL_TO_SINGL                         BIT3
    #define DUAL_DVI1_DATA_PRI_SEC_                         BIT4
    #define DUAL_DVI1_FIFO_SOFT_RES                         BIT5
    #define DUAL_DVI1_MAN_PRI_SEC_D                         BIT6
    #define DUAL_DVI1_MAN_SEC_PRI_D                         0x0C00
    #define DUAL_DVI1_RSRV                                  0xF000

    // DUAL_DVI1_AUTO_DELAY_STATUS                          (0xBD68)
    #define DUAL_DVI1_PRI_RX_CORE_I                         BIT0
    #define DUAL_DVI1_PRI_RX_PHY_IR                         BIT1
    #define DUAL_DVI1_PRI_RX_IFM_IRQ                        BIT2
    #define DUAL_DVI1_PRI_RX_ AFB                           BIT3
    #define DUAL_DVI1_PRI_RX_DDDS_A                         BIT4
    #define DUAL_DVI1_PRI_RX_DTG_AF                         BIT5
    #define DUAL_DVI1_SEC_RX_CORE_I                         BIT6
    #define DUAL_DVI1_SEC_RX_PHY_IR                         BIT7
    #define DUAL_DVI1_SEC_RX_IFM_IR                         BIT8
    #define DUAL_DVI1_SEC_RX_ AFB                           BIT9
    #define DUAL_DVI1_SEC_RX_DDDS_                          BIT10
    #define DUAL_DVI1_SEC_RX_DTG_A                          BIT11

    // DUAL_DVI1_DBG_CTRL                                   (0xBD6C)
    #define DUAL_DVI1_AUTO_PRI_DE_P                         0x03
    #define DUAL_DVI1_AUTO_SEC_DE_                          0x0C
    #define DUAL_DVI1_AUTO_SEC_DE__SHIFT                    2

    // AIP_CSYNC_CONTROL                                    (0xBD70)
    #define DUAL_DVI1_TST_BUS_SEL                           0x07

    // AIP_CSYNC_CONTROL2                                   (0x9700)
    #define AIP_CSYNC_EN                                    BIT0
    #define AIP_SOG_EN                                      BIT1
    #define AIP_CSYNC_SAMPLE                                0x0C
    #define AIP_CSYNC_SAMPLE_SHIFT                          2
    #define AIP_HSREGEN_SLOW_LOCK                           BIT4
    #define AIP_CSYNC_VS_MASK_EN                            BIT5
    #define AIP_HSRAW_DIS                                   BIT6
    #define AIP_IFM_HSYNC_SEL                               BIT7
    #define AIP_CSYNC_INV                                   BIT8
    #define AIP_AND_OR_CSYNC_EN                             BIT9
    #define AIP_HS_MASK_TYPE                                BIT10
    #define AIP_CLAMP_ENABLE                                BIT11
    #define AIP_H_CLAMP_TRIGGER                             BIT12
    #define AIP_COAST_ENABLE                                BIT13
    #define AIP_SOG_SEL                                     0xC000

    // AIP_GLITCH_FILT_THRESH                               (0x9702)
    #define AIP_VS_PULSE_STRETCH                            BIT0
    #define AIP_VS_PULSE_THRESH                             BIT1
    #define AIP_VS_PULSE_STRETCH_MODE                       BIT2

    // AIP_MISC_CTRL                                        (0x9704)
    #define AIP_CSYNC_FILTER_THRESH                         0x0FFF

    // AIP_HS_MASK                                          (0x9706)
    #define AIP_CSYNC_STRETCH_MODE                          BIT5

    // AIP_COAST_START                                      (0x9708)
    #define AIP_HS_MASK_END                                 0x0FFF

    // AIP_COAST_END                                        (0x970A)

    // AIP_H_CLAMP_START                                    (0x970C)

    // AIP_H_CLAMP_END                                      (0x970E)
    #define AIP_H_CLAMPSTART                                0x0FFF

    // AIP_V_CLAMPSTART                                     (0x9710)
    #define AIP_H_CLAMPEND                                  0x0FFF

    // AIP_V_CLAMPEND                                       (0x9712)

    // AIP_SYNC_TIP_CTRL                                    (0x9714)

    // AIP_CSYNC_CONTROL3                                   (0x9716)
    #define AIP_TIP_CLAMP_END                               0xFF
    #define AIP_TIP_CLAMP_TIMEOUT                           0xFF00

    // AIP_AOC_H_CLAMP_START                                (0x9718)
    #define AIP_CLAMP_ROLLOVER_DIS                          BIT0
    #define AIP_BP_USE_ST_TIMEOUT                           BIT1
    #define AIP_USE_RAW_CSYNC                               BIT2
    #define AIP_SDDS_HS_INV                                 BIT3
    #define AIP_SMALL_CLAMP_EN                              BIT4
    #define AIP_SMALL_CLAMP_WIDTH                           BIT5
    #define AIP_SPARE                                       0xC000

    // AIP_AOC_H_CLAMP_WIDTH                                (0x971C)
    #define AIP_AOC_H_CLAMPSTART                             0x0FFF

    // AIP_AOC_V_CLAMPSTART                                 (0x971E)
    #define AIP_AOC_H_CLAMPEND                               0x0FFF

    // AIP_AOC_V_CLAMPEND                                   (0x9720)
    #define AIP_AOC_V_CLAMPSTAR                             0x07FF

    // AIP_HD_GFX_BUS_SWAP                                  (0x9722)

    // AIP_STG_VTOTAL                                       (0x9724)

    // AFEDIG_CTRL0                                         (0x9726)
    #define AIP_STG_VTOT                                    0x07FF
    #define AIP_STG_HS_STRETCH                              0x3000

    // AFEDIG_CTRL1                                         (0x973A)
    #define QBENABLE                                        BIT0
    #define HBENABLE                                        BIT1
    #define GP_HDPATH                                       0xE0
    #define GP_HDPATH_SHIFT                                 5

    // AFEDIG_FILTER_CTRL                                   (0x973C)
    #define CDAC_LOOP_OVRR_A                                BIT4
    #define CDAC_LOOP_OVRR_B                                BIT5
    #define CDAC_LOOP_OVRR_C                                BIT6
    #define VBLNK_CLAMPDIS                                  BIT7

    // AFE_HDCLMP_CTRL                                      (0x973E)
    #define GRAPHICS_PATH_MUX_SEL                           0x0C
    #define GRAPHICS_PATH_MUX_SEL_SHIFT                     2
    #define LPF_AVG_EN                                      BIT4
    #define HB1DEC_AVG_EN                                   BIT5
    #define HB2DEC_AVG_EN                                   BIT6
    #define MED_BYPASS                                      BIT7

    // AFE_HDCLMP_IGAIN                                     (0x9740)
    #define HD_CLAMP_LUMA_CHL_SEL                           0x03
    #define HD_CLAMP_PULSE_WIDTH                            0x0C
    #define HD_CLAMP_PULSE_WIDTH_SHIFT                      2
    #define HD_CLAMP_EN                                     BIT4
    #define HD_CLAMP_ERR_GAIN                               0x60
    #define HD_CLAMP_ERR_GAIN_SHIFT                         5
    #define HD_CLAMP_PULSE_MODE                             BIT7
    #define HD_CLAMP_REF_SEL                                BIT8

    // AFE_HDCLMP_RCGAIN                                    (0x9742)
    #define HD_CLAMP_IGAIN_Y                                0x0F
    #define HD_CLAMP_IGAIN_C                                0xF0
    #define HD_CLAMP_IGAIN_C_SHIFT                          4

    // AFE_HDCLMP_DGAIN                                     (0x9744)
    #define HD_CLAMP_RCGAIN_Y                               0x07
    #define HD_CLAMP_VIDEO_GAIN                             BIT3
    #define HD_CLAMP_RCGAIN_C                               0x70
    #define HD_CLAMP_RCGAIN_C_SHIFT                         4
    #define ZERO_CODE_MASK                                  BIT7

    // AFE_HDCLMP_LVL_Y                                     (0x9746)
    #define HD_CLAMP_DGAIN_Y                                0x0F
    #define HD_CLAMP_DGAIN_C                                0xF0
    #define HD_CLAMP_DGAIN_C_SHIFT                          4

    // AFE_HDCLMP_LVL_C                                     (0x9748)
    #define HD_CLAMP_LVL_Y                                  0x03FF

    // AFE_HDCLMP_ERR_LMT_HI                                (0x974A)
    #define HD_CLAMP_LVL_C                                  0x03FF

    // AFE_HDCLMP_ERR_LMT_LO                                (0x974C)
    #define CLAMP_ERR_LMT_HI                                0xFF

    // AFE_HDCLMP_FILT_BYPASS                               (0x974E)
    #define CLAMP_ERR_LMT_LO                                0xFF

    // TEST_CLAMP_DATA_0                                    (0x9750)
    #define MEDIAN_FILT_BYPASS_1                            BIT0
    #define MEDIAN_FILT_BYPASS_2                            BIT1
    #define MEDIAN_FILT_BYPASS_3                            BIT2
    #define LPF_BYPASS_1                                    BIT3
    #define LPF_BYPASS_2                                    BIT4
    #define LPF_BYPASS_3                                    BIT5

    // TEST_CLAMP_DATA_1                                    (0x9752)
    #define TEST_CLAMP_DATA_A                               0xFF
    #define TEST_CLAMP_DATA_B                               0xFF00

    // AOC_CTRL0                                            (0x9754)
    #define TEST_CLAMP_DATA_C                               0xFF
    #define SPARE_TEST_ADC                                  0xFF00

    // AOC_CTRL1                                            (0x9770)
    #define AOC_ENABLE                                      BIT0
    #define AOC_DONT_UPDATE                                 BIT1
    #define AOC_SAMPLE_PER_AVERAGE                          0x0C
    #define AOC_SAMPLE_PER_AVERAGE_SHIFT                    2
    #define AOC_OFFSET2_DELTA                               0xF0
    #define AOC_OFFSET2_DELTA_SHIFT                         4

    // AOC_SAMPLE_PER_LINE                                  (0x9772)
    #define AOC_WAIT_LENGTH                                 0x07
    #define AOC_OFFSET1_DELTA                               0x38
    #define AOC_OFFSET1_DELTA_SHIFT                         3
    #define AOC_UPDATE_MODE_LSB                             0xC0
    #define AOC_UPDATE_MODE_LSB_SHIFT                       6

    // AOC_RESERVE                                          (0x9774)

    // AOC_RGB_CTRL                                         (0x9776)
    #define AOC_REFERENCE                                   0x0F
    #define AOC_LOCK_A                                      BIT4
    #define AOC_LOCK_B                                      BIT5
    #define AOC_LOCK_C                                      BIT6
    #define AOC_UPDATE_MODE_MSB                             BIT7

    // AOC_RESULT_A_OFFSET1                                 (0x9778)
    #define ADC_GY_PBPR_R                                   BIT0
    #define ADC_GY_PBPR_G                                   BIT1
    #define ADC_GY_PBPR_B                                   BIT2
    #define ADC_ENABLE_AOC_R                                BIT4
    #define ADC_ENABLE_AOC_G                                BIT5
    #define ADC_ENABLE_AOC_B                                BIT6

    // AOC_RESULT_B_OFFSET1                                 (0x977A)

    // AOC_RESULT_C_OFFSET1                                 (0x977C)

    // AOC_RESULT_A_OFFSET2                                 (0x977E)

    // AOC_RESULT_B_OFFSET2                                 (0x9780)

    // AOC_RESULT_C_OFFSET2                                 (0x9782)

    // VIDEO_CLAMP_CONTROL_1                                (0x9784)

    // AFE_HCLAMP_CTRL0                                     (0x978A)
    #define CLAMP_MODE_A                                    0x03
    #define CLAMP_MODE_B                                    0x0C
    #define CLAMP_MODE_B_SHIFT                              2
    #define CLAMP_MODE_C                                    0x30
    #define CLAMP_MODE_C_SHIFT                              4

    // AFE_HCLAMP_CTRL1                                     (0x978C)
    #define HC_EN_A                                         0x03
    #define HC_EN_B                                         0x0C
    #define HC_EN_B_SHIFT                                   2
    #define HC_EN_C                                         0x30
    #define HC_EN_C_SHIFT                                   4
    #define HC_EN_AN                                        0x0300
    #define HC_EN_BN                                        0x0C00
    #define HC_EN_CN                                        0x3000

    // AFE_PULLUP_CTRL                                      (0x978E)
    #define HC_EN_GB                                        0x03
    #define HC_EN_GB_SHIFT                                  0
    #define HC_EN_GG                                        0x0C
    #define HC_EN_GG_SHIFT                                  2
    #define HC_EN_GR                                        0x30
    #define HC_EN_GR_SHIFT                                  4
    #define HC_EN_GBN                                       0x0300
    #define HC_EN_GGN                                       0x0C00
    #define HC_EN_GRN                                       0x3000

    // AFE_CLAMP_POLARITY                                   (0x9790)
    #define PU_A                                            BIT0
    #define PU_B                                            BIT1
    #define PU_C                                            BIT2
    #define PU_AHS                                          BIT3
    #define PU_BHS                                          BIT4
    #define PU_CHS                                          BIT5

    // AFE_DAC_CTRL1                                        (0x9792)
    #define CLAMP_POLARITY_A                                BIT0
    #define CLAMP_POLARITY_B                                BIT1
    #define CLAMP_POLARITY_C                                BIT2
    #define CLAMPDAC_BIT7_INV_A                             BIT4
    #define CLAMPDAC_BIT7_INV_B                             BIT5
    #define CLAMPDAC_BIT7_INV_C                             BIT6

    // AFE_CLAMP_DAC_RANGE                                  (0x9794)
    #define EN_CLAMPDAC_A                                   BIT0
    #define EN_CLAMPDAC_B                                   BIT1
    #define EN_CLAMPDAC_C                                   BIT2

    // ADC_MISC_CTRL0                                       (0x9796)
    #define FS_CLMPDAC_A                                    0x03
    #define FS_CLMPDAC_A_SHIFT                              0
    #define FS_CLMPDAC_B                                    0x0C
    #define FS_CLMPDAC_B_SHIFT                              2
    #define FS_CLMPDAC_C                                    0x30
    #define FS_CLMPDAC_C_SHIFT                              4
    #define LO_ICLAMP                                       BIT6

    // ADC_CONTROL0                                         (0x9798)
    #define NPC_ENABLE_A                                    BIT0
    #define NPC_ENABLE_B                                    BIT1
    #define NPC_ENABLE_C                                    BIT2
    #define SEL_NPCLEVEL                                    0x18
    #define SEL_NPCLEVEL_SHIFT                              3

    // ADC_CONTROL1                                         (0x979A)
    #define HISP_EN                                         BIT0
    #define PD_ADC_A                                        BIT1
    #define PD_ADC_B                                        BIT2
    #define PD_ADC_C                                        BIT3
    #define INST_AUTO_CH_SEL                                0x70
    #define INST_AUTO_CH_SEL_SHIFT                          4
    #define ADC_OUT_CLK_INV                                 BIT7
    #define AIP_EN_8BIT                                     BIT8
    #define AFE_LPM_PD_EN                                   BIT9
    #define LPM_IBIAS                                       0x1C00
    #define FS_ADJ                                          0x6000

    // ADC_A_OFFSET2                                        (0x979C)
    #define COMPONENT_VIDEO                                 BIT7

    // ADC_A_OFFSET1                                        (0x979E)
    #define A_OFFSET_2                                      0x01FF

    // ADC_A_GAIN_0                                         (0x97A0)
    #define A_OFFSET_1                                      0x7F

    // ADC_B_OFFSET2                                        (0x97A2)
    #define A_GAIN                                          0xFF

    // ADC_B_OFFSET1                                        (0x97A4)
    #define B_OFFSET_2                                      0x01FF

    // ADC_B_GAIN_0                                         (0x97A6)
    #define B_OFFSET_1                                      0x7F

    // ADC_C_OFFSET2                                        (0x97A8)
    #define B_GAIN                                          0xFF

    // ADC_C_OFFSET1                                        (0x97AA)
    #define C_OFFSET_2                                      0x01FF

    // ADC_C_GAIN_0                                         (0x97AC)
    #define C_OFFSET_1                                      0x7F

    // AFE_THA_CTRL_0                                       (0x97AE)
    #define C_GAIN                                          0xFF

    // AFE_THA_CTRL_1                                       (0x97B0)
    #define HI_GAIN_A                                       BIT0
    #define HI_GAIN_B                                       BIT1
    #define HI_GAIN_C                                       BIT2
    #define SH_BW_ABC                                       0xF0
    #define SH_BW_ABC_SHIFT                                 4
    #define FGAIN_2X_A                                      BIT8
    #define FGAIN_2X_B                                      BIT9
    #define FGAIN_2X_C                                      BIT10

    // ADC_THA_CTRL_3                                       (0x97B2)
    #define SEL_VREF_INP_OV_A                               BIT0
    #define SEL_VREF_INP_OV_B                               BIT1
    #define SEL_VREF_INP_OV_C                               BIT2
    #define GAIN_RESO_2X_A                                  BIT4
    #define GAIN_RESO_2X_B                                  BIT5
    #define GAIN_RESO_2X_C                                  BIT6
    #define SH_OP_BW_A                                      BIT8
    #define SH_OP_BW_B                                      BIT9
    #define SH_OP_BW_C                                      BIT10

    // ADC_FAS0                                             (0x97B4)
    #define SEL_VOUT_OV_A                                   BIT0
    #define SEL_VOUT_OV_B                                   BIT1
    #define SEL_VOUT_OV_C                                   BIT2
    #define DIS_OUTCLAMP_A                                  BIT3
    #define DIS_OUTCLAMP_B                                  BIT4
    #define DIS_OUTCLAMP_C                                  BIT5
    #define DIS_INCLAMP_A                                   BIT6
    #define DIS_INCLAMP_B                                   BIT7
    #define DIS_INCLAMP_C                                   BIT8
    #define TEST_SH_PCLAMP_A                                BIT9
    #define TEST_SH_PCLAMP_B                                BIT10
    #define TEST_SH_PCLAMP_C                                BIT11
    #define TEST_SH_NCLAMP_A                                BIT12
    #define TEST_SH_NCLAMP_B                                BIT13
    #define TEST_SH_NCLAMP_C                                BIT14

    // ADC_FAS1                                             (0x97B6)
    #define ADC_REFADJ                                      0x03
    #define LOCK_CMP                                        BIT3
    #define PDLL                                            0xC0
    #define PDLL_SHIFT                                      6
    #define DIS_ZS2_A                                       BIT8
    #define DIS_ZS2_B                                       BIT9
    #define DIS_ZS2_C                                       BIT10

    // ADC_TEST0                                            (0x97B8)
    #define VBG_IB                                          BIT4
    #define I_CMP                                           BIT5
    #define DIS_DERC                                        BIT7

    // ADC_TEST1_0                                          (0x97BA)
    #define XPRE                                            BIT3
    #define XNOL                                            BIT4
    #define ADC_TEST_CTRL                                   BIT7
    #define AIP_ADC_FRCMODE                                 BIT8
    #define EN_ADC_IN_EXT_A                                 BIT9
    #define EN_ADC_IN_EXT_B                                 BIT10
    #define EN_ADC_IN_EXT_C                                 BIT11

    // ADC_TEST1_1                                          (0x97BC)
    #define I_BIAS                                          0x03
    #define RST_DLL                                         BIT5
    #define ADC_I_DLL                                       BIT9
    #define ADC_EN_BS                                       BIT10
    #define SEL_BIAS_CORE                                   BIT11
    #define SH_IBIAS_A                                      0x3000
    #define SH_IBIAS_B                                      0xC000

    // ADC_TEST_SPARE1                                      (0x97BE)
    #define SH_IBIAS_C                                      0x03
    #define SH_INCM_ADJ_A                                   0x30
    #define SH_INCM_ADJ_A_SHIFT                             4
    #define SH_INCM_ADJ_B                                   0xC0
    #define SH_INCM_ADJ_B_SHIFT                             6
    #define SH_INCM_ADJ_C                                   0x0300
    #define SH_OUT_SEL_A                                    BIT12
    #define SH_OUT_SEL_B                                    BIT13
    #define SH_OUT_SEL_C                                    BIT14

    // ADC_TEST_SPARE2                                      (0x97C0)
    #define SPARE_A                                         0xFFFF

    // ADC_TEST_SPARE3                                      (0x97C2)
    #define SPARE_B                                         0xFFFF

    // ADC_TESTDAC0                                         (0x97C4)
    #define SPARE_C                                         0xFFFF

    // ADC_TESTDAC1                                         (0x97C6)
    #define A_ST                                            BIT0
    #define B_ST                                            BIT1
    #define C_ST                                            BIT2
    #define RST_DAC1                                        BIT3
    #define I_RA                                            BIT4
    #define EN_DE_ADC                                       BIT5
    #define ADC_DAC_DATA_SE                                 BIT7
    #define SLRMP                                           BIT8
    #define STDAC                                           BIT9
    #define STRAMP                                          BIT10
    #define EN_VCLPTEST_A                                   BIT11
    #define EN_VCLPTEST_B                                   BIT12
    #define EN_VCLPTEST_C                                   BIT13

    // ANALOG_TESTMUX                                       (0x97C8)
    #define DAC_ST                                          0xFF

    // AIP_FORCE_MT                                         (0x97CA)
    #define ANA_TESTMUX_SEL                                 0x1F
    #define IB_SEL                                          BIT5
    #define ANA_TESTMUX_EN                                  BIT7

    // AFE_ANALOG_CTRL1                                     (0x97CC)
    #define AIP_FORCE_MAT                                   0x0F
    #define AIP_FORCE_CMP                                   BIT12

    // ADC_BG_STATUS                                        (0x97CE)
    #define AIP_EN_BG_TRM                                   BIT4
    #define AIP_BG_OS_TRM                                   0x03E0
    #define AIP_PD_BGCAL                                    BIT10
    #define AIP_EN_MAN_BGTRM                                BIT11
    #define SPARE_AIP_ANALOG                                0xF000

    // AIP_TRIM1                                            (0x97D0)
    #define ADC_BG_CAL                                      0x1F
    #define BG_CAL_DONE                                     BIT5

    // AIP_ADC_PHASE                                        (0x97D2)
    #define AIP_RA1_GTRMODE                                 0x03
    #define AIP_RA1_GTR_A                                   0xC0
    #define AIP_RA1_GTR_A_SHIFT                             6
    #define AIP_RA1_GTR_B                                   0x0300
    #define AIP_RA1_GTR_C                                   0x0C00

    // ADC_DATA_SEL                                         (0x97D4)
    #define AIP_A_PH                                        0x07
    #define AIP_B_PH                                        0x38
    #define AIP_B_PH_SHIFT                                  3
    #define AIP_C_PH                                        0x01C0

    // ADC_DATA                                             (0x97D6)
    #define ADC_DAT_SEL                                     0x03
    #define ADC_DATA_LOCK                                   BIT2

    // ADC_FLAGS_0                                          (0x97D8)
    #define ADC_TEST_RD                                     0x03FF

    // ADC_FLAGS_1                                          (0x97DA)
    #define A_OVFL                                          BIT0
    #define A_UNDFL                                         BIT1
    #define B_OVFL                                          BIT2
    #define B_UNDFL                                         BIT3
    #define C_OVFL                                          BIT4
    #define C_UNDFL                                         BIT5
    #define AOUT_LAST                                       0x0F00
    #define BOUT_LAST                                       0xF000

    // ASE_CONTROL                                          (0x97DC)
    #define COUT_LAST                                       0x0F

    // ASE_CONTROL_HS                                       (0x97DE)
    #define EN_ST_ASE                                       BIT0
    #define SEL_ASE_RET                                     BIT1
    #define SEL_ASE_HS_RET                                  BIT2
    #define ASE_SEL                                         BIT3
    #define EN_BP_ASE                                       BIT4
    #define EN_ASEG_FIL                                     BIT5
    #define ASEG_FIL_SEL                                    0xC0
    #define ASEG_FIL_SEL_SHIFT                              6
    #define SENS_ST_ASE                                     0x0E00
    #define SENS_BP_ASE                                     0xE000

    // AIP_SPARE_00                                         (0x97E0)
    #define EN_ST_ASE_HS                                    BIT0
    #define ASE_SEL_HS                                      BIT3
    #define EN_BP_ASE_HS                                    BIT4
    #define AIP_EN_ASEG_FIL_HS                              BIT5
    #define ASEG_FIL_SEL_HS                                 0xC0
    #define ASEG_FIL_SEL_HS_SHIFT                           6
    #define SENS_ST_ASE_HS                                  0x0E00
    #define SENS_BP_ASE_HS                                  0xE000

    // AIP_SPARE_01                                         (0x97E2)

    // AIP_SPARE_02                                         (0x97E4)

    // AIP_SPARE_03                                         (0x97E6)

    // AIP_SPARE_04                                         (0x97E8)

    // AIP_SPARE_05                                         (0x97EA)

    // AIP_SPARE_06                                         (0x97EC)

    // AIP_SPARE_07                                         (0x97EE)

    // AIP_SPARE_08                                         (0x97F0)

    // AIP_SPARE_09                                         (0x97F2)

    // AIP_SPARE_10                                         (0x97F4)

    // AIP_SPARE_11                                         (0x97F6)

    // AIP_SPARE_12                                         (0x97F8)

    // AIP_SPARE_13                                         (0x97FA)

    // AIP_SPARE_14                                         (0x97FC)

    // DIP_CONFIG_CTRL                                      (0x97FE)

    // DIP_MAIN_CTRL                                        (0xCAE0)
    #define DIP_PORTA_IFM_HS_SEL                            BIT6
    #define DIP_ODD_EN                                      BIT7

    // DIP_MAIN_CTRL2                                       (0xCAE2)
    #define DIP_MAIN_INPUT_SEL                              0x0180
    #define DIP_MAIN_HS_OFFSET                              0x0600
    #define DIP_MAIN_IP_HS_INV                              BIT11
    #define DIP_MAIN_CLK_INV                                BIT12
    #define DIP_MAIN_VBI_CAP_EN                             BIT13
    #define DIP_MAIN_VBI_EXT_DV_EN                          BIT14

    // DIP_MAIN_MAP0                                        (0xCAE4)
    #define MAIN_DDR_TTL_EN                                 BIT1
    #define MAIN_DDR_PHASE_SEL                              BIT3

    // DIP_MAIN_MAP1                                        (0xCAE6)
    #define MAIN_656_V_R0                                   0x3F
    #define MAIN_656_V_R1                                   0x0FC0
    #define MAIN_656_V_R2LO                                 0xF000

    // DIP_MAIN_MAP2                                        (0xCAE8)
    #define MAIN_656_V_R2HI                                 0x03
    #define MAIN_656_V_R3                                   0xFC
    #define MAIN_656_V_R3_SHIFT                             2
    #define MAIN_656_V_R4                                   0x3F00
    #define MAIN_656_V_R5LO                                 0xC000

    // DIP_MAIN_MAP3                                        (0xCAEA)
    #define MAIN_656_V_R5HI                                 0x0F
    #define MAIN_656_V_R6                                   0x03F0
    #define MAIN_656_V_R7                                   0xFC00

    // DIP_MAIN_MAP4                                        (0xCAEC)
    #define MAIN_656_V_R8                                   0x3F
    #define MAIN_656_V_R9                                   0x0FC0
    #define MAIN_U_UV_B0LO                                  0xF000

    // DIP_MAIN_MAP5                                        (0xCAEE)
    #define MAIN_U_UV_B0HI                                  0x03
    #define MAIN_U_UV_B1                                    0xFC
    #define MAIN_U_UV_B1_SHIFT                              2
    #define MAIN_U_UV_B2                                    0x3F00
    #define MAIN_U_UV_B3LO                                  0xC000

    // DIP_MAIN_MAP6                                        (0xCAF0)
    #define MAIN_U_UV_B3HI                                  0x0F
    #define MAIN_U_UV_B4                                    0x03F0
    #define MAIN_U_UV_B5                                    0xFC00

    // DIP_MAIN_MAP7                                        (0xCAF2)
    #define MAIN_U_UV_B6                                    0x3F
    #define MAIN_U_UV_B7                                    0x0FC0
    #define MAIN_U_UV_B8LO                                  0xF000

    // DIP_MAIN_MAP8                                        (0xCAF4)
    #define MAIN_U_UV_B8HI                                  0x03
    #define MAIN_U_UV_B9                                    0xFC
    #define MAIN_U_UV_B9_SHIFT                              2
    #define MAIN_Y_G0                                       0x3F00
    #define MAIN_Y_G1LO                                     0xC000

    // DIP_MAIN_MAP9                                        (0xCAF6)
    #define MAIN_Y_G1HI                                     0x0F
    #define MAIN_Y_G2                                       0x03F0
    #define MAIN_Y_G3                                       0xFC00

    // DIP_MAIN_MAP10                                       (0xCAF8)
    #define MAIN_Y_G4                                       0x3F
    #define MAIN_Y_G5                                       0x0FC0
    #define MAIN_Y_G6LO                                     0xF000

    // DIP_MAIN_MAP11                                       (0xCAFA)
    #define MAIN_Y_G6HI                                     0x03
    #define MAIN_Y_G7                                       0xFC
    #define MAIN_Y_G7_SHIFT                                 2
    #define MAIN_Y_G8                                       0x3F00
    #define MAIN_Y_G9LO                                     0xC000

    // DIP_MAIN_CTRL_MAP0                                   (0xCAFC)
    #define MAIN_Y_G9HI                                     0x0F

    // DIP_MAIN_CTRL_MAP1                                   (0xCAFE)
    #define MAIN_SEL_HS                                     0x1F
    #define MAIN_SEL_VS                                     0x1F00

    // DIP_PIP_CTRL                                         (0xCB00)
    #define MAIN_SEL_DEN                                    0x1F
    #define MAIN_SEL_ODD                                    0x1F00

    // DIP_PIP_CTRL2                                        (0xCB02)
    #define DIP_PIP_INPUT_SEL                               0x0180
    #define DIP_PIP_HS_OFFSET                               0x0600
    #define DIP_PIP_IP_HS_INV                               BIT11
    #define DIP_PIP_CLK_INV                                 BIT12
    #define DIP_PIP_VBI_CAP_EN                              BIT13
    #define DIP_PIP_VBI_EXT_DV_EN                           BIT14

    // DIP_PIP_MAP0                                         (0xCB04)
    #define PIP_DDR_TTL_EN                                  BIT1
    #define PIP_DDR_PHASE_SEL                               BIT3

    // DIP_PIP_MAP1                                         (0xCB06)
    #define PIP_656_V_R0                                    0x3F
    #define PIP_656_V_R1                                    0x0FC0
    #define PIP_656_V_R2LO                                  0xF000

    // DIP_PIP_MAP2                                         (0xCB08)
    #define PIP_656_V_R2HI                                  0x03
    #define PIP_656_V_R3                                    0xFC
    #define PIP_656_V_R3_SHIFT                              2
    #define PIP_656_V_R4                                    0x3F00
    #define PIP_656_V_R5LO                                  0xC000

    // DIP_PIP_MAP3                                         (0xCB0A)
    #define PIP_656_V_R5HI                                  0x0F
    #define PIP_656_V_R6                                    0x03F0
    #define PIP_656_V_R7                                    0xFC00

    // DIP_PIP_MAP4                                         (0xCB0C)
    #define PIP_656_V_R8                                    0x3F
    #define PIP_656_V_R9                                    0x0FC0
    #define PIP_U_UV_B0LO                                   0xF000

    // DIP_PIP_MAP5                                         (0xCB0E)
    #define PIP_U_UV_B0HI                                   0x03
    #define PIP_U_UV_B1                                     0xFC
    #define PIP_U_UV_B1_SHIFT                               2
    #define PIP_U_UV_B2                                     0x3F00
    #define PIP_U_UV_B3LO                                   0xC000

    // DIP_PIP_MAP6                                         (0xCB10)
    #define PIP_U_UV_B3HI                                   0x0F
    #define PIP_U_UV_B4                                     0x03F0
    #define PIP_U_UV_B5                                     0xFC00

    // DIP_PIP_MAP7                                         (0xCB12)
    #define PIP_U_UV_B6                                     0x3F
    #define PIP_U_UV_B7                                     0x0FC0
    #define PIP_U_UV_B8LO                                   0xF000

    // DIP_PIP_MAP8                                         (0xCB14)
    #define PIP_U_UV_B8HI                                   0x03
    #define PIP_U_UV_B9                                     0xFC
    #define PIP_U_UV_B9_SHIFT                               2
    #define PIP_Y_G0                                        0x3F00
    #define PIP_Y_G1LO                                      0xC000

    // DIP_PIP_MAP9                                         (0xCB16)
    #define PIP_Y_G1HI                                      0x0F
    #define PIP_Y_G2                                        0x03F0
    #define PIP_Y_G3                                        0xFC00

    // DIP_PIP_MAP10                                        (0xCB18)
    #define PIP_Y_G4                                        0x3F
    #define PIP_Y_G5                                        0x0FC0
    #define PIP_Y_G6LO                                      0xF000

    // DIP_PIP_MAP11                                        (0xCB1A)
    #define PIP_Y_G6HI                                      0x03
    #define PIP_Y_G7                                        0xFC
    #define PIP_Y_G7_SHIFT                                  2
    #define PIP_Y_G8                                        0x3F00
    #define PIP_Y_G9LO                                      0xC000

    // DIP_PIP_CTRL_MAP0                                    (0xCB1C)
    #define PIP_Y_G9HI                                      0x0F

    // DIP_PIP_CTRL_MAP1                                    (0xCB1E)
    #define PIP_SEL_HS                                      0x1F
    #define PIP_SEL_VS                                      0x1F00

    // DIP_CSYNC_CONTROL                                    (0xCB20)
    #define PIP_SEL_DEN                                     0x1F
    #define PIP_SEL_ODD                                     0x1F00

    // DIP_CSYNC_CONTROL2                                   (0xCB22)
    #define DIP_CSYNC_EN                                    BIT0
    #define DIP_CSYNC_SAMPLE                                0x0C
    #define DIP_CSYNC_SAMPLE_SHIFT                          2
    #define DIP_HSREGEN_SLOW_LOCK                           BIT4
    #define DIP_CSYNC_VS_MASK_EN                            BIT5
    #define DIP_HSRAW_DIS                                   BIT6
    #define DIP_IFM_HSYNC_SEL                               BIT7
    #define DIP_CSYNC_INV                                   BIT8
    #define DIP_AND_OR_CSYNC_EN                             BIT9
    #define DIP_HS_MASK_TYPE                                BIT10
    #define DIP_CLAMP_ENABLE                                BIT11
    #define DIP_H_CLAMP_TRIGGER                             BIT12
    #define DIP_COAST_ENABLE                                BIT13
    #define DIP_COAST_INVERT                                BIT14
    #define DIP_CLEAN_HS_OUT_EN                             BIT15

    // DIP_GLITCH_FILT_THRESH                               (0xCB24)
    #define DIP_VS_PULSE_STRETCH                            BIT0
    #define DIP_VS_PULSE_THRESH                             BIT1
    #define DIP_VS_PULSE_STRETCH_MODE                       BIT2

    // DIP_HS_MASK                                          (0xCB26)
    #define DIP_CSYNC_FILTER_THRESH                         0x0FFF

    // DIP_COAST_START                                      (0xCB28)
    #define DIP_HS_MASK_END                                 0x0FFF

    // DIP_COAST_END                                        (0xCB2A)

    // DIP_H_CLAMP_START                                    (0xCB2C)

    // DIP_H_CLAMP_WIDTH                                    (0xCB2E)
    #define DIP_H_CLAMPSTART                                0x03FF

    // DIP_V_CLAMPSTART                                     (0xCB30)
    #define DIP_H_CLAMPWIDTH                                0x03FF

    // DIP_V_CLAMPEND                                       (0xCB32)

    // DIP_VBI_CTRL1                                        (0xCB34)

    // DIP_VBI_CTRL2                                        (0xCB36)
    #define VBI_CLIENT_SEL                                  0x03
    #define VBI_DV_GEN_SEL                                  BIT2
    #define VBI_WORD_CNT_BYTE                               0x78
    #define VBI_WORD_CNT_BYTE_SHIFT                         3
    #define VBI_BYTE_CNT_SEL                                BIT7
    #define VBI_WC_RESOLUTION                               0x0300
    #define VBI_CLK_INV                                     BIT10
    #define VBI_CLK_PHASE_ADJ                               0x1800

    // DIP_VBI_WC_RAW                                       (0xCB38)
    #define VBI_HEADER_CNT                                  0x0F
    #define VBI_DATA_BC                                     0x0FF0
    #define DIP_VBI_RESET                                   BIT12
    #define DIP_VBI_FLUSH                                   BIT13

    // DIP_SPARE                                            (0xCB3A)
    #define VBI_WC_RAW_MAIN                                 0xFF
    #define VBI_WC_RAW_PIP                                  0xFF00

    // I2S_IN_CTRL                                          (0xCB3C)
    #define DIP_CSYNC_STRETCH_MODE                          BIT2
    #define DIP_SP                                          0xFFF8

    // I2S_IN_BCLK_DETECT_MAX                               (0xDD00)
    #define I2S_IN_ENABLE                                   BIT0
    #define I2S_IN_DATA_DELAY                               BIT1
    #define I2S_IN_INSTR_ENABLE                             BIT2
    #define I2S_IN_SWCLK_POLARITY                           BIT3
    #define I2S_IN_SWCLK_DELAY                              BIT4
    #define I2S_IN_SAMPLE_LEN                               0xE0
    #define I2S_IN_SAMPLE_LEN_SHIFT                         5
    #define I2S_IN_SSYNC_MODE                               BIT8
    #define I2S_IN_LSB_ALIGN                                BIT9
    #define I2S_IN_NO_WCLK_DET_INT_EN                       BIT10
    #define I2S_IN_NO_BCLK_DET_INT_EN                       BIT11
    #define I2S_IN_TEST_INT                                 BIT12
    #define I2S_IN_MANUAL_SMP_LEN                           BIT13
    #define I2S_IN_CTRL_RSRV                                0xC000

    // I2S_IN_WCLK_DETECT_MAX                               (0xDD02)
    #define I2S_IN_BCLK_DETECT_MAX_CNT                      0x0FFF

    // I2S_IN_SAMP_FREQ                                     (0xDD04)
    #define I2S_IN_WCLK_DETECT_MAX_CN                       0xFFFF

    // I2S_IN_WORD_LENGTH                                   (0xDD06)

    // I2S_IN_CH_RELOC                                      (0xDD08)

    // I2S_IN_SAMP_FREQ_THRESH                              (0xDD0A)
    #define I2S_IN_CH0_REL                                  0x03
    #define I2S_IN_CH1_REL                                  0x0C
    #define I2S_IN_CH1_REL_SHIFT                            2
    #define I2S_IN_CH2_REL                                  0x30
    #define I2S_IN_CH2_REL_SHIFT                            4
    #define I2S_IN_CH3_REL                                  0xC0
    #define I2S_IN_CH3_REL_SHIFT                            6

    // SPDIF_IN_CTRL0                                       (0xDD0C)

    // SPDIF_IN_CTRL1                                       (0xDD0E)
    #define SPDIF_IN_ENABLE                                 BIT0
    #define SPDIF_IN_MODE                                   BIT1
    #define SPDIF_IN_INSTR_ENABLE                           BIT2
    #define SPDIF_IN_CH_ST_SEL                              BIT3
    #define SPDIF_IN_LSB_ALIGN                              BIT4
    #define SPDIF_IN_LOCK_INT_EN                            BIT5
    #define SPDIF_IN_DET_ERR_INT_EN                         BIT6
    #define SPDIF_IN_NO_SIGNAL_DET_INT_EN                   BIT7
    #define SPDIF_IN_TEST_INT                               BIT8
    #define SPDIF_IN_CTRL0_RSRV                             0xFE00

    // SPDIF_IN_SAMP_FREQ                                   (0xDD10)
    #define SPDIF_IN_MAX_THRESHOLD                          0x0F
    #define SPDIF_IN_MAX_TRANSITIONS                        0x0FF0
    #define SPDIF_IN_MAX_LOCK_FRAME                         0xF000

    // SPDIF_IN_DETECT_MAX                                  (0xDD12)

    // SPDIF_IPA_SAMP_FREQ_THRESH                           (0xDD14)
    #define SPDIF_IN_DETECT_MAX_CNT                         0x0FFF

    // SPDIF_IN_CH_STATUS0                                  (0xDD16)

    // SPDIF_IN_CH_STATUS1                                  (0xDD18)

    // SPDIF_IN_CH_STATUS2                                  (0xDD1A)

    // SPDIF_IN_CH_STATUS3                                  (0xDD1C)

    // SPDIF_IN_CH_STATUS4                                  (0xDD1E)

    // SPDIF_IN_CH_STATUS5                                  (0xDD20)

    // SPDIF_IN_CH_STATUS6                                  (0xDD22)

    // SPDIF_IN_CH_STATUS7                                  (0xDD24)

    // SPDIF_IN_CH_STATUS8                                  (0xDD26)

    // SPDIF_IN_CH_STATUS9                                  (0xDD28)

    // SPDIF_IN_CH_STATUS10                                 (0xDD2A)

    // SPDIF_IN_CH_STATUS11                                 (0xDD2C)

    // AUDIO_DAC_CTRL0                                      (0xDD2E)

    // AUDIO_DAC_CTRL1                                      (0xDD70)
    #define ATTN_DATA_DAC                                   0x07FF

    // AUDIO_DAC_CTRL2                                      (0xDD72)
    #define VOL_CTRL                                        0x1F

    // AUDIO_DAC_MUX_CTRL                                   (0xDD74)
    #define ATTN_LATCH_DAC                                  BIT0
    #define ATTN_SEL_CHANNEL_DAC                            BIT1
    #define MUTE_DAC_EN                                     BIT2
    #define STANDBY_DAC_EN                                  BIT3
    #define I_ATTN_CSN_DAC                                  BIT4
    #define I_SBANA_DAC                                     BIT5
    #define I_SB_DAC                                        BIT6
    #define I_DEEMPHS_DAC                                   BIT7

    // AUDIO_DAC_ANTI_POP_CTRL                              (0xDD76)
    #define MUX_CTRL_SEL                                    0x0F
    #define MUX_CONFIG_LOAD                                 BIT4
    #define SOFTMUTE_BYPASS                                 BIT5
    #define EN_STDBY                                        BIT6

    // AUDIO_DAC_OUTPUT_STDBY_CTRL                          (0xDD78)
    #define CK_LINE_OUT_EN                                  BIT0
    #define DATA_LINE_OUT_EN                                BIT1
    #define CK_HEADPHONE_EN                                 BIT2
    #define DATA_HEADPHONE_EN                               BIT3

    // AUDIO_DAC_STATUS                                     (0xDD7A)
    #define LINE_OUT_STDBY                                  BIT0
    #define HEADPHONE_OUT_STDBY                             BIT1
    #define I_INPUT_STDBY                                   BIT2
    #define I_BIASING_STDBY                                 BIT3

    // AUDIO_DAC_OUTPUT_SEL                                 (0xDD7C)
    #define ALIM_STATUS                                     BIT0
    #define EN_HP_STATUS                                    BIT1
    #define EN_LI_STATUS                                    BIT2
    #define MUX_CONFIG_STATUS                               0x78
    #define MUX_CONFIG_STATUS_SHIFT                         3
    #define SOFTMUTE_ON_STATUS                              BIT7
    #define O_LINE_OUT_STATUS                               0x0300
    #define O_HP_OUT_STATUS                                 0x0C00
    #define O_HP_MUTE_STATUS                                BIT12
    #define O_LINE_MUTE_STATUS                              BIT13

    // AUDIO_DAC_TEST_DATA                                  (0xDD7E)
    #define I_HP_OUTPUT_SEL                                 0x03
    #define I_LINE_OUTPUT_SEL                               0x0C
    #define I_LINE_OUTPUT_SEL_SHIFT                         2

    // AUDIO_DAC_TEST_DATA_VALID                            (0xDD80)

    // AUDIO_DAC_TPG_CONTROL                                (0xDD82)
    #define AUDIO_DAC_POS_RAMP_TRIG                         BIT1

    // AUDIO_DAC_RAMP_START_VALUE                           (0xDD84)
    #define AUDIO_DAC_TPG_EN                                BIT0
    #define AUDIO_DAC_TEST_SOURCE                           BIT1
    #define AUDIO_DAC_TPG_SEL                               0x1C
    #define AUDIO_DAC_TPG_SEL_SHIFT                         2
    #define AUDIO_DAC_FAST_RAMP                             BIT5
    #define AUDIO_RAMP_CONTROL                              BIT6
    #define AUDIO_DV_WIDTH64                                BIT7
    #define AUDIO_DAC_TPG_CTRL_RSRV                         0xFF00

    // AUDIO_DAC_RAMP_END_VALUE                             (0xDD86)
    #define DAC_RAMP_START_VALUE                            0xFFFF

    // AUDIO_DAC_RAMP_STEP_VALUE                            (0xDD88)
    #define DAC_RAMP_END_VALUE                              0xFFFF

    // AUDIO_OI2S_SRC_SEL                                   (0xDD8A)
    #define DAC_RAMP_STEP_VALUE                             0xFFFF

    // AUDIO_OSPDIF_SRC_SEL                                 (0xDD8C)
    #define AUD_OI2S_SRC_SEL_RSRVD                          0x78
    #define AUD_OI2S_SRC_SEL_RSRVD_SHIFT                    3
    #define DPFC_AUD_OI2S_SRC_SEL                           BIT7

    // AUDIO_DPTX_SRC_SEL                                   (0xDD8E)
    #define AUD_OSPDIF_SRC_SEL_RSR                          0x78
    #define AUD_OSPDIF_SRC_SEL_RSR_SHIFT                    3
    #define DPFC_AUD_OSPDIF_SRC_SE                          BIT7

    // AUD_TPG_CTRL                                         (0xDD90)
    #define AUD_DPTX_SRC_SEL_RSRVD                          0x78
    #define AUD_DPTX_SRC_SEL_RSRVD_SHIFT                    3
    #define DPFC_AUD_DPTX_SRC_SEL                           BIT7

    // AUD_TPG_RATE                                         (0xDD92)
    #define AUD_TPG_EN                                      BIT0
    #define AUD_TPG_MODE                                    0x0E
    #define AUD_TPG_MODE_SHIFT                              1
    #define AUD_TPG_INV_DATA                                BIT4
    #define AUD_TPG_RSRV1                                   BIT5
    #define AUD_TPG_SKEW_LEFT_CHAN_DATA                     BIT6
    #define AUD_TPG_FAST_MODE                               BIT7

    // AUD_TPG_USER_VALUE_0                                 (0xDD94)
    #define AUTPG_RATE                                      0x0FFF

    // AUD_TPG_USER_VALUE_1                                 (0xDD96)
    #define AUD_TPG_USR_VAL0                                0xFFFF

    // AUD_TPG_BITCLK_CONTROL                               (0xDD98)
    #define AUD_TPG_USR_VAL1                                0xFF

    // COMMON_BUS_IF_CTRL                                   (0xDD9A)
    #define AUTPG_BITCLK_DIV                                0x0FFF

    // I2S_DIG_OUT_CLK_EN_CFG                               (0xDD9C)
    #define I2S_OUT_DATA_VALID_WINDOW                       0x3F
    #define SPDIF_OUT_DATA_VALID_WINDOW                     0x0FC0
    #define I2S_OUT_COMPRESSED_MODE                         BIT12
    #define SPDIF_OUT_BLOCK_START_ENABLE                    BIT13

    // I2S_OCLK_PHASE_ADJ                                   (0xDD9E)
    #define I2S_DIG_OUT_PRESCALE                            0xFE
    #define I2S_DIG_OUT_PRESCALE_SHIFT                      1
    #define I2S_DIG_OUT_CLK_PRESCALE_ODD                    BIT8
    #define I2S_DIG_OUT_CLK_DIRECT                          BIT9
    #define I2S_DIG_OUT_PCNT_RST                            BIT10
    #define I2S_DIG_OUT_BIT_SCALE                           BIT11

    // SPDIF_DIG_OUT_CLK_EN_CFG                             (0xDDA0)
    #define I2S_OCLK_PHASE_ADJ_EN                           BIT0
    #define I2S_OCLK_PHASE_ADJ_VAL                          0x01FE

    // SPDIF_OCLK_PHASE_ADJ                                 (0xDDA2)
    #define SPDIF_DIG_OUT_PRESCALE                          0xFE
    #define SPDIF_DIG_OUT_PRESCALE_SHIFT                    1
    #define SPDIF_DIG_OUT_CLK_PRESCALE_ODD                  BIT8
    #define SPDIF_DIG_OUT_CLK_DIRECT                        BIT9
    #define SPDIF_DIG_OUT_PCNT_RST                          BIT10

    // DIG_AUDIO_BYPASS_CTRL                                (0xDDA4)
    #define SPDIF_OCLK_PHASE_ADJ_EN                         BIT0
    #define SPDIF_OCLK_PHASE_ADJ_VAL                        0x01FE

    // AUDIO_TEST_BUS_SEL                                   (0xDDA6)
    #define I2S_IN_BYPASS                                   BIT0
    #define SPDIF_IN_BYPASS                                 BIT1

    // I2S0_OUT_CTRL                                        (0xDDA8)

    // I2S0_OUT_DLY                                         (0xDDAA)
    #define I2S0_OUT_ENABLE                                 BIT0
    #define I2S0_OUT_WORD_POLARITY                          BIT1
    #define I2S0_OUT_DATADELAY                              BIT2
    #define I2S0_OUT_CLKPOLARITY                            BIT3
    #define I2S0_OUT_WORD_CLK_LEN                           0x30
    #define I2S0_OUT_WORD_CLK_LEN_SHIFT                     4
    #define I2S0_OUT_MUTE                                   BIT6
    #define I2S0_OUT_ACNT_RESET                             BIT7
    #define I2S0_OUT_DATA_ALIGN                             BIT8
    #define I2S0_OUT_DATA_WIDTH                             0x1E00
    #define I2S0_TX_SAMPLE_WID                              BIT13
    #define I2S0_OUT_SYNC_LOST_INT_ENABLE                   BIT14
    #define I2S0_OUT_AUTO_MUTE                              BIT15

    // I2S1_OUT_CTRL                                        (0xDDAC)
    #define I2S0_OUT_BITCLK_COARSE_DLY                      0x0F
    #define I2S0_OUT_BITCLK_FINE_DLY                        0x30
    #define I2S0_OUT_BITCLK_FINE_DLY_SHIFT                  4
    #define I2S0_OUT_BITCLK_DLY_INV                         BIT6
    #define I2S0_OUT_BITCLK_DLY_SEL                         BIT7
    #define I2S0_OUT_TEST_INT                               BIT8
    #define I2S0_OUT_RSRV                                   0xFE00

    // SPDIF_OUT_CTRL                                       (0xDDAE)
    #define I2S1_OUT_EN                                     BIT0
    #define I2S0_OUT_SYNC_LOST_PULSE_ENABLE                 BIT1
    #define I2S_PRMBL_COMP_SWP_DIS                          BIT2
    #define I2S_BIT_REVERSE_EN                              BIT3

    // SPDIF_OUT_CH_INFO_CTRL                               (0xDDB4)
    #define SPDIF_OUT_ENABLE                                BIT0
    #define SPDIF_OUT_BCNT_RST                              BIT1
    #define SPDIF_OUT_SCNT_RST                              BIT2
    #define SPDIF_OUT_MUTE                                  BIT3
    #define SPDIF_AUTO_MUTE                                 BIT4
    #define SPDIF_OUT_SYNC_LOST_INT_EN                      BIT5
    #define SPDIF_OUT_TEST_INT                              BIT6
    #define SPDIF_OUT_CTRL_RSRV                             0x0F80
    #define SPDIF_OUT_SYNC_LOST_PULSE_ENABLE                BIT12

    // SPDIF_OUT_CHSTS_0                                    (0xDDB6)
    #define SPDIF_OUT_CH_STS_RESET                          BIT0
    #define SPDIF_OUT_CH_STS_SRC_SEL                        BIT1
    #define SPDIF_OUT_STS_VAL                               BIT2
    #define SPDIF_OUT_STS_USR                               BIT3
    #define SPDIF_OUT_CH_NUM_CH1                            0xF0
    #define SPDIF_OUT_CH_NUM_CH1_SHIFT                      4

    // SPDIF_OUT_CHSTS_1                                    (0xDDB8)

    // SPDIF_OUT_CHSTS_2                                    (0xDDBA)

    // AUDIO_RSVR_0                                         (0xDDBC)

    // AUDIO_RSVR_1                                         (0xDDBE)

    // AUDIO_RSVR_2                                         (0xDDC0)

    // AUDIO_RSVR_3                                         (0xDDC2)

    // DIG_AUDIO_EVENT_STATUS                               (0xDDC4)

    // DIG_AUDIO_INTR_STATUS                                (0xDDC6)
    #define I2S_IN_NO_WCLK_DET                              BIT0
    #define I2S_IN_NO_BCLK_DET                              BIT1
    #define SPDIF_IN_LOCK                                   BIT2
    #define SPDIF_IN_DET_ERR                                BIT3
    #define SPDIF_IN_NO_SIGNAL_DET                          BIT4
    #define SPDIF_FREQ_CHANAGE                              BIT5
    #define I2S_FREQ_CHANAGE                                BIT6
    #define I2S0_OUT_SYNC_LOST                              BIT8
    #define SPDIF_OUT_SYNC_LOST                             BIT9
    #define AUTO_MUTE1_LOG_EVENT                            BIT10
    #define AUTO_MUTE2_LOG_EVENT                            BIT11

    // AUTO_MUTE1_CTRL                                      (0xDDC8)
    #define I2S_IN_NO_WCLK_DET_INT                          BIT0
    #define I2S_IN_NO_BCLK_DET_INT                          BIT1
    #define SPDIF_IN_LOCK_INT                               BIT2
    #define SPDIF_IN_DET_ERR_INT                            BIT3
    #define SPDIF_IN_NO_SIGNAL_DET_INT                      BIT4
    #define I2S0_OUT_SYNC_LOST_INT                          BIT8
    #define SPDIF_OUT_SYNC_LOST_INT                         BIT9
    #define AUTO_MUTE1_STATUS                               BIT10
    #define AUTO_MUTE2_STATUS                               BIT11

    // AUTO_MUTE1_CONFIG                                    (0xDDCA)
    #define AM1_FORCE_MUTE                                  BIT0
    #define AM1_EN                                          BIT1
    #define AM1_CAPT_MUTE_EN                                BIT2
    #define AM1_CLR_CAPT_MUTE                               BIT3
    #define AM1_ACTIVE_IRQ_EN                               BIT4
    #define AM1_AUDDS1_NOLOCK                               BIT6
    #define AM1_AUDDS2_NOLOCK                               BIT7
    #define AM1_AUDDS3_NOLOCK                               BIT8
    #define AM1_I2S_IN_SAMP_FREQ_CHNG                       BIT9
    #define AM1_DVI_AV_MUTE                                 BIT10
    #define AM1_DPRX_A_MUTE                                 BIT11
    #define AM1_SPDIF_IN_SAMP_FREQ_CHN                      BIT12
    #define AM1_DPRX_B_MUTE                                 BIT13
    #define AMI_MUTE_DELAY_EN                               BIT14

    // AUTO_MUTE2_CTRL                                      (0xDDCC)
    #define AM1_DPTX_CONFIG                                 0x03
    #define AM1_I2S_CONFIG                                  0x0C
    #define AM1_I2S_CONFIG_SHIFT                            2
    #define AM1_SPDIF_CONFIG                                0x30
    #define AM1_SPDIF_CONFIG_SHIFT                          4
    #define AM1_CFG_RSRV                                    BIT6
    #define AM1_MUTE_PIN_POLARITY                           BIT7

    // AUTO_MUTE2_CONFIG                                    (0xDDCE)
    #define AM2_FORCE_MUTE                                  BIT0
    #define AM2_EN                                          BIT1
    #define AM2_CAPT_MUTE_EN                                BIT2
    #define AM2_CLR_CAPT_MUTE                               BIT3
    #define AM2_ACTIVE_IRQ_EN                               BIT4
    #define AM2_AUDDS1_NOLOCK                               BIT6
    #define AM2_AUDDS2_NOLOCK                               BIT7
    #define AM2_AUDDS3_NOLOCK                               BIT8
    #define AM2_I2S_IN_SAMP_FREQ_CHNG                       BIT9
    #define AM2_DVI_AV_MUTE                                 BIT10
    #define AM2_DPRX_A_MUTE                                 BIT11
    #define AM2_SPDIF_IN_SAMP_FREQ_CHN                      BIT12
    #define AM2_DPRX_B_MUTE                                 BIT13
    #define AM2_MUTE_DELAY_EN                               BIT14

    // DAU_DMIX_CTRL                                        (0xDDD0)
    #define AM2_DPTX_CONFIG                                 0x03
    #define AM2_I2S_CONFIG                                  0x0C
    #define AM2_I2S_CONFIG_SHIFT                            2
    #define AM2_SPDIF_CONFIG                                0x30
    #define AM2_SPDIF_CONFIG_SHIFT                          4
    #define AM2_CFG_RSRV                                    BIT6
    #define AM2_MUTE_PIN_POLARITY                           BIT7

    // DAU_DMIX_CH0_COEFF_0                                 (0xDDD2)
    #define DAU_DMIX_EN                                     BIT0
    #define DAU_DMIX_SPDIF_DATA_MODE                        BIT1
    #define DAU_DMIX_COMPLIMENT_EN                          BIT2
    #define DAU_DMIX_DOWN_MUTE_RAMP_EN                      BIT3
    #define DAU_DMIX_UP_UNMUTE_RAMP_EN                      BIT4
    #define DAU_DMIX_DVI_AUDIO_MUTE_EN                      BIT5
    #define DAU_DMIX_AUDIO_MUTE_EN                          BIT6

    // DAU_DMIX_CH0_COEFF_1                                 (0xDDD4)
    #define DAU_DMIX_CH0_COEFF_                             0xFFFF

    // DAU_DMIX_CH1_COEFF_0                                 (0xDDD6)

    // DAU_DMIX_CH1_COEFF_1                                 (0xDDD8)
    #define DAU_DMIX_CH1_COEFF_                             0xFFFF

    // DAU_DMIX_LCH2_COEFF_0                                (0xDDDA)

    // DAU_DMIX_LCH2_COEFF_1                                (0xDDDC)

    // DAU_DMIX_RCH2_COEFF_0                                (0xDDDE)

    // DAU_DMIX_RCH2_COEFF_1                                (0xDDE0)

    // DAU_DMIX_LCH3_COEFF_0                                (0xDDE2)

    // DAU_DMIX_LCH3_COEFF_1                                (0xDDE4)

    // DAU_DMIX_RCH3_COEFF_0                                (0xDDE6)

    // DAU_DMIX_RCH3_COEFF_1                                (0xDDE8)

    // DAU_DMIX_LCH4_COEFF_0                                (0xDDEA)

    // DAU_DMIX_LCH4_COEFF_1                                (0xDDEC)

    // DAU_DMIX_RCH4_COEFF_0                                (0xDDEE)

    // DAU_DMIX_RCH4_COEFF_1                                (0xDDF0)

    // DAU_DMIX_LCH5_COEFF_0                                (0xDDF2)

    // DAU_DMIX_LCH5_COEFF_1                                (0xDDF4)

    // DAU_DMIX_RCH5_COEFF_0                                (0xDDF6)

    // DAU_DMIX_RCH5_COEFF_1                                (0xDDF8)

    // DAU_DMIX_LCH6_COEFF_0                                (0xDDFA)

    // DAU_DMIX_LCH6_COEFF_1                                (0xDDFC)

    // DAU_DMIX_RCH6_COEFF_0                                (0xDDFE)

    // DAU_DMIX_RCH6_COEFF_1                                (0xDE00)

    // DAU_DMIX_LCH7_COEFF_0                                (0xDE02)

    // DAU_DMIX_LCH7_COEFF_1                                (0xDE04)

    // DAU_DMIX_RCH7_COEFF_0                                (0xDE06)

    // DAU_DMIX_RCH7_COEFF_1                                (0xDE08)

    // DAU_DMIX_RAMP_PERIOD                                 (0xDE0A)

    // AUDIO_OUTPUT_SEL                                     (0xDE0C)

    // GTC_I2S_AUDIO_CONTROL0                               (0xDE0E)
    #define AUDIO_DIG_OUT_SEL                               BIT0

    // GTC_I2S_AUDIO_CONTROL1                               (0xDE10)
    #define GTC_MODE_I2S_ENABLE                             BIT0

    // GTC_SPDIF_AUDIO_CONTROL0                             (0xDE12)
    #define GTC_MODE_I2S_INIT_RESE                          BIT0

    // GTC_SPDIF_AUDIO_CONTROL1                             (0xDE14)
    #define GTC_MODE_SPDIF_ENABLE                           BIT0

    // AVS_CTRL                                             (0xDE16)
    #define GTC_MODE_SPDIF_INIT_RE                          BIT0

    // DELAY                                                (0xA950)
    #define AVS_EN                                          BIT0
    #define I2S_MODE                                        BIT1
    #define SYNC_MODE                                       0x0C
    #define SYNC_MODE_SHIFT                                 2
    #define DATA_WS_FINE_DELAY                              0x03F0
    #define AVS_NEG_EDGE_OUT                                BIT10
    #define AVS_AUTO_LOCK_EN                                BIT11
    #define AVS_SOURCE_SEL                                  0x3000
    #define AVS_I2S_8CH_OUT_EN                              BIT14
    #define AVS_EXT_I2S_SEL                                 BIT15

    // MUTE_CONTROL                                         (0xA954)

    // SKIP_REPEAT_CONTROL                                  (0xA958)
    #define MUTE                                            BIT0
    #define MUTE_MODE                                       BIT1
    #define STEP_WIDTH                                      0x03FC
    #define MFP_EN_ALT_AVS_OUT                              BIT10

    // AVS_STATUS                                           (0xA95C)
    #define SKIP_REPEAT_NUMBER                              0x0F
    #define SKIP_REPEAT_INTERVAL                            0xFFF0

    // AVS_MISC_CTRL                                        (0xA960)
    #define AVS_WORD_SIZE                                   0x3F
    #define AVS_DELTA_WS                                    0x0FC0
    #define AVS_CLIENT_ERROR                                BIT12

    // AVS_GTC_WR_MON                                       (0xA964)
    #define SPARE_AVS_MISC                                  0xFFFF

    // AVS_WS_SEL_CTRL                                      (0xA968)
    #define AVS_GTC_WR_COUNT                                0xFF

    // MIFM_CTRL                                            (0xA96C)
    #define AVS_WORD_CLOCK_SEL                              BIT0

    // MIFM_WATCHDOG                                        (0xD060)
    #define MIFM_EN                                         BIT0
    #define MIFM_MEASEN                                     BIT1
    #define MIFM_HOFFSETEN                                  BIT2
    #define MIFM_FIELD_SEL                                  BIT3
    #define MIFM_FIELD_EN                                   BIT4
    #define MIFM_INT_ODD_EN                                 BIT5
    #define MIFM_SPACE_SEL                                  BIT6
    #define MIFM_ODD_INV                                    BIT7
    #define MIFM_FIELD_DETECT_MODE                          BIT8
    #define MCLK_PER_FRAME_EN                               BIT9
    #define MCLK_INTLC_EN                                   BIT10
    #define MIFM_FREERUN_ODD                                BIT11
    #define MIFM_SOURCE_SEL                                 0xF000

    // MIFM_HLINE                                           (0xD062)
    #define MIFM_H_WATCHDOG                                 0xFF
    #define MIFM_V_WATCHDOG                                 0x3F00

    // MIFM_CHANGE                                          (0xD064)

    // MIFM_HS_PERIOD                                       (0xD066)
    #define MIFM_H_CHG_THRESH                               0x07
    #define MIFM_V_CHG_THRESH                               0x38
    #define MIFM_V_CHG_THRESH_SHIFT                         3
    #define SPARE_MIFM_CHANGE                               0xC0
    #define SPARE_MIFM_CHANGE_SHIFT                         6
    #define MIFM_LOWER_ODD                                  0x0F00
    #define MIFM_UPPER_ODD                                  0xF000

    // MIFM_HS_PULSE                                        (0xD068)

    // MIFM_VS_PERIOD                                       (0xD06A)

    // MIFM_VS_PULSE                                        (0xD06C)

    // MIFM_SPACE                                           (0xD06E)

    // M_CLKMEAS_CONTROL                                    (0xD070)
    #define MIFM_CSYNC_TO_SAMPLE_SPACE                      0x0F
    #define MIFM_SAMPLE_TO_CSYNC_SPACE                      0xF0
    #define MIFM_SAMPLE_TO_CSYNC_SPACE_SHIFT                4

    // M_CLKMEAS_SETTINGS                                   (0xD072)
    #define M_CLKSRC_SEL                                    0x07
    #define M_CLKMEAS_WIDTH                                 0x1FF8
    #define M_CLKMEAS_RESULT_SEL                            0x6000
    #define SPARE_M_CLKMEAS                                 BIT15

    // M_CLKMEAS_RESULT                                     (0xD074)
    #define M_CLKMEAS_NOCLK_THRESH                          0xFF
    #define M_CLKMEAS_THRESH                                0xFF00

    // PIFM_CTRL                                            (0xD076)

    // PIFM_WATCHDOG                                        (0xD078)
    #define PIFM_EN                                         BIT0
    #define PIFM_MEASEN                                     BIT1
    #define PIFM_HOFFSETEN                                  BIT2
    #define PIFM_FIELD_SEL                                  BIT3
    #define PIFM_FIELD_EN                                   BIT4
    #define PIFM_INT_ODD_EN                                 BIT5
    #define PIFM_SPACE_SEL                                  BIT6
    #define PIFM_ODD_INV                                    BIT7
    #define PIFM_FIELD_DETECT_MODE                          BIT8
    #define PCLK_PER_FRAME_EN                               BIT9
    #define PCLK_INTLC_EN                                   BIT10
    #define PIFM_FREERUN_ODD                                BIT11
    #define PIFM_SOURCE_SEL                                 0xF000

    // PIFM_HLINE                                           (0xD07A)
    #define PIFM_H_WATCHDOG                                 0xFF
    #define PIFM_V_WATCHDOG                                 0x3F00

    // PIFM_CHANGE                                          (0xD07C)

    // PIFM_HS_PERIOD                                       (0xD07E)
    #define PIFM_H_CHG_THRESH                               0x07
    #define PIFM_V_CHG_THRESH                               0x38
    #define PIFM_V_CHG_THRESH_SHIFT                         3
    #define SPARE_PIFM                                      0xC0
    #define SPARE_PIFM_SHIFT                                6
    #define PIFM_LOWER_ODD                                  0x0F00
    #define PIFM_UPPER_ODD                                  0xF000

    // PIFM_HS_PULSE                                        (0xD080)

    // PIFM_VS_PERIOD                                       (0xD082)

    // PIFM_VS_PULSE                                        (0xD084)

    // PIFM_SPACE                                           (0xD086)

    // P_CLKMEAS_CONTROL                                    (0xD088)
    #define PIFM_CSYNC_TO_SAMPLE_SPACE                      0x0F
    #define PIFM_SAMPLE_TO_CSYNC_SPACE                      0xF0
    #define PIFM_SAMPLE_TO_CSYNC_SPACE_SHIFT                4

    // P_CLKMEAS_SETTINGS                                   (0xD08A)
    #define P_CLKSRC_SEL                                    0x07
    #define P_CLKMEAS_WIDTH                                 0x1FF8
    #define P_CLKMEAS_RESULT_SEL                            0x6000
    #define SPARE_P_CLKMEAS                                 BIT15

    // P_CLKMEAS_RESULT                                     (0xD08C)
    #define P_CLKMEAS_NOCLK_THRESH                          0xFF
    #define P_CLKMEAS_THRESH                                0xFF00

    // IFMC_CTRL                                            (0xD08E)

    // IFMC_WATCHDOG                                        (0xD0BA)
    #define IFMC_EN                                         BIT0
    #define IFMC_MEASEN                                     BIT1
    #define IFMC_HOFFSETEN                                  BIT2
    #define IFMC_FIELD_SEL                                  BIT3
    #define IFMC_FIELD_EN                                   BIT4
    #define IFMC_INT_ODD_EN                                 BIT5
    #define IFMC_SPACE_SEL                                  BIT6
    #define IFMC_ODD_INV                                    BIT7
    #define IFMC_FIELD_DETECT_MODE                          BIT8
    #define IFMC_FREERUN_ODD                                BIT11
    #define IFMC_SOURCE_SEL                                 0xF000

    // IFMC_HLINE                                           (0xD0BC)
    #define IFMC_H_WATCHDOG                                 0xFF
    #define IFMC_V_WATCHDOG                                 0x3F00

    // IFMC_CHANGE                                          (0xD0BE)

    // IFMC_HS_PERIOD                                       (0xD0C0)
    #define IFMC_H_CHG_THRESH                               0x07
    #define IFMC_V_CHG_THRESH                               0x38
    #define IFMC_V_CHG_THRESH_SHIFT                         3
    #define SPARE_IFMC_CHANGE                               0xC0
    #define SPARE_IFMC_CHANGE_SHIFT                         6
    #define IFMC_LOWER_ODD                                  0x0F00
    #define IFMC_UPPER_ODD                                  0xF000

    // IFMC_HS_PULSE                                        (0xD0C2)

    // IFMC_VS_PERIOD                                       (0xD0C4)

    // IFMC_VS_PULSE                                        (0xD0C6)

    // IFMC_SPACE                                           (0xD0C8)

    // IFMC_STATUS                                          (0xD0CA)
    #define IFMC_CSYNC_TO_SAMPLE_SPACE                      0x0F
    #define IFMC_SAMPLE_TO_CSYNC_SPACE                      0xF0
    #define IFMC_SAMPLE_TO_CSYNC_SPACE_SHIFT                4

    // IFM_SPARE1                                           (0xD0CC)
    #define IFMC_NO_HS                                      BIT0
    #define IFMC_NO_VS                                      BIT1
    #define IFMC_HS_PERIOD_ERR                              BIT2
    #define IFMC_VS_PERIOD_ERR                              BIT3
    #define IFMC_INTLC_ERR                                  BIT7

    // IFM_SPARE2                                           (0xD0CE)

    // PIX_CR_CONTROL                                       (0xD0D0)

    // PIX_CR_STATUS                                        (0xBE90)
    #define PIX_CR_RUN                                      BIT0
    #define PIX_CR_RUN_ON                                   BIT1
    #define PIX_CR_DUMP_LINES                               0x0C
    #define PIX_CR_DUMP_LINES_SHIFT                         2
    #define PIX_CR_DATA_OUT                                 BIT4
    #define PIX_CR_FIELD_EN                                 BIT8
    #define PIX_CR_ODD_EVEN_N                               BIT9
    #define PIX_CR_MOT_DET_SEL                              BIT10
    #define PIX_CR_FILT_EN                                  BIT11
    #define PIX_CR_FILT_CORING_EN                           BIT12
    #define PIX_CR_CORING_TYPE                              BIT13
    #define PIX_CR_FILT_SUBTRACT_EN                         BIT14

    // PIX_CR_H_START                                       (0xBE94)
    #define PIX_CR_YREGION_DONE                             BIT0
    #define PIX_CR_BUFF_OVERRUN                             BIT1
    #define PIX_CR_XFER_INCMPLT                             BIT2

    // PIX_CR_WIDTH                                         (0xBE98)

    // PIX_CR_V_START                                       (0xBE9C)

    // PIX_CR_LENGTH                                        (0xBEA0)

    // PIX_CR_FRACT_INC                                     (0xBEA4)

    // PIX_CR_Y_REGION_SIZE                                 (0xBEA8)

    // PIX_CR_Y_REGION_GAP                                  (0xBEAC)

    // PIX_CR_RESERVED                                      (0xBEB0)

    // PIX_CR_WORDS_TO_DUMP                                 (0xBEB4)
    #define PIX_CR_REG_RESET                                BIT0
    #define PIX_CR_RESRVED                                  0xFFFFFFFE

    // PIX_CR_BUFFER_START                                  (0xBEB8)

    // PIX_CR_BUFFER_MAX                                    (0xBEBC)

    // PIX_CR_RED_INPUT_CFG                                 (0xBEC0)

    // PIX_CR_GRN_INPUT_CFG                                 (0xBEC4)
    #define PIX_CR_RED_IN_A_SEL                             BIT0
    #define PIX_CR_RED_IN_B_SEL                             0x0E
    #define PIX_CR_RED_IN_B_SEL_SHIFT                       1
    #define PIX_CR_RED_IN_B_INV                             BIT4
    #define PIX_CR_RED_CARRY_IN                             BIT5
    #define PIX_CR_RED_INTMD_SEL                            BIT6
    #define PIX_CR_RED_REGAND                               BIT7
    #define PIX_CR_RED_IN_SHIFT                             0x0F00
    #define PIX_CR_RED_REGAND_SHIFT                         BIT12

    // PIX_CR_BLU_INPUT_CFG                                 (0xBEC8)
    #define PIX_CR_GRN_IN_A_SEL                             BIT0
    #define PIX_CR_GRN_IN_B_SEL                             0x0E
    #define PIX_CR_GRN_IN_B_SEL_SHIFT                       1
    #define PIX_CR_GRN_IN_B_INV                             BIT4
    #define PIX_CR_GRN_CARRY_IN                             BIT5
    #define PIX_CR_GRN_INTMD_SEL                            BIT6
    #define PIX_CR_GRN_REGAND                               BIT7
    #define PIX_CR_GRN_IN_SHIFT                             0x0F00
    #define PIX_CR_GRN_REGAND_SHIFT                         BIT12

    // PIX_CR_DATA0                                         (0xBECC)
    #define PIX_CR_BLU_IN_A_SEL                             BIT0
    #define PIX_CR_BLU_IN_B_SEL                             0x0E
    #define PIX_CR_BLU_IN_B_SEL_SHIFT                       1
    #define PIX_CR_BLU_IN_B_INV                             BIT4
    #define PIX_CR_BLU_CARRY_IN                             BIT5
    #define PIX_CR_BLU_INTMD_SEL                            BIT6
    #define PIX_CR_BLU_REGAND                               BIT7
    #define PIX_CR_BLU_IN_SHIFT                             0x0F00
    #define PIX_CR_BLU_REGAND_SHIFT                         BIT12

    // PIX_CR_ACC_IPSEL0                                    (0xBED0)
    #define PIX_CR_DAT0                                     0xFF
    #define PIX_CR_DAT1                                     0xFF00
    #define PIX_CR_DAT2                                     0xFF0000
    #define PIX_CR_DAT3                                     0xFF000000

    // PIX_CR_CNTR_MOD0                                     (0xBED4)
    #define PIX_CR_ACC_INP_SEL0                             0x07
    #define PIX_CR_ACC_INP_SEL1                             0x38
    #define PIX_CR_ACC_INP_SEL1_SHIFT                       3
    #define PIX_CR_ACCUMULATE0                              BIT6
    #define PIX_CR_ACCUMULATE1                              BIT7
    #define PIX_CR_ACC_INP_SEL2                             0x0700
    #define PIX_CR_ACC_INP_SEL3                             0x3800
    #define PIX_CR_ACCUMULATE2                              BIT14
    #define PIX_CR_ACCUMULATE3                              BIT15

    // PIX_CR_ACC_CTRL0                                     (0xBED8)
    #define PIX_CR_CTR_MOD0                                 0x03FF

    // PIX_CR_CNTR_MOD1                                     (0xBEDC)
    #define PIX_CR_ACC_WORD_SZ_                             0x03
    #define PIX_CR_MODULE_SEL_0                             0x1C
    #define PIX_CR_MODULE_SEL_0_SHIFT                       2
    #define PIX_CR_CNT_LD_SEL_0                             0xE0
    #define PIX_CR_CNT_LD_SEL_0_SHIFT                       5
    #define PIX_CR_RGB_OUT_SEL_0                            0x0300
    #define PIX_CR_CLR_REGS_0                               BIT10
    #define PIX_CR_SET_REGS_0                               BIT11
    #define PIX_CR_RSRV0                                    0xFFFFF000

    // PIX_CR_ACC_CTRL1                                     (0xBEE0)
    #define PIX_CR_CTR_MOD1                                 0x03FF

    // PIX_CR_CNTR_MOD2                                     (0xBEE4)
    #define PIX_CR_ACC_WORD_SZ_1                            0x03
    #define PIX_CR_MODULE_SEL_1                             0x1C
    #define PIX_CR_MODULE_SEL_1_SHIFT                       2
    #define PIX_CR_CNT_LD_SEL_1                             0xE0
    #define PIX_CR_CNT_LD_SEL_1_SHIFT                       5
    #define PIX_CR_RGB_OUT_SEL_1                            0x0300
    #define PIX_CR_CLR_REGS_1                               BIT10
    #define PIX_CR_SET_REGS_1                               BIT11
    #define PIX_CR_RSRV1                                    0xFFFFF000

    // PIX_CR_ACC_CTRL2                                     (0xBEE8)
    #define PIX_CR_CTR_MOD2                                 0x03FF

    // PIX_CR_CNTR_MOD3                                     (0xBEEC)
    #define PIX_CR_MODULE_SEL_2                             0x1C
    #define PIX_CR_MODULE_SEL_2_SHIFT                       2
    #define PIX_CR_CNT_LD_SEL_2                             0xE0
    #define PIX_CR_CNT_LD_SEL_2_SHIFT                       5
    #define PIX_CR_RGB_OUT_SEL_2                            0x0300
    #define PIX_CR_CLR_REGS_2                               BIT10
    #define PIX_CR_SET_REGS_2                               BIT11
    #define PIX_CR_RSRV2                                    0xFFFFF000

    // PIX_CR_ACC_CTRL3                                     (0xBEF0)
    #define PIX_CR_CTR_MOD3                                 0x03FF

    // PIX_CR_ACC_DATA                                      (0xBEF4)
    #define PIX_CR_MODULE_SEL_3                             0x1C
    #define PIX_CR_MODULE_SEL_3_SHIFT                       2
    #define PIX_CR_CNT_LD_SEL_3                             0xE0
    #define PIX_CR_CNT_LD_SEL_3_SHIFT                       5
    #define PIX_CR_RGB_OUT_SEL_3                            0x0300
    #define PIX_CR_CLR_REGS_3                               BIT10
    #define PIX_CR_SET_REGS_3                               BIT11
    #define PIX_CR_RSRV3                                    0xFFFFF000

    // PIX_CR_ARITH_CTRL0                                   (0xBEF8)
    #define PIX_CR_ACC_DATA0                                0xFF
    #define PIX_CR_ACC_DATA1                                0xFF00
    #define PIX_CR_ACC_DATA2                                0xFF0000L
    #define PIX_CR_ACC_DATA3                                0xFF000000

    // PIX_CR_ARITH_CTRL1                                   (0xBEFC)
    #define PIX_CR_ARITH_SHIFT_0                            0x0F
    #define PIX_CR_ARITH_SHIFT_1                            0xF0
    #define PIX_CR_ARITH_SHIFT_1_SHIFT                      4
    #define PIX_CR_ARITH_SHIFT_2                            0x0F00
    #define PIX_CR_ARITH_SHIFT_3                            0xF000
    #define PIX_CR_ARITH_SHIFT_4                            0xF0000
    #define PIX_CR_ARITH_SHIFT_5                            0xF00000
    #define PIX_CR_ARITH_SHIFT_6                            0xF000000
    #define PIX_CR_ARITH_SHIFT_7                            0xF0000000

    // PIX_CR_DATA1                                         (0xBF00)
    #define PIX_CR_ARITH_SHIFT_8                            0x0F

    // PIX_CR_DATA2                                         (0xBF04)
    #define PIX_CR_DATA4                                    0xFF
    #define PIX_CR_DATA5                                    0xFF00
    #define PIX_CR_DATA6                                    0xFF0000
    #define PIX_CR_DATA7                                    0xFF000000

    // PIX_CR_STG_LGC0_FLAG0                                (0xBF08)
    #define PIX_CR_DATA8                                    0xFF
    #define PIX_CR_DATA9                                    0xFF00
    #define PIX_CR_DATA10                                   0xFF0000L
    #define PIX_CR_DATA11                                   0xFF000000

    // PIX_CR_STG_LGC0_FLAG1                                (0xBF0C)
    #define STG_LGC0_FLAG0_LUT                              0xFFFFFFFF

    // PIX_CR_STG_LGC0_FLAG2                                (0xBF10)
    #define STG_LGC0_FLAG1_LUT                              0xFFFFFFFF

    // PIX_CR_STG_LGC0_CTRL                                 (0xBF14)
    #define STG_LGC0_FLAG2_LUT                              0xFFFFFFFF

    // PIX_CR_STG_LGC1_FLAG0                                (0xBF18)
    #define STG_LGC0_CTRL_LUT                               0xFFFFFF

    // PIX_CR_STG_LGC1_FLAG1                                (0xBF1C)
    #define STG_LGC1_FLAG0_LUT                              0xFFFFFFFF

    // PIX_CR_STG_LGC1_FLAG2                                (0xBF20)
    #define STG_LGC1_FLAG1_LUT                              0xFFFFFFFF

    // PIX_CR_STG_LGC1_CTRL                                 (0xBF24)
    #define STG_LGC1_FLAG2_LUT                              0xFFFFFFFF

    // PIX_CR_STG_LGC2_FLAG0                                (0xBF28)
    #define STG_LGC1_CTRL_LUT                               0xFFFFFF

    // PIX_CR_STG_LGC2_FLAG1                                (0xBF2C)
    #define STG_LGC2_FLAG0_LUT                              0xFFFFFFFF

    // PIX_CR_STG_LGC2_FLAG2                                (0xBF30)
    #define STG_LGC2_FLAG1_LUT                              0xFFFFFFFF

    // PIX_CR_STG_LGC2_CTRL                                 (0xBF34)
    #define STG_LGC2_FLAG2_LUT                              0xFFFFFFFF

    // PIX_CR_ARITH0_LUT                                    (0xBF38)
    #define STG_LGC2_CTRL_LUT                               0xFFFFFF

    // PIX_CR_ARITH1_LUT                                    (0xBF3C)
    #define ARITH0_LUT                                      0xFFFFFFFF

    // PIX_CR_ARITH2_LUT                                    (0xBF40)
    #define ARITH1_LUT                                      0xFFFFFFFF

    // PIX_CR_ARITH3_LUT                                    (0xBF44)
    #define ARITH2_LUT                                      0xFFFFFFFF

    // PIX_CR_ARITH4_LUT                                    (0xBF48)
    #define ARITH3_LUT                                      0xFFFFFFFF

    // PIX_CR_ARITH5_LUT                                    (0xBF4C)
    #define ARITH4_LUT                                      0xFFFFFFFF

    // PIX_CR_ARITH6_LUT                                    (0xBF50)
    #define ARITH5_LUT                                      0xFFFFFFFF

    // PIX_CR_ARITH7_LUT                                    (0xBF54)
    #define ARITH6_LUT                                      0xFFFFFFFF

    // PIX_CR_ARITH8_LUT                                    (0xBF58)
    #define ARITH7_LUT                                      0xFFFFFFFF

    // PIX_CR_ACC_LGC_PFLAG0                                (0xBF5C)
    #define ARITH8_LUT                                      0xFFFFFFFF

    // PIX_CR_ACC_LGC_PFLAG1                                (0xBF60)
    #define ACC_LGC_PFLAG0_LUT                              0xFFFFFFFF

    // PIX_CR_ACC_LGC_PFLAG2                                (0xBF64)
    #define ACC_LGC_PFLAG1_LUT                              0xFFFFFFFF

    // PIX_CR_ACC_LGC_STATE                                 (0xBF68)
    #define ACC_LGC_PFLAG2_LUT                              0xFFFFFFFF

    // PIX_CR_ACC_LGC_CTRL0                                 (0xBF6C)
    #define ACC_LGC_STATE_LUT                               0xFFFFFFFF

    // PIX_CR_ACC_LGC_CTRL1                                 (0xBF70)
    #define ACC_LGC_CTRL0_LUT                               0xFFFFF

    // PIX_CR_ACC_LGC_CTRL2                                 (0xBF74)
    #define ACC_LGC_CTRL1_LUT                               0xFFFFF

    // PIX_CR_ACC_LGC_CTRL3                                 (0xBF78)
    #define ACC_LGC_CTRL2_LUT                               0xFFFFF

    // PIX_CR_ACC_LGC_PREV_FLOP_EN0                         (0xBF7C)
    #define ACC_LGC_CTRL3_LUT                               0xFFFFF

    // PIX_CR_ACC_LGC_PREV_FLOP_EN1                         (0xBF80)
    #define ACC_LGC_PREV_FLOP_EN0_LUT                       0xFFFFFF

    // PIX_CR_ACC_LGC_PREV_FLOP_EN2                         (0xBF84)
    #define ACC_LGC_PREV_FLOP_EN1_LUT                       0xFFFFFF

    // PIX_CR_ACC_LGC_PREV_FLOP_EN3                         (0xBF88)
    #define ACC_LGC_PREV_FLOP_EN2_LUT                       0xFFFFFF

    // PIX_CR_ACC_LGC_FLAGSIN01_0                           (0xBF8C)
    #define ACC_LGC_PREV_FLOP_EN3_LUT                       0xFFFFFF

    // PIX_CR_ACC_LGC_FLAGSIN23_0                           (0xBF90)
    #define ACC_LGC_FLAGSIN01_0_LUT                         0xFFFFFFFF

    // PIX_CR_ACC_LGC_FLAGSIN01_1                           (0xBF94)
    #define ACC_LGC_FLAGSIN23_0_LUT                         0xFFFFFFFF

    // PIX_CR_ACC_LGC_FLAGSIN23_1                           (0xBF98)
    #define ACC_LGC_FLAGSIN01_1_LUT                         0xFFFFFFFF

    // PIX_CR_ACC_LGC_FLAGSIN01_2                           (0xBF9C)
    #define ACC_LGC_FLAGSIN23_1_LUT                         0xFFFFFFFF

    // PIX_CR_ACC_LGC_FLAGSIN23_2                           (0xBFA0)
    #define ACC_LGC_FLAGSIN01_2_LUT                         0xFFFFFFFF

    // PIX_CR_ACC_LGC_FLAGSIN01_3                           (0xBFA4)
    #define ACC_LGC_FLAGSIN23_2_LUT                         0xFFFFFFFF

    // PIX_CR_ACC_LGC_FLAGSIN23_3                           (0xBFA8)
    #define ACC_LGC_FLAGSIN01_3_LUT                         0xFFFFFFFF

    // PIX_CR_ACC_LGC_STATEFLOP_0                           (0xBFAC)
    #define ACC_LGC_FLAGSIN23_3_LUT                         0xFFFFFFFF

    // PIX_CR_ACC_LGC_STATEFLOP_1                           (0xBFB0)
    #define ACC_LGC_STATEFLOP_0_LUT                         0xFFFFFFFF

    // PIX_CR_HOR_FILT_COEFF_0                              (0xBFB4)
    #define ACC_LGC_STATEFLOP_1_LUT                         0xFFFFFFFF

    // PIX_CR_HOR_FILT_COEFF_1                              (0xBFB8)
    #define PIX_CR_RED_COEFF_0                              0xFF
    #define PIX_CR_GRN_COEFF_0                              0xFF00
    #define PIX_CR_BLU_COEFF_0                              0xFF0000

    // PIX_CR_HOR_FILT_COEFF_2                              (0xBFBC)
    #define PIX_CR_RED_COEFF_1                              0xFF
    #define PIX_CR_GRN_COEFF_1                              0xFF00
    #define PIX_CR_BLU_COEFF_1                              0xFF0000

    // PIX_CR_HOR_FILT_COEFF_3                              (0xBFC0)
    #define PIX_CR_RED_COEFF_2                              0xFF
    #define PIX_CR_GRN_COEFF_2                              0xFF00
    #define PIX_CR_BLU_COEFF_2                              0xFF0000

    // PIX_CR_HOR_FILT_COEFF_4                              (0xBFC4)
    #define PIX_CR_RED_COEFF_3                              0xFF
    #define PIX_CR_GRN_COEFF_3                              0xFF00
    #define PIX_CR_BLU_COEFF_3                              0xFF0000

    // PIX_CR_HOR_FILT_CORING_THRESH_RED                    (0xBFC8)
    #define PIX_CR_RED_COEFF_4                              0xFF
    #define PIX_CR_GRN_COEFF_4                              0xFF00
    #define PIX_CR_BLU_COEFF_4                              0xFF0000

    // PIX_CR_HOR_FILT_CORING_THRESH_GRN                    (0xBFCC)
    #define PIX_CR_RED_CORING_THRESH                        0x07FF

    // PIX_CR_HOR_FILT_CORING_THRESH_BLU                    (0xBFD0)
    #define PIX_CR_GRN_CORING_THRESH                        0x07FF

    // PIX_CR_REVISION                                      (0xBFD4)
    #define PIX_CR_BLU_CORING_THRESH                        0x07FF

    // ICP_CTRL                                             (0xBFD8)
    #define PIX_CR_SUB_REV                                  0x0F
    #define PIX_CR_MINOR_REV                                0xF0
    #define PIX_CR_MINOR_REV_SHIFT                          4
    #define PIX_CR_MAJOR_REV                                0x0F00

    // PIX_CR_SPARE                                         (0xBFDC)
    #define PIXEL_CRUNCH_EN                                 BIT0
    #define SOURCE_SEL                                      BIT1
    #define TARGET_EN                                       BIT2
    #define SOURCE_POLARITY                                 BIT3
    #define TARGET_POLARITY                                 BIT4
    #define INSTAUTO_PIXCR_SEL                              BIT5
    #define CLAMP_LSBS                                      BIT6

    // INST_AUTO_CTRL                                       (0xBFE0)

    // INST_AUTO_STATUS                                     (0xC856)
    #define INST_AUTO_RUN                                   BIT0
    #define INST_AUTO_MODE                                  BIT1
    #define INST_AUTO_DIFF_CTRL                             0x1C
    #define INST_AUTO_DIFF_CTRL_SHIFT                       2
    #define INST_AUTO_PHASE_EDGE_QUAL                       0x0300
    #define INST_AUTO_EDGE_PROPORTION                       0x0C00
    #define INST_AUTO_PIP_EN                                BIT12
    #define INST_AUTO_STEALTH_EN                            BIT15

    // INST_AUTO_THRESH                                     (0xC858)
    #define INST_AUTO_BUFFER_LIMIT_FLAG                     BIT0
    #define INST_AUTO_DATA_ERROR                            BIT1

    // INST_AUTO_FRACT_INC                                  (0xC85A)
    #define INST_AUTO_EDGE_THRESH                           0xFF
    #define INST_AUTO_LEVEL_THRESH                          0xFF00

    // INST_AUTO_BUFFER_START                               (0xC85C)

    // INST_AUTO_Y_REGION_SIZE                              (0xC85E)

    // INST_AUTO_BUFFER_MAX                                 (0xC860)
    #define INST_AUTO_Y_REGION_SIZ                          0xFF

    // IMP_SOURCE                                           (0xC862)

    // IMP_CONTROL                                          (0xCC80)
    #define IMP_SRC_SEL                                     0x07
    #define IMP_HS_INV                                      BIT3
    #define IMP_VS_INV                                      BIT4
    #define IMP_DV_INV                                      BIT5
    #define IMP_SOURCE_CLK_INV                              BIT6 // IMP_CLK_INV
    #define IMP_CLK_DELAY                                   0x0300

    // IMP_RESERVED_0                                       (0xCC82)
    #define IMP_RUN_EN                                      BIT0
    #define IMP_EXT_DV_EN                                   BIT1
    #define IMP_INTLC_EN                                    BIT2
    #define IMP_HS_DELAY_EN                                 BIT3
    #define IMP_ADD_OFFSET                                  BIT4
    #define IMP_PIXGRAB_EN                                  BIT5
    #define IMP_ODD_FIELD_ONLY                              BIT7
    #define IMP_444_EN                                      BIT8
    #define IMP_RGB_TO_YUV_EN                               BIT9
    #define IMP_YUV_EN                                      BIT10
    #define IMP_BLACK_OFFSET                                BIT11
    #define IMP_CCIR861_EN                                  BIT12
    #define IMP_422_TRUNC_EN                                BIT13
    #define IMP_DITH_10TO8                                  BIT14
    #define IMP_CSC_OVERRIDE                                BIT15

    // IMP_CSC_CTRL                                         (0xCC84)

    // IMP_IN_OFFSET1                                       (0xCC86)
    #define IMP_CSC_IN_422TO444_EN                          BIT0
    #define IMP_CSC_IN_422TO444_SEL                         BIT1
    #define IMP_CSC_OUT_444TO422_EN                         BIT2
    #define IMP_CSC_OUT_444TO422_SEL                        BIT3

    // IMP_IN_OFFSET2                                       (0xCC88)
    #define IMP_IN_OFF1                                     0x07FF
    #define IMP_IN_OFFSET1_CLAMP                            BIT12

    // IMP_IN_OFFSET3                                       (0xCC8A)
    #define IMP_IN_OFF2                                     0x07FF
    #define IMP_IN_OFFSET2_CLAMP                            BIT12

    // IMP_MULT_COEF11                                      (0xCC8C)
    #define IMP_IN_OFF3                                     0x07FF
    #define IMP_IN_OFFSET3_CLAMP                            BIT12

    // IMP_MULT_COEF12                                      (0xCC8E)
    #define IMP_MUL_COEF11                                  0x07FF

    // IMP_MULT_COEF13                                      (0xCC90)
    #define IMP_MUL_COEF12                                  0x07FF

    // IMP_MULT_COEF21                                      (0xCC92)
    #define IMP_MUT_COEF13                                  0x07FF

    // IMP_MULT_COEF22                                      (0xCC94)
    #define IMP_MUL_COEF21                                  0x07FF

    // IMP_MULT_COEF23                                      (0xCC96)
    #define IMP_MUL_COEF22                                  0x07FF

    // IMP_MULT_COEF31                                      (0xCC98)
    #define IMP_MUL_COEF23                                  0x07FF

    // IMP_MULT_COEF32                                      (0xCC9A)
    #define IMP_MUL_COEF31                                  0x07FF

    // IMP_MULT_COEF33                                      (0xCC9C)
    #define IMP_MUL_COEF32                                  0x07FF

    // IMP_OUT_OFFSET1                                      (0xCC9E)
    #define IMP_MUL_COEF33                                  0x07FF

    // IMP_OUT_OFFSET2                                      (0xCCA0)
    #define IMP_OUT_OFF1                                    0x07FF

    // IMP_OUT_OFFSET3                                      (0xCCA2)
    #define IMP_OUT_OFF2                                    0x07FF

    // IMP_HS_DELAY                                         (0xCCA4)
    #define IMP_OUT_OFF3                                    0x07FF

    // IMP_VS_DELAY                                         (0xCCD8)
    #define IMP_HDELAY                                      0x1FFF

    // IMP_H_ACT_START                                      (0xCCDA)
    #define IMP_VDELAY                                      0x0FFF

    // IMP_H_ACT_WIDTH                                      (0xCCDC)
    #define IMP_H_ACTIV_START                               0x1FFF

    // IMP_V_ACT_START_ODD                                  (0xCCDE)
    #define IMP_H_ACTIV_WIDTH                               0x1FFF

    // IMP_V_ACT_START_EVEN                                 (0xCCE0)
    #define IMP_V_ACTIV_START_ODD                           0x0FFF

    // IMP_V_ACT_LENGTH                                     (0xCCE2)
    #define IMP_V_ACTIV_START_EVEN                          0x0FFF

    // IMP_FREEZE_VIDEO                                     (0xCCE4)
    #define IMP_V_ACTIV_LENGTH                              0x0FFF

    // IMP_FLAGLINE                                         (0xCCE6)
    #define IMP_FREEZE                                      BIT0

    // IMP_VLOCK_EVENT                                      (0xCCE8)

    // IMP_FRAME_RESET_LINE                                 (0xCCEA)

    // IMP_RFF_READY_LINE                                   (0xCCEC)

    // IMP_TRID_CONTROL                                     (0xCCEE)

    // TRID_CTRL                                            (0xCEDE)
    #define TRID_IMP_EN                                     BIT0
    #define TRID_IMP_SEL                                    0x0E
    #define TRID_IMP_SEL_SHIFT                              1

    // TRID_VBACK                                           (0xA870)
    #define TRID_EN                                         BIT0
    #define PAT3D_GEN                                       BIT1
    #define TRID_VS_REMOVE                                  BIT2
    #define TRID_VS_INSERT                                  BIT3
    #define TRID_CTRL_RSV1                                  0x7FF0
    #define TRID_FW_LR_EN                                   BIT15
    #define TRID_FW_LR_SEL                                  BIT16
    #define TRID_CTRL_RSV2                                  0xFFFFFFFC

    // TRID_VFRONT                                          (0xA874)

    // TRID_VSYNC                                           (0xA878)

    // TRID_VACT                                            (0xA87C)

    // TRID_VACT_SP                                         (0xA880)

    // TRID_HBACK                                           (0xA884)

    // TRID_HFRONT                                          (0xA888)

    // TRID_HSYNC                                           (0xA88C)

    // TRID_HACT                                            (0xA890)

    // TRID_CONTROL                                         (0xA894)

    // TRID_STATUS                                          (0xA898)

    // MOTION_PROC_CTRL                                     (0xA89C)

    // AFM_THRESH_RS                                        (0xCCF0)
    #define AFM_DETECT_EN                                   BIT0
    #define MADI_EN                                         BIT1
    #define TNR_EN                                          BIT2
    #define MRS_ON                                          BIT3
    #define CCS_ON                                          BIT4
    #define AFM_STQ_EN                                      BIT5
    #define AFM_NEW_CTRL_EN                                 BIT6
    #define TNR2_EN                                         BIT7
    #define TNR3_EN                                         BIT8

    // AFM_HSTART                                           (0xCCF2)
    #define AFM_THRESH_S                                    0xFF
    #define AFM_THRESH_R                                    0xFF00

    // AFM_HCOUNT                                           (0xCCF4)

    // AFM_VSTART                                           (0xCCF6)

    // AFM_VCOUNT                                           (0xCCF8)

    // AFM_R_hi                                             (0xCCFA)

    // AFM_R_lo                                             (0xCCFC)
    #define AFM_R                                           0xFFFF

    // AFM_S_hi                                             (0xCCFE)

    // AFM_S_lo                                             (0xCD00)
    #define AFM_S                                           0xFFFF

    // AFM_MODE_CTRL                                        (0xCD02)

    // AFM_22_CTRL1                                         (0xCD04)
    #define AFM_EN                                          BIT0
    #define AFM_RFF                                         BIT1
    #define MESH                                            BIT2
    #define CPU_RS_CALC                                     BIT3

    // AFM_22_CTRL2                                         (0xCD06)
    #define AFM_22_THRESH1                                  0x3F
    #define AFM_22_THRESH2                                  0x0FC0

    // AFM_22_MOTION                                        (0xCD08)
    #define AFM_22_THRESH3                                  0xFFFF

    // MADI_QUANT_THRESH0                                   (0xCD0A)

    // MADI_QUANT_THRESH1                                   (0xCD0C)

    // MADI_QUANT_THRESH2                                   (0xCD0E)

    // MADI_GAIN                                            (0xCD10)

    // MADI_EXT_NOISE                                       (0xCD12)
    #define MADI_CHROMA_GAIN                                0x03
    #define MADI_VERT_GAIN                                  0x0C
    #define MADI_VERT_GAIN_SHIFT                            2
    #define MADI_NOISE_GAIN                                 0x30
    #define MADI_NOISE_GAIN_SHIFT                           4
    #define MADI_LPF_SHIFT                                  0xC0
    #define MADI_LPF_SHIFT_SHIFT                            6
    #define MADI_NOISE_CLAMP                                0xFF00

    // MADI_INT_NOISE                                       (0xCD14)
    #define MADI_EXT_NOISE_MADI                             0xFF
    #define MADI_EXT_NOISE_TNR                              0xFF00

    // MADI_CTRL                                            (0xCD16)
    #define MADI_INT_NOISE_METER                            0xFF
    #define MADI_INT_NOISE_ERR                              BIT8

    // MADI_FILTER_CTRL1                                    (0xCD18)
    #define MADI_EXT_NOISE_EN                               BIT0
    #define MADI_VT_COMP_EN                                 BIT1
    #define MADI_NOISE_METER_SEL                            BIT2
    #define MADI_MOTION_NOISE_GAIN                          0x78
    #define MADI_MOTION_NOISE_GAIN_SHIFT                    3
    #define MADI_NOISE_FULL_WINDOW                          BIT7
    #define MADI_EXT_NOISE_TNR_EN                           BIT8
    #define MADI_NOISE_WIN_SEL                              BIT9

    // MADI_FILTER_CTRL2                                    (0xCD1A)
    #define MADI_FILTER_EN                                  BIT0
    #define MADI_V_TAP_SEL                                  0x0E
    #define MADI_V_TAP_SEL_SHIFT                            1
    #define MADI_H_TAP_SEL                                  0x07F0
    #define MADI_OLD_TDIFF_EN                               BIT11

    // MADI_FILTER_CTRL3                                    (0xCD1C)
    #define MADI_VC0                                        0x1F
    #define MADI_VC1                                        0x03E0
    #define MADI_VC2                                        0x7C00

    // MADI_FILTER_CTRL4                                    (0xCD1E)
    #define MADI_HC0                                        0x1F
    #define MADI_HC1                                        0x03E0
    #define MADI_HC2                                        0x7C00

    // MADI_FILTER_CTRL5                                    (0xCD20)
    #define MADI_W00                                        0xFF
    #define MADI_W01                                        0xFF00

    // MADI_FILTER_CTRL6                                    (0xCD22)
    #define MADI_W10                                        0xFF
    #define MADI_W11                                        0xFF00

    // MADI_FILTER_CTRL7                                    (0xCD24)
    #define MADI_MC_VC0                                     0x1F
    #define MADI_MC_VC1                                     0x03E0
    #define MADI_MC_VC2                                     0x7C00

    // MADI_FILTER_CTRL8                                    (0xCD26)
    #define MADI_MC_HC0                                     0x1F
    #define MADI_MC_HC1                                     0x03E0
    #define MADI_MC_HC2                                     0x7C00

    // MADI_FILTER_CTRL9                                    (0xCD28)
    #define MADI_MC_W00                                     0xFF
    #define MADI_MC_W01                                     0xFF00

    // MADI_FILTER_CTRL10                                   (0xCD2A)
    #define MADI_MC_W10                                     0xFF
    #define MADI_MC_W11                                     0xFF00

    // MADI_FILTER_CTRL11                                   (0xCD2C)
    #define MADI_ABS_EN                                     BIT0
    #define MADI_THRESH_EN                                  BIT1
    #define MADI_MC_ABS_EN                                  BIT2
    #define MADI_MC_THRESH_EN                               BIT3

    // MADI_FILTER_CTRL12                                   (0xCD2E)
    #define MADI_MC_VHHH_TH0                                0x7FFF

    // MADI_FILTER_CTRL13                                   (0xCD30)
    #define MADI_MC_VHHL_TH0                                0x7FFF

    // MADI_FILTER_CTRL14                                   (0xCD32)
    #define MADI_MC_VLHH_TH0                                0x7FFF

    // MADI_FILTER_CTRL15                                   (0xCD34)
    #define MADI_MC_VLHL_TH0                                0x7FFF

    // MADI_FILTER_CTRL16                                   (0xCD36)
    #define MADI_MC_VHHH_TH1                                0x7FFF

    // MADI_FILTER_CTRL17                                   (0xCD38)
    #define MADI_MC_VHHL_TH1                                0x7FFF

    // MADI_FILTER_CTRL18                                   (0xCD3A)
    #define MADI_MC_VLHH_TH1                                0x7FFF

    // MADI_FILTER_CTRL19                                   (0xCD3C)
    #define MADI_MC_VLHL_TH1                                0x7FFF

    // MADI_FILTER_CTRL20                                   (0xCD3E)
    #define MADI_VHHH_TH0                                   0x7FFF

    // MADI_FILTER_CTRL21                                   (0xCD40)
    #define MADI_VHHL_TH0                                   0x7FFF

    // MADI_FILTER_CTRL22                                   (0xCD42)
    #define MADI_VLHH_TH0                                   0x7FFF

    // MADI_FILTER_CTRL23                                   (0xCD44)
    #define MADI_VLHL_TH0                                   0x7FFF

    // MADI_FILTER_CTRL24                                   (0xCD46)
    #define MADI_VHHH_TH1                                   0x7FFF

    // MADI_FILTER_CTRL25                                   (0xCD48)
    #define MADI_VHHL_TH1                                   0x7FFF

    // MADI_FILTER_CTRL26                                   (0xCD4A)
    #define MADI_VLHH_TH1                                   0x7FFF

    // MADI_NOISE_THRESH                                    (0xCD4C)
    #define MADI_VLHL_TH1                                   0x7FFF

    // MADI_NOISE_HSTART                                    (0xCD4E)
    #define MADI_NOISE_THRESH_MIN                           0xFF
    #define MADI_NOISE_THRESH_MAX                           0xFF00

    // MADI_NOISE_HCOUNT                                    (0xCD50)

    // MADI_NOISE_VSTART                                    (0xCD52)

    // MADI_NOISE_VCOUNT                                    (0xCD54)

    // CCS_QUANT_THRESH0                                    (0xCD56)

    // CCS_QUANT_THRESH1                                    (0xCD58)

    // TNR3_CTRL                                            (0xCD5A)

    // TNR3_CTRL2                                           (0xCD5C)
    #define TNR3_FLESHTONE_EN                               BIT0
    #define TNR3_IIR_CONVERGENCE                            BIT1
    #define TNR3_NOISE_FREEZE_EN                            BIT2
    #define TNR3_PROGRESSIVE_EN                             BIT3
    #define TNR3_BYPASS                                     BIT4
    #define TNR3_Y_H_COEF_SEL                               0x60
    #define TNR3_Y_H_COEF_SEL_SHIFT                         5
    #define TNR3_UV_H_COEF_SEL                              0x0180
    #define TNR_3_SEL                                       BIT9

    // TNR3_SNR_K_MATH                                      (0xCD5E)
    #define TNR3_Y_REGION_EN                                BIT0
    #define TNR3_UV_REGION_EN                               BIT1
    #define TNR3_Y_H_HF_APR                                 0x03C0
    #define TNR3_UV_H_HF_APR                                0x3C00
    #define TNR3_FT_DUP_UV                                  BIT14
    #define TNR3_BYPASS_SNR                                 BIT15

    // TNR3_Y_NOISE                                         (0xCD60)
    #define TNR3_Y_SNR_K_GRAD                               0x3F
    #define TNR3_UV_SNR_K_GRAD                              0x0FC0

    // TNR3_UV_NOISE                                        (0xCD62)
    #define TNR3_Y_NOISE_FLOOR_GAIN                         0x03FF

    // TNR3_K_MIN                                           (0xCD64)
    #define TNR3_UV_NOISE_FLOOR_GAIN                        0x03FF

    // TNR3_K_LOGIC                                         (0xCD66)
    #define TNR3_Y_K_MIN                                    0x1F
    #define TNR3_UV_K_MIN                                   0x03E0

    // TNR3_GRAD1                                           (0xCD68)
    #define TNR3_Y_H_KLOG_APR                               0x0F
    #define TNR3_Y_V_KLOG_APR                               0x30
    #define TNR3_Y_V_KLOG_APR_SHIFT                         4
    #define TNR3_UV_H_KLOG_APR                              0x03C0
    #define TNR3_UV_V_KLOG_APR                              0x0C00
    #define TNR3_Y_SEL_KLOG_INPUT                           BIT12
    #define TNR3_UV_SEL_KLOG_INPU                           BIT13

    // TNR3_GRAD2                                           (0xCD6A)
    #define TNR3_LUMA_GRAD                                  0xFF
    #define TNR3_FLESHTONE_GRAD                             0xFF00

    // TNR3_LA_LUT1                                         (0xCD6C)
    #define TNR3_CHROMA_GRAD                                0xFF

    // TNR3_LA_LUT2                                         (0xCD6E)

    // TNR3_FLESHTONE_YMIN                                  (0xCD70)

    // TNR3_FLESHTONE_YMAX                                  (0xCD72)
    #define TNR3_YMIN                                       0x03FF

    // TNR3_FLESHTONE_U                                     (0xCD74)
    #define TNR3_YMAX                                       0x03FF

    // TNR3_FLESHTONE_V                                     (0xCD76)
    #define TNR3_UMIN                                       0x3F
    #define TNR3_UMAX                                       0x0FC0

    // TNR3_UV_DIF_MAX                                      (0xCD78)
    #define TNR3_VMIN                                       0x3F
    #define TNR3_VMAX                                       0x0FC0

    // TNR_CTRL                                             (0xCD7A)

    // TNR_CTRL2                                            (0xCDBA)
    #define TNR_FLESHTONE_EN                                BIT0
    #define TNR_NOISE_GAIN                                  0x06
    #define TNR_NOISE_GAIN_SHIFT                            1
    #define TNR_IIR_CONVERGENCE                             BIT3
    #define TNR_NOISE_FREEZE_EN                             BIT4
    #define TNR_PROGRESSIVE_EN                              BIT5

    // TNR_Y_REGION1                                        (0xCDBC)
    #define TNR_Y_REGION_EN                                 BIT0
    #define TNR_UV_CHROMA_GAIN                              0x06
    #define TNR_UV_CHROMA_GAIN_SHIFT                        1
    #define TNR_UV_LUMA_GAIN                                0x18
    #define TNR_UV_LUMA_GAIN_SHIFT                          3

    // TNR_Y_REGION2                                        (0xCDBE)

    // TNR_Y_REGION3                                        (0xCDC0)

    // TNR_Y_REGION4                                        (0xCDC2)

    // TNR_Y_REGION5                                        (0xCDC4)

    // TNR_Y_REGION6                                        (0xCDC6)

    // TNR_Y_REGION7                                        (0xCDC8)

    // TNR_Y_REGION8                                        (0xCDCA)

    // TNR_Y_LUT1                                           (0xCDCC)

    // TNR_Y_LUT2                                           (0xCDCE)

    // TNR_Y_LUT3                                           (0xCDD0)

    // TNR_Y_LUT4                                           (0xCDD2)

    // TNR_Y_LUT5                                           (0xCDD4)

    // TNR_Y_LUT6                                           (0xCDD6)

    // TNR_Y_LUT7                                           (0xCDD8)

    // TNR_Y_LUT8                                           (0xCDDA)

    // TNR_FLESHTONE_YMIN                                   (0xCDDC)

    // TNR_FLESHTONE_YMAX                                   (0xCDDE)
    #define TNR_YMIN                                        0x03FF

    // TNR_QUANT_THRESH0                                    (0xCDE0)
    #define TNR_YMAX                                        0x03FF

    // TNR_QUANT_THRESH1                                    (0xCDE2)

    // TNR_QUANT_THRESH2                                    (0xCDE4)

    // TNR_UV_QUANT_THRESH0                                 (0xCDE6)

    // TNR_UV_QUANT_THRESH1                                 (0xCDE8)
    #define TNR_UV_QUANT_THRESH                             0xFF
    //#define Quantization threshold between level 0 and level 1 motion for chroma temporalBIT0

    // TNR_UV_QUANT_THRESH2                                 (0xCDEA)
    //#define Quantization threshold between level 1 and level 2 motion for chroma temporalBIT1

    // TNR_LUT1                                             (0xCDEC)
    //#define Quantization threshold between level 2 and level 3 motion for chroma temporalBIT2

    // TNR_LUT2                                             (0xCDEE)

    // TNR_LUT_UV                                           (0xCDF0)

    // TNR_FLESHTONE_U                                      (0xCDF2)

    // TNR_FLESHTONE_V                                      (0xCDF4)
    #define TNR_UMIN                                        0x3F
    #define TNR_UMAX                                        0x0FC0

    // TNR_UV_DIF_MAX                                       (0xCDF6)
    #define TNR_VMIN                                        0x3F
    #define TNR_VMAX                                        0x0FC0

    // NOISE_HIST_CTRL                                      (0xCDF8)

    // NOISE_HIST_BIN0_BIN1                                 (0xCDFA)
    #define NOISE_HIST_NOISE_SEL                            BIT0
    #define NOISE_HIST_SHIFT_REG                            0x1E
    #define NOISE_HIST_SHIFT_REG_SHIFT                      1

    // NOISE_HIST_BIN2_BIN3                                 (0xCDFC)
    #define NOISE_HIST_BIN0                                 0xFF
    #define NOISE_HIST_BIN1                                 0xFF00

    // NOISE_HIST_BIN4_BIN5                                 (0xCDFE)
    #define NOISE_HIST_BIN2                                 0xFF
    #define NOISE_HIST_BIN3                                 0xFF00

    // NOISE_HIST_BIN6_BIN7                                 (0xCE00)
    #define NOISE_HIST_BIN4                                 0xFF
    #define NOISE_HIST_BIN5                                 0xFF00

    // NOISE_HIST_BIN8_BIN9                                 (0xCE02)
    #define NOISE_HIST_BIN6                                 0xFF
    #define NOISE_HIST_BIN7                                 0xFF00

    // NOISE_HIST_BINA_BINB                                 (0xCE04)
    #define NOISE_HIST_BIN8                                 0xFF
    #define NOISE_HIST_BIN9                                 0xFF00

    // NOISE_HIST_BINC_BIND                                 (0xCE06)
    #define NOISE_HIST_BINA                                 0xFF
    #define NOISE_HIST_BINB                                 0xFF00

    // NOISE_HIST_BINE_BINF                                 (0xCE08)
    #define NOISE_HIST_BINC                                 0xFF
    #define NOISE_HIST_BIND                                 0xFF00

    // NOISE_HIST_TH0_TH1                                   (0xCE0A)
    #define NOISE_HIST_BINE                                 0xFF
    #define NOISE_HIST_BINF                                 0xFF00

    // NOISE_HIST_TH2_TH3                                   (0xCE0C)
    #define NOISE_HIST_THRESH0                              0xFF
    #define NOISE_HIST_THRESH1                              0xFF00

    // NOISE_HIST_TH4_TH5                                   (0xCE0E)
    #define NOISE_HIST_THRESH2                              0xFF
    #define NOISE_HIST_THRESH3                              0xFF00

    // NOISE_HIST_TH6_TH7                                   (0xCE10)
    #define NOISE_HIST_THRESH4                              0xFF
    #define NOISE_HIST_THRESH5                              0xFF00

    // NOISE_HIST_TH8_TH9                                   (0xCE12)
    #define NOISE_HIST_THRESH6                              0xFF
    #define NOISE_HIST_THRESH7                              0xFF00

    // NOISE_HIST_THA_THB                                   (0xCE14)
    #define NOISE_HIST_THRESH8                              0xFF
    #define NOISE_HIST_THRESH9                              0xFF00

    // NOISE_HIST_THC_THD                                   (0xCE16)
    #define NOISE_HIST_THRESHA                              0xFF
    #define NOISE_HIST_THRESHB                              0xFF00

    // NOISE_HIST_THE                                       (0xCE18)
    #define NOISE_HIST_THRESHC                              0xFF
    #define NOISE_HIST_THRESHD                              0xFF00

    // IMP_HMEASURE_START                                   (0xCE1A)
    #define NOISE_HIST_THRESHE                              0xFF

    // IMP_HMEASURE_WIDTH                                   (0xCE1C)

    // IMP_VMEASURE_START                                   (0xCE1E)

    // IMP_VMEASURE_LENGTH                                  (0xCE20)

    // IMP_IBD_CONTROL                                      (0xCE22)

    // IMP_IBD_HTOTAL                                       (0xCE24)
    #define IMP_MEASURE_DE_nDATA                            BIT0
    #define IMP_IBD_MEASWINDOW_EN                           BIT1
    #define IMP_IBD_RGB_SEL                                 0x0C
    #define IMP_IBD_RGB_SEL_SHIFT                           2
    #define IMP_DET_THOLD_SEL                               0xF0
    #define IMP_DET_THOLD_SEL_SHIFT                         4
    #define IMP_IBD_EN                                      BIT8

    // IMP_IBD_VTOTAL                                       (0xCE26)

    // IMP_IBD_HSTART                                       (0xCE28)

    // IMP_IBD_HWIDTH                                       (0xCE2A)

    // IMP_IBD_VSTART                                       (0xCE2C)

    // IMP_IBD_VLENGTH                                      (0xCE2E)

    // IMP_PIXGRAB_H                                        (0xCE30)

    // IMP_PIXGRAB_V                                        (0xCE32)
    #define IMP_H_PGRAB                                     0x1FFF

    // IMP_PIXGRAB_RED                                      (0xCE34)
    #define IMP_V_PGRAB                                     0x0FFF

    // IMP_PIXGRAB_GRN                                      (0xCE36)

    // IMP_PIXGRAB_BLU                                      (0xCE38)

    // IMP_SUMDIFF_MINMAX_CONFIG                            (0xCE3A)

    // IMP_SUMDIFF_RESULT_hi                                (0xCE3C)
    #define IMP_SUMDIFF_EN                                  BIT0
    #define IMP_SUMDIFF_RGB_SEL                             0x06
    #define IMP_SUMDIFF_RGB_SEL_SHIFT                       1
    #define IMP_MINMAX_EN                                   BIT3
    #define IMP_MINMAX_MAX_EN                               BIT4
    #define IMP_SUMDIFF_THRESH                              0x1FE0
    #define IMP_CLEAR_MAX                                   BIT13

    // IMP_SUMDIFF_RESULT_lo                                (0xCE3E)
    #define IMP_SUMDIFF_OUT                                 0xFFFF

    // IMP_MAX_DIFF_DATA                                    (0xCE40)

    // IMP_MAX_POS_HORZ                                     (0xCE42)
    #define IMP_MAX_POS_DIFF                                0xFF
    #define IMP_MAX_NEG_DIFF                                0xFF00

    // IMP_MAX_POS_VERT                                     (0xCE44)

    // IMP_MAX_NEG_HORZ                                     (0xCE46)

    // IMP_MAX_NEG_VERT                                     (0xCE48)

    // IMP_MINMAX_OUT_RED                                   (0xCE4A)

    // IMP_MINMAX_OUT_GREEN                                 (0xCE4C)

    // IMP_MINMAX_OUT_BLUE                                  (0xCE4E)
    #define IMP_MINMAX_OUT_GRN                              0x03FF

    // IMP_LTBX_CONTROL                                     (0xCE50)
    #define IMP_MINMAX_OUT_BLU                              0x03FF

    // IMP_LTBX_CONFIG                                      (0xCE52)
    #define IMP_LTBX_DET_EN                                 BIT0
    #define IMP_LTBX_YUV_EN                                 BIT1
    #define IMP_LTBX_FILTER_SIZE                            0xF0
    #define IMP_LTBX_FILTER_SIZE_SHIFT                      4
    #define IMP_LTBX_DETECT_THRESH                          0x0F00

    // IMP_LTBX_TOP_H_START                                 (0xCE54)
    #define IMP_LTBX_NOISE_THRESH                           0xFF
    #define IMP_LTBX_LINE_THRESH                            0xFF00

    // IMP_LTBX_TOP_H_END                                   (0xCE56)

    // IMP_LTBX_TOP_V_START                                 (0xCE58)

    // IMP_LTBX_TOP_V_END                                   (0xCE5A)

    // IMP_LTBX_BOTTOM_H_START                              (0xCE5C)

    // IMP_LTBX_BOTTOM_H_END                                (0xCE5E)
    #define IMP_LTBX_BOT_H_START                            0x1FFF

    // IMP_LTBX_BOTTOM_V_START                              (0xCE60)
    #define IMP_LTBX_BOT_H_END                              0x1FFF

    // IMP_LTBX_BOTTOM_V_END                                (0xCE62)
    #define IMP_LTBX_BOT_V_START                            0x0FFF

    // IMP_LTBX_FIRST_ACTIVE_LINE                           (0xCE64)
    #define IMP_LTBX_BOT_V_END                              0x0FFF

    // IMP_LTBX_LAST_ACTIVE_LINE                            (0xCE66)
    #define IMP_LTBX_FIRST_LINE                             0x0FFF

    // IMP_WSS_MEASURE_EN                                   (0xCE68)
    #define IMP_LTBX_LAST_LINE                              0x0FFF

    // IMP_WSS_LINE_ODD                                     (0xCE6A)

    // IMP_WSS_LINE_EVEN                                    (0xCE6C)

    // IMP_WSS_CTRL1                                        (0xCE6E)

    // IMP_WSS_CTRL2                                        (0xCE70)
    #define IMP_WSS_LOGIC_THRESH                            0xFF
    #define IMP_WSS_CLK_PER_BIT                             0xFF00

    // IMP_WSS_DATA_hi                                      (0xCE72)
    #define IMP_WSS_DATA_SIZE                               0x1F
    #define IMP_WSS_ERR_WINDOW                              0x01E0

    // IMP_WSS_DATA_lo                                      (0xCE74)
    #define IMP_WSS_DATA                                    0xFFFF

    // IMP_WSS_STATUS                                       (0xCE76)

    // IMP_VBI_SLICER_CTRL                                  (0xCE78)
    #define IMP_WSS_ERROR                                   BIT0

    // IMP_VBI_SLICER_HSTART_MASK                           (0xCE7A)
    #define IMP_VBI_SLICER_EN                               BIT0
    #define IMP_RESET_FIFO_SLICER                           BIT1
    #define IMP_PAL_SEL                                     BIT2

    // IMP_VBI_SLICER_DATA_SIZE                             (0xCE7C)
    #define IMP_VBI_HSTART_MASK                             0x1FFF

    // IMP_VBI_SLICER_WINDOW                                (0xCE7E)
    #define IMP_DATA_SIZE                                   0x1F

    // IMP_VBI_SLICER_CLK_PER_BIT                           (0xCE80)
    #define IMP_VBI_WINDOW                                  0x0F

    // IMP_VBI_SLICER_CLK_FRACTION                          (0xCE82)
    #define IMP_CLK_PER_BIT                                 0xFF

    // IMP_VBI_SLICER_LOGIC_THRESHOLD                       (0xCE84)
    #define IMP_CLK_FRACTION                                0x0F

    // IMP_VBI_SLICER_TRANSIT_PAL                           (0xCE86)
    #define IMP_LOGIC_THRESHOLD                             0xFF

    // IMP_VBI_SLICER_CLK_PAL_MASK                          (0xCE88)
    #define IMP_TRANSIT_PAL                                 0xFF

    // IMP_VBI_SLICER_ID                                    (0xCE8A)
    #define IMP_CLK_PAL_MASK                                0xFF

    // IMP_LINE_A_ODD                                       (0xCE8C)
    #define IMP_LINE_A_ID                                   0x0F
    #define IMP_LINE_B_ID                                   0xF0
    #define IMP_LINE_B_ID_SHIFT                             4
    #define IMP_LINE_C_ID                                   0x0F00
    #define IMP_LINE_D_ID                                   0xF000

    // IMP_LINE_A_EVEN                                      (0xCE8E)

    // IMP_LINE_B_ODD                                       (0xCE90)

    // IMP_LINE_B_EVEN                                      (0xCE92)

    // IMP_LINE_C_ODD                                       (0xCE94)

    // IMP_LINE_C_EVEN                                      (0xCE96)

    // IMP_LINE_D_ODD                                       (0xCE98)

    // IMP_LINE_D_EVEN                                      (0xCE9A)

    // IMP_VBI_SLICER_ERROR                                 (0xCE9C)

    // IMP_VBI_SLICER_DATA                                  (0xCE9E)
    #define IMP_SLICER_ERROR                                BIT0

    // IMP_MISC_CTRL                                        (0xCEA0)

    // IMP_LUMA_CMF_CTRL                                    (0xCEA2)
    #define IMP_LUMA_CLAMP_EN                               BIT0
    #define IMP_AFM_22_LS_FR_EN                             BIT2

    // IMP_LUMA_AVG_CTRL                                    (0xCEA4)
    #define IMP_MED_MODE                                    0x03
    #define IMP_MED_THRESH                                  0x0FFC

    // IMP_IP_MEASURE_CTRL                                  (0xCEA6)
    #define IMP_AVG_MODE                                    0x03
    #define IMP_AVG_THRESH                                  0x0FFC

    // IMP_BIN_CONFIG                                       (0xCEA8)
    #define IMP_IP_MEASURE_EN                               BIT0
    #define IMP_TOTAL_PIX                                   0x01F0

    // IMP_IP_MEAS_SC_CTRL                                  (0xCEAA)
    #define IMP_BIN_LIMIT                                   0x0FFF
    #define IMP_BIN_READ_SEL                                0xF000

    // IMP_HPF1_CONFIG                                      (0xCEAC)
    #define IMP_IP_MEAS_SC_CHK_EN                           BIT0
    #define IMP_IP_MEAS_SC_SOURCE                           BIT1
    #define IMP_IP_MEAS_SC_EXT                              BIT3
    #define IMP_IP_MEAS_SC_THRESH                           0x3FF0

    // IMP_HPF2_CONFIG                                      (0xCEAE)
    #define IMP_HPF1_C0                                     0x1F
    #define IMP_HPF1_C1                                     0x03E0
    #define IMP_HPF1_C2                                     0x7C00

    // IMP_FREQ_METER_THRESH                                (0xCEB0)
    #define IMP_HPF2_C0                                     0x1F
    #define IMP_HPF2_C1                                     0x03E0
    #define IMP_HPF2_C2                                     0x7C00

    // IMP_BIN_SUM                                          (0xCEB2)
    #define IMP_FREQ_THRESH1                                0xFF
    #define IMP_FREQ_THRESH2                                0xFF00

    // IMP_BRIGHTNESS                                       (0xCEB4)

    // IMP_FREQ_METER                                       (0xCEB6)

    // IMP_MV0_BIN_SUM                                      (0xCEB8)
    #define IMP_FREQ_METER1                                 0xFF
    #define IMP_FREQ_METER2                                 0xFF00

    // IMP_MV1_BIN_SUM                                      (0xCEBA)

    // IMP_MV2_BIN_SUM                                      (0xCEBC)

    // IMP_MV3_BIN_SUM                                      (0xCEBE)

    // IMP_DATA_CHECK_CTRL                                  (0xCEC0)

    // IMP_DATA_CHECK_SCORE                                 (0xCEC2)
    #define IMP_DATA_CHECK_EN                               BIT0
    #define IMP_DATA_CHECK_COLOR_SELECT                     0x06
    #define IMP_DATA_CHECK_COLOR_SELECT_SHIFT               1
    #define IMP_DATA_CHECK_SEL                              BIT3

    // IMP_DATA_CHECK_RESULT_hi                             (0xCEC4)

    // IMP_DATA_CHECK_RESULT_lo                             (0xCEC6)
    #define IMP_DATA_CHECK_RESULT                           0xFFFF

    // IMP_PATGEN_CONTROL                                   (0xCEC8)

    // IMP_PATGEN_BLUE                                      (0xCECA)
    #define IMP_PAT_SEL                                     0x1F
    #define IMP_TPG_EN                                      BIT5
    #define IMP_PAT_SET                                     0xC0
    #define IMP_PAT_SET_SHIFT                               6
    #define IMP_PAT_INV_DATA                                BIT8
    #define ENHANCED_PAT_EN                                 BIT11
    #define NOISE_LEVEL                                     0x7000
    #define ODD_POLARITY                                    BIT15

    // IMP_PATGEN_GRN                                       (0xCECC)
    #define IMP_BGND_BLUE                                   0x0F
    #define IMP_FGND_BLUE                                   0xF0
    #define IMP_FGND_BLUE_SHIFT                             4

    // IMP_PATGEN_RED                                       (0xCECE)
    #define IMP_BGND_GRN                                    0x0F
    #define IMP_FGND_GRN                                    0xF0
    #define IMP_FGND_GRN_SHIFT                              4

    // IMP_PATGEN_PITCH                                     (0xCED0)
    #define IMP_BGND_RED                                    0x0F
    #define IMP_FGND_RED                                    0xF0
    #define IMP_FGND_RED_SHIFT                              4

    // IMP_PATGEN_INC_R                                     (0xCED2)
    #define IMP_PATGEN_H_PITCH                              0xFF
    #define IMP_PATGEN_V_PITCH                              0xFF00

    // IMP_PATGEN_INC_G                                     (0xCED4)
    #define IMP_PATGEN_H_INC_R                              0xFF
    #define IMP_PATGEN_V_INC_R                              0xFF00

    // IMP_PATGEN_INC_B                                     (0xCED6)
    #define IMP_PATGEN_H_INC_G                              0xFF
    #define IMP_PATGEN_V_INC_G                              0xFF00

    // IMP_SPARE1                                           (0xCED8)
    #define IMP_PATGEN_H_INC_B                              0xFF
    #define IMP_PATGEN_V_INC_B                              0xFF00

    // IPP_SOURCE                                           (0xCEDA)
    #define IMP_PATGEN_SET4_EN                              BIT0
    #define IMP_PATGEN_SET5_EN                              BIT1
    #define TNR2_RESET_MF                                   BIT2
    #define IMP_SP1                                         0xFFF8

    // IPP_CONTROL                                          (0xCEE0)
    #define IPP_SRC_SEL                                     0x07
    #define IPP_HS_INV                                      BIT3
    #define IPP_VS_INV                                      BIT4
    #define IPP_DV_INV                                      BIT5
    #define IPP_CLK_DELAY                                   0x0300

    // IPP_CSC_CTRL                                         (0xCEE2)
    #define IPP_RUN_EN                                      BIT0
    #define IPP_EXT_DV_EN                                   BIT1
    #define IPP_INTLC_EN                                    BIT2
    #define IPP_HS_DELAY_EN                                 BIT3
    #define IPP_ADD_OFFSET                                  BIT4
    #define IPP_PIXGRAB_EN                                  BIT5
    #define IPP_ODD_FIELD_ONLY                              BIT7
    #define IPP_444_EN                                      BIT8
    #define IPP_RGB_TO_YUV_EN                               BIT9
    #define IPP_YUV_EN                                      BIT10
    #define IPP_BLACK_OFFSET                                BIT11
    #define IPP_CCIR861_EN                                  BIT12
    #define IPP_422_TRUNC_EN                                BIT13
    #define IPP_DITH_10TO8                                  BIT14
    #define IPP_CSC_OVERRIDE                                BIT15

    // IPP_IN_OFFSET1                                       (0xCEE4)
    #define IPP_CSC_IN_422TO444_EN                          BIT0
    #define IPP_CSC_IN_422TO444_SEL                         BIT1
    #define IPP_CSC_OUT_444TO422_EN                         BIT2
    #define IPP_CSC_OUT_444TO422_SEL                        BIT3

    // IPP_IN_OFFSET2                                       (0xCEE6)
    #define IPP_IN_OFF1                                     0x07FF
    #define IPP_IN_OFFSET1_CLAMP                            BIT12

    // IPP_IN_OFFSET3                                       (0xCEE8)
    #define IPP_IN_OFF2                                     0x07FF
    #define IPP_IN_OFFSET2_CLAMP                            BIT12

    // IPP_MULT_COEF11                                      (0xCEEA)
    #define IPP_IN_OFF3                                     0x07FF
    #define IPP_IN_OFFSET3_CLAMP                            BIT12

    // IPP_MULT_COEF12                                      (0xCEEC)
    #define IPP_MUL_COEF11                                  0x07FF

    // IPP_MULT_COEF13                                      (0xCEEE)
    #define IPP_MUL_COEF12                                  0x07FF

    // IPP_MULT_COEF21                                      (0xCEF0)
    #define IPP_MUL_COEF13                                  0x07FF

    // IPP_MULT_COEF22                                      (0xCEF2)
    #define IPP_MUL_COEF21                                  0x07FF

    // IPP_MULT_COEF23                                      (0xCEF4)
    #define IPP_MUL_COEF22                                  0x07FF

    // IPP_MULT_COEF31                                      (0xCEF6)
    #define IPP_MUL_COEF23                                  0x07FF

    // IPP_MULT_COEF32                                      (0xCEF8)
    #define IPP_MUL_COEF31                                  0x07FF

    // IPP_MULT_COEF33                                      (0xCEFA)
    #define IPP_MUL_COEF32                                  0x07FF

    // IPP_OUT_OFFSET1                                      (0xCEFC)
    #define IPP_MUL_COEF33                                  0x07FF

    // IPP_OUT_OFFSET2                                      (0xCEFE)
    #define IPP_OUT_OFF1                                    0x07FF

    // IPP_OUT_OFFSET3                                      (0xCF00)
    #define IPP_OUT_OFF2                                    0x07FF

    // IPP_HS_DELAY                                         (0xCF02)
    #define IPP_OUT_OFF3                                    0x07FF

    // IPP_VS_DELAY                                         (0xCF36)
    #define IPP_HDELAY                                      0x1FFF

    // IPP_H_ACT_START                                      (0xCF38)
    #define IPP_VDELAY                                      0x0FFF

    // IPP_H_ACT_WIDTH                                      (0xCF3A)
    #define IPP_H_ACTIV_START                               0x1FFF

    // IPP_V_ACT_START_ODD                                  (0xCF3C)
    #define IPP_H_ACTIV_WIDTH                               0x1FFF

    // IPP_V_ACT_START_EVEN                                 (0xCF3E)
    #define IPP_V_ACTIV_START_ODD                           0x0FFF

    // IPP_V_ACT_LENGTH                                     (0xCF40)
    #define IPP_V_ACTIV_START_EVEN                          0x0FFF

    // IPP_FREEZE_VIDEO                                     (0xCF42)
    #define IPP_V_ACTIV_LENGTH                              0x0FFF

    // IPP_FLAGLINE                                         (0xCF44)
    #define IPP_FREEZE                                      BIT0

    // IPP_VLOCK_EVENT                                      (0xCF46)

    // IPP_FRAME_RESET_LINE                                 (0xCF48)

    // IPP_HMEASURE_START                                   (0xCF4A)

    // IPP_HMEASURE_WIDTH                                   (0xCF4C)

    // IPP_VMEASURE_START                                   (0xCF4E)

    // IPP_VMEASURE_LENGTH                                  (0xCF50)

    // IPP_IBD_CONTROL                                      (0xCF52)

    // IPP_IBD_HTOTAL                                       (0xCF54)
    #define IPP_MEASURE_DE_nDATA                            BIT0
    #define IPP_IBD_MEASWINDOW_E                            BIT1
    #define IPP_RGB_SEL                                     0x0C
    #define IPP_RGB_SEL_SHIFT                               2
    #define IPP_DET_THOLD_SEL                               0xF0
    #define IPP_DET_THOLD_SEL_SHIFT                         4
    #define IPP_IBD_EN                                      BIT8

    // IPP_IBD_VTOTAL                                       (0xCF56)

    // IPP_IBD_HSTART                                       (0xCF58)

    // IPP_IBD_HWIDTH                                       (0xCF5A)

    // IPP_IBD_VSTART                                       (0xCF5C)

    // IPP_IBD_VLENGTH                                      (0xCF5E)

    // IPP_PIXGRAB_H                                        (0xCF60)

    // IPP_PIXGRAB_V                                        (0xCF62)
    #define IPP_H_PGRAB                                     0x1FFF

    // IPP_PIXGRAB_RED                                      (0xCF64)
    #define IPP_V_PGRAB                                     0x0FFF

    // IPP_PIXGRAB_GRN                                      (0xCF66)

    // IPP_PIXGRAB_BLU                                      (0xCF68)

    // IPP_SUMDIFF_MINMAX_CONFIG                            (0xCF6A)

    // IPP_SUMDIFF_RESULT_hi                                (0xCF6C)
    #define IPP_SUMDIFF_EN                                  BIT0
    #define IPP_SUMDIFF_RGB_SEL                             0x06
    #define IPP_SUMDIFF_RGB_SEL_SHIFT                       1
    #define IPP_MINMAX_EN                                   BIT3
    #define IPP_MINMAX_MAX_EN                               BIT4
    #define IPP_SUMDIFF_THRESH                              0x1FE0
    #define IPP_CLEAR_MAX                                   BIT13

    // IPP_SUMDIFF_RESULT_lo                                (0xCF6E)
    #define IPP_SUMDIFF_OUT                                 0xFFFF

    // IPP_MAX_DIFF_DATA                                    (0xCF70)

    // IPP_MAX_POS_HORZ                                     (0xCF72)
    #define IPP_MAX_POS_DIFF                                0xFF
    #define IPP_MAX_NEG_DIFF                                0xFF00

    // IPP_MAX_POS_VERT                                     (0xCF74)

    // IPP_MAX_NEG_HORZ                                     (0xCF76)

    // IPP_MAX_NEG_VERT                                     (0xCF78)

    // IPP_MINMAX_OUT_RED                                   (0xCF7A)

    // IPP_MINMAX_OUT_GREEN                                 (0xCF7C)

    // IPP_MINMAX_OUT_BLUE                                  (0xCF7E)
    #define IPP_MINMAX_OUT_GRN                              0x03FF

    // IPP_LTBX_CONTROL                                     (0xCF80)
    #define IPP_MINMAX_OUT_BLU                              0x03FF

    // IPP_LTBX_CONFIG                                      (0xCF82)
    #define IPP_LTBX_DET_EN                                 BIT0
    #define IPP_LTBX_YUV_EN                                 BIT1
    #define IPP_LTBX_FILTER_SIZE                            0xF0
    #define IPP_LTBX_FILTER_SIZE_SHIFT                      4
    #define IPP_LTBX_DETECT_THRESH                          0x0F00

    // IPP_LTBX_TOP_H_START                                 (0xCF84)
    #define IPP_LTBX_NOISE_THRESH                           0xFF
    #define IPP_LTBX_LINE_THRESH                            0xFF00

    // IPP_LTBX_TOP_H_END                                   (0xCF86)

    // IPP_LTBX_TOP_V_START                                 (0xCF88)

    // IPP_LTBX_TOP_V_END                                   (0xCF8A)

    // IPP_LTBX_BOTTOM_H_START                              (0xCF8C)

    // IPP_LTBX_BOTTOM_H_END                                (0xCF8E)
    #define IPP_LTBX_BOT_H_START                            0x1FFF

    // IPP_LTBX_BOTTOM_V_START                              (0xCF90)
    #define IPP_LTBX_BOT_H_END                              0x1FFF

    // IPP_LTBX_BOTTOM_V_END                                (0xCF92)
    #define IPP_LTBX_BOT_V_START                            0x0FFF

    // IPP_LTBX_FIRST_ACTIVE_LINE                           (0xCF94)
    #define IPP_LTBX_BOT_V_END                              0x0FFF

    // IPP_LTBX_LAST_ACTIVE_LINE                            (0xCF96)
    #define IPP_LTBX_FIRST_LINE                             0x0FFF

    // IPP_WSS_MEASURE_EN                                   (0xCF98)
    #define IPP_LTBX_LAST_LINE                              0x0FFF

    // IPP_WSS_LINE_ODD                                     (0xCF9A)

    // IPP_WSS_LINE_EVEN                                    (0xCF9C)

    // IPP_WSS_CTRL1                                        (0xCF9E)

    // IPP_WSS_CTRL2                                        (0xCFA0)
    #define IPP_WSS_LOGIC_THRES                             0xFF
    #define IPP_WSS_CLK_PER_BIT                             0xFF00

    // IPP_WSS_DATA_hi                                      (0xCFA2)
    #define IPP_WSS_DATA_SIZE                               0x1F
    #define IPP_WSS_ERR_WINDOW                              0x01E0

    // IPP_WSS_DATA_lo                                      (0xCFA4)
    #define IPP_WSS_DATA                                    0xFFFF

    // IPP_WSS_STATUS                                       (0xCFA6)

    // IPP_VBI_SLICER_CTRL                                  (0xCFA8)
    #define IPP_WSS_ERROR                                   BIT0

    // IPP_VBI_SLICER_HSTART_MASK                           (0xCFAA)
    #define IPP_VBI_SLICER_EN                               BIT0
    #define IPP_RESET_FIFO_SLICER                           BIT1
    #define IPP_PAL_SEL                                     BIT2

    // IPP_VBI_SLICER_DATA_SIZE                             (0xCFAC)
    #define IPP_VBI_HSTART_MASK                             0x1FFF

    // IPP_VBI_SLICER_WINDOW                                (0xCFAE)
    #define IPP_DATA_SIZE                                   0x1F

    // IPP_VBI_SLICER_CLK_PER_BIT                           (0xCFB0)
    #define IPP_VBI_WINDOW                                  0x0F

    // IPP_VBI_SLICER_CLK_FRACTION                          (0xCFB2)
    #define IPP_CLK_PER_BIT                                 0xFF

    // IPP_VBI_SLICER_LOGIC_THRESHOLD                       (0xCFB4)
    #define IPP_CLK_FRACTION                                0x0F

    // IPP_VBI_SLICER_TRANSIT_PAL                           (0xCFB6)
    #define IPP_LOGIC_THRESHOLD                             0xFF

    // IPP_VBI_SLICER_CLK_PAL_MASK                          (0xCFB8)
    #define IPP_TRANSIT_PAL                                 0xFF

    // IPP_VBI_SLICER_ID                                    (0xCFBA)
    #define IPP_CLK_PAL_MASK                                0xFF

    // IPP_LINE_A_ODD                                       (0xCFBC)
    #define IPP_LINE_A_ID                                   0x0F
    #define IPP_LINE_B_ID                                   0xF0
    #define IPP_LINE_B_ID_SHIFT                             4
    #define IPP_LINE_C_ID                                   0x0F00
    #define IPP_LINE_D_ID                                   0xF000

    // IPP_LINE_A_EVEN                                      (0xCFBE)

    // IPP_LINE_B_ODD                                       (0xCFC0)

    // IPP_LINE_B_EVEN                                      (0xCFC2)

    // IPP_LINE_C_ODD                                       (0xCFC4)

    // IPP_LINE_C_EVEN                                      (0xCFC6)

    // IPP_LINE_D_ODD                                       (0xCFC8)

    // IPP_LINE_D_EVEN                                      (0xCFCA)

    // IPP_VBI_SLICER_ERROR                                 (0xCFCC)

    // IPP_VBI_SLICER_DATA                                  (0xCFCE)
    #define IPP_SLICER_ERROR                                BIT0

    // IPP_MISC_CTRL                                        (0xCFD0)

    // IPP_LUMA_CMF_CTRL                                    (0xCFD2)
    #define IPP_LUMA_CLAMP_EN                               BIT0
    #define IPP_IIR_EN                                      BIT1

    // IPP_LUMA_AVG_CTRL                                    (0xCFD4)
    #define IPP_MED_MODE                                    0x03
    #define IPP_MED_THRESH                                  0x0FFC

    // IPP_IP_MEASURE_CTRL                                  (0xCFD6)
    #define IPP_AVG_MODE                                    0x03
    #define IPP_AVG_THRESH                                  0x0FFC

    // IPP_BIN_CONFIG                                       (0xCFD8)
    #define IPP_IP_MEASURE_EN                               BIT0
    #define IPP_TOTAL_PIX                                   0x01F0

    // IPP_IP_MEAS_SC_CTRL                                  (0xCFDA)
    #define IPP_BIN_LIMIT                                   0x0FFF
    #define IPP_BIN_READ_SEL                                0xF000

    // IPP_HPF1_CONFIG                                      (0xCFDC)
    #define IPP_IP_MEAS_SC_CHK_EN                           BIT0
    #define IPP_IP_MEAS_SC_SOURCE                           BIT1
    #define IPP_IP_MEAS_SC_EXT                              BIT3
    #define IPP_IP_MEAS_SC_THRESH                           0x3FF0

    // IPP_HPF2_CONFIG                                      (0xCFDE)
    #define IPP_HPF1_C0                                     0x1F
    #define IPP_HPF1_C1                                     0x03E0
    #define IPP_HPF1_C2                                     0x7C00

    // IPP_FREQ_METER_THRESH                                (0xCFE0)
    #define IPP_HPF2_C0                                     0x1F
    #define IPP_HPF2_C1                                     0x03E0
    #define IPP_HPF2_C2                                     0x7C00

    // IPP_BIN_SUM                                          (0xCFE2)
    #define IPP_FREQ_THRESH1                                0xFF
    #define IPP_FREQ_THRESH2                                0xFF00

    // IPP_BRIGHTNESS                                       (0xCFE4)

    // IPP_FREQ_METER                                       (0xCFE6)

    // IPP_DATA_CHECK_CTRL                                  (0xCFE8)
    #define IPP_FREQ_METER1                                 0xFF
    #define IPP_FREQ_METER2                                 0xFF00

    // IPP_DATA_CHECK_SCORE                                 (0xCFEA)
    #define IPP_DATA_CHECK_EN                               BIT0
    #define IPP_DATA_CHECK_COLOR_SELECT                     0x06
    #define IPP_DATA_CHECK_COLOR_SELECT_SHIFT               1
    #define IPP_DATA_CHECK_SEL                              BIT3

    // IPP_DATA_CHECK_RESULT_hi                             (0xCFEC)

    // IPP_DATA_CHECK_RESULT_lo                             (0xCFEE)
    #define IPP_DATA_CHECK_RESULT                           0xFFFF

    // IPP_PATGEN_CONTROL                                   (0xCFF0)

    // IPP_PATGEN_BLUE                                      (0xCFF2)
    #define IPP_PAT_SEL                                     0x1F
    #define IPP_TPG_EN                                      BIT5
    #define IPP_PAT_SET                                     0xC0
    #define IPP_PAT_SET_SHIFT                               6
    #define IPP_PAT_INV_DATA                                BIT8

    // IPP_PATGEN_GRN                                       (0xCFF4)
    #define IPP_BGND_BLUE                                   0x0F
    #define IPP_FGND_BLUE                                   0xF0
    #define IPP_FGND_BLUE_SHIFT                             4

    // IPP_PATGEN_RED                                       (0xCFF6)
    #define IPP_BGND_GRN                                    0x0F
    #define IPP_FGND_GRN                                    0xF0
    #define IPP_FGND_GRN_SHIFT                              4

    // IPP_PATGEN_PITCH                                     (0xCFF8)
    #define IPP_BGND_RED                                    0x0F
    #define IPP_FGND_RED                                    0xF0
    #define IPP_FGND_RED_SHIFT                              4

    // IPP_PATGEN_INC_R                                     (0xCFFA)
    #define IPP_PATGEN_H_PITCH                              0xFF
    #define IPP_PATGEN_V_PITCH                              0xFF00

    // IPP_PATGEN_INC_G                                     (0xCFFC)
    #define IPP_PATGEN_H_INC_R                              0xFF
    #define IPP_PATGEN_V_INC_R                              0xFF00

    // IPP_PATGEN_INC_B                                     (0xCFFE)
    #define IPP_PATGEN_H_INC_G                              0xFF
    #define IPP_PATGEN_V_INC_G                              0xFF00

    // IPP_SPARE1                                           (0xD000)
    #define IPP_PATGEN_H_INC_B                              0xFF
    #define IPP_PATGEN_V_INC_B                              0xFF00

    // IPP_SPARE2                                           (0xD002)
    #define IPP_PATGEN_SET4_EN                              BIT0
    #define IPP_PATGEN_SET5_EN                              BIT1
    #define IPP_SP1                                         0xFFFC

    // IPP_TRID_CONTROL                                     (0xD004)

    // IPP_SPARE2                                           (0xD006)
    #define TRID_IPP_EN                                     BIT0
    #define TRID_IPP_SEL                                    0x0E
    #define TRID_IPP_SEL_SHIFT                              1

    // MAIN_SCALING_FILTER_CTRL                             (0xD004)

    // MAIN_DYNAMIC_SCALE_SET                               (0xD280)
    #define MVF_EN                                          BIT0
    #define MVF_ZOOM_EN                                     BIT1
    #define MHF_EN                                          BIT2
    #define MHF_ZOOM_EN                                     BIT3
    #define MVF_UPDATE_SEL                                  BIT4
    #define MHF_UPDATE_SEL                                  BIT5
    #define MAIN_DYNAMIC_SCALE_EN                           BIT6

    // MHF_CTRL                                             (0xD282)
    #define MAIN_DYN_SCALE_SET                              BIT0
    #define MAIN_DYNAMIC_SCALE_STATUS                       BIT1

    // MHF_SHARPNESS                                        (0xD284)
    #define MHF_INT_COEF_EN                                 BIT0
    #define MHF_DITHER_EN                                   BIT5
    #define MHF_PANO_EN                                     BIT6
    #define MHF_PANO_EXPAND_SIDES                           BIT7
    #define MHF_PREFILTER_EN                                BIT8
    #define MHF_ENH_EN                                      BIT9
    #define MHF_ENH_BYPASS                                  BIT10

    // MHF_NOISE_CORING_CTRL                                (0xD286)
    #define MHF_SHARPNESS_LUMA                              0xFF
    #define MHF_SHARPNESS_CHROMA                            0xFF00

    // MHF_NONLINEAR_CTRL1                                  (0xD288)
    #define MHF_NOISE_CORING_THRESH                         0xFF

    // MHF_NONLINEAR_CTRL2                                  (0xD28A)
    #define MHF_NONLINEAR_THRESH1                           0x07FF
    #define MHF_NONLINEAR_GAIN1                             0x7800

    // MHF_SCALE_VALUE_hi                                   (0xD28C)
    #define MHF_NONLINEAR_THRESH2                           0x07FF
    #define MHF_NONLINEAR_GAIN2                             0x7800

    // MHF_SCALE_VALUE_lo                                   (0xD28E)
    #define MHF_SCALE_VALUE                                 0x01FF

    // MHF_NL_SCALE_VALUE_hi                                (0xD290)

    // MHF_NL_SCALE_VALUE_lo                                (0xD292)
    #define MHF_NL_SCALE_VALUE                              0x01FF

    // MHF_PB_SCALE_VALUE                                   (0xD294)

    // MHF_PANO_ZONE1                                       (0xD296)

    // MHF_PANO_ZONE2                                       (0xD298)

    // MHF_ENH_Y_LOSHOOT_TOL                                (0xD29A)

    // MHF_ENH_Y_LUSHOOT_TOL                                (0xD29C)

    // MHF_ENH_Y_SOSHOOT_TOL                                (0xD29E)

    // MHF_ENH_Y_SUSHOOT_TOL                                (0xD2A0)

    // MHF_ENH_Y_LGAIN                                      (0xD2A2)

    // MHF_ENH_Y_SGAIN                                      (0xD2A4)

    // MHF_ENH_Y_FINALSGAIN                                 (0xD2A6)

    // MHF_ENH_Y_FINALLGAIN                                 (0xD2A8)

    // MHF_ENH_Y_FINALGAIN                                  (0xD2AA)

    // MHF_ENH_Y_DELTA                                      (0xD2AC)

    // MHF_ENH_Y_SLOPE                                      (0xD2AE)

    // MHF_ENH_Y_THRESH                                     (0xD2B0)

    // MHF_ENH_Y_HIGH_SLOPE_AGC                             (0xD2B2)

    // MHF_ENH_Y_LOW_SLOPE_AGC                              (0xD2B4)
    #define MHF_ENH_Y_HIGH_SLOPE_AG                         0x3F

    // MHF_ENH_Y_HIGH_THRESH_AGC                            (0xD2B6)
    #define MHF_ENH_Y_LOW_SLOPE_AG                          0x3F

    // MHF_ENH_Y_LOW_THRESH_AGC                             (0xD2B8)

    // MHF_ENH_UV_LOSHOOT_TOL                               (0xD2BA)
    #define MHF_ENH_Y_LOW_THRESH_AG                         0x03FF

    // MHF_ENH_UV_LUSHOOT_TOL                               (0xD2BC)
    #define MHF_ENH_UV_LOSHOOT_TO                           0x03FF

    // MHF_ENH_UV_SOSHOOT_TOL                               (0xD2BE)
    #define MHF_ENH_UV_LUSHOOT_TO                           0x03FF

    // MHF_ENH_UV_SUSHOOT_TOL                               (0xD2C0)
    #define MHF_ENH_UV_SOSHOOT_TO                           0x03FF

    // MHF_ENH_UV_LGAIN                                     (0xD2C2)

    // MHF_ENH_UV_SGAIN                                     (0xD2C4)

    // MHF_ENH_UV_FINALSGAIN                                (0xD2C6)

    // MHF_ENH_UV_FINALLGAIN                                (0xD2C8)

    // MHF_ENH_UV_FINALGAIN                                 (0xD2CA)

    // MHF_ENH_UV_DELTA                                     (0xD2CC)

    // MHF_ENH_UV_SLOPE                                     (0xD2CE)

    // MHF_ENH_UV_THRESH                                    (0xD2D0)

    // MHF_ENH_UV_HIGH_SLOPE_AGC                            (0xD2D2)

    // MHF_ENH_UV_LOW_SLOPE_AGC                             (0xD2D4)

    // MHF_ENH_UV_HIGH_THRESH_AGC                           (0xD2D6)

    // MHF_ENH_UV_LOW_THRESH_AGC                            (0xD2D8)

    // MHF_MISC_CTRL                                        (0xD2DA)

    // E                                                    (0xD2DC)
    #define SPARE_MHF_MISC                                  0xFFFF

    // MVF_RING_CLAMP                                       (0xD2D)
    #define MVF_INT_COEF_EN                                 BIT0
    #define MVF_SPATIAL_EN                                  BIT1
    #define MVF_DITHER_EN                                   BIT2
    #define AFM_VT_MADI_SEL                                 0x18
    #define AFM_VT_MADI_SEL_SHIFT                           3
    #define MVF_MADI_EN                                     BIT5
    #define MVF_SHARP_DIR                                   BIT6
    #define MVF_ENH_EN                                      BIT8
    #define MVF_ENH_BYPASS                                  BIT9
    #define MVF_ENH_DERINGING_SEL                           BIT10
    #define MVF_ENH_MOTIONADP_SEL                           BIT11

    // MVF_REQ_CTRL                                         (0xD2E0)
    #define MVF_RING_CLAMP_EN                               BIT0
    #define MVF_RING_THRESH                                 0x7E
    #define MVF_RING_THRESH_SHIFT                           1
    #define MVF_MV_0_SEL                                    BIT7
    #define MVF_MV_1_SEL                                    BIT8
    #define MVF_MV_2_SEL                                    BIT9
    #define MVF_MV_3_SEL                                    BIT10

    // MVF_SHARPNESS                                        (0xD2E2)
    #define MVF_REQ_C_DELAY                                 0xFF
    #define MVF_REQ_P_DELAY                                 0xFF00

    // MVF_NOISE_CORING_CTRL                                (0xD2E4)
    #define MVF_SHARPNESS_LUMA                              0xFF
    #define MVF_SHARPNESS_CHROMA                            0xFF00

    // MVF_NONLINEAR_CTRL1                                  (0xD2E6)
    #define MVF_NOISE_CORING_THRESH                         0xFF

    // MVF_NONLINEAR_CTRL2                                  (0xD2E8)
    #define MVF_NONLINEAR_THRESH1                           0x07FF
    #define MVF_NONLINEAR_GAIN1                             0x7800

    // MVF_ENH_Y_LOSHOOT_TOL                                (0xD2EA)
    #define MVF_NONLINEAR_THRESH2                           0x07FF
    #define MVF_NONLINEAR_GAIN2                             0x7800

    // MVF_ENH_Y_LUSHOOT_TOL                                (0xD2EC)

    // MVF_ENH_Y_SOSHOOT_TOL                                (0xD2EE)

    // MVF_ENH_Y_SUSHOOT_TOL                                (0xD2F0)

    // MVF_ENH_Y_LGAIN                                      (0xD2F2)

    // MVF_ENH_Y_SGAIN                                      (0xD2F4)

    // MVF_ENH_Y_FINALSGAIN                                 (0xD2F6)

    // MVF_ENH_Y_FINALLGAIN                                 (0xD2F8)

    // MVF_ENH_Y_FINALGAIN                                  (0xD2FA)

    // MVF_ENH_Y_DELTA                                      (0xD2FC)

    // MVF_ENH_Y_SLOPE                                      (0xD2FE)

    // MVF_ENH_Y_THRESH                                     (0xD300)

    // MVF_ENH_MV_LUT                                       (0xD302)

    // MVF_ENH_Y_HIGH_SLOPE_AGC                             (0xD304)

    // MVF_ENH_Y_LOW_SLOPE_AGC                              (0xD306)

    // MVF_ENH_Y_HIGH_THRESH_AGC                            (0xD308)

    // MVF_ENH_Y_LOW_THRESH_AGC                             (0xD30A)

    // MVF_ENH_UV_LOSHOOT_TOL                               (0xD30C)

    // MVF_ENH_UV_LUSHOOT_TOL                               (0xD30E)
    #define MVF_ENH_UV_LOSHOOT_TO                           0x03FF

    // MVF_ENH_UV_SOSHOOT_TOL                               (0xD310)
    #define MVF_ENH_UV_LUSHOOT_TO                           0x03FF

    // MVF_ENH_UV_SUSHOOT_TOL                               (0xD312)

    // MVF_ENH_UV_LGAIN                                     (0xD314)

    // MVF_ENH_UV_SGAIN                                     (0xD316)

    // MVF_ENH_UV_FINALSGAIN                                (0xD318)

    // MVF_ENH_UV_FINALLGAIN                                (0xD31A)

    // MVF_ENH_UV_FINALGAIN                                 (0xD31C)

    // MVF_ENH_UV_DELTA                                     (0xD31E)

    // MVF_ENH_UV_SLOPE                                     (0xD320)

    // MVF_ENH_UV_THRESH                                    (0xD322)

    // MVF_ENH_UV_HIGH_SLOPE_AGC                            (0xD324)

    // MVF_ENH_UV_LOW_SLOPE_AGC                             (0xD326)

    // MVF_ENH_UV_HIGH_THRESH_AGC                           (0xD328)

    // MVF_ENH_UV_LOW_THRESH_AGC                            (0xD32A)

    // MVF_DCDI_CTRL1                                       (0xD32C)

    // MVF_SV_hi                                            (0xD32E)
    #define MVF_DCDI_ENABLE                                 BIT0

    // MVF_SV_lo                                            (0xD330)
    #define MVF_SV                                          0x7F

    // MVF_OFFSET0_hi                                       (0xD332)

    // MVF_OFFSET0_lo                                       (0xD334)
    #define MVF_OFFSET0                                     0x7F

    // MVF_OFFSET1_hi                                       (0xD336)

    // MVF_OFFSET1_lo                                       (0xD338)
    #define MVF_OFFSET1                                     0x7F

    // MVF_MISC                                             (0xD33A)

    // MVF_MISC_CTRL                                        (0xD33C)
    #define MVF_GEN_CTRL_PXLS_AD                            BIT0

    // MPEG_NR_CTRL0                                        (0xD33E)
    #define SPARE_MVF_MISC                                  0xFFFF

    // MPEG_NR_CTRL1                                        (0xD340)
    #define MPEG_MOSQ_NR_EN                                 BIT0
    #define MPEG_GAUSS_NR_EN                                BIT1
    #define MPEG_NR_GAMMA                                   0xFC
    #define MPEG_NR_GAMMA_SHIFT                             2

    // MPEG_NR_CTRL2                                        (0xD342)
    #define MPEG_NR_THRESH0                                 0x3F
    #define MPEG_NR_THRESH1                                 0x0FC0

    // PIP_SCALING                                          (0xD344)
    #define MPEG_NR_THRESH2                                 0x3F

    // PIP_DYNAMIC_SCALE_SET                                (0xD346)
    #define PVF_EN                                          BIT0
    #define PVF_ZOOM_EN                                     BIT1
    #define PHF_EN                                          BIT2
    #define PHF_ZOOM_EN                                     BIT3
    #define PVF_UPDATE_SEL                                  BIT4
    #define PHF_UPDATE_SEL                                  BIT5
    #define PIP_DYNAMIC_SCALE_EN                            BIT6

    // PHF_CTRL                                             (0xD348)
    #define PIP_DYN_SCALE_SET                               BIT0
    #define PIP_DYNAMIC_SCALE_STATUS                        BIT1

    // PHF_SHARPNESS                                        (0xD34A)
    #define PHF_INT_COEF_EN                                 BIT0
    #define PHF_DITHER_EN                                   BIT5
    #define PHF_PANO_EN                                     BIT6
    #define PHF_PANO_EXPAND_SIDES                           BIT7
    #define PHF_PREFILTER_EN                                BIT8

    // PHF_NOISE_CORING_CTRL                                (0xD34C)
    #define PHF_SHARPNESS_LUMA                              0xFF
    #define PHF_SHARPNESS_CHROMA                            0xFF00

    // PHF_NONLINEAR_CTRL1                                  (0xD34E)
    #define PHF_NOISE_CORING_THRESH                         0xFF

    // PHF_NONLINEAR_CTRL2                                  (0xD350)
    #define PHF_NONLINEAR_THRESH1                           0x07FF
    #define PHF_NONLINEAR_GAIN1                             0x7800

    // PHF_SCALE_VALUE_hi                                   (0xD352)
    #define PHF_NONLINEAR_THRESH2                           0x07FF
    #define PHF_NONLINEAR_GAIN2                             0x7800

    // PHF_SCALE_VALUE_lo                                   (0xD354)
    #define PHF_SCALE_VALUE                                 0x01FF

    // PHF_NL_SCALE_VALUE_hi                                (0xD356)

    // PHF_NL_SCALE_VALUE_lo                                (0xD358)
    #define PHF_NL_SCALE_VALUE                              0x01FF

    // PHF_PB_SCALE_VALUE                                   (0xD35A)

    // PHF_PANO_ZONE1                                       (0xD35C)

    // PHF_PANO_ZONE2                                       (0xD35E)

    // PHF_MISC_CTRL                                        (0xD360)

    // PVF_CTRL                                             (0xD362)
    #define SPARE_PHF_MISC                                  0xFFFF

    // PVF_REQ_CTRL                                         (0xD364)
    #define PVF_INT_COEF_EN                                 BIT0
    #define PVF_DITHER_EN                                   BIT2
    #define PVF_SHARP_DIR                                   BIT6

    // PVF_SHARPNESS                                        (0xD366)
    #define PVF_REQ_DELAY                                   0xFF

    // PVF_NOISE_CORING_CTRL                                (0xD368)
    #define PVF_SHARPNESS_LUMA                              0xFF
    #define PVF_SHARPNESS_CHROMA                            0xFF00

    // PVF_NONLINEAR_CTRL1                                  (0xD36A)
    #define PVF_NOISE_CORING_THRESH                         0xFF

    // PVF_NONLINEAR_CTRL2                                  (0xD36C)
    #define PVF_NONLINEAR_THRESH1                           0x07FF
    #define PVF_NONLINEAR_GAIN1                             0x7800

    // PVF_DCDI_CTRL1                                       (0xD36E)
    #define PVF_NONLINEAR_THRESH2                           0x07FF
    #define PVF_NONLINEAR_GAIN2                             0x7800

    // PVF_SV_hi                                            (0xD370)
    #define PVF_DCDI_ENABLE                                 BIT0

    // PVF_SV_lo                                            (0xD372)
    #define PVF_SV                                          0x7F

    // PVF_OFFSET0_hi                                       (0xD374)

    // PVF_OFFSET0_lo                                       (0xD376)
    #define PVF_OFFSET0                                     0x7F

    // PVF_OFFSET1_hi                                       (0xD378)

    // PVF_OFFSET1_lo                                       (0xD37A)
    #define PVF_OFFSET1                                     0x7F

    // PVF_MISC                                             (0xD37C)

    // PVF_MISC_CTRL                                        (0xD37E)
    #define PVF_GEN_CTRL_PXLS_AD                            BIT0

    // DBL_FILT_CTRL                                        (0xD380)
    #define SPARE_PVF_MISC                                  0xFFFF

    // DBL_FILT_CTRL2                                       (0xD382)
    #define DBL_FILT_EN                                     BIT0
    #define DBL_FILT_DEINT_SHRINK_EN                        BIT1
    #define DBL_FILT_RATE_CTRL_EN                           BIT2
    #define DBL_FILT_RATE_CTRL                              0x07F8
    #define DBL_FILT_RATE_CTRL_STALL_MODE                   BIT11
    #define DBL_FILT_ODP_PATH_SEL                           BIT12
    #define DBL_FILT_CLK_SEL                                BIT13

    // DBL_FILT_H_WIDTH                                     (0xD384)
    #define DBL_FILT_RESET_EARLY                            0x03FF

    // DBL_FILT_V_HEIGHT                                    (0xD386)

    // OVP_PBUS_ENDIAN_SWAP                                 (0xD388)

    // OVP_ID                                               (0xAA00)
    #define OVP_ENDIAN_SWAP_EN                              BIT0

    // OVP_UPDATE_CTRL                                      (0xAA04)
    #define OVP_PIP_CHL_EN                                  BIT12

    // OVP_PBUS_CTRL                                        (0xAA08)
    #define OVP_SYNC_UPDATE                                 BIT0
    #define OVP_FORCE_UPDATE                                BIT1
    #define ACC_SYNC_UPDATE                                 BIT2
    #define ACC_FORCE_UPDATE                                BIT3

    // OVP_SOFT_RESETS                                      (0xAA0C)
    #define OVP_LOCK_RD_REG                                 BIT0
    #define OVP_READ_ACTIVE                                 BIT1
    #define OVP_PBUS_PRIORITY                               BIT2

    // OVP_HARD_RESETS                                      (0xAA10)
    #define OVP_RESET                                       BIT0

    // OVP_FRAME_RESET_CTRL                                 (0xAA14)
    #define OVP_HARD_RESET                                  BIT0

    // OVP_FW_FRAME_RESETS                                  (0xAA18)
    #define OVP_FRAME_RESET_SEL                             0x03
    #define OVP_HW_FRAME_RESET                              BIT2

    // OVP_IRQ_MASK                                         (0xAA1C)
    #define OVP_FW_FRAME_RESET                              BIT0

    // OVP_STATUS                                           (0xAA20)
    #define OVP_MEOF_MASK                                   BIT0
    #define OVP_PEOF_MASK                                   BIT1
    #define OVP_FLAGLINE_1_MASK                             BIT2
    #define OVP_FLAGLINE_2_MASK                             BIT3
    #define OVP_FLAGLINE_3_MASK                             BIT4
    #define OVP_FLAGLINE_4_MASK                             BIT5
    #define OVP_SYNC_UPDATE_DONE_MASK                       BIT6
    #define OVP_FRAME_RESET_MASK                            BIT7
    #define OVP_HISTOGRAM_READY_MASK                        BIT8
    #define OVP_SCENE_CHANGE_MASK                           BIT9
    #define OVP_MAIN_UNDERFLOW_MASK                         BIT10
    #define OVP_PIP_UNDERFLOW_MASK                          BIT11
    #define OVP_EXTERNAL_IRQ_MASK                           BIT12
    #define OVP_MAIN_AFB_MASK                               BIT13
    #define OVP_PIP_AFB_MASK                                BIT14

    // OVP_IRQ_MODE                                         (0xAA24)
    #define OVP_MEOF_STATUS                                 BIT0
    #define OVP_PEOF_STATUS                                 BIT1
    #define OVP_FLAGLINE_1_STATUS                           BIT2
    #define OVP_FLAGLINE_2_STATUS                           BIT3
    #define OVP_FLAGLINE_3_STATUS                           BIT4
    #define OVP_FLAGLINE_4_STATUS                           BIT5
    #define OVP_SYNC_UPDATE_DONE_STATUS                     BIT6
    #define OVP_FRAME_RESET_STATUS                          BIT7
    #define OVP_HISTOGRAM_READY_STATUS                      BIT8
    #define OVP_SCENE_CHANGE_STATUS                         BIT9
    #define OVP_MAIN_UNDERFLOW_STATUS                       BIT10
    #define OVP_PIP_UNDERFLOW_STATUS                        BIT11
    #define OVP_EXTERNAL_IRQ_STATUS                         BIT12
    #define OVP_MAIN_AFB_STATUS                             BIT13
    #define OVP_PIP_AFB_STATUS                              BIT14

    // OVP_IRQ_EXT                                          (0xAA28)
    #define OVP_MEOF_IRQ_MODE                               BIT0
    #define OVP_PEOF_IRQ_MODE                               BIT1
    #define OVP_FLAGLINE_1_IRQ_MODE                         BIT2
    #define OVP_FLAGLINE_2_IRQ_MODE                         BIT3
    #define OVP_FLAGLINE_3_IRQ_MODE                         BIT4
    #define OVP_FLAGLINE_4_IRQ_MODE                         BIT5
    #define OVP_SYNC_UPDATE_DONE_IRQ_MODE                   BIT6
    #define OVP_FRAME_RESET_IRQ_MODE                        BIT7
    #define OVP_HISTOGRAM_READY_IRQ_MODE                    BIT8
    #define OVP_SCENE_CHANGE_IRQ_MODE                       BIT9
    #define OVP_MAIN_UNDERFLOW_IRQ_MODE                     BIT10
    #define OVP_PIP_UNDERFLOW_IRQ_MODE                      BIT11
    #define OVP_EXTERNAL_IRQ_MODE                           BIT12
    #define OVP_MAIN_AFB_IRQ_MODE                           BIT13
    #define OVP_PIP_AFB_IRQ_MODE                            BIT14

    // OVP_EXT_IRQ_MASK                                     (0xAA2C)
    #define OVP_IRQ_TEST                                    BIT0

    // OVP_EXT_STATUS                                       (0xAA30)
    #define OVP_EXT_MEOF_MASK                               BIT0
    #define OVP_EXT_PEOF_MASK                               BIT1
    #define OVP_EXT_FLAGLINE_1_MASK                         BIT2
    #define OVP_EXT_FLAGLINE_2_MASK                         BIT3
    #define OVP_EXT_FLAGLINE_3_MASK                         BIT4
    #define OVP_EXT_FLAGLINE_4_MASK                         BIT5
    #define OVP_EXT_SYNC_UPDATE_DONE_MASK                   BIT6
    #define OVP_EXT_FRAME_RESET_MASK                        BIT7
    #define OVP_EXT_HISTOGRAM_READY_MASK                    BIT8
    #define OVP_EXT_SCENE_CHANGE_MASK                       BIT9
    #define OVP_EXT_MAIN_UNDERFLOW_MASK                     BIT10
    #define OVP_EXT_PIP_UNDERFLOW_MASK                      BIT11
    #define OVP_EXT_EXTERNAL_IRQ_MASK                       BIT12
    #define OVP_EXT_MAIN_AFB_MASK                           BIT13
    #define OVP_EXT_PIP_AFB_MASK                            BIT14

    // OVP_EXT_IRQ_MODE                                     (0xAA34)
    #define OVP_EXT_MEOF_STATUS                             BIT0
    #define OVP_EXT_PEOF_STATUS                             BIT1
    #define OVP_EXT_FLAGLINE_1_STATUS                       BIT2
    #define OVP_EXT_FLAGLINE_2_STATUS                       BIT3
    #define OVP_EXT_FLAGLINE_3_STATUS                       BIT4
    #define OVP_EXT_FLAGLINE_4_STATUS                       BIT5
    #define OVP_EXT_SYNC_UPDATE_DONE_STATUS                 BIT6
    #define OVP_EXT_FRAME_RESET_STATUS                      BIT7
    #define OVP_EXT_HISTOGRAM_READY_STATUS                  BIT8
    #define OVP_EXT_SCENE_CHANGE_STATUS                     BIT9
    #define OVP_EXT_MAIN_UNDERFLOW_STATUS                   BIT10
    #define OVP_EXT_PIP_UNDERFLOW_STATUS                    BIT11
    #define OVP_EXT_EXTERNAL_IRQ_STATUS                     BIT12
    #define OVP_EXT_MAIN_AFB_STATUS                         BIT13
    #define OVP_EXT_PIP_AFB_STATUS                          BIT14

    // OVP_FLAGLINE_12                                      (0xAA38)
    #define OVP_EXT_MEOF_IRQ_MODE                           BIT0
    #define OVP_EXT_PEOF_IRQ_MODE                           BIT1
    #define OVP_EXT_FLAGLINE_1_IRQ_MODE                     BIT2
    #define OVP_EXT_FLAGLINE_2_IRQ_MODE                     BIT3
    #define OVP_EXT_FLAGLINE_3_IRQ_MODE                     BIT4
    #define OVP_EXT_FLAGLINE_4_IRQ_MODE                     BIT5
    #define OVP_EXT_SYNC_UPDATE_DONE_IRQ_MODE               BIT6
    #define OVP_EXT_FRAME_RESET_IRQ_MODE                    BIT7
    #define OVP_EXT_HISTOGRAM_READY_IRQ_MODE                BIT8
    #define OVP_EXT_SCENE_CHANGE_IRQ_MODE                   BIT9
    #define OVP_EXT_MAIN_UNDERFLOW_IRQ_MODE                 BIT10
    #define OVP_EXT_PIP_UNDERFLOW_IRQ_MODE                  BIT11
    #define OVP_EXT_EXTERNAL_IRQ_MODE                       BIT12
    #define OVP_EXT_MAIN_AFB_IRQ_MODE                       BIT13
    #define OVP_EXT_PIP_AFB_IRQ_MODE                        BIT14

    // OVP_FLAGLINE_34                                      (0xAA3C)
    #define OVP_FLAGLINE_1                                  0x0FFF
    #define OVP_FLAGLINE_2                                  0xFFF0000

    // OVP_FRAME_RESET_LINE                                 (0xAA40)
    #define OVP_FLAGLINE_3                                  0x0FFF
    #define OVP_FLAGLINE_4                                  0xFFF0000

    // OVP_CTRL                                             (0xAA44)

    // OVP_MAIN_AFB_COLOR                                   (0xAA48)
    #define MAIN_INTERPOLATOR_BYPASS                        BIT2
    #define PIP_INTERPOLATOR_BYPASS                         BIT3
    #define MAIN_INTERPOLATOR_REP_EN                        BIT4
    #define PIP_INTERPOLATOR_REP_EN                         BIT5
    #define MAIN_INTERPOLATOR_HFLIP                         BIT6
    #define PIP_INTERPOLATOR_HFLIP                          BIT7
    #define OVP_IN_MUX                                      BIT8
    #define OVP_OUT_MUX                                     BIT9
    #define RGB2YUV_WIN_CTRL                                0x0C00
    #define MAIN_AFB_EN                                     BIT12
    #define PIP_AFB_EN                                      BIT13
    #define M_UND_FLW_AFP_EN                                BIT14
    #define P_UND_FLW_AFP_EN                                BIT15
    #define M_UND_FLW_AFP_SEL                               BIT16
    #define P_UND_FLW_AFP_SEL                               BIT17
    #define OVP_MAIN_TX_STALL_SET                           0xC0000
    #define OVP_PIP_TX_STALL_SET                            0x300000

    // OVP_PIP_AFB_COLOR                                    (0xAA4C)
    #define OVP_MAIN_AFB_RED                                0xFF
    #define OVP_MAIN_AFB_GRN                                0xFF00
    #define OVP_MAIN_AFB_BLU                                0xFF0000

    // VIDEO_WIN_CTRL                                       (0xAA50)
    #define OVP_PIP_AFB_RED                                 0xFF
    #define OVP_PIP_AFB_GRN                                 0xFF00
    #define OVP_PIP_AFB_BLU                                 0xFF0000

    // VIDEO_WIN_HSTART                                     (0xAA54)
    #define VIDEO_WIN_EN                                    BIT0

    // VIDEO_WIN_VSTART                                     (0xAA58)

    // VIDEO_WIN_HWIDTH                                     (0xAA5C)

    // VIDEO_WIN_VLENGTH                                    (0xAA60)

    // VIDEO_WIN_HREGION                                    (0xAA64)

    // VIDEO_WIN_VREGION                                    (0xAA68)
    #define VIDEO_WIN_XRGNSZ                                0x0FFF
    #define VIDEO_WIN_XRGNINVSZ                             0xFFF000
    #define VIDEO_WIN_NUMXRGNS                              0x1F000000

    // Y_MIN                                                (0xAA6C)
    #define VIDEO_WIN_YRGNSZ                                0x0FFF
    #define VIDEO_WIN_YRGNINVSZ                             0xFFF000
    #define VIDEO_WIN_NUMYRGNS                              0x1F000000

    // Y_MAX                                                (0xAA70)

    // PIXEL_COUNTER                                        (0xAA74)

    // ACC_CTRL                                             (0xAA78)

    // ACC_HPF_AMP_THRESH                                   (0xAA7C)
    #define ACC_WIN_CTRL                                    0x03
    #define ACC_PD_n                                        BIT3
    #define ACC_CLAMP_BLACK                                 BIT4
    #define ACC_LUT_INDEX                                   BIT5
    #define ACC_LUT_AUTOGEN_EN                              BIT12
    #define ACC_ENABLE                                      BIT13
    #define ACC_LUT_COMPUTE_RESET                           BIT14
    #define ACC_USE_LPF_Y                                   BIT15
    #define ACC_AUTO_LUT_UPDATE                             BIT26
    #define ACC_XVYCC_CLAMP_EN                              BIT27

    // ACC_LPF_CTRL                                         (0xAA80)
    #define ACC_HPF_AMP_THRESH_Y                            0x3FFF
    #define ACC_HPF_AMP_THRESH_UV                           0x3FFF0000L

    // ACC_Y_LPF_COEF_A                                     (0xAA84)
    #define ACC_Y_LPF_FLT                                   0x07
    #define ACC_C_LPF_FLT                                   0x70
    #define ACC_C_LPF_FLT_SHIFT                             4

    // ACC_Y_LPF_COEF_B                                     (0xAA88)
    #define ACC_Y_LPF_COEF0                                 0x7F
    #define ACC_Y_LPF_COEF1                                 0x7F00
    #define ACC_Y_LPF_COEF2                                 0x7F0000
    #define ACC_Y_LPF_COEF3                                 0x7F000000

    // ACC_C_LPF_COEF_A                                     (0xAA8C)
    #define ACC_Y_LPF_COEF4                                 0x7F

    // ACC_C_LPF_COEF_B                                     (0xAA90)
    #define ACC_C_LPF_COEF0                                 0x7F
    #define ACC_C_LPF_COEF1                                 0x7F00
    #define ACC_C_LPF_COEF2                                 0x7F0000
    #define ACC_C_LPF_COEF3                                 0x7F000000

    // ACC_TOTAL_PIXEL                                      (0xAA94)
    #define ACC_C_LPF_COEF4                                 0x7F

    // ACC_SC_CTRL                                          (0xAA98)
    #define ACC_TOT_PIX                                     0x1F

    // ACC_STATUS                                           (0xAA9C)
    #define ACC_SC_CHK_EN                                   BIT0
    #define ACC_SC_SOURCE                                   BIT1
    #define ACC_SC_EXT                                      BIT2
    #define ACC_SC_THRESH                                   0x7FF8

    // ACC_AVG_BRIGHTNESS                                   (0xAAA0)
    #define ACC_SC_STATUS                                   BIT0
    #define ACC_LUT_INDEX_STATUS                            BIT1

    // ACC_LUT_CTRL                                         (0xAAA4)
    #define ACC_AVG_IN_BRIGHTNESS                           0xFFFF
    #define ACC_AVG_OUT_BRIGHTNESS                          0xFFFF0000

    // ACC_LUT_COMPUTE                                      (0xAAA8)
    #define ACC_LUT_TEMP_FILT_EN                            BIT0
    #define ACC_TF_SC_RESET                                 BIT1
    #define ACC_DYN_LUT_EN                                  BIT2
    #define ACC_STATIC_LUT_EN                               BIT3
    #define ACC_TF_FRAME_NUM                                0x70
    #define ACC_TF_FRAME_NUM_SHIFT                          4
    #define ACC_COMP_LUT_LPF_EN                             BIT8

    // ACC_LUT_HW_ADDR                                      (0xAAAC)
    #define ACC_TRIGGER_LUT_COMPUTE                         BIT0

    // LACC_CTRL1                                           (0xAAB0)

    // LACC_CTRL2                                           (0xAAB4)
    #define LACC_EN                                         BIT0
    #define LACC_TEXTURE_THRES                              0x1FFE
    #define LACC_DIFF_SHIFT                                 0xE000
    #define LACC_TEXTURE_OFFSET                             0xFF0000L
    #define LACC_TEXTURE_GAIN                               0xFF000000L

    // YCL_CTRL                                             (0xAAB8)
    #define LACC_SMOOTH_THRES                               0xFF
    #define LACC_SMOOTHNESS                                 0xFF00

    // YCL_NLSAT_LUT0_LUT3                                  (0xAABC)
    #define YCL_ENABLE                                      BIT0
    #define YCL_USE_KY                                      BIT1
    #define YCL_NLSAT_SCALE                                 0x38
    #define YCL_NLSAT_SCALE_SHIFT                           3
    #define YCL_NLSAT_EN                                    BIT6
    #define YCL_SCALE_MAX                                   0x0700
    #define YCL_SCALE_MIN                                   0x70000L
    #define YCL_SCALE_FACTOR                                0xF00000L
    #define YCL_SCALE_THRESH                                0xFF000000L

    // YCL_NLSAT_LUT4_LUT7                                  (0xAAC0)
    #define YCL_NLSAT_LUT0                                  0xFF
    #define YCL_NLSAT_LUT1                                  0xFF00
    #define YCL_NLSAT_LUT2                                  0xFF0000
    #define YCL_NLSAT_LUT3                                  0xFF000000

    // ACM3_CTRL                                            (0xAAC4)
    #define YCL_NLSAT_LUT4                                  0xFF
    #define YCL_NLSAT_LUT5                                  0xFF00
    #define YCL_NLSAT_LUT6                                  0xFF0000
    #define YCL_NLSAT_LUT7                                  0xFF000000

    // ACM_Z1_LUMI                                          (0xAAC8)
    #define ACM3_EN                                         BIT0
    #define ACM3_OVERLAP_EN                                 BIT1
    #define ACM3_THFADE_LORGAIN_                            BIT2
    #define ACM3_THFADE_LOR_VAL                             0xF0
    #define ACM3_THFADE_LOR_VAL_SHIFT                       4
    #define ACM3_THFADE_R_CUTOFF                            0xFF00

    // ACM_Z1_SAT                                           (0xAACC)
    #define ACM_Z1_LUMI_GAIN                                0x7F
    #define ACM_Z1_LUMI_OFFS                                0xFFF00L

    // ACM_Z1_HUE                                           (0xAAD0)
    #define ACM_Z1_SAT_GAIN                                 0x7F
    #define ACM_Z1_SAT_OFFS                                 0xFFF00L

    // ACM_Z1_LUMI_REGION                                   (0xAAD4)
    #define ACM_Z1_HUE_GAIN                                 0x0F
    #define ACM_Z1_HUE_OFFS                                 0xFF00

    // ACM_Z1_LUMI_SOFT                                     (0xAAD8)
    #define ACM_Z1_LUMI1                                    0x0FFF
    #define ACM_Z1_LUMI2                                    0xFFF0000L

    // ACM_Z1_LUMI_FADE                                     (0xAADC)
    #define ACM_Z1_LUMI1_SOFT                               0x03FF
    #define ACM_Z1_LUMI2_SOFT                               0x3FF0000L

    // ACM_Z1_SAT_REGION                                    (0xAAE0)

    // ACM_Z1_SAT_SOFT                                      (0xAAE4)
    #define ACM_Z1_SAT_R1                                   0x0FFF
    #define ACM_Z1_SAT_R2                                   0xFFF0000L

    // ACM_Z1_SAT_FADE                                      (0xAAE8)
    #define ACM_Z1_SATR1_SOFT                               0x03FF
    #define ACM_Z1_SATR2_SOFT                               0x3FF0000L

    // ACM_Z1_HUE_REGION                                    (0xAAEC)

    // ACM_Z1_HUE_FADE                                      (0xAAF0)
    #define ACM_Z1_HUE_APERTURE                             0xFF
    #define ACM_Z1_HUE_CENTER                               0x1FF0000L

    // ACM_Z1_ALPHA                                         (0xAAF4)

    // ACM_Z1_UV_VECT                                       (0xAAF8)

    // ACM_Z2_LUMI                                          (0xAAFC)
    #define ACM_Z1_U_VECT                                   0x0FFF
    #define ACM_Z1_V_VECT                                   0xFFF0000L

    // ACM_Z2_SAT                                           (0xAB00)
    #define ACM_Z2_LUMI_GAIN                                0x7F
    #define ACM_Z2_LUMI_OFFS                                0xFFF00L

    // ACM_Z2_HUE                                           (0xAB04)
    #define ACM_Z2_SAT_GAIN                                 0x7F
    #define ACM_Z2_SAT_OFFS                                 0xFFF00L

    // ACM_Z2_LUMI_REGION                                   (0xAB08)
    #define ACM_Z2_HUE_GAIN                                 0x0F
    #define ACM_Z2_HUE_OFFS                                 0xFF00

    // ACM_Z2_LUMI_SOFT                                     (0xAB0C)
    #define ACM_Z2_LUMI1                                    0x0FFF
    #define ACM_Z2_LUMI2                                    0xFFF0000L

    // ACM_Z2_LUMI_FADE                                     (0xAB10)
    #define ACM_Z2_LUMI1_SOFT                               0x03FF
    #define ACM_Z2_LUMI2_SOFT                               0x3FF0000L

    // ACM_Z2_SAT_REGION                                    (0xAB14)

    // ACM_Z2_SAT_SOFT                                      (0xAB18)
    #define ACM_Z2_SAT_R1                                   0x0FFF
    #define ACM_Z2_SAT_R2                                   0xFFF0000L

    // ACM_Z2_SAT_FADE                                      (0xAB1C)
    #define ACM_Z2_SATR1_SOFT                               0x03FF
    #define ACM_Z2_SATR2_SOFT                               0x3FF0000L

    // ACM_Z2_HUE_REGION                                    (0xAB20)

    // ACM_Z2_HUE_FADE                                      (0xAB24)
    #define ACM_Z2_HUE_APERTURE                             0xFF
    #define ACM_Z2_HUE_CENTER                               0x1FF0000L

    // ACM_Z2_ALPHA                                         (0xAB28)

    // ACM_Z2_UV_VECT                                       (0xAB2C)

    // ACM_Z3_LUMI                                          (0xAB30)
    #define ACM_Z2_U_VECT                                   0x0FFF
    #define ACM_Z2_V_VECT                                   0xFFF0000L

    // ACM_Z3_SAT                                           (0xAB34)
    #define ACM_Z3_LUMI_GAIN                                0x7F
    #define ACM_Z3_LUMI_OFFS                                0xFFF00L

    // ACM_Z3_HUE                                           (0xAB38)
    #define ACM_Z3_SAT_GAIN                                 0x7F
    #define ACM_Z3_SAT_OFFS                                 0xFFF00L

    // ACM_Z3_LUMI_REGION                                   (0xAB3C)
    #define ACM_Z3_HUE_GAIN                                 0x0F
    #define ACM_Z3_HUE_OFFS                                 0xFF00

    // ACM_Z3_LUMI_SOFT                                     (0xAB40)
    #define ACM_Z3_LUMI1                                    0x0FFF
    #define ACM_Z3_LUMI2                                    0xFFF0000L

    // ACM_Z3_LUMI_FADE                                     (0xAB44)
    #define ACM_Z3_LUMI1_SOFT                               0x03FF
    #define ACM_Z3_LUMI2_SOFT                               0x3FF0000L

    // ACM_Z3_SAT_REGION                                    (0xAB48)

    // ACM_Z3_SAT_SOFT                                      (0xAB4C)
    #define ACM_Z3_SAT_R1                                   0x0FFF
    #define ACM_Z3_SAT_R2                                   0xFFF0000L

    // ACM_Z3_SAT_FADE                                      (0xAB50)
    #define ACM_Z3_SATR1_SOFT                               0x03FF
    #define ACM_Z3_SATR2_SOFT                               0x3FF0000L

    // ACM_Z3_HUE_REGION                                    (0xAB54)

    // ACM_Z3_HUE_FADE                                      (0xAB58)
    #define ACM_Z3_HUE_APERTURE                             0xFF
    #define ACM_Z3_HUE_CENTER                               0x1FF0000L

    // ACM_Z3_ALPHA                                         (0xAB5C)

    // ACM_Z3_UV_VECT                                       (0xAB60)

    // ACM_Z4_LUMI                                          (0xAB64)
    #define ACM_Z3_U_VECT                                   0x0FFF
    #define ACM_Z3_V_VECT                                   0xFFF0000L

    // ACM_Z4_SAT                                           (0xAB68)
    #define ACM_Z4_LUMI_GAIN                                0x7F
    #define ACM_Z4_LUMI_OFFS                                0xFFF00L

    // ACM_Z4_HUE                                           (0xAB6C)
    #define ACM_Z4_SAT_GAIN                                 0x7F
    #define ACM_Z4_SAT_OFFS                                 0xFFF00L

    // ACM_Z4_LUMI_REGION                                   (0xAB70)
    #define ACM_Z4_HUE_GAIN                                 0x0F
    #define ACM_Z4_HUE_OFFS                                 0xFF00

    // ACM_Z4_LUMI_SOFT                                     (0xAB74)
    #define ACM_Z4_LUMI1                                    0x0FFF
    #define ACM_Z4_LUMI2                                    0xFFF0000L

    // ACM_Z4_LUMI_FADE                                     (0xAB78)
    #define ACM_Z4_LUMI1_SOFT                               0x03FF
    #define ACM_Z4_LUMI2_SOFT                               0x3FF0000L

    // ACM_Z4_SAT_REGION                                    (0xAB7C)

    // ACM_Z4_SAT_SOFT                                      (0xAB80)
    #define ACM_Z4_SAT_R1                                   0x0FFF
    #define ACM_Z4_SAT_R2                                   0xFFF0000L

    // ACM_Z4_SAT_FADE                                      (0xAB84)
    #define ACM_Z4_SATR1_SOFT                               0x03FF
    #define ACM_Z4_SATR2_SOFT                               0x3FF0000L

    // ACM_Z4_HUE_REGION                                    (0xAB88)

    // ACM_Z4_HUE_FADE                                      (0xAB8C)
    #define ACM_Z4_HUE_APERTURE                             0xFF
    #define ACM_Z4_HUE_CENTER                               0x1FF0000L

    // ACM_Z4_ALPHA                                         (0xAB90)

    // ACM_Z4_UV_VECT                                       (0xAB94)

    // ACM_Z5_LUMI                                          (0xAB98)
    #define ACM_Z4_U_VECT                                   0x0FFF
    #define ACM_Z4_V_VECT                                   0xFFF0000L

    // ACM_Z5_SAT                                           (0xAB9C)
    #define ACM_Z5_LUMI_GAIN                                0x7F
    #define ACM_Z5_LUMI_OFFS                                0xFFF00L

    // ACM_Z5_HUE                                           (0xABA0)
    #define ACM_Z5_SAT_GAIN                                 0x7F
    #define ACM_Z5_SAT_OFFS                                 0xFFF00L

    // ACM_Z5_LUMI_REGION                                   (0xABA4)
    #define ACM_Z5_HUE_GAIN                                 0x0F
    #define ACM_Z5_HUE_OFFS                                 0xFF00

    // ACM_Z5_LUMI_SOFT                                     (0xABA8)
    #define ACM_Z5_LUMI1                                    0x0FFF
    #define ACM_Z5_LUMI2                                    0xFFF0000L

    // ACM_Z5_LUMI_FADE                                     (0xABAC)
    #define ACM_Z5_LUMI1_SOFT                               0x03FF
    #define ACM_Z5_LUMI2_SOFT                               0x3FF0000L

    // ACM_Z5_SAT_REGION                                    (0xABB0)

    // ACM_Z5_SAT_SOFT                                      (0xABB4)
    #define ACM_Z5_SAT_R1                                   0x0FFF
    #define ACM_Z5_SAT_R2                                   0xFFF0000L

    // ACM_Z5_SAT_FADE                                      (0xABB8)
    #define ACM_Z5_SATR1_SOFT                               0x03FF
    #define ACM_Z5_SATR2_SOFT                               0x3FF0000L

    // ACM_Z5_HUE_REGION                                    (0xABBC)

    // ACM_Z5_HUE_FADE                                      (0xABC0)
    #define ACM_Z5_HUE_APERTURE                             0xFF
    #define ACM_Z5_HUE_CENTER                               0x1FF0000L

    // ACM_Z5_ALPHA                                         (0xABC4)

    // ACM_Z5_UV_VECT                                       (0xABC8)

    // ACM_Z6_LUMI                                          (0xABCC)
    #define ACM_Z5_U_VECT                                   0x0FFF
    #define ACM_Z5_V_VECT                                   0xFFF0000L

    // ACM_Z6_SAT                                           (0xABD0)
    #define ACM_Z6_LUMI_GAIN                                0x7F
    #define ACM_Z6_LUMI_OFFS                                0xFFF00L

    // ACM_Z6_HUE                                           (0xABD4)
    #define ACM_Z6_SAT_GAIN                                 0x7F
    #define ACM_Z6_SAT_OFFS                                 0xFFF00L

    // ACM_Z6_LUMI_REGION                                   (0xABD8)
    #define ACM_Z6_HUE_GAIN                                 0x0F
    #define ACM_Z6_HUE_OFFS                                 0xFF00

    // ACM_Z6_LUMI_SOFT                                     (0xABDC)
    #define ACM_Z6_LUMI1                                    0x0FFF
    #define ACM_Z6_LUMI2                                    0xFFF0000L

    // ACM_Z6_LUMI_FADE                                     (0xABE0)
    #define ACM_Z6_LUMI1_SOFT                               0x03FF
    #define ACM_Z6_LUMI2_SOFT                               0x3FF0000L

    // ACM_Z6_SAT_REGION                                    (0xABE4)

    // ACM_Z6_SAT_SOFT                                      (0xABE8)
    #define ACM_Z6_SAT_R1                                   0x0FFF
    #define ACM_Z6_SAT_R2                                   0xFFF0000L

    // ACM_Z6_SAT_FADE                                      (0xABEC)
    #define ACM_Z6_SATR1_SOFT                               0x03FF
    #define ACM_Z6_SATR2_SOFT                               0x3FF0000L

    // ACM_Z6_HUE_REGION                                    (0xABF0)

    // ACM_Z6_HUE_FADE                                      (0xABF4)
    #define ACM_Z6_HUE_APERTURE                             0xFF
    #define ACM_Z6_HUE_CENTER                               0x1FF0000L

    // ACM_Z6_ALPHA                                         (0xABF8)

    // ACM_Z6_UV_VECT                                       (0xABFC)

    // ACM_Z7_LUMI                                          (0xAC00)
    #define ACM_Z6_U_VECT                                   0x0FFF
    #define ACM_Z6_V_VECT                                   0xFFF0000L

    // ACM_Z7_SAT                                           (0xAC04)
    #define ACM_Z7_LUMI_GAIN                                0x7F
    #define ACM_Z7_LUMI_OFFS                                0xFFF00L

    // ACM_Z7_HUE                                           (0xAC08)
    #define ACM_Z7_SAT_GAIN                                 0x7F
    #define ACM_Z7_SAT_OFFS                                 0xFFF00L

    // ACM_Z7_LUMI_REGION                                   (0xAC0C)
    #define ACM_Z7_HUE_GAIN                                 0x0F
    #define ACM_Z7_HUE_OFFS                                 0xFF00

    // ACM_Z7_LUMI_SOFT                                     (0xAC10)
    #define ACM_Z7_LUMI1                                    0x0FFF
    #define ACM_Z7_LUMI2                                    0xFFF0000L

    // ACM_Z7_LUMI_FADE                                     (0xAC14)
    #define ACM_Z7_LUMI1_SOFT                               0x03FF
    #define ACM_Z7_LUMI2_SOFT                               0x3FF0000L

    // ACM_Z7_SAT_REGION                                    (0xAC18)

    // ACM_Z7_SAT_SOFT                                      (0xAC1C)
    #define ACM_Z7_SAT_R1                                   0x0FFF
    #define ACM_Z7_SAT_R2                                   0xFFF0000L

    // ACM_Z7_SAT_FADE                                      (0xAC20)
    #define ACM_Z7_SATR1_SOFT                               0x03FF
    #define ACM_Z7_SATR2_SOFT                               0x3FF0000L

    // ACM_Z7_HUE_REGION                                    (0xAC24)

    // ACM_Z7_HUE_FADE                                      (0xAC28)
    #define ACM_Z7_HUE_APERTURE                             0xFF
    #define ACM_Z7_HUE_CENTER                               0x1FF0000L

    // ACM_Z7_ALPHA                                         (0xAC2C)

    // ACM_Z7_UV_VECT                                       (0xAC30)

    // ACM_Z8_LUMI                                          (0xAC34)
    #define ACM_Z7_U_VECT                                   0x0FFF
    #define ACM_Z7_V_VECT                                   0xFFF0000L

    // ACM_Z8_SAT                                           (0xAC38)
    #define ACM_Z8_LUMI_GAIN                                0x7F
    #define ACM_Z8_LUMI_OFFS                                0xFFF00L

    // ACM_Z8_HUE                                           (0xAC3C)
    #define ACM_Z8_SAT_GAIN                                 0x7F
    #define ACM_Z8_SAT_OFFS                                 0xFFF00L

    // ACM_Z8_LUMI_REGION                                   (0xAC40)
    #define ACM_Z8_HUE_GAIN                                 0x0F
    #define ACM_Z8_HUE_OFFS                                 0xFF00

    // ACM_Z8_LUMI_SOFT                                     (0xAC44)
    #define ACM_Z8_LUMI1                                    0x0FFF
    #define ACM_Z8_LUMI2                                    0xFFF0000L

    // ACM_Z8_LUMI_FADE                                     (0xAC48)
    #define ACM_Z8_LUMI1_SOFT                               0x03FF
    #define ACM_Z8_LUMI2_SOFT                               0x3FF0000L

    // ACM_Z8_SAT_REGION                                    (0xAC4C)

    // ACM_Z8_SAT_SOFT                                      (0xAC50)
    #define ACM_Z8_SAT_R1                                   0x0FFF
    #define ACM_Z8_SAT_R2                                   0xFFF0000L

    // ACM_Z8_SAT_FADE                                      (0xAC54)
    #define ACM_Z8_SATR1_SOFT                               0x03FF
    #define ACM_Z8_SATR2_SOFT                               0x3FF0000L

    // ACM_Z8_HUE_REGION                                    (0xAC58)

    // ACM_Z8_HUE_FADE                                      (0xAC5C)
    #define ACM_Z8_HUE_APERTURE                             0xFF
    #define ACM_Z8_HUE_CENTER                               0x1FF0000L

    // ACM_Z8_ALPHA                                         (0xAC60)

    // ACM_Z8_UV_VECT                                       (0xAC64)

    // ACC_DEBUG_INFO                                       (0xAC68)
    #define ACM_Z8_U_VECT                                   0x0FFF
    #define ACM_Z8_V_VECT                                   0xFFF0000L

    // ACC_ATTEN_CTRL                                       (0xAC6C)

    // ACC_FW_GAIN                                          (0xAC70)

    // ACC_BACKLIGHT_CTRL                                   (0xAC74)

    // ACC_PWM_CONFIG                                       (0xAC78)

    // ACC_PWM_CTRL                                         (0xAC7C)
    #define ACC_PWM_GPIOn_EN                                BIT0
    #define ACC_PWM_PRESCALE                                0x06
    #define ACC_PWM_PRESCALE_SHIFT                          1
    #define ACC_PWM_VSRESET                                 BIT3
    #define ACC_PWM_DVS_INV                                 BIT4
    #define ACC_PWM_AUTO_UPDATE                             BIT5

    // COLOR_MATRIX_CTRL                                    (0xAC80)
    #define ACC_PWM_PERIOD                                  0xFFFF
    #define ACC_PWM_PULSE                                   0xFFFF0000

    // MAIN_P_IN_OFFSET1                                    (0xAC84)
    #define MAIN_MATRIX_EN                                  BIT0
    #define PIP_MATRIX_EN                                   BIT1
    #define MAIN_MATRIX_WIN_CTRL                            0x30
    #define MAIN_MATRIX_WIN_CTRL_SHIFT                      4

    // MAIN_P_IN_OFFSET2                                    (0xAC88)
    #define MAIN_P_IN_OFF1                                  0x7FFF
    #define MAIN_P_IN_OFFSET1_CLAMP                         BIT16

    // MAIN_P_IN_OFFSET3                                    (0xAC8C)
    #define MAIN_P_IN_OFF2                                  0x7FFF
    #define MAIN_P_IN_OFFSET2_CLAMP                         BIT16

    // MAIN_P_MULT_COEF11                                   (0xAC90)
    #define MAIN_P_IN_OFF3                                  0x7FFF
    #define MAIN_P_IN_OFFSET3_CLAMP                         BIT16

    // MAIN_P_MULT_COEF12                                   (0xAC94)

    // MAIN_P_MULT_COEF13                                   (0xAC98)

    // MAIN_P_MULT_COEF21                                   (0xAC9C)

    // MAIN_P_MULT_COEF22                                   (0xACA0)

    // MAIN_P_MULT_COEF23                                   (0xACA4)

    // MAIN_P_MULT_COEF31                                   (0xACA8)

    // MAIN_P_MULT_COEF32                                   (0xACAC)

    // MAIN_P_MULT_COEF33                                   (0xACB0)

    // MAIN_P_OUT_OFFSET1                                   (0xACB4)

    // MAIN_P_OUT_OFFSET2                                   (0xACB8)

    // MAIN_P_OUT_OFFSET3                                   (0xACBC)

    // MAIN_S_IN_OFFSET1                                    (0xACC0)

    // MAIN_S_IN_OFFSET2                                    (0xACC4)
    #define MAIN_S_IN_OFF1                                  0x7FFF
    #define MAIN_S_IN_OFFSET1_CLAMP                         BIT16

    // MAIN_S_IN_OFFSET3                                    (0xACC8)
    #define MAIN_S_IN_OFF2                                  0x7FFF
    #define MAIN_S_IN_OFFSET2_CLAMP                         BIT16

    // MAIN_S_MULT_COEF11                                   (0xACCC)
    #define MAIN_S_IN_OFF3                                  0x7FFF
    #define MAIN_S_IN_OFFSET3_CLAMP                         BIT16

    // MAIN_S_MULT_COEF12                                   (0xACD0)

    // MAIN_S_MULT_COEF13                                   (0xACD4)

    // MAIN_S_MULT_COEF21                                   (0xACD8)

    // MAIN_S_MULT_COEF22                                   (0xACDC)

    // MAIN_S_MULT_COEF23                                   (0xACE0)

    // MAIN_S_MULT_COEF31                                   (0xACE4)

    // MAIN_S_MULT_COEF32                                   (0xACE8)

    // MAIN_S_MULT_COEF33                                   (0xACEC)

    // MAIN_S_OUT_OFFSET1                                   (0xACF0)

    // MAIN_S_OUT_OFFSET2                                   (0xACF4)

    // MAIN_S_OUT_OFFSET3                                   (0xACF8)

    // PIP_IN_OFFSET1                                       (0xACFC)

    // PIP_IN_OFFSET2                                       (0xAD00)
    #define PIP_IN_OFF1                                     0x7FFF
    #define PIP_IN_OFFSET1_CLAMP                            BIT16

    // PIP_IN_OFFSET3                                       (0xAD04)
    #define PIP_IN_OFF2                                     0x7FFF
    #define PIP_IN_OFFSET2_CLAMP                            BIT16

    // PIP_MULT_COEF11                                      (0xAD08)
    #define PIP_IN_OFF3                                     0x7FFF
    #define PIP_IN_OFFSET3_CLAMP                            BIT16

    // PIP_MULT_COEF12                                      (0xAD0C)

    // PIP_MULT_COEF13                                      (0xAD10)

    // PIP_MULT_COEF21                                      (0xAD14)

    // PIP_MULT_COEF22                                      (0xAD18)

    // PIP_MULT_COEF23                                      (0xAD1C)

    // PIP_MULT_COEF31                                      (0xAD20)

    // PIP_MULT_COEF32                                      (0xAD24)

    // PIP_MULT_COEF33                                      (0xAD28)

    // PIP_OUT_OFFSET1                                      (0xAD2C)

    // PIP_OUT_OFFSET2                                      (0xAD30)

    // PIP_OUT_OFFSET3                                      (0xAD34)

    // OVP_SPARE                                            (0xAD38)

    // DISP_LUT_SPARE0                                      (0xAD3C)
    #define OVP_SPARE_1                                     0xFFFF
    #define OVP_SPARE_2                                     0xFFFF0000

    // PB_CTRL                                              (0xD640)

    // PB_UNDERFLOW_CTRL                                    (0xD642)
    #define PB_MAIN_ENABLE                                  BIT0
    #define PB_PIP_ENABLE                                   BIT1
    #define PB_MAIN_ON_TOP                                  BIT2
    #define PB_SINGLE_PIP                                   BIT3
    #define PB_BLEND_PIP_MAIN                               0xF0
    #define PB_BLEND_PIP_MAIN_SHIFT                         4
    #define PB_HL_BORDER_EN                                 BIT8
    #define PB_BK_BLEND_DISABLE                             BIT9
    #define PB_TEXT_EN                                      BIT10
    #define PB_TEXT_MOD                                     BIT11
    #define PB_TEXT_ABOV                                    BIT12
    #define PB_TEXT_AND_OR                                  BIT13
    #define PB_FORCE_MAIN_BKGND                             BIT14
    #define PB_FORCE_PIP_BKGND                              BIT15

    // PB_TEXT_THRESH                                       (0xD644)
    #define PB_UNDERFLOW_EN                                 BIT0
    #define PB_MAIN_UNDERFLOW_DATA                          BIT1
    #define PB_MAIN_UNDERFLOW_MODE                          BIT2
    #define PB_PIP_UNDERFLOW_DATA                           BIT3
    #define PB_PIP_UNDERFLOW_MODE                           BIT4

    // PB_BKGND_HEIGHT                                      (0xD646)

    // PB_BKGND_WIDTH                                       (0xD648)

    // PB_BKGND                                             (0xD64A)

    // PB_MAIN_VSTART                                       (0xD64C)
    #define PB_BKGND_BLU                                    0x1F
    #define PB_BKGND_GRN                                    0x07E0
    #define PB_BKGND_RED                                    0xF800

    // PB_MAIN_HSTART                                       (0xD64E)

    // PB_PIP_VSTART                                        (0xD650)

    // PB_PIP_HSTART                                        (0xD652)

    // PB_PIP_BORDER_HEIGHT                                 (0xD654)

    // PB_PIP_BORDER_WIDTH                                  (0xD656)
    #define PB_PIP_BORD_HEIGHT                              0x07FF

    // PB_PIP_BORDER_COLOR                                  (0xD658)
    #define PB_PIP_BORD_WIDTH                               0x07FF

    // PB_PIP_MASK                                          (0xD65A)
    #define PB_PIP_BORD_COL_BLU                             0x1F
    #define PB_PIP_BORD_COL_GRN                             0x07E0
    #define PB_PIP_BORD_COL_RED                             0xF800

    // PB_PIP_BORDER_MASK                                   (0xD65C)

    // PB_HLBRDR_VSTART                                     (0xD65E)
    #define PB_PIP_BORD_MASK                                0xFFFF

    // PB_HLBRDR_HSTART                                     (0xD660)

    // PB_HLBRDR_HEIGHT                                     (0xD662)

    // PB_HLBRDR_WIDTH                                      (0xD664)

    // PB_HLBRDR_VACTIVE                                    (0xD666)

    // PB_HLBRDR_HACTIVE                                    (0xD668)

    // PB_HLBRDR_COLOR                                      (0xD66A)

    // PB_MAIN_VHEIGHT                                      (0xD66C)
    #define PB_HLBRD_COLOR_BLU                              0x1F
    #define PB_HLBRD_COLOR_GRN                              0x07E0
    #define PB_HLBRD_COLOR_RED                              0xF800

    // PB_MAIN_HWIDTH                                       (0xD66E)
    #define BLENDER_MAIN_VHEIGHT                            0x0FFF

    // PB_PIP_VHEIGHT                                       (0xD670)
    #define BLENDER_MAIN_HWIDTH                             0x0FFF

    // PB_PIP_HWIDTH                                        (0xD672)
    #define BLENDER_PIP_VHEIGHT                             0x0FFF

    // PB_MULTIPIP_ZOOM_CTRL                                (0xD674)
    #define BLENDER_PIP_HWIDTH                              0x0FFF

    // DISP_LUT_CONTROL                                     (0xD676)
    #define MULTIPIP_ZOOM_EN                                BIT0

    // DISP_LUT_SPARE1                                      (0xD678)
    #define DISP_LUT_WINDOW_TYPE                            0x1F

    // DISP_LUT_SPARE2                                      (0xD67A)

    // DISP_LUT_SPARE3                                      (0xD67C)

    // GAMMA_LUT1_CTRL                                      (0xD67E)

    // GAMMA_LUT2_CTRL                                      (0xCB40)
    #define GAMMA_LUT1_CTL                                  0x30
    #define GAMMA_LUT1_CTL_SHIFT                            4
    #define GAMMA_LUT1_STEEP_CT                             0x0300
    #define GAMMA_LUT1_STEEP_ST                             0x3000

    // GAMMA_LUT1_STEEP_STRT_R                              (0xCB42)
    #define GAMMA_LUT2_CTL                                  0x03
    #define GAMMA_LUT2_STEEP_CT                             0x30
    #define GAMMA_LUT2_STEEP_CT_SHIFT                       4
    #define GAMMA_LUT2_STEEP_ST                             0x0300
    #define GAMMA_MATRIX_CTRL                               0x3000

    // GAMMA_LUT1_STEEP_END_R                               (0xCB44)
    #define GAMMA_LUT1_STEEP_STRT_RED                       0x3FFF

    // GAMMA_LUT1_STEEP_FINAL_R                             (0xCB46)
    #define GAMMA_LUT1_STEEP_END_RED                        0x3FFF

    // GAMMA_LUT1_STEEP_STRT_G                              (0xCB48)
    #define GAMMA_LUT1_STEEP_FINAL_RED                      0x7FFF

    // GAMMA_LUT1_STEEP_END_G                               (0xCB4A)
    #define GAMMA_LUT1_STEEP_STRT_GRN                       0x3FFF

    // GAMMA_LUT1_STEEP_FINAL_G                             (0xCB4C)
    #define GAMMA_LUT1_STEEP_END_GRN                        0x3FFF

    // GAMMA_LUT1_STEEP_STRT_B                              (0xCB4E)
    #define GAMMA_LUT1_STEEP_FINAL_GRN                      0x7FFF

    // GAMMA_LUT1_STEEP_END_B                               (0xCB50)
    #define GAMMA_LUT1_STEEP_STRT_BLU                       0x3FFF

    // GAMMA_LUT1_STEEP_FINAL_B                             (0xCB52)
    #define GAMMA_LUT1_STEEP_END_BLU                        0x3FFF

    // GAMMA_LUT1_FINAL_ENTRY_R                             (0xCB54)
    #define GAMMA_LUT1_STEEP_FINAL_BLU                      0x7FFF

    // GAMMA_LUT1_FINAL_ENTRY_G                             (0xCB56)
    #define GAMMA_LUT1_FINAL_ENTRY_RED                      0x7FFF

    // GAMMA_LUT1_FINAL_ENTRY_B                             (0xCB58)
    #define GAMMA_LUT1_FINAL_ENTRY_GRN                      0x7FFF

    // GAMMA_LUT2_STEEP_STRT_R                              (0xCB5A)
    #define GAMMA_LUT1_FINAL_ENTRY_BLU                      0x7FFF

    // GAMMA_LUT2_STEEP_END_R                               (0xCB5C)
    #define GAMMA_LUT2_STEEP_STRT_RED                       0x3FFF

    // GAMMA_LUT2_STEEP_FINAL_R                             (0xCB5E)
    #define GAMMA_LUT2_STEEP_END_RED                        0x3FFF

    // GAMMA_LUT2_STEEP_STRT_G                              (0xCB60)
    #define GAMMA_LUT2_STEEP_FINAL_RED                      0x7FFF

    // GAMMA_LUT2_STEEP_END_G                               (0xCB62)
    #define GAMMA_LUT2_STEEP_STRT_GRN                       0x3FFF

    // GAMMA_LUT2_STEEP_FINAL_G                             (0xCB64)
    #define GAMMA_LUT2_STEEP_END_GRN                        0x3FFF

    // GAMMA_LUT2_STEEP_STRT_B                              (0xCB66)
    #define GAMMA_LUT2_STEEP_FINAL_GRN                      0x7FFF

    // GAMMA_LUT2_STEEP_END_B                               (0xCB68)
    #define GAMMA_LUT2_STEEP_STRT_BLU                       0x3FFF

    // GAMMA_LUT2_STEEP_FINAL_B                             (0xCB6A)
    #define GAMMA_LUT2_STEEP_END_BLU                        0x3FFF

    // GAMMA_LUT2_FINAL_ENTRY_R                             (0xCB6C)
    #define GAMMA_LUT2_STEEP_FINAL_BLU                      0x7FFF

    // GAMMA_LUT2_FINAL_ENTRY_G                             (0xCB6E)
    #define GAMMA_LUT2_FINAL_ENTRY_RE                       0x7FFF

    // GAMMA_LUT2_FINAL_ENTRY_B                             (0xCB70)
    #define GAMMA_LUT2_FINAL_ENTRY_GRN                      0x7FFF

    // GAMMA_LUT_MATRIX_MULT_COEF11                         (0xCB72)
    #define GAMMA_LUT2_FINAL_ENTRY_BLU                      0x7FFF

    // GAMMA_LUT_MATRIX_MULT_COEF12                         (0xCB74)
    #define GAMMA_LUT_MATRIX_MUL_COEF11                     0x3FFF

    // GAMMA_LUT_MATRIX_MULT_COEF13                         (0xCB76)
    #define GAMMA_LUT_MATRIX_MUL_COEF12                     0x3FFF

    // GAMMA_LUT_MATRIX_MULT_COEF21                         (0xCB78)
    #define GAMMA_LUT_MATRIX_MUL_COEF13                     0x3FFF

    // GAMMA_LUT_MATRIX_MULT_COEF22                         (0xCB7A)
    #define GAMMA_LUT_MATRIX_MUL_COEF21                     0x3FFF

    // GAMMA_LUT_MATRIX_MULT_COEF23                         (0xCB7C)
    #define GAMMA_LUT_MATRIX_MUL_COEF22                     0x3FFF

    // GAMMA_LUT_MATRIX_MULT_COEF31                         (0xCB7E)
    #define GAMMA_LUT_MATRIX_MUL_COEF23                     0x3FFF

    // GAMMA_LUT_MATRIX_MULT_COEF32                         (0xCB80)
    #define GAMMA_LUT_MATRIX_MUL_COEF31                     0x3FFF

    // GAMMA_LUT_MATRIX_MULT_COEF33                         (0xCB82)
    #define GAMMA_LUT_MATRIX_MUL_COEF32                     0x3FFF

    // GAMMA_LUT_MATRIX_IN_OFFSET1                          (0xCB84)
    #define GAMMA_LUT_MATRIX_MUL_COEF33                     0x3FFF

    // GAMMA_LUT_MATRIX_IN_OFFSET2                          (0xCB86)
    #define GAMMA_LUT_MATRIX_IN_OFF1                        0x7FFF
    #define GAMMA_LUT_MATRIX_IN_OFFSET1_CLAMP               BIT15

    // GAMMA_LUT_MATRIX_IN_OFFSET3                          (0xCB88)
    #define GAMMA_LUT_MATRIX_IN_OFF2                        0x7FFF
    #define GAMMA_LUT_MATRIX_IN_OFFSET2_CLAMP               BIT15

    // GAMMA_LUT_MATRIX_OUT_OFFSET1                         (0xCB8A)
    #define GAMMA_LUT_MATRIX_IN_OFF3                        0x7FFF
    #define GAMMA_LUT_MATRIX_IN_OFFSET3_CLAMP               BIT15

    // GAMMA_LUT_MATRIX_OUT_OFFSET2                         (0xCB8C)
    #define GAMMA_LUT_MATRIX_OUT_OFF1                       0x7FFF

    // GAMMA_LUT_MATRIX_OUT_OFFSET3                         (0xCB8E)
    #define GAMMA_LUT_MATRIX_OUT_OFF2                       0x7FFF

    // GAMMA_LUT_WINDOW_CTRL                                (0xCB90)
    #define GAMMA_LUT_MATRIX_OUT_OFF3                       0x7FFF

    // GAMMA_LUT_LOADER_CTRL                                (0xCB92)
    #define GAMMA_LUT_WIN_CTRL                              0x03 // Reserved

    // GAMMA_LUT_LOOKUP_ERROR                               (0xCB94)
    #define ODP_PBUS_RAM_MODE                               BIT0

    // DITHER_OUTPUT_CTRL                                   (0xCB96)
    #define GRN_LUT1_LOOKUP_ERR                             BIT0
    #define GRN_LUT2_LOOKUP_ERR                             BIT1
    #define BLU_LUT1_LOOKUP_ERR                             BIT2
    #define BLU_LUT2_LOOKUP_ERR                             BIT3
    #define RED_LUT1_LOOKUP_ERR                             BIT4
    #define RED_LUT2_LOOKUP_ERR                             BIT5

    // POST_LUT_DITHER_CTRL                                 (0xCB98)
    #define POST_LUT_DITH_EN                                BIT0

    // DISP_DITHER_TABLE_INDEX                              (0xCB9A)
    #define DITHER_PANEL_BITS                               0x03
    #define POST_LUT_DITHER_SEL                             0x0C
    #define POST_LUT_DITHER_SEL_SHIFT                       2
    #define DITH_LINE_OFFSET                                BIT4

    // DISP_DITHER_TABLE_DATA                               (0xCB9C)
    #define DITH_COEFF_IDX                                  0x7F

    // SRGB_CTRL                                            (0xCB9E)
    #define DITH_COEFF_TAB_LO                               0xFF
    #define DITH_COEFF_TAB_HI                               0xFF00

    // SRGB_WSAT_LIM_R                                      (0xCBA0)

    // SRGB_WSAT_LIM_G                                      (0xCBA2)

    // SRGB_WSAT_LIM_B                                      (0xCBA4)

    // SRGB_BLACK_R                                         (0xCBA6)

    // SRGB_BLACK_G                                         (0xCBA8)

    // SRGB_BLACK_B                                         (0xCBAA)

    // SRGB_RED_R                                           (0xCBAC)

    // SRGB_RED_G                                           (0xCBAE)

    // SRGB_RED_B                                           (0xCBB0)

    // SRGB_GREEN_R                                         (0xCBB2)

    // SRGB_GREEN_G                                         (0xCBB4)

    // SRGB_GREEN_B                                         (0xCBB6)

    // SRGB_BLUE_R                                          (0xCBB8)

    // SRGB_BLUE_G                                          (0xCBBA)

    // SRGB_BLUE_B                                          (0xCBBC)

    // SRGB_YELLOW_R                                        (0xCBBE)

    // SRGB_YELLOW_G                                        (0xCBC0)

    // SRGB_YELLOW_B                                        (0xCBC2)

    // SRGB_CYAN_R                                          (0xCBC4)

    // SRGB_CYAN_G                                          (0xCBC6)

    // SRGB_CYAN_B                                          (0xCBC8)

    // SRGB_MAGENTA_R                                       (0xCBCA)

    // SRGB_MAGENTA_G                                       (0xCBCC)

    // SRGB_MAGENTA_B                                       (0xCBCE)

    // SRGB_WHITE_R                                         (0xCBD0)

    // SRGB_WHITE_G                                         (0xCBD2)

    // SRGB_WHITE_B                                         (0xCBD4)

    // SRGB_GUARD_DIST                                      (0xCBD6)

    // SRGB_GAMUTCLIP_R                                     (0xCBD8)

    // SRGB_GAMUTCLIP_G                                     (0xCBDA)

    // SRGB_GAMUTCLIP_B                                     (0xCBDC)

    // C9VODP_DUM_CONTROL_0                                 (0xCBDE)

    // C9VODP_DUM_NUM_GRIDS                                 (0xADF0)
    #define DUM_ENABLE                                      BIT0
    #define DUM_GRID_DOTS                                   BIT1
    #define DUM_ODD1ST                                      BIT2
    #define DUM_2CHAN                                       BIT3
    #define DUM_3_COLOR                                     BIT4
    #define DUM_LRCHAN                                      BIT5

    // C9VODP_DUM_GRID_SZ                                   (0xADF4)
    #define DUM_NUM_XGRIDS                                  0x01FF
    #define DUM_NUM_YGRIDS                                  0x1FE00

    // C9VODP_DUM_GLOBAL0                                   (0xADF8)
    #define DUM_XGRID_SIZE                                  0x0FFF
    #define DUM_YGRID_SIZE                                  0xFFF000

    // C9VODP_DUM_GLOBAL1                                   (0xADFC)
    #define DUM_GLOBAL_RED                                  0x1FFF
    #define DUM_GLOBAL_GRN                                  0x3FFE000

    // C9VODP_DUM_XGRID_IINC                                (0xAE00)
    #define DUM_GLOBAL_BLU                                  0x1FFF

    // C9VODP_DUM_YGRID_IINC                                (0xAE04)
    #define DUM_XGRID_IINC                                  0x3FFFF

    // C9VODP_DUM_RSTART                                    (0xAE08)
    #define DUM_YGRID_IINC                                  0x3FFFF

    // C9VODP_DUM_RSVD_0                                    (0xAE0C)
    #define DUM_RSTART_XGRID                                0x01FF

    // C9VODP_DUM_RSVD_1                                    (0xAE10)
    #define DUM_RSVD_0                                      0xFF

    // SGTC_INIT_OFFSET_L                                   (0xAE14)
    #define DUM_RSVD_1                                      0xFF

    // SGTC_INIT_OFFSET_R                                   (0xDE50)

    // SGTC_SHUT_START_ON_L                                 (0xDE54)

    // SGTC_SHUT_START_ON_R                                 (0xDE58)

    // SGTC_SHUT_END_ON_L                                   (0xDE5C)

    // SGTC_SHUT_END_ON_R                                   (0xDE60)

    // SGTC_SHUT_CNTRL                                      (0xDE64)

    // SGTC_A_PAT0                                          (0xDE68)

    // SGTC_A_PAT1                                          (0xDE6C)
    #define SGTC_APAT0                                      0xFF

    // SGTC_A_PAT2                                          (0xDE70)
    #define SGTC_APAT1                                      0xFF

    // SGTC_A_PAT3                                          (0xDE74)
    #define SGTC_APAT2                                      0xFF

    // SGTC_A_PAT4                                          (0xDE78)
    #define SGTC_APAT3                                      0xFF

    // SGTC_A_PAT5                                          (0xDE7C)
    #define SGTC_APAT4                                      0xFF

    // SGTC_A_PAT6                                          (0xDE80)
    #define SGTC_APAT5                                      0xFF

    // SGTC_A_PAT7                                          (0xDE84)
    #define SGTC_APAT6                                      0xFF

    // SGTC_A_PAT8                                          (0xDE88)
    #define SGTC_APAT7                                      0xFF

    // SGTC_A_PAT9                                          (0xDE8C)
    #define SGTC_APAT8                                      0xFFFF

    // SGTC_A_PAT10                                         (0xDE90)
    #define SGTC_APAT9                                      0xFF

    // SGTC_A_PAT11                                         (0xDE94)
    #define SGTC_APAT10                                     0xFF

    // SGTC_A_PAT12                                         (0xDE98)
    #define SGTC_APAT11                                     0xFF

    // SGTC_A_PAT13                                         (0xDE9C)
    #define SGTC_APAT12                                     0xFF

    // SGTC_A_PAT14                                         (0xDEA0)
    #define SGTC_APAT13                                     0xFF

    // SGTC_A_PAT15                                         (0xDEA4)
    #define SGTC_APAT14                                     0xFF

    // SGTC_A_PAT16                                         (0xDEA8)
    #define SGTC_APAT15                                     0xFF

    // SGTC_B_PAT0                                          (0xDEAC)
    #define SGTC_APAT16                                     0xFF

    // SGTC_B_PAT1                                          (0xDEB0)
    #define SGTC_BPAT0                                      0xFF

    // SGTC_B_PAT2                                          (0xDEB4)
    #define SGTC_BPAT1                                      0xFF

    // SGTC_B_PAT3                                          (0xDEB8)
    #define SGTC_BPAT2                                      0xFF

    // SGTC_B_PAT4                                          (0xDEBC)
    #define SGTC_BPAT3                                      0xFF

    // SGTC_B_PAT5                                          (0xDEC0)
    #define SGTC_BPAT4                                      0xFF

    // SGTC_B_PAT6                                          (0xDEC4)
    #define SGTC_BPAT5                                      0xFF

    // SGTC_B_PAT7                                          (0xDEC8)
    #define SGTC_BPAT6                                      0xFF

    // SGTC_B_PAT8                                          (0xDECC)
    #define SGTC_BPAT7                                      0xFF

    // SGTC_B_PAT9                                          (0xDED0)
    #define SGTC_BPAT8                                      0xFFFF

    // SGTC_B_PAT10                                         (0xDED4)
    #define SGTC_BPAT9                                      0xFF

    // SGTC_B_PAT11                                         (0xDED8)
    #define SGTC_BPAT10                                     0xFF

    // SGTC_B_PAT12                                         (0xDEDC)
    #define SGTC_BPAT11                                     0xFF

    // SGTC_B_PAT13                                         (0xDEE0)
    #define SGTC_BPAT12                                     0xFF

    // SGTC_B_PAT14                                         (0xDEE4)
    #define SGTC_BPAT13                                     0xFF

    // SGTC_B_PAT15                                         (0xDEE8)
    #define SGTC_BPAT14                                     0xFF

    // SGTC_B_PAT16                                         (0xDEEC)
    #define SGTC_BPAT15                                     0xFF

    // EXMFRC_PA_CTRL                                       (0xDEF0)
    #define SGTC_BPAT16                                     0xFF

    // DISPLAY_CONTROL                                      (0xDEF4)

    // ODP_MISC_CTRL                                        (0xD680)
    #define DTG_RUN_EN                                      BIT0
    #define DCNTL_EN                                        BIT1
    #define DDATA_EN                                        BIT2
    #define DEN_INV                                         BIT3
    #define DHS_INV                                         BIT4
    #define DVS_INV                                         BIT5
    #define CSYNC_EN                                        BIT6
    #define DISP_HI_Z_EN                                    BIT7
    #define HOST_A_B_SWAP                                   BIT8
    #define D2PIXWIDE                                       BIT9
    #define FORCE_COLOR                                     BIT10
    #define ENABLE_30BIT_OUTPUT                             BIT11
    #define COLOR_WINDOW_EN                                 BIT12
    #define INTERLACED_TIMING                               BIT13
    #define DPORT_RB_SWAP                                   BIT14
    #define DPORT_DATA_REV                                  BIT15

    // DH_TOTAL                                             (0xD682)
    #define ODP_CSYNC_TYPE                                  0x03
    #define ODP_CSYNC_HALFLINE_EN                           BIT2
    #define ODP_CSYNC_POLARITY                              BIT3
    #define TTL_MAP_EN                                      BIT4

    // DH_DE_START                                          (0xD684)

    // DH_DE_END                                            (0xD686)

    // DH_ACTIVE_START                                      (0xD688)

    // DH_ACTIVE_WIDTH                                      (0xD68A)

    // DH_COLOR_START                                       (0xD68C)

    // DH_COLOR_WIDTH                                       (0xD68E)

    // DV_TOTAL                                             (0xD690)

    // DV_DE_START                                          (0xD692)

    // DV_DE_END                                            (0xD694)

    // DV_ACTIVE_START                                      (0xD696)

    // DV_ACTIVE_LENGTH                                     (0xD698)

    // DV_COLOR_START                                       (0xD69A)

    // DV_COLOR_LENGTH                                      (0xD69C)

    // D_WINDOW_COLOR                                       (0xD69E)

    // ODP_BLANKING_COLOR                                   (0xD6A0)
    #define COLOR_GRN                                       0x3F
    #define COLOR_BLU                                       0x07C0
    #define COLOR_RED                                       0xF800

    // DH_HS_WIDTH                                          (0xD6A2)
    #define BLANK_COLOR_Y_GRN                               0x3F
    #define BLANK_COLOR_U_BLU                               0x07C0
    #define BLANK_COLOR_V_RED                               0xF800

    // DISPLAY_VSYNC                                        (0xD6A4)
    #define DH_HS_WID                                       0x7F
    #define DH_HS_WIDTH_LSB                                 0x0180

    // DV_FLAGLINE                                          (0xD6A6)
    #define DH_VCTEN                                        0xFF
    #define DV_VS_END                                       0xFF00

    // DV_POSITION                                          (0xD6A8)

    // INTERLACE_CTRL                                       (0xD6AA)

    // SYNC_CONTROL                                         (0xD6AC)
    #define INTERLACE_DATA_EN                               BIT0

    // DFL_CTRL                                             (0xD6AE)
    #define FRAME_LOCK_MODE                                 0x07
    #define LOCK_SOURCE                                     BIT3
    #define FRAME_MODULUS                                   0x01F0
    #define INTERLACE_EN                                    BIT9
    #define ODD_EN                                          BIT10

    // DFL_CORR_TOL                                         (0xD6B0)
    #define DFL_FILT_SELECT                                 0x07
    #define DFL_HCORR_SELECT                                BIT3
    #define DFL_HALF_CORR                                   BIT4
    #define DFL_CORR_RST_MODE                               0x60
    #define DFL_CORR_RST_MODE_SHIFT                         5
    #define DFL_HODP_USE_LAST_CORR                          BIT7
    #define DFL_MODE                                        0x1F00
    #define DFL_USE_CORR_REM                                BIT13
    #define DFL_ERR_CORR_SHIFT                              0xC000

    // DFL_MAX_ERR_CORR                                     (0xD6B2)
    #define DFL_H_CORR_TOL                                  0x07FF
    #define DFL_V_CORR_TOL                                  0xF800

    // DFL_MAX_DELTA_ERR_CORR                               (0xD6B4)
    #define DFL_MAX_ERR_COR                                 0xFFFF

    // DFL_PERIOD_COUNT_hi                                  (0xD6B6)
    #define DFL_MAX_DELTA_ERR_COR                           0x1F

    // DFL_PERIOD_COUNT_lo                                  (0xD6B8)
    #define DFL_PERIOD_COUNT                                0x3FFF

    // DFL_PERIOD_ERROR_hi                                  (0xD6BA)

    // DFL_PERIOD_ERROR_lo                                  (0xD6BC)
    #define DFL_PERIOD_ERROR                                0x3FFF

    // LOCK_STATUS                                          (0xD6BE)

    // DISPLAY_ERROR                                        (0xD6C0)
    #define DFL_PERIOD_LOCK                                 BIT0
    #define DFL_PHASE_LOCK                                  BIT1
    #define FFL_DISP_ADJ_SOFT_ERR                           0x07FC
    #define FFL_HARD_SYNC                                   BIT11
    #define ODP_DISP_UF                                     BIT12

    // DISPLAY_SPARE1                                       (0xD6C2)
    #define DISP_ERR                                        0x03
    #define ERROR_STATUS_EN                                 BIT3
    #define ACC_ACM_CLK_CLK_EN                              BIT4

    // DISPLAY_SPARE2                                       (0xD6C4)
    #define ODP2DPTX_EN                                     BIT0
    #define DISP_SPARE1                                     0xFFFE

    // DISPLAY_SPARE3                                       (0xD6C6)
    #define OSD_BURST_RESTRICT                              BIT0
    #define DISP_SPARE2                                     0xFFFE

    // DH_LOCK_LOAD                                         (0xD6C8)

    // DV_LOCK_LOAD                                         (0xD6CA)

    // ACT_EARLY_ADJ_CTRL                                   (0xD6CC)

    // AFR_CONTROL                                          (0xD6CE)
    #define ACT_EARLY_ADJ                                   0x0F
    #define CH2_ACT_EARLY_ADJ                               0xF0
    #define CH2_ACT_EARLY_ADJ_SHIFT                         4
    #define CH1_ACT_EARLY_ADJ                               0x0F00

    // AUTO_BKGND_CONTROL                                   (0xD6D0)
    #define AFR_DISP_IFM_ERR_EN                             BIT0
    #define AFR_DISP_SDDS_ERR_EN                            BIT1
    #define AFR_DISP_DDDS_ERR_EN                            BIT2
    #define AFR_DISP_VTD_ERR_EN                             BIT3
    #define AFR_DISP_DEC_ERR_EN                             BIT4
    #define AFR_DISP_SDDS2_ERR_EN                           BIT5
    #define AFR_DISP_DEC2_ERR_EN                            BIT6
    #define AFR_DDDS_IFM_ERR_EN                             BIT8
    #define AFR_DDDS_SDDS_ERR_EN                            BIT9
    #define AFR_VDDS1_ERR_EN                                BIT10
    #define AFR_DDDS_VTD_ERR_EN                             BIT11
    #define AFR_DDDS_DEC_ERR_EN                             BIT12
    #define AFR_DDDS_SDDS2_ERR_EN                           BIT13
    #define AFR_DDDS_DEC2_ERR_EN                            BIT14
    #define AFR_VDDS2_ERR_EN                                BIT15

    // MAIN_AUTO_BKGND_COLOR                                (0xD6D2)
    #define IMP_BKGND_IFM_ERR_EN                            BIT0
    #define IMP_BKGND_SDDS_ERR_EN                           BIT1
    #define IMP_BKGND_DDDS_ERR_EN                           BIT2
    #define IMP_BKGND_VTD_ERR_EN                            BIT3
    #define IMP_BKGND_DEC_ERR_EN                            BIT4
    #define IMP_BKGND_SDDS2_ERR_EN                          BIT5
    #define IMP_BKGND_VDDS1_ERR_EN                          BIT6
    #define IMP_BKGND_VDDS2_ERR_EN                          BIT7
    #define IPP_BKGND_IFM_ERR_EN                            BIT8
    #define IPP_BKGND_SDDS_ERR_EN                           BIT9
    #define IPP_BKGND_DDDS_ERR_EN                           BIT10
    #define IPP_BKGND_VTD_ERR_EN                            BIT11
    #define IPP_BKGND_DEC_ERR_EN                            BIT12
    #define IPP_BKGND_SDDS2_ERR_EN                          BIT13
    #define IPP_BKGND_VDDS1_ERR_EN                          BIT15
    #define IPP_BKGND_VDDS2_ERR_EN                          BIT15

    // PIP_AUTO_BKGND_COLOR                                 (0xD6D4)

    // ODP_PIXGRAB_CTRL                                     (0xD6D6)

    // ODP_PIXGRAB_H                                        (0xD6D8)
    #define ODP_PIXGRAB_EN                                  BIT0
    #define ODP_PIXGRAB_HILIGHT_EN                          BIT1

    // ODP_PIXGRAB_V                                        (0xD6DA)
    #define ODP_H_PGRAB                                     0x0FFF

    // ODP_PIXGRAB_RED                                      (0xD6DC)
    #define ODP_V_PGRAB                                     0x0FFF

    // ODP_PIXGRAB_GRN                                      (0xD6DE)

    // ODP_PIXGRAB_BLU                                      (0xD6E0)

    // PANEL_POWER_STATUS                                   (0xD6E2)

    // PANEL_PWR_UP                                         (0xD6E4)
    #define PANEL_STATUS                                    0x03

    // PANEL_PWR_DN                                         (0xD6E6)
    #define PANEL_PWR_UP_T1                                 0xFF
    #define PANEL_PWR_UP_T2                                 0xFF00

    // PANEL_PWR_SEQ_TCLK_TICK                              (0xD6E8)
    #define PANEL_PWR_DN_T1                                 0xFF
    #define PANEL_PWR_DN_T2                                 0xFF00

    // DATA_CHECK_CTRL                                      (0xD6EA)
    #define PANEL_PWR_SEQ_TCLK_                             0x0F

    // DATA_CHECK_SCORE                                     (0xD6EC)
    #define DATA_CHECK_EN                                   BIT0
    #define DATA_CHECK_COLOR_SELECT                         0x06
    #define DATA_CHECK_COLOR_SELECT_SHIFT                   1
    #define DATA_CHECK_SEL                                  BIT3

    // DATA_CHECK_RESULT_hi                                 (0xD6EE)

    // DATA_CHECK_RESULT_lo                                 (0xD6F0)
    #define DATA_CHECK_RESULT                               0xFFFF

    // OD_CTRL                                              (0xD6F2)

    // ODP_MISC_CTRL1                                       (0xD6F4)
    #define RGB_TO_YUV_EN                                   BIT4 //OD_TEST_RSVD1

    // ODP_MISC_CTRL2                                       (0xD720)
    #define DSPENG_REQ_EARLY                                0x00FF
    #define SPARE_ODP_MISC1                                 0xFF00

    // NOISE_CORING_THRESHOLD                               (0xD722)
    #define DSPENG_REQ_EARLY_CTR                            BIT0
    #define SPARE_ODP_MISC2                                 0xFFFE

    // OD_RESERVED                                          (0xA900)
    #define CORING_THRESHOLD                                0xFF

    // OD_RESERVED0                                         (0xA904)

    // OVERDRIVE_CTRL0                                      (0xA908)

    // OVERDRIVE_OUTPUT_CTRL                                (0xA90C)
    #define OVERDRIVE_EN                                    BIT0
    #define OD_LSB_CTRL                                     BIT1
    #define RECURSION_EN                                    BIT3
    #define BLENDING_SELECT                                 0x30
    #define BLENDING_SELECT_SHIFT                           4
    #define LUT_PLANE_SELECT                                0xC0
    #define LUT_PLANE_SELECT_SHIFT                          6

    // OD_TEMP_ADJUST_COEF                                  (0xA910)
    #define OVERDRIVE_OUT_SELECT                            0x03
    #define WINDOW_MODE                                     0xC0
    #define WINDOW_MODE_SHIFT                               6

    // OD_FINE_GRANULARITY_CTRL                             (0xA914)
    #define OD_TEMP_ADJ_COEF                                0x7F
    #define BYPASS_TEMP_ADJUST                              BIT8

    // OD_3D_CTRL                                           (0xA918)
    #define FINE_GRAN_START_VAL                             0xFF
    #define FINE_GRANULAR_ENABLE                            BIT8

    // INTERPOLATE_START_VPOS                               (0xA91C)
    #define ENABLE_3D                                       BIT0
    #define TOP_SCR_3D_INTP_EN                              BIT1
    #define BOT_SCR_3D_INTP_EN                              BIT2

    // INTERPOLATE_END_VPOS                                 (0xA920)
    #define TBL_INTP_START_VPOS                             0x0FFF

    // SCREEN_TOP_3D_ADJ_COEF                               (0xA924)
    #define TBL_INTP_END_VPOS                               0x0FFF

    // SCREEN_CEN_3D_ADJ_COEF1                              (0xA928)
    #define SCREEN_TOP_3D_ADJ_C                             0x0FFF

    // SCREEN_CEN_3D_ADJ_COEF2                              (0xA92C)
    #define SCREEN_CEN_3D_ADJ_C                             0xFFFF

    // SCREEN_BOT_3D_ADJ_COEF                               (0xA930)

    // OD_WIN_HSTART                                        (0xA934)
    #define SCREEN_BOT_3D_ADJ_C                             0x0FFF

    // OD_WIN_HEND                                          (0xA938)

    // OD_WIN_VSTART                                        (0xA93C)

    // OD_WIN_VEND                                          (0xA940)

    // COMPRESSOR_HEIGHT                                    (0xA944)

    // COMPRESSOR_WIDTH                                     (0xD724)

    // COMP_DECOMP_TST_CTRL                                 (0xD726)

    // COMP_DECOMP_CTRL                                     (0xD728)
    #define COMPRESSOR_TST_SEL                              0x1F

    // ODP_DECOMP_LINBUF                                    (0xD72A)
    #define COMP_DECOMP_EN                                  BIT0
    #define COMP_DECOMP_RATIO                               0x06
    #define COMP_DECOMP_RATIO_SHIFT                         1
    #define BANDING_EN                                      BIT3
    #define ALT_MASK_EOL                                    BIT4
    #define INSERT_BLANK_PIX                                BIT6

    // BFI_DH_DE_START                                      (0xD73C)
    #define LINBUF_BW2_LOAD_A                               BIT0
    #define LINBUF_BW2_LOAD_B                               BIT1
    #define LINBUF_BW2_LOAD                                 BIT2

    // BFI_DH_DE_END                                        (0xD72C)

    // BFI_DV_DE_START                                      (0xD72E)

    // BFI_DV_DE_END                                        (0xD730)

    // BFI_BLANKING_COLOR_RED                               (0xD732)

    // BFI_BLANKING_COLOR_GRN                               (0xD734)
    #define BFI_BLANK_COLOR_V_RED                           0x07FF

    // BFI_BLANKING_COLOR_BLU                               (0xD736)
    #define BFI_BLANK_COLOR_Y_GRN                           0x07FF

    // BFI_CTRL                                             (0xD738)
    #define BFI_BLANK_COLOR_U_BLU                           0x07FF

    // ODP_PANEL_LINBUF_CTRL                                (0xD73A)
    #define BFI_EN                                          BIT0
    #define BFI_OR_BFI_DE_EN                                BIT1
    #define DECOMP_LINBUF_CTRL                              0xFC
    #define DECOMP_LINBUF_CTRL_SHIFT                        2

    // SCBL_PWM_CTRL                                        (0xD740)
    #define REG_2HFLIPn                                     BIT0
    #define BYPASS_HFLIP_4LVDSn                             BIT1
    #define BYPASS_HFLIP_4DPTXn                             BIT2
    #define LINE_EN                                         BIT3
    #define HFLIP_EN                                        BIT4
    #define NON_SPLIT                                       BIT5
    #define PERMU_SWAP_EN                                   BIT6
    #define PERMU_SEL                                       0x0F80
    #define PANEL_MISC                                      0xF000

    // SCBL_PWM_VALUE                                       (0xAD50)
    #define DCLK_PER_PWMCLK                                 0x3FFF
    #define VSYNC_UPDATE                                    BIT14
    #define PWM_ACTIVE_PERIODS                              0x1FF8000
    #define PWM_ON_HIGH                                     BIT25
    #define PWM_IDLE_HIGH                                   BIT26

    // SCBL_DELAY_PWMCLKS                                   (0xAD54)
    #define PWMCLK_PER_PERIOD                               0xFFFF
    #define PWM_VALUE                                       0xFFFF0000

    // SCBL_PWM_OUT_00                                      (0xAD58)
    #define DELAY_PWMCLKS                                   0xFFFF

    // SCBL_PWM_OUT_01                                      (0xAD70)
    #define PWM_0_EBL                                       BIT0
    #define PWM_0_START_OFF                                 BIT1
    #define PWM_0_START_0                                   0x0FFC
    #define PWM_0_START_1                                   0x3FF000

    // SCBL_PWM_OUT_10                                      (0xAD74)
    #define PWM_0_START_2                                   0x03FF
    #define PWM_0_START_3                                   0xFFC00

    // SCBL_PWM_OUT_11                                      (0xAD78)
    #define PWM_1_EBL                                       BIT0
    #define PWM_1_START_OFF                                 BIT1
    #define PWM_1_START_0                                   0x0FFC
    #define PWM_1_START_1                                   0x3FF000

    // SCBL_PWM_OUT_20                                      (0xAD7C)
    #define PWM_1_START_2                                   0x03FF
    #define PWM_1_START_3                                   0xFFC00

    // SCBL_PWM_OUT_21                                      (0xAD80)
    #define PWM_2_EBL                                       BIT0
    #define PWM_2_START_OFF                                 BIT1
    #define PWM_2_START_0                                   0x0FFC
    #define PWM_2_START_1                                   0x3FF000

    // SCBL_PWM_OUT_30                                      (0xAD84)
    #define PWM_2_START_2                                   0x03FF
    #define PWM_2_START_3                                   0xFFC00

    // SCBL_PWM_OUT_31                                      (0xAD88)
    #define PWM_3_EBL                                       BIT0
    #define PWM_3_START_OFF                                 BIT1
    #define PWM_3_START_0                                   0x0FFC
    #define PWM_3_START_1                                   0x3FF000

    // SCBL_PWM_OUT_40                                      (0xAD8C)
    #define PWM_3_START_2                                   0x03FF
    #define PWM_3_START_3                                   0xFFC00

    // SCBL_PWM_OUT_41                                      (0xAD90)
    #define PWM_4_EBL                                       BIT0
    #define PWM_4_START_OFF                                 BIT1
    #define PWM_4_START_0                                   0x0FFC
    #define PWM_4_START_1                                   0x3FF000

    // SCBL_PWM_OUT_50                                      (0xAD94)
    #define PWM_4_START_2                                   0x03FF
    #define PWM_4_START_3                                   0xFFC00

    // SCBL_PWM_OUT_51                                      (0xAD98)
    #define PWM_5_EBL                                       BIT0
    #define PWM_5_START_OFF                                 BIT1
    #define PWM_5_START_0                                   0x0FFC
    #define PWM_5_START_1                                   0x3FF000

    // SCBL_PWM_OUT_60                                      (0xAD9C)
    #define PWM_5_START_2                                   0x03FF
    #define PWM_5_START_3                                   0xFFC00

    // SCBL_PWM_OUT_61                                      (0xADA0)
    #define PWM_6_EBL                                       BIT0
    #define PWM_6_START_OFF                                 BIT1
    #define PWM_6_START_0                                   0x0FFC
    #define PWM_6_START_1                                   0x3FF000

    // SCBL_PWM_OUT_70                                      (0xADA4)
    #define PWM_6_START_2                                   0x03FF
    #define PWM_6_START_3                                   0xFFC00

    // SCBL_PWM_OUT_71                                      (0xADA8)
    #define PWM_7_EBL                                       BIT0
    #define PWM_7_START_OFF                                 BIT1
    #define PWM_7_START_0                                   0x0FFC
    #define PWM_7_START_1                                   0x3FF000

    // SCBL_PWM_OUT_80                                      (0xADAC)
    #define PWM_7_START_2                                   0x03FF
    #define PWM_7_START_3                                   0xFFC00

    // SCBL_PWM_OUT_81                                      (0xADB0)
    #define PWM_8_EBL                                       BIT0
    #define PWM_8_START_OFF                                 BIT1
    #define PWM_8_START_0                                   0x0FFC
    #define PWM_8_START_1                                   0x3FF000

    // SCBL_PWM_OUT_90                                      (0xADB4)
    #define PWM_8_START_2                                   0x03FF
    #define PWM_8_START_3                                   0xFFC00

    // SCBL_PWM_OUT_91                                      (0xADB8)
    #define PWM_9_EBL                                       BIT0
    #define PWM_9_START_OFF                                 BIT1
    #define PWM_9_START_0                                   0x0FFC
    #define PWM_9_START_1                                   0x3FF000

    // SCBL_PWM_OUT_A0                                      (0xADBC)
    #define PWM_9_START_2                                   0x03FF
    #define PWM_9_START_3                                   0xFFC00

    // SCBL_PWM_OUT_A1                                      (0xADC0)
    #define PWM_10_EBL                                      BIT0
    #define PWM_10_START_OFF                                BIT1
    #define PWM_10_START_0                                  0x0FFC
    #define PWM_10_START_1                                  0x3FF000

    // SCBL_PWM_OUT_B0                                      (0xADC4)
    #define PWM_10_START_2                                  0x03FF
    #define PWM_10_START_3                                  0xFFC00

    // SCBL_PWM_OUT_B1                                      (0xADC8)
    #define PWM_11_EBL                                      BIT0
    #define PWM_11_START_OFF                                BIT1
    #define PWM_11_START_0                                  0x0FFC
    #define PWM_11_START_1                                  0x3FF000

    // SCBL_PWM_OUT_C0                                      (0xADCC)
    #define PWM_11_START_2                                  0x03FF
    #define PWM_11_START_3                                  0xFFC00

    // SCBL_PWM_OUT_C1                                      (0xADD0)
    #define PWM_12_EBL                                      BIT0
    #define PWM_12_START_OFF                                BIT1
    #define PWM_12_START_0                                  0x0FFC
    #define PWM_12_START_1                                  0x3FF000

    // SCBL_PWM_OUT_D0                                      (0xADD4)
    #define PWM_12_START_2                                  0x03FF
    #define PWM_12_START_3                                  0xFFC00

    // SCBL_PWM_OUT_D1                                      (0xADD8)
    #define PWM_13_EBL                                      BIT0
    #define PWM_13_START_OFF                                BIT1
    #define PWM_13_START_0                                  0x0FFC
    #define PWM_13_START_1                                  0x3FF000

    // SCBL_PWM_OUT_E0                                      (0xADDC)
    #define PWM_13_START_2                                  0x03FF
    #define PWM_13_START_3                                  0xFFC00

    // SCBL_PWM_OUT_E1                                      (0xADE0)
    #define PWM_14_EBL                                      BIT0
    #define PWM_14_START_OFF                                BIT1
    #define PWM_14_START_0                                  0x0FFC
    #define PWM_14_START_1                                  0x3FF000

    // SCBL_PWM_OUT_F0                                      (0xADE4)
    #define PWM_14_START_2                                  0x03FF
    #define PWM_14_START_3                                  0xFFC00

    // SCBL_PWM_OUT_F1                                      (0xADE8)
    #define PWM_15_EBL                                      BIT0
    #define PWM_15_START_OFF                                BIT1
    #define PWM_15_START_0                                  0x0FFC
    #define PWM_15_START_1                                  0x3FF000

    // LVDS_DIGITAL_CTRL                                    (0xADEC)
    #define PWM_15_START_2                                  0x03FF
    #define PWM_15_START_3                                  0xFFC00

    // LVDS_PN_SWAP                                         (0x9C50)
    #define WIDTH_SEL                                       0x03
    #define PWR_SEQ_SEL                                     BIT3
    #define A_B_SWAP                                        BIT4
    #define C_D_SWAP                                        BIT5
    #define AB_SWAP_CD                                      BIT6
    #define LVDSTX_HS_INV                                   BIT8
    #define LVDSTX_VS_INV                                   BIT9
    #define LVDSTX_DEN_INV                                  BIT10
    #define LVDSTX_DODD_INV                                 BIT11
    #define CLK_DATA                                        0x7F0000
    #define DIAMOND_MODE_EN                                 BIT23
    #define LVTX_HS_DEL_ADJ                                 0x7000000 // DIAMOND_MODE

    // LVDS_RESET_CTRL                                      (0x9C54)
    #define A_POS_NEG_SWAP                                  0x7F
    #define B_POS_NEG_SWAP                                  0x7F00
    #define C_POS_NEG_SWAP                                  0x7F0000
    #define D_POS_NEG_SWAP                                  0x7F000000

    // LVDS_CLOCK_CONFIG                                    (0x9C58)
    #define LVDSTX_SOFT_RESET                               BIT0
    #define LVDSTX_HARD_RESET                               BIT1

    // LVDS_BUS_AB_PAD_CTRL                                 (0x9C5C)
    #define DCLK_SRC_SEL                                    BIT0
    #define DCLK_SEL                                        0x06
    #define DCLK_SEL_SHIFT                                  1
    #define DCLK_DIV_SEL                                    BIT3
    #define LVDS_CLK_SEL                                    BIT4

    // LVDS_BUS_CD_PAD_CTRL                                 (0x9C60)
    #define BUS_A_CH0_TYPE                                  BIT0
    #define BUS_A_CH0_ENABLE                                BIT1
    #define BUS_A_CH1_TYPE                                  BIT2
    #define BUS_A_CH1_ENABLE                                BIT3
    #define BUS_A_CH2_TYPE                                  BIT4
    #define BUS_A_CH2_ENABLE                                BIT5
    #define BUS_A_CH3_TYPE                                  BIT6
    #define BUS_A_CH3_ENABLE                                BIT7
    #define BUS_A_CH4_TYPE                                  BIT8
    #define BUS_A_CH4_ENABLE                                BIT9
    #define BUS_A_CH5_TYPE                                  BIT10
    #define BUS_A_CH5_ENABLE                                BIT11
    #define BUS_A_CLK_TYPE                                  BIT12
    #define BUS_A_CLK_ENABLE                                BIT13
    #define BUS_B_CH0_TYPE                                  BIT16
    #define BUS_B_CH0_ENABLE                                BIT17
    #define BUS_B_CH1_TYPE                                  BIT18
    #define BUS_B_CH1_ENABLE                                BIT19
    #define BUS_B_CH2_TYPE                                  BIT20
    #define BUS_B_CH2_ENABLE                                BIT21
    #define BUS_B_CH3_TYPE                                  BIT22
    #define BUS_B_CH3_ENABLE                                BIT23
    #define BUS_B_CH4_TYPE                                  BIT24
    #define BUS_B_CH4_ENABLE                                BIT25
    #define BUS_B_CH5_TYPE                                  BIT26
    #define BUS_B_CH5_ENABLE                                BIT27
    #define BUS_B_CLK_TYPE                                  BIT28
    #define BUS_B_CLK_ENABLE                                BIT29

    // LVDS_BIAS_CTRL                                       (0x9C64)
    #define BUS_C_CH0_TYPE                                  BIT0
    #define BUS_C_CH0_ENABLE                                BIT1
    #define BUS_C_CH1_TYPE                                  BIT2
    #define BUS_C_CH1_ENABLE                                BIT3
    #define BUS_C_CH2_TYPE                                  BIT4
    #define BUS_C_CH2_ENABLE                                BIT5
    #define BUS_C_CH3_TYPE                                  BIT6
    #define BUS_C_CH3_ENABLE                                BIT7
    #define BUS_C_CH4_TYPE                                  BIT8
    #define BUS_C_CH4_ENABLE                                BIT9
    #define BUS_C_CH5_TYPE                                  BIT10
    #define BUS_C_CH5_ENABLE                                BIT11
    #define BUS_C_CLK_TYPE                                  BIT12
    #define BUS_C_CLK_ENABLE                                BIT13
    #define BUS_D_CH0_TYPE                                  BIT16
    #define BUS_D_CH0_ENABLE                                BIT17
    #define BUS_D_CH1_TYPE                                  BIT18
    #define BUS_D_CH1_ENABLE                                BIT19
    #define BUS_D_CH2_TYPE                                  BIT20
    #define BUS_D_CH2_ENABLE                                BIT21
    #define BUS_D_CH3_TYPE                                  BIT22
    #define BUS_D_CH3_ENABLE                                BIT23
    #define BUS_D_CH4_TYPE                                  BIT24
    #define BUS_D_CH4_ENABLE                                BIT25
    #define BUS_D_CH5_TYPE                                  BIT26
    #define BUS_D_CH5_ENABLE                                BIT27
    #define BUS_D_CLK_TYPE                                  BIT28
    #define BUS_D_CLK_ENABLE                                BIT29

    // LVDS_TEST_CTRL                                       (0x9C68)
    #define BIAS_EN                                         BIT0
    #define RES_BIAS                                        0x06
    #define RES_BIAS_SHIFT                                  1
    #define ICTRL                                           0x38
    #define ICTRL_SHIFT                                     3

    // LVDS_TX_MAP0                                         (0x9C6C)
    #define TEST_DATA                                       0x7F
    #define TEST_DATA_SEL                                   BIT7
    #define HS_TEST_EN                                      BIT8
    #define OVP_CLOCK_DFT_SEL                               BIT9
    #define LVDS_CLOCK_DFT_SEL                              BIT10

    // LVDS_TX_MAP1                                         (0x9C70)
    #define TX0_BIT6                                        0x3F
    #define TX0_BIT5                                        0x0FC0
    #define TX0_BIT4                                        0x3F000
    #define TX0_BIT3                                        0xFC0000
    #define TX0_BIT2                                        0x3F000000
    #define TX0_BIT1LO                                      0xC0000000

    // LVDS_TX_MAP2                                         (0x9C74)
    #define TX0_BIT1HI                                      0x0F
    #define TX0_BIT0                                        0x03F0
    #define TX1_BIT6                                        0xFC00
    #define TX1_BIT5                                        0x3F0000
    #define TX1_BIT4                                        0xFC00000
    #define TX1_BIT3LO                                      0xF0000000

    // LVDS_TX_MAP3                                         (0x9C78)
    #define TX1_BIT3HI                                      0x03
    #define TX1_BIT2                                        0xFC
    #define TX1_BIT2_SHIFT                                  2
    #define TX1_BIT1                                        0x3F00
    #define TX1_BIT0                                        0xFC000
    #define TX2_BIT6                                        0x3F00000
    #define TX2_BIT5                                        0xFC000000

    // LVDS_TX_MAP4                                         (0x9C7C)
    #define TX2_BIT4                                        0x3F
    #define TX2_BIT3                                        0x0FC0
    #define TX2_BIT2                                        0x3F000
    #define TX2_BIT1                                        0xFC0000
    #define TX2_BIT0                                        0x3F000000
    #define TX3_BIT6LO                                      0xC0000000

    // LVDS_TX_MAP5                                         (0x9C80)
    #define TX3_BIT6HI                                      0x0F
    #define TX3_BIT5                                        0x03F0
    #define TX3_BIT4                                        0xFC00
    #define TX3_BIT3                                        0x3F0000
    #define TX3_BIT2                                        0xFC00000
    #define TX3_BIT1LO                                      0xF0000000

    // LVDS_TX_MAP6                                         (0x9C84)
    #define TX3_BIT1HI                                      0x03
    #define TX3_BIT0                                        0xFC
    #define TX3_BIT0_SHIFT                                  2
    #define TX4_BIT6                                        0x3F00
    #define TX4_BIT5                                        0xFC000
    #define TX4_BIT4                                        0x3F00000
    #define TX4_BIT3                                        0xFC000000

    // LVDS_TX_MAP7                                         (0x9C88)
    #define TX4_BIT2                                        0x3F
    #define TX4_BIT1                                        0x0FC0
    #define TX4_BIT0                                        0x3F000
    #define TX5_BIT6                                        0xFC0000
    #define TX5_BIT5                                        0x3F000000
    #define TX5_BIT4LO                                      0xC0000000

    // LVDS_PLL_BIST_CTRL                                   (0x9C8C)
    #define TX5_BIT4HI                                      0x0F
    #define TX5_BIT3                                        0x03F0
    #define TX5_BIT2                                        0xFC00
    #define TX5_BIT1                                        0x3F0000
    #define TX5_BIT0                                        0xFC00000

    // LVDS_PLL_BIST_CNT_SETTINGS                           (0x9C90)
    #define LVDS_BIST_EN                                    BIT0
    #define CMP_MASK_VAL                                    0x06
    #define CMP_MASK_VAL_SHIFT                              1
    #define CLK_SOURCE_SEL                                  0x18
    #define CLK_SOURCE_SEL_SHIFT                            3

    // LVDS_PLL_BIST_OUTPUT                                 (0x9C94)
    #define REF_COUNT_VAL                                   0xFFFF
    #define CMP_COUNT_VAL                                   0xFFFF0000

    // LVDS_PLL_BIST_RESULT                                 (0x9C98)
    #define OUT_COUNT_VAL                                   0xFFFF
    #define BIST_DONE                                       BIT16

    // LVDS_RX_DATA_SET                                     (0x9C9C)
    #define BIST_RESULT_FAILED                              BIT0

    // LVDS_VER_ID                                          (0x9CA0)

    // LVDS_DLL_CTRL_FREQ                                   (0x9CA4)
    #define LVDS_VERSION_ID                                 0xFF

    // LVDS_DLL_CTRL_SSC                                    (0x9CA8)
    #define LVDS_DLL_PD                                     BIT0
    #define LVDS_DLL_IDF                                    0x0E
    #define LVDS_DLL_IDF_SHIFT                              1
    #define LVDS_DLL_NDIV                                   0x0FF0
    #define LVDS_DLL_ODF                                    0x3000
    #define LVDS_DLL_STRB                                   BIT14

    // LVDS_DLL_LOCK_STATUS                                 (0x9CAC)
    #define LVDS_DLL_SSCG_CONTROL                           BIT0
    #define LVDS_DLL_SPREAD_CONTROL                         BIT1
    #define LVDS_DLL_INC_STEP                               0x1FFFC
    #define LVDS_DLL_MOD_PERIOD                             0x3FFE0000

    // LVDS_TX_BIST_CTRL                                    (0x9CB0)

    // LVDS_TX_BIST_RESULT1                                 (0x9CB4)
    #define LVDS_TX_BIST_EN                                 BIT0
    #define LVDS_TX_TRAINING_EN                             BIT1

    // LVDS_TX_BIST_RESULT2                                 (0x9CB8)
    #define LVDS_TX_BIST_FAIL                               0xFFFFFFF

    // DP12_RL_TOP_CTRL                                     (0x9CBC)
    #define LVDS_TX_BIST_LOCK                               0xFFFFFFF

    // DP12_RL_TOP_IRQ_STATUS                               (0xE000)
    #define DP_RL_TOP_MEM_PD                                BIT0
    #define DP_RL_TOP_CTRL_RSRV                             0x0E
    #define DP_RL_TOP_CTRL_RSRV_SHIFT                       1
    #define DP_RL_TOP_TB_SEL_0                              0xF0
    #define DP_RL_TOP_TB_SEL_0_SHIFT                        4
    #define DP_RL_TOP_TB_SEL_1                              0x0F00

    // DP12_RL_MSA_CTRL                                     (0xE004)
    #define DP_RL_RX0_IRQ                                   BIT0
    #define DP_RL_RX1_IRQ                                   BIT1
    #define DP_RL_RX2_IRQ                                   BIT2
    #define DP_RL_RX3_IRQ                                   BIT3
    #define DP_RL_TX0_IRQ                                   BIT4
    #define DP_RL_TX1_IRQ                                   BIT5
    #define DP_RL_TX2_IRQ                                   BIT6
    #define DP_RL_TX3_IRQ                                   BIT7
    #define DP_RL_DTG0_IRQ                                  BIT8
    #define DP_RL_DTG1_IRQ                                  BIT9
    #define DP_RL_DTG2_IRQ                                  BIT10
    #define DP_RL_DTG3_IRQ                                  BIT11
    #define DP_RL_DBG_PORT_IRQ                              BIT12

    // DP12_RL_MSA_VALUE                                    (0xE008)
    #define DP_RL_MSA_REG_SEL                               0x0F
    #define DP_RL_MSA_SRC_SEL                               0x70
    #define DP_RL_MSA_SRC_SEL_SHIFT                         4
    #define DP_RL_MSA_SRC_TYPE                              BIT7
    #define DP_RL_MSA_CTRL_RSRV                             0xFF00
    #define DP_MSA_ATTR_FILT_TRSH                           0x30000
    #define DP_MSA_CLR_ATTR_PACK                            BIT18

    // DP12_RL_TOP_SPARE                                    (0xE00C)
    #define DP_RL_MSA_VALUE                                 0xFFFFFFFF

    // DP12_RL_DPORT_INT_CTRL                               (0xE010)
    #define DP_RL_TOP_SPARE_RSRV                            0xFFFF

    // DP12_RL_DPORT_INT_STS                                (0xE014)
    #define DP_DPORT_DAT_VAL_IRQ_EN                         BIT0

    // DP12_RL_DPORT_CTRL                                   (0xE018)
    #define DP_DPORT_DAT_VAL_IRQ_STS                        BIT0

    // DP12_RL_DPORT_MATCH_PAT0                             (0xE01C)
    #define DP_DEBUG_PORT_CNT                               0xFFFFFFFF

    // DP12_RL_DPORT_MATCH_PAT1                             (0xE020)
    #define DP_DEBUG_PORT_MATCH_PAT0                        0xFFFFFFFF

    // DP12_RL_DPORT_MATCH_PAT2                             (0xE024)
    #define DP_DEBUG_PORT_MATCH_PAT1                        0xFFFFFFFF

    // DP12_RL_DPORT_MATCH_MASK0                            (0xE028)
    #define DP_DEBUG_PORT_MATCH_PAT2                        0xFFFFFFFF

    // DP12_RL_DPORT_MATCH_MASK1                            (0xE02C)
    #define DP_DEBUG_PORT_MATCH_MASK0                       0xFFFFFFFF

    // DP12_RL_DPORT_MATCH_MASK2                            (0xE030)
    #define DP_DEBUG_PORT_MATCH_MASK1                       0xFFFFFFFF

    // DP12_RL_DPORT_DAT0                                   (0xE034)
    #define DP_DEBUG_PORT_MATCH_MASK2                       0xFFFFFFFF

    // DP12_RL_DPORT_DAT1                                   (0xE038)
    #define DP_DEBUG_PORT_DAT0                              0xFFFFFFFF

    // DP12_RL_DPORT_DAT2                                   (0xE03C)
    #define DP_DEBUG_PORT_DAT1                              0xFFFFFFFF

    // DP12_RL_PATGEN_PROG_SEL                              (0xE040)
    #define DP_DEBUG_PORT_DAT2                              0xFFFFFFFF

    // DP12TX_PATGEN_P0_CTRL                                (0xE044)
    #define DP_PATGEN_PROG_SEL                              0x03

    // DP12TX_PATGEN_P0_COMP                                (0xE064)
    #define DPTX_PATGEN_P0_EN                               BIT0
    #define DPTX_PATGEN_P0_PATTERNS                         0x0E
    #define DPTX_PATGEN_P0_PATTERNS_SHIFT                   1
    #define DPTX_PATGEN_P0_BPP                              BIT4
    #define DPTX_PATGEN_P0_TYPE                             0x60
    #define DPTX_PATGEN_P0_TYPE_SHIFT                       5
    #define DPTX_PATGEN_P0_AUDIO_EN                         BIT7
    #define DPTX_PATGEN_P0_CLKSEL                           0x0700
    #define DPTX_PATGEN_P0_CTRL_RSRV                        0xF800
    #define DPTX_PATGEN_P0_MISC0                            0xFF0000
    #define DPTX_PATGEN_P0_MISC1                            0xFF000000

    // DP12TX_PATGEN_P0_HPARAM                              (0xE068)
    #define DPTX_PATGEN_P0_BGND_BLUE                        0x0F
    #define DPTX_PATGEN_P0_FGND_BLUE                        0xF0
    #define DPTX_PATGEN_P0_FGND_BLUE_SHIFT                  4
    #define DPTX_PATGEN_P0_BGND_GRN                         0x0F00
    #define DPTX_PATGEN_P0_FGND_GRN                         0xF000
    #define DPTX_PATGEN_P0_BGND_RED                         0xF0000
    #define DPTX_PATGEN_P0_FGND_RED                         0xF00000

    // DP12TX_PATGEN_P0_VPARAM                              (0xE06C)
    #define DPTX_PATGEN_P0_HTOTAL                           0xFFFF
    #define DPTX_PATGEN_P0_HSTART                           0xFFFF0000

    // DP12TX_PATGEN_P0_ACTIVE                              (0xE070)
    #define DPTX_PATGEN_P0_VTOTAL                           0xFFFF
    #define DPTX_PATGEN_P0_VSTART                           0xFFFF0000

    // DP12TX_PATGEN_P0_SYNC                                (0xE074)
    #define DPTX_PATGEN_P0_HWIDTH                           0xFFFF
    #define DPTX_PATGEN_P0_VHEIGHT                          0xFFFF0000

    // DP12TX_PATGEN_P0_MVALUE                              (0xE078)
    #define DPTX_PATGEN_P0_HSYNC_WID                        0x7FFF
    #define DPTX_PATGEN_P0_HPOLARITY                        BIT15
    #define DPTX_PATGEN_P0_VSYNC_WID                        0x7FFF0000
    #define DPTX_PATGEN_P0_VPOLARITY                        BIT31

    // DP12TX_PATGEN_P0_NVALUE                              (0xE07C)
    #define DPTX_PATGEN_P0_MVALUE                           0xFFFFFF

    // DP12TX_PATGEN_P0_PCLKINC                             (0xE080)
    #define DPTX_PATGEN_P0_NVALUE                           0xFFFFFF

    // DP12TX_PATGEN_P1_CTRL                                (0xE084)
    #define DPTX_PATGEN_P0_PCLKINC                          0xFFFFFF

    // DP12TX_PATGEN_P1_COMP                                (0xE088)
    #define DPTX_PATGEN_P1_EN                               BIT0
    #define DPTX_PATGEN_P1_PATTERNS                         0x0E
    #define DPTX_PATGEN_P1_PATTERNS_SHIFT                   1
    #define DPTX_PATGEN_P1_BPP                              BIT4
    #define DPTX_PATGEN_P1_TYPE                             0x60
    #define DPTX_PATGEN_P1_TYPE_SHIFT                       5
    #define DPTX_PATGEN_P1_AUDIO_EN                         BIT7
    #define DPTX_PATGEN_P1_CLKSEL                           0x0700
    #define DPTX_PATGEN_P1_CTRL_RSRV                        0xF800
    #define DPTX_PATGEN_P1_MISC0                            0xFF0000
    #define DPTX_PATGEN_P1_MISC1                            0xFF000000

    // DP12TX_PATGEN_P1_HPARAM                              (0xE08C)
    #define DPTX_PATGEN_P1_BGND_BLUE                        0x0F
    #define DPTX_PATGEN_P1_FGND_BLUE                        0xF0
    #define DPTX_PATGEN_P1_FGND_BLUE_SHIFT                  4
    #define DPTX_PATGEN_P1_BGND_GRN                         0x0F00
    #define DPTX_PATGEN_P1_FGND_GRN                         0xF000
    #define DPTX_PATGEN_P1_BGND_RED                         0xF0000
    #define DPTX_PATGEN_P1_FGND_RED                         0xF00000

    // DP12TX_PATGEN_P1_VPARAM                              (0xE090)
    #define DPTX_PATGEN_P1_HTOTAL                           0xFFFF
    #define DPTX_PATGEN_P1_HSTART                           0xFFFF0000

    // DP12TX_PATGEN_P1_ACTIVE                              (0xE094)
    #define DPTX_PATGEN_P1_VTOTAL                           0xFFFF
    #define DPTX_PATGEN_P1_VSTART                           0xFFFF0000

    // DP12TX_PATGEN_P1_SYNC                                (0xE098)
    #define DPTX_PATGEN_P1_HWIDTH                           0xFFFF
    #define DPTX_PATGEN_P1_VHEIGHT                          0xFFFF0000

    // DP12TX_PATGEN_P1_MVALUE                              (0xE09C)
    #define DPTX_PATGEN_P1_HSYNC_WID                        0x7FFF
    #define DPTX_PATGEN_P1_HPOLARITY                        BIT15
    #define DPTX_PATGEN_P1_VSYNC_WID                        0x7FFF0000
    #define DPTX_PATGEN_P1_VPOLARITY                        BIT31

    // DP12TX_PATGEN_P1_NVALUE                              (0xE0A0)
    #define DPTX_PATGEN_P1_MVALUE                           0xFFFFFF

    // DP12TX_PATGEN_P1_PCLKINC                             (0xE0A4)
    #define DPTX_PATGEN_P1_NVALUE                           0xFFFFFF

    // DP12TX_PATGEN_P2_CTRL                                (0xE0A8)
    #define DPTX_PATGEN_P1_PCLKINC                          0xFFFFFF

    // DP12TX_PATGEN_P2_COMP                                (0xE0AC)
    #define DPTX_PATGEN_P2_EN                               BIT0
    #define DPTX_PATGEN_P2_PATTERNS                         0x0E
    #define DPTX_PATGEN_P2_PATTERNS_SHIFT                   1
    #define DPTX_PATGEN_P2_BPP                              BIT4
    #define DPTX_PATGEN_P2_TYPE                             0x60
    #define DPTX_PATGEN_P2_TYPE_SHIFT                       5
    #define DPTX_PATGEN_P2_AUDIO_EN                         BIT7
    #define DPTX_PATGEN_P2_CLKSEL                           0x0700
    #define DPTX_PATGEN_P2_CTRL_RSRV                        0xF800
    #define DPTX_PATGEN_P2_MISC0                            0xFF0000
    #define DPTX_PATGEN_P2_MISC1                            0xFF000000

    // DP12TX_PATGEN_P2_HPARAM                              (0xE0B0)
    #define DPTX_PATGEN_P2_BGND_BLUE                        0x0F
    #define DPTX_PATGEN_P2_FGND_BLUE                        0xF0
    #define DPTX_PATGEN_P2_FGND_BLUE_SHIFT                  4
    #define DPTX_PATGEN_P2_BGND_GRN                         0x0F00
    #define DPTX_PATGEN_P2_FGND_GRN                         0xF000
    #define DPTX_PATGEN_P2_BGND_RED                         0xF0000
    #define DPTX_PATGEN_P2_FGND_RED                         0xF00000

    // DP12TX_PATGEN_P2_VPARAM                              (0xE0B4)
    #define DPTX_PATGEN_P2_HTOTAL                           0xFFFF
    #define DPTX_PATGEN_P2_HSTART                           0xFFFF0000

    // DP12TX_PATGEN_P2_ACTIVE                              (0xE0B8)
    #define DPTX_PATGEN_P2_VTOTAL                           0xFFFF
    #define DPTX_PATGEN_P2_VSTART                           0xFFFF0000

    // DP12TX_PATGEN_P2_SYNC                                (0xE0BC)
    #define DPTX_PATGEN_P2_HWIDTH                           0xFFFF
    #define DPTX_PATGEN_P2_VHEIGHT                          0xFFFF0000

    // DP12TX_PATGEN_P2_MVALUE                              (0xE0C0)
    #define DPTX_PATGEN_P2_HSYNC_WID                        0x7FFF
    #define DPTX_PATGEN_P2_HPOLARITY                        BIT15
    #define DPTX_PATGEN_P2_VSYNC_WID                        0x7FFF0000
    #define DPTX_PATGEN_P2_VPOLARITY                        BIT31

    // DP12TX_PATGEN_P2_NVALUE                              (0xE0C4)
    #define DPTX_PATGEN_P2_MVALUE                           0xFFFFFF

    // DP12TX_PATGEN_P2_PCLKINC                             (0xE0C8)
    #define DPTX_PATGEN_P2_NVALUE                           0xFFFFFF

    // DP12TX_PATGEN_P3_CTRL                                (0xE0CC)
    #define DPTX_PATGEN_P2_PCLKINC                          0xFFFFFF

    // DP12TX_PATGEN_P3_COMP                                (0xE0D0)
    #define DPTX_PATGEN_P3_EN                               BIT0
    #define DPTX_PATGEN_P3_PATTERNS                         0x0E
    #define DPTX_PATGEN_P3_PATTERNS_SHIFT                   1
    #define DPTX_PATGEN_P3_BPP                              BIT4
    #define DPTX_PATGEN_P3_TYPE                             0x60
    #define DPTX_PATGEN_P3_TYPE_SHIFT                       5
    #define DPTX_PATGEN_P3_AUDIO_EN                         BIT7
    #define DPTX_PATGEN_P3_CLKSEL                           0x0700
    #define DPTX_PATGEN_P3_CTRL_RSRV                        0xF800
    #define DPTX_PATGEN_P3_MISC0                            0xFF0000
    #define DPTX_PATGEN_P3_MISC1                            0xFF000000

    // DP12TX_PATGEN_P3_HPARAM                              (0xE0D4)
    #define DPTX_PATGEN_P3_BGND_BLUE                        0x0F
    #define DPTX_PATGEN_P3_FGND_BLUE                        0xF0
    #define DPTX_PATGEN_P3_FGND_BLUE_SHIFT                  4
    #define DPTX_PATGEN_P3_BGND_GRN                         0x0F00
    #define DPTX_PATGEN_P3_FGND_GRN                         0xF000
    #define DPTX_PATGEN_P3_BGND_RED                         0xF0000
    #define DPTX_PATGEN_P3_FGND_RED                         0xF00000

    // DP12TX_PATGEN_P3_VPARAM                              (0xE0D8)
    #define DPTX_PATGEN_P3_HTOTAL                           0xFFFF
    #define DPTX_PATGEN_P3_HSTART                           0xFFFF0000

    // DP12TX_PATGEN_P3_ACTIVE                              (0xE0DC)
    #define DPTX_PATGEN_P3_VTOTAL                           0xFFFF
    #define DPTX_PATGEN_P3_VSTART                           0xFFFF0000

    // DP12TX_PATGEN_P3_SYNC                                (0xE0E0)
    #define DPTX_PATGEN_P3_HWIDTH                           0xFFFF
    #define DPTX_PATGEN_P3_VHEIGHT                          0xFFFF0000

    // DP12TX_PATGEN_P3_MVALUE                              (0xE0E4)
    #define DPTX_PATGEN_P3_HSYNC_WID                        0x7FFF
    #define DPTX_PATGEN_P3_HPOLARITY                        BIT15
    #define DPTX_PATGEN_P3_VSYNC_WID                        0x7FFF0000
    #define DPTX_PATGEN_P3_VPOLARITY                        BIT31

    // DP12TX_PATGEN_P3_NVALUE                              (0xE0E8)
    #define DPTX_PATGEN_P3_MVALUE                           0xFFFFFF

    // DP12TX_PATGEN_P3_PCLKINC                             (0xE0EC)
    #define DPTX_PATGEN_P3_NVALUE                           0xFFFFFF

    // DP12RX_RL_CONFIG                                     (0xE0F0)
    #define DPTX_PATGEN_P3_PCLKINC                          0xFFFFFF

    // DP12RX_RL_STREAM_CTRL                                (0xE400)
    #define DPRX_ENABLE                                     BIT0
    #define DPRX_TYPE                                       BIT1
    #define DPRX_INT_PATGEN_EN                              BIT5
    #define DPRX_REG_UPDATE                                 BIT6
    #define DPRX_RL_CONFIG_RSRV                             BIT7
    #define DPRX_VIDEO_BPP                                  0x7F00
    #define DPRX_VIDEO_BPP_EN                               BIT15
    #define DPRX_AUTO_MAIN_RST_EN                           BIT16
    #define DPRX_AUTO_MSA_RST_EN                            BIT17
    #define DPRX_AUTO_SDP_RST_EN                            BIT18
    #define DPRX_SOFT_RESET_ALL                             BIT24
    #define DPRX_SOFT_RESET_DP12                            BIT25
    #define DPRX_SOFT_RESET_DP11_MAIN                       BIT26
    #define DPRX_SOFT_RESET_DP11_MSA                        BIT27
    #define DPRX_SOFT_RESET_DP11_SDP                        BIT28

    // DP12RX_RL_ERROR_INT_EN                               (0xE404)
    #define DPRX_2ND_ACT_CORRECT_EN                         BIT0
    #define DPRX_SYM_COR_FS_EN                              BIT1
    #define DPRX_SYM_COR_FS_1SYM_EN                         BIT2
    #define DPRX_SYM_COR_FS_2SYM_EN                         BIT3
    #define DPRX_SYM_COR_CNT_EN                             BIT4
    #define DPRX_SYM_COR_CNT_1SYM                           BIT5
    #define DPRX_SYM_COR_CNT_2SYM                           BIT6
    #define DPRX_BIT_COR_EN                                 BIT7
    #define DPRX_BIT_COR_2SYM                               BIT8
    #define DPRX_STREAM_CTRL_RSRV                           0xFE00

    // DP12RX_RL_ERROR_INT_STS                              (0xE408)
    #define DPRX_2ND_ACT_ERR_INT_EN                         BIT0
    #define DPRX_SYM_ERR_FS_1SYM_INT_EN                     BIT1
    #define DPRX_SYM_ERR_FS_2SYM_INT_EN                     BIT2
    #define DPRX_BIT_ERR_1SYM_INT_EN                        BIT3
    #define DPRX_BIT_ERR_2SYM_INT_EN                        BIT4
    #define DPRX_RL_ERR_INT_EN_RSRV                         0xE0
    #define DPRX_RL_ERR_INT_EN_RSRV_SHIFT                   5

    // DP12RX_RL_ERROR_SYMBOLS                              (0xE40C)
    #define DPRX_2ND_ACT_ERR_INT_STS                        BIT0
    #define DPRX_SYM_ERR_FS_1SYM_INT_STS                    BIT1
    #define DPRX_SYM_ERR_FS_2SYM_INT_STS                    BIT2
    #define DPRX_BIT_ERR_1SYM_INT_STS                       BIT3
    #define DPRX_BIT_ERR_2SYM_INT_STS                       BIT4
    #define DPRX_RL_ERR_INT_STS_RSRV                        0xE0
    #define DPRX_RL_ERR_INT_STS_RSRV_SHIFT                  5

    // DP12RX_RL_ERROR_SYMBOLS1                             (0xE410)
    #define DPRX_ERROR_SYMBOLS                              0xFFFFFFFF

    // DP12RX_PAYLOAD_SYMBOL_ALIGN                          (0xE414)
    #define DPRX_ERROR_SYMBOLS1                             0xFFFFFFFF

    // DP12RX_PAYLOAD_FLUSH_0                               (0xE418)
    #define DPRX_PAYLOAD_SYMBOL_ALIGN                       0xFFFF

    // DP12RX_PAYLOAD_FLUSH_1                               (0xE41C)
    #define RX_PAYLOAD_FLUSH_0                              0xFFFFFFFE

    // DP12RX_SFILL_ACC_CTRL                                (0xE420)
    #define RX_PAYLOAD_FLUSH_1                              0xFFFFFFFF

    // DP12RX_PLNUM_TSLOT_0                                 (0xE424)
    #define DPRX_SFILL_ACC_CNT                              0x03FF
    #define DPRX_SFILL_ACC                                  0xFFFF0000

    // DP12RX_PLNUM_TSLOT_4                                 (0xE428)
    #define DPRX_PLNUM_TSLOT1                               0x3F00
    #define DPRX_PLNUM_TSLOT2                               0x3F0000
    #define DPRX_PLNUM_TSLOT3                               0x3F000000

    // DP12RX_PLNUM_TSLOT_8                                 (0xE42C)
    #define DPRX_PLNUM_TSLOT4                               0x3F
    #define DPRX_PLNUM_TSLOT5                               0x3F00
    #define DPRX_PLNUM_TSLOT6                               0x3F0000
    #define DPRX_PLNUM_TSLOT7                               0x3F000000

    // DP12RX_PLNUM_TSLOT_12                                (0xE430)
    #define DPRX_PLNUM_TSLOT8                               0x3F
    #define DPRX_PLNUM_TSLOT9                               0x3F00
    #define DPRX_PLNUM_TSLOT10                              0x3F0000
    #define DPRX_PLNUM_TSLOT11                              0x3F000000

    // DP12RX_PLNUM_TSLOT_16                                (0xE434)
    #define DPRX_PLNUM_TSLOT12                              0x3F
    #define DPRX_PLNUM_TSLOT13                              0x3F00
    #define DPRX_PLNUM_TSLOT14                              0x3F0000
    #define DPRX_PLNUM_TSLOT15                              0x3F000000

    // DP12RX_PLNUM_TSLOT_20                                (0xE438)
    #define DPRX_PLNUM_TSLOT16                              0x3F
    #define DPRX_PLNUM_TSLOT17                              0x3F00
    #define DPRX_PLNUM_TSLOT18                              0x3F0000
    #define DPRX_PLNUM_TSLOT19                              0x3F000000

    // DP12RX_PLNUM_TSLOT_24                                (0xE43C)
    #define DPRX_PLNUM_TSLOT20                              0x3F
    #define DPRX_PLNUM_TSLOT21                              0x3F00
    #define DPRX_PLNUM_TSLOT22                              0x3F0000
    #define DPRX_PLNUM_TSLOT23                              0x3F000000

    // DP12RX_PLNUM_TSLOT_28                                (0xE440)
    #define DPRX_PLNUM_TSLOT24                              0x3F
    #define DPRX_PLNUM_TSLOT25                              0x3F00
    #define DPRX_PLNUM_TSLOT26                              0x3F0000
    #define DPRX_PLNUM_TSLOT27                              0x3F000000

    // DP12RX_PLNUM_TSLOT_32                                (0xE444)
    #define DPRX_PLNUM_TSLOT28                              0x3F
    #define DPRX_PLNUM_TSLOT29                              0x3F00
    #define DPRX_PLNUM_TSLOT30                              0x3F0000
    #define DPRX_PLNUM_TSLOT31                              0x3F000000

    // DP12RX_PLNUM_TSLOT_36                                (0xE448)
    #define DPRX_PLNUM_TSLOT32                              0x3F
    #define DPRX_PLNUM_TSLOT33                              0x3F00
    #define DPRX_PLNUM_TSLOT34                              0x3F0000
    #define DPRX_PLNUM_TSLOT35                              0x3F000000

    // DP12RX_PLNUM_TSLOT_40                                (0xE44C)
    #define DPRX_PLNUM_TSLOT36                              0x3F
    #define DPRX_PLNUM_TSLOT37                              0x3F00
    #define DPRX_PLNUM_TSLOT38                              0x3F0000
    #define DPRX_PLNUM_TSLOT39                              0x3F000000

    // DP12RX_PLNUM_TSLOT_44                                (0xE450)
    #define DPRX_PLNUM_TSLOT40                              0x3F
    #define DPRX_PLNUM_TSLOT41                              0x3F00
    #define DPRX_PLNUM_TSLOT42                              0x3F0000
    #define DPRX_PLNUM_TSLOT43                              0x3F000000

    // DP12RX_PLNUM_TSLOT_48                                (0xE454)
    #define DPRX_PLNUM_TSLOT44                              0x3F
    #define DPRX_PLNUM_TSLOT45                              0x3F00
    #define DPRX_PLNUM_TSLOT46                              0x3F0000
    #define DPRX_PLNUM_TSLOT47                              0x3F000000

    // DP12RX_PLNUM_TSLOT_52                                (0xE458)
    #define DPRX_PLNUM_TSLOT48                              0x3F
    #define DPRX_PLNUM_TSLOT49                              0x3F00
    #define DPRX_PLNUM_TSLOT50                              0x3F0000
    #define DPRX_PLNUM_TSLOT51                              0x3F000000

    // DP12RX_PLNUM_TSLOT_56                                (0xE45C)
    #define DPRX_PLNUM_TSLOT52                              0x3F
    #define DPRX_PLNUM_TSLOT53                              0x3F00
    #define DPRX_PLNUM_TSLOT54                              0x3F0000
    #define DPRX_PLNUM_TSLOT55                              0x3F000000

    // DP12RX_PLNUM_TSLOT_60                                (0xE460)
    #define DPRX_PLNUM_TSLOT56                              0x3F
    #define DPRX_PLNUM_TSLOT57                              0x3F00
    #define DPRX_PLNUM_TSLOT58                              0x3F0000
    #define DPRX_PLNUM_TSLOT59                              0x3F000000

    // DP12RX_PLNUM_PL1                                     (0xE464)
    #define DPRX_PLNUM_TSLOT60                              0x3F
    #define DPRX_PLNUM_TSLOT61                              0x3F00
    #define DPRX_PLNUM_TSLOT62                              0x3F0000
    #define DPRX_PLNUM_TSLOT63                              0x3F000000

    // DP12RX_PLNUM_PL2                                     (0xE468)
    #define DPRX_PLNUM_PL1_TX0                              0x3F
    #define DPRX_PLNUM_PL1_TX1                              0x3F00
    #define DPRX_PLNUM_PL1_TX2                              0x3F0000
    #define DPRX_PLNUM_PL1_TX3                              0x3F000000

    // DP12RX_PLNUM_PL3                                     (0xE46C)
    #define DPRX_PLNUM_PL2_TX0                              0x3F
    #define DPRX_PLNUM_PL2_TX1                              0x3F00
    #define DPRX_PLNUM_PL2_TX2                              0x3F0000
    #define DPRX_PLNUM_PL2_TX3                              0x3F000000

    // DP12RX_PLNUM_PL4                                     (0xE470)
    #define DPRX_PLNUM_PL3_TX0                              0x3F
    #define DPRX_PLNUM_PL3_TX1                              0x3F00
    #define DPRX_PLNUM_PL3_TX2                              0x3F0000
    #define DPRX_PLNUM_PL3_TX3                              0x3F000000

    // DP12RX_PLNUM_PL5                                     (0xE474)
    #define DPRX_PLNUM_PL4_TX0                              0x3F
    #define DPRX_PLNUM_PL4_TX1                              0x3F00
    #define DPRX_PLNUM_PL4_TX2                              0x3F0000
    #define DPRX_PLNUM_PL4_TX3                              0x3F000000

    // DP12RX_PLNUM_PL6                                     (0xE478)
    #define DPRX_PLNUM_PL5_TX0                              0x3F
    #define DPRX_PLNUM_PL5_TX1                              0x3F00
    #define DPRX_PLNUM_PL5_TX2                              0x3F0000
    #define DPRX_PLNUM_PL5_TX3                              0x3F000000

    // DP12RX_PLNUM_PL7                                     (0xE47C)
    #define DPRX_PLNUM_PL6_TX0                              0x3F
    #define DPRX_PLNUM_PL6_TX1                              0x3F00
    #define DPRX_PLNUM_PL6_TX2                              0x3F0000
    #define DPRX_PLNUM_PL6_TX3                              0x3F000000

    // DP12RX_PLNUM_PL8                                     (0xE480)
    #define DPRX_PLNUM_PL7_TX0                              0x3F
    #define DPRX_PLNUM_PL7_TX1                              0x3F00
    #define DPRX_PLNUM_PL7_TX2                              0x3F0000
    #define DPRX_PLNUM_PL7_TX3                              0x3F000000

    // DP12RX_PLNUM_PL9                                     (0xE484)
    #define DPRX_PLNUM_PL8_TX0                              0x3F
    #define DPRX_PLNUM_PL8_TX1                              0x3F00
    #define DPRX_PLNUM_PL8_TX2                              0x3F0000
    #define DPRX_PLNUM_PL8_TX3                              0x3F000000

    // DP12RX_PLNUM_PL10                                    (0xE488)
    #define DPRX_PLNUM_PL9_TX0                              0x3F
    #define DPRX_PLNUM_PL9_TX1                              0x3F00
    #define DPRX_PLNUM_PL9_TX2                              0x3F0000
    #define DPRX_PLNUM_PL9_TX3                              0x3F000000

    // DP12RX_PLNUM_PL11                                    (0xE48C)
    #define DPRX_PLNUM_PL10_TX0                             0x3F
    #define DPRX_PLNUM_PL10_TX1                             0x3F00
    #define DPRX_PLNUM_PL10_TX2                             0x3F0000
    #define DPRX_PLNUM_PL10_TX3                             0x3F000000

    // DP12RX_PLNUM_PL12                                    (0xE490)
    #define DPRX_PLNUM_PL11_TX0                             0x3F
    #define DPRX_PLNUM_PL11_TX1                             0x3F00
    #define DPRX_PLNUM_PL11_TX2                             0x3F0000
    #define DPRX_PLNUM_PL11_TX3                             0x3F000000

    // DP12RX_PLNUM_PL13                                    (0xE494)
    #define DPRX_PLNUM_PL12_TX0                             0x3F
    #define DPRX_PLNUM_PL12_TX1                             0x3F00
    #define DPRX_PLNUM_PL12_TX2                             0x3F0000
    #define DPRX_PLNUM_PL12_TX3                             0x3F000000

    // DP12RX_PLNUM_PL14                                    (0xE498)
    #define DPRX_PLNUM_PL13_TX0                             0x3F
    #define DPRX_PLNUM_PL13_TX1                             0x3F00
    #define DPRX_PLNUM_PL13_TX2                             0x3F0000
    #define DPRX_PLNUM_PL13_TX3                             0x3F000000

    // DP12RX_PLNUM_PL15                                    (0xE49C)
    #define DPRX_PLNUM_PL14_TX0                             0x3F
    #define DPRX_PLNUM_PL14_TX1                             0x3F00
    #define DPRX_PLNUM_PL14_TX2                             0x3F0000
    #define DPRX_PLNUM_PL14_TX3                             0x3F000000

    // DP12RX_PLNUM_PL16                                    (0xE4A0)
    #define DPRX_PLNUM_PL15_TX0                             0x3F
    #define DPRX_PLNUM_PL15_TX1                             0x3F00
    #define DPRX_PLNUM_PL15_TX2                             0x3F0000
    #define DPRX_PLNUM_PL15_TX3                             0x3F000000

    // DP12TX1_RL_CONFIG                                    (0xE4A4)
    #define DPRX_PLNUM_PL16_TX0                             0x3F
    #define DPRX_PLNUM_PL16_TX1                             0x3F00
    #define DPRX_PLNUM_PL16_TX2                             0x3F0000
    #define DPRX_PLNUM_PL16_TX3                             0x3F000000

    // DP12TX1_OUT_CTRL                                     (0xE500)
    #define DP12TX1_ENABLE                                  BIT0
    #define DP12TX1_TYPE                                    BIT1
    #define DP12TX1_LANE_COUNT                              0x1C
    #define DP12TX1_LANE_COUNT_SHIFT                        2
    #define DP12TX1_RX_IN_SEL                               0xE0
    #define DP12TX1_RX_IN_SEL_SHIFT                         5
    #define DP12TX1_AUTO_MAIN_RST_EN                        BIT16
    #define DP12TX1_AUTO_MSA_RST_EN                         BIT17
    #define DP12TX1_AUTO_SDP_RST_EN                         BIT18
    #define DP12TX1_REG_UPDATE                              BIT19
    #define DP12TX1_FLUSH_CTRL                              0xF00000
    #define DP12TX1_SOFT_RESET_ALL                          BIT24
    #define DP12TX1_SOFT_RESET_DP12                         BIT25
    #define DP12TX1_SOFT_RESET_DP11_                        BIT26
    #define DP12TX1_SOFT_RESET_DP11_S                       BIT28

    // DP12TX1_PAYLOAD_FLUSH_0                              (0xE504)
    #define DP12TX1_SR_EN                                   BIT0
    #define DP12TX1_ENHANCED_MODE                           BIT1
    #define DP12TX1_SS_OUT_SPLIT                            BIT2
    #define DP12TX1_SS_OUT_SPLIT_MODE                       BIT3
    #define DP12TX1_MSA_POSITION                            0x70
    #define DP12TX1_MSA_POSITION_SHIFT                      4
    #define DP12TX1_MSA_CLEAR_AUTO                          BIT7
    #define DP12TX1_MS_VIDEO_STRM_DL                        0x3F00
    #define DP12TX1_MS_TU_SIZE                              0x3F0000
    #define DP12TX1_SR_PERIOD                               0xFF000000

    // DP12TX1_PAYLOAD_FLUSH_1                              (0xE508)
    #define DP12_TX1_PAYLOAD_FLUSH_0                        0xFFFFFFFE

    // DP12TX1_PAYLOAD_MASK_0                               (0xE50C)
    #define DP12_TX1_PAYLOAD_FLUSH_1                        0xFFFFFFFF

    // DP12TX1_PAYLOAD_MASK_1                               (0xE510)
    #define TX_PAYLOAD_MASKOUT_0                            0xFFFFFFFE

    // DP12TX1_MS_BS_REGEN_CTRL                             (0xE514)
    #define DP12TX1_PAYLOAD_MASKOUT_1                        0xFFFFFFFF
    //#define Writing 1 to bit  [n] can mask out the link-list for payload [n+32].BIT1

    // DP12TX1_MS_BS_PER_MEAS                               (0xE518)

    // DP12TX1_MS_                                          (0xE51C)

    // DP12TX1_MS_PATTN_PER_CTRL                            (0xE520)
    #define DP12TX1_MS_BS_REGEN_PERIOD                      0xFFFF

    // DP12TX1_MSA_OUT_CTRL                                 (0xE524)
    #define DP12TX1_MS_TP_PERIOD                            0xFFFF

    // DP12TX1_MSA_OUT_DATA0                                (0xE528)
    #define DP12TX1_VID_TS_REGEN_AUT                        BIT13

    // DP12TX1_MSA_OUT_DATA1                                (0xE52C)
    #define DP12TX1_MSA_OUT_MVID                            0xFFFFFF
    #define DP12TX1_MSA_OUT_MISC0                           0xFF000000

    // DP12TX1_MSA_OUT_DATA2                                (0xE530)
    #define DP12TX1_MSA_OUT_NVID                            0xFFFFFF
    #define DP12TX1_MSA_OUT_MISC1                           0xFF000000

    // DP12TX1_MSA_OUT_DATA3                                (0xE534)
    #define DP12TX1_MSA_OUT_HTOTAL                          0xFFFF
    #define DP12TX1_MSA_OUT_VTOTAL                          0xFFFF0000

    // DP12TX1_MSA_OUT_DATA4                                (0xE538)
    #define DP12TX1_MSA_OUT_HSTART                          0xFFFF
    #define DP12TX1_MSA_OUT_VSTART                          0xFFFF0000

    // DP12TX1_MSA_OUT_DATA5                                (0xE53C)
    #define DP12TX1_MSA_OUT_HWIDTH                          0xFFFF
    #define DP12TX1_MSA_OUT_VHEIGHT                         0xFFFF0000

    // DP12TX1_MSA_OUT_DATA6                                (0xE540)
    #define DP12TX1_MSA_OUT_HSW                             0x7FFF
    #define DP12TX1_MSA_OUT_HSP                             BIT15
    #define DP12TX1_MSA_OUT_VSW                             0x7FFF0000
    #define DP12TX1_MSA_OUT_VSP                             BIT31

    // DP12TX1_PLNUM_TSLOT_0                                (0xE544)
    #define DP12TX1_VBID                                    0xFF

    // DP12TX1_PLNUM_TSLOT_4                                (0xE548)
    #define DP12TX1_PLNUM_TSLOT1                            0x3F00
    #define DP12TX1_PLNUM_TSLOT2                            0x3F0000
    #define DP12TX1_PLNUM_TSLOT3                            0x3F000000

    // DP12TX1_PLNUM_TSLOT_8                                (0xE54C)
    #define DP12TX1_PLNUM_TSLOT4                            0x3F
    #define DP12TX1_PLNUM_TSLOT5                            0x3F00
    #define DP12TX1_PLNUM_TSLOT6                            0x3F0000
    #define DP12TX1_PLNUM_TSLOT7                            0x3F000000

    // DP12TX1_PLNUM_TSLOT_12                               (0xE550)
    #define DP12TX1_PLNUM_TSLOT8                            0x3F
    #define DP12TX1_PLNUM_TSLOT9                            0x3F00
    #define DP12TX1_PLNUM_TSLOT10                           0x3F0000
    #define DP12TX1_PLNUM_TSLOT11                           0x3F000000

    // DP12TX1_PLNUM_TSLOT_16                               (0xE554)
    #define DP12TX1_PLNUM_TSLOT12                           0x3F
    #define DP12TX1_PLNUM_TSLOT13                           0x3F00
    #define DP12TX1_PLNUM_TSLOT14                           0x3F0000
    #define DP12TX1_PLNUM_TSLOT15                           0x3F000000

    // DP12TX1_PLNUM_TSLOT_20                               (0xE558)
    #define DP12TX1_PLNUM_TSLOT16                           0x3F
    #define DP12TX1_PLNUM_TSLOT17                           0x3F00
    #define DP12TX1_PLNUM_TSLOT18                           0x3F0000
    #define DP12TX1_PLNUM_TSLOT19                           0x3F000000

    // DP12TX1_PLNUM_TSLOT_24                               (0xE55C)
    #define DP12TX1_PLNUM_TSLOT20                           0x3F
    #define DP12TX1_PLNUM_TSLOT21                           0x3F00
    #define DP12TX1_PLNUM_TSLOT22                           0x3F0000
    #define DP12TX1_PLNUM_TSLOT23                           0x3F000000

    // DP12TX1_PLNUM_TSLOT_28                               (0xE560)
    #define DP12TX1_PLNUM_TSLOT24                           0x3F
    #define DP12TX1_PLNUM_TSLOT25                           0x3F00
    #define DP12TX1_PLNUM_TSLOT26                           0x3F0000
    #define DP12TX1_PLNUM_TSLOT27                           0x3F000000

    // DP12TX1_PLNUM_TSLOT_32                               (0xE564)
    #define DP12TX1_PLNUM_TSLOT28                           0x3F
    #define DP12TX1_PLNUM_TSLOT29                           0x3F00
    #define DP12TX1_PLNUM_TSLOT30                           0x3F0000
    #define DP12TX1_PLNUM_TSLOT31                           0x3F000000

    // DP12TX1_PLNUM_TSLOT_36                               (0xE568)
    #define DP12TX1_PLNUM_TSLOT32                           0x3F
    #define DP12TX1_PLNUM_TSLOT33                           0x3F00
    #define DP12TX1_PLNUM_TSLOT34                           0x3F0000
    #define DP12TX1_PLNUM_TSLOT35                           0x3F000000

    // DP12TX1_PLNUM_TSLOT_40                               (0xE56C)
    #define DP12TX1_PLNUM_TSLOT36                           0x3F
    #define DP12TX1_PLNUM_TSLOT37                           0x3F00
    #define DP12TX1_PLNUM_TSLOT38                           0x3F0000
    #define DP12TX1_PLNUM_TSLOT39                           0x3F000000

    // DP12TX1_PLNUM_TSLOT_44                               (0xE570)
    #define DP12TX1_PLNUM_TSLOT40                           0x3F
    #define DP12TX1_PLNUM_TSLOT41                           0x3F00
    #define DP12TX1_PLNUM_TSLOT42                           0x3F0000
    #define DP12TX1_PLNUM_TSLOT43                           0x3F000000

    // DP12TX1_PLNUM_TSLOT_48                               (0xE574)
    #define DP12TX1_PLNUM_TSLOT44                           0x3F
    #define DP12TX1_PLNUM_TSLOT45                           0x3F00
    #define DP12TX1_PLNUM_TSLOT46                           0x3F0000
    #define DP12TX1_PLNUM_TSLOT47                           0x3F000000

    // DP12TX1_PLNUM_TSLOT_52                               (0xE578)
    #define DP12TX1_PLNUM_TSLOT48                           0x3F
    #define DP12TX1_PLNUM_TSLOT49                           0x3F00
    #define DP12TX1_PLNUM_TSLOT50                           0x3F0000
    #define DP12TX1_PLNUM_TSLOT51                           0x3F000000

    // DP12TX1_PLNUM_TSLOT_56                               (0xE57C)
    #define DP12TX1_PLNUM_TSLOT52                           0x3F
    #define DP12TX1_PLNUM_TSLOT53                           0x3F00
    #define DP12TX1_PLNUM_TSLOT54                           0x3F0000
    #define DP12TX1_PLNUM_TSLOT55                           0x3F000000

    // DP12TX1_PLNUM_TSLOT_60                               (0xE580)
    #define DP12TX1_PLNUM_TSLOT56                           0x3F
    #define DP12TX1_PLNUM_TSLOT57                           0x3F00
    #define DP12TX1_PLNUM_TSLOT58                           0x3F0000
    #define DP12TX1_PLNUM_TSLOT59                           0x3F000000

    // DP12TX1_DTG_CTRL                                     (0xE584)
    #define DP12TX1_PLNUM_TSLOT60                           0x3F
    #define DP12TX1_PLNUM_TSLOT61                           0x3F00
    #define DP12TX1_PLNUM_TSLOT62                           0x3F0000
    #define DP12TX1_PLNUM_TSLOT63                           0x3F000000

    // DP12TX1_DTG_INIT_RATE                                (0xE588)
    #define DP12TX1_DTG_EN                                  BIT0
    #define DP12TX1_DTG_MEAS_EN                             BIT1
    #define DP12TX1_DTG_BYPASS_V_STABLE                     BIT2
    #define DP12TX1_DTG_PUSH_REGEN_EN                       BIT3
    #define DP12TX1_DTG_POP_REGEN_EN                        BIT4
    #define DP12TX1_DTG_MSA_CTRL_EN                         BIT5
    #define DP12TX1_DTG_CTRL_RSRV0                          0xC0
    #define DP12TX1_DTG_CTRL_RSRV0_SHIFT                    6
    #define DP12TX1_DTG_DET_MASK                            0x7F00
    #define DP12TX1_DTG_CTRL_RSRV1                          0x38000

    // DP12TX1_DTG_SDP_GUARD_BAND                           (0xE58C)

    // DP12TX1_DTG_MS_M_MEAS                                (0xE590)

    // DP12TX1_DTG_HACTIV_STABLE                            (0xE594)

    // DP12TX1_DTG_HPERIOD_CUR                              (0xE598)

    // DP12TX1_DTG_HPERIOD_AVG                              (0xE59C)

    // DP12TX1_DTG_HOUT_PERIOD_CUR                          (0xE5A0)

    // DP12TX1_DTG_HOUT_PERIOD_AVG                          (0xE5A4)
    #define DP12TX1_DTG_HOUT_PERIOD_CU                      0x3FFFF

    // DP12TX1_DTG_VOUT_STAT                                (0xE5A8)
    #define DP12TX1_DTG_HOUT_PERIOD_AV                      0x3FFFF

    // DP12TX1_DTG_CUR_RATE                                 (0xE5AC)
    #define DP12TX1_DTG_VHEIGHT                             0xFFFF
    #define DP12TX1_DTG_VTOTAL                              0xFFFF0000

    // DP12TX1_DTG_STATUS                                   (0xE5B0)

    // DP12TX1_AUD_REGEN_CTRL                               (0xE5B4)
    #define DP12TX1_DTG_FIFO_DELTA                          0xFF
    #define DP12TX1_DTG_GAIN_SHIFT                          0x0F00

    // DP12TX1_SDP_AUD_MEAS                                 (0xE5B8)
    #define DP12TX1_SDP_AUD_TS_REGEN_EN                     BIT0
    #define DP12TX1_SDP_AUD_TS_REGEN_AUTO_EN                BIT1
    #define DP12TX1_SDP_OUT_CTRL                            0x7C
    #define DP12TX1_SDP_OUT_CTRL_SHIFT                      2
    #define DP12TX1_AUD_TIME_STAMP_REGEN_RSR                BIT7

    // DP12TX1_AUD_SAMPLE_CNT                               (0xE5BC)
    #define DP12TX1_SDP_AUD_MEAS_PERIOD                     0xFFFFFF

    // DP12TX1_SDP_MAUD                                     (0xE5C0)
    #define DP12TX1_SDP_AUD_SAMPLE_CNT                      0xFFFFFF

    // DP12TX1_SDP_NAUD                                     (0xE5C4)
    #define DP12TX1_MAUD                                    0xFFFFFF

    // DP12TX1_AUD_RGEN_MAUD                                (0xE5C8)
    #define DP12TX1_NAUD                                    0xFFFFFF

    // DP12TX1_AUD_RGEN_NAUD                                (0xE5CC)

    // DP12TX1_IRQ_EN                                       (0xE5D0)

    // DP12TX1_IRQ_STATUS                                   (0xE5D4)
    #define DP12TX1_DTG_HTIMING_CHANGE_IRQ_EN               BIT0
    #define DP12TX1_DTG_HACT_ERR_IRQ_EN                     BIT1
    #define DP12TX1_DTG_VTIMING_CHANGE_IRQ_EN               BIT2
    #define DP12TX1_DTG_VACT_ERR_IRQ_EN                     BIT3
    #define DP12TX1_DTG_VBLANK_IRQ_EN                       BIT4
    #define DP12TX1_DTG_VIDEO_MISSING_IRQ_EN                BIT5
    #define DP12TX1_DTG_VIDEO_PRESENT_IRQ_EN                BIT6
    #define DP12TX1_DTG_FIFO_ERR_IRQ_EN                     BIT7
    #define DP12TX1_DTG_OUT_STABLE_IRQ_EN                   BIT8
    #define DP12TX1_DTG_OUT_UNSTABLE_IRQ_EN                 BIT9
    #define DP12TX1_AUDIO_STREAM_PRESNET_IRQ_E              BIT10
    #define DP12TX1_AUDIO_TIME_STAMP_PRESENT_IR             BIT11
    #define DP12TX1_AUDIO_STREAM_MISSING_IRQ_EN             BIT12
    #define DP12TX1_AUDIO_TIME_STAMP_MISSING_IRQ            BIT13
    #define DP12TX1_NO_BS_IRQ_EN                            BIT14
    #define DP12TX1_NO_VIDEO_IRQ_EN                         BIT15

    // DP12TX2_RL_CONFIG                                    (0xE5D8)
    #define DP12TX1_DTG_HTIMING_CHANGE                      BIT0
    #define DP12TX1_DTG_HACT_ERR                            BIT1
    #define DP12TX1_DTG_VTIMING_CHANGE                      BIT2
    #define DP12TX1_DTG_VACT_ERR                            BIT3
    #define DP12TX1_DTG_VBLANK                              BIT4
    #define DP12TX1_DTG_VIDEO_MISSING                       BIT5
    #define DP12TX1_DTG_VIDEO_PRESENT                       BIT6
    #define DP12TX1_DTG_FIFO_ERR                            BIT7
    #define DP12TX1_DTG_OUT_STABLE                          BIT8
    #define DP12TX1_DTG_OUT_UNSTABLE                        BIT9
    #define DP12TX1_AUDIO_STREAM_PRESNET                    BIT10
    #define DP12TX1_AUDIO_TIME_STAMP_PRESENT                BIT11
    #define DP12TX1_AUDIO_STREAM_MISSING                    BIT12
    #define DP12TX1_AUDIO_TIME_STAMP_MISSING                BIT13
    #define DP12TX1_NO_BS                                   BIT14
    #define DP12TX1_NO_VIDEO                                BIT15
    #define DP12TX1_VBID_ERR                                BIT16
    #define DP12TX1_MSA_ERR                                 BIT17
    #define DP12TX1_SDP_ERR                                 BIT18
    #define DP12TX1_SDP_SPLIT                               BIT19
    #define DP12TX1_MSA_UPDATE                              BIT20
    #define DP12TX1_MS_VBID_REQ                             BIT21
    #define DP12TX1_MS_MSA_REQ                              BIT22
    #define DP12TX1_MS_SDP_EN                               BIT23
    #define DP12TX1_SDP_OUT_DV                              BIT24
    #define DP12TX1_MSTRM_STALL                             BIT25
    #define DP12TX1_SDP_AUD_CH_CNT                          0x1C000000
    #define DP12TX1_BS_ERR                                  BIT29
    #define DP12TX1_TU_IN_CNT_ERR                           BIT30
    #define DP12TX1_TU_OUT_CNT_ERR                          BIT31

    // DP12TX2_OUT_CTRL                                     (0xE600)
    #define DP12TX2_ENABLE                                  BIT0
    #define DP12TX2_TYPE                                    BIT1
    #define DP12TX2_LANE_COUNT                              0x1C
    #define DP12TX2_LANE_COUNT_SHIFT                        2
    #define DP12TX2_RX_IN_SEL                               0xE0
    #define DP12TX2_RX_IN_SEL_SHIFT                         5
    #define DP12TX2_AUTO_MAIN_RST_EN                        BIT16
    #define DP12TX2_AUTO_MSA_RST_EN                         BIT17
    #define DP12TX2_AUTO_SDP_RST_EN                         BIT18
    #define DP12TX2_REG_UPDATE                              BIT19
    #define DP12TX2_FLUSH_CTRL                              0xF00000
    #define DP12TX2_SOFT_RESET_ALL                          BIT24
    #define DP12TX2_SOFT_RESET_DP12                         BIT25
    #define DP12TX2_SOFT_RESET_DP11_MAIN                    BIT26
    #define DP12TX2_SOFT_RESET_DP11_MSA                     BIT27
    #define DP12TX2_SOFT_RESET_DP11_SDP                     BIT28

    // DP12TX2_PAYLOAD_FLUSH_0                              (0xE604)
    #define DP12TX2_SR_EN                                   BIT0
    #define DP12TX2_ENHANCED_MODE                           BIT1
    #define DP12TX2_SS_OUT_SPLIT                            BIT2
    #define DP12TX2_SS_OUT_SPLIT_MODE                       BIT3
    #define DP12TX2_MSA_POSITION                            0x70
    #define DP12TX2_MSA_POSITION_SHIFT                      4
    #define DP12TX2_MSA_CLEAR_AUTO                          BIT7
    #define DP12TX2_MS_VIDEO_STRM_DL                        0x3F00
    #define DP12TX2_MS_TU_SIZE                              0x3F0000
    #define DP12TX2_SR_PERIOD                               0xFF000000

    // DP12TX2_PAYLOAD_FLUSH_1                              (0xE608)

    // DP12TX2_PAYLOAD_MASK_0                               (0xE60C)

    // DP12TX2_PAYLOAD_MASK_1                               (0xE610)
    #define DP12TX2_PAYLOAD_MASKOUT_0                       0xFFFFFFFE

    // DP12TX2_MS_BS_REGEN_CTRL                             (0xE614)
    #define DP12TX2_PAYLOAD_MASKOUT_1                       0xFFFFFFFF

    // DP12TX2_MS_BS_PER_MEAS                               (0xE618)

    // DP12TX2_MS_                                          (0xE61C)

    // DP12TX2_MS_PATTN_PER_CTRL                            (0xE620)
    #define DP12TX2_MS_BS_REGEN_PERIOD                      0xFFFF

    // DP12TX2_MSA_OUT_CTRL                                 (0xE624)
    #define DP12TX2_MS_TP_PERIOD                            0xFFFF

    // DP12TX2_MSA_OUT_DATA0                                (0xE628)
    #define DP12TX2_VID_TS_REGEN_AUT                        BIT13

    // DP12TX2_MSA_OUT_DATA1                                (0xE62C)
    #define DP12TX2_MSA_OUT_MVID                            0xFFFFFF
    #define DP12TX2_MSA_OUT_MISC0                           0xFF000000

    // DP12TX2_MSA_OUT_DATA2                                (0xE630)
    #define DP12TX2_MSA_OUT_NVID                            0xFFFFFF
    #define DP12TX2_MSA_OUT_MISC1                           0xFF000000

    // DP12TX2_MSA_OUT_DATA3                                (0xE634)
    #define DP12TX2_MSA_OUT_HTOTAL                          0xFFFF
    #define DP12TX2_MSA_OUT_VTOTAL                          0xFFFF0000

    // DP12TX2_MSA_OUT_DATA4                                (0xE638)
    #define DP12TX2_MSA_OUT_HSTART                          0xFFFF
    #define DP12TX2_MSA_OUT_VSTART                          0xFFFF0000

    // DP12TX2_MSA_OUT_DATA5                                (0xE63C)
    #define DP12TX2_MSA_OUT_HWIDTH                          0xFFFF
    #define DP12TX2_MSA_OUT_VHEIGHT                         0xFFFF0000

    // DP12TX2_MSA_OUT_DATA6                                (0xE640)
    #define DP12TX2_MSA_OUT_HSW                             0x7FFF
    #define DP12TX2_MSA_OUT_HSP                             BIT15
    #define DP12TX2_MSA_OUT_VSW                             0x7FFF0000
    #define DP12TX2_MSA_OUT_VSP                             BIT31

    // DP12TX2_PLNUM_TSLOT_0                                (0xE644)
    #define DP12TX2_VBID                                    0xFF

    // DP12TX2_PLNUM_TSLOT_4                                (0xE648)
    #define DP12TX2_PLNUM_TSLOT1                            0x3F00
    #define DP12TX2_PLNUM_TSLOT2                            0x3F0000
    #define DP12TX2_PLNUM_TSLOT3                            0x3F000000

    // DP12TX2_PLNUM_TSLOT_8                                (0xE64C)
    #define DP12TX2_PLNUM_TSLOT4                            0x3F
    #define DP12TX2_PLNUM_TSLOT5                            0x3F00
    #define DP12TX2_PLNUM_TSLOT6                            0x3F0000
    #define DP12TX2_PLNUM_TSLOT7                            0x3F000000

    // DP12TX2_PLNUM_TSLOT_12                               (0xE650)
    #define DP12TX2_PLNUM_TSLOT8                            0x3F
    #define DP12TX2_PLNUM_TSLOT9                            0x3F00
    #define DP12TX2_PLNUM_TSLOT10                           0x3F0000
    #define DP12TX2_PLNUM_TSLOT11                           0x3F000000

    // DP12TX2_PLNUM_TSLOT_16                               (0xE654)
    #define DP12TX2_PLNUM_TSLOT12                           0x3F
    #define DP12TX2_PLNUM_TSLOT13                           0x3F00
    #define DP12TX2_PLNUM_TSLOT14                           0x3F0000
    #define DP12TX2_PLNUM_TSLOT15                           0x3F000000

    // DP12TX2_PLNUM_TSLOT_20                               (0xE658)
    #define DP12TX2_PLNUM_TSLOT16                           0x3F
    #define DP12TX2_PLNUM_TSLOT17                           0x3F00
    #define DP12TX2_PLNUM_TSLOT18                           0x3F0000
    #define DP12TX2_PLNUM_TSLOT19                           0x3F000000

    // DP12TX2_PLNUM_TSLOT_24                               (0xE65C)
    #define DP12TX2_PLNUM_TSLOT20                           0x3F
    #define DP12TX2_PLNUM_TSLOT21                           0x3F00
    #define DP12TX2_PLNUM_TSLOT22                           0x3F0000
    #define DP12TX2_PLNUM_TSLOT23                           0x3F000000

    // DP12TX2_PLNUM_TSLOT_28                               (0xE660)
    #define DP12TX2_PLNUM_TSLOT24                           0x3F
    #define DP12TX2_PLNUM_TSLOT25                           0x3F00
    #define DP12TX2_PLNUM_TSLOT26                           0x3F0000
    #define DP12TX2_PLNUM_TSLOT27                           0x3F000000

    // DP12TX2_PLNUM_TSLOT_32                               (0xE664)
    #define DP12TX2_PLNUM_TSLOT28                           0x3F
    #define DP12TX2_PLNUM_TSLOT29                           0x3F00
    #define DP12TX2_PLNUM_TSLOT30                           0x3F0000
    #define DP12TX2_PLNUM_TSLOT31                           0x3F000000

    // DP12TX2_PLNUM_TSLOT_36                               (0xE668)
    #define DP12TX2_PLNUM_TSLOT32                           0x3F
    #define DP12TX2_PLNUM_TSLOT33                           0x3F00
    #define DP12TX2_PLNUM_TSLOT34                           0x3F0000
    #define DP12TX2_PLNUM_TSLOT35                           0x3F000000

    // DP12TX2_PLNUM_TSLOT_40                               (0xE66C)
    #define DP12TX2_PLNUM_TSLOT36                           0x3F
    #define DP12TX2_PLNUM_TSLOT37                           0x3F00
    #define DP12TX2_PLNUM_TSLOT38                           0x3F0000
    #define DP12TX2_PLNUM_TSLOT39                           0x3F000000

    // DP12TX2_PLNUM_TSLOT_44                               (0xE670)
    #define DP12TX2_PLNUM_TSLOT40                           0x3F
    #define DP12TX2_PLNUM_TSLOT41                           0x3F00
    #define DP12TX2_PLNUM_TSLOT42                           0x3F0000
    #define DP12TX2_PLNUM_TSLOT43                           0x3F000000

    // DP12TX2_PLNUM_TSLOT_48                               (0xE674)
    #define DP12TX2_PLNUM_TSLOT44                           0x3F
    #define DP12TX2_PLNUM_TSLOT45                           0x3F00
    #define DP12TX2_PLNUM_TSLOT46                           0x3F0000
    #define DP12TX2_PLNUM_TSLOT47                           0x3F000000

    // DP12TX2_PLNUM_TSLOT_52                               (0xE678)
    #define DP12TX2_PLNUM_TSLOT48                           0x3F
    #define DP12TX2_PLNUM_TSLOT49                           0x3F00
    #define DP12TX2_PLNUM_TSLOT50                           0x3F0000
    #define DP12TX2_PLNUM_TSLOT51                           0x3F000000

    // DP12TX2_PLNUM_TSLOT_56                               (0xE67C)
    #define DP12TX2_PLNUM_TSLOT52                           0x3F
    #define DP12TX2_PLNUM_TSLOT53                           0x3F00
    #define DP12TX2_PLNUM_TSLOT54                           0x3F0000
    #define DP12TX2_PLNUM_TSLOT55                           0x3F000000

    // DP12TX2_PLNUM_TSLOT_60                               (0xE680)
    #define DP12TX2_PLNUM_TSLOT56                           0x3F
    #define DP12TX2_PLNUM_TSLOT57                           0x3F00
    #define DP12TX2_PLNUM_TSLOT58                           0x3F0000
    #define DP12TX2_PLNUM_TSLOT59                           0x3F000000

    // DP12TX2_DTG_CTRL                                     (0xE684)
    #define DP12TX2_PLNUM_TSLOT60                           0x3F
    #define DP12TX2_PLNUM_TSLOT61                           0x3F00
    #define DP12TX2_PLNUM_TSLOT62                           0x3F0000
    #define DP12TX2_PLNUM_TSLOT63                           0x3F000000

    // DP12TX2_DTG_INIT_RATE                                (0xE688)
    #define DP12TX2_DTG_EN                                  BIT0
    #define DP12TX2_DTG_MEAS_EN                             BIT1
    #define DP12TX2_DTG_BYPASS_V_STABLE                     BIT2
    #define DP12TX2_DTG_PUSH_REGEN_EN                       BIT3
    #define DP12TX2_DTG_POP_REGEN_EN                        BIT4
    #define DP12TX2_DTG_MSA_CTRL_EN                         BIT5
    #define DP12TX2_DTG_CTRL_RSRV0                          0xC0
    #define DP12TX2_DTG_CTRL_RSRV0_SHIFT                    6
    #define DP12TX2_DTG_DET_MASK                            0x7F00
    #define DP12TX2_DTG_CTRL_RSRV1                          0x38000

    // DP12TX2_DTG_SDP_GUARD_BAND                           (0xE68C)

    // DP12TX2_DTG_MS_M_MEAS                                (0xE690)

    // DP12TX2_DTG_HACTIV_STABLE                            (0xE694)

    // DP12TX2_DTG_HPERIOD_CUR                              (0xE698)

    // DP12TX2_DTG_HPERIOD_AVG                              (0xE69C)

    // DP12TX2_DTG_HOUT_PERIOD_CUR                          (0xE6A0)

    // DP12TX2_DTG_HOUT_PERIOD_AVG                          (0xE6A4)
    #define DP12TX2_DTG_HOUT_PERIOD_CU                      0x3FFFF

    // DP12TX2_DTG_VOUT_STAT                                (0xE6A8)
    #define DP12TX2_DTG_HOUT_PERIOD_AV                      0x3FFFF

    // DP12TX2_DTG_CUR_RATE                                 (0xE6AC)
    #define DP12TX2_DTG_VHEIGHT                             0xFFFF
    #define DP12TX2_DTG_VTOTAL                              0xFFFF0000

    // DP12TX2_DTG_STATUS                                   (0xE6B0)

    // DP12TX2_AUD_REGEN_CTRL                               (0xE6B4)
    #define DP12TX2_DTG_FIFO_DELTA                          0xFF
    #define DP12TX2_DTG_GAIN_SHIFT                          0x0F00

    // DP12TX2_SDP_AUD_MEAS                                 (0xE6B8)
    #define DP12TX2_SDP_AUD_TS_REGEN_EN                     BIT0
    #define DP12TX2_SDP_AUD_TS_REGEN_AUTO_EN                BIT1
    #define DP12TX2_SDP_OUT_CTRL                            0x7C
    #define DP12TX2_SDP_OUT_CTRL_SHIFT                      2
    #define DP12TX2_AUD_TIME_STAMP_REGEN_RSR                BIT7

    // DP12TX2_AUD_SAMPLE_CNT                               (0xE6BC)
    #define DP12TX2_SDP_AUD_MEAS_PERIOD                     0xFFFFFF

    // DP12TX2_SDP_MAUD                                     (0xE6C0)
    #define DP12TX2_SDP_AUD_SAMPLE_CNT                      0xFFFFFF

    // DP12TX2_SDP_NAUD                                     (0xE6C4)
    #define DP12TX_MAUD                                     0xFFFFFF

    // DP12TX2_AUD_RGEN_MAUD                                (0xE6C8)
    #define DP12TX_NAUD                                     0xFFFFFF

    // DP12TX2_AUD_RGEN_NAUD                                (0xE6CC)

    // DP12TX2_IRQ_EN                                       (0xE6D0)

    // DP12TX2_IRQ_STATUS                                   (0xE6D4)
    #define DP12TX2_DTG_HTIMING_CHANGE_IRQ_EN               BIT0
    #define DP12TX2_DTG_HACT_ERR_IRQ_EN                     BIT1
    #define DP12TX2_DTG_VTIMING_CHANGE_IRQ_EN               BIT2
    #define DP12TX2_DTG_VACT_ERR_IRQ_EN                     BIT3
    #define DP12TX2_DTG_VBLANK_IRQ_EN                       BIT4
    #define DP12TX2_DTG_VIDEO_MISSING_IRQ_EN                BIT5
    #define DP12TX2_DTG_VIDEO_PRESENT_IRQ_EN                BIT6
    #define DP12TX2_DTG_FIFO_ERR_IRQ_EN                     BIT7
    #define DP12TX2_DTG_OUT_STABLE_IRQ_EN                   BIT8
    #define DP12TX2_DTG_OUT_UNSTABLE_IRQ_EN                 BIT9
    #define DP12TX2_AUDIO_STREAM_PRESNET_IRQ_E              BIT10
    #define DP12TX2_AUDIO_TIME_STAMP_PRESENT_IR             BIT11
    #define DP12TX2_AUDIO_STREAM_MISSING_IRQ_EN             BIT12
    #define DP12TX2_AUDIO_TIME_STAMP_MISSING_IRQ            BIT13
    #define DP12TX2_NO_BS_IRQ_EN                            BIT14
    #define DP12TX2_NO_VIDEO_IRQ_EN                         BIT15

    // DP12_GTC_SOFT_RESET                                  (0xE6D8)
    #define DP12TX2_DTG_HTIMING_CHANGE                      BIT0
    #define DP12TX2_DTG_HACT_ERR                            BIT1
    #define DP12TX2_DTG_VTIMING_CHANGE                      BIT2
    #define DP12TX2_DTG_VACT_ERR                            BIT3
    #define DP12TX2_DTG_VBLANK                              BIT4
    #define DP12TX2_DTG_VIDEO_MISSING                       BIT5
    #define DP12TX2_DTG_VIDEO_PRESENT                       BIT6
    #define DP12TX2_DTG_FIFO_ERR                            BIT7
    #define DP12TX2_DTG_OUT_STABLE                          BIT8
    #define DP12TX2_DTG_OUT_UNSTABLE                        BIT9
    #define DP12TX2_AUDIO_STREAM_PRESNET                    BIT10
    #define DP12TX2_AUDIO_TIME_STAMP_PRESENT                BIT11
    #define DP12TX2_AUDIO_STREAM_MISSING                    BIT12
    #define DP12TX2_AUDIO_TIME_STAMP_MISSING                BIT13
    #define DP12TX2_NO_BS                                   BIT14
    #define DP12TX2_NO_VIDEO                                BIT15
    #define DP12TX2_VBID_ERR                                BIT16
    #define DP12TX2_MSA_ERR                                 BIT17
    #define DP12TX2_SDP_ERR                                 BIT18
    #define DP12TX2_SDP_SPLIT                               BIT19
    #define DP12TX2_MSA_UPDATE                              BIT20
    #define DP12TX2_MS_VBID_REQ                             BIT21
    #define DP12TX2_MS_MSA_REQ                              BIT22
    #define DP12TX2_MS_SDP_EN                               BIT23
    #define DP12TX2_SDP_OUT_DV                              BIT24
    #define DP12TX2_MSTRM_STALL                             BIT25
    #define DP12TX2_SDP_AUD_CH_CNT                          0x1C000000
    #define DP12TX2_BS_ERR                                  BIT29
    #define DP12TX2_TU_IN_CNT_ERR                           BIT30
    #define DP12TX2_TU_OUT_CNT_ERR                          BIT31

    // DP12_GTC_CONTROL                                     (0xE700)
    #define GTC_ACCUMULATOR_RST                             BIT0

    // DP12_GTC_INIT_COUNT_PER_REF_CLK                      (0xE704)
    #define GTC_ACCUMULATOR_EN                              BIT0
    #define GTC_MASTER_EN                                   BIT1
    #define GTC_GLITCH_FILTER_EN                            BIT2
    #define GTC_REF_CLK_SEL                                 BIT3
    #define GTC_REF_CLK_DIV4_SEL                            BIT4
    #define GTC_CTRL_RSRV                                   0xE0
    #define GTC_CTRL_RSRV_SHIFT                             5
    #define GTC_TX_SELECT                                   0x0F00
    #define GTC_RX_SELECT                                   0xF000
    #define GTC_FREQ_LOCK_FINE_ADJUST                       0x70000
    #define GTC_PHASE_LOCK_FINE_ADJUST                      0x380000
    #define GTC_TEST_BUS_SELECT                             0x3C00000

    // DP12_GTC_INIT_ACCUMULATOR_VALUE                      (0xE708)
    #define GTC_INIT_COUNT_PER_REF_CLK_                     0x3F

    // DP12_GTC_MISC_CTRL                                   (0xE70C)
    #define GTC_INIT_ACCUMULATOR_VALUE                      0xFFFFFFFF

    // DP12_GTC_LOCK_COUNT_CTRL                             (0xE710)
    #define GTC_MAX_PER_REF_CLK_INT_ADJ                     0x0F
    #define GTC_PHASE_FINE_COUNT                            0xFF00

    // DP12_GTC_IRQ_CTRL                                    (0xE714)
    #define GTC_LOCK_INIT_PHASE                             0xFF
    #define GTC_LOCK_MAINTAIN_PHASE                         0xFF00
    #define GTC_LOCK_COUNT                                  0xF0000
    #define GTC_LOCK_THESHOLD                               0xFF00000
    #define GTC_OVER_THRESHOLD_ALLOW                        0xF0000000

    // DP12_GTC_IRQ_STATUS                                  (0xE718)
    #define GTC_FREQ_LOCK_IRQ_EN                            BIT0
    #define GTC_FREQ_UNLOCK_IRQ_EN                          BIT1
    #define GTC_MAINTENANCE_PHASE_IRQ_                      BIT2
    #define GTC_MAINTENANCE_PHASE_LOST                      BIT3
    #define GTC_IRQ_EN_RSVR                                 0xF0
    #define GTC_IRQ_EN_RSVR_SHIFT                           4

    // DP12_GTC_COUNT_PER_REF_CLK                           (0xE71C)
    #define GTC_FREQ_LOCK_IRQ_STS                           BIT0
    #define GTC_FREQ_UNLOCK_IRQ_STS                         BIT1
    #define GTC_IRQ_STS_RSVR                                0xF0
    #define GTC_IRQ_STS_RSVR_SHIFT                          4

    // DP12_GTC_ACCUMULATOR_VALUE                           (0xE720)
    #define GTC_COUNT_PER_REF_CLK_INT                       0x3F
    #define GTC_COUNT_PER_REF_CLK_FRC                       0xFFFF0000

    // DP12_GTC_DIFF_COUNT_VALUE                            (0xE724)
    #define GTC_ACCUMULATOR_CURR_VALU                       0xFFFFFFFF

    // DP12_GTC_MSTR_SLV_SYNC_VALUE                         (0xE728)
    #define GTC_DIFF_COUNT                                  0xFFFF

    // DP12_GTC_TX_AUX_SYNC_CTRL                            (0xE72C)
    #define GTC_MSTR_VAL_LSB_16BIT_SYNC                     0xFFFF
    #define GTC_SLV_VAL_LSB_16BIT_SYNC                      0xFFFF0000

    // DP12_GTC_RX_AUX_SYNC_CTRL                            (0xE730)
    #define TX_AUX_SYNC_DEGLITCH_SEL                        BIT0
    #define TX_AUX_SYNC_HIGH_RCLK_COUN                      0x3FF0
    #define TX_AUX_SYNC_DELAY                               0xFFF0000

    // DPTX_AUX_PHY_CTRL                                    (0xE734)
    #define RX_AUX_SYNC_DEGLITCH_SEL                        BIT0
    #define RX_AUX_SYNC_HIGH_RCLK_COUN                      0x3FF0
    #define RX_AUX_SYNC_DELAY                               0xFFF0000

    // DPTX_AUX_MISC_CTRL                                   (0xEA00)
    #define DPTX_TXAUX_RXPD                                 BIT1
    #define DPTX_TXAUX_TXPD                                 BIT2
    #define DPTX_AUX_TMODE                                  BIT3
    #define DPTX_AUX_REF_CLK_POL                            BIT4
    #define DPTX_AUX_IOS                                    0x60
    #define DPTX_AUX_IOS_SHIFT                              5
    #define DPTX_EQTMODE                                    BIT7

    // DPTX_PHY_CTRL                                        (0xEA04)
    #define DPTX_TX_CKTMODE                                 BIT0
    #define DPTX_CK_SEL                                     0x06
    #define DPTX_CK_SEL_SHIFT                               1

    // DPTX_CLK_CTRL                                        (0xEA08)
    #define DPTX_TXL0_PD                                    BIT0
    #define DPTX_TXL1_PD                                    BIT1
    #define DPTX_TXL2_PD                                    BIT2
    #define DPTX_TXL3_PD                                    BIT3
    #define DPTX_TXL0_RESET                                 BIT4
    #define DPTX_TXL1_RESET                                 BIT5
    #define DPTX_TXL2_RESET                                 BIT6
    #define DPTX_TXL3_RESET                                 BIT7
    #define DPTX_TXEN_CALRTERM                              BIT8
    #define DPTX_TXSEL_RTERM                                BIT9
    #define DPTX_TX_RTERM_ENB                               BIT10
    #define DPTX_TX_IMBGEN_PD                               BIT11
    #define DPTX_TX_RTERM                                   0xF000
    #define DPTX_TXPLL_SYSCLK                               BIT16
    #define DPTX_TX_ENVBUFC                                 BIT17
    #define DPTX_TX_ENVBG                                   BIT18
    #define DPTX_DAC_PD                                     BIT19
    #define DPTX_DESER_RESET                                BIT20
    #define DPTX_PHY_RSRV                                   0xE00000
    #define DPTX_LANE_ADJ_SELECT                            0x3000000

    // DPTX_RCAL_RESULTS                                    (0xEA0C)
    #define DPTX_CLKCTRL_RSRV1                              0x03
    #define DPTX_LSCLK_135_SRC                              BIT2
    #define DPTX_CLKCTRL_RSRV2                              BIT3
    #define DPTX_L0_LSCLK_135_INV                           BIT4
    #define DPTX_TXPLL_PD                                   BIT8
    #define DPTX_TXPLL_DLPF                                 BIT9
    #define DPTX_TXPLL_ENFBM                                BIT10
    #define DPTX_TXPLL_ENLPF                                BIT11
    #define DPTX_TXPLL_ENTSTCLK                             BIT12
    #define DPTX_TXPLL_REFCLK_SEL                           BIT13
    #define DPTX_TXPLL_LOWGM_OSC                            BIT14
    #define DPTX_TXPLL_AGCON_OSC                            BIT15
    #define DPTX_TXPLL_NS0                                  BIT16
    #define DPTX_TXPLL_NS1                                  BIT17
    #define DPTX_TXPLL_NS2                                  BIT18

    // DPTX_PHYFIFO_CTRL                                    (0xEA10)
    #define DPTX_TX_RCAL_RESULT                             0x0F

    // DPTX_GAIN                                            (0xEA14)
    #define DPTX_PHYFIFO_INIT                               BIT0
    #define DPTX_PHYFIFO_BYPASS                             BIT1
    #define DPTX_PHYFIFO_RDCLK_INV_L0                       BIT2
    #define DPTX_PHYFIFO_RDCLK_INV_L1                       BIT3
    #define DPTX_PHYFIFO_RDCLK_INV_L2                       BIT4
    #define DPTX_PHYFIFO_RDCLK_INV_L3                       BIT5
    #define DPTX_PHYFIFO_RSRV                               0xC0
    #define DPTX_PHYFIFO_RSRV_SHIFT                         6

    // DPTX_PRE_EMPH                                        (0xEA18)
    #define DPTX_LANE_G                                     0xFF
    #define DPTX_LANE_G1                                    0xFF00
    #define DPTX_LANE_G2                                    0xFF0000
    #define DPTX_LANE_G3                                    0xFF000000

    // DPTX_L0_RESERVED                                     (0xEA1C)
    #define DPTX_LANE_P                                     0xFF
    #define DPTX_LANE_P1                                    0xFF00
    #define DPTX_LANE_P2                                    0xFF0000
    #define DPTX_LANE_P3                                    0xFF000000

    // DPTX_PLL_CLK_MEAS_CTRL                               (0xEA20)
    #define DPTX_TXRSRVBITS                                 0xFF00

    // DPTX_PLL_CLK_MEAS_RESULT                             (0xEA24)
    #define DPTX_PLL_SYSCLK_MEAS_EN                         BIT0

    // DPTX_PHYA_IRQ_CTRL                                   (0xEA28)
    #define DPTX_PLL_SYSCLK_RESULT                          0x0FFF

    // DPTX_PHYA_IRQ_STATUS                                 (0xEA2C)
    #define DPTX_NOCLK_IRQ_EN                               BIT0
    #define DPTX_CLKERR_IRQ_EN                              BIT1

    // DPTX_PHYA_TBUS_SEL                                   (0xEA30)
    #define DPTX_NOCLK_STS                                  BIT0
    #define DPTX_CLKERR_STS                                 BIT1

    // DPTX_BIST_CONTROL                                    (0xEA34)

    // DPTX_BIST_PATTERN0                                   (0xEA38)
    #define DPTX_BIST_MODE                                  BIT0
    #define DPTX_BIST_PRBS_EN                               BIT1
    #define DPTX_BIST_CODE_ORDER                            BIT2
    #define DPTX_BIST_CLK_INV                               BIT3
    #define DPTX_BIST_RSRV                                  BIT4
    #define DPTX_BIST_CRC_ENABLE                            BIT5
    #define DPTX_BIST_CRC_FORCE_RESET                       BIT6
    #define DPTX_BIST_BS_SELECT                             BIT7
    #define DPTX_BIST_SEQ_LENGTH                            0x0700
    #define DPTX_BIST_BS_GEN_EN                             BIT11
    #define DPTX_BIST_BITS_SWAP                             BIT12
    #define DPTX_BIST_SYMBOL_SWAP                           BIT13
    #define DPTX_BISTCLK_DLY                                0xF0000
    #define DPTX_BIST_LN_SEL                                0xF00000
    #define DPTX_BIST_PHYA_IN_SEL                           BIT24

    // DPTX_BIST_PATTERN1                                   (0xEA3C)

    // DPTX_BIST_PATTERN2                                   (0xEA40)

    // DPTX_BIST_PATTERN3                                   (0xEA44)

    // DPTX_BIST_PATTERN4                                   (0xEA48)

    // DPTX_BIST_CRC_STATUS                                 (0xEA4C)

    // DPTX_BIST_CRC_SIGNATURE                              (0xEA50)
    #define DPTX_ERROR_COUNT                                0x3F
    #define DPTX_ERROR_OVERFLOW                             BIT6
    #define DPTX_SIGNATURE_LOCK                             BIT7
    #define DPTX_PRBS_ACTIV                                 BIT8

    // DPTX_JE_CTRL                                         (0xEA54)
    #define DPTX_BIST_CRC_SIGNATUR                          0xFFFF

    // DPTX_JE_CONFIG                                       (0xEA58)

    // DPTX_JE                                              (0xEA5C)

    // DPTX_JE_TST_THRESHOLD                                (0xEA60)

    // DPTX_JE_STATUS                                       (0xEA64)

    // DP12TX_FE_CONTROL                                    (0xEA68)

    // DP12TX_RESET_CTRL                                    (0xEB00)
    #define DPTX_FE_EN                                      BIT0
    #define DPTX_UART_CLK_SEL                               0x06
    #define DPTX_UART_CLK_SEL_SHIFT                         1
    #define DPTX_MST_EN                                     BIT3
    #define DPTX_CONTROL_RESERV                             0xF8
    #define DPTX_CONTROL_RESERV_SHIFT                       3

    // DP12TX_IRQ_STATUS                                    (0xEB04)
    #define DPTX_RESET_AUX_CLK                              BIT0
    #define DPTX_RESET_LINK_CLK                             BIT1
    #define DPTX_RESET_HDCP_CLK                             BIT2
    #define DPTX_RESET_TCLK_CLK                             BIT3
    #define DPTX_RESET_UART_CLK                             BIT4
    #define DPTX_RESET_RESERV                               0xE0
    #define DPTX_RESET_RESERV_SHIFT                         5

    // DP12TX_HPD_DETECTOR_CONTROL                          (0xEB08)
    #define DPTX_AUXCH_IRQ_STS                              BIT0
    #define DPTX_LT_IRQ_STS                                 BIT1
    #define DPTX_HDCP_IRQ_STS                               BIT3
    #define DPTX_HPD_IN_IRQ_STS                             BIT4
    #define DPTX_AUX_UART_IRQ_STS                           BIT5
    #define DPTX_GTC_IRQ_STS                                BIT7

    // DP12TX_HPD_IRQ_CTRL                                  (0xEB0C)
    #define DPTX_HPD_CLK_DIV                                0x7F
    #define DPTX_HPD_DEGLITCH_EN                            BIT7
    #define DPTX_HPD_PULSE_LEVEL                            0xFF00
    #define DPTX_HPD_UNPLUG_LEVEL                           0xFF0000
    #define DPTX_HPD_IN_DBNC_TIME                           0x7000000

    // DP12TX_HPD_IRQ_STATUS                                (0xEB10)
    #define DPTX_HPD_PULSE_IRQ_EN                           BIT0
    #define DPTX_HPD_UNPLUG_IRQ_EN                          BIT1
    #define DPTX_HPD_PLUG_IRQ_EN                            BIT2

    // DP12TX_AUXREFCLK_DIV                                 (0xEB14)
    #define DPTX_HPD_PULSE_IRQ_STS                          BIT0
    #define DPTX_HPD_UNPLUG_IRQ_STS                         BIT1
    #define DPTX_HPD_PLUG_IRQ_STS                           BIT2
    #define DPTX_HPD_RAW_STATUS                             BIT7

    // DP12TX_TEST_CTRL                                     (0xEB18)
    #define DPTX_AUXREFCLK_DIV                              0xFF

    // DP12TX_TEST_BUS_SEL                                  (0xEB1C)
    #define DPTX_PHYD_IN_SEL                                BIT1
    #define DPTX_AUX_TEST_IN_EN                             BIT3
    #define DPTX_HPD_LOOPBACK_EN                            BIT4
    #define DPTX_TEST_CTRL_RESRV                            0xE0
    #define DPTX_TEST_CTRL_RESRV_SHIFT                      5

    // DP12TX_LINK_CONTROL                                  (0xEB20)
    #define DPTX_TEST_BLOCK_SEL                             0x07
    #define DPTX_TEST_BLOCK_SEL1                            0x0700
    #define DPTX_TEST_BUS_SEL1                              0xF800

    // DP12TX_LL_LINK_STS                                   (0xEB30)
    #define DPTX_LINK_EN                                    BIT0
    #define DPTX_SCRM_ADVANCE                               BIT1
    #define DPTX_SCRM_POLYNOMIAL                            BIT2
    #define DPTX_SKEW_EN                                    BIT3
    #define DPTX_LANE_POLARITY                              BIT4
    #define DPTX_LINK_CONTROL_RSRV                          BIT5
    #define DPTX_SWAP_LANE                                  0xC0
    #define DPTX_SWAP_LANE_SHIFT                            6
    #define DPTX_LL_LINK_BW_SET                             0x1F00
    #define DPTX_LL_LANE_COUNT_SET                          0x70000
    #define DPTX_LL_TPS3_SUPPORTED                          BIT22
    #define DPTX_LL_ENHANCED_FRAME_EN_SET                   BIT23
    #define DPTX_LL_MODULATION_FREQ_SET                     BIT24
    #define DPTX_LL_DWN_RSRV1                               0xE000000
    #define DPTX_LL_SPREAD_AMP_SET                          BIT28

    // DP12TX_LL_TRAINING_L0_SET                            (0xEB34)
    #define DPTX_LL_LANE_COUNT_STS                          0x0F
    #define DPTX_LL_ENHANCED_FRAME_EN_ST                    BIT7
    #define DPTX_LL_LINK_BW_STS                             0x1F00

    // DP12TX_LL_TRAINING_PATTERN_STS                       (0xEB38)
    #define DPTX_LL_L0_DRIVE_CURRENT_SET                    0x03
    #define DPTX_LL_L0_MAX_CURRENT_REACHED_SET              BIT2
    #define DPTX_LL_L0_PRE_EMPHASIS_SET                     0x18
    #define DPTX_LL_L0_PRE_EMPHASIS_SET_SHIFT               3
    #define DPTX_LL_L0_MAX_PRE_EMPHASIS_REACHED_SET         BIT5
    #define DPTX_LL_L1_DRIVE_CURRENT_SET                    0x0300
    #define DPTX_LL_L1_MAX_CURRENT_REACHED_SET              BIT10
    #define DPTX_LL_L1_PRE_EMPHASIS_SET                     0x1800
    #define DPTX_LL_L1_MAX_PRE_EMPHASIS_REACHED_SET         BIT13
    #define DPTX_LL_L2_DRIVE_CURRENT_SET                    0x30000
    #define DPTX_LL_L2_MAX_CURRENT_REACHED_SET              BIT18
    #define DPTX_LL_L2_PRE_EMPHASIS_SET                     0x180000
    #define DPTX_LL_L2_MAX_PRE_EMPHASIS_REACHED_SET         BIT21
    #define DPTX_LL_L3_DRIVE_CURRENT_SET                    0x3000000
    #define DPTX_LL_L3_MAX_CURRENT_REACHED_SET              BIT26
    #define DPTX_LL_L3_PRE_EMPHASIS_SET                     0x18000000
    #define DPTX_LL_L3_MAX_PRE_EMPHASIS_REACHED_SET         BIT29

    // DP12TX_LL_TRAINING_L0_STS                            (0xEB3C)
    #define DPTX_LL_TRAINING_PATTERN_STS                    0x03
    #define DPTX_LL_SCRAMBLING_DISABLE_STS                  BIT4
    #define DPTX_LL_AUX_RD_INTERVAL_STS                     0x0F00

    // DP12TX_LQ_PATTERN                                    (0xEB40)
    #define DPTX_LL_L0_DRIVE_CURRENT_STS                    0x03
    #define DPTX_LL_L0_MAX_CURRENT_REACHED_STS              BIT2
    #define DPTX_LL_L0_PRE_EMPHASIS_STS                     0x18
    #define DPTX_LL_L0_PRE_EMPHASIS_STS_SHIFT               3
    #define DPTX_LL_L0_MAX_PRE_EMPHASIS_REACHED_STS         BIT5
    #define DPTX_LL_L1_DRIVE_CURRENT_STS                    0x0300
    #define DPTX_LL_L1_MAX_CURRENT_REACHED_STS              BIT10
    #define DPTX_LL_L1_PRE_EMPHASIS_STS                     0x1800
    #define DPTX_LL_L1_MAX_PRE_EMPHASIS_REACHED_STS         BIT13
    #define DPTX_LL_L2_DRIVE_CURRENT_STS                    0x30000
    #define DPTX_LL_L2_MAX_CURRENT_REACHED_STS              BIT18
    #define DPTX_LL_L2_PRE_EMPHASIS_STS                     0x180000
    #define DPTX_LL_L2_MAX_PRE_EMPHASIS_REACHED_STS         BIT21
    #define DPTX_LL_L3_DRIVE_CURRENT_STS                    0x3000000
    #define DPTX_LL_L3_MAX_CURRENT_REACHED_STS              BIT26
    #define DPTX_LL_L3_PRE_EMPHASIS_STS                     0x18000000
    #define DPTX_LL_L3_MAX_PRE_EMPHASIS_REACHED_STS         BIT29

    // DP12TX_SCRAMBLER_SEED                                (0xEB44)
    #define DPTX_LQ_PATTERN_L0                              0x07
    #define DPTX_LQ_PATTERN_L1                              0x0700
    #define DPTX_LQ_PATTERN_L2                              0x70000
    #define DPTX_LQ_PATTERN_L3                              0x7000000

    // DP12TX_FAUX_TRAINING_CTRL                            (0xEB48)
    #define DPTX_SCRAMBLER_SEED                             0xFFFF

    // DP12TX_LT_CONTROL                                    (0xEB4C)
    #define DPTX_LL_AUX_RD_INTERVAL                         0x0F
    #define DPTX_LT_WAIT_CNT_PDIV                           0xFF00

    // DP12TX_LT_STATUS                                     (0xEB50)
    #define DPTX_LT_START                                   BIT0
    #define DPTX_LT_END_IRQ_EN                              BIT1
    #define DPTX_LT_CONFIG                                  BIT2
    #define DPTX_LONG_LT_EN                                 BIT3
    #define DPTX_LT_EQ_DONE_IGNORE                          BIT4
    #define DPTX_LT_SLOCKED_IGNORE                          BIT5
    #define DPTX_LT_ADV_CHECK_EN                            BIT6
    #define DPTX_LT_BW_REDUCE_AUTO                          BIT7
    #define DPTX_LL_TRAINING_PATTERN                        0x0300
    #define DPTX_LL_RECOVERRED_CLO                          BIT12
    #define DPTX_LL_SCRAMBLING_DISAB                        BIT13
    #define DPTX_LL_SYMBOL_ERROR_C                          0xC000

    // DP12TX_SYM_GEN_CTRL                                  (0xEB54)
    #define DPTX_LT_ACTIVE                                  BIT0
    #define DPTX_LT_END_IRQ_STS                             BIT1
    #define DPTX_LT_RESULT                                  BIT2

    // DP12TX_SYM_GEN0                                      (0xEB58)
    #define DPTX_SYM_GEN_MODE                               BIT0
    #define DPTX_SYM_K28_SWAP                               BIT1
    #define DPTX_8B10B_DI_BYTES_SWP                         BIT2
    #define DPTX_8B10B_DI_BITS_REV                          BIT3
    #define DPTX_8B10B_DO_BYTES_SW                          BIT4
    #define DPTX_8B10B_DO_BITS_REV                          BIT5
    #define DPTX_PRBS7_BIT_REVERSE                          BIT6
    #define DPTX_8B10B_DO_SYMBOLS_                          BIT7

    // DP12TX_SYM_GEN2                                      (0xEB5C)
    #define DPTX_SYM_GEN0                                   0x03FF
    #define DPTX_SYM_GEN1                                   0x3FF0000

    // DP12TX_SYM_GEN4                                      (0xEB60)
    #define DPTX_SYM_GEN2                                   0x03FF
    #define DPTX_SYM_GEN3                                   0x3FF0000

    // DP12TX_SYM_GEN6                                      (0xEB64)
    #define DPTX_SYM_GEN4                                   0x03FF
    #define DPTX_SYM_GEN5                                   0x3FF0000

    // DP12TX_LANE_PATTERN_CTRL                             (0xEB68)
    #define DPTX_SYM_GEN6                                   0x03FF
    #define DPTX_SYM_GEN7                                   0x3FF0000

    // DP12TX_IDP_LT_PAT1_PERIOD                            (0xEB6C)
    #define DPTX_L0_PAT_SEL                                 0x07
    #define DPTX_L0_IDP_LT_EN                               BIT3
    #define DPTX_L0_PATTERN_SET                             0xF0
    #define DPTX_L0_PATTERN_SET_SHIFT                       4
    #define DPTX_L1_PAT_SEL                                 0x0700
    #define DPTX_L1_IDP_LT_EN                               BIT11
    #define DPTX_L1_PATTERN_SET                             0xF000
    #define DPTX_L2_PAT_SEL                                 0x70000
    #define DPTX_L2_IDP_LT_EN                               BIT19
    #define DPTX_L2_PATTERN_SET                             0xF00000
    #define DPTX_L3_PAT_SEL                                 0x7000000
    #define DPTX_L3_IDP_LT_EN                               BIT27
    #define DPTX_L3_PATTERN_SET                             0xF0000000

    // DP12TX_IDP_LT_PAT2_PERIOD                            (0xEB70)
    #define DPTX_IDP_LT_PAT1_PERIOD                         0xFFFF

    // DP12TX_IDP_LT_HPD_CTRL                               (0xEB74)
    #define DPTX_IDP_LT_PAT2_PERIOD                         0xFFFF

    // DP12TX_HDCP_CTRL                                     (0xEB78)
    #define DPTX_MIN_PULSE_WIDTH                            0xFF
    #define DPTX_HPD_POLARITY                               BIT8

    // DP12TX_HDCP_STATUS                                   (0xEBA0)
    #define DPTX_HDCP_EN                                    BIT0
    #define DPTX_HDCP_ENCRYPT_EN                            BIT1
    #define DPTX_HDCP_KEY_TYPE                              BIT2
    #define DPTX_HDCP_SINK_PRESENT                          BIT3
    #define DPTX_HDCP_AUTH_DELAY_EN                         BIT5
    #define DPTX_HDCP_AUTH_DONE_IRQ_EN                      BIT6
    #define DPTX_HDCP_AUTH_FAILURE_IRQ_EN                   BIT7
    #define DPTX_HDCP_SOURCE_MODE_EN                        BIT8
    #define DPTX_HDCP_FSM_A7_EN                             BIT9
    #define DPTX_HDCP_AN_GEN                                BIT11
    #define DPTX_HDCP_CTRL_RSRV                             0xF000
    #define DPTX_HDCP_CP_IRQ_PRESENT                        BIT16
    #define DPTX_HDCP_AKSV_LOAD_EN                          BIT17

    // DP12TX_HDCP_TIMEBASE                                 (0xEBA4)
    #define DPTX_HDCP_ENC_STS                               BIT0
    #define DPTX_HDCP_BAD_BKSV                              BIT1
    #define DPTX_HDCP_BAD_R0                                BIT2
    #define DPTX_HDCP_BAD_KSV_LIST                          BIT3
    #define DPTX_HDCP_STATUS_RSRV1                          BIT4
    #define DPTX_HDCP_STATUS_RSRV2                          BIT5
    #define DPTX_HDCP_AUTH_DONE_IRQ_STS                     BIT6
    #define DPTX_HDCP_AUTH_FAILURE_IRQ_STS                  BIT7

    // DP12TX_HDCP_KSV_0                                    (0xEBA8)
    #define DPTX_HDCP_TIMEBASE                              0x3FFFFFF

    // DP12TX_HDCP_KSV_1                                    (0xEBAC)
    #define DPTX_HDCP_KSV_0                                 0xFFFFFFFF

    // DP12TX_HDCP_M0_0                                     (0xEBB0)
    #define DPTX_HDCP_KSV_1                                 0xFF

    // DP12TX_HDCP_M0_1                                     (0xEBB4)
    #define DPTX_HDCP_M0_0                                  0xFFFFFFFF

    // DP12TX_HDCP_KSV_CHECK_STATUS                         (0xEBB8)
    #define DPTX_HDCP_M0_1                                  0xFFFFFFFF

    // DP12TX_HDCP_KSV_CHECK_CTRL                           (0xEBBC)
    #define DPTX_HDCP_KSV_RDY                               BIT0
    #define DPTX_HDCP_KSV_QUEUE                             BIT1
    #define DPTX_HDCP_KSV_LAST                              BIT2

    // DP12TX_HDCP_SHA1                                     (0xEBC0)
    #define DPTX_HDCP_KSV_CHECKE                            BIT0
    #define DPTX_HDCP_KSV_OK                                BIT1
    #define DPTX_HDCP_SHA_RDY                               BIT2

    // DP12TX_REPEATER_STATUS                               (0xEBC4)
    #define DPTX_HDCP_SHA1                                  0xFF

    // DP12TX_MST_ECF_UPDATE_CTRL                           (0xEBC8)
    #define DPTX_HDCP_DEVICE_COUNT_STS                      0x7F
    #define DPTX_HDCP_MAX_DEV_EXCEEDED_STS                  BIT7
    #define DPTX_HDCP_DEPTH_STS                             0x0700
    #define DPTX_HDCP_MAX_CASCADE_EXCEEDED_STS              BIT11

    // DP12TX_MST_ACT_UPDATE_CTRL                           (0xEBCC)
    #define DPTX_MST_ECF_UPDATE                             BIT0
    #define DPTX_MST_ECF_MODE                               BIT1
    #define DPTX_MST_ECF_SEQUENCE                           0x0C
    #define DPTX_MST_ECF_SEQUENCE_SHIFT                     2

    // DP12TX_MST_ECF_0                                     (0xEBD0)
    #define DPTX_MST_ACT_UPDATE                             BIT0
    #define DPTX_MST_ACT_UPDATE_MODE                        BIT1

    // DP12TX_MST_ECF_1                                     (0xEBD4)
    #define DPTX_MST_ECF_31_0                               0xFFFFFFFF

    // DP12TX_MST_SIZE                                      (0xEBD8)
    #define DPTX_MST_ECF_63_32                              0xFFFFFFFF

    // DP12TX_MST_D1_MTPH                                   (0xEBDC)
    #define DPTX_MST_FRAME_SIZE                             0x0FFF
    #define DPTX_MST_LINE_SIZE                              0xFFF0000

    // DP12TX_MST_D2_MTPH                                   (0xEBE0)
    #define DPTX_MST_D1                                     0x01FF
    #define DPTX_MST_D1_MTP_CNT                             0xFFF0000

    // DP12TX_MST_D3_MTPH                                   (0xEBE4)
    #define DPTX_MST_D2                                     0x01FF
    #define DPTX_MST_D2_MTP_CNT                             0xFFF0000

    // DP12TX_MST_D4_MTPH                                   (0xEBE8)
    #define DPTX_MST_D3                                     0x01FF
    #define DPTX_MST_D3_MTP_CNT                             0xFFF0000

    // DP12TX_HDCP_TEST_CTRL                                (0xEBEC)
    #define DPTX_MST_D4                                     0x01FF
    #define DPTX_MST_D4_MTP_CNT                             0xFFF0000

    // DP12TX_HDCP_TEST_DATA                                (0xEBF0)
    #define DPTX_HDCP_TEST_CTRL                             0x1F
    #define DPTX_HDCP_SET_An                                BIT5

    // DP12TX_HDCP_RSRV                                     (0xEBF4)
    #define DPTX_HDCP_TEST_DATA                             0xFF

    // DP12TX_AUX_CONTROL                                   (0xEBF8)
    #define DPTX_HDCP_RSRV                                  0xFFFF

    // DP12TX_AUX_IRQ_CTRL                                  (0xEC00)
    #define DPTX_LT2AUX_DIS                                 BIT0
    #define DPTX_I2C2AUX_DIS                                BIT1
    #define DPTX_OCM2AUX_DIS                                BIT2
    #define DPTX_HDCP2AUX_DIS                               BIT3
    #define DPTX_AUX_LBACK_EN                               BIT4
    #define DPTX_AUX_LONG_PREAMBL                           BIT5
    #define DPTX_AUX_POLARITY                               BIT6
    #define DPTX_AUX_CLK_HIGH                               0x0F00
    #define DPTX_AUX_CLK_HIGH_SHIFT                         8
    #define DPTX_AUX_CLK_LOW                                0xF000
    #define DPTX_AUX_CLK_LOW_SHIFT                          12

    // DP12TX_AUX_IRQ_STATUS                                (0xEC04)
    #define OCM2AUX_REPLY_IRQ_EN                            BIT0
    #define OCM2AUX_REPLY_TMOUT_IRQ_EN                      BIT1

    // DP12TX_I2C2AUX_CTRL                                  (0xEC08)
    #define OCM2AUX_REPLY_IRQ_STS                           BIT0
    #define OCM2AUX_REPLY_TO_IRQ_STS                        BIT1

    // DP12TX_I2C2AUX_ADDR                                  (0xEC0C)
    #define DPTX_I2C2AUX_EN                                 BIT0
    #define DPTX_I2C2AUX_BROADCAST                          BIT1
    #define DPTX_I2C2AUX_ADDR_CHK_EN                        BIT2
    #define DPTX_I2C2AUX_RETRIES                            0xF0
    #define DPTX_I2C2AUX_RETRIES_SHIFT                      4
    #define DPTX_I2C2AUX_STOP_REQ                           BIT8
    #define DPTX_I2C2AUX_STOP_IRQ_EN                        BIT9
    #define DPTX_I2C2AUX_WBUF_SIZE                          0xF0000
    #define DPTX_I2C2AUX_RBUF_SIZE                          0xF00000
    #define DPTX_I2C2AUX_STRETCH_TIME                       0xFF000000

    // DP12TX_I2C2AUX_STATUS                                (0xEC10)
    #define DPTX_I2C2AUX_ADDR1_EN                           BIT0
    #define DPTX_I2C2AUX_ADDR1                              0xFE
    #define DPTX_I2C2AUX_ADDR1_SHIFT                        1
    #define DPTX_I2C2AUX_ADDR2_EN                           BIT8
    #define DPTX_I2C2AUX_ADDR2                              0xFE00
    #define DPTX_I2C2AUX_ADDR3_EN                           BIT16
    #define DPTX_I2C2AUX_ADDR3                              0xFE0000
    #define DPTX_I2C2AUX_ADDR4_EN                           BIT24
    #define DPTX_I2C2AUX_ADDR4                              0xFE000000

    // DP12TX_OCM2AUX_CONTROL                               (0xEC14)
    #define DPTX_I2C2AUX_I2C_NACK                           BIT0
    #define DPTX_I2C2AUX_AUX_NACK                           BIT1
    #define DPTX_I2C2AUX_AUX_DEFER                          BIT2
    #define DPTX_I2C2AUX_ARB_TIMEOUT                        BIT3
    #define DPTX_I2C2AUX_I2C_TIMEOUT                        BIT4
    #define DPTX_I2C2AUX_CLK_STRETCH                        BIT5
    #define DPTX_I2C2AUX_STOP                               BIT6

    // DP12TX_OCM2AUX_REQ_ADDR                              (0xEC18)
    #define DPTX_OCM2AUX_REQ_CMD                            0x0F
    #define DPTX_OCM2AUX_SHORT_REQ                          BIT4
    #define DPTX_OCM2AUX_MODE                               BIT5
    #define DPTX_OCM2AUX_CONTROL_6                          BIT6
    #define DPTX_OCM2AUX_REQ                                BIT7

    // DP12TX_OCM2AUX_REQ_LENGTH                            (0xEC1C)
    #define DPTX_OCM2AUX_REQ_ADDR                           0xFFFFFF

    // DP12TX_OCM2AUX_RETRY_COUNT                           (0xEC20)
    #define DPTX_OCM2AUX_REQ_LENGTH                         0x0F

    // DP12TX_OCM2AUX_REQ_DATA_0                            (0xEC24)
    #define DPTX_OCM2AUX_RETRY_COUN                         0xFF

    // DP12TX_OCM2AUX_REQ_DATA_1                            (0xEC28)
    #define DPTX_OCM2AUX_REQ_DATA_0                         0xFFFFFFFF

    // DP12TX_OCM2AUX_REQ_DATA_2                            (0xEC2C)
    #define DPTX_OCM2AUX_REQ_DATA_1                         0xFFFFFFFF

    // DP12TX_OCM2AUX_REQ_DATA_3                            (0xEC30)
    #define DPTX_OCM2AUX_REQ_DATA_2                         0xFFFFFFFF

    // DP12TX_OCM2AUX_REPLY_COMMAND                         (0xEC34)
    #define DPTX_OCM2AUX_REQ_DATA_3                         0xFFFFFFFF

    // DP12TX_OCM2AUX_REPLY_DATA_0                          (0xEC38)
    #define DPTX_OCM2AUX_REPLY_COMMAND                      0x0F
    #define DPTX_OCM2AUX_REPLY_M                            0xF0
    #define DPTX_OCM2AUX_REPLY_M_SHIFT                      4
    #define DPTX_OCM2AUX_REPLY_LENGTH                       0x1F00
    #define DPTX_OCM2AUX_REPLY_ERROR                        0xE000

    // DP12TX_OCM2AUX_REPLY_DATA_1                          (0xEC3C)
    #define DPTX_OCM2AUX_REPLY_DATA_0                       0xFFFFFFFF

    // DP12TX_OCM2AUX_REPLY_DATA_2                          (0xEC40)
    #define DPTX_OCM2AUX_REPLY_DATA_1                       0xFFFFFFFF

    // DP12TX_OCM2AUX_REPLY_DATA_3                          (0xEC44)
    #define DPTX_OCM2AUX_REPLY_DATA_2                       0xFFFFFFFF

    // DP12TX_GTC_AUX_SOFT_RESET                            (0xEC48)
    #define DPTX_OCM2AUX_REPLY_DATA_3                       0xFFFFFFFF

    // DP12TX_GTC_AUX_CTRL                                  (0xECB8)
    #define DPTX_GTC_AUX_RST                                BIT0
    #define DPTX_GTC_OCM2AUX_EN                             BIT1

    // DP12TX_GTC_AUX_IRQ_CTRL                              (0xECBC)
    #define DPTX_GTC_MASTER_EN                              BIT0
    #define DPTX_GTC_SLAVE_EN                               BIT1
    #define DPTX_GTC_FAIL_AUTO_RESTART                      BIT2
    #define DPTX_GTC_RETRY                                  0x18
    #define DPTX_GTC_RETRY_SHIFT                            3
    #define DPTX_GTC_AUX_CTRL_RSRV                          0xFFE0
    #define DPTX_GTC_1MS_PERIOD_COUNT                       0xFFFF0000

    // DP12TX_GTC_AUX_IRQ_STATUS                            (0xECC0)
    #define DPTX_GTC_MASTER_FAIL_IRQ_EN                     BIT0
    #define DPTX_GTC_SLAVE_FAIL_IRQ_EN                      BIT1
    #define DPTX_GTC_AUX_TRANS_DONE_IR                      BIT2
    #define DPTX_GTC_SLAVE_LOCK_DONE_I                      BIT3
    #define DPTX_GTC_MASTER_OCM2AUX_IR                      BIT4
    #define DPTX_GTC_SLAVE_OCM2AUX_IRQ                      BIT5
    #define DPTX_GTC_AUX_IRQ_RSRV                           0x01C0

    // DP12TX_GTC_AUX_REQ_INFO                              (0xECC4)
    #define DPTX_GTC_MASTER_FAIL_IRQ_ST                     BIT0
    #define DPTX_GTC_SLAVE_FAIL_IRQ_STS                     BIT1
    #define DPTX_GTC_AUX_IRQ_STS_RSRV                       0x01C0

    // DP12TX_GTC_AUX_REP_INFO                              (0xECC8)
    #define DPTX_GTC_AUX_REQ_COMMD                          0x0F
    #define DPTX_GTC_AUX_REQ_ADDR                           0xFFFFF0
    #define DPTX_GTC_AUX_REQ_LENGTH                         0xF000000

    // DP12TX_GTC_AUX_WR_DATA_0                             (0xECCC)
    #define DPTX_GTC_AUX_REP_COMMD                          0x0F
    #define DPTX_GTC_AUX_REP_LENGTH                         0xF0
    #define DPTX_GTC_AUX_REP_LENGTH_SHIFT                   4

    // DP12TX_GTC_AUX_WR_DATA_1                             (0xECD0)
    #define DPTX_GTC_AUX_WR_DATA_0                          0xFFFFFFFF

    // DP12TX_GTC_AUX_RD_DATA_0                             (0xECD4)
    #define DPTX_GTC_AUX_WR_DATA_1                          0xFFFFFFFF

    // DP12TX_GTC_AUX_RD_DATA_1                             (0xECD8)
    #define DPTX_GTC_AUX_RD_DATA_0                          0xFFFFFFFF

    // DP12TX_GTC_MASTER_VALUE_OCM2AUX                      (0xECDC)
    #define DPTX_GTC_AUX_RD_DATA_1                          0xFFFFFFFF

    // DP12TX_GTC_PHASE_SKEW_OFFSET_OCM2AUX                 (0xECE0)
    #define DPTX_GTC_MASTER_VALUE_OCM                       0xFFFFFFFF

    // DP12TX_GTC_PHASE_SKEW_OFFSET_CAL                     (0xECE4)
    #define DPTX_GTC_PHASE_SKEW_OFFSE                       0xFFFFFFFF

    // DP12TX_GTC_PHASE_SKEW_OFFSET                         (0xECE8)

    // DPTX_BE_CONTROL                                      (0xECEC)

    // DPTX_RESET_CTRL                                      (0xED00)
    #define DPTX_BE_EN                                      BIT0

    // DPTX_TEST_BUS_SEL                                    (0xED04)
    #define DPTX_RESET_VIDEO_CLK                            BIT2

    // DPTX_MS_CTRL0                                        (0xED08)

    // DPTX_MS_CTRL1                                        (0xED10)
    #define DPTX_MS_VIDEO_EN                                BIT0
    #define DPTX_MS_VIDEO_EN_FORCE                          BIT1
    #define DPTX_MS_MVID_COEF_SEL                           BIT2
    #define DPTX_MS_FEFIFO_RESET                            BIT3
    #define DPTX_MS_DUAL_BUS_EN                             BIT4
    #define DPTX_MS_MVID_TYPE                               BIT5
    #define DPTX_MS_FIELD_ID_INV                            BIT6
    #define DPTX_MS_TWO_FIELDS_VTOTAL                       BIT7
    #define DPTX_MS_TU_SIZE                                 0x3F00
    #define DPTX_MS_INTERLACED_MODE                         BIT14
    #define DPTX_MS_RSRV_0                                  BIT15
    #define DPTX_MS_PCKT_GUARD_ZN                           0x3F0000
    #define DPTX_MS_RSRV_1                                  0xC00000
    #define DPTX_MS_VIDEO_STRM_DLY                          0x3F000000

    // DPTX_MS_UPDATE                                       (0xED14)
    #define DPTX_MS_DATPAK_FIFO_STALL                       BIT0
    #define DPTX_MS_VIDEO_RESET                             BIT1
    #define DPTX_MS_M_MEAS_FORCE                            BIT2
    #define DPTX_MS_SCNDR_RESET                             BIT3
    #define DPTX_AUTO_SECOND_PACK_R                         BIT4
    #define DPTX_MS_IDP_MODE                                BIT5
    #define DPTX_MSA_DISABLE                                BIT6
    #define DPTX_MS_STEREO_ATTR_OPT                         BIT7
    #define DPTX_MS_STEREO_ATTR_INV                         BIT8
    #define DPTX_MS_RSRV                                    0x0600

    // DPTX_MS_IRQ_CTRL                                     (0xED18)
    #define DPTX_MS_UPDATE_CTRL                             BIT0
    #define DPTX_MS_UPDATE_MODE                             0x06
    #define DPTX_MS_UPDATE_MODE_SHIFT                       1

    // DPTX_MS_STATUS                                       (0xED1C)
    #define DPTX_MS_VID_ABSENT_IRQ_EN                       BIT0
    #define DPTX_MS_FEFIFO_ERR_IRQ_E                        BIT1

    // DPTX_MS_LTA_CTRL                                     (0xED20)
    #define DPTX_MS_VID_ABSENT_IRQ_STS                      BIT0
    #define DPTX_MS_FEFIFO_ERROR_STS                        BIT1
    #define DPTX_MS_STATUS_RSRV                             0xFC
    #define DPTX_MS_STATUS_RSRV_SHIFT                       2

    // DPTX_TPG_CTRL                                        (0xED24)
    #define DPTX_MS_TPG_EN                                  BIT0
    #define DPTX_MS_TPG_PATTERN                             0x06
    #define DPTX_MS_TPG_PATTERN_SHIFT                       1
    #define DPTX_MS_FEFIFO_EOL_OPT                          BIT3
    #define DPTX_MS_EQUAL_DISTR_DIS                         BIT4
    #define DPTX_MS_VBLANK_REGEN_EN                         BIT5
    #define DPTX_MSA_ADVANCED_DIS                           BIT6
    #define DPTX_MS_NOISE_INJECT_EN                         BIT7
    #define DPTX_MS_NOISE_MULTIPLE                          BIT8
    #define DPTX_MS_NOISE_MODE                              0x0E00
    #define DPTX_MS_NOISE_FREQ                              0xF000

    // DPTX_MS_BS_REGEN_CTRL                                (0xED28)
    #define DPTX_TPG_OVERLAY_MODE                           BIT0
    #define DPTX_TPG_FRAME_RESET_LINE                       0x7E
    #define DPTX_TPG_FRAME_RESET_LINE_SHIFT                 1

    // DPTX_MS_BS_PER_MEAS                                  (0xED2C)
    #define DPTX_MS_BS_VB_GEN_SRC                           0x03
    #define DPTX_MS_BS_PER_MEAS_SEL                         BIT2
    #define DPTX_MS_BS_VB_REGEN_DIS                         BIT3
    #define DPTX_MS_BS_NV_REGEN_DIS                         BIT4
    #define DPTX_MS_SR_PER                                  0xFF00

    // DPTX_MS_BS_VB_PER                                    (0xED30)

    // DPTX_MS_BS_NV_PER                                    (0xED34)

    // DPTX_MS_VBID_CTRL                                    (0xED38)

    // DPTX_MS_FORMAT                                       (0xED3C)
    #define DPTX_MS_VBID_FORCE_EN                           0xFF
    #define DPTX_MS_VBID                                    0xFF00

    // DPTX_MSA_CTRL                                        (0xED40)
    #define DPTX_MS_CLOCK_TYPE                              BIT0
    #define DPTX_MS_COLOR_SPACE                             0x06
    #define DPTX_MS_COLOR_SPACE_SHIFT                       1
    #define DPTX_MS_DYNAMIC_RNG                             BIT3
    #define DPTX_MS_COLOR_COEFF                             BIT4
    #define DPTX_MS_COLOR_DEPTH                             0xE0
    #define DPTX_MS_COLOR_DEPTH_SHIFT                       5
    #define DPTX_MS_VTOTAL_EVEN                             BIT8
    #define DPTX_MS_STEREO_ATTR                             0x0600
    #define DPTX_MS_FORMAT_RSRV                             0x7800
    #define DPTX_MS_Y_ONLY                                  BIT15

    // DPTX_MS_HTOTAL                                       (0xED44)
    #define DPTX_MSA_VB_TX_COUNT                            0x07
    #define DPTX_VBLANK_DEL_EN                              BIT3
    #define DPTX_MSA_NV_TX_COUNT                            0x70
    #define DPTX_MSA_NV_TX_COUNT_SHIFT                      4
    #define DPTX_MSA_NV_TX_EN                               BIT7
    #define DPTX_MSA_VB_TX_POSITION                         0xFF00

    // DPTX_MS_HACT_START                                   (0xED48)

    // DPTX_MS_HACT_WIDTH                                   (0xED4C)

    // DPTX_MS_HSYNC_WIDTH                                  (0xED50)

    // DPTX_MS_VTOTAL                                       (0xED54)
    #define DPTX_MS_HS_WIDTH                                0x7FFF
    #define DPTX_MS_HPOLARITY                               BIT15

    // DPTX_MS_VACT_START                                   (0xED58)

    // DPTX_MS_VACT_WIDTH                                   (0xED5C)

    // DPTX_MS_VSYNC_WIDTH                                  (0xED60)

    // DPTX_MS_M                                            (0xED64)
    #define DPTX_MS_VS_WIDTH                                0x7FFF
    #define DPTX_MS_VPOLARITY                               BIT15

    // DPTX_MS_M_MEAS                                       (0xED68)

    // DPTX_MS_N                                            (0xED6C)

    // DPTX_MS_TH_CTRL                                      (0xED70)

    // DPTX_MS_VID_STATUS                                   (0xED74)
    #define DPTX_MS_M_LOW_TH                                0x07
    #define DPTX_MS_TH_RSRV1                                BIT3
    #define DPTX_MS_DE_TH                                   0x70
    #define DPTX_MS_DE_TH_SHIFT                             4
    #define DPTX_MS_TH_RSRV2                                BIT7

    // DPTX_MS_IDP_DATA_LN_CNT                              (0xED78)
    #define DPTX_EXT_VIDEO_STS                              BIT0
    #define DPTX_VIDEO_CLK_STS                              BIT1
    #define DPTX_DE_STS                                     BIT2
    #define DPTX_VBLANK_STS                                 BIT3
    #define DPTX_MS_VID_STS                                 0xF0
    #define DPTX_MS_VID_STS_SHIFT                           4

    // DPTX_MS_IDP_PHY_LN_CNT                               (0xED7C)

    // DPTX_MS_IDP_PACK_CTRL                                (0xED80)

    // DPTX_FE_FIFO_CTRL                                    (0xED84)
    #define DPTX_MS_IDP_PACK_MODE                           0x07

    // DPTX_FE_FIFO_ACC                                     (0xED88)
    #define DPTX_ENABLE_FE_FIFO_ACC                         BIT0

    // DPTX_TEST_CRC_CTRL                                   (0xED8C)
    #define DPTX_FE_FIFO_READ_RATE                          0xFFFF

    // DPTX_TEST_CRC_R                                      (0xED90)
    #define DPTX_CRC_EN                                     BIT0

    // DPTX_TEST_CRC_G                                      (0xED94)

    // DPTX_TEST_CRC_B                                      (0xED98)

    // DPTX_SDP_CTRL                                        (0xED9C)

    // DPTX_SDP_UPDATE                                      (0xEDA0)
    #define DPTX_SDP_STRM_EN                                BIT0
    #define DPTX_SDP_BURST_EN                               BIT1
    #define DPTX_SDP_MAUD_TYPE                              BIT2
    #define DPTX_INTERLEAVE_BYPASS                          BIT3
    #define DPTX_SDP_CTRL_RSRV                              0xF0
    #define DPTX_SDP_CTRL_RSRV_SHIFT                        4
    #define DPTX_SDP_WATCHDOG_EN                            BIT8
    #define DPTX_SDP_PACKER_NBUSY_MAX                       0x7E00
    #define DPTX_SDP_PACKER_NBUSY_MAX_X511                  BIT15
    #define DPTX_SDP_CTRL_RSRV1                             0xFF0000

    // DPTX_SDP_STATUS                                      (0xEDA4)
    #define DPTX_SDP_UPDATE_CTRL                            BIT0

    // DPTX_SDP_AUD_CTRL                                    (0xEDA8)

    // DPTX_SDP_AUD_STATUS                                  (0xEDAC)
    #define DPTX_SDP_AUD_STRM_EN                            BIT0
    #define DPTX_SDP_AUD_BLOCK_MUTE_EN                      BIT1
    #define DPTX_SDP_AUD_AUTO_HB3_EN                        BIT2
    #define DPTX_SDP_AUD_SHORT_PACK_EN                      BIT3
    #define DPTX_SDP_AUD_M_COEF_SEL                         BIT4
    #define DPTX_SDP_AUD_MUTE                               BIT5
    #define DPTX_SDP_M_MEAS_MODE                            BIT6
    #define DPTX_SDP_MEAS_PER_UPDATE                        BIT7
    #define DPTX_SDP_AUD_CTRL_RSRV                          0x0F00
    #define DPTX_SDP_GTC_OVERWRITE                          BIT12

    // DPTX_SDP_AUD_HB                                      (0xEDB0)
    #define DPTX_SDP_AUD_LAYOUT                             BIT0
    #define DPTX_SDP_AU_MUTE                                BIT1
    #define DPTX_SDP_AUD_STATUS_RSRV                        0xFC
    #define DPTX_SDP_AUD_STATUS_RSRV_SHIFT                  2

    // DPTX_SDP_AUD_M                                       (0xEDB4)
    #define DPTX_SDP_STRM_ID                                0xFF
    #define DPTX_SDP_AUD_HB2                                0xFF00
    #define DPTX_SDP_TS_HB3                                 0xFF0000
    #define DPTX_SDP_AUD_CHNL_COUNT                         0x7000000
    #define DPTX_SDP_AUD_RSRVD1                             BIT27
    #define DPTX_SDP_AUD_CODING_TYPE                        0xF0000000

    // DPTX_SDP_AUD_N                                       (0xEDB8)

    // DPTX_SDP_AUD_M_MEAS                                  (0xEDBC)

    // DPTX_SDP_AUD_FIFO_CTRL                               (0xEDC0)

    // DPTX_SDP_AUD_FIFO_STATUS                             (0xEDC4)
    #define DPTX_SDP_AUD_FIFO_RW_CLR_BUF                    BIT0
    #define DPTX_SDP_AUD_FIFO_DEPTH                         BIT1
    #define DPTX_SDP_AUD_FIFO_NO_AUTO_RESET                 BIT2
    #define DPTX_SDP_AUD_FIFO_FULL_AUTO_RESE                BIT3
    #define DPTX_SDP_AUD_FIFO_THRESH                        0xF0
    #define DPTX_SDP_AUD_FIFO_THRESH_SHIFT                  4

    // DPTX_SDP_PACKMEM_CONFIG                              (0xEDC8)
    #define DPTX_SDP_AUD_FIFO_FULL                          BIT0
    #define DPTX_SDP_AUD_FIFO_EMPTY                         BIT1
    #define DPTX_SDP_AUD_FIFO_OVERFLOW                      BIT2
    #define DPTX_SDP_AUD_FIFO_UNDERFLOW                     BIT3
    #define DPTX_SDP_AUD_FIFO_WR_ERR                        BIT4
    #define DPTX_SDP_AUD_FIFO_WR_CNT                        0xE0
    #define DPTX_SDP_AUD_FIFO_WR_CNT_SHIFT                  5

    // DPTX_PACKMEM_CTRL                                    (0xEDCC)
    #define DPTX_SDP_PACKMEM_SEL                            0x07
    #define DPTX_SDP_PACKMEM_RSRV                           0x38
    #define DPTX_SDP_PACKMEM_RSRV_SHIFT                     3
    #define DPTX_SDP_SLOT1_MASK                             BIT9
    #define DPTX_SDP_SLOT2_MASK                             BIT10
    #define DPTX_SDP_SLOT3_MASK                             BIT11
    #define DPTX_SDP_SLOT4_MASK                             BIT12
    #define DPTX_SDP_SLOT5_MASK                             BIT13
    #define DPTX_SDP_SLOT6_MASK                             BIT14

    // DPTX_SDP_PACKMEM_READY                               (0xEDD0)
    #define DPTX_SDP_READY_STS_CLR                          BIT0
    #define DPTX_SDP_PACKMEM_UPDATE                         BIT1

    // DPTX_DAU_FC_CTRL                                     (0xEDD4)
    #define DPTX_SDP_SLOT1_READY                            BIT1
    #define DPTX_SDP_SLOT2_READY                            BIT2
    #define DPTX_SDP_SLOT3_READY                            BIT3
    #define DPTX_SDP_SLOT4_READY                            BIT4
    #define DPTX_SDP_SLOT5_READY                            BIT5
    #define DPTX_SDP_SLOT6_READY                            BIT6

    // DPTX_DAU_FC_CH_STS_TRANS_EN                          (0xEDD8)
    #define DPTX_DAU_FC_EN                                  BIT0
    #define DPTX_DAU_FC_TYPE                                0x0E
    #define DPTX_DAU_FC_TYPE_SHIFT                          1
    #define DPTX_DAU_FC_PARITY_TYPE                         BIT4
    #define DPTX_DAU_FC_STS_VAL                             BIT5
    #define DPTX_DAU_FC_STS_USR                             BIT6
    #define DPTX_DAU_FC_CH_STS_RESET                        BIT7
    #define DPTX_DAU_FC_SAMPLE_PRESENT                      BIT8
    #define DPTX_DAU_FC_SAMPLE_SOURCE                       BIT9
    #define DPTX_DAU_FC_LAYOUT_TYPE                         BIT10
    #define DPTX_DAU_FC_LAYOUT_SRC                          BIT11
    #define DPTX_DAU_FC_MUTE                                BIT12
    #define DPTX_DAU_FC_MUTE_SRC                            BIT13
    #define DPTX_DAU_FC_AM_ENABLE                           BIT14

    // DPTX_DAU_FC_CHSTS_0                                  (0xEDDC)
    #define DPTX_DAU_FC_CH_STS_TRANS                        0xFF

    // DPTX_DAU_FC_CHSTS_1                                  (0xEDE0)

    // DPTX_DAU_FC_CH_NUM                                   (0xEDE4)

    // DPTX_DAU_GTC                                         (0xEDE8)
    #define DPTX_DAU_FC_CH_RSRV                             0x0F
    #define DPTX_DAU_FC_CH_NUM_CH1                          0xF0
    #define DPTX_DAU_FC_CH_NUM_CH1_SHIFT                    4
    #define DPTX_DAU_FC_CH_NUM_CH2                          0x0F00
    #define DPTX_DAU_FC_CH_NUM_CH3                          0xF000
    #define DPTX_DAU_FC_CH_NUM_CH4                          0xF0000
    #define DPTX_DAU_FC_CH_NUM_CH5                          0xF00000
    #define DPTX_DAU_FC_CH_NUM_CH6                          0xF000000
    #define DPTX_DAU_FC_CH_NUM_CH7                          0xF0000000

    // DPTX_DAU_GTC_DLY                                     (0xEDEC)

    // OTP_CTRL                                             (0xEDF0)

    // OTP_STATUS                                           (0xAE30)
    #define OTP_ACCS_MODE                                   0x03
    #define OTP_ECC_RD_DIS                                  BIT2
    #define OTP_ECC_WR_DIS                                  BIT3
    #define OTP_WR_EN                                       BIT15

    // OTP_DRV_ACTVT                                        (0xAE34)
    #define OTP_BUSY                                        BIT0
    #define OTP_ERROR                                       BIT1
    #define OTP_WR_LOCK                                     BIT2
    #define OTP_ACTIVE                                      BIT3
    #define OTP_DFT_ACTIVE                                  BIT4

    // OTP_FRC                                              (0xAE38)
    #define OTP_DRV_PWR_ON_OFF                              BIT0
    #define OTP_CTRL_RESET                                  BIT1
    #define OTP_DRV_TRN_STRT                                BIT8
    #define OTP_DRV_WR_TRN                                  BIT16

    // OTP_PRGWIDTH                                         (0xAE3C)

    // OTP_ADDR                                             (0xAE40)

    // OTP_DATA_WR                                          (0xAE44)

    // OTP_DATA_RD                                          (0xAE48)

    // OTP_DRV_PWUPRES_REM                                  (0xAE4C)

    // OTP_DRV_RES_REC                                      (0xAE50)
    #define OTP_RES_REM                                     0xFFFF

    // OTP_DRV_AUTOSHUTOFF                                  (0xAE54)
    #define OTP_RES_REC                                     0xFFFF

    // OTP_UNLOCK_TO                                        (0xAE58)
    #define OTP_AUTO_SHTOFF                                 0xFFFF

    // OTP_DIRECT_SIGNALS                                   (0xAE5C)
    #define OTP_UNLOCK_TIMEOUT                              0x0F
    #define OTP_RSRVD                                       0xF0
    #define OTP_RSRVD_SHIFT                                 4

    // OTP_PRG_STATUS                                       (0xAE60)
    #define OTP_CEB                                         BIT0
    #define OTP_ALE                                         BIT1
    #define OTP_DLE                                         BIT2
    #define OTP_PGMEN                                       BIT3
    #define OTP_READEN                                      BIT4
    #define OTP_DIR_RSVD_0                                  BIT5
    #define OTP_DIR_RSVD_1                                  BIT6

    // OTP_WRITE_UNLOCK                                     (0xAE64)
    #define OTP_PBUS_ERR                                    BIT0
    #define OTP_PRG_ADDR                                    0x01FE

    // DP12RX_KEYHOST_CTRL                                  (0xAE70)

    // DP12TX_KEYHOST_CTRL                                  (0xE800)
    #define DP12RX_KEYHOST_RESET                            BIT0
    #define DP12RX_KEYHOST_EN                               BIT1
    #define DP12RX_KEYHOST_POWER_DOWN                       BIT2

    // OSD_CONTROL                                          (0xE900)
    #define DP12TX_KEYHOST_RESET                            BIT0
    #define DP12TX_KEYHOST_EN                               BIT1
    #define DP12TX_KEYHOST_POWER_DOWN                       BIT2

    // OSD_BLINK                                            (0xD390)
    #define OSD_ENABLE                                      BIT0
    #define ACTIVE_BUFF_HIGH                                BIT1
    #define OSD_ZOOM                                        BIT2
    #define MAX_NUMBER_TILES                                0x78
    #define MAX_NUMBER_TILES_SHIFT                          3
    #define OSD_HFLIP                                       BIT7
    #define OSD_VFLIP                                       BIT8
    #define DOVL_EN                                         BIT9
    #define DOVL_INV                                        BIT10

    // OSD_BLEND_TABLE0                                     (0xD392)
    #define OSD_BLINK_EN                                    BIT0
    #define OSD_BLINK_ON                                    0x7E
    #define OSD_BLINK_ON_SHIFT                              1
    #define OSD_BLINK_OFF                                   0x1F80

    // OSD_BLEND_TABLE1                                     (0xD394)
    #define BLEND_VAL0                                      0x0F
    #define BLEND_VAL1                                      0xF0
    #define BLEND_VAL1_SHIFT                                4
    #define BLEND_VAL2                                      0x0F00
    #define BLEND_VAL3                                      0xF000

    // OSD_H_ACTIVE                                         (0xD396)
    #define BLEND_VAL4                                      0x0F
    #define BLEND_VAL5                                      0xF0
    #define BLEND_VAL5_SHIFT                                4
    #define BLEND_VAL6                                      0x0F00
    #define BLEND_VAL7                                      0xF000

    // OSD_V_ACTIVE                                         (0xD398)

    // OSD_H_DELAY                                          (0xD39A)

    // OSD_V_DELAY                                          (0xD39C)

    // OSD_HILITE_EN1                                       (0xD39E)

    // OSD_HILITE_EN2                                       (0xD3A0)
    #define HILITE_EN1                                      0xFFFF

    // OSD_HILITE_EN3                                       (0xD3A2)
    #define HILITE_EN2                                      0xFFFF

    // OSD_HILITE_EN4                                       (0xD3A4)
    #define HILITE_EN3                                      0xFFFF

    // OSD_MISC_CTRL                                        (0xD3A6)
    #define HILITE_EN4                                      0xFFFF

    // WR_SDRAM_DATA_EXPAND_CONTROL                         (0xD3A8)
    #define SPARE_OSD_MISC                                  0xFFFF

    // WR_SDRAM_DATA_EXPAND_BASE_ADDR                       (0xD3AA)
    #define DATA_EXPAND_EN                                  BIT0
    #define DATA_EXPAND_DMA_MODE                            BIT1
    #define DATA_EXPAND_REPLICATION                         BIT2
    #define DATA_EXPAND_FACTOR                              0x78
    #define DATA_EXPAND_FACTOR_SHIFT                        3
    #define DATA_EXPAND_ROW_ADJUSTMENT                      BIT7

    // WR_SDRAM_DATA_EXPAND0                                (0xD3AC)
    #define DATA_EXPAND_8BPP_BASE_ADDR                      0x7FFF

    // WR_SDRAM_DATA_EXPAND1                                (0xD3AE)
    #define PIX_EXPAND0                                     0xFFFF

    // WR_SDRAM_DATA_EXPAND2                                (0xD3B0)
    #define PIX_EXPAND1                                     0xFFFF

    // WR_SDRAM_DATA_EXPAND3                                (0xD3B2)
    #define PIX_EXPAND2                                     0xFFFF

    // WR_SDRAM_DATA_EXPAND4                                (0xD3B4)
    #define PIX_EXPAND3                                     0xFFFF

    // WR_SDRAM_DATA_EXPAND5                                (0xD3B6)
    #define PIX_EXPAND4                                     0xFFFF

    // WR_SDRAM_DATA_EXPAND6                                (0xD3B8)
    #define PIX_EXPAND5                                     0xFFFF

    // WR_SDRAM_DATA_EXPAND7                                (0xD3BA)
    #define PIX_EXPAND6                                     0xFFFF

    // WR_SDRAM_DATA_EXPAND8                                (0xD3BC)
    #define PIX_EXPAND7                                     0xFFFF

    // WR_SDRAM_DATA_EXPAND9                                (0xD3BE)
    #define PIX_EXPAND8                                     0xFFFF

    // WR_SDRAM_DATA_EXPAND10                               (0xD3C0)
    #define PIX_EXPAND9                                     0xFFFF

    // WR_SDRAM_DATA_EXPAND11                               (0xD3C2)
    #define PIX_EXPAND10                                    0xFFFF

    // WR_SDRAM_DATA_EXPAND12                               (0xD3C4)
    #define PIX_EXPAND11                                    0xFFFF

    // WR_SDRAM_DATA_EXPAND13                               (0xD3C6)
    #define PIX_EXPAND12                                    0xFFFF

    // WR_SDRAM_DATA_EXPAND14                               (0xD3C8)
    #define PIX_EXPAND13                                    0xFFFF

    // WR_SDRAM_DATA_EXPAND15                               (0xD3CA)
    #define PIX_EXPAND14                                    0xFFFF

    // WR_SDRAM_CONTROL                                     (0xD3CC)
    #define PIX_EXPAND15                                    0xFFFF

    // WR_SDRAM_FIFO_THRESH                                 (0xD3CE)
    #define WR_XFER_IN_PROGRESS                             BIT0
    #define WR_SDRAM_FLUSH                                  BIT1
    #define SDRAM_AUTOFILL                                  BIT2
    #define SDRAM_AUTOFILL_MODE                             0x18
    #define SDRAM_AUTOFILL_MODE_SHIFT                       3
    #define WR_SDRAM_FIFO_FULL                              BIT5
    #define WR_SDRAM_FIFO_EMPTY                             BIT6
    #define WR_SDRAM_FIFO_ALMOST_EMPTY                      BIT7
    #define WR_SDRAM_FIFO_ALMOST_FULL                       BIT8
    #define WR_FIFO_OF                                      BIT9
    #define WR_FIFO_SM_ERROR                                BIT10
    #define SDRAM_BLOCK_COPY                                BIT11
    #define WR_SDRAM_RESET                                  BIT12
    #define DATA_EXPANDER_RDY                               BIT13

    // WR_SDRAM_ADDR_hi                                     (0xD3D0)
    #define WR_FIFO_ALMOST_EMPTY                            0x3F
    #define WR_FIFO_ALMOST_FULL                             0x0FC0
    #define WR_FIFO_FLAG_OVERRIDE                           BIT12

    // WR_SDRAM_ADDR_lo                                     (0xD3D2)
    #define WR_SDRAM_ADDR                                   0x0FFF

    // WR_SDRAM_OFFSET                                      (0xD3D4)

    // WR_SDRAM_STRIDE                                      (0xD3D6)

    // WR_SDRAM_WIDTH                                       (0xD3D8)

    // WR_SDRAM_HEIGHT                                      (0xD3DA)

    // WR_SDRAM_FILL_WORD_hi                                (0xD3DC)

    // WR_SDRAM_FILL_WORD_lo                                (0xD3DE)
    #define DRAM_FILL_WORD                                  0xFF

    // RD_SDRAM_CONTROL                                     (0xD3E0)

    // RD_SDRAM_ADDR_hi                                     (0xD3E2)
    #define RD_XFER_IN_PROGRESS                             BIT0
    #define RD_SDRAM_FLUSH                                  BIT1
    #define RD_SDRAM_LAST_XFER                              BIT2
    #define RD_SDRAM_FIFO_FULL                              BIT3
    #define RD_SDRAM_FIFO_EMPTY                             BIT4
    #define RD_SDRAM_FIFO_HALF_FULL                         BIT5
    #define RD_SDRAM_FIFO_34_FULL                           BIT6
    #define RD_SDRAM_FIFO_14_FULL                           BIT7
    #define RD_FIFO_UF                                      BIT8
    #define RD_FIFO_SM_ERROR                                BIT9

    // RD_SDRAM_ADDR_lo                                     (0xD3E4)
    #define RD_SDRAM_TBL_ADDR                               0x0FFF

    // RD_SDRAM_OFFSET                                      (0xD3E6)

    // RD_SDRAM_STRIDE                                      (0xD3E8)

    // RD_SDRAM_WIDTH                                       (0xD3EA)

    // RD_SDRAM_HEIGHT                                      (0xD3EC)

    // OSD_DDR_PAGE_ADDR                                    (0xD3EE)

    // TRID_OSD_DEPTH_CTRL                                  (0xD3F0)
    #define OSD_DDR_PAGE_ADDRESS                            0x03

    // MC_CONFIG                                            (0xD73E)
    #define ADJ4_H_DELAY                                    0xFF
    #define ADJ4_TRID_EN                                    BIT8
    #define ADJ4_TRID_SWP                                   BIT9
    #define TRID_MISC                                       0xFC00

    // MC_STATUS                                            (0xD102)
    #define MC_ENABLE                                       BIT0
    #define MEMC_WFIFO_BL_ALLIGN                            0x30
    #define MEMC_WFIFO_BL_ALLIGN_SHIFT                      4
    #define SDRAM_SIZE                                      0x03C0
    #define MC_INIT_SEQ_DIS                                 BIT10
    #define MC_ARBITER_CTRL                                 BIT14

    // MC_REQUEST_CTRL                                      (0xD112)
    #define RFSH_ERR                                        BIT0
    #define RST_IN_PROG                                     BIT1
    #define MAIN_FRAME_TEAR                                 BIT2
    #define GRA_FRAME_TEAR                                  BIT3
    #define MOV_FRAME_TEAR                                  BIT4
    #define V_THRESH_VALID                                  BIT5
    #define G_THRESH_VALID                                  BIT6
    #define V_CENTER_MODE                                   BIT7
    #define G_CENTER_MODE                                   BIT8

    // MC_PREFILL_MGMT_CTRL                                 (0xD114)
    #define MC_REQUEST_LEVEL                                0x03
    #define MC_OSD_ARB_CTRL                                 BIT2
    #define MC_OSD_FSM_CTRL                                 BIT3
    #define MC_FIFO_RST_WHEN_DIS                            BIT4
    #define MC_PROG_TNR_PREV_EN                             BIT5
    #define MC_HOST_FIFO_PRIORITY                           BIT6
    #define MC_ARB_GRANT_CTRL                               BIT7

    // MC_MISC_CTRL                                         (0xD116)
    #define MC_PREFILL_MGMT_MAIN_C_RFIFO_EN                 BIT0
    #define MC_PREFILL_MGMT_MAIN_P_RFIFO_EN                 BIT1
    #define MC_PREFILL_MGMT_MV_C_RFIFO_EN                   BIT2
    #define MC_PREFILL_MGMT_MV_P_RFIFO_EN                   BIT3
    #define MC_PREFILL_MGMT_PIP_RFIFO_EN                    BIT4
    #define MC_PREFILL_MGMT_MADI_P_RFIFO_EN                 BIT5
    #define MC_PREFILL_MGMT_MADI_PM1_RFIFO_EN               BIT6
    #define MC_PREFILL_MGMT_OD_RFIFO_EN                     BIT7
    #define MC_PREFILL_MGMT_CCS_RFIFO_EN                    BIT8
    #define MC_PREFILL_MGMT_OSD_RFIFO_EN                    BIT9
    #define MC_PREFILL_MGMT_TNR_RFIFO_EN                    BIT10

    // MC_SPARE1                                            (0xD118)
    #define MC_ADDR_END_LIMIT_EN                            BIT0
    #define SYNC_CLK_TAP_SEL_BYTE0                          BIT1
    #define SYNC_CLK_TAP_SEL_BYTE1                          BIT2
    #define SYNC_CLK_TAP_SEL_BYTE2                          BIT3
    #define SYNC_CLK_TAP_SEL_BYTE3                          BIT4

    // MFRC_CTRL                                            (0xD11A)
    #define MC_SP1                                          0xFFF0

    // MFRC_SRC_THRESH                                      (0xD192)
    #define MFRC_CENTER_MODE                                BIT0
    #define MFRC_MANUAL_CENTER                              BIT1
    #define MFRC_THRESHOLD                                  BIT2
    #define MFRC_HYST_EN                                    BIT3
    #define MFRC_NUMBUF_MINUS_ONE                           0x70
    #define MFRC_NUMBUF_MINUS_ONE_SHIFT                     4
    #define MFRC_FRAME_FRC                                  BIT7
    #define MFRC_FRLOCKED_FLIP                              BIT8
    #define MFRC_EARLY_READ_EN                              BIT9
    #define MFRC_ENABLE33_MODE                              BIT10
    #define MFRC_ENABLE22_MODE                              BIT11
    #define ODP_VER_FLIP                                    BIT12

    // MFRC_BUF_WIDTH                                       (0xD194)

    // MFRC_BUF_STRIDE_hi                                   (0xD196)

    // MFRC_BUF_STRIDE_lo                                   (0xD198)
    #define MFRC_BUF_STRIDE                                 0x3F

    // MFRC_WR_WIDTH                                        (0xD19A)

    // MFRC_WBUF_START_hi                                   (0xD19C)

    // MFRC_WBUF_START_lo                                   (0xD19E)
    #define MFRC_WBUF_START                                 0x3F

    // MFRC_WBUF_END_hi                                     (0xD1A0)

    // MFRC_WBUF_END_lo                                     (0xD1A2)
    #define MFRC_WBUF_END                                   0x3F

    // MFRC_RD_WIDTH                                        (0xD1A4)

    // MFRC_RBUF_START_hi                                   (0xD1A6)

    // MFRC_RBUF_START_lo                                   (0xD1A8)
    #define MFRC_RBUF_START                                 0x3F

    // MFRC_RBUF_END_hi                                     (0xD1AA)

    // MFRC_RBUF_END_lo                                     (0xD1AC)
    #define MFRC_RBUF_END                                   0x3F

    // MFRC_PIXELS_OUT                                      (0xD1AE)

    // MFRC_LINES_OUT                                       (0xD1B0)

    // MMFRC_BUF_WIDTH                                      (0xD1B2)

    // MMFRC_BUF_STRIDE_hi                                  (0xD1B4)

    // MMFRC_BUF_STRIDE_lo                                  (0xD1B6)
    #define MMFRC_BUF_STRIDE                                0x3F

    // MMFRC_WR_WIDTH                                       (0xD1B8)

    // MMFRC_WBUF_START_hi                                  (0xD1BA)

    // MMFRC_WBUF_START_lo                                  (0xD1BC)
    #define MMFRC_WBUF_STAR                                 0x3F

    // MMFRC_WBUF_END_hi                                    (0xD1BE)

    // MMFRC_WBUF_END_lo                                    (0xD1C0)
    #define MMFRC_WBUF_END                                  0x3F

    // MMFRC_RD_WIDTH                                       (0xD1C2)

    // MMFRC_RBUF_START_hi                                  (0xD1C4)

    // MMFRC_RBUF_START_lo                                  (0xD1C6)
    #define MMFRC_RBUF_START                                0x3F

    // MMFRC_RBUF_END_hi                                    (0xD1C8)

    // MMFRC_RBUF_END_lo                                    (0xD1CA)
    #define MMFRC_RBUF_END                                  0x3F

    // PFRC_CTRL                                            (0xD1CC)

    // PFRC_SRC_THRESH                                      (0xD1CE)
    #define PFRC_ALT_FIELDS                                 BIT0
    #define PFRC_CENTER_MODE                                BIT1
    #define PFRC_MANUAL_CENTER                              BIT2
    #define PFRC_THRESHOLD                                  BIT3
    #define PFRC_HYST_EN                                    BIT4
    #define PFRC_NUMBUF_MINUS_ONE                           0x60
    #define PFRC_NUMBUF_MINUS_ONE_SHIFT                     5
    #define PIPOUT_SM_EN                                    BIT7
    #define PFRC_FRLOCKED_FLIP                              BIT8
    #define PIP_WR_REGION                                   0x0600

    // PFRC_R0_BUF_WIDTH                                    (0xD1D0)

    // PFRC_R1_BUF_WIDTH                                    (0xD1D2)

    // PFRC_R2_BUF_WIDTH                                    (0xD1D4)

    // PFRC_BUF_STRIDE_hi                                   (0xD1D6)

    // PFRC_BUF_STRIDE_lo                                   (0xD1D8)
    #define PFRC_BUF_STRIDE                                 0x3F

    // PFRC_WR_WIDTH                                        (0xD1DA)

    // PFRC_WBUF_START_hi                                   (0xD1DC)

    // PFRC_WBUF_START_lo                                   (0xD1DE)
    #define PFRC_WBUF_START                                 0x3F

    // PFRC_WBUF_END_hi                                     (0xD1E0)

    // PFRC_WBUF_END_lo                                     (0xD1E2)
    #define PFRC_WBUF_END                                   0x3F

    // PFRC_R0_RD_WIDTH                                     (0xD1E4)

    // PFRC_R1_RD_WIDTH                                     (0xD1E6)

    // PFRC_R2_RD_WIDTH                                     (0xD1E8)

    // PFRC_R0_RBUF_START_hi                                (0xD1EA)

    // PFRC_R0_RBUF_START_lo                                (0xD1EC)
    #define PFRC_R0_RBUF_START                              0x3F

    // PFRC_R0_RBUF_END_hi                                  (0xD1EE)

    // PFRC_R0_RBUF_END_lo                                  (0xD1F0)
    #define PFRC_R0_RBUF_END                                0x3F

    // PFRC_R1_RBUF_START_hi                                (0xD1F2)

    // PFRC_R1_RBUF_START_lo                                (0xD1F4)
    #define PFRC_R1_RBUF_START                              0x3F

    // PFRC_R1_RBUF_END_hi                                  (0xD1F6)

    // PFRC_R1_RBUF_END_lo                                  (0xD1F8)
    #define PFRC_R1_RBUF_END                                0x3F

    // PFRC_R2_RBUF_START_hi                                (0xD1FA)

    // PFRC_R2_RBUF_START_lo                                (0xD1FC)
    #define PFRC_R2_RBUF_START                              0x3F

    // PFRC_R2_RBUF_END_hi                                  (0xD1FE)

    // PFRC_R2_RBUF_END_lo                                  (0xD200)
    #define PFRC_R2_RBUF_END                                0x3F

    // PFRC_R0_PIXELS_OUT                                   (0xD202)

    // PFRC_R1_PIXELS_OUT                                   (0xD204)

    // PFRC_R2_PIXELS_OUT                                   (0xD206)

    // PFRC_R0_LINES_OUT                                    (0xD208)

    // PFRC_R1_LINES_OUT                                    (0xD20A)

    // PFRC_R2_LINES_OUT                                    (0xD20C)

    // EXMFRC_A_WBUF_START                                  (0xD20E)

    // EXMFRC_B_WBUF_START                                  (0xA800)
    #define EXMFRC_A_WBUF_STAR                              0x3FFFFF

    // EXMFRC_C_WBUF_START                                  (0xA804)
    #define EXMFRC_B_WBUF_STAR                              0x3FFFFF

    // EXMFRC_D_WBUF_START                                  (0xA808)
    #define EXMFRC_C_WBUF_STAR                              0x3FFFFF

    // EXMFRC_E_WBUF_START                                  (0xA80C)
    #define EXMFRC_D_WBUF_STAR                              0x3FFFFF

    // EXMFRC_F_WBUF_START                                  (0xA810)
    #define EXMFRC_E_WBUF_STAR                              0x3FFFFF

    // EXMFRC_A_WBUF_END                                    (0xA814)
    #define EXMFRC_F_WBUF_STAR                              0x3FFFFF

    // EXMFRC_B_WBUF_END                                    (0xA818)

    // EXMFRC_C_WBUF_END                                    (0xA81C)

    // EXMFRC_D_WBUF_END                                    (0xA820)

    // EXMFRC_E_WBUF_END                                    (0xA824)

    // EXMFRC_F_WBUF_END                                    (0xA828)

    // EXMFRC_RBUF_WIDTH                                    (0xA82C)

    // EXMFRC_A_RBUF_START                                  (0xA830)

    // EXMFRC_B_RBUF_START                                  (0xA834)

    // EXMFRC_C_RBUF_START                                  (0xA838)

    // EXMFRC_D_RBUF_START                                  (0xA83C)

    // EXMFRC_E_RBUF_START                                  (0xA840)

    // EXMFRC_F_RBUF_START                                  (0xA844)

    // EXMFRC_A_RBUF_END                                    (0xA848)

    // EXMFRC_B_RBUF_END                                    (0xA84C)

    // EXMFRC_C_RBUF_END                                    (0xA850)

    // EXMFRC_D_RBUF_END                                    (0xA854)

    // EXMFRC_E_RBUF_END                                    (0xA858)

    // EXMFRC_F_RBUF_END                                    (0xA85C)

    // EXMFRC_CTRL                                          (0xA860)

    // EXMFRC_WBS_LINE                                      (0xA864)

    // EXMFRC_MAIN_IN_MB                                    (0xA868)

    // MC_MEMORY_CONFIG                                     (0xA86C)

    // MC_DITHER_CTRL                                       (0xD210)
    #define MAIN_MC_BYPASS                                  BIT0
    #define PIP_MC_BYPASS                                   BIT1
    #define MAIN_565_COMPRESS                               BIT2
    #define PIP_565_COMPRESS                                BIT3
    #define MAIN_8BIT_COMPRESS                              BIT4
    #define PIP_8BIT_COMPRESS                               BIT5
    #define MC_BYPASS_VSTART                                BIT6
    #define MAIN_PXL_ALIGN_PACKING                          BIT7
    #define PIP_PXL_ALIGN_PACKING                           BIT8
    #define OD_PXL_ALIGN_PACKING                            BIT9

    // MC_OSD_CLIENT_RATE_CTRL                              (0xD212)
    #define MC_MAIN_DITHER_NEW_ROM_EN                       BIT0
    #define MC_MAIN_DITHER_HALF_COUNT_EN                    BIT1
    #define MC_PIP_DITHER_NEW_ROM_EN                        BIT2
    #define MC_PIP_DITHER_HALF_COUNT_EN                     BIT3

    // AV_BUF_START_hi                                      (0xD214)
    #define MC_OSD_CLIENT_FIFO_DEPTH                        0x0F
    #define MC_OSD_CLIENT_RATE_CTRL_EN                      BIT4
    #define MC_OSD_CLIENT_RATE_COUNTE                       0xFF00

    // AV_BUF_START_lo                                      (0xD216)
    #define AV_BUF_START                                    0x3F

    // AV_BUF_END_hi                                        (0xD218)

    // AV_BUF_END_lo                                        (0xD21A)
    #define AV_BUF_END                                      0x3F

    // TNR_BUF_START_hi                                     (0xD21C)

    // TNR_BUF_START_lo                                     (0xD238)
    #define TNR_BUF_START                                   0x3F

    // TNR_BUF_END_hi                                       (0xD23A)

    // TNR_BUF_END_lo                                       (0xD23C)
    #define TNR_BUF_END                                     0x3F

    // TNR_BUF_WIDTH                                        (0xD23E)

    // OD_BUF_START_hi                                      (0xD240)

    // OD_BUF_START_lo                                      (0xD242)
    #define OD_BUF_START                                    0x3F

    // OD_BUF_END_hi                                        (0xD244)

    // OD_BUF_END_lo                                        (0xD246)
    #define OD_BUF_END                                      0x3F

    // OD_BUF_WIDTH                                         (0xD248)

    // MC_READ_TRAINING_CTRL                                (0xD24A)

    // MC_READ_TRAINING_STATUS                              (0xD258)
    #define MC_READ_TRAINING_INIT                           BIT0

    // MC_VMA2_T3_MAPPER_CONTROL                            (0xD25A)
    #define MC_READ_TRAINING_IN_PROGRESS                    BIT0
    #define MC_READ_TRAINING_DONE                           BIT1

    // MC_SPARE2                                            (0xD25C)
    #define MC_SEL_32B_64B                                  0x03
    #define MC_WR_LCK_SEL                                   0x1C
    #define MC_WR_LCK_SEL_SHIFT                             2
    #define MC_WR_GRANT_SIZE_CTRL                           0xFF00

    // MIXER_GEN_CTRL                                       (0xD25E)
    #define ENABLE_OLD_FS_RD_MODE                           BIT0
    #define ENABLE_NEW_FS_WR_MODE                           BIT1
    #define MC_SPAREBITS2                                   0xFFFC

    // MIXER_INT_MASK                                       (0x9F00)
    #define MIXER_BYPASS                                    BIT0
    #define LP_SRC_REG_FILE_RST                             BIT4
    #define INPUT_FLOW_REGULATION_EN                        BIT8
    #define ARBITER_FLOW_REGULATION_EN                      BIT9
    #define BANK_FLOW_REGULATION_EN                         BIT10
    #define GLOBAL_WRITE_POST_EN                            BIT16
    #define GLOBAL_STORE_FWD_EN                             BIT17
    #define GLOBAL_MSG_ATOMOICITY_EN                        BIT18
    #define GLOBAL_PAGE_INT_EN                              BIT19
    #define GLOBAL_RES_PACKET_SIZE_RED                      BIT20
    #define GLOBAL_DEBUG_TRACE_EN                           BIT22
    #define GLOBAL_DEBUG_TRIG_EN                            BIT23
    #define GLOBAL_INT_EN                                   BIT28

    // MIXER_INT                                            (0x9F04)
    #define LP_RES_ERR_INT_MASK                             BIT0
    #define HP_RES_ERR_INT_MASK                             BIT1
    #define LP_ADDR_RANGE_ERR_INT_MASK                      BIT4
    #define HP_ADDR_RANGE_ERR_INT_MASK                      BIT5
    #define DEBUGGER_START_INT_MASK                         BIT16
    #define DEBUGGER_END_INT_MASK                           BIT17

    // MIXER_ROW_ADDR_MASK                                  (0x9F08)
    #define LP_RES_ERR_INT                                  BIT0
    #define HP_RES_ERR_INT                                  BIT1
    #define LP_ADDR_RANGE_ERR_INT                           BIT4
    #define HP_ADDR_RANGE_ERR_INT                           BIT5
    #define DEBUGGER_START_INT                              BIT16
    #define DEBUGGER_END_INT                                BIT17

    // MIXER_DDR_BASE_ADDR                                  (0x9F0C)
    #define ROW_ADDR_BIT_MASK                               0xFFFFFFFF

    // MIXER_DDR_PARAMETER                                  (0x9F10)
    #define MEM_LOWER_BASE_ADDR                             0xFF
    #define MEM_UPPER_BASE_ADDR                             0xFF0000

    // MIXER_BUS_DIRECTION_LOCK                             (0x9F14)
    #define DDR_TYPE                                        0x03
    #define DDR_BUS_SIZE                                    0x0C
    #define DDR_BUS_SIZE_SHIFT                              2
    #define DDR_MIN_BURST_SIZE                              0x70
    #define DDR_MIN_BURST_SIZE_SHIFT                        4
    #define BANK_ACTIVATE_TO_ACTIVATE_TIMING                0x1F00
    #define PRE_TO_NEXT_READ_OR_WRITE                       0x7C000
    #define DIFF_BANK_ACTIVATE                              0xF00000
    #define MIN_TIME_FRAME                                  0xF000000
    #define BUS_TURN_AROUND                                 0xF0000000

    // MIXER_BUS_DIRECTION_LATENCY                          (0x9F18)
    #define BUS_DIR_LOCK_PER_FOR_LOAD                       0x7F
    #define BUS_DIR_LOCK_PER_FOR_STORE                      0x7F00

    // MIXER_BUS_DIR_CRIT_SITUATION                         (0x9F1C)
    #define BUS_DIR_CHG_LATENCY_FOR_LOAD                    0x7F
    #define BUS_DIR_CHG_LATENCY_FOR_STORE                   0x7F00
    #define BUS_DIR_CHG_TIMEOUT_FOR_LOAD                    0x7F0000
    #define BUS_DIR_CHG_TIMEOUT_FOR_STORE                   0x7F000000

    // MIXER_BUS_DIR_HIGH_PRI_PORT                          (0x9F20)
    #define LOAD_QUEUE_FULL_LAT                             0x7F
    #define STORE_QUEUE_MEMORY_FULL_LAT                     0x7F00
    #define OUT_OF_ORDER_LAT                                0x7F0000

    // MIXER_BUS_DIR_QUEUE_THRESHOLD                        (0x9F24)
    #define BUS_DIR_IGNORE_LAT_FOR_LOAD                     0x7F
    #define BUS_DIR_IGNORE_LAT_FOR_STORE                    0x7F00

    // MIXER_BUS_DIR_LOAD_INEFF                             (0x9F28)
    #define LOW_PRIORITY_PORT_QUEUE                         0x07
    #define HIGH_PRIORITY_PORT_QUEUE                        0x70
    #define HIGH_PRIORITY_PORT_QUEUE_SHIFT                  4

    // MIXER_BUS_DIR_STORE_INEFF                            (0x9F2C)
    #define NON_EMPTY_STORE_QUEUE_Q1                        0x1F
    #define NON_EMPTY_STORE_QUEUE_Q2                        0x03E0
    #define NON_EMPTY_STORE_QUEUE_Q3                        0x7C00
    #define NON_EMPTY_STORE_QUEUE_Q4                        0xF8000
    #define NON_EMPTY_STORE_QUEUE_Q56                       0x1F00000
    #define NON_EMPTY_STORE_QUEUE_Q78                       0x3E000000

    // MIXER_INPUT_FLOW_REGULATION                          (0x9F30)
    #define NON_EMPTY_LOAD_QUEUE_Q1                         0x1F
    #define NON_EMPTY_LOAD_QUEUE_Q2                         0x03E0
    #define NON_EMPTY_LOAD_QUEUE_Q3                         0x7C00
    #define NON_EMPTY_LOAD_QUEUE_Q4                         0xF8000
    #define NON_EMPTY_LOAD_QUEUE_Q56                        0x1F00000
    #define NON_EMPTY_LOAD_QUEUE_Q78                        0x3E000000

    // MIXER_ARBITER_FLOW_REGULATION                        (0x9F34)
    #define CELL_THRESH_1_QUEUE_NON_EMPTY                   0x7F
    #define CELL_THRESH_2_QUEUES_NON_EMPTY                  0x7F00
    #define CELL_THRESH_3_QUEUES_NON_EMPTY                  0x7F0000
    #define CELL_THRESH_4_QUEUES_NON_EMPTY                  0x7F000000

    // MIXER_BANK_FLOW_REGULATION                           (0x9F38)
    #define DIFF_ABS_MODE                                   BIT0
    #define QUEUE_FULL_EN                                   BIT1
    #define LOW_THRESH                                      0x7F0000
    #define HIGH_THRESH                                     0x7F000000

    // MIXER_HI_PRI_PORT_FLOW_REG1                          (0x9F3C)
    #define LOW_CELL_THRESH                                 0x7F
    #define HIGH_CELL_THRESH                                0x7F00
    #define LOW_ENTRY_THRESH                                0x1F0000
    #define HIGH_ENTRY_THRESH                               0x1F000000

    // MIXER_HI_PRI_PORT_FLOW_REG2                          (0x9F40)
    #define FRAME_SIZE                                      0xFF
    #define SLOTS                                           0xFF00
    #define MIN_TIME_BETWEEN_BURST_ACCESS                   0x3F0000
    #define MAX_BURST_SIZE                                  0x1F000000

    // MIXER_REQ_UNIT_MEM_RESOURCE                          (0x9F44)
    #define LP_QUEUE_ENTRY_THRESHOLD                        0x1F
    #define SAME_BANK_INTRU_LIMIT                           0xC0
    #define SAME_BANK_INTRU_LIMIT_SHIFT                     6
    #define HI_PRI_PORT_ARB_TIMEOUT                         0x3F0000

    // MIXER_RES_UNIT_MEM_RESOURCE                          (0x9F48)
    #define PEND_PACKET_NUM                                 0x7F
    #define PEND_STORE_CELL_NUM                             0xFF0000

    // MIXER_RES_UNIT_MEM0_RESOURCE                         (0x9F4C)
    #define OUT_PACKET_NUM                                  0x01FF
    #define OUT_CELL_NUM                                    0x3FF0000

    // MIXER_RES_UNIT_MEM1_RESOURCE                         (0x9F50)
    #define OUT_PACKET_NUM_UNIT0                            0xFF
    #define OUT_CELL_NUM_UNIT0                              0x3FF0000

    // MIXER_DEBUG_RES_OPCODE_ERR_SRC                       (0x9F54)
    #define OUT_PACKET_NUM_UNIT1                            0xFF
    #define OUT_CELL_NUM_UNIT1                              0x3FF0000

    // MIXER_DEBUG_LOW_PRI_ADDR_RANGE                       (0x9F58)
    #define OPCODE_LOW_PRIORITY_SRC                         0x03FF
    #define OPCODE_HIGH_PRIORITY_SRC                        0x3FF0000

    // MIXER_DEBUG_HIGH_PRI_ADDR_RANGE                      (0x9F5C)
    #define LOW_PRI_LOWER_ADDR                              0x1FFF
    #define LOW_PRI_UPPER_ADDR                              0x1FFF0000

    // MIXER_DEBUG_ADDR_RANGE_ERR_SRC                       (0x9F60)
    #define HIGH_PRI_LOWER_ADDR                             0x1FFF
    #define HIGH_PRI_UPPER_ADDR                             0x1FFF0000

    // MIXER_GEN_PURPOSE_REG0                               (0x9F64)
    #define ADDR_LOW_PRIORITY_SRC                           0x03FF
    #define ADDR_HIGH_PRIORITY_SRC                          0x3FF0000

    // INIT_1_PRIORITY                                      (0x9F68)
    #define DDR_COL_SIZE                                    0x0F
    #define TRK_PKT_THR                                     0xF0
    #define TRK_PKT_THR_SHIFT                               4
    #define PEND_CELL_THR                                   0x3F00
    #define HP_BW_LIMITER                                   BIT14
    #define LIMIT_SIZE                                      0xFF000000

    // INIT_2_PRIORITY                                      (0x9F80)

    // INIT_1_LATENCY                                       (0x9F84)

    // INIT_2_LATENCY                                       (0x9F88)

    // INIT_1_ARB_LIMIT                                     (0x9F8C)

    // INIT_2_ARB_LIMIT                                     (0x9F90)

    // INIT_1_BW_LIMIT                                      (0x9F94)

    // INIT_2_BW_LIMIT                                      (0x9F98)

    // TARG_1_PRORITY                                       (0x9F9C)

    // TARG_2_PRORITY                                       (0x9FA0)
    #define TARG_1_PRIORITY                                 0x1F

    // PCTL32_SCFG                                          (0x9FA4)
    #define TARG_2_PRIORITY                                 0x1F

    // PCTL32_SCTL                                          (0xA000)
    #define PCTL_HW_LOW_POWER_E                             BIT0
    #define PCTL_LOOPBACK_EN                                BIT1
    #define PCTL_SLAVE_MODE                                 BIT3
    #define PCTL_DUAL_PCTL_EN                               BIT4
    #define PCTL_RKINF_EN                                   BIT5

    // PCTL32_STAT                                          (0xA004)
    #define PCTL_STATE_CMD                                  0x07

    // PCTL32_MCMD                                          (0xA008)
    #define PCTL_CTL_STAT                                   0x07

    // PCTL32_POWCTL                                        (0xA040)
    #define PCTL_CMD_OPCODE                                 0x07
    #define PCTL_CMD_ADDR                                   0x1FFF0
    #define PCTL_BANK_ADDR                                  0xE0000
    #define PCTL_RANK_SEL                                   0xF00000
    #define PCTL_CMD_ADD_DEL                                0xF000000
    #define PCTL_START_CMD                                  BIT31

    // PCTL32_POWSTAT                                       (0xA044)
    #define PCTL_POWER_UP_START                             BIT0

    // PCTL32_INITPUBPCTL                                   (0xA048)
    #define PCTL_POWER_UP_DONE                              BIT0
    #define PCTL_PHY_CALIBDONE                              BIT1

    // PCTL32_MCFG                                          (0xA04C)
    #define PCTL32_SDRAM_INIT_DONE_EN                      BIT0

    // PCTL32_PPCFG                                         (0xA080)
    #define PCTL32_MEM_BL                                   BIT0
    #define PCTL32_BL8INT_EN                                BIT2
    #define PCTL32_TWO_T_EN                                 BIT3
    #define PCTL32_DDR3_EN                                 BIT5
    #define PCTL32_PAGE_POLICY                             0xC0
    #define PCTL32_PAGE_POLICY_SHIFT                       6
    #define PCTL32_PD_IDLE                                 0xFF00
    #define PCTL32_PD_TYPE                                 BIT16
    #define PCTL32_PD_EXIT_MODE                            BIT17
    #define PCTL32_TFAW_CFG                                0xC0000

    // PCTL32_MSTAT                                         (0xA084)
    #define PCTL32_PPMEM_EN                                BIT0
    #define PCTL32_RPMEM_DIS                               0x01FE

    // PCTL32_ODTCFG                                        (0xA088)
    #define PCTL32_POWER_DOWN                               BIT0

    // PCTL32_DQSECFG                                       (0xA08C)
    #define PCTL32_RANK0_ODT_READ_NSE                       BIT0
    #define PCTL32_RANK0_ODT_READ_SEL                       BIT1
    #define PCTL32_RANK0_ODT_WRITE_NS                       BIT2
    #define PCTL32_RANK0_ODT_WRITE_SEL                      BIT3
    #define PCTL32_RANK0_ODT_DEFAULT                        BIT4
    #define PCTL32_RANK1_ODT_READ_NSE                       BIT8
    #define PCTL32_RANK1_ODT_READ_SEL                       BIT9
    #define PCTL32_RANK1_ODT_WRITE_NS                       BIT10
    #define PCTL32_RANK1_ODT_WRITE_SEL                      BIT11
    #define PCTL32_RANK1_ODT_DEFAULT                        BIT12
    #define PCTL32_RANK2_ODT_READ_NSE                       BIT16
    #define PCTL32_RANK2_ODT_READ_SEL                       BIT17
    #define PCTL32_RANK2_ODT_WRITE_NS                       BIT18
    #define PCTL32_RANK2_ODT_WRITE_SEL                      BIT19
    #define PCTL32_RANK2_ODT_DEFAULT                        BIT20
    #define PCTL32_RANK3_ODT_READ_NSE                       BIT24
    #define PCTL32_RANK3_ODT_READ_SEL                       BIT25
    #define PCTL32_RANK3_ODT_WRITE_NS                       BIT26
    #define PCTL32_RANK3_ODT_WRITE_SEL                      BIT27
    #define PCTL32_RANK3_ODT_DEFAULT                        BIT28

    // PCTL32_DTUPDES                                       (0xA090)
    #define PCTL32_QSE_ALEN                                 0x03
    #define PCTL32_QSE_ALAT                                0xF0
    #define PCTL32_QSE_ALAT_SHIFT                          4
    #define PCTL32_DSE_ALEN                                0x0300
    #define PCTL32_DSE_ALAT                                0xF000
    #define PCTL32_DV_ALEN                                 0x30000
    #define PCTL32_DV_ALAT                                 0xF00000

    // PCTL32_DTUNA                                         (0xA094)
    #define PCTL32_DTU_ERR_B0                               BIT0
    #define PCTL32_DTU_ERR_B1                               BIT1
    #define PCTL32_DTU_ERR_B2                               BIT2
    #define PCTL32_DTU_ERR_B3                               BIT3
    #define PCTL32_DTU_ERR_B4                               BIT4
    #define PCTL32_DTU_ERR_B5                               BIT5
    #define PCTL32_DTU_ERR_B6                               BIT6
    #define PCTL32_DTU_ERR_B7                               BIT7
    #define PCTL32_DTU_RANDOM_ERRO                          BIT8
    #define PCTL32_DTU_EAFFL                               0x1E00
    #define PCTL32_DTU_RD_MISSING                          BIT13

    // PCTL32_DTUNE                                         (0xA098)
    #define PCTL32_DTU_NUM_ADDRESS                         0xFFFFFFFF

    // PCTL32_DTUPRD0                                       (0xA09C)
    #define PCTL32_DTU_NUM_ERRORS                          0xFFFFFFFF

    // PCTL32_DTUPRD1                                       (0xA0A0)
    #define PCTL32_DTU_ALLBITS_0                            0xFFFF
    #define PCTL32_DTU_ALLBITS_1                            0xFFFF0000

    // PCTL32_DTUPRD2                                       (0xA0A4)
    #define PCTL32_DTU_ALLBITS_2                            0xFFFF
    #define PCTL32_DTU_ALLBITS_3                            0xFFFF0000

    // PCTL32_DTUPRD3                                       (0xA0A8)
    #define PCTL32_DTU_ALLBITS_4                            0xFFFF
    #define PCTL32_DTU_ALLBITS_5                            0xFFFF0000

    // PCTL32_DTUAWDT                                       (0xA0AC)
    #define PCTL32_DTU_ALLBITS_6                            0xFFFF
    #define PCTL32_DTU_ALLBITS_7                            0xFFFF0000

    // PCTL32_ODTCFG1                                       (0xA0B0)
    #define PCTL32_COLUMN_ADDR_WIDT                         0x03
    #define PCTL32_BANK_ADDR_WIDTH                          0x18
    #define PCTL32_BANK_ADDR_WIDTH_SHIFT                    3
    #define PCTL32_ROW_ADDR_WIDTH                           0xC0
    #define PCTL32_ROW_ADDR_WIDTH_SHIFT                     6

    // PCTL32_TOGCNT1U                                      (0xA0BC)
    #define PCTL32_ODT_LAT_R                                0x1F00
    #define PCTL32_ODT_LEN_BL8_W                            0x70000
    #define PCTL32_ODT_LEN_BL8_R                            0x7000000

    // PCTL32_TINIT                                         (0xA0C0)
    #define PCTL32_TOGGLE_COUNTER_1U                        0x03FF

    // PCTL32_TRSTH                                         (0xA0C4)
    #define PCTL32_T_INIT                                   0x01FF

    // PCTL32_TOGCNT100N                                    (0xA0C8)
    #define PCTL32_T_RSTH                                   0x03FF

    // PCTL32_TREFI                                         (0xA0CC)
    #define PCTL32_TOGGLE_COUNTER_100                       0x7F

    // PCTL32_TMRD                                          (0xA0D0)

    // PCTL32_TRFC                                          (0xA0D4)
    #define PCTL32_T_MRD                                    0x07

    // PCTL32_TRP                                           (0xA0D8)

    // PCTL32_TRTW                                          (0xA0DC)
    #define PCTL32_T_RP                                     0x0F

    // PCTL32_TAL                                           (0xA0E0)
    #define PCTL32_T_RTW                                    0x07

    // PCTL32_TCL                                           (0xA0E4)

    // PCTL32_TCWL                                          (0xA0E8)
    #define PCTL32_T_CL                                     0x0F

    // PCTL32_TRAS                                          (0xA0EC)
    #define PCTL32_T_CWL                                    0x0F

    // PCTL32_TRC                                           (0xA0F0)
    #define PCTL32_T_RAS                                    0x3F

    // PCTL32_TRCD                                          (0xA0F4)
    #define PCTL32_T_RC                                     0x3F

    // PCTL32_TRRD                                          (0xA0F8)

    // PCTL32_TRTP                                          (0xA0FC)
    #define PCTL32_T_RRD                                    0x0F

    // PCTL32_TWR                                           (0xA100)

    // PCTL32_TWTR                                          (0xA104)

    // PCTL32_TEXSR                                         (0xA108)
    #define PCTL32_T_WTR                                    0xFFFFFFFF

    // PCTL32_TXP                                           (0xA10C)
    #define PCTL32_T_EXSR                                   0x03FF

    // PCTL32_TXPDLL                                        (0xA110)
    #define PCTL32_T_XP                                     0x07

    // PCTL32_TZQCS                                         (0xA114)
    #define PCTL32_T_XPDLL                                  0x3F

    // PCTL32_TZQCSI                                        (0xA118)
    #define PCTL32_T_ZQCS                                   0x7F

    // PCTL32_TDQS                                          (0xA11C)

    // PCTL32_TCKSRE                                        (0xA120)

    // PCTL32_TCKSRX                                        (0xA124)

    // PCTL32_TCKE                                          (0xA128)
    #define PCTL32_TRSRX                                    0x00
    #define PCTL32_TRSRX_SHIFT                              4

    // PCTL32_TMOD                                          (0xA12C)

    // PCTL32_TRSTL                                         (0xA130)

    // PCTL32_TZQCL                                         (0xA134)

    // PCTL32_DWLCFG0                                       (0xA138)

    // PCTL32_DWLCFG1                                       (0xA170)
    #define PCTL32_T_ADWL_VEC0                             0x3FFFF

    // PCTL32_DWLCFG2                                       (0xA174)
    #define PCTL32_T_ADWL_VEC1                              0x3FFFF

    // PCTL32_DWLCFG3                                       (0xA178)
    #define PCTL32_T_ADWL_VEC2                              0x3FFFF

    // PCTL32_ECCCFG                                        (0xA17C)
    #define PCTL32_T_ADWL_VEC3                              0x3FFFF

    // PCTL32_ECCTST                                        (0xA180)
    #define PCTL32_ECC_INTR_EN                             BIT2
    #define PCTL32_ECC_EN                                  BIT3
    #define PCTL32_INLINE_SYN_EN                           BIT4

    // PCTL32_ECCCLR                                        (0xA184)

    // PCTL32_ECCLOG                                        (0xA188)
    #define PCTL32_CLR_ECC_INTR                            BIT0
    #define PCTL32_CLR_ECC_LOG                             BIT1

    // PCTL32_                                              (0xA18C)
    #define PCTL32_ECC_COUNT                                0xFFFFFFFF

    // PCTL32_                                              (0xA200)
    #define PCTL32_DTU_WR_COL                               0x03FF
    #define PCTL32_DTU_WR_BANK                              0x1C00
    #define PCTL32_DTU_WR_ROW                               0x3FFFE000
    #define PCTL32_DTU_WR_RANK                              0xC0000000

    // PCTL32_DTUCFG                                        (0xA204)

    // PCTL32_DTUECTL                                       (0xA208)
    #define PCTL32_DTU_ENABLE                               BIT0
    #define PCTL32_DTU_NALEN                                0x7E
    #define PCTL32_DTU_NALEN_SHIFT                          1
    #define PCTL32_DTU_INCR_COLS                            BIT7
    #define PCTL32_DTU_INCR_BANKS                           BIT8
    #define PCTL32_DTU_GENERATE_RANDO                       BIT9
    #define PCTL32_DTU_TARGET_LANE                          0x3C00
    #define PCTL32_DTU_DATA_MASK_EN                         BIT14
    #define PCTL32_DTU_WR_MULTI_RD                          BIT15
    #define PCTL32_DTU_ROW_INCREMENTS                       0x7F0000

    // PCTL32_DTUWD0                                        (0xA20C)
    #define PCTL32_RUN_DTU                                  BIT0
    #define PCTL32_RUN_ERROR_REPORTS                        BIT1
    #define PCTL32_WR_MULTI_RD_RST                          BIT2

    // PCTL32_DTUWD1                                        (0xA210)
    #define PCTL32_DTU_WR_BYTE0                             0xFF
    #define PCTL32_DTU_WR_BYTE1                             0xFF00
    #define PCTL32_DTU_WR_BYTE2                             0xFF0000
    #define PCTL32_DTU_WR_BYTE3                             0xFF000000

    // PCTL32_DTUWD2                                        (0xA214)
    #define PCTL32_DTU_WR_BYTE4                             0xFF
    #define PCTL32_DTU_WR_BYTE5                             0xFF00
    #define PCTL32_DTU_WR_BYTE6                             0xFF0000
    #define PCTL32_DTU_WR_BYTE7                             0xFF000000

    // PCTL32_DTUWD3                                        (0xA218)
    #define PCTL32_DTU_WR_BYTE8                             0xFF
    #define PCTL32_DTU_WR_BYTE9                             0xFF00
    #define WRITE DATA                                      BIT0

    // PCTL32_DTUWDM                                        (0xA21C)

    // PCTL32_DTURD0                                        (0xA220)

    // PCTL32_DTURD1                                        (0xA224)
    #define PCTL32_DTU_RD_BYTE0                             0xFF
    #define PCTL32_DTU_RD_BYTE1                             0xFF00
    #define PCTL32_DTU_RD_BYTE2                             0xFF0000
    #define PCTL32_DTU_RD_BYTE3                             0xFF000000

    // PCTL32_DTURD2                                        (0xA228)
    #define PCTL32_DTU_RD_BYTE4                             0xFF
    #define PCTL32_DTU_RD_BYTE5                             0xFF00
    #define PCTL32_DTU_RD_BYTE6                             0xFF0000
    #define PCTL32_DTU_RD_BYTE7                             0xFF000000

    // PCTL32_DTURD3                                        (0xA22C)
    #define PCTL32_DTU_RD_BYTE8                             0xFF
    #define PCTL32_DTU_RD_BYTE9                             0xFF00
    #define PCTL32_DTU_RD_BYTE10                            0xFF0000
    #define PCTL32_DTU_RD_BYTE11                            0xFF000000

    // PCTL32_DTULFSRWD                                     (0xA230)
    #define PCTL32_DTU_RD_BYTE12                            0xFF
    #define PCTL32_DTU_RD_BYTE13                            0xFF00
    #define PCTL32_DTU_RD_BYTE14                            0xFF0000
    #define PCTL32_DTU_RD_BYTE15                            0xFF000000

    // PCTL32_DTULFSRRD                                     (0xA234)
    #define PCTL32_DTU_LFSR_WSEED                           0xFFFFFFFF

    // PCTL32_DTUEAF                                        (0xA238)
    #define PCTL32_DTU_LFSR_RSEED                           0xFFFFFFFF

    // PCTL32_PHYPVTCFG                                     (0xA23C)
    #define PCTL32_DTU_EA_COLUM                             0x03FF
    #define PCTL32_DTU_EA_BANK                             0x1C00
    #define PCTL32_DTU_EA_ROW                              0x3FFFE000
    #define PCTL32_DTU_EA_RANK                             0xC0000000

    // PCTL32_PHYPVTSTAT                                    (0xA300)
    #define PCTL32_PHY_UPD_DONE_TYPE                        0x03
    #define PCTL32_PHY_UPD_DONE_POL                        BIT2
    #define PCTL32_PHY_UPD_TRIG_TYPE                       0x30
    #define PCTL32_PHY_UPD_TRIG_TYPE_SHIFT                 4
    #define PCTL32_PHY_UPD_TRIG_POL                        BIT6
    #define PCTL32_PHY_UPD_REQ_EN                          BIT7
    #define PCTL32_PVT_UPD_DONE_POL                         BIT10
    #define PCTL32_PVT_UPD_TRIG_TYPE                        BIT12
    #define PCTL32_PVT_UPD_TRIG_POL                        BIT14
    #define PCTL32_PVT_UPD_REQ_EN                          BIT15

    // PCTL32_PHYTUPDON                                     (0xA304)
    #define PCTL32_I_PHY_UPD_DONE                           BIT0
    #define PCTL32_I_PHY_UPD_TRIG                           BIT1
    #define PCTL32_I_PVT_UPD_DONE                           BIT4
    #define PCTL32_I_PVT_UPD_TRIG                           BIT5

    // PCTL32_PHYTUPDDLY                                    (0xA308)
    #define PCTL32_PHY_T_UPDON                             0xFF

    // PCTL32_PVTTUPDON                                     (0xA30C)
    #define PCTL32_PHY_T_UPDDLY                            0x0F

    // PCTL32_PVTTUPDDLY                                    (0xA310)
    #define PCTL32_PVT_T_UPDON                             0xFF

    // PCTL32_PHYPVTUPDI                                    (0xA314)
    #define PCTL32_PVT_T_UPDDLY                            0x0F

    // PCTL32_PHYIOCRV1                                     (0xA318)
    #define PCTL32_PHYPVT_T_UPDI                           0xFF

    // PCTL32_PHYTUPDWAIT                                   (0xA31C)
    #define PCTL32_SOC_ODT_EN                               BIT0
    #define PCTL32_DYN_SOC_ODT                              BIT2
    #define PCTL32_DYN_SOC_ODT_ALEN                         0x0700
    #define PCTL32_DYN_SOC_ODT_ALAT                         0xF000
    #define PCTL32_BYTE_OE_CTL                              0x30000
    #define PCTL32_AUTO_DATA_PDD                            0xC000000
    #define PCTL32_AUTO_CMD_PDD                             0x30000000

    // 31:6                                                 (0xA320)
    #define PCTL32_PHY_T_UPDWAIT                            0x3F

    // PCTL32_PVTTUPDWAIT                                   (0x1B)

    // PCTL32_PVTUPDI                                       (0xA324)

    // PCTL32_IPVR                                          (0xA328)
    #define PCTL32_PVT_T_UPDI                               0xFFFFFFFF

    // PCTL32_IPTR                                          (0xA3F8)
    #define PCTL32_IP_VERSION                               0xFFFFFFFF

    // PCTL32_PHY_RIDR                                      (0xA3FC)
    #define PCTL32_IP_TYPE                                  0xFFFFFFFF

    // PCTL32_PHY_PIR                                       (0xA400)
    #define PCTL32_PUB_MNREV                                0xFF
    #define PCTL32_PUB_MJREV                                0xFF00

    // PCTL32_PHY_PGCR0                                     (0xA404)
    #define PCTL32_PHY_INIT                                 BIT0
    #define PCTL32_PHY_INITBYP                              BIT1
    #define PCTL32_PHY_CAL                                  BIT2
    #define PCTL32_PHY_CALBYP                               BIT3
    #define PCTL32_PHY_PHYHRST                              BIT6
    #define PCTL32_PHY_PLLRST                               BIT7
    #define PCTL32_PHY_PLLPD                                BIT8
    #define PCTL32_PHY_MDLEN                                BIT9
    #define PCTL32_PHY_LPFEN                                BIT10
    #define PCTL32_PHY_LPFDEPTH                             0x1800
    #define PCTL32_PHY_FDEPTH                               0x6000
    #define PCTL32_PHY_DLDLMT                               0x7F8000
    #define PCTL32_PHY_ZCKSEL                               0x1800000
    #define PCTL32_PHY_ZCALBYP                              BIT25
    #define PCTL32_PHY_ZCAL                                 BIT26
    #define PCTL32_PHY_ZCALUPD                              BIT27
    #define PCTL32_PHY_INHVT                                BIT28

    // PCTL32_PHY_PGCR1                                     (0xA408)
    #define PCTL32_PHY_WLLVT                                BIT0
    #define PCTL32_PHY_WDLVT                                BIT1
    #define PCTL32_PHY_RDLVT                                BIT2
    #define PCTL32_PHY_RGLVT                                BIT3
    #define PCTL32_PHY_WDBVT                                BIT4
    #define PCTL32_PHY_RDBVT                                BIT5
    #define PCTL32_PHY_DLTMODE                              BIT6
    #define PCTL32_PHY_DLTST                                BIT7
    #define PCTL32_PHY_OSCEN                                BIT8
    #define PCTL32_PHY_OSCDIV                               0x0E00
    #define PCTL32_PHY_OSCWDL                               0x3000
    #define PCTL32_PHY_DTOSEL                               0x7C000
    #define PCTL32_PHY_PLCKSEL                              BIT19
    #define PCTL32_PHY_IOLB                                 BIT20
    #define PCTL32_PHY_LBSEL                                0x600000
    #define PCTL32_PHY_LBCKSEL                              0x1800000
    #define PCTL32_PHY_LBMODE                               BIT25
    #define PCTL32_PHY_CKEN                                 0xFC000000

    // PCTL32_PHY_PGSR0                                     (0xA40C)
    #define PCTL32_PHY_WLEN                                 BIT0
    #define PCTL32_PHY_WLFULL                               BIT1
    #define PCTL32_PHY_WLSTEP                               BIT2
    #define PCTL32_PHY_WLUNCRT                              BIT3
    #define PCTL32_PHY_WLRANK                               0x30
    #define PCTL32_PHY_WLRANK_SHIFT                         4
    #define PCTL32_PHY_WLSELT                               BIT6
    #define PCTL32_PHY_IODDRM                               0x0180
    #define PCTL32_PHY_CKOE                                 BIT12
    #define PCTL32_PHY_CKEOE                                BIT13
    #define PCTL32_PHY_ODTOE                                BIT14
    #define PCTL32_PHY_RSTOE                                BIT15

    // PCTL32_PHY_PGSR1                                     (0xA410)
    #define PCTL32_PHY_PLLINIT                              BIT1
    #define PCTL32_PHY_WL                                   BIT3
    #define PCTL32_PHY_WLERR                                BIT4
    #define PCTL32_PHY_APLOCK                               BIT5

    // PCTL32_PHY_PLLCR                                     (0xA414)
    #define PCTL32_PHY_DLTDONE                              BIT0
    #define PCTL32_PHY_DLTCODE                              0x1FFFFFE

    // PCTL32_PHY_PTR0                                      (0xA418)
    #define PCTL32_PHY_DTC                                  0x03
    #define PCTL32_PHY_ATC                                  0x3C
    #define PCTL32_PHY_ATC_SHIFT                            2
    #define PCTL32_PHY_ATOEN                                0x03C0
    #define PCTL32_PHY_GSHIFT                               BIT10
    #define PCTL32_PHY_CPIC                                 0x1800
    #define PCTL32_PHY_CPPC                                 0x1E000
    #define PCTL32_PHY_QPMODE                               BIT17
    #define PCTL32_PHY_FRQSEL                               BIT18
    #define PCTL32_PHY_BYP                                  BIT31

    // PCTL32_PHY_PTR1                                      (0xA41C)
    #define PCTL32_PHY_tPHYRST                              0x3F
    #define PCTL32_PHY_tPLLGS                               0x1FFFC0
    #define PCTL32_PHY_tPLLPD                               0xFFE00000

    // PCTL32_PHY_PTR2                                      (0xA420)
    #define PCTL32_PHY_tPLLRST                              0x1FFF
    #define PCTL32_PHY_tPLLLOCK                             0xFFFF0000

    // PCTL32_PHY_ACMDLR                                    (0xA424)
    #define PCTL32_PHY_tCALON                               0x0F
    #define PCTL32_PHY_tCALS                                0xF0
    #define PCTL32_PHY_tCALS_SHIFT                          4
    #define PCTL32_PHY_tCALH                                0x0F00
    #define PCTL32_PHY_tWLO                                 0xF000
    #define PCTL32_PHY_tWLDLYS                              0x1F0000

    // PCTL32_PHY_DX0MDLR                                   (0xA428)
    #define PCTL32_PHY_ACMDLR_IPRD                          0xFF
    #define PCTL32_PHY_ACMDLR_TPRD                         0xFF00
    #define PCTL32_PHY_ACMDLR_MDLD                         0xFF0000

    // PCTL32_PHY_DX1MDLR                                   (0xA5EC)
    #define PCTL32_PHY_DX0MDLR_IPRD                         0xFF
    #define PCTL32_PHY_DX0MDLR_TPRD                        0xFF00
    #define PCTL32_PHY_DX0MDLR_MDLD                        0xFF0000

    // PCTL32_PHY_DX2MDLR                                   (0xA62C)
    #define PCTL32_PHY_DX1MDLR_IPRD                         0xFF
    #define PCTL32_PHY_DX1MDLR_TPRD                        0xFF00
    #define PCTL32_PHY_DX1MDLR_MDLD                        0xFF0000

    // PCTL32_PHY_DX3MDLR                                   (0xA66C)
    #define PCTL32_PHY_DX2MDLR_IPRD                         0xFF
    #define PCTL32_PHY_DX2MDLR_TPRD                        0xFF00
    #define PCTL32_PHY_DX2MDLR_MDLD                        0xFF0000

    // PCTL32_PHY_ACBDLR                                    (0xA6AC)
    #define PCTL32_PHY_DX3MDLR_IPRD                         0xFF
    #define PCTL32_PHY_DX3MDLR_TPRD                        0xFF00
    #define PCTL32_PHY_DX3MDLR_MDLD                        0xFF0000

    // PCTL32_PHY_DX0BDLR0                                  (0xA42C)
    #define PCTL32_PHY_CK0BD                                0x3F
    #define PCTL32_PHY_CK1BD                                0x0FC0
    #define PCTL32_PHY_CK2BD                                0x3F000
    #define PCTL32_PHY_ACBD                                 0xFC0000

    // PCTL32_PHY_DX0BDLR1                                  (0xA5CC)
    #define PCTL32_PHY_DQ0WBD                               0x3F
    #define PCTL32_PHY_DQ1WBD                              0x0FC0
    #define PCTL32_PHY_DQ2WBD                               0x3F000
    #define PCTL32_PHY_DQ3WBD                               0xFC0000
    #define PCTL32_PHY_DQ4WBD                               0x3F000000

    // PCTL32_PHY_DX0BDLR2                                  (0xA5D0)
    #define PCTL32_PHY_DQ5WBD                               0x3F
    #define PCTL32_PHY_DQ6WBD                              0x0FC0
    #define PCTL32_PHY_DQ7WBD                               0x3F000
    #define PCTL32_PHY_DMWBD                                0xFC0000
    #define PCTL32_PHY_DSWBD                                0x3F000000

    // PCTL32_PHY_DX0BDLR3                                  (0xA5D4)
    #define PCTL32_PHY_DSOEBD                               0x3F
    #define PCTL32_PHY_DQOEBD                              0x0FC0

    // PCTL32_PHY_DX0BDLR4                                  (0xA5D8)
    #define PCTL32_PHY_DQ0RBD                               0x3F
    #define PCTL32_PHY_DQ1RBD                              0x0FC0
    #define PCTL32_PHY_DQ2RBD                               0x3F000
    #define PCTL32_PHY_DQ3RBD                               0xFC0000
    #define PCTL32_PHY_DQ4RBD                               0x3F000000

    // PCTL32_PHY_DX1BDLR0                                  (0xA5DC)
    #define PCTL32_PHY_DQ5RBD                               0x3F
    #define PCTL32_PHY_DQ6RBD                              0x0FC0
    #define PCTL32_PHY_DQ7RBD                               0x3F000
    #define PCTL32_PHY_DMRBD                                0xFC0000
    #define PCTL32_PHY_DSRBD                                0x3F000000

    // PCTL32_PHY_DX1BDLR1                                  (0xA60C)
    #define PCTL32_PHY_DX1BDLR0_DQ0WBD                      0x3F
    #define PCTL32_PHY_DX1BDLR0_DQ1WBD                      0x0FC0
    #define PCTL32_PHY_DX1BDLR0_DQ2WBD                      0x3F000
    #define PCTL32_PHY_DX1BDLR0_DQ3WBD                      0xFC0000
    #define PCTL32_PHY_DX1BDLR1_DQ4WBD                      0x3F000000

    // PCTL32_PHY_DX1BDLR2                                  (0xA610)
    #define PCTL32_PHY_DX1BDLR1_DQ5WBD                      0x3F
    #define PCTL32_PHY_DX1BDLR1_DQ6WBD                      0x0FC0
    #define PCTL32_PHY_DX1BDLR1_DQ7WBD                      0x3F000
    #define PCTL32_PHY_DX1BDLR1_DMWBD                       0xFC0000
    #define PCTL32_PHY_DX1BDLR1_DSWBD                       0x3F000000

    // PCTL32_PHY_DX1BDLR3                                  (0xA614)
    #define PCTL32_PHY_DX1BDLR2_DSOEBD                      0x3F
    #define PCTL32_PHY_DX1BDLR2_DQOEBD                      0x0FC0

    // PCTL32_PHY_DX1BDLR4                                  (0xA618)
    #define PCTL32_PHY_DX1BDLR3_DQ0RBD                      0x3F
    #define PCTL32_PHY_DX1BDLR3_DQ1RBD                      0x0FC0
    #define PCTL32_PHY_DX1BDLR3_DQ2RBD                      0x3F000
    #define PCTL32_PHY_DX1BDLR3_DQ3RBD                      0xFC0000
    #define PCTL32_PHY_DX1BDLR3_DQ4RBD                      0x3F000000

    // PCTL32_PHY_DX2BDLR0                                  (0xA61C)
    #define PCTL32_PHY_DX1BDLR4_DQ5RBD                      0x3F
    #define PCTL32_PHY_DX1BDLR4_DQ6RBD                      0x0FC0
    #define PCTL32_PHY_DX1BDLR4_DQ7RBD                      0x3F000
    #define PCTL32_PHY_DX1BDLR4_DMRBD                       0xFC0000
    #define PCTL32_PHY_DX1BDLR4_DSRBD                       0x3F000000

    // PCTL32_PHY_DX2BDLR1                                  (0xA64C)
    #define PCTL32_PHY_DX2BDLR0_DQ0WBD                      0x3F
    #define PCTL32_PHY_DX2BDLR0_DQ1WBD                      0x0FC0
    #define PCTL32_PHY_DX2BDLR0_DQ2WBD                      0x3F000
    #define PCTL32_PHY_DX2BDLR0_DQ3WBD                      0xFC0000
    #define PCTL32_PHY_DX2BDLR1_DQ4WBD                      0x3F000000

    // PCTL32_PHY_DX2BDLR2                                  (0xA650)
    #define PCTL32_PHY_DX2BDLR1_DQ5WBD                      0x3F
    #define PCTL32_PHY_DX2BDLR1_DQ6WBD                      0x0FC0
    #define PCTL32_PHY_DX2BDLR1_DQ7WBD                      0x3F000
    #define PCTL32_PHY_DX2BDLR1_DMWBD                       0xFC0000
    #define PCTL32_PHY_DX2BDLR1_DSWBD                       0x3F000000

    // PCTL32_PHY_DX2BDLR3                                  (0xA654)
    #define PCTL32_PHY_DX2BDLR2_DSOEBD                      0x3F
    #define PCTL32_PHY_DX2BDLR2_DQOEBD                      0x0FC0

    // PCTL32_PHY_DX2BDLR4                                  (0xA658)
    #define PCTL32_PHY_DX2BDLR3_DQ0RBD                      0x3F
    #define PCTL32_PHY_DX2BDLR3_DQ1RBD                      0x0FC0
    #define PCTL32_PHY_DX2BDLR3_DQ2RBD                      0x3F000
    #define PCTL32_PHY_DX2BDLR3_DQ3RBD                      0xFC0000
    #define PCTL32_PHY_DX2BDLR3_DQ4RBD                      0x3F000000

    // PCTL32_PHY_DX3BDLR0                                  (0xA65C)
    #define PCTL32_PHY_DX2BDLR4_DQ5RBD                      0x3F
    #define PCTL32_PHY_DX2BDLR4_DQ6RBD                      0x0FC0
    #define PCTL32_PHY_DX2BDLR4_DQ7RBD                      0x3F000
    #define PCTL32_PHY_DX2BDLR4_DMRBD                       0xFC0000
    #define PCTL32_PHY_DX2BDLR4_DSRBD                       0x3F000000

    // PCTL32_PHY_DX3BDLR1                                  (0xA68C)
    #define PCTL32_PHY_DX3BDLR0_DQ0WBD                      0x3F
    #define PCTL32_PHY_DX3BDLR0_DQ1WBD                      0x0FC0
    #define PCTL32_PHY_DX3BDLR0_DQ2WBD                      0x3F000
    #define PCTL32_PHY_DX3BDLR0_DQ3WBD                      0xFC0000
    #define PCTL32_PHY_DX3BDLR1_DQ4WBD                      0x3F000000

    // PCTL32_PHY_DX3BDLR2                                  (0xA690)
    #define PCTL32_PHY_DX3BDLR1_DQ5WBD                      0x3F
    #define PCTL32_PHY_DX3BDLR1_DQ6WBD                      0x0FC0
    #define PCTL32_PHY_DX3BDLR1_DQ7WBD                      0x3F000
    #define PCTL32_PHY_DX3BDLR1_DMWBD                       0xFC0000
    #define PCTL32_PHY_DX3BDLR1_DSWBD                       0x3F000000

    // PCTL32_PHY_DX3BDLR3                                  (0xA694)
    #define PCTL32_PHY_DX3BDLR2_DSOEBD                      0x3F
    #define PCTL32_PHY_DX3BDLR2_DQOEBD                      0x0FC0

    // PCTL32_PHY_DX3BDLR4                                  (0xA698)
    #define PCTL32_PHY_DX3BDLR3_DQ0RBD                      0x3F
    #define PCTL32_PHY_DX3BDLR3_DQ1RBD                      0x0FC0
    #define PCTL32_PHY_DX3BDLR3_DQ2RBD                      0x3F000
    #define PCTL32_PHY_DX3BDLR3_DQ3RBD                      0xFC0000
    #define PCTL32_PHY_DX3BDLR3_DQ4RBD                      0x3F000000

    // PCTL32_PHY_ACIOCR                                    (0xA69C)
    #define PCTL32_PHY_DX3BDLR4_DQ5RBD                      0x3F
    #define PCTL32_PHY_DX3BDLR4_DQ6RBD                      0x0FC0
    #define PCTL32_PHY_DX3BDLR4_DQ7RBD                      0x3F000
    #define PCTL32_PHY_DX3BDLR4_DMRBD                       0xFC0000
    #define PCTL32_PHY_DX3BDLR4_DSRBD                       0x3F000000

    // PCTL32_PHY_DXCCR                                     (0xA430)
    #define PCTL32_PHY_ACIOM                                BIT0
    #define PCTL32_PHY_ACOE                                 BIT1
    #define PCTL32_PHY_ACODT                                BIT2
    #define PCTL32_PHY_ACPDD                                BIT3
    #define PCTL32_PHY_ACPDR                                BIT4
    #define PCTL32_PHY_CKODT                                0xE0
    #define PCTL32_PHY_CKODT_SHIFT                          5
    #define PCTL32_PHY_CKPDD                                0x0700
    #define PCTL32_PHY_CKPDR                                0x3800
    #define PCTL32_PHY_RANKODT                              0x3C000
    #define PCTL32_PHY_RANKPDD                              0x3C0000
    #define PCTL32_PHY_RANKPDR                              0x3C00000
    #define PCTL32_PHY_RSTODT                               BIT26
    #define PCTL32_PHY_RSTPDD                               BIT27
    #define PCTL32_PHY_RSTPDR                               BIT28

    // PCTL32_PUB_MISC                                      (0xA434)
    #define PCTL32_PHY_DXODT                                BIT0
    #define PCTL32_PHY_DXIOM                                BIT1
    #define PCTL32_PHY_DXPDD                                BIT3
    #define PCTL32_PHY_DXPDR                                BIT4
    #define PCTL32_PHY_DQSRES                               0x01E0
    #define PCTL32_PHY_DQSNRES                              0x1E00

    // PCTL32_PUB_SMCTL                                     (0xA480)
    #define PCTL32_PUB_TR_EN                                BIT0
    #define PCTL32_PUB_RESET                                BIT1
    #define PCTL32_PUB_WBDS_DM_DIS                          BIT2
    #define PCTL32_PUB_PUB_EN                               BIT3

    // PCTL32_PUB_SMSTAT                                    (0xA484)
    #define PCTL32_PUB_MSWAIT                               0xFFFF
    #define PCTL32_PUB_MSCMP                                0xFFFF0000

    // PCTL32_PUB_MR1                                       (0xA488)
    #define PCTL32_PUB_MSS                                  0xFFFF
    #define PCTL32_PUB_MSE                                  0xFFFF0000

    // PCTL32_                                              (0xA48C)

    // PCTL32_PUB_TR_ADDR0                                  (0xA490)

    // PCTL32_PUB_TR_ADDR1                                  (0xA494)
    #define PCTL32_PUB_TR0_COL                              0x03FF
    #define PCTL32_PUB_TR0_BA                               0x1C00
    #define PCTL32_PUB_TR0_ROW                              0x3FFFE000

    // PCTL32_PUB_TR_ADDR2                                  (0xA498)
    #define PCTL32_PUB_TR1_COL                              0x03FF
    #define PCTL32_PUB_TR1_BA                               0x1C00
    #define PCTL32_PUB_TR1_ROW                              0x3FFFE000

    // PCTL32_PUB_TR_ADDR3                                  (0xA49C)

    // PCTL32_PUB_TR_RD_LCDL                                (0xA4A0)

    // PCTL32_PUB_PPMCFG                                    (0xA4A4)
    #define PCTL32_PUB_LCDL_SHIFT                           0xFF
    #define PCTL32_PUB_LCDL_MIN                             0xFF0000
    #define PCTL32_PUB_LCDL_MAX                             0xFF000000

    // PCTL32_PUB_SLCR                                      (0xA4A8)
    #define PCTL32_PUB_PPMEM_EN                             BIT0
    #define PCTL32_PUB_RPMEM_DIS                            0x01FE
    #define PCTL32_PUB_PPRANK_DIS                           0x1E00

    // PCTL32_PUB_TIMEOUT                                   (0xA4AC)
    #define PCTL32_PUB_QS_LEN                               0x03
    #define PCTL32_PUB_QS_LAT                               0xF0
    #define PCTL32_PUB_QS_LAT_SHIFT                         4
    #define PCTL32_PUB_DS_LEN                               0x0300
    #define PCTL32_PUB_DS_LAT                               0xF000
    #define PCTL32_PUB_DV_LEN                               0x30000
    #define PCTL32_PUB_DV_LAT                               0xF00000
    #define PCTL32_PUB_GDQS_LAT                             0xF000000
    #define PCTL32_PUB_WL_LAT                               0xF0000000

    // PCTL32_PUB_TR_WR_LCDL                                (0xA4B0)

    // PCTL32_PUB_BSTCTL                                    (0xA4B4)
    #define PCTL32_PUB_LCDL_SHIF                            0xFF

    // PCTL32_PUB_BSTSTAT                                   (0xA4C0)
    #define PCTL32_PUB_BST_D_EN                             BIT0
    #define PCTL32_PUB_BST_MAN                              BIT1
    #define PCTL32_PUB_BST_WLDM                             BIT2
    #define PCTL32_PUB_BST_WLB                              BIT3
    #define PCTL32_PUB_BST_WLA                              BIT4
    #define PCTL32_PUB_BST_A_EN                             BIT5
    #define PCTL32_PUB_BST+DM_EN                            BIT6
    #define PCTL32_PUB_BST_WALK                             BIT7
    #define PCTL32_PUB_BST_CE                               BIT8
    #define PCTL32_PUB_BST_BRUN                             BIT9
    #define PCTL32_PUB_BST_X8_SELI                          0x3C00

    // PCTL32_PUB_BSTCNT                                    (0xA4C4)
    #define PCTL32_PUB_BST_RUN                              BIT0
    #define PCTL32_PUB_BST_AE                               BIT2
    #define PCTL32_PUB_BST_DE                               BIT4
    #define PCTL32_PUB_BST_DME                              BIT5

    // PCTL32_PUB_BSTWRD                                    (0xA4C8)
    #define PCTL32_PUB_BST_WC                               0xFFFF

    // PCTL32_PUB_BSTMSK                                    (0xA4CC)

    // PCTL32_PUB_BSTSEED                                   (0xA4D0)
    #define PCTL32_PUB_BST_WLMS                             0xFFFF

    // PCTL32_PUB_BSTDWEC                                   (0xA4D4)

    // PCTL32_PUB_BSTAWEC                                   (0xA4D8)
    #define PCTL32_PUB_BST_ED                               0xFFFFFFFF
    #define PCTL32_PUB_BST_EDM                              0xFFFF0000

    // PCTL32_PUB_BSTBECSEL                                 (0xA4DC)

    // PCTL32_PUB_BSTDBEC                                   (0xA4E0)

    // PCTL32_PUB_BSTABEC                                   (0xA4E4)

    // PCTL32_PHY_DX0LCDLR0                                 (0xA4E8)

    // PCTL32_PHY_DX0LCDLR1                                 (0xA5E0)
    #define PCTL32_PHY_DX0LCDLR_R0WLD                       0xFF
    #define PCTL32_PHY_DX0LCDLR_R1WLD                       0xFF00
    #define PCTL32_PHY_DX0LCDLR_R2WLD                       0xFF0000
    #define PCTL32_PHY_DX0LCDLR_R3WLD                       0xFF000000

    // PCTL32_PHY_DX0LCDLR2                                 (0xA5E4)
    #define PCTL32_PHY_DX0LCDLR_WDQD                        0xFF
    #define PCTL32_PHY_DX0LCDLR_RDQSD                       0xFF00

    // PCTL32_PHY_DX1LCDLR0                                 (0xA5E8)
    #define PCTL32_PHY_DX0LCDLR_R0DQSGD                     0xFF
    #define PCTL32_PHY_DX0LCDLR_R1DQSGD                     0xFF00
    #define PCTL32_PHY_DX0LCDLR_R2DQSGD                     0xFF0000
    #define PCTL32_PHY_DX0LCDLR_R3DQSGD                     0xFF000000

    // PCTL32_PHY_DX1LCDLR1                                 (0xA620)
    #define PCTL32_PHY_DX1LCDLR0_R0WLD                      0xFF
    #define PCTL32_PHY_DX1LCDLR0_R1WLD                      0xFF00
    #define PCTL32_PHY_DX1LCDLR0_R2WLD                      0xFF0000
    #define PCTL32_PHY_DX1LCDLR0_R3WLD                      0xFF000000

    // PCTL32_PHY_DX1LCDLR2                                 (0xA624)
    #define PCTL32_PHY_DX1LCDLR1_WDQD                       0xFF
    #define PCTL32_PHY_DX1LCDLR1_RDQSD                      0xFF00

    // PCTL32_PHY_DX2LCDLR0                                 (0xA628)
    #define PCTL32_PHY_DX1LCDLR2_R0DQSG                     0xFF
    #define PCTL32_PHY_DX1LCDLR2_R1DQSG                     0xFF00
    #define PCTL32_PHY_DX1LCDLR2_R2DQSG                     0xFF0000
    #define PCTL32_PHY_DX1LCDLR2_R3DQSG                     0xFF000000

    // PCTL32_PHY_DX2LCDLR1                                 (0xA660)
    #define PCTL32_PHY_DX2LCDLR0_R0WLD                      0xFF
    #define PCTL32_PHY_DX2LCDLR0_R1WLD                      0xFF00
    #define PCTL32_PHY_DX2LCDLR0_R2WLD                      0xFF0000
    #define PCTL32_PHY_DX2LCDLR0_R3WLD                      0xFF000000

    // PCTL32_PHY_DX2LCDLR2                                 (0xA664)
    #define PCTL32_PHY_DX2LCDLR1_WDQD                       0xFF
    #define PCTL32_PHY_DX2LCDLR1_RDQSD                      0xFF00

    // PCTL32_PHY_DX3LCDLR0                                 (0xA668)
    #define PCTL32_PHY_DX2LCDLR2_R0DQSG                     0xFF
    #define PCTL32_PHY_DX2LCDLR2_R1DQSG                     0xFF00
    #define PCTL32_PHY_DX2LCDLR2_R2DQSG                     0xFF0000
    #define PCTL32_PHY_DX2LCDLR2_R3DQSG                     0xFF000000

    // PCTL32_PHY_DX3LCDLR1                                 (0xA6A0)
    #define PCTL32_PHY_DX3LCDLR0_R0WLD                      0xFF
    #define PCTL32_PHY_DX3LCDLR0_R1WLD                      0xFF00
    #define PCTL32_PHY_DX3LCDLR0_R2WLD                      0xFF0000
    #define PCTL32_PHY_DX3LCDLR0_R3WLD                      0xFF000000

    // PCTL32_PHY_DX3LCDLR2                                 (0xA6A4)
    #define PCTL32_PHY_DX3LCDLR1_WDQD                       0xFF
    #define PCTL32_PHY_DX3LCDLR1_RDQSD                      0xFF00

    // PCTL32_PHY_DX0GCR                                    (0xA6A8)
    #define PCTL32_PHY_DX3LCDLR2_R0DQSG                     0xFF
    #define PCTL32_PHY_DX3LCDLR2_R1DQSG                     0xFF00
    #define PCTL32_PHY_DX3LCDLR2_R2DQSG                     0xFF0000
    #define PCTL32_PHY_DX3LCDLR2_R3DQSG                     0xFF000000

    // PCTL32_PHY_DX0GSR0                                   (0xA5C0)
    #define PCTL32_PHY_DX0GCR_DXEN                          BIT0
    #define PCTL32_PHY_DX0GCR_CALBYP                        BIT1
    #define PCTL32_PHY_DX0GCR_DXODT                         BIT2
    #define PCTL32_PHY_DX0GCR_DXIOM                         BIT3
    #define PCTL32_PHY_DX0GCR_WLRKEN                        0xF0
    #define PCTL32_PHY_DX0GCR_WLRKEN_SHIFT                  4
    #define PCTL32_PHY_DX0GCR_MDLEN                         BIT8
    #define PCTL32_PHY_DX0GCR_DXPDD                         BIT9
    #define PCTL32_PHY_DX0GCR_DXPDR                         BIT10
    #define PCTL32_PHY_DX0GCR_DQSRPD                        BIT11

    // PCTL32_PHY_DX0GSR1                                   (0xA5C4)
    #define PCTL32_PHY_DX0GSR_WDQCAL                        BIT0
    #define PCTL32_PHY_DX0GSR_RDQSCAL                       BIT1
    #define PCTL32_PHY_DX0GSR_GDQSCAL                       BIT2
    #define PCTL32_PHY_DX0GSR_WLCAL                         BIT3
    #define PCTL32_PHY_DX0GSR_WLDONE                        BIT4
    #define PCTL32_PHY_DX0GSR_WLERR                         BIT5
    #define PCTL32_PHY_DX0GSR_WLPRD                         0x3FC0
    #define PCTL32_PHY_DX0GSR_DPLOCK                        BIT14
    #define PCTL32_PHY_DX0GSR_GDQSPRD                       0x7F8000

    // PCTL32_PHY_DX1GCR                                    (0xA5C8)
    #define PCTL32_PHY_DX0GSR_DLTDONE                       BIT0
    #define PCTL32_PHY_DX0GSR_DLTCODE                       0x1FFFFFE

    // PCTL32_PHY_DX1GSR0                                   (0xA600)
    #define PCTL32_PHY_DX1GCR_DXEN                          BIT0
    #define PCTL32_PHY_DX1GCR_CALBYP                        BIT1
    #define PCTL32_PHY_DX1GCR_DXODT                         BIT2
    #define PCTL32_PHY_DX1GCR_DXIOM                         BIT3
    #define PCTL32_PHY_DX1GCR_WLRKE                         0xF0
    #define PCTL32_PHY_DX1GCR_WLRKE_SHIFT                   4
    #define PCTL32_PHY_DX1GCR_MDLEN                         BIT8
    #define PCTL32_PHY_DX1GCR_DXPDD                         BIT9
    #define PCTL32_PHY_DX1GCR_DXPDR                         BIT10
    #define PCTL32_PHY_DX1GCR_DQSRP                         BIT11

    // PCTL32_PHY_DX1GSR1                                   (0xA604)
    #define PCTL32_PHY_DX1GSR_WDQCAL                        BIT0
    #define PCTL32_PHY_DX1GSR_RDQSCAL                       BIT1
    #define PCTL32_PHY_DX1GSR_GDQSCAL                       BIT2
    #define PCTL32_PHY_DX1GSR_WLCAL                         BIT3
    #define PCTL32_PHY_DX1GSR_WLDONE                        BIT4
    #define PCTL32_PHY_DX1GSR_WLERR                         BIT5
    #define PCTL32_PHY_DXGSR_WLPRD                          0x3FC0
    #define PCTL32_PHY_DX1GSR_DPLOCK                        BIT14
    #define PCTL32_PHY_DX1GSR_GDQSPRD                       0x7F8000

    // PCTL32_PHY_DX2GCR                                    (0xA608)
    #define PCTL32_PHY_DX1GSR_DLTDONE                       BIT0
    #define PCTL32_PHY_DX1GSR_DLTCODE                       0x1FFFFFE

    // PCTL32_PHY_DX2GSR0                                   (0xA640)
    #define PCTL32_PHY_DX2GCR_DXEN                          BIT0
    #define PCTL32_PHY_DX2GCR_CALBYP                        BIT1
    #define PCTL32_PHY_DX2GCR_DXODT                         BIT2
    #define PCTL32_PHY_DX2GCR_DXIOM                         BIT3
    #define PCTL32_PHY_DX2GCR_WLRKEN                        0xF0
    #define PCTL32_PHY_DX2GCR_WLRKEN_SHIFT                  4
    #define PCTL32_PHY_DX2GCR_MDLEN                         BIT8
    #define PCTL32_PHY_DX2GCR_DXPDD                         BIT9
    #define PCTL32_PHY_DX2GCR_DXPDR                         BIT10
    #define PCTL32_PHY_DX2GCR_DQSRPD                        BIT11

    // PCTL32_PHY_DX2GSR1                                   (0xA644)
    #define PCTL32_PHY_DX2GSR_WDQCAL                        BIT0
    #define PCTL32_PHY_DX2GSR_RDQSCAL                       BIT1
    #define PCTL32_PHY_DX2GSR_GDQSCAL                       BIT2
    #define PCTL32_PHY_DX2GSR_WLCAL                         BIT3
    #define PCTL32_PHY_DX2GSR_WLDONE                        BIT4
    #define PCTL32_PHY_DX2GSR_WLERR                         BIT5
    #define PCTL32_PHY_DX2GSR_DPLOCK                        BIT14
    #define PCTL32_PHY_DX2GSR_GDQSPRD                       0x7F8000

    // PCTL32_PHY_DX3GCR                                    (0xA648)
    #define PCTL32_PHY_DX2GSR_DLTDONE                       BIT0
    #define PCTL32_PHY_DX2GSR_DLTCODE                       0x1FFFFFE

    // PCTL32_PHY_DX3GSR0                                   (0xA680)
    #define PCTL32_PHY_DX3GCR_DXEN                          BIT0
    #define PCTL32_PHY_DX3GCR_CALBYP                        BIT1
    #define PCTL32_PHY_DX3GCR_DXODT                         BIT2
    #define PCTL32_PHY_DX3GCR_DXIOM                         BIT3
    #define PCTL32_PHY_DX3GCR_WLRKEN                        0xF0
    #define PCTL32_PHY_DX3GCR_WLRKEN_SHIFT                  4
    #define PCTL32_PHY_DX3GCR_MDLEN                         BIT8
    #define PCTL32_PHY_DX3GCR_DXPDD                         BIT9
    #define PCTL32_PHY_DX3GCR_DXPDR                         BIT10
    #define PCTL32_PHY_DX3GCR_DQSRPD                        BIT11

    // PCTL32_PHY_DX3GSR1                                   (0xA684)
    #define PCTL32_PHY_DX3GSR_WDQCAL                        BIT0
    #define PCTL32_PHY_DX3GSR_RDQSCAL                       BIT1
    #define PCTL32_PHY_DX3GSR_GDQSCAL                       BIT2
    #define PCTL32_PHY_DX3GSR_WLCAL                         BIT3
    #define PCTL32_PHY_DX3GSR_WLDONE                        BIT4
    #define PCTL32_PHY_DX3GSR_WLERR                         BIT5
    #define PCTL32_PHY_DX3GSR_WLPRD                         0x3FC0
    #define PCTL32_PHY_DX3GSR_DPLOCK                        BIT14
    #define PCTL32_PHY_DX3GSR_GDQSPRD                       0x7F8000

    // PCTL32_PHY_ZQ0CR                                     (0xA688)
    #define PCTL32_PHY_DX3GSR_DLTDONE                       BIT0
    #define PCTL32_PHY_DX3GSR_DLTCODE                       0x1FFFFFE

    // PCTL32_PHY_ZQ0SR                                     (0xA5A0)
    #define PCTL32_PHY_ZDATA0                               0xFFFFF
    #define PCTL32_PHY_ZPROG0                               0xFF00000
    #define PCTL32_PHY_ZDEN0                                BIT28
    #define PCTL32_PHY_ZCALBYP0                             BIT29
    #define PCTL32_PHY_ZCAL0                                BIT30
    #define PCTL32_PHY_ZQPD0                                BIT31

    // PCTL32_PHY_ZQ1CR                                     (0xA5A4)
    #define PCTL32_PHY_ZCTRL0                               0xFFFFF
    #define PCTL32_PHY_ZPD0                                 0x300000
    #define PCTL32_PHY_ZPU0                                 0xC00000
    #define PCTL32_PHY_ODP0                                 0x3000000
    #define PCTL32_PHY_OPU0                                 0xC000000
    #define PCTL32_PHY_ZERR0                                BIT30
    #define PCTL32_PHY_ZDONE0                               BIT31

    // PCTL32_PHY_ZQ1SR                                     (0xA5A8)
    #define PCTL32_PHY_ZDATA1                               0xFFFFF
    #define PCTL32_PHY_ZPROG1                               0xFF00000
    #define PCTL32_PHY_ZDEN1                                BIT28
    #define PCTL32_PHY_ZCALBYP1                             BIT29
    #define PCTL32_PHY_ZCAL1                                BIT30
    #define PCTL32_PHY_ZQPD1                                BIT31

    // PCTL32_PHY_ZQ2CR                                     (0xA5AC)
    #define PCTL32_PHY_ZCTRL1                               0xFFFFF
    #define PCTL32_PHY_ZPD1                                 0x300000
    #define PCTL32_PHY_ZPU1                                 0xC00000
    #define PCTL32_PHY_ODP1                                 0x3000000
    #define PCTL32_PHY_OPU1                                 0xC000000
    #define PCTL32_PHY_ZERR1                                BIT30
    #define PCTL32_PHY_ZDONE1                               BIT31

    // PCTL32_PHY_ZQ2SR                                     (0xA5B0)
    #define PCTL32_PHY_ZDATA2                               0xFFFFF
    #define PCTL32_PHY_ZPROG2                               0xFF00000
    #define PCTL32_PHY_ZDEN2                                BIT28
    #define PCTL32_PHY_ZCALBYP2                             BIT29
    #define PCTL32_PHY_ZCAL2                                BIT30
    #define PCTL32_PHY_ZQPD2                                BIT31

    // PCTL32_PHY_ZQ3CR                                     (0xA5B4)
    #define PCTL32_PHY_ZCTRL2                               0xFFFFF
    #define PCTL32_PHY_ZPD2                                 0x300000
    #define PCTL32_PHY_ZPU2                                 0xC00000
    #define PCTL32_PHY_ODP2                                 0x3000000
    #define PCTL32_PHY_OPU2                                 0xC000000
    #define PCTL32_PHY_ZERR2                                BIT30
    #define PCTL32_PHY_ZDON21                               BIT31

    // PCTL32_PHY_ZQ3SR                                     (0xA5B8)
    #define PCTL32_PHY_ZDATA3                               0xFFFFF
    #define PCTL32_PHY_ZPROG3                               0xFF00000
    #define PCTL32_PHY_ZDEN3                                BIT28
    #define PCTL32_PHY_ZCALBYP3                             BIT29
    #define PCTL32_PHY_ZCAL3                                BIT30
    #define PCTL32_PHY_ZQPD3                                BIT31

    // MISC_TEST_CONTROL                                    (0xA5BC)
    #define PCTL32_PHY_ZCTRL3                               0xFFFFF
    #define PCTL32_PHY_ZPD3                                 0x300000
    #define PCTL32_PHY_ZPU3                                 0xC00000
    #define PCTL32_PHY_ODP3                                 0x3000000
    #define PCTL32_PHY_OPU3                                 0xC000000
    #define PCTL32_PHY_ZERR3                                BIT30
    #define PCTL32_PHY_ZDON3                                BIT31

    // EXT_CLK_SEL_0                                        (0xD810)
    #define DEVICE_HIZ                                      BIT0
    #define I2C_JTAG_STALL_DIS                              BIT1
    #define LVDS_TEST_EN                                    BIT4
    #define EXT_CLK_SEL_38TO32                              0xFE00

    // EXT_CLK_SEL_1                                        (0xD812)
    #define EXT_CK_SEL_0                                    0x7F
    #define EXT_CK_SEL_1                                    0x7F00

    // EXT_CLK_SEL_0_ALT                                    (0xD814)
    #define EXT_CK_SEL_2                                    0x7F

    // EXT_CLK_SEL_1_ALT                                    (0xD816)
    #define EXT_CK_SEL_0_ALT                                0x7F
    #define EXT_CK_SEL_1_ALT                                0x7F00

    // RX_DATA_SET_MAIN                                     (0xD818)
    #define EXT_CK_SEL_2_ALT                                0x7F

    // RX_DATA_SET_PIP                                      (0xD81A)
    #define IMP_RX_DATA_SET                                 0x0F
    #define MODP_RX_DATA_SET                                0xF0
    #define MODP_RX_DATA_SET_SHIFT                          4
    #define MHF_RX_DATA_SET                                 0x0F00
    #define MVF_RX_DATA_SET                                 0xF000

    // TX_STALL_SET                                         (0xD81C)
    #define P_WFIFO_RX_DATA_SET                             0x0F
    #define PODP_RX_DATA_SET                                0xF0
    #define PODP_RX_DATA_SET_SHIFT                          4
    #define PHF_RX_DATA_SET                                 0x0F00
    #define PVF_RX_DATA_SET                                 0xF000

    // RX_DATA_SET2                                         (0xD81E)
    #define IMP_TX_STALL_SET                                0x03
    #define MFIFO_TX_STALL_SET                              0x0C
    #define MFIFO_TX_STALL_SET_SHIFT                        2
    #define MHF_TX_STALL_SET                                0x30
    #define MHF_TX_STALL_SET_SHIFT                          4
    #define MVF_TX_STALL_SET                                0xC0
    #define MVF_TX_STALL_SET_SHIFT                          6
    #define IPP_TX_STALL_SET                                0x0300
    #define P_RFIFO_TX_STALL_SET                            0x0C00
    #define PHF_TX_STALL_SET                                0x3000
    #define PVF_TX_STALL_SET                                0xC000

    // TX_STALL_SET2                                        (0xD820)
    #define MPZ_RX_DATA_SET                                 0x0F

    // RAM_TEST_RESERVED1                                   (0xD822)
    #define MPZ_TX_STALL_SET                                0x03

    // RAM_TEST_RESERVED2                                   (0xD824)

    // RAM_TEST_RESERVED3                                   (0xD826)

    // RAM_TEST_RESERVED4                                   (0xD828)

    // RAM_TEST_RESERVED5                                   (0xD82A)

    // RAM_TEST_RESERVED6                                   (0xD82C)

    // RAM_TEST_RESERVED7                                   (0xD82E)

    // RAM_TEST_RESERVED8                                   (0xD830)

    // RAM_TEST_RESERVED9                                   (0xD832)

    // RAM_TEST_RESERVED10                                  (0xD834)

    // RAM_TEST_RESERVED11                                  (0xD836)

    // RAM_TEST_RESERVED12                                  (0xD838)

    // RAM_TEST_RESERVED13                                  (0xD83A)

    // RAM_TEST_RESERVED14                                  (0xD83C)
    #define RAM_BIST_MVF_EN                                 BIT0

    // RAM_TEST_RESERVED15                                  (0xD83E)

    // RAM_TEST_RESERVED16                                  (0xD840)

    // RAM_TEST_RESERVED17                                  (0xD842)

    // RAM_TEST_RESERVED18                                  (0xD844)

    // RAM_TEST_RESERVED19                                  (0xD846)
    #define RAM_BIST_DFL_PASS_FAILn                         BIT4

    // RAM_TEST_RESERVED20                                  (0xD848)

    // RAM_TEST_RESERVED21                                  (0xD84A)

    // RAM_TEST_RESERVED22                                  (0xD84C)

    // RAM_TEST_RESERVED23                                  (0xD84E)

    // RAM_TEST_RESERVED24                                  (0xD850)

    // RAM_TEST_RESERVED25                                  (0xD852)

    // RAM_TEST_RESERVED26                                  (0xD854)
    #define RAM_BIST_AIP_EN                                 BIT0

    // RAM_TEST_RESERVED27                                  (0xD856)

    // RAM_TEST_RESERVED28                                  (0xD858)

    // RAM_TEST_RESERVED29                                  (0xD85A)

    // RAM_TEST_RESERVED30                                  (0xD860)

    // RAM_TEST_RESERVED31                                  (0xD862)

    // RAM_TEST_RESERVED32                                  (0xD864)

    // RAM_TEST_RESERVED33                                  (0xD866)

    // RAM_TEST_RESERVED34                                  (0xD868)

    // ROM_BIST_RESERVED1                                   (0xD86A)

    // ROM_BIST_RESERVED                                    (0xD876)

    // ROM_BIST_RESERVED3                                   (0xD878)

    // TEST_PROBEA_SEL                                      (0xD87A)

    // TEST_PROBEB_SEL                                      (0xD87C)
    #define TEST_PROBE_A_SEL                                0xFFFF

    // TEST_PROBE_OUT                                       (0xD87E)
    #define TEST_PROBE_B_SEL                                0xFFFF

    // TABLE_ACCESS_BRIDGE_COLLISION                        (0xD880)
    #define TEST_PROBE_A_OUT                                0xFF
    #define TEST_PROBE_B_OUT                                0xFF00

    // TABLE_RESET                                          (0xD882)
    #define VLUT_ACCESS_COLLISION                           BIT0
    #define ACC_ACCESS_COLLISION                            BIT1
    #define OSD_ACCESS_COLLISION                            BIT2
    #define LPM_ACCESS_COLLISION                            BIT3
    #define MVF_COEF_ACCESS_COLLISION                       BIT4
    #define MHF_COEF_ACCESS_COLLISION                       BIT5
    #define PVF_COEF_ACCESS_COLLISION                       BIT6
    #define PHF_COEF_ACCESS_COLLISION                       BIT7
    #define VLUT2_ACCESS_COLLISION                          BIT8

    // MC_FIFO_RD_UNDERFLOW                                 (0xD884)
    #define VLUT_TABLE_RESET                                BIT0
    #define ACC_TABLE_RESET                                 BIT1
    #define OSD_TABLE_RESET                                 BIT2
    #define LPM_TABLE_RESET                                 BIT3
    #define MVF_COEF_TABLE_RESET                            BIT4
    #define MHF_COEF_TABLE_RESET                            BIT5
    #define PVF_COEF_TABLE_RESET                            BIT6
    #define PHF_COEF_TABLE_RESET                            BIT7
    #define VLUT2_TABLE_RESET                               BIT8

    // MC_FIFO_RD_UNDERFLOW                       (0xD886)
    #define FIFO_RD_UNDERFLOW                               0xFFFF
    #define MC_FIFO_MAIN_RD_UNDERFLOW			    BIT0
    #define MC_FIFO_MAIN_PREV_RD_UNDERFLOW		    BIT1
    #define MC_FIFO_MADI_PREV_RD_UNDERFLOW		    BIT2
    #define MC_FIFO_MADI_PM1_RD_UNDERFLOW		    BIT3
    #define MC_FIFO_CCS_RD_UNDERFLOW			    BIT4
    #define MC_FIFO_PIP_RD_UNDERFLOW			    BIT5
    #define MC_FIFO_DEC1_RD1_UNDERFLOW			    BIT6
    #define MC_FIFO_DEC1_RD2_UNDERFLOW			    BIT7
    #define MC_FIFO_MV_RD_UNDERFLOW 			    BIT8
    #define MC_FIFO_MV_PREV_RD_UNDERFLOW		    BIT9
    #define MC_FIFO_OSD_RD_UNDERFLOW			    BIT10
    #define MC_FIFO_FSB_RD_UNDERFLOW			    BIT11
    #define MC_FIFO_OD_RD_UNDERFLOW 			    BIT12
    #define MC_FIFO_AVS_RD_UNDERFLOW			    BIT13
    #define MC_FIFO_DEC2_RD1_UNDERFLOW			    BIT14
    #define MC_FIFO_DEC2_RD2_UNDERFLOW			    BIT15

    // MC_FIFO_RD_UNDERFLOW2                      (0xD888)
    #define FIFO_RD_UNDERFLOW2                              BIT0

    // MC_FIFO_WR_OVERFLOW                        (0xD88A)
    #define FIFO_WR_OVERFLOW                                0x07FF
    #define MC_FIFO_MAIN_WR_OVERFLOW			    BIT0
    #define MC_FIFO_PIP_WR_OVERFLOW 			    BIT1
    #define MC_FIFO_MV_WR_OVERFLOW			    BIT2
    #define MC_FIFO_CCS_WR_OVERFLOW 			    BIT3
    #define MC_FIFO_DEC1_WR_OVERFLOW			    BIT4
    #define MC_FIFO_VBI_WR_OVERFLOW 			    BIT5
    #define MC_FIFO_OD_WR_OVERFLOW			    BIT6
    #define MC_FIFO_AVS_WR_OVERFLOW 			    BIT7
    #define MC_FIFO_FSB_WR_OVERFLOW 			    BIT8
    #define MC_FIFO_DEC2_WR_OVERFLOW			    BIT9

    // MC_FIFO_EN_hi                              (0xD88C)
    #define MC_FIFO_EN                                      0x3FFF
    #define MC_FIFO_DEC1_RD2				    BIT0
    #define MC_FIFO_DEC2_RD1				    BIT1
    #define MC_FIFO_DEC2_RD2				    BIT2
    #define MC_FIFO_AVS_WR				    BIT3
    #define MC_FIFO_AVS_RD				    BIT4
    #define MC_FIFO_OSD_RD				    BIT5
    #define MC_FIFO_FSB_WR				    BIT6
    #define MC_FIFO_FSB_RD				    BIT7
    #define MC_FIFO_CCS_WR				    BIT8
    #define MC_FIFO_CCS_RD				    BIT9
    #define MC_FIFO_CACHE_WR				    BIT10
    #define MC_FIFO_CACHE_RD				    BIT11
    #define MC_FIFO_TNR_RD				    BIT12
    #define MC_FIFO_TNR_WR				    BIT13

    // MC_FIFO_EN_lo                              (0xD88E)
    #define MC_FIFO_MAIN_WR 				    BIT0
    #define MC_FIFO_PIP_WR				    BIT1
    #define MC_FIFO_MV_WR				    BIT2
    #define MC_FIFO_OD_WR				    BIT3
    #define MC_FIFO_VBI_WR				    BIT4
    #define MC_FIFO_DEC1_WR 				    BIT5
    #define MC_FIFO_DEC2_WR 				    BIT6
    #define MC_FIFO_OD_RD				    BIT7
    #define MC_FIFO_MAIN_RD 				    BIT8
    #define MC_FIFO_MAIN_PREV_RD			    BIT9
    #define MC_FIFO_PIP_RD				    BIT10
    #define MC_FIFO_MADI_PREV_RD			    BIT11
    #define MC_FIFO_MADI_PM1_RD 			    BIT12
    #define MC_FIFO_MV_RD				    BIT13
    #define MC_FIFO_MV_PREV_RD				    BIT14
    #define MC_FIFO_DEC1_RD1				    BIT15

    // TEST_PROBEC_SEL                                      (0xD88E)

    // MC_FIFO1_CONFIG                                      (0xD890)
    #define TEST_PROBE_C_ENABLE                             BIT0
    #define TEST_PROBE_C_SEL                                0xFE
    #define TEST_PROBE_C_SEL_SHIFT                          1
    #define TEST_PROBE_LVDS_EN                              BIT8
    #define TEST_DELAY_EN                                   BIT9
    #define TEST_JE_CLK_SEL                                 BIT10
    #define TEST_SPARE                                      0xF800

    // MC_FIFO2_CONFIG                                      (0xD892)
    #define MAIN_W_PCONFIG                                  0x03
    #define PIP_W_PCONFIG                                   0x0C
    #define PIP_W_PCONFIG_SHIFT                             2
    #define VTFC_R_PCONFIG                                  0x30
    #define VTFC_R_PCONFIG_SHIFT                            4
    #define VTFP_R_PCONFIG                                  0xC0
    #define VTFP_R_PCONFIG_SHIFT                            6
    #define MOV_W_PCONFIG                                   0x0300
    #define PIP_R_PCONFIG                                   0x0C00
    #define MADP_R_PCONFIG                                  0x3000
    #define MADPM1_R_PCONFIG                                0xC000

    // MC_FIFO3_CONFIG                                      (0xD894)
    #define OSD_R_PCONFIG                                   0x03
    #define MOVC_R_PCONFIG                                  0x0C
    #define MOVC_R_PCONFIG_SHIFT                            2
    #define MOVP_R_PCONFIG                                  0x30
    #define MOVP_R_PCONFIG_SHIFT                            4
    #define OSD_W_PCONFIG                                   BIT6
    #define HST_R_PCONFIG                                   BIT7
    #define OD_W_PCONFIG                                    0x0300
    #define OD_R_PCONFIG                                    0x0C00
    #define CCS_W_PCONFIG                                   0x3000
    #define CCS_R_PCONFIG                                   0xC000

    // MC_FIFO4_CONFIG                                      (0xD896)
    #define AVS_W_PCONFIG                                   0x03
    #define AVS_R_PCONFIG                                   0x0C
    #define AVS_R_PCONFIG_SHIFT                             2
    #define DEC_W_PCONFIG                                   0x30
    #define DEC_W_PCONFIG_SHIFT                             4
    #define DEC_R1_PCONFIG                                  0xC0
    #define DEC_R1_PCONFIG_SHIFT                            6
    #define DEC_R2_PCONFIG                                  0x0300
    #define VBI_W_PCONFIG                                   0x0C00
    #define TNR_R_PCONFIG                                   0x3000
    #define TNR_W_PCONFIG                                   0xC000

    // MVF_DCDI_CTRL2                                       (0xD898)
    #define DEC2_W_PCONFIG                                  0x03
    #define DEC2_R1_PCONFIG                                 0x0C
    #define DEC2_R1_PCONFIG_SHIFT                           2
    #define DEC2_R2_PCONFIG                                 0x30
    #define DEC2_R2_PCONFIG_SHIFT                           4

    // MVF_DCDI_CTRL3                                       (0xD89A)
    #define MVF_CLAMP_REP_THRSH                             0x0F
    #define MVF_EDGE_REP_EN                                 BIT4
    #define MVF_VAR_DEP_EN                                  BIT5
    #define MVF_VAR_DEP_ORDER                               0x01C0
    #define MVF_PRO_ANGLE_EN                                BIT9

    // MVF_DCDI_CTRL4                                       (0xD89C)
    #define MVF_CS_ALG_SWITCH                               BIT1
    #define MVF_PS_QUAD_INTP_EN                             BIT2
    #define MVF_SP_COEFF_SEL                                0x18
    #define MVF_SP_COEFF_SEL_SHIFT                          3
    #define MVF_PELCORR_EN                                  BIT5
    #define MVF_ALPHA_LIMIT                                 0x0FC0
    #define MVF_DIS_MV_ANG_CALC                             BIT12
    #define MVF_MF_ALPHA_DEP_EN                             BIT13
    #define MVF_ANGLE_HOR_MF_EN                             BIT14

    // MVF_DCDI_CTRL5                                       (0xD89E)
    #define MVF_DCDI_PELCORR_TH                             0x0F
    #define MVF_DCDI_VAR_THRSH                              0xFF00

    // MVF_DCDI_CTRL6                                       (0xD8A0)
    #define MVF_DCDI_MV_NL_LUT_EN                           BIT0

    // PVF_DCDI_CTRL2                                       (0xD8A2)
    #define MVF_DCDI_MV_NL_LUT                              0xFFFF

    // PVF_DCDI_CTRL3                                       (0xD8A4)
    #define PVF_CLAMP_REP_THRSH                             0x0F
    #define PVF_EDGE_REP_EN                                 BIT4
    #define PVF_VAR_DEP_EN                                  BIT5
    #define PVF_VAR_DEP_ORDER                               0x01C0
    #define PVF_PRO_ANGLE_EN                                BIT9

    // PVF_DCDI_CTRL4                                       (0xD8A6)
    #define PVF_CS_ALG_SWITCH                               BIT1
    #define PVF_PS_QUAD_INTP_EN                             BIT2
    #define PVF_SP_COEFF_SEL                                0x18
    #define PVF_SP_COEFF_SEL_SHIFT                          3
    #define PVF_PELCORR_EN                                  BIT5
    #define PVF_ALPHA_LIMIT                                 0x0FC0
    #define PVF_DIS_MV_ANG_CALC                             BIT12
    #define PVF_MF_ALPHA_DEP_EN                             BIT13
    #define PVF_ANGLE_HOR_MF_EN                             BIT14

    // PVF_DCDI_CTRL5                                       (0xD8A8)
    #define PVF_DCDI_PELCORR_TH                             0x0F
    #define PVF_DCDI_VAR_THRSH                              0xFF00

    // PVF_DCDI_CTRL6                                       (0xD8AA)
    #define PVF_DCDI_MV_NL_LUT_EN                           BIT0

    // JTAG_BS_TO_OCM                                       (0xD8AC)
    #define PVF_DCDI_MV_NL_LUT                              0xFFFF

    // JTAG_BS_FROM_OCM                                     (0xD8AE)

    // HOST_TEST_RESERVED_0                                 (0xD8B0)

    // DDS_SPARE1                                           (0xD8B2)
    #define SPARE_AIP_VBI_CTRL1                             0xF000

    // DIP_SPARE1                                           (0xD8B6)

    // Reserved_Spare1                                      (0xD8B8)

    // MHF_SPARE1                                           (0xD8BA)

    // MVF_SPARE1                                           (0xD8C0)

    // PHF_SPARE1                                           (0xD8C2)

    // PVF_SPARE1                                           (0xD8C4)

    // MHF_DEMOWIND_CTRL_0                                  (0xD8C6)

    // MHF_DEMOWIND_CTRL_1                                  (0xD8C8)
    #define WINDOW_SHARP_EN                                 BIT0
    #define WIND_PIXNUM_ST                                  0x3FFE

    // MHF_DEMOWIND_CTRL_2                                  (0xD8CA)
    #define WIND_PIXNUM_END                                 0x1FFF

    // MHF_DEMOWIND_CTRL_3                                  (0xD8CC)
    #define WIND_LINUM_ST                                   0x0FFF

    // MHF_DEMOWIND_SHARPNESS                               (0xD8CE)
    #define WIND_LINUM_END                                  0x0FFF

    // MVF_DEMOWIND_CTRL_0                                  (0xD8D0)
    #define Y_GAIN_SHARP_4WIN                               0xFF
    #define UV_GAIN_SHARP_4WIN                              0xFF00

    // MVF_DEMOWIND_CTRL_1                                  (0xD8D2)

    // MVF_DEMOWIND_CTRL_2                                  (0xD8D4)

    // MVF_DEMOWIND_CTRL_3                                  (0xD8D6)

    // MVF_DEMOWIND_SHARPNESS                               (0xD8D8)

    // ADC_BIST_CTRL0                                       (0xD8DA)

    // ADC_BIST_CAL_CTRL                                    (0xAEB0)
    #define ADC_BIST_EN                                     BIT0
    #define ADC_BIST_ACTIVE                                 BIT1
    #define ADC_BIST_MODE                                   0x0C
    #define ADC_BIST_MODE_SHIFT                             2
    #define ADC_CH_SEL                                      0x30
    #define ADC_CH_SEL_SHIFT                                4
    #define CDAC_TEST_EN                                    BIT6
    #define QTH_TEST_EN                                     BIT7
    #define QTH_DEMUX_PHASE_SEL                             0x0300
    #define ADC_DATA_AVG_EN                                 BIT11
    #define TIME_OUT_VALUE                                  0xF000

    // ADC_BIST_CAL_INIT_CTRL1                              (0xAEB4)
    #define FORCE_MANUAL_FS                                 BIT0
    #define FORCE_MANUAL_ZS1                                BIT1
    #define FORCE_MANUAL_ZS2                                BIT2
    #define FS_DELTAX_CAL_EN                                BIT3
    #define FS_DELTAX_WR_DONE                               BIT4
    #define ADC_DATA_SAMPLE_DLY                             0x03E0
    #define CAL_SETTLE_VALUE                                0xFC00

    // ADC_BIST_CAL_INIT_CTRL2                              (0xAEB8)
    #define FS_INIT                                         0xFF
    #define ZS1_INIT                                        0x7F00

    // ADC_BIST_FS_STDAC_INIT_CTRL                          (0xAEBC)
    #define ZS2_INIT                                        0x01FF

    // ADC_BIST_FS_STDAC_VIN1_REF                           (0xAEC0)
    #define FS_STDAC_INIT_VIN1                              0xFF
    #define FS_STDAC_INIT_VIN2                              0xFF00

    // ADC_BIST_FS_STDAC_VIN2_REF                           (0xAEC4)
    #define FS_STDAC_VIN1_REF                               0x03FF

    // ADC_BIST_FS_MIN_MAX                                  (0xAEC8)
    #define FS_STDAC_VIN2_REF                               0x03FF

    // ADC_BIST_FS_DELTA_REF1                               (0xAECC)
    #define FS_MIN                                          0xFF
    #define FS_MAX                                          0xFF00

    // ADC_BIST_FS_DELTA_REF2                               (0xAED0)
    #define FS_DELTA_REF1                                   0x03FF

    // ADC_BIST_ZS_INIT_CTRL                                (0xAED4)
    #define FS_DELTA_REF2                                   0x03FF

    // ADC_BIST_ZS1_REF                                     (0xAED8)
    #define ZS1_STDAC_INIT_VIN                              0xFF
    #define ZS2_STDAC_INIT_VIN                              0xFF00

    // ADC_BIST_ZS2_REF                                     (0xAEDC)
    #define ZS1_MIN_REF                                     0x7F
    #define ZS1_MAX_REF                                     0x7F00

    // ADC_BIST_ZS1_MIN_MAX                                 (0xAEE0)
    #define ZS2_MIN_REF                                     0x01FF
    #define ZS2_MAX_REF                                     0x1FF0000

    // ADC_BIST_ZS2_MIN                                     (0xAEE4)
    #define ZS1_MIN                                         0x7F
    #define ZS1_MAX                                         0x7F00

    // ADC_BIST_ZS2_MAX                                     (0xAEE8)
    #define ZS2_MIN                                         0x01FF

    // ADC_BIST_MANUAL_FS                                   (0xAEEC)
    #define ZS2_MAX                                         0x01FF

    // ADC_BIST_MANUAL_ZS                                   (0xAEF0)
    #define MANUAL_FS                                       0xFF

    // ADC_BIST_LIN_CTRL                                    (0xAEF4)
    #define MANUAL_ZS1                                      0x7F
    #define MANUAL_ZS2                                      0xFF80

    // ADC_BIST_CDAC_LIN_CTRL                               (0xAEF8)
    #define LIN_TEST_MODE                                   BIT0
    #define LIN_WAIT_EN                                     BIT1
    #define MEMLIN_LOOP_CNT                                 0xF0
    #define MEMLIN_LOOP_CNT_SHIFT                           4
    #define ZS1_SKEW_LIN                                    0x3F00

    // ADC_BIST_CDAC_CTRL                                   (0xAEFC)
    #define CDAC_RAMP_INCR                                  0x0F
    #define LIN_NHIT_VALUE                                  0xF0
    #define LIN_NHIT_VALUE_SHIFT                            4
    #define LIN_MHIT_VALUE                                  0x0F00

    // ADC_BIST_QTH_DATA_LO_THRESH                          (0xAF00)
    #define CDAC_RAMP_INIT                                  0xFF
    #define CDAC_RAMP_MAX                                   0xFF00

    // ADC_BIST_QTH_DATA_HI_THRESH                          (0xAF04)
    #define QTH_ADC_DATA_LO_THR                             0x03FF

    // ADC_BIST_TEST_CTRL                                   (0xAF08)
    #define QTH_ADC_DATA_HI_THR                             0x03FF

    // ADC_BIST_STATUS                                      (0xAF0C)
    #define TEST_PAT_EN                                     BIT0
    #define TEST_RAM_WRD                                    BIT1
    #define TEST_PAT_MCODE_SEL                              0x0C
    #define TEST_PAT_MCODE_SEL_SHIFT                        2
    #define ADC_BIST_TBUS_CTRL                              0xF0
    #define ADC_BIST_TBUS_CTRL_SHIFT                        4

    // ADC_BIST_ERROR_STATUS                                (0xAF10)
    #define FS_CALIB_DONE                                   BIT0
    #define ZS1_CALIB_DONE                                  BIT1
    #define LIN_TEST_DONE                                   BIT2
    #define CDAC_TEST_DONE                                  BIT3
    #define QTH_TEST_DONE                                   BIT4
    #define ZS2_CALIB_DONE                                  BIT5
    #define FS_CALIB_PASS                                   BIT8
    #define ZS1_CALIB_PASS                                  BIT9
    #define LIN_TEST_PASS                                   BIT10
    #define CDAC_TEST_PASS                                  BIT11
    #define QTH_TEST_PASS                                   BIT12
    #define ZS2_CALIB_PASS                                  BIT13

    // ADC_BIST_CAL_FS                                      (0xAF14)
    #define FS_ADC_VIN1_UF_ERRO                             BIT0
    #define FS_ADC_VIN2_OF_ERRO                             BIT1
    #define ZS1_UF_ERROR                                    BIT2
    #define ZS1_OF_ERROR                                    BIT3
    #define TIMEOUT_ERROR                                   BIT4
    #define MIS_3FF_FLAG                                    BIT5
    #define INIT_RAM_WRD_ERROR                              BIT6

    // ADC_BIST_CAL_ZS1                                     (0xAF18)
    #define CAL_FS                                          0xFF

    // ADC_BIST_CAL_ZS2                                     (0xAF1C)
    #define CAL_OFFSET1                                     0x7F

    // ADC_BIST_FS_VALUE                                    (0xAF20)
    #define CAL_OFFSET2                                     0x01FF

    // ADC_BIST_MIS1_0                                      (0xAF24)
    #define LOWER_FS                                        0xFF
    #define UPPER_FS                                        0xFF00

    // ADC_BIST_MIS3_2                                      (0xAF28)
    #define ADC_BIST_MIS0                                   0xFFFF
    #define ADC_BIST_MIS1                                   0xFFFF0000

    // ADC_BIST_MIS5_4                                      (0xAF2C)
    #define ADC_BIST_MIS2                                   0xFFFF
    #define ADC_BIST_MIS3                                   0xFFFF0000

    // ADC_BIST_MIS7_6                                      (0xAF30)
    #define ADC_BIST_MIS4                                   0xFFFF
    #define ADC_BIST_MIS5                                   0xFFFF0000

    // ADC_BIST_MIS9_8                                      (0xAF34)
    #define ADC_BIST_MIS6                                   0xFFFF
    #define ADC_BIST_MIS7                                   0xFFFF0000

    // ADC_BIST_MIS11_10                                    (0xAF38)
    #define ADC_BIST_MIS8                                   0xFFFF
    #define ADC_BIST_MIS9                                   0xFFFF0000

    // ADC_BIST_MIS13_12                                    (0xAF3C)
    #define ADC_BIST_MIS10                                  0xFFFF
    #define ADC_BIST_MIS11                                  0xFFFF0000

    // ADC_BIST_MIS15_14                                    (0xAF40)
    #define ADC_BIST_MIS12                                  0xFFFF
    #define ADC_BIST_MIS13                                  0xFFFF0000

    // ADC_BIST_MIS17_16                                    (0xAF44)
    #define ADC_BIST_MIS14                                  0xFFFF
    #define ADC_BIST_MIS15                                  0xFFFF0000

    // ADC_BIST_MIS19_18                                    (0xAF48)
    #define ADC_BIST_MIS16                                  0xFFFF
    #define ADC_BIST_MIS17                                  0xFFFF0000

    // ADC_BIST_MIS21_20                                    (0xAF4C)
    #define ADC_BIST_MIS18                                  0xFFFF
    #define ADC_BIST_MIS19                                  0xFFFF0000

    // ADC_BIST_MIS23_22                                    (0xAF50)
    #define ADC_BIST_MIS20                                  0xFFFF
    #define ADC_BIST_MIS21                                  0xFFFF0000

    // ADC_BIST_MIS25_24                                    (0xAF54)
    #define ADC_BIST_MIS22                                  0xFFFF
    #define ADC_BIST_MIS23                                  0xFFFF0000

    // ADC_BIST_QTH_ERR_DATA                                (0xAF58)
    #define ADC_BIST_MIS24                                  0xFFFF
    #define ADC_BIST_MIS25                                  0xFFFF0000

    // ADC_BIST_DNL_CTRL0                                   (0xAF5C)
    #define QTH_ADC_ERR_DATA0                               0xFF
    #define QTH_ADC_ERR_DATA1                               0xFF00
    #define QTH_ADC_ERR_DATA2                               0xFF0000
    #define QTH_ADC_ERR_DATA3                               0xFF000000

    // ADC_BIST_DNL_CTRL1                                   (0xAF60)

    // ADC_BIST_DNL_CTRL2                                   (0xAF64)

    // ADC_BIST_DNL_CTRL3                                   (0xAF68)

    // ADC_BIST_DT                                          (0xAF6C)

    // ADC_BIST_DNL0                                        (0xAF70)
    #define ADC_BIST_DT_MIN                                 0xFF
    #define ADC_BIST_DT_MAX                                 0xFF00

    // ADC_BIST_DNL1                                        (0xAF74)
    #define ADC_BIST_DNL_ST0                                0xFFFF

    // ADC_BIST_DNL2                                        (0xAF78)
    #define ADC_BIST_DNL_ST1                                0xFFFF

    // ADC_BIST_DNL3                                        (0xAF7C)
    #define ADC_BIST_DNL_ST2                                0xFFFF

    // ADC_BIST_DNL4                                        (0xAF80)
    #define ADC_BIST_DNL_ST3                                0xFFFF

    // ADC_BIST_DNL5                                        (0xAF84)
    #define ADC_BIST_DNL_ST4                                0xFFFF

    // ST_RAMBIST_CMD                                       (0xAF88)
    #define ADC_BIST_DNL_ST5                                0xFFFF

    // ST_RAMBIST_OCM_LPM_DATAFLOW_IMP_BEND                 (0xA8A0)
    #define ST_RAMBIST_COMD                                 0x1F

    // ST_RAMBIST_OCM_LPM_DATAFLOW_IMP_BBAD                 (0xA8A4)
    #define ST_RAMBIST_OCM_LPM_DATAFL                       0xFFFFFFFF

    // ST_RAMBIST_DVI_DPTX_DPRX01_BEND                      (0xA8A8)

    // ST_RAMBIST_DVI_DPTX_DPRX01_BBAD                      (0xA8AC)

    // ST_RAMBIST_ODP_BEND0                                 (0xA8B0)

    // ST_RAMBIST_ODP_BEND1                                 (0xA8B4)

    // ST_RAMBIST_ODP_BBAD0                                 (0xA8B8)

    // ST_RAMBIST_ODP_BBAD1                                 (0xA8BC)

    // ST_RAMBIST_MVF_PVF_MHF_PHF_BEND                      (0xA8C0)

    // ST_RAMBIST_MVF_PVF_MHF_PHF_BBAD                      (0xA8C4)
    #define ST_RAMBIST_MVF_PVF_MHF_PH                       0xFFFFFFFF

    // ST_RAMBIST_MC_BEND0                                  (0xA8C8)

    // ST_RAMBIST_MC_BEND1                                  (0xA8CC)

    // ST_RAMBIST_MC_BBAD0                                  (0xA8D0)

    // ST_RAMBIST_MC_BBAD1                                  (0xA8D4)

    // ST_RAMBIST_DP_BEND1                                  (0xA8D8)

    // ST_RAMBIST_DP_BBAD1                                  (0xA8DC)

    // ST_RAMBIST_IROM_A_B                                  (0xA8E0)

    // ST_RAMBIST_IROM_C_D                                  (0xA8E4)
    #define IROM_A_RO                                       0xFFFF
    #define IROM_B_RO                                       0xFFFF0000

    //                                                      (0xA8E8)
    #define IROM_C_RO                                       0xFFFF
    #define IROM_D_RO                                       0xFFFF0000



#endif