// Seed: 1430543756
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_5(
      1, |1, id_4, id_3 - id_1, 1
  );
  logic id_6;
  ;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1;
  logic id_1;
  wire  id_2;
  wire  id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd72
) ();
  wire _id_1;
  wire [id_1  ==  -1 'b0 ===  1 : 1] id_2;
endmodule
