============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 15 2024  10:25:42 pm
  Module:                 BranchUnit
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (866 ps) Path Delay Check
     Startpoint: (R) funct3[1]
       Endpoint: (R) halt

                   Capture    Launch  
      Path Delay:+    1000         -  
      Drv Adjust:+       0         0  
         Arrival:=    1000            
                                      
   Required Time:=    1000            
       Data Path:-     134            
           Slack:=     866            

Exceptions/Constraints:
  max_delay             1000            alu_conv.sdc_line_16 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  funct3[1]         -       -      R     (arrival)      1  1.1     0     0       0    (-,-) 
  drc_buf_sp11504/Z -       A->Z   R     CLKBUF_X1      3  5.7    16    36      36    (-,-) 
  drc_bufs10937/ZN  -       A->ZN  F     INV_X1         2  3.5     7    12      48    (-,-) 
  g10527__7675/ZN   -       A1->ZN R     NOR2_X1        2  4.0    26    34      83    (-,-) 
  g10474__7114/ZN   -       A1->ZN F     NAND3_X1       1  1.6    13    22     105    (-,-) 
  g10469__2391/ZN   (i)     A1->ZN R     NOR4_X1        2  0.0     0    29     134    (-,-) 
  halt              <<<     -      R     (port)         -    -     -     0     134    (-,-) 
#-------------------------------------------------------------------------------------------

(i) : Net is ideal.

