{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766729715233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766729715234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 26 11:45:15 2025 " "Processing started: Fri Dec 26 11:45:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766729715234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1766729715234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off transmissionLogicFPGA -c transmissionLogicFPGA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off transmissionLogicFPGA -c transmissionLogicFPGA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1766729715234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1766729715502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1766729715502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_data.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_data " "Found entity 1: uart_data" {  } { { "uart_data.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/uart_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766729721011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766729721011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_envelope.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_envelope.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_envelope " "Found entity 1: udp_envelope" {  } { { "udp_envelope.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/udp_envelope.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766729721012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766729721012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipenvelope.v 1 1 " "Found 1 design units, including 1 entities, in source file ipenvelope.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipEnvelope " "Found entity 1: ipEnvelope" {  } { { "ipEnvelope.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/ipEnvelope.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766729721013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766729721013 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame.v(94) " "Verilog HDL information at frame.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "frame.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1766729721015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sfd SFD frame.v(28) " "Verilog HDL Declaration information at frame.v(28): object \"sfd\" differs only in case from object \"SFD\" in the same scope" {  } { { "frame.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766729721015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dest_mac DEST_MAC frame.v(30) " "Verilog HDL Declaration information at frame.v(30): object \"dest_mac\" differs only in case from object \"DEST_MAC\" in the same scope" {  } { { "frame.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766729721015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "src_mac SRC_MAC frame.v(31) " "Verilog HDL Declaration information at frame.v(31): object \"src_mac\" differs only in case from object \"SRC_MAC\" in the same scope" {  } { { "frame.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766729721015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ether_type ETHER_TYPE frame.v(32) " "Verilog HDL Declaration information at frame.v(32): object \"ether_type\" differs only in case from object \"ETHER_TYPE\" in the same scope" {  } { { "frame.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766729721015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame.v 1 1 " "Found 1 design units, including 1 entities, in source file frame.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame " "Found entity 1: frame" {  } { { "frame.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766729721015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766729721015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc32_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file crc32_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_4bit " "Found entity 1: crc32_4bit" {  } { { "crc32_4bit.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/crc32_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766729721016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766729721016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nibble_stitcher.v 1 1 " "Found 1 design units, including 1 entities, in source file nibble_stitcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 nibble_stitcher " "Found entity 1: nibble_stitcher" {  } { { "nibble_stitcher.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/nibble_stitcher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766729721018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766729721018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/parser.v 0 0 " "Found 0 design units, including 0 entities, in source file output_files/parser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766729721019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parser.v 1 1 " "Found 1 design units, including 1 entities, in source file parser.v" { { "Info" "ISGN_ENTITY_NAME" "1 parser " "Found entity 1: parser" {  } { { "parser.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/parser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766729721021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766729721021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec_nic.v 1 1 " "Found 1 design units, including 1 entities, in source file exec_nic.v" { { "Info" "ISGN_ENTITY_NAME" "1 exec_nic " "Found entity 1: exec_nic" {  } { { "exec_nic.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/exec_nic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766729721022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766729721022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766729721023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766729721023 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MAX10_CLK1_50 exec_nic.v(41) " "Verilog HDL Implicit Net warning at exec_nic.v(41): created implicit net for \"MAX10_CLK1_50\"" {  } { { "exec_nic.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/exec_nic.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1766729721024 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exec_nic " "Elaborating entity \"exec_nic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1766729721047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nibble_stitcher nibble_stitcher:rx_stich " "Elaborating entity \"nibble_stitcher\" for hierarchy \"nibble_stitcher:rx_stich\"" {  } { { "exec_nic.v" "rx_stich" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/exec_nic.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766729721067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parser parser:rx_parser " "Elaborating entity \"parser\" for hierarchy \"parser:rx_parser\"" {  } { { "exec_nic.v" "rx_parser" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/exec_nic.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766729721072 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dest_mac_add parser.v(9) " "Verilog HDL warning at parser.v(9): object dest_mac_add used but never assigned" {  } { { "parser.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/parser.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1766729721072 "|exec_nic|parser:rx_parser"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "src_mac_add parser.v(9) " "Verilog HDL warning at parser.v(9): object src_mac_add used but never assigned" {  } { { "parser.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/parser.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1766729721072 "|exec_nic|parser:rx_parser"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 parser.v(94) " "Verilog HDL assignment warning at parser.v(94): truncated value with size 32 to match size of target (5)" {  } { { "parser.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/parser.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766729721075 "|exec_nic|parser:rx_parser"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 parser.v(115) " "Verilog HDL assignment warning at parser.v(115): truncated value with size 32 to match size of target (5)" {  } { { "parser.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/parser.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766729721075 "|exec_nic|parser:rx_parser"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 parser.v(128) " "Verilog HDL assignment warning at parser.v(128): truncated value with size 32 to match size of target (5)" {  } { { "parser.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/parser.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766729721076 "|exec_nic|parser:rx_parser"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dest_mac_add 0 parser.v(9) " "Net \"dest_mac_add\" at parser.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "parser.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/parser.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1766729721078 "|exec_nic|parser:rx_parser"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "src_mac_add 0 parser.v(9) " "Net \"src_mac_add\" at parser.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "parser.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/parser.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1766729721079 "|exec_nic|parser:rx_parser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame frame:tx " "Elaborating entity \"frame\" for hierarchy \"frame:tx\"" {  } { { "exec_nic.v" "tx" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/exec_nic.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766729721104 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "validUDP_HEADER frame.v(33) " "Verilog HDL or VHDL warning at frame.v(33): object \"validUDP_HEADER\" assigned a value but never read" {  } { { "frame.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1766729721105 "|exec_nic|frame:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 frame.v(119) " "Verilog HDL assignment warning at frame.v(119): truncated value with size 32 to match size of target (6)" {  } { { "frame.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766729721106 "|exec_nic|frame:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 frame.v(136) " "Verilog HDL assignment warning at frame.v(136): truncated value with size 32 to match size of target (6)" {  } { { "frame.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766729721106 "|exec_nic|frame:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 frame.v(163) " "Verilog HDL assignment warning at frame.v(163): truncated value with size 32 to match size of target (6)" {  } { { "frame.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766729721107 "|exec_nic|frame:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 frame.v(189) " "Verilog HDL assignment warning at frame.v(189): truncated value with size 32 to match size of target (6)" {  } { { "frame.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766729721107 "|exec_nic|frame:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 frame.v(215) " "Verilog HDL assignment warning at frame.v(215): truncated value with size 32 to match size of target (6)" {  } { { "frame.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766729721108 "|exec_nic|frame:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 frame.v(241) " "Verilog HDL assignment warning at frame.v(241): truncated value with size 32 to match size of target (6)" {  } { { "frame.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766729721109 "|exec_nic|frame:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 frame.v(267) " "Verilog HDL assignment warning at frame.v(267): truncated value with size 32 to match size of target (6)" {  } { { "frame.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766729721109 "|exec_nic|frame:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 frame.v(292) " "Verilog HDL assignment warning at frame.v(292): truncated value with size 32 to match size of target (6)" {  } { { "frame.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766729721110 "|exec_nic|frame:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 frame.v(317) " "Verilog HDL assignment warning at frame.v(317): truncated value with size 32 to match size of target (6)" {  } { { "frame.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766729721110 "|exec_nic|frame:tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_data frame:tx\|uart_data:uut " "Elaborating entity \"uart_data\" for hierarchy \"frame:tx\|uart_data:uut\"" {  } { { "frame.v" "uut" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766729721135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_data.v(42) " "Verilog HDL assignment warning at uart_data.v(42): truncated value with size 32 to match size of target (16)" {  } { { "uart_data.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/uart_data.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766729721136 "|exec_nic|frame:tx|uart_data:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_data.v(46) " "Verilog HDL assignment warning at uart_data.v(46): truncated value with size 32 to match size of target (5)" {  } { { "uart_data.v" "" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/uart_data.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1766729721136 "|exec_nic|frame:tx|uart_data:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_envelope frame:tx\|udp_envelope:udp_packet " "Elaborating entity \"udp_envelope\" for hierarchy \"frame:tx\|udp_envelope:udp_packet\"" {  } { { "frame.v" "udp_packet" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766729721143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipEnvelope frame:tx\|ipEnvelope:ipHeader " "Elaborating entity \"ipEnvelope\" for hierarchy \"frame:tx\|ipEnvelope:ipHeader\"" {  } { { "frame.v" "ipHeader" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766729721149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_4bit frame:tx\|crc32_4bit:crc_32 " "Elaborating entity \"crc32_4bit\" for hierarchy \"frame:tx\|crc32_4bit:crc_32\"" {  } { { "frame.v" "crc_32" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766729721163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:pc_display_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:pc_display_inst\"" {  } { { "exec_nic.v" "pc_display_inst" { Text "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/exec_nic.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766729721170 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1766729721267 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/output_files/transmissionLogicFPGA.map.smsg " "Generated suppressed messages file C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/output_files/transmissionLogicFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1766729721293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766729721301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 26 11:45:21 2025 " "Processing ended: Fri Dec 26 11:45:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766729721301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766729721301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766729721301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1766729721301 ""}
