<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BMD_design.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="xilinx_pcie_1_1_ep_s6.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="xilinx_pcie_1_1_ep_s6.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="xilinx_pcie_1_1_ep_s6.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="xilinx_pcie_1_1_ep_s6.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="xilinx_pcie_1_1_ep_s6.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="xilinx_pcie_1_1_ep_s6.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="xilinx_pcie_1_1_ep_s6.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="xilinx_pcie_1_1_ep_s6.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="xilinx_pcie_1_1_ep_s6.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="xilinx_pcie_1_1_ep_s6.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="xilinx_pcie_1_1_ep_s6.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="xilinx_pcie_1_1_ep_s6.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="xilinx_pcie_1_1_ep_s6.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="xilinx_pcie_1_1_ep_s6.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="xilinx_pcie_1_1_ep_s6.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="xilinx_pcie_1_1_ep_s6.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="xilinx_pcie_1_1_ep_s6.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="xilinx_pcie_1_1_ep_s6.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="xilinx_pcie_1_1_ep_s6.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="xilinx_pcie_1_1_ep_s6.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="xilinx_pcie_1_1_ep_s6.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="xilinx_pcie_1_1_ep_s6.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="xilinx_pcie_1_1_ep_s6.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="xilinx_pcie_1_1_ep_s6_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="xilinx_pcie_1_1_ep_s6_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="xilinx_pcie_1_1_ep_s6_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="xilinx_pcie_1_1_ep_s6_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="xilinx_pcie_1_1_ep_s6_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xilinx_pcie_1_1_ep_s6_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xilinx_pcie_1_1_ep_s6_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="xilinx_pcie_1_1_ep_s6_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="xilinx_pcie_1_1_ep_s6_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xilinx_pcie_1_1_ep_s6_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="xilinx_pcie_1_1_ep_s6_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="xilinx_pcie_1_1_ep_s6_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xilinx_pcie_1_1_ep_s6_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1522761490" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1522761490">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1522761490" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8216478657478692077" xil_pn:start_ts="1522761490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522761490" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1397315901114158386" xil_pn:start_ts="1522761490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522761490" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1522761490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522761490" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4392134221014049327" xil_pn:start_ts="1522761490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522761490" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3972139311201605974" xil_pn:start_ts="1522761490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522761490" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8552794887078726724" xil_pn:start_ts="1522761490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522761526" xil_pn:in_ck="2346445835551606129" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-711466577332300287" xil_pn:start_ts="1522761490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.lso"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.ngc"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.ngr"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.prj"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.stx"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.syr"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.xst"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6_xst.xrpt"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1522762151" xil_pn:in_ck="6752565977035039530" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5168637661021767258" xil_pn:start_ts="1522762151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1522762158" xil_pn:in_ck="-1319083524027672824" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1480977809699850035" xil_pn:start_ts="1522762151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.bld"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.ngd"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1522762171" xil_pn:in_ck="-1319083524027672823" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-6977697378405858827" xil_pn:start_ts="1522762158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.pcf"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6_map.map"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6_map.mrp"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6_map.ncd"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6_map.ngm"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6_map.xrpt"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6_summary.xml"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1522762192" xil_pn:in_ck="-8060957617592352094" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="3214117756270688487" xil_pn:start_ts="1522762171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.ncd"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.pad"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.par"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.ptwx"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.unroutes"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.xpi"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6_pad.csv"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6_pad.txt"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1522762208" xil_pn:in_ck="5209009174440833051" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1522762192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.bgn"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.bit"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.drc"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.ut"/>
    </transform>
    <transform xil_pn:end_ts="1522762192" xil_pn:in_ck="-1319083524027672955" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1522762186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.twr"/>
      <outfile xil_pn:name="xilinx_pcie_1_1_ep_s6.twx"/>
    </transform>
  </transforms>

</generated_project>
