{"Source Block": ["hdl/library/util_do_ram/util_do_ram.v@123:141@HdlStmProcess", "  end\n\nwire wr_last_beat;\nassign wr_last_beat = s_axis_valid & s_axis_ready & ((wr_addr == wr_length) | s_axis_last);\n\nalways @(posedge s_axis_aclk) begin\n  if (~wr_request_enable)\n    s_axis_ready <= 1'b0;\n  else if (wr_request_valid & wr_request_ready)\n    s_axis_ready <= 1'b1;\n  else if (wr_last_beat) begin\n    s_axis_ready <= 1'b0;\n  end\nend\n\nalways @(posedge s_axis_aclk) begin\n  if (s_axis_valid & s_axis_ready)\n    wr_response_eot <= s_axis_last | (wr_addr == wr_length);\n  else\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[128, "always @(posedge s_axis_aclk) begin\n"], [129, "  if (~wr_request_enable)\n"], [130, "    s_axis_ready <= 1'b0;\n"], [131, "  else if (wr_request_valid & wr_request_ready)\n"], [132, "    s_axis_ready <= 1'b1;\n"], [133, "  else if (wr_last_beat) begin\n"], [134, "    s_axis_ready <= 1'b0;\n"], [136, "end\n"]], "Add": [[134, "  always @(posedge s_axis_aclk) begin\n"], [134, "    if (s_axis_valid & s_axis_ready)\n"], [134, "      wr_response_eot <= s_axis_last | (wr_addr == wr_length);\n"], [134, "    else\n"], [134, "      wr_response_eot <= 1'b0;\n"]]}}