// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MatchCalculator (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        match1_dataarray_data_V_address0,
        match1_dataarray_data_V_ce0,
        match1_dataarray_data_V_q0,
        match1_nentries_0_V_read,
        match1_nentries_1_V_read,
        match2_dataarray_data_V_address0,
        match2_dataarray_data_V_ce0,
        match2_dataarray_data_V_q0,
        match2_nentries_0_V_read,
        match2_nentries_1_V_read,
        match3_dataarray_data_V_address0,
        match3_dataarray_data_V_ce0,
        match3_dataarray_data_V_q0,
        match3_nentries_0_V_read,
        match3_nentries_1_V_read,
        match4_dataarray_data_V_address0,
        match4_dataarray_data_V_ce0,
        match4_dataarray_data_V_q0,
        match4_nentries_0_V_read,
        match4_nentries_1_V_read,
        match5_dataarray_data_V_address0,
        match5_dataarray_data_V_ce0,
        match5_dataarray_data_V_q0,
        match5_nentries_0_V_read,
        match5_nentries_1_V_read,
        match6_dataarray_data_V_address0,
        match6_dataarray_data_V_ce0,
        match6_dataarray_data_V_q0,
        match6_nentries_0_V_read,
        match6_nentries_1_V_read,
        match7_dataarray_data_V_address0,
        match7_dataarray_data_V_ce0,
        match7_dataarray_data_V_q0,
        match7_nentries_0_V_read,
        match7_nentries_1_V_read,
        match8_dataarray_data_V_address0,
        match8_dataarray_data_V_ce0,
        match8_dataarray_data_V_q0,
        match8_nentries_0_V_read,
        match8_nentries_1_V_read,
        allstub_dataarray_data_V_address0,
        allstub_dataarray_data_V_ce0,
        allstub_dataarray_data_V_q0,
        allproj_dataarray_data_V_address0,
        allproj_dataarray_data_V_ce0,
        allproj_dataarray_data_V_q0,
        bx_o_V,
        bx_o_V_ap_vld,
        fullmatch1_dataarray_data_V_address0,
        fullmatch1_dataarray_data_V_ce0,
        fullmatch1_dataarray_data_V_we0,
        fullmatch1_dataarray_data_V_d0,
        fullmatch1_nentries_0_V,
        fullmatch1_nentries_0_V_ap_vld,
        fullmatch1_nentries_1_V,
        fullmatch1_nentries_1_V_ap_vld,
        fullmatch2_dataarray_data_V_address0,
        fullmatch2_dataarray_data_V_ce0,
        fullmatch2_dataarray_data_V_we0,
        fullmatch2_dataarray_data_V_d0,
        fullmatch2_nentries_0_V,
        fullmatch2_nentries_0_V_ap_vld,
        fullmatch2_nentries_1_V,
        fullmatch2_nentries_1_V_ap_vld,
        fullmatch3_dataarray_data_V_address0,
        fullmatch3_dataarray_data_V_ce0,
        fullmatch3_dataarray_data_V_we0,
        fullmatch3_dataarray_data_V_d0,
        fullmatch3_nentries_0_V,
        fullmatch3_nentries_0_V_ap_vld,
        fullmatch3_nentries_1_V,
        fullmatch3_nentries_1_V_ap_vld,
        fullmatch4_dataarray_data_V_address0,
        fullmatch4_dataarray_data_V_ce0,
        fullmatch4_dataarray_data_V_we0,
        fullmatch4_dataarray_data_V_d0,
        fullmatch4_nentries_0_V,
        fullmatch4_nentries_0_V_ap_vld,
        fullmatch4_nentries_1_V,
        fullmatch4_nentries_1_V_ap_vld,
        fullmatch5_dataarray_data_V_address0,
        fullmatch5_dataarray_data_V_ce0,
        fullmatch5_dataarray_data_V_we0,
        fullmatch5_dataarray_data_V_d0,
        fullmatch5_nentries_0_V,
        fullmatch5_nentries_0_V_ap_vld,
        fullmatch5_nentries_1_V,
        fullmatch5_nentries_1_V_ap_vld,
        fullmatch6_dataarray_data_V_address0,
        fullmatch6_dataarray_data_V_ce0,
        fullmatch6_dataarray_data_V_we0,
        fullmatch6_dataarray_data_V_d0,
        fullmatch6_nentries_0_V,
        fullmatch6_nentries_0_V_ap_vld,
        fullmatch6_nentries_1_V,
        fullmatch6_nentries_1_V_ap_vld,
        fullmatch7_dataarray_data_V_address0,
        fullmatch7_dataarray_data_V_ce0,
        fullmatch7_dataarray_data_V_we0,
        fullmatch7_dataarray_data_V_d0,
        fullmatch7_nentries_0_V,
        fullmatch7_nentries_0_V_ap_vld,
        fullmatch7_nentries_1_V,
        fullmatch7_nentries_1_V_ap_vld
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state11 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [7:0] match1_dataarray_data_V_address0;
output   match1_dataarray_data_V_ce0;
input  [13:0] match1_dataarray_data_V_q0;
input  [7:0] match1_nentries_0_V_read;
input  [7:0] match1_nentries_1_V_read;
output  [7:0] match2_dataarray_data_V_address0;
output   match2_dataarray_data_V_ce0;
input  [13:0] match2_dataarray_data_V_q0;
input  [7:0] match2_nentries_0_V_read;
input  [7:0] match2_nentries_1_V_read;
output  [7:0] match3_dataarray_data_V_address0;
output   match3_dataarray_data_V_ce0;
input  [13:0] match3_dataarray_data_V_q0;
input  [7:0] match3_nentries_0_V_read;
input  [7:0] match3_nentries_1_V_read;
output  [7:0] match4_dataarray_data_V_address0;
output   match4_dataarray_data_V_ce0;
input  [13:0] match4_dataarray_data_V_q0;
input  [7:0] match4_nentries_0_V_read;
input  [7:0] match4_nentries_1_V_read;
output  [7:0] match5_dataarray_data_V_address0;
output   match5_dataarray_data_V_ce0;
input  [13:0] match5_dataarray_data_V_q0;
input  [7:0] match5_nentries_0_V_read;
input  [7:0] match5_nentries_1_V_read;
output  [7:0] match6_dataarray_data_V_address0;
output   match6_dataarray_data_V_ce0;
input  [13:0] match6_dataarray_data_V_q0;
input  [7:0] match6_nentries_0_V_read;
input  [7:0] match6_nentries_1_V_read;
output  [7:0] match7_dataarray_data_V_address0;
output   match7_dataarray_data_V_ce0;
input  [13:0] match7_dataarray_data_V_q0;
input  [7:0] match7_nentries_0_V_read;
input  [7:0] match7_nentries_1_V_read;
output  [7:0] match8_dataarray_data_V_address0;
output   match8_dataarray_data_V_ce0;
input  [13:0] match8_dataarray_data_V_q0;
input  [7:0] match8_nentries_0_V_read;
input  [7:0] match8_nentries_1_V_read;
output  [9:0] allstub_dataarray_data_V_address0;
output   allstub_dataarray_data_V_ce0;
input  [35:0] allstub_dataarray_data_V_q0;
output  [9:0] allproj_dataarray_data_V_address0;
output   allproj_dataarray_data_V_ce0;
input  [59:0] allproj_dataarray_data_V_q0;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [7:0] fullmatch1_dataarray_data_V_address0;
output   fullmatch1_dataarray_data_V_ce0;
output   fullmatch1_dataarray_data_V_we0;
output  [44:0] fullmatch1_dataarray_data_V_d0;
output  [7:0] fullmatch1_nentries_0_V;
output   fullmatch1_nentries_0_V_ap_vld;
output  [7:0] fullmatch1_nentries_1_V;
output   fullmatch1_nentries_1_V_ap_vld;
output  [7:0] fullmatch2_dataarray_data_V_address0;
output   fullmatch2_dataarray_data_V_ce0;
output   fullmatch2_dataarray_data_V_we0;
output  [44:0] fullmatch2_dataarray_data_V_d0;
output  [7:0] fullmatch2_nentries_0_V;
output   fullmatch2_nentries_0_V_ap_vld;
output  [7:0] fullmatch2_nentries_1_V;
output   fullmatch2_nentries_1_V_ap_vld;
output  [7:0] fullmatch3_dataarray_data_V_address0;
output   fullmatch3_dataarray_data_V_ce0;
output   fullmatch3_dataarray_data_V_we0;
output  [44:0] fullmatch3_dataarray_data_V_d0;
output  [7:0] fullmatch3_nentries_0_V;
output   fullmatch3_nentries_0_V_ap_vld;
output  [7:0] fullmatch3_nentries_1_V;
output   fullmatch3_nentries_1_V_ap_vld;
output  [7:0] fullmatch4_dataarray_data_V_address0;
output   fullmatch4_dataarray_data_V_ce0;
output   fullmatch4_dataarray_data_V_we0;
output  [44:0] fullmatch4_dataarray_data_V_d0;
output  [7:0] fullmatch4_nentries_0_V;
output   fullmatch4_nentries_0_V_ap_vld;
output  [7:0] fullmatch4_nentries_1_V;
output   fullmatch4_nentries_1_V_ap_vld;
output  [7:0] fullmatch5_dataarray_data_V_address0;
output   fullmatch5_dataarray_data_V_ce0;
output   fullmatch5_dataarray_data_V_we0;
output  [44:0] fullmatch5_dataarray_data_V_d0;
output  [7:0] fullmatch5_nentries_0_V;
output   fullmatch5_nentries_0_V_ap_vld;
output  [7:0] fullmatch5_nentries_1_V;
output   fullmatch5_nentries_1_V_ap_vld;
output  [7:0] fullmatch6_dataarray_data_V_address0;
output   fullmatch6_dataarray_data_V_ce0;
output   fullmatch6_dataarray_data_V_we0;
output  [44:0] fullmatch6_dataarray_data_V_d0;
output  [7:0] fullmatch6_nentries_0_V;
output   fullmatch6_nentries_0_V_ap_vld;
output  [7:0] fullmatch6_nentries_1_V;
output   fullmatch6_nentries_1_V_ap_vld;
output  [7:0] fullmatch7_dataarray_data_V_address0;
output   fullmatch7_dataarray_data_V_ce0;
output   fullmatch7_dataarray_data_V_we0;
output  [44:0] fullmatch7_dataarray_data_V_d0;
output  [7:0] fullmatch7_nentries_0_V;
output   fullmatch7_nentries_0_V_ap_vld;
output  [7:0] fullmatch7_nentries_1_V;
output   fullmatch7_nentries_1_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg match1_dataarray_data_V_ce0;
reg match2_dataarray_data_V_ce0;
reg match3_dataarray_data_V_ce0;
reg match4_dataarray_data_V_ce0;
reg match5_dataarray_data_V_ce0;
reg match6_dataarray_data_V_ce0;
reg match7_dataarray_data_V_ce0;
reg match8_dataarray_data_V_ce0;
reg allstub_dataarray_data_V_ce0;
reg allproj_dataarray_data_V_ce0;
reg bx_o_V_ap_vld;
reg fullmatch1_dataarray_data_V_ce0;
reg fullmatch1_dataarray_data_V_we0;
reg[7:0] fullmatch1_nentries_0_V;
reg fullmatch1_nentries_0_V_ap_vld;
reg[7:0] fullmatch1_nentries_1_V;
reg fullmatch1_nentries_1_V_ap_vld;
reg fullmatch2_dataarray_data_V_ce0;
reg fullmatch2_dataarray_data_V_we0;
reg[7:0] fullmatch2_nentries_0_V;
reg fullmatch2_nentries_0_V_ap_vld;
reg[7:0] fullmatch2_nentries_1_V;
reg fullmatch2_nentries_1_V_ap_vld;
reg fullmatch3_dataarray_data_V_ce0;
reg fullmatch3_dataarray_data_V_we0;
reg[7:0] fullmatch3_nentries_0_V;
reg fullmatch3_nentries_0_V_ap_vld;
reg[7:0] fullmatch3_nentries_1_V;
reg fullmatch3_nentries_1_V_ap_vld;
reg fullmatch4_dataarray_data_V_ce0;
reg fullmatch4_dataarray_data_V_we0;
reg[7:0] fullmatch4_nentries_0_V;
reg fullmatch4_nentries_0_V_ap_vld;
reg[7:0] fullmatch4_nentries_1_V;
reg fullmatch4_nentries_1_V_ap_vld;
reg fullmatch5_dataarray_data_V_ce0;
reg fullmatch5_dataarray_data_V_we0;
reg[7:0] fullmatch5_nentries_0_V;
reg fullmatch5_nentries_0_V_ap_vld;
reg[7:0] fullmatch5_nentries_1_V;
reg fullmatch5_nentries_1_V_ap_vld;
reg fullmatch6_dataarray_data_V_ce0;
reg fullmatch6_dataarray_data_V_we0;
reg[7:0] fullmatch6_nentries_0_V;
reg fullmatch6_nentries_0_V_ap_vld;
reg[7:0] fullmatch6_nentries_1_V;
reg fullmatch6_nentries_1_V_ap_vld;
reg fullmatch7_dataarray_data_V_ce0;
reg fullmatch7_dataarray_data_V_we0;
reg[7:0] fullmatch7_nentries_0_V;
reg fullmatch7_nentries_0_V_ap_vld;
reg[7:0] fullmatch7_nentries_1_V;
reg fullmatch7_nentries_1_V_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] LUT_matchcut_phi1_address0;
reg    LUT_matchcut_phi1_ce0;
wire   [6:0] LUT_matchcut_phi1_q0;
wire   [2:0] LUT_matchcut_z2_address0;
reg    LUT_matchcut_z2_ce0;
wire   [7:0] LUT_matchcut_z2_q0;
reg   [13:0] cm_L3_next_data_V_reg_755;
reg   [44:0] bestmatch_next_data_s_reg_767;
reg   [13:0] cm_L3_next_data_V_2_reg_786;
reg   [13:0] p_Val2_34_reg_798;
reg   [13:0] cm_L2_2_next_data_V_2_reg_810;
reg   [13:0] cm_L2_1_next_data_V_2_reg_822;
reg   [13:0] p_Val2_30_reg_834;
reg   [13:0] p_Val2_26_reg_846;
reg   [13:0] cm_L2_2_next_data_V_reg_858;
reg   [13:0] cm_L2_1_next_data_V_reg_870;
reg   [13:0] cm_L1_4_next_data_V_2_reg_882;
reg   [13:0] cm_L1_3_next_data_V_2_reg_894;
reg   [13:0] cm_L1_2_next_data_V_2_reg_906;
reg   [13:0] cm_L1_1_next_data_V_2_reg_918;
reg   [13:0] p_Val2_20_reg_930;
reg   [13:0] p_Val2_14_reg_942;
reg   [13:0] p_Val2_8_reg_954;
reg   [13:0] p_Val2_2_reg_966;
reg   [13:0] cm_L1_4_next_data_V_reg_978;
reg   [13:0] cm_L1_3_next_data_V_reg_990;
reg   [13:0] cm_L1_2_next_data_V_reg_1002;
reg   [13:0] cm_L1_1_next_data_V_reg_1014;
reg   [6:0] t_V_4_reg_1026;
reg   [6:0] t_V_3_reg_1037;
reg   [6:0] t_V_5_reg_1048;
reg   [6:0] t_V_2_reg_1059;
reg   [6:0] t_V_6_reg_1070;
reg   [6:0] t_V_1_reg_1081;
reg   [6:0] t_V_7_reg_1092;
reg   [6:0] t_V_reg_1103;
reg   [6:0] t_V_8_reg_1114;
reg   [0:0] goodmatch_next_reg_1125;
reg   [0:0] read1_0_reg_1137;
reg   [0:0] read2_0_reg_1148;
reg   [0:0] read3_0_reg_1159;
reg   [0:0] read4_0_reg_1170;
reg   [0:0] read5_0_reg_1181;
reg   [0:0] read6_0_reg_1192;
reg   [0:0] read7_0_reg_1203;
reg   [0:0] read8_0_reg_1214;
reg   [0:0] inread_assign_reg_1225;
reg   [0:0] inread_assign_1_reg_1237;
reg   [0:0] inread_assign_2_reg_1249;
reg   [0:0] inread_assign_3_reg_1261;
reg   [0:0] valid_L1_1_next_reg_1273;
reg   [0:0] valid_L1_2_next_reg_1285;
reg   [0:0] valid_L1_3_next_reg_1297;
reg   [0:0] valid_L1_4_next_reg_1309;
reg   [0:0] vA_L1_1_next_2_reg_1321;
reg   [0:0] vA_L1_2_next_2_reg_1333;
reg   [0:0] vA_L1_3_next_2_reg_1345;
reg   [0:0] vA_L1_4_next_2_reg_1357;
reg   [0:0] valid_L1_1_next_3_reg_1369;
reg   [0:0] valid_L1_2_next_3_reg_1381;
reg   [0:0] valid_L1_3_next_3_reg_1393;
reg   [0:0] valid_L1_4_next_3_reg_1405;
reg   [0:0] sA_L1_1_next_3_reg_1417;
reg   [0:0] sA_L1_2_next_3_reg_1429;
reg   [0:0] sA_L1_3_next_3_reg_1441;
reg   [0:0] sA_L1_4_next_3_reg_1453;
reg   [0:0] sB_L1_1_next_3_reg_1465;
reg   [0:0] sB_L1_2_next_3_reg_1477;
reg   [0:0] sB_L1_3_next_3_reg_1489;
reg   [0:0] sB_L1_4_next_3_reg_1501;
reg   [0:0] inread_assign_4_reg_1513;
reg   [0:0] inread_assign_5_reg_1525;
reg   [0:0] valid_L2_1_next_reg_1537;
reg   [0:0] valid_L2_2_next_reg_1549;
reg   [0:0] vA_L2_1_next_1_reg_1561;
reg   [0:0] vA_L2_2_next_1_reg_1573;
reg   [0:0] valid_L2_1_next_3_reg_1585;
reg   [0:0] valid_L2_2_next_3_reg_1597;
reg   [0:0] sA_L2_1_next_3_reg_1609;
reg   [0:0] sA_L2_2_next_3_reg_1621;
reg   [0:0] sB_L2_1_next_3_reg_1633;
reg   [0:0] sB_L2_2_next_3_reg_1645;
reg   [0:0] valid_L3_next_reg_1657;
reg   [0:0] vA_L3_next_1_reg_1669;
reg   [0:0] valid_L3_next_3_reg_1681;
reg   [0:0] sA_L3_next_3_reg_1693;
reg   [0:0] sB_L3_next_3_reg_1705;
wire   [0:0] trunc_ln209_fu_1723_p1;
reg   [0:0] trunc_ln209_reg_7416;
wire   [6:0] ncm1_V_fu_1735_p3;
reg   [6:0] ncm1_V_reg_7428;
wire   [6:0] ncm2_V_fu_1751_p3;
reg   [6:0] ncm2_V_reg_7433;
wire   [6:0] ncm3_V_fu_1767_p3;
reg   [6:0] ncm3_V_reg_7438;
wire   [6:0] ncm4_V_fu_1783_p3;
reg   [6:0] ncm4_V_reg_7443;
wire   [6:0] ncm5_V_fu_1799_p3;
reg   [6:0] ncm5_V_reg_7448;
wire   [6:0] ncm6_V_fu_1815_p3;
reg   [6:0] ncm6_V_reg_7453;
wire   [6:0] ncm7_V_fu_1831_p3;
reg   [6:0] ncm7_V_reg_7458;
wire   [6:0] ncm8_V_fu_1847_p3;
reg   [6:0] ncm8_V_reg_7463;
wire   [9:0] zext_ln321_1_fu_1868_p1;
reg   [9:0] zext_ln321_1_reg_7468;
reg   [7:0] fullmatch7_dataarray_reg_7478;
wire   [0:0] icmp_ln895_fu_1872_p2;
reg   [0:0] icmp_ln895_reg_7483;
wire   [0:0] icmp_ln895_1_fu_1878_p2;
reg   [0:0] icmp_ln895_1_reg_7489;
wire   [0:0] icmp_ln895_2_fu_1884_p2;
reg   [0:0] icmp_ln895_2_reg_7495;
wire   [0:0] icmp_ln895_3_fu_1890_p2;
reg   [0:0] icmp_ln895_3_reg_7501;
wire   [0:0] icmp_ln895_4_fu_1896_p2;
reg   [0:0] icmp_ln895_4_reg_7507;
wire   [0:0] icmp_ln895_5_fu_1902_p2;
reg   [0:0] icmp_ln895_5_reg_7513;
wire   [0:0] icmp_ln895_6_fu_1908_p2;
reg   [0:0] icmp_ln895_6_reg_7519;
wire   [0:0] icmp_ln895_7_fu_1914_p2;
reg   [0:0] icmp_ln895_7_reg_7525;
wire   [0:0] icmp_ln887_fu_1950_p2;
reg   [0:0] icmp_ln887_reg_7531;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln887_reg_7531_pp0_iter1_reg;
reg   [0:0] icmp_ln887_reg_7531_pp0_iter2_reg;
reg   [0:0] icmp_ln887_reg_7531_pp0_iter3_reg;
reg   [0:0] icmp_ln887_reg_7531_pp0_iter4_reg;
reg   [0:0] icmp_ln887_reg_7531_pp0_iter5_reg;
reg   [0:0] icmp_ln887_reg_7531_pp0_iter6_reg;
reg   [0:0] icmp_ln887_reg_7531_pp0_iter7_reg;
wire   [6:0] istep_V_fu_1956_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [6:0] addr1_V_1_fu_1968_p3;
reg   [6:0] addr1_V_1_reg_7540;
wire   [6:0] select_ln511_fu_1982_p3;
reg   [6:0] select_ln511_reg_7546;
wire   [6:0] addr3_V_1_fu_1996_p3;
reg   [6:0] addr3_V_1_reg_7552;
wire   [6:0] select_ln513_fu_2010_p3;
reg   [6:0] select_ln513_reg_7558;
wire   [6:0] addr5_V_1_fu_2024_p3;
reg   [6:0] addr5_V_1_reg_7564;
wire   [6:0] select_ln515_fu_2038_p3;
reg   [6:0] select_ln515_reg_7570;
wire   [6:0] addr7_V_1_fu_2052_p3;
reg   [6:0] addr7_V_1_reg_7576;
wire   [6:0] select_ln517_fu_2066_p3;
reg   [6:0] select_ln517_reg_7582;
wire   [0:0] icmp_ln879_fu_2170_p2;
reg   [0:0] icmp_ln879_reg_7628;
reg   [0:0] icmp_ln879_reg_7628_pp0_iter1_reg;
reg   [0:0] icmp_ln879_reg_7628_pp0_iter2_reg;
reg   [0:0] icmp_ln879_reg_7628_pp0_iter3_reg;
reg   [0:0] icmp_ln879_reg_7628_pp0_iter4_reg;
reg   [0:0] icmp_ln879_reg_7628_pp0_iter5_reg;
reg   [0:0] icmp_ln879_reg_7628_pp0_iter6_reg;
reg   [0:0] icmp_ln879_reg_7628_pp0_iter7_reg;
wire   [0:0] valid1_fu_2180_p2;
reg   [0:0] valid1_reg_7633;
wire   [0:0] valid2_fu_2189_p2;
reg   [0:0] valid2_reg_7642;
wire   [0:0] valid3_fu_2198_p2;
reg   [0:0] valid3_reg_7651;
wire   [0:0] valid4_fu_2207_p2;
reg   [0:0] valid4_reg_7660;
wire   [0:0] valid5_fu_2216_p2;
reg   [0:0] valid5_reg_7669;
wire   [0:0] valid6_fu_2225_p2;
reg   [0:0] valid6_reg_7678;
wire   [0:0] valid7_fu_2234_p2;
reg   [0:0] valid7_reg_7687;
wire   [0:0] valid8_fu_2243_p2;
reg   [0:0] valid8_reg_7696;
wire   [0:0] xor_ln50_fu_2248_p2;
reg   [0:0] xor_ln50_reg_7705;
wire   [0:0] and_ln50_fu_2260_p2;
reg   [0:0] and_ln50_reg_7711;
wire   [0:0] xor_ln50_1_fu_2266_p2;
reg   [0:0] xor_ln50_1_reg_7716;
wire   [0:0] read1_next_fu_2278_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] and_ln51_fu_2284_p2;
reg   [0:0] and_ln51_reg_7726;
wire   [0:0] xor_ln51_fu_2290_p2;
reg   [0:0] xor_ln51_reg_7731;
wire   [0:0] read2_next_fu_2302_p2;
wire   [0:0] xor_ln55_1_fu_2308_p2;
reg   [0:0] xor_ln55_1_reg_7741;
wire   [0:0] and_ln55_fu_2314_p2;
reg   [0:0] and_ln55_reg_7746;
wire   [0:0] xor_ln84_fu_2325_p2;
reg   [0:0] xor_ln84_reg_7752;
wire   [0:0] xor_ln93_fu_2336_p2;
reg   [0:0] xor_ln93_reg_7758;
wire   [0:0] xor_ln50_2_fu_2342_p2;
reg   [0:0] xor_ln50_2_reg_7764;
wire   [0:0] and_ln50_2_fu_2354_p2;
reg   [0:0] and_ln50_2_reg_7770;
wire   [0:0] xor_ln50_3_fu_2360_p2;
reg   [0:0] xor_ln50_3_reg_7775;
wire   [0:0] read3_next_fu_2372_p2;
wire   [0:0] and_ln51_2_fu_2378_p2;
reg   [0:0] and_ln51_2_reg_7785;
wire   [0:0] xor_ln51_1_fu_2384_p2;
reg   [0:0] xor_ln51_1_reg_7790;
wire   [0:0] read4_next_fu_2396_p2;
wire   [0:0] xor_ln55_3_fu_2402_p2;
reg   [0:0] xor_ln55_3_reg_7800;
wire   [0:0] and_ln55_1_fu_2408_p2;
reg   [0:0] and_ln55_1_reg_7805;
wire   [0:0] xor_ln84_1_fu_2419_p2;
reg   [0:0] xor_ln84_1_reg_7811;
wire   [0:0] xor_ln93_1_fu_2430_p2;
reg   [0:0] xor_ln93_1_reg_7817;
wire   [0:0] xor_ln50_4_fu_2436_p2;
reg   [0:0] xor_ln50_4_reg_7823;
wire   [0:0] and_ln50_4_fu_2448_p2;
reg   [0:0] and_ln50_4_reg_7829;
wire   [0:0] xor_ln50_5_fu_2454_p2;
reg   [0:0] xor_ln50_5_reg_7834;
wire   [0:0] read5_next_fu_2466_p2;
wire   [0:0] and_ln51_4_fu_2472_p2;
reg   [0:0] and_ln51_4_reg_7844;
wire   [0:0] xor_ln51_2_fu_2478_p2;
reg   [0:0] xor_ln51_2_reg_7849;
wire   [0:0] read6_next_fu_2490_p2;
wire   [0:0] xor_ln55_5_fu_2496_p2;
reg   [0:0] xor_ln55_5_reg_7859;
wire   [0:0] and_ln55_2_fu_2502_p2;
reg   [0:0] and_ln55_2_reg_7864;
wire   [0:0] xor_ln84_2_fu_2513_p2;
reg   [0:0] xor_ln84_2_reg_7870;
wire   [0:0] xor_ln93_2_fu_2524_p2;
reg   [0:0] xor_ln93_2_reg_7876;
wire   [0:0] xor_ln50_6_fu_2530_p2;
reg   [0:0] xor_ln50_6_reg_7882;
wire   [0:0] and_ln50_6_fu_2542_p2;
reg   [0:0] and_ln50_6_reg_7888;
wire   [0:0] xor_ln50_7_fu_2548_p2;
reg   [0:0] xor_ln50_7_reg_7893;
wire   [0:0] read7_next_fu_2560_p2;
wire   [0:0] and_ln51_6_fu_2566_p2;
reg   [0:0] and_ln51_6_reg_7903;
wire   [0:0] xor_ln51_3_fu_2572_p2;
reg   [0:0] xor_ln51_3_reg_7908;
wire   [0:0] read8_next_fu_2584_p2;
wire   [0:0] xor_ln55_7_fu_2590_p2;
reg   [0:0] xor_ln55_7_reg_7918;
wire   [0:0] and_ln55_3_fu_2596_p2;
reg   [0:0] and_ln55_3_reg_7923;
wire   [0:0] xor_ln84_3_fu_2607_p2;
reg   [0:0] xor_ln84_3_reg_7929;
wire   [0:0] xor_ln93_3_fu_2618_p2;
reg   [0:0] xor_ln93_3_reg_7935;
wire   [13:0] p_Val2_39_fu_2959_p3;
reg   [13:0] p_Val2_39_reg_7941;
reg    ap_enable_reg_pp0_iter2;
wire   [13:0] p_Val2_40_fu_2991_p3;
reg   [13:0] p_Val2_40_reg_7946;
wire   [13:0] cm_L1_1_data_V_4_fu_3023_p3;
reg   [13:0] cm_L1_1_data_V_4_reg_7951;
wire   [0:0] sB_L1_1_next_6_fu_3053_p3;
wire   [0:0] sA_L1_1_next_6_fu_3083_p3;
wire   [0:0] vB_L1_1_next_fu_3111_p3;
wire   [0:0] vA_L1_1_next_fu_3139_p3;
wire   [0:0] valid_L1_1_4_fu_3173_p3;
reg   [0:0] valid_L1_1_4_reg_7978;
wire   [13:0] p_Val2_41_fu_3516_p3;
reg   [13:0] p_Val2_41_reg_7989;
wire   [13:0] p_Val2_42_fu_3548_p3;
reg   [13:0] p_Val2_42_reg_7994;
wire   [13:0] cm_L1_2_data_V_4_fu_3580_p3;
reg   [13:0] cm_L1_2_data_V_4_reg_7999;
wire   [0:0] sB_L1_2_next_6_fu_3610_p3;
wire   [0:0] sA_L1_2_next_6_fu_3640_p3;
wire   [0:0] vB_L1_2_next_fu_3668_p3;
wire   [0:0] vA_L1_2_next_fu_3696_p3;
wire   [0:0] valid_L1_2_4_fu_3730_p3;
reg   [0:0] valid_L1_2_4_reg_8026;
wire   [13:0] p_Val2_43_fu_4073_p3;
reg   [13:0] p_Val2_43_reg_8037;
wire   [13:0] p_Val2_44_fu_4105_p3;
reg   [13:0] p_Val2_44_reg_8042;
wire   [13:0] cm_L1_3_data_V_4_fu_4137_p3;
reg   [13:0] cm_L1_3_data_V_4_reg_8047;
wire   [0:0] sB_L1_3_next_6_fu_4167_p3;
wire   [0:0] sA_L1_3_next_6_fu_4197_p3;
wire   [0:0] vB_L1_3_next_fu_4225_p3;
wire   [0:0] vA_L1_3_next_fu_4253_p3;
wire   [0:0] valid_L1_3_4_fu_4287_p3;
reg   [0:0] valid_L1_3_4_reg_8074;
wire   [13:0] p_Val2_45_fu_4630_p3;
reg   [13:0] p_Val2_45_reg_8085;
wire   [13:0] p_Val2_46_fu_4662_p3;
reg   [13:0] p_Val2_46_reg_8090;
wire   [13:0] cm_L1_4_data_V_4_fu_4694_p3;
reg   [13:0] cm_L1_4_data_V_4_reg_8095;
wire   [0:0] sB_L1_4_next_6_fu_4724_p3;
wire   [0:0] sA_L1_4_next_6_fu_4754_p3;
wire   [0:0] vB_L1_4_next_fu_4782_p3;
wire   [0:0] vA_L1_4_next_fu_4810_p3;
wire   [0:0] valid_L1_4_4_fu_4844_p3;
reg   [0:0] valid_L1_4_4_reg_8122;
wire   [0:0] xor_ln50_8_fu_4852_p2;
reg   [0:0] xor_ln50_8_reg_8133;
wire   [0:0] and_ln50_8_fu_4864_p2;
reg   [0:0] and_ln50_8_reg_8139;
wire   [0:0] xor_ln50_9_fu_4870_p2;
reg   [0:0] xor_ln50_9_reg_8144;
wire   [0:0] read_L1_1_next_fu_4882_p2;
wire   [0:0] and_ln51_8_fu_4888_p2;
reg   [0:0] and_ln51_8_reg_8154;
wire   [0:0] xor_ln51_4_fu_4894_p2;
reg   [0:0] xor_ln51_4_reg_8159;
wire   [0:0] read_L1_2_next_fu_4906_p2;
wire   [0:0] xor_ln55_9_fu_4912_p2;
reg   [0:0] xor_ln55_9_reg_8169;
wire   [0:0] and_ln55_4_fu_4918_p2;
reg   [0:0] and_ln55_4_reg_8174;
reg   [6:0] p_Result_i16_reg_8180;
reg   [6:0] p_Result_i19_reg_8188;
wire   [0:0] xor_ln50_10_fu_4944_p2;
reg   [0:0] xor_ln50_10_reg_8196;
wire   [0:0] and_ln50_10_fu_4956_p2;
reg   [0:0] and_ln50_10_reg_8202;
wire   [0:0] xor_ln50_11_fu_4962_p2;
reg   [0:0] xor_ln50_11_reg_8207;
wire   [0:0] read_L1_3_next_fu_4974_p2;
wire   [0:0] and_ln51_10_fu_4980_p2;
reg   [0:0] and_ln51_10_reg_8217;
wire   [0:0] xor_ln51_5_fu_4986_p2;
reg   [0:0] xor_ln51_5_reg_8222;
wire   [0:0] read_L1_4_next_fu_4998_p2;
wire   [0:0] xor_ln55_11_fu_5004_p2;
reg   [0:0] xor_ln55_11_reg_8232;
wire   [0:0] and_ln55_5_fu_5010_p2;
reg   [0:0] and_ln55_5_reg_8237;
reg   [6:0] p_Result_i20_reg_8243;
reg   [6:0] p_Result_i23_reg_8251;
wire   [13:0] cm_L1_2_data_V_5_fu_5337_p3;
reg   [13:0] cm_L1_2_data_V_5_reg_8259;
reg    ap_enable_reg_pp0_iter3;
wire   [13:0] cm_L1_1_data_V_5_fu_5368_p3;
reg   [13:0] cm_L1_1_data_V_5_reg_8264;
wire   [13:0] cm_L2_1_data_V_4_fu_5399_p3;
reg   [13:0] cm_L2_1_data_V_4_reg_8269;
wire   [0:0] sB_L2_1_next_6_fu_5435_p3;
wire   [0:0] sA_L2_1_next_6_fu_5465_p3;
wire   [0:0] valid_L1_2_5_fu_5493_p3;
wire   [0:0] valid_L1_1_5_fu_5522_p3;
wire   [0:0] valid_L2_1_4_fu_5555_p3;
reg   [0:0] valid_L2_1_4_reg_8296;
wire   [13:0] cm_L1_4_data_V_5_fu_5864_p3;
reg   [13:0] cm_L1_4_data_V_5_reg_8307;
wire   [13:0] cm_L1_3_data_V_5_fu_5895_p3;
reg   [13:0] cm_L1_3_data_V_5_reg_8312;
wire   [13:0] cm_L2_2_data_V_4_fu_5926_p3;
reg   [13:0] cm_L2_2_data_V_4_reg_8317;
wire   [0:0] sB_L2_2_next_6_fu_5962_p3;
wire   [0:0] sA_L2_2_next_6_fu_5992_p3;
wire   [0:0] valid_L1_4_5_fu_6020_p3;
wire   [0:0] valid_L1_3_5_fu_6049_p3;
wire   [0:0] valid_L2_2_4_fu_6082_p3;
reg   [0:0] valid_L2_2_4_reg_8344;
wire   [0:0] xor_ln50_12_fu_6090_p2;
reg   [0:0] xor_ln50_12_reg_8355;
wire   [0:0] read_L2_1_next_fu_6102_p2;
wire   [0:0] xor_ln51_6_fu_6108_p2;
reg   [0:0] xor_ln51_6_reg_8365;
wire   [0:0] read_L2_2_next_fu_6120_p2;
reg   [6:0] p_Result_i24_reg_8375;
reg   [6:0] p_Result_i27_reg_8383;
wire   [13:0] cm_L2_2_data_V_5_fu_6397_p3;
reg   [13:0] cm_L2_2_data_V_5_reg_8391;
reg    ap_enable_reg_pp0_iter4;
wire   [13:0] cm_L2_1_data_V_5_fu_6428_p3;
reg   [13:0] cm_L2_1_data_V_5_reg_8396;
wire   [13:0] datastream_data_V_fu_6459_p3;
reg   [13:0] datastream_data_V_reg_8401;
wire   [0:0] sB_L3_next_6_fu_6495_p3;
wire   [0:0] sA_L3_next_6_fu_6525_p3;
wire   [0:0] valid_L2_2_5_fu_6553_p3;
wire   [0:0] valid_L2_1_5_fu_6582_p3;
wire   [0:0] valid_L3_fu_6615_p3;
reg   [0:0] valid_L3_reg_8426;
wire   [6:0] stubid_V_fu_6633_p1;
reg   [6:0] stubid_V_reg_8431;
reg   [6:0] stubid_V_reg_8431_pp0_iter5_reg;
reg   [6:0] stubid_V_reg_8431_pp0_iter6_reg;
reg   [6:0] stubid_V_reg_8431_pp0_iter7_reg;
wire   [0:0] newtracklet_fu_6667_p2;
reg   [0:0] newtracklet_reg_8446;
reg   [0:0] newtracklet_reg_8446_pp0_iter5_reg;
reg   [0:0] newtracklet_reg_8446_pp0_iter6_reg;
reg   [0:0] newtracklet_reg_8446_pp0_iter7_reg;
reg   [59:0] proj_data_V_reg_8455;
reg   [59:0] proj_data_V_reg_8455_pp0_iter7_reg;
wire   [2:0] projseed_next_V_fu_6687_p4;
reg   [2:0] projseed_next_V_reg_8460;
reg   [2:0] projseed_next_V_reg_8460_pp0_iter7_reg;
reg   [13:0] proj_phi_V_reg_8465;
reg   [9:0] trunc_ln2_reg_8470;
reg   [8:0] trunc_ln_reg_8475;
reg   [8:0] trunc_ln3_reg_8480;
reg   [8:0] trunc_ln1354_2_reg_8485;
reg   [13:0] tmp_12_reg_8490;
wire  signed [8:0] delta_z_V_fu_6805_p2;
reg  signed [8:0] delta_z_V_reg_8505;
wire   [16:0] delta_phi_V_fu_6834_p2;
reg   [16:0] delta_phi_V_reg_8510;
reg   [0:0] tmp_14_reg_8517;
reg   [6:0] LUT_matchcut_phi1_lo_reg_8522;
wire   [0:0] icmp_ln899_21_fu_6874_p2;
reg   [0:0] icmp_ln899_21_reg_8527;
wire   [44:0] bestmatch_data_V_fu_6979_p3;
reg    ap_enable_reg_pp0_iter8;
wire   [0:0] goodmatch_fu_7005_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg   [13:0] ap_phi_mux_cm_L3_next_data_V_phi_fu_759_p4;
wire    ap_block_pp0_stage0;
reg   [13:0] ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4;
reg   [13:0] ap_phi_mux_p_Val2_34_phi_fu_802_p4;
reg   [13:0] ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4;
reg   [13:0] ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4;
reg   [13:0] ap_phi_mux_p_Val2_30_phi_fu_838_p4;
reg   [13:0] ap_phi_mux_p_Val2_26_phi_fu_850_p4;
reg   [13:0] ap_phi_mux_cm_L2_2_next_data_V_phi_fu_862_p4;
reg   [13:0] ap_phi_mux_cm_L2_1_next_data_V_phi_fu_874_p4;
reg   [13:0] ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4;
reg   [13:0] ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4;
reg   [13:0] ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4;
reg   [13:0] ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4;
reg   [13:0] ap_phi_mux_p_Val2_20_phi_fu_934_p4;
reg   [13:0] ap_phi_mux_p_Val2_14_phi_fu_946_p4;
reg   [13:0] ap_phi_mux_p_Val2_8_phi_fu_958_p4;
reg   [13:0] ap_phi_mux_p_Val2_2_phi_fu_970_p4;
reg   [13:0] ap_phi_mux_cm_L1_4_next_data_V_phi_fu_982_p4;
reg   [13:0] ap_phi_mux_cm_L1_3_next_data_V_phi_fu_994_p4;
reg   [13:0] ap_phi_mux_cm_L1_2_next_data_V_phi_fu_1006_p4;
reg   [13:0] ap_phi_mux_cm_L1_1_next_data_V_phi_fu_1018_p4;
reg   [6:0] ap_phi_mux_t_V_4_phi_fu_1030_p4;
reg   [6:0] ap_phi_mux_t_V_3_phi_fu_1041_p4;
reg   [6:0] ap_phi_mux_t_V_5_phi_fu_1052_p4;
reg   [6:0] ap_phi_mux_t_V_2_phi_fu_1063_p4;
reg   [6:0] ap_phi_mux_t_V_6_phi_fu_1074_p4;
reg   [6:0] ap_phi_mux_t_V_1_phi_fu_1085_p4;
reg   [6:0] ap_phi_mux_t_V_7_phi_fu_1096_p4;
reg   [6:0] ap_phi_mux_t_V_phi_fu_1107_p4;
reg   [0:0] ap_phi_mux_read1_0_phi_fu_1141_p4;
reg   [0:0] ap_phi_mux_read2_0_phi_fu_1152_p4;
reg   [0:0] ap_phi_mux_read3_0_phi_fu_1163_p4;
reg   [0:0] ap_phi_mux_read4_0_phi_fu_1174_p4;
reg   [0:0] ap_phi_mux_read5_0_phi_fu_1185_p4;
reg   [0:0] ap_phi_mux_read6_0_phi_fu_1196_p4;
reg   [0:0] ap_phi_mux_read7_0_phi_fu_1207_p4;
reg   [0:0] ap_phi_mux_read8_0_phi_fu_1218_p4;
reg   [0:0] ap_phi_mux_inread_assign_phi_fu_1229_p4;
reg   [0:0] ap_phi_mux_inread_assign_1_phi_fu_1241_p4;
reg   [0:0] ap_phi_mux_inread_assign_2_phi_fu_1253_p4;
reg   [0:0] ap_phi_mux_inread_assign_3_phi_fu_1265_p4;
reg   [0:0] ap_phi_mux_valid_L1_1_next_phi_fu_1277_p4;
reg   [0:0] ap_phi_mux_valid_L1_2_next_phi_fu_1289_p4;
reg   [0:0] ap_phi_mux_valid_L1_3_next_phi_fu_1301_p4;
reg   [0:0] ap_phi_mux_valid_L1_4_next_phi_fu_1313_p4;
reg   [0:0] ap_phi_mux_vA_L1_1_next_2_phi_fu_1325_p4;
reg   [0:0] ap_phi_mux_vA_L1_2_next_2_phi_fu_1337_p4;
reg   [0:0] ap_phi_mux_vA_L1_3_next_2_phi_fu_1349_p4;
reg   [0:0] ap_phi_mux_vA_L1_4_next_2_phi_fu_1361_p4;
reg   [0:0] ap_phi_mux_valid_L1_1_next_3_phi_fu_1373_p4;
reg   [0:0] ap_phi_mux_valid_L1_2_next_3_phi_fu_1385_p4;
reg   [0:0] ap_phi_mux_valid_L1_3_next_3_phi_fu_1397_p4;
reg   [0:0] ap_phi_mux_valid_L1_4_next_3_phi_fu_1409_p4;
reg   [0:0] ap_phi_mux_sA_L1_1_next_3_phi_fu_1421_p4;
reg   [0:0] ap_phi_mux_sA_L1_2_next_3_phi_fu_1433_p4;
reg   [0:0] ap_phi_mux_sA_L1_3_next_3_phi_fu_1445_p4;
reg   [0:0] ap_phi_mux_sA_L1_4_next_3_phi_fu_1457_p4;
reg   [0:0] ap_phi_mux_sB_L1_1_next_3_phi_fu_1469_p4;
reg   [0:0] ap_phi_mux_sB_L1_2_next_3_phi_fu_1481_p4;
reg   [0:0] ap_phi_mux_sB_L1_3_next_3_phi_fu_1493_p4;
reg   [0:0] ap_phi_mux_sB_L1_4_next_3_phi_fu_1505_p4;
reg   [0:0] ap_phi_mux_inread_assign_4_phi_fu_1517_p4;
reg   [0:0] ap_phi_mux_inread_assign_5_phi_fu_1529_p4;
reg   [0:0] ap_phi_mux_valid_L2_1_next_phi_fu_1541_p4;
reg   [0:0] ap_phi_mux_valid_L2_2_next_phi_fu_1553_p4;
reg   [0:0] ap_phi_mux_vA_L2_1_next_1_phi_fu_1565_p4;
reg   [0:0] ap_phi_mux_vA_L2_2_next_1_phi_fu_1577_p4;
reg   [0:0] ap_phi_mux_valid_L2_1_next_3_phi_fu_1589_p4;
reg   [0:0] ap_phi_mux_valid_L2_2_next_3_phi_fu_1601_p4;
reg   [0:0] ap_phi_mux_sA_L2_1_next_3_phi_fu_1613_p4;
reg   [0:0] ap_phi_mux_sA_L2_2_next_3_phi_fu_1625_p4;
reg   [0:0] ap_phi_mux_sB_L2_1_next_3_phi_fu_1637_p4;
reg   [0:0] ap_phi_mux_sB_L2_2_next_3_phi_fu_1649_p4;
reg   [0:0] ap_phi_mux_valid_L3_next_phi_fu_1661_p4;
reg   [0:0] ap_phi_mux_vA_L3_next_1_phi_fu_1673_p4;
reg   [0:0] ap_phi_mux_valid_L3_next_3_phi_fu_1685_p4;
reg   [0:0] ap_phi_mux_sA_L3_next_3_phi_fu_1697_p4;
reg   [0:0] ap_phi_mux_sB_L3_next_3_phi_fu_1709_p4;
wire   [63:0] zext_ln63_fu_1863_p1;
wire   [63:0] zext_ln63_1_fu_2081_p1;
wire   [63:0] zext_ln63_2_fu_2093_p1;
wire   [63:0] zext_ln63_3_fu_2105_p1;
wire   [63:0] zext_ln63_4_fu_2117_p1;
wire   [63:0] zext_ln63_5_fu_2129_p1;
wire   [63:0] zext_ln63_6_fu_2141_p1;
wire   [63:0] zext_ln63_7_fu_2153_p1;
wire   [63:0] zext_ln63_8_fu_2165_p1;
wire   [63:0] zext_ln63_9_fu_6644_p1;
wire   [63:0] zext_ln63_10_fu_6656_p1;
wire   [63:0] zext_ln544_fu_6792_p1;
wire  signed [63:0] sext_ln321_6_fu_7064_p1;
wire   [0:0] or_ln815_fu_7032_p2;
wire   [2:0] projseed_V_1_load_load_fu_6880_p1;
wire   [0:0] icmp_ln70_5_fu_7049_p2;
wire  signed [63:0] sext_ln321_5_fu_7107_p1;
wire   [0:0] icmp_ln70_4_fu_7092_p2;
wire  signed [63:0] sext_ln321_4_fu_7156_p1;
wire   [0:0] icmp_ln70_3_fu_7141_p2;
wire  signed [63:0] sext_ln321_3_fu_7205_p1;
wire   [0:0] icmp_ln70_2_fu_7190_p2;
wire  signed [63:0] sext_ln321_2_fu_7254_p1;
wire   [0:0] icmp_ln70_1_fu_7239_p2;
wire  signed [63:0] sext_ln321_1_fu_7303_p1;
wire   [0:0] icmp_ln70_fu_7288_p2;
reg   [2:0] projseed_V_1_fu_250;
wire   [2:0] projseed_V_fu_6987_p3;
reg   [6:0] id_V_fu_254;
wire   [6:0] projid_V_fu_6623_p4;
reg   [16:0] best_delta_phi_V_1_fu_258;
wire   [16:0] best_delta_phi_V_4_fu_6971_p3;
reg   [31:0] addr_index_assign_fu_262;
wire   [31:0] nmcout1_fu_7323_p2;
reg   [31:0] addr_index_assign_1_fu_266;
wire   [31:0] nmcout2_fu_7274_p2;
reg   [31:0] addr_index_assign_2_fu_270;
wire   [31:0] nmcout3_fu_7225_p2;
reg   [31:0] addr_index_assign_3_fu_274;
wire   [31:0] nmcout4_fu_7176_p2;
reg   [31:0] addr_index_assign_5_fu_278;
wire   [31:0] nmcout6_fu_7038_p2;
reg   [31:0] addr_index_assign_4_fu_282;
wire   [31:0] nmcout5_1_fu_7081_p2;
wire   [31:0] nmcout5_fu_7127_p2;
wire    ap_block_pp0_stage0_01001;
wire   [7:0] add_ln301_5_fu_7073_p2;
wire   [7:0] add_ln301_4_fu_7116_p2;
wire   [7:0] add_ln301_3_fu_7165_p2;
wire   [7:0] add_ln301_2_fu_7214_p2;
wire   [7:0] add_ln301_1_fu_7263_p2;
wire   [7:0] add_ln301_fu_7312_p2;
wire   [6:0] trunc_ln54_fu_1727_p1;
wire   [6:0] trunc_ln54_1_fu_1731_p1;
wire   [6:0] trunc_ln54_2_fu_1743_p1;
wire   [6:0] trunc_ln54_3_fu_1747_p1;
wire   [6:0] trunc_ln54_4_fu_1759_p1;
wire   [6:0] trunc_ln54_5_fu_1763_p1;
wire   [6:0] trunc_ln54_6_fu_1775_p1;
wire   [6:0] trunc_ln54_7_fu_1779_p1;
wire   [6:0] trunc_ln54_8_fu_1791_p1;
wire   [6:0] trunc_ln54_9_fu_1795_p1;
wire   [6:0] trunc_ln54_10_fu_1807_p1;
wire   [6:0] trunc_ln54_11_fu_1811_p1;
wire   [6:0] trunc_ln54_12_fu_1823_p1;
wire   [6:0] trunc_ln54_13_fu_1827_p1;
wire   [6:0] trunc_ln54_14_fu_1839_p1;
wire   [6:0] trunc_ln54_15_fu_1843_p1;
wire   [7:0] tmp_s_fu_1855_p3;
wire   [6:0] addr1_V_fu_1962_p2;
wire   [6:0] addr2_V_fu_1976_p2;
wire   [6:0] addr3_V_fu_1990_p2;
wire   [6:0] addr4_V_fu_2004_p2;
wire   [6:0] addr5_V_fu_2018_p2;
wire   [6:0] addr6_V_fu_2032_p2;
wire   [6:0] addr7_V_fu_2046_p2;
wire   [6:0] addr8_V_fu_2060_p2;
wire   [7:0] tmp_2_fu_2074_p3;
wire   [7:0] tmp_3_fu_2086_p3;
wire   [7:0] tmp_4_fu_2098_p3;
wire   [7:0] tmp_5_fu_2110_p3;
wire   [7:0] tmp_6_fu_2122_p3;
wire   [7:0] tmp_7_fu_2134_p3;
wire   [7:0] tmp_8_fu_2146_p3;
wire   [7:0] tmp_9_fu_2158_p3;
wire   [0:0] icmp_ln887_1_fu_2176_p2;
wire   [0:0] icmp_ln887_2_fu_2185_p2;
wire   [0:0] icmp_ln887_3_fu_2194_p2;
wire   [0:0] icmp_ln887_4_fu_2203_p2;
wire   [0:0] icmp_ln887_5_fu_2212_p2;
wire   [0:0] icmp_ln887_6_fu_2221_p2;
wire   [0:0] icmp_ln887_7_fu_2230_p2;
wire   [0:0] icmp_ln887_8_fu_2239_p2;
wire   [0:0] or_ln50_fu_2254_p2;
wire   [0:0] or_ln50_1_fu_2272_p2;
wire   [0:0] or_ln51_fu_2296_p2;
wire   [0:0] and_ln84_fu_2320_p2;
wire   [0:0] and_ln93_fu_2331_p2;
wire   [0:0] or_ln50_2_fu_2348_p2;
wire   [0:0] or_ln50_3_fu_2366_p2;
wire   [0:0] or_ln51_1_fu_2390_p2;
wire   [0:0] and_ln84_2_fu_2414_p2;
wire   [0:0] and_ln93_2_fu_2425_p2;
wire   [0:0] or_ln50_4_fu_2442_p2;
wire   [0:0] or_ln50_5_fu_2460_p2;
wire   [0:0] or_ln51_2_fu_2484_p2;
wire   [0:0] and_ln84_4_fu_2508_p2;
wire   [0:0] and_ln93_4_fu_2519_p2;
wire   [0:0] or_ln50_6_fu_2536_p2;
wire   [0:0] or_ln50_7_fu_2554_p2;
wire   [0:0] or_ln51_3_fu_2578_p2;
wire   [0:0] and_ln84_6_fu_2602_p2;
wire   [0:0] and_ln93_6_fu_2613_p2;
wire   [0:0] xor_ln55_fu_2624_p2;
wire   [0:0] xor_ln56_fu_2635_p2;
wire   [0:0] or_ln58_fu_2656_p2;
wire   [0:0] or_ln57_fu_2646_p2;
wire   [0:0] or_ln55_fu_2630_p2;
wire   [0:0] or_ln56_fu_2641_p2;
wire   [0:0] or_ln57_1_fu_2652_p2;
wire   [0:0] and_ln57_1_fu_2678_p2;
wire   [0:0] xor_ln57_fu_2666_p2;
wire   [0:0] and_ln57_2_fu_2683_p2;
wire   [0:0] and_ln57_fu_2672_p2;
wire   [0:0] and_ln57_3_fu_2689_p2;
wire   [0:0] or_ln58_1_fu_2660_p2;
wire   [0:0] or_ln57_2_fu_2703_p2;
wire   [2:0] select_ln57_fu_2695_p3;
wire   [0:0] and_ln56_fu_2717_p2;
wire   [0:0] or_ln56_6_fu_2730_p2;
wire   [2:0] select_ln56_fu_2722_p3;
wire   [2:0] select_ln57_1_fu_2709_p3;
wire   [6:0] p_Result_i1_fu_2753_p4;
wire   [6:0] p_Result_i_fu_2743_p4;
wire   [0:0] icmp_ln83_fu_2763_p2;
wire   [0:0] xor_ln83_fu_2769_p2;
wire   [0:0] or_ln83_fu_2775_p2;
wire   [0:0] icmp_ln899_fu_2785_p2;
wire   [0:0] or_ln84_fu_2791_p2;
wire   [6:0] p_Result_i3_fu_2812_p4;
wire   [6:0] p_Result_i2_fu_2802_p4;
wire   [0:0] icmp_ln93_fu_2822_p2;
wire   [0:0] xor_ln93_7_fu_2828_p2;
wire   [0:0] or_ln93_fu_2834_p2;
wire   [0:0] icmp_ln899_1_fu_2845_p2;
wire   [0:0] or_ln94_fu_2851_p2;
wire   [0:0] icmp_ln103_fu_2861_p2;
wire   [0:0] xor_ln103_fu_2867_p2;
wire   [0:0] or_ln103_fu_2873_p2;
wire   [0:0] icmp_ln899_2_fu_2883_p2;
wire   [0:0] or_ln104_fu_2889_p2;
wire   [2:0] select_ln56_1_fu_2735_p3;
wire   [0:0] icmp_ln74_2_fu_2911_p2;
wire   [0:0] icmp_ln74_1_fu_2905_p2;
wire   [0:0] icmp_ln74_fu_2899_p2;
wire   [0:0] or_ln74_fu_2925_p2;
wire   [13:0] select_ln74_fu_2917_p3;
wire   [13:0] select_ln74_1_fu_2931_p3;
wire   [0:0] or_ln74_1_fu_2939_p2;
wire   [0:0] or_ln74_2_fu_2953_p2;
wire   [13:0] select_ln74_2_fu_2945_p3;
wire   [13:0] select_ln74_4_fu_2967_p3;
wire   [13:0] select_ln74_5_fu_2975_p3;
wire   [13:0] select_ln74_6_fu_2983_p3;
wire   [13:0] select_ln74_8_fu_2999_p3;
wire   [13:0] select_ln74_9_fu_3007_p3;
wire   [13:0] select_ln74_10_fu_3015_p3;
wire   [0:0] sB_L1_1_next_fu_2796_p2;
wire   [0:0] sB_L1_1_next_1_fu_2856_p2;
wire   [0:0] sB_L1_1_next_2_fu_2894_p2;
wire   [0:0] sB_L1_1_next_4_fu_3031_p2;
wire   [0:0] select_ln74_12_fu_3037_p3;
wire   [0:0] select_ln74_13_fu_3045_p3;
wire   [0:0] sA_L1_1_next_fu_2780_p2;
wire   [0:0] sA_L1_1_next_1_fu_2839_p2;
wire   [0:0] sA_L1_1_next_2_fu_2878_p2;
wire   [0:0] sA_L1_1_next_4_fu_3061_p2;
wire   [0:0] select_ln74_15_fu_3067_p3;
wire   [0:0] select_ln74_16_fu_3075_p3;
wire   [0:0] vB_L1_1_next_3_fu_3091_p2;
wire   [0:0] select_ln74_18_fu_3097_p3;
wire   [0:0] select_ln74_19_fu_3104_p3;
wire   [0:0] vA_L1_1_next_3_fu_3119_p2;
wire   [0:0] select_ln74_21_fu_3125_p3;
wire   [0:0] select_ln74_22_fu_3132_p3;
wire   [0:0] icmp_ln74_3_fu_3147_p2;
wire   [0:0] and_ln74_fu_3153_p2;
wire   [0:0] and_ln74_1_fu_3159_p2;
wire   [0:0] select_ln74_24_fu_3165_p3;
wire   [0:0] xor_ln55_2_fu_3181_p2;
wire   [0:0] xor_ln56_1_fu_3192_p2;
wire   [0:0] or_ln58_2_fu_3213_p2;
wire   [0:0] or_ln57_3_fu_3203_p2;
wire   [0:0] or_ln55_1_fu_3187_p2;
wire   [0:0] or_ln56_1_fu_3198_p2;
wire   [0:0] or_ln57_4_fu_3209_p2;
wire   [0:0] and_ln57_5_fu_3235_p2;
wire   [0:0] xor_ln57_1_fu_3223_p2;
wire   [0:0] and_ln57_6_fu_3240_p2;
wire   [0:0] and_ln57_4_fu_3229_p2;
wire   [0:0] and_ln57_7_fu_3246_p2;
wire   [0:0] or_ln58_3_fu_3217_p2;
wire   [0:0] or_ln57_5_fu_3260_p2;
wire   [2:0] select_ln57_2_fu_3252_p3;
wire   [0:0] and_ln56_1_fu_3274_p2;
wire   [0:0] or_ln56_7_fu_3287_p2;
wire   [2:0] select_ln56_2_fu_3279_p3;
wire   [2:0] select_ln57_3_fu_3266_p3;
wire   [6:0] p_Result_i7_fu_3310_p4;
wire   [6:0] p_Result_i6_fu_3300_p4;
wire   [0:0] icmp_ln83_1_fu_3320_p2;
wire   [0:0] xor_ln83_1_fu_3326_p2;
wire   [0:0] or_ln83_1_fu_3332_p2;
wire   [0:0] icmp_ln899_3_fu_3342_p2;
wire   [0:0] or_ln84_1_fu_3348_p2;
wire   [6:0] p_Result_i9_fu_3369_p4;
wire   [6:0] p_Result_i8_fu_3359_p4;
wire   [0:0] icmp_ln93_1_fu_3379_p2;
wire   [0:0] xor_ln93_8_fu_3385_p2;
wire   [0:0] or_ln93_1_fu_3391_p2;
wire   [0:0] icmp_ln899_4_fu_3402_p2;
wire   [0:0] or_ln94_1_fu_3408_p2;
wire   [0:0] icmp_ln103_1_fu_3418_p2;
wire   [0:0] xor_ln103_1_fu_3424_p2;
wire   [0:0] or_ln103_1_fu_3430_p2;
wire   [0:0] icmp_ln899_5_fu_3440_p2;
wire   [0:0] or_ln104_1_fu_3446_p2;
wire   [2:0] select_ln56_3_fu_3292_p3;
wire   [0:0] icmp_ln74_6_fu_3468_p2;
wire   [0:0] icmp_ln74_5_fu_3462_p2;
wire   [0:0] icmp_ln74_4_fu_3456_p2;
wire   [0:0] or_ln74_3_fu_3482_p2;
wire   [13:0] select_ln74_26_fu_3474_p3;
wire   [13:0] select_ln74_27_fu_3488_p3;
wire   [0:0] or_ln74_4_fu_3496_p2;
wire   [0:0] or_ln74_5_fu_3510_p2;
wire   [13:0] select_ln74_28_fu_3502_p3;
wire   [13:0] select_ln74_30_fu_3524_p3;
wire   [13:0] select_ln74_31_fu_3532_p3;
wire   [13:0] select_ln74_32_fu_3540_p3;
wire   [13:0] select_ln74_34_fu_3556_p3;
wire   [13:0] select_ln74_35_fu_3564_p3;
wire   [13:0] select_ln74_36_fu_3572_p3;
wire   [0:0] sB_L1_2_next_fu_3353_p2;
wire   [0:0] sB_L1_2_next_1_fu_3413_p2;
wire   [0:0] sB_L1_2_next_2_fu_3451_p2;
wire   [0:0] sB_L1_2_next_4_fu_3588_p2;
wire   [0:0] select_ln74_38_fu_3594_p3;
wire   [0:0] select_ln74_39_fu_3602_p3;
wire   [0:0] sA_L1_2_next_fu_3337_p2;
wire   [0:0] sA_L1_2_next_1_fu_3396_p2;
wire   [0:0] sA_L1_2_next_2_fu_3435_p2;
wire   [0:0] sA_L1_2_next_4_fu_3618_p2;
wire   [0:0] select_ln74_41_fu_3624_p3;
wire   [0:0] select_ln74_42_fu_3632_p3;
wire   [0:0] vB_L1_2_next_3_fu_3648_p2;
wire   [0:0] select_ln74_44_fu_3654_p3;
wire   [0:0] select_ln74_45_fu_3661_p3;
wire   [0:0] vA_L1_2_next_3_fu_3676_p2;
wire   [0:0] select_ln74_47_fu_3682_p3;
wire   [0:0] select_ln74_48_fu_3689_p3;
wire   [0:0] icmp_ln74_7_fu_3704_p2;
wire   [0:0] and_ln74_6_fu_3710_p2;
wire   [0:0] and_ln74_7_fu_3716_p2;
wire   [0:0] select_ln74_50_fu_3722_p3;
wire   [0:0] xor_ln55_4_fu_3738_p2;
wire   [0:0] xor_ln56_2_fu_3749_p2;
wire   [0:0] or_ln58_4_fu_3770_p2;
wire   [0:0] or_ln57_6_fu_3760_p2;
wire   [0:0] or_ln55_2_fu_3744_p2;
wire   [0:0] or_ln56_2_fu_3755_p2;
wire   [0:0] or_ln57_7_fu_3766_p2;
wire   [0:0] and_ln57_9_fu_3792_p2;
wire   [0:0] xor_ln57_2_fu_3780_p2;
wire   [0:0] and_ln57_10_fu_3797_p2;
wire   [0:0] and_ln57_8_fu_3786_p2;
wire   [0:0] and_ln57_11_fu_3803_p2;
wire   [0:0] or_ln58_5_fu_3774_p2;
wire   [0:0] or_ln57_8_fu_3817_p2;
wire   [2:0] select_ln57_4_fu_3809_p3;
wire   [0:0] and_ln56_2_fu_3831_p2;
wire   [0:0] or_ln56_8_fu_3844_p2;
wire   [2:0] select_ln56_4_fu_3836_p3;
wire   [2:0] select_ln57_5_fu_3823_p3;
wire   [6:0] p_Result_i5_fu_3867_p4;
wire   [6:0] p_Result_i4_fu_3857_p4;
wire   [0:0] icmp_ln83_2_fu_3877_p2;
wire   [0:0] xor_ln83_2_fu_3883_p2;
wire   [0:0] or_ln83_2_fu_3889_p2;
wire   [0:0] icmp_ln899_6_fu_3899_p2;
wire   [0:0] or_ln84_2_fu_3905_p2;
wire   [6:0] p_Result_i11_fu_3926_p4;
wire   [6:0] p_Result_i10_fu_3916_p4;
wire   [0:0] icmp_ln93_2_fu_3936_p2;
wire   [0:0] xor_ln93_9_fu_3942_p2;
wire   [0:0] or_ln93_2_fu_3948_p2;
wire   [0:0] icmp_ln899_7_fu_3959_p2;
wire   [0:0] or_ln94_2_fu_3965_p2;
wire   [0:0] icmp_ln103_2_fu_3975_p2;
wire   [0:0] xor_ln103_2_fu_3981_p2;
wire   [0:0] or_ln103_2_fu_3987_p2;
wire   [0:0] icmp_ln899_8_fu_3997_p2;
wire   [0:0] or_ln104_2_fu_4003_p2;
wire   [2:0] select_ln56_5_fu_3849_p3;
wire   [0:0] icmp_ln74_10_fu_4025_p2;
wire   [0:0] icmp_ln74_9_fu_4019_p2;
wire   [0:0] icmp_ln74_8_fu_4013_p2;
wire   [0:0] or_ln74_6_fu_4039_p2;
wire   [13:0] select_ln74_52_fu_4031_p3;
wire   [13:0] select_ln74_53_fu_4045_p3;
wire   [0:0] or_ln74_7_fu_4053_p2;
wire   [0:0] or_ln74_8_fu_4067_p2;
wire   [13:0] select_ln74_54_fu_4059_p3;
wire   [13:0] select_ln74_56_fu_4081_p3;
wire   [13:0] select_ln74_57_fu_4089_p3;
wire   [13:0] select_ln74_58_fu_4097_p3;
wire   [13:0] select_ln74_60_fu_4113_p3;
wire   [13:0] select_ln74_61_fu_4121_p3;
wire   [13:0] select_ln74_62_fu_4129_p3;
wire   [0:0] sB_L1_3_next_fu_3910_p2;
wire   [0:0] sB_L1_3_next_1_fu_3970_p2;
wire   [0:0] sB_L1_3_next_2_fu_4008_p2;
wire   [0:0] sB_L1_3_next_4_fu_4145_p2;
wire   [0:0] select_ln74_64_fu_4151_p3;
wire   [0:0] select_ln74_65_fu_4159_p3;
wire   [0:0] sA_L1_3_next_fu_3894_p2;
wire   [0:0] sA_L1_3_next_1_fu_3953_p2;
wire   [0:0] sA_L1_3_next_2_fu_3992_p2;
wire   [0:0] sA_L1_3_next_4_fu_4175_p2;
wire   [0:0] select_ln74_67_fu_4181_p3;
wire   [0:0] select_ln74_68_fu_4189_p3;
wire   [0:0] vB_L1_3_next_3_fu_4205_p2;
wire   [0:0] select_ln74_70_fu_4211_p3;
wire   [0:0] select_ln74_71_fu_4218_p3;
wire   [0:0] vA_L1_3_next_3_fu_4233_p2;
wire   [0:0] select_ln74_73_fu_4239_p3;
wire   [0:0] select_ln74_74_fu_4246_p3;
wire   [0:0] icmp_ln74_11_fu_4261_p2;
wire   [0:0] and_ln74_12_fu_4267_p2;
wire   [0:0] and_ln74_13_fu_4273_p2;
wire   [0:0] select_ln74_76_fu_4279_p3;
wire   [0:0] xor_ln55_6_fu_4295_p2;
wire   [0:0] xor_ln56_3_fu_4306_p2;
wire   [0:0] or_ln58_6_fu_4327_p2;
wire   [0:0] or_ln57_9_fu_4317_p2;
wire   [0:0] or_ln55_3_fu_4301_p2;
wire   [0:0] or_ln56_3_fu_4312_p2;
wire   [0:0] or_ln57_10_fu_4323_p2;
wire   [0:0] and_ln57_13_fu_4349_p2;
wire   [0:0] xor_ln57_3_fu_4337_p2;
wire   [0:0] and_ln57_14_fu_4354_p2;
wire   [0:0] and_ln57_12_fu_4343_p2;
wire   [0:0] and_ln57_15_fu_4360_p2;
wire   [0:0] or_ln58_7_fu_4331_p2;
wire   [0:0] or_ln57_11_fu_4374_p2;
wire   [2:0] select_ln57_6_fu_4366_p3;
wire   [0:0] and_ln56_3_fu_4388_p2;
wire   [0:0] or_ln56_9_fu_4401_p2;
wire   [2:0] select_ln56_6_fu_4393_p3;
wire   [2:0] select_ln57_7_fu_4380_p3;
wire   [6:0] p_Result_i13_fu_4424_p4;
wire   [6:0] p_Result_i12_fu_4414_p4;
wire   [0:0] icmp_ln83_3_fu_4434_p2;
wire   [0:0] xor_ln83_3_fu_4440_p2;
wire   [0:0] or_ln83_3_fu_4446_p2;
wire   [0:0] icmp_ln899_9_fu_4456_p2;
wire   [0:0] or_ln84_3_fu_4462_p2;
wire   [6:0] p_Result_i15_fu_4483_p4;
wire   [6:0] p_Result_i14_fu_4473_p4;
wire   [0:0] icmp_ln93_3_fu_4493_p2;
wire   [0:0] xor_ln93_10_fu_4499_p2;
wire   [0:0] or_ln93_3_fu_4505_p2;
wire   [0:0] icmp_ln899_10_fu_4516_p2;
wire   [0:0] or_ln94_3_fu_4522_p2;
wire   [0:0] icmp_ln103_3_fu_4532_p2;
wire   [0:0] xor_ln103_3_fu_4538_p2;
wire   [0:0] or_ln103_3_fu_4544_p2;
wire   [0:0] icmp_ln899_11_fu_4554_p2;
wire   [0:0] or_ln104_3_fu_4560_p2;
wire   [2:0] select_ln56_7_fu_4406_p3;
wire   [0:0] icmp_ln74_14_fu_4582_p2;
wire   [0:0] icmp_ln74_13_fu_4576_p2;
wire   [0:0] icmp_ln74_12_fu_4570_p2;
wire   [0:0] or_ln74_9_fu_4596_p2;
wire   [13:0] select_ln74_78_fu_4588_p3;
wire   [13:0] select_ln74_79_fu_4602_p3;
wire   [0:0] or_ln74_10_fu_4610_p2;
wire   [0:0] or_ln74_11_fu_4624_p2;
wire   [13:0] select_ln74_80_fu_4616_p3;
wire   [13:0] select_ln74_82_fu_4638_p3;
wire   [13:0] select_ln74_83_fu_4646_p3;
wire   [13:0] select_ln74_84_fu_4654_p3;
wire   [13:0] select_ln74_86_fu_4670_p3;
wire   [13:0] select_ln74_87_fu_4678_p3;
wire   [13:0] select_ln74_88_fu_4686_p3;
wire   [0:0] sB_L1_4_next_fu_4467_p2;
wire   [0:0] sB_L1_4_next_1_fu_4527_p2;
wire   [0:0] sB_L1_4_next_2_fu_4565_p2;
wire   [0:0] sB_L1_4_next_4_fu_4702_p2;
wire   [0:0] select_ln74_90_fu_4708_p3;
wire   [0:0] select_ln74_91_fu_4716_p3;
wire   [0:0] sA_L1_4_next_fu_4451_p2;
wire   [0:0] sA_L1_4_next_1_fu_4510_p2;
wire   [0:0] sA_L1_4_next_2_fu_4549_p2;
wire   [0:0] sA_L1_4_next_4_fu_4732_p2;
wire   [0:0] select_ln74_93_fu_4738_p3;
wire   [0:0] select_ln74_94_fu_4746_p3;
wire   [0:0] vB_L1_4_next_3_fu_4762_p2;
wire   [0:0] select_ln74_96_fu_4768_p3;
wire   [0:0] select_ln74_97_fu_4775_p3;
wire   [0:0] vA_L1_4_next_3_fu_4790_p2;
wire   [0:0] select_ln74_99_fu_4796_p3;
wire   [0:0] select_ln74_100_fu_4803_p3;
wire   [0:0] icmp_ln74_15_fu_4818_p2;
wire   [0:0] and_ln74_18_fu_4824_p2;
wire   [0:0] and_ln74_19_fu_4830_p2;
wire   [0:0] select_ln74_102_fu_4836_p3;
wire   [0:0] or_ln50_8_fu_4858_p2;
wire   [0:0] or_ln50_9_fu_4876_p2;
wire   [0:0] or_ln51_4_fu_4900_p2;
wire   [0:0] or_ln50_10_fu_4950_p2;
wire   [0:0] or_ln50_11_fu_4968_p2;
wire   [0:0] or_ln51_5_fu_4992_p2;
wire   [0:0] xor_ln55_8_fu_5036_p2;
wire   [0:0] xor_ln56_4_fu_5047_p2;
wire   [0:0] or_ln58_8_fu_5068_p2;
wire   [0:0] or_ln57_12_fu_5058_p2;
wire   [0:0] or_ln55_4_fu_5042_p2;
wire   [0:0] or_ln56_4_fu_5053_p2;
wire   [0:0] or_ln57_13_fu_5064_p2;
wire   [0:0] and_ln57_17_fu_5090_p2;
wire   [0:0] xor_ln57_4_fu_5078_p2;
wire   [0:0] and_ln57_18_fu_5095_p2;
wire   [0:0] and_ln57_16_fu_5084_p2;
wire   [0:0] and_ln57_19_fu_5101_p2;
wire   [0:0] or_ln58_9_fu_5072_p2;
wire   [0:0] or_ln57_14_fu_5115_p2;
wire   [2:0] select_ln57_8_fu_5107_p3;
wire   [0:0] and_ln56_4_fu_5129_p2;
wire   [0:0] or_ln56_10_fu_5142_p2;
wire   [2:0] select_ln56_8_fu_5134_p3;
wire   [2:0] select_ln57_9_fu_5121_p3;
wire   [6:0] p_Result_i17_fu_5155_p4;
wire   [0:0] icmp_ln83_4_fu_5165_p2;
wire   [0:0] xor_ln83_4_fu_5170_p2;
wire   [0:0] or_ln83_4_fu_5176_p2;
wire   [0:0] icmp_ln899_12_fu_5186_p2;
wire   [0:0] xor_ln84_4_fu_5191_p2;
wire   [0:0] or_ln84_4_fu_5196_p2;
wire   [6:0] p_Result_i18_fu_5208_p4;
wire   [0:0] icmp_ln93_4_fu_5218_p2;
wire   [0:0] xor_ln93_11_fu_5223_p2;
wire   [0:0] xor_ln93_4_fu_5229_p2;
wire   [0:0] or_ln93_4_fu_5234_p2;
wire   [0:0] icmp_ln899_13_fu_5246_p2;
wire   [0:0] or_ln94_4_fu_5251_p2;
wire   [0:0] icmp_ln103_4_fu_5261_p2;
wire   [0:0] xor_ln103_4_fu_5265_p2;
wire   [0:0] or_ln103_4_fu_5271_p2;
wire   [0:0] icmp_ln899_14_fu_5282_p2;
wire   [0:0] or_ln104_4_fu_5286_p2;
wire   [2:0] select_ln56_9_fu_5147_p3;
wire   [0:0] icmp_ln74_16_fu_5297_p2;
wire   [0:0] icmp_ln74_17_fu_5311_p2;
wire   [13:0] cm_L1_2_data_V_fu_5303_p3;
wire   [13:0] cm_L1_2_data_V_1_fu_5317_p3;
wire   [0:0] icmp_ln74_18_fu_5331_p2;
wire   [13:0] cm_L1_2_data_V_2_fu_5324_p3;
wire   [13:0] cm_L1_1_data_V_fu_5345_p3;
wire   [13:0] cm_L1_1_data_V_1_fu_5353_p3;
wire   [13:0] cm_L1_1_data_V_2_fu_5360_p3;
wire   [13:0] select_ln74_112_fu_5375_p3;
wire   [13:0] select_ln74_113_fu_5383_p3;
wire   [13:0] select_ln74_114_fu_5391_p3;
wire   [0:0] sB_L2_1_next_fu_5202_p2;
wire   [0:0] sB_L2_1_next_1_fu_5256_p2;
wire   [0:0] sB_L2_1_next_2_fu_5292_p2;
wire   [0:0] sB_L2_1_next_4_fu_5407_p2;
wire   [0:0] or_ln74_12_fu_5421_p2;
wire   [0:0] select_ln74_116_fu_5413_p3;
wire   [0:0] select_ln74_117_fu_5427_p3;
wire   [0:0] sA_L2_1_next_fu_5181_p2;
wire   [0:0] sA_L2_1_next_1_fu_5240_p2;
wire   [0:0] sA_L2_1_next_2_fu_5277_p2;
wire   [0:0] sA_L2_1_next_4_fu_5443_p2;
wire   [0:0] select_ln74_119_fu_5449_p3;
wire   [0:0] select_ln74_120_fu_5457_p3;
wire   [0:0] valid_L1_2_fu_5473_p2;
wire   [0:0] valid_L1_2_1_fu_5479_p3;
wire   [0:0] valid_L1_2_2_fu_5486_p3;
wire   [0:0] valid_L1_1_fu_5501_p2;
wire   [0:0] valid_L1_1_1_fu_5507_p3;
wire   [0:0] valid_L1_1_2_fu_5514_p3;
wire   [0:0] icmp_ln74_19_fu_5529_p2;
wire   [0:0] and_ln74_24_fu_5535_p2;
wire   [0:0] and_ln74_25_fu_5541_p2;
wire   [0:0] select_ln74_128_fu_5547_p3;
wire   [0:0] xor_ln55_10_fu_5563_p2;
wire   [0:0] xor_ln56_5_fu_5574_p2;
wire   [0:0] or_ln58_10_fu_5595_p2;
wire   [0:0] or_ln57_15_fu_5585_p2;
wire   [0:0] or_ln55_5_fu_5569_p2;
wire   [0:0] or_ln56_5_fu_5580_p2;
wire   [0:0] or_ln57_16_fu_5591_p2;
wire   [0:0] and_ln57_21_fu_5617_p2;
wire   [0:0] xor_ln57_5_fu_5605_p2;
wire   [0:0] and_ln57_22_fu_5622_p2;
wire   [0:0] and_ln57_20_fu_5611_p2;
wire   [0:0] and_ln57_23_fu_5628_p2;
wire   [0:0] or_ln58_11_fu_5599_p2;
wire   [0:0] or_ln57_17_fu_5642_p2;
wire   [2:0] select_ln57_10_fu_5634_p3;
wire   [0:0] and_ln56_5_fu_5656_p2;
wire   [0:0] or_ln56_11_fu_5669_p2;
wire   [2:0] select_ln56_10_fu_5661_p3;
wire   [2:0] select_ln57_11_fu_5648_p3;
wire   [6:0] p_Result_i21_fu_5682_p4;
wire   [0:0] icmp_ln83_5_fu_5692_p2;
wire   [0:0] xor_ln83_5_fu_5697_p2;
wire   [0:0] or_ln83_5_fu_5703_p2;
wire   [0:0] icmp_ln899_15_fu_5713_p2;
wire   [0:0] xor_ln84_5_fu_5718_p2;
wire   [0:0] or_ln84_5_fu_5723_p2;
wire   [6:0] p_Result_i22_fu_5735_p4;
wire   [0:0] icmp_ln93_5_fu_5745_p2;
wire   [0:0] xor_ln93_12_fu_5750_p2;
wire   [0:0] xor_ln93_5_fu_5756_p2;
wire   [0:0] or_ln93_5_fu_5761_p2;
wire   [0:0] icmp_ln899_16_fu_5773_p2;
wire   [0:0] or_ln94_5_fu_5778_p2;
wire   [0:0] icmp_ln103_5_fu_5788_p2;
wire   [0:0] xor_ln103_5_fu_5792_p2;
wire   [0:0] or_ln103_5_fu_5798_p2;
wire   [0:0] icmp_ln899_17_fu_5809_p2;
wire   [0:0] or_ln104_5_fu_5813_p2;
wire   [2:0] select_ln56_11_fu_5674_p3;
wire   [0:0] icmp_ln74_20_fu_5824_p2;
wire   [0:0] icmp_ln74_21_fu_5838_p2;
wire   [13:0] cm_L1_4_data_V_fu_5830_p3;
wire   [13:0] cm_L1_4_data_V_1_fu_5844_p3;
wire   [0:0] icmp_ln74_22_fu_5858_p2;
wire   [13:0] cm_L1_4_data_V_2_fu_5851_p3;
wire   [13:0] cm_L1_3_data_V_fu_5872_p3;
wire   [13:0] cm_L1_3_data_V_1_fu_5880_p3;
wire   [13:0] cm_L1_3_data_V_2_fu_5887_p3;
wire   [13:0] select_ln74_138_fu_5902_p3;
wire   [13:0] select_ln74_139_fu_5910_p3;
wire   [13:0] select_ln74_140_fu_5918_p3;
wire   [0:0] sB_L2_2_next_fu_5729_p2;
wire   [0:0] sB_L2_2_next_1_fu_5783_p2;
wire   [0:0] sB_L2_2_next_2_fu_5819_p2;
wire   [0:0] sB_L2_2_next_4_fu_5934_p2;
wire   [0:0] or_ln74_13_fu_5948_p2;
wire   [0:0] select_ln74_142_fu_5940_p3;
wire   [0:0] select_ln74_143_fu_5954_p3;
wire   [0:0] sA_L2_2_next_fu_5708_p2;
wire   [0:0] sA_L2_2_next_1_fu_5767_p2;
wire   [0:0] sA_L2_2_next_2_fu_5804_p2;
wire   [0:0] sA_L2_2_next_4_fu_5970_p2;
wire   [0:0] select_ln74_145_fu_5976_p3;
wire   [0:0] select_ln74_146_fu_5984_p3;
wire   [0:0] valid_L1_4_fu_6000_p2;
wire   [0:0] valid_L1_4_1_fu_6006_p3;
wire   [0:0] valid_L1_4_2_fu_6013_p3;
wire   [0:0] valid_L1_3_fu_6028_p2;
wire   [0:0] valid_L1_3_1_fu_6034_p3;
wire   [0:0] valid_L1_3_2_fu_6041_p3;
wire   [0:0] icmp_ln74_23_fu_6056_p2;
wire   [0:0] and_ln74_30_fu_6062_p2;
wire   [0:0] and_ln74_31_fu_6068_p2;
wire   [0:0] select_ln74_154_fu_6074_p3;
wire   [0:0] or_ln50_12_fu_6096_p2;
wire   [0:0] or_ln51_6_fu_6114_p2;
wire   [0:0] or_ln57_18_fu_6163_p2;
wire   [0:0] xor_ln57_6_fu_6167_p2;
wire   [0:0] or_ln55_6_fu_6149_p2;
wire   [0:0] or_ln57_19_fu_6173_p2;
wire   [0:0] xor_ln55_12_fu_6187_p2;
wire   [0:0] and_ln57_24_fu_6193_p2;
wire   [2:0] select_ln58_fu_6179_p3;
wire   [2:0] select_ln55_fu_6155_p3;
wire   [2:0] select_ln57_12_fu_6199_p3;
wire   [6:0] p_Result_i25_fu_6215_p4;
wire   [0:0] icmp_ln83_6_fu_6225_p2;
wire   [0:0] xor_ln83_6_fu_6230_p2;
wire   [0:0] or_ln83_6_fu_6236_p2;
wire   [0:0] icmp_ln899_18_fu_6246_p2;
wire   [0:0] xor_ln84_6_fu_6251_p2;
wire   [0:0] or_ln84_6_fu_6256_p2;
wire   [6:0] p_Result_i26_fu_6268_p4;
wire   [0:0] icmp_ln93_6_fu_6278_p2;
wire   [0:0] xor_ln93_13_fu_6283_p2;
wire   [0:0] xor_ln93_6_fu_6289_p2;
wire   [0:0] or_ln93_6_fu_6294_p2;
wire   [0:0] icmp_ln899_19_fu_6306_p2;
wire   [0:0] or_ln94_6_fu_6311_p2;
wire   [0:0] icmp_ln103_6_fu_6321_p2;
wire   [0:0] xor_ln103_6_fu_6325_p2;
wire   [0:0] or_ln103_6_fu_6331_p2;
wire   [0:0] icmp_ln899_20_fu_6342_p2;
wire   [0:0] or_ln104_6_fu_6346_p2;
wire   [2:0] select_ln55_1_fu_6207_p3;
wire   [0:0] icmp_ln74_24_fu_6357_p2;
wire   [0:0] icmp_ln74_25_fu_6371_p2;
wire   [13:0] cm_L2_2_data_V_fu_6363_p3;
wire   [0:0] icmp_ln74_26_fu_6384_p2;
wire   [13:0] cm_L2_2_data_V_1_fu_6377_p3;
wire   [13:0] cm_L2_2_data_V_2_fu_6390_p3;
wire   [13:0] cm_L2_1_data_V_fu_6405_p3;
wire   [13:0] cm_L2_1_data_V_1_fu_6413_p3;
wire   [13:0] cm_L2_1_data_V_2_fu_6420_p3;
wire   [13:0] select_ln74_164_fu_6435_p3;
wire   [13:0] select_ln74_165_fu_6443_p3;
wire   [13:0] select_ln74_166_fu_6451_p3;
wire   [0:0] sB_L3_next_fu_6262_p2;
wire   [0:0] sB_L3_next_1_fu_6316_p2;
wire   [0:0] sB_L3_next_2_fu_6352_p2;
wire   [0:0] sB_L3_next_4_fu_6467_p2;
wire   [0:0] or_ln74_14_fu_6481_p2;
wire   [0:0] select_ln74_168_fu_6473_p3;
wire   [0:0] select_ln74_169_fu_6487_p3;
wire   [0:0] sA_L3_next_fu_6241_p2;
wire   [0:0] sA_L3_next_1_fu_6300_p2;
wire   [0:0] sA_L3_next_2_fu_6337_p2;
wire   [0:0] sA_L3_next_4_fu_6503_p2;
wire   [0:0] select_ln74_171_fu_6509_p3;
wire   [0:0] select_ln74_172_fu_6517_p3;
wire   [0:0] valid_L2_2_fu_6533_p2;
wire   [0:0] valid_L2_2_1_fu_6539_p3;
wire   [0:0] valid_L2_2_2_fu_6546_p3;
wire   [0:0] valid_L2_1_fu_6561_p2;
wire   [0:0] valid_L2_1_1_fu_6567_p3;
wire   [0:0] valid_L2_1_2_fu_6574_p3;
wire   [0:0] icmp_ln74_27_fu_6589_p2;
wire   [0:0] and_ln74_36_fu_6595_p2;
wire   [0:0] and_ln74_37_fu_6601_p2;
wire   [0:0] select_ln74_180_fu_6607_p3;
wire   [9:0] tmp_10_fu_6637_p3;
wire   [9:0] tmp_11_fu_6649_p3;
wire   [0:0] icmp_ln883_fu_6661_p2;
wire  signed [6:0] stub_r_V_fu_6677_p4;
wire   [9:0] proj_phid_V_fu_6707_p4;
wire  signed [6:0] ret_V_fu_6729_p0;
wire  signed [9:0] ret_V_fu_6729_p1;
wire  signed [9:0] proj_zd_V_fu_6717_p1;
wire   [16:0] ret_V_fu_6729_p2;
wire  signed [14:0] grp_fu_7334_p3;
wire   [8:0] add_ln1354_fu_6801_p2;
wire  signed [13:0] sext_ln68_fu_6798_p1;
wire   [13:0] add_ln1503_fu_6821_p2;
wire   [16:0] shl_ln_fu_6814_p3;
wire   [16:0] shl_ln1503_1_fu_6826_p3;
wire  signed [9:0] sext_ln68_1_fu_6810_p1;
wire   [0:0] tmp_13_fu_6840_p3;
wire   [9:0] sub_ln214_fu_6848_p2;
wire   [9:0] absval_V_fu_6854_p3;
wire   [9:0] zext_ln899_fu_6870_p1;
wire   [16:0] sub_ln214_1_fu_6886_p2;
wire   [13:0] tmp_1_fu_6900_p4;
wire   [11:0] fm_phi_V_fu_6897_p1;
wire  signed [7:0] sext_ln321_fu_6921_p1;
wire   [16:0] zext_ln321_fu_6924_p1;
wire   [16:0] absval_V_1_fu_6891_p3;
wire   [16:0] best_delta_phi_V_fu_6928_p3;
wire   [0:0] icmp_ln899_22_fu_6935_p2;
wire   [0:0] xor_ln798_fu_6960_p2;
wire   [0:0] or_ln784_fu_6941_p2;
wire   [44:0] select_ln798_fu_6946_p3;
wire   [44:0] bestmatch_next_data_1_fu_6909_p6;
wire   [2:0] select_ln798_1_fu_6953_p3;
wire   [0:0] or_ln784_1_fu_6994_p2;
wire   [0:0] and_ln798_fu_6965_p2;
wire   [0:0] xor_ln784_fu_6999_p2;
wire   [0:0] xor_ln815_fu_7021_p2;
wire   [0:0] xor_ln815_1_fu_7026_p2;
wire   [9:0] trunc_ln321_5_fu_7055_p1;
wire   [9:0] add_ln321_5_fu_7059_p2;
wire   [7:0] trunc_ln72_5_fu_7069_p1;
wire   [9:0] trunc_ln321_4_fu_7098_p1;
wire   [9:0] add_ln321_4_fu_7102_p2;
wire   [7:0] trunc_ln72_4_fu_7112_p1;
wire   [9:0] trunc_ln321_3_fu_7147_p1;
wire   [9:0] add_ln321_3_fu_7151_p2;
wire   [7:0] trunc_ln72_3_fu_7161_p1;
wire   [9:0] trunc_ln321_2_fu_7196_p1;
wire   [9:0] add_ln321_2_fu_7200_p2;
wire   [7:0] trunc_ln72_2_fu_7210_p1;
wire   [9:0] trunc_ln321_1_fu_7245_p1;
wire   [9:0] add_ln321_1_fu_7249_p2;
wire   [7:0] trunc_ln72_1_fu_7259_p1;
wire   [9:0] trunc_ln321_fu_7294_p1;
wire   [9:0] add_ln321_fu_7298_p2;
wire   [7:0] trunc_ln72_fu_7308_p1;
wire   [6:0] grp_fu_7334_p2;
wire    ap_CS_fsm_state11;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1053;
reg    ap_condition_4789;
reg    ap_condition_4794;
reg    ap_condition_1044;
reg    ap_condition_1035;
reg    ap_condition_1026;
reg    ap_condition_1017;
reg    ap_condition_1008;
reg    ap_condition_1106;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

MatchCalculator_Lbkb #(
    .DataWidth( 7 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
LUT_matchcut_phi1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_matchcut_phi1_address0),
    .ce0(LUT_matchcut_phi1_ce0),
    .q0(LUT_matchcut_phi1_q0)
);

MatchCalculator_Lcud #(
    .DataWidth( 8 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
LUT_matchcut_z2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LUT_matchcut_z2_address0),
    .ce0(LUT_matchcut_z2_ce0),
    .q0(LUT_matchcut_z2_q0)
);

MatchCalculatorTodEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
MatchCalculatorTodEe_U1(
    .din0(stub_r_V_fu_6677_p4),
    .din1(proj_zd_V_fu_6717_p1),
    .din2(grp_fu_7334_p2),
    .dout(grp_fu_7334_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd1))) begin
        addr_index_assign_1_fu_266 <= nmcout2_fu_7274_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_1_fu_266 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd2))) begin
        addr_index_assign_2_fu_270 <= nmcout3_fu_7225_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_2_fu_270 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd3))) begin
        addr_index_assign_3_fu_274 <= nmcout4_fu_7176_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_3_fu_274 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd4))) begin
        addr_index_assign_4_fu_282 <= nmcout5_fu_7127_p2;
    end else if (((or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd5))) begin
        addr_index_assign_4_fu_282 <= nmcout5_1_fu_7081_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_4_fu_282 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd6))) begin
        addr_index_assign_5_fu_278 <= nmcout6_fu_7038_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_5_fu_278 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd0))) begin
        addr_index_assign_fu_262 <= nmcout1_fu_7323_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_fu_262 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        bestmatch_next_data_s_reg_767 <= bestmatch_data_V_fu_6979_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        bestmatch_next_data_s_reg_767 <= 45'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_1_next_data_V_2_reg_918 <= p_Val2_39_reg_7941;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L1_1_next_data_V_2_reg_918 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_1_next_data_V_reg_1014 <= cm_L1_1_data_V_4_reg_7951;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L1_1_next_data_V_reg_1014 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_2_next_data_V_2_reg_906 <= p_Val2_41_reg_7989;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L1_2_next_data_V_2_reg_906 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_2_next_data_V_reg_1002 <= cm_L1_2_data_V_4_reg_7999;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L1_2_next_data_V_reg_1002 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_3_next_data_V_2_reg_894 <= p_Val2_43_reg_8037;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L1_3_next_data_V_2_reg_894 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_3_next_data_V_reg_990 <= cm_L1_3_data_V_4_reg_8047;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L1_3_next_data_V_reg_990 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_4_next_data_V_2_reg_882 <= p_Val2_45_reg_8085;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L1_4_next_data_V_2_reg_882 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_4_next_data_V_reg_978 <= cm_L1_4_data_V_4_reg_8095;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L1_4_next_data_V_reg_978 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L2_1_next_data_V_2_reg_822 <= cm_L1_2_data_V_5_reg_8259;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L2_1_next_data_V_2_reg_822 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L2_1_next_data_V_reg_870 <= cm_L2_1_data_V_4_reg_8269;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L2_1_next_data_V_reg_870 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L2_2_next_data_V_2_reg_810 <= cm_L1_4_data_V_5_reg_8307;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L2_2_next_data_V_2_reg_810 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L2_2_next_data_V_reg_858 <= cm_L2_2_data_V_4_reg_8317;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L2_2_next_data_V_reg_858 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        cm_L3_next_data_V_2_reg_786 <= cm_L2_2_data_V_5_reg_8391;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L3_next_data_V_2_reg_786 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        cm_L3_next_data_V_reg_755 <= datastream_data_V_reg_8401;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cm_L3_next_data_V_reg_755 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        goodmatch_next_reg_1125 <= goodmatch_fu_7005_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        goodmatch_next_reg_1125 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_1_reg_1237 <= read_L1_2_next_fu_4906_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        inread_assign_1_reg_1237 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_2_reg_1249 <= read_L1_3_next_fu_4974_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        inread_assign_2_reg_1249 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_3_reg_1261 <= read_L1_4_next_fu_4998_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        inread_assign_3_reg_1261 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        inread_assign_4_reg_1513 <= read_L2_1_next_fu_6102_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        inread_assign_4_reg_1513 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        inread_assign_5_reg_1525 <= read_L2_2_next_fu_6120_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        inread_assign_5_reg_1525 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inread_assign_reg_1225 <= read_L1_1_next_fu_4882_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        inread_assign_reg_1225 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_14_reg_942 <= p_Val2_44_reg_8042;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_14_reg_942 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_20_reg_930 <= p_Val2_46_reg_8090;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_20_reg_930 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_Val2_26_reg_846 <= cm_L1_1_data_V_5_reg_8264;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_26_reg_846 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_2_reg_966 <= p_Val2_40_reg_7946;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_2_reg_966 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_Val2_30_reg_834 <= cm_L1_3_data_V_5_reg_8312;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_30_reg_834 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_Val2_34_reg_798 <= cm_L2_1_data_V_5_reg_8396;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_34_reg_798 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_8_reg_954 <= p_Val2_42_reg_7994;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_8_reg_954 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read1_0_reg_1137 <= read1_next_fu_2278_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read1_0_reg_1137 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read2_0_reg_1148 <= read2_next_fu_2302_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read2_0_reg_1148 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read3_0_reg_1159 <= read3_next_fu_2372_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read3_0_reg_1159 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read4_0_reg_1170 <= read4_next_fu_2396_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read4_0_reg_1170 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read5_0_reg_1181 <= read5_next_fu_2466_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read5_0_reg_1181 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read6_0_reg_1192 <= read6_next_fu_2490_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read6_0_reg_1192 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read7_0_reg_1203 <= read7_next_fu_2560_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read7_0_reg_1203 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read8_0_reg_1214 <= read8_next_fu_2584_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read8_0_reg_1214 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_1_next_3_reg_1417 <= sA_L1_1_next_6_fu_3083_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sA_L1_1_next_3_reg_1417 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_2_next_3_reg_1429 <= sA_L1_2_next_6_fu_3640_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sA_L1_2_next_3_reg_1429 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_3_next_3_reg_1441 <= sA_L1_3_next_6_fu_4197_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sA_L1_3_next_3_reg_1441 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sA_L1_4_next_3_reg_1453 <= sA_L1_4_next_6_fu_4754_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sA_L1_4_next_3_reg_1453 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sA_L2_1_next_3_reg_1609 <= sA_L2_1_next_6_fu_5465_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sA_L2_1_next_3_reg_1609 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sA_L2_2_next_3_reg_1621 <= sA_L2_2_next_6_fu_5992_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sA_L2_2_next_3_reg_1621 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        sA_L3_next_3_reg_1693 <= sA_L3_next_6_fu_6525_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sA_L3_next_3_reg_1693 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_1_next_3_reg_1465 <= sB_L1_1_next_6_fu_3053_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sB_L1_1_next_3_reg_1465 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_2_next_3_reg_1477 <= sB_L1_2_next_6_fu_3610_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sB_L1_2_next_3_reg_1477 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_3_next_3_reg_1489 <= sB_L1_3_next_6_fu_4167_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sB_L1_3_next_3_reg_1489 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sB_L1_4_next_3_reg_1501 <= sB_L1_4_next_6_fu_4724_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sB_L1_4_next_3_reg_1501 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sB_L2_1_next_3_reg_1633 <= sB_L2_1_next_6_fu_5435_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sB_L2_1_next_3_reg_1633 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sB_L2_2_next_3_reg_1645 <= sB_L2_2_next_6_fu_5962_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sB_L2_2_next_3_reg_1645 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        sB_L3_next_3_reg_1705 <= sB_L3_next_6_fu_6495_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sB_L3_next_3_reg_1705 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_1_reg_1081 <= select_ln515_reg_7570;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_1_reg_1081 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_2_reg_1059 <= select_ln513_reg_7558;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_2_reg_1059 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_3_reg_1037 <= select_ln511_reg_7546;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_3_reg_1037 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_4_reg_1026 <= addr1_V_1_reg_7540;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_4_reg_1026 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_5_reg_1048 <= addr3_V_1_reg_7552;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_5_reg_1048 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_6_reg_1070 <= addr5_V_1_reg_7564;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_6_reg_1070 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_7_reg_1092 <= addr7_V_1_reg_7576;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_7_reg_1092 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_fu_1950_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_8_reg_1114 <= istep_V_fu_1956_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_8_reg_1114 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_reg_1103 <= select_ln517_reg_7582;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_1103 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_1_next_2_reg_1321 <= vA_L1_1_next_fu_3139_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vA_L1_1_next_2_reg_1321 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_2_next_2_reg_1333 <= vA_L1_2_next_fu_3696_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vA_L1_2_next_2_reg_1333 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_3_next_2_reg_1345 <= vA_L1_3_next_fu_4253_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vA_L1_3_next_2_reg_1345 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vA_L1_4_next_2_reg_1357 <= vA_L1_4_next_fu_4810_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vA_L1_4_next_2_reg_1357 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        vA_L2_1_next_1_reg_1561 <= valid_L1_1_5_fu_5522_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vA_L2_1_next_1_reg_1561 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        vA_L2_2_next_1_reg_1573 <= valid_L1_3_5_fu_6049_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vA_L2_2_next_1_reg_1573 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vA_L3_next_1_reg_1669 <= valid_L2_1_5_fu_6582_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vA_L3_next_1_reg_1669 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_1_next_3_reg_1369 <= vB_L1_1_next_fu_3111_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L1_1_next_3_reg_1369 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_1_next_reg_1273 <= valid_L1_1_4_fu_3173_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L1_1_next_reg_1273 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_2_next_3_reg_1381 <= vB_L1_2_next_fu_3668_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L1_2_next_3_reg_1381 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_2_next_reg_1285 <= valid_L1_2_4_fu_3730_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L1_2_next_reg_1285 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_3_next_3_reg_1393 <= vB_L1_3_next_fu_4225_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L1_3_next_3_reg_1393 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_3_next_reg_1297 <= valid_L1_3_4_fu_4287_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L1_3_next_reg_1297 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_4_next_3_reg_1405 <= vB_L1_4_next_fu_4782_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L1_4_next_3_reg_1405 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        valid_L1_4_next_reg_1309 <= valid_L1_4_4_fu_4844_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L1_4_next_reg_1309 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_1_next_3_reg_1585 <= valid_L1_2_5_fu_5493_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L2_1_next_3_reg_1585 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_1_next_reg_1537 <= valid_L2_1_4_fu_5555_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L2_1_next_reg_1537 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_2_next_3_reg_1597 <= valid_L1_4_5_fu_6020_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L2_2_next_3_reg_1597 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        valid_L2_2_next_reg_1549 <= valid_L2_2_4_fu_6082_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L2_2_next_reg_1549 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        valid_L3_next_3_reg_1681 <= valid_L2_2_5_fu_6553_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L3_next_3_reg_1681 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        valid_L3_next_reg_1657 <= valid_L3_reg_8426;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        valid_L3_next_reg_1657 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((newtracklet_reg_8446_pp0_iter6_reg == 1'd1) & (icmp_ln887_reg_7531_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LUT_matchcut_phi1_lo_reg_8522 <= LUT_matchcut_phi1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_fu_1950_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr1_V_1_reg_7540 <= addr1_V_1_fu_1968_p3;
        addr3_V_1_reg_7552 <= addr3_V_1_fu_1996_p3;
        addr5_V_1_reg_7564 <= addr5_V_1_fu_2024_p3;
        addr7_V_1_reg_7576 <= addr7_V_1_fu_2052_p3;
        select_ln511_reg_7546 <= select_ln511_fu_1982_p3;
        select_ln513_reg_7558 <= select_ln513_fu_2010_p3;
        select_ln515_reg_7570 <= select_ln515_fu_2038_p3;
        select_ln517_reg_7582 <= select_ln517_fu_2066_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln50_10_reg_8202 <= and_ln50_10_fu_4956_p2;
        and_ln50_8_reg_8139 <= and_ln50_8_fu_4864_p2;
        and_ln51_10_reg_8217 <= and_ln51_10_fu_4980_p2;
        and_ln51_8_reg_8154 <= and_ln51_8_fu_4888_p2;
        and_ln55_4_reg_8174 <= and_ln55_4_fu_4918_p2;
        and_ln55_5_reg_8237 <= and_ln55_5_fu_5010_p2;
        p_Result_i16_reg_8180 <= {{cm_L1_1_data_V_4_fu_3023_p3[13:7]}};
        p_Result_i19_reg_8188 <= {{cm_L1_2_data_V_4_fu_3580_p3[13:7]}};
        p_Result_i20_reg_8243 <= {{cm_L1_3_data_V_4_fu_4137_p3[13:7]}};
        p_Result_i23_reg_8251 <= {{cm_L1_4_data_V_4_fu_4694_p3[13:7]}};
        xor_ln50_10_reg_8196 <= xor_ln50_10_fu_4944_p2;
        xor_ln50_11_reg_8207 <= xor_ln50_11_fu_4962_p2;
        xor_ln50_8_reg_8133 <= xor_ln50_8_fu_4852_p2;
        xor_ln50_9_reg_8144 <= xor_ln50_9_fu_4870_p2;
        xor_ln51_4_reg_8159 <= xor_ln51_4_fu_4894_p2;
        xor_ln51_5_reg_8222 <= xor_ln51_5_fu_4986_p2;
        xor_ln55_11_reg_8232 <= xor_ln55_11_fu_5004_p2;
        xor_ln55_9_reg_8169 <= xor_ln55_9_fu_4912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln50_2_reg_7770 <= and_ln50_2_fu_2354_p2;
        and_ln50_4_reg_7829 <= and_ln50_4_fu_2448_p2;
        and_ln50_6_reg_7888 <= and_ln50_6_fu_2542_p2;
        and_ln50_reg_7711 <= and_ln50_fu_2260_p2;
        and_ln51_2_reg_7785 <= and_ln51_2_fu_2378_p2;
        and_ln51_4_reg_7844 <= and_ln51_4_fu_2472_p2;
        and_ln51_6_reg_7903 <= and_ln51_6_fu_2566_p2;
        and_ln51_reg_7726 <= and_ln51_fu_2284_p2;
        and_ln55_1_reg_7805 <= and_ln55_1_fu_2408_p2;
        and_ln55_2_reg_7864 <= and_ln55_2_fu_2502_p2;
        and_ln55_3_reg_7923 <= and_ln55_3_fu_2596_p2;
        and_ln55_reg_7746 <= and_ln55_fu_2314_p2;
        valid1_reg_7633 <= valid1_fu_2180_p2;
        valid2_reg_7642 <= valid2_fu_2189_p2;
        valid3_reg_7651 <= valid3_fu_2198_p2;
        valid4_reg_7660 <= valid4_fu_2207_p2;
        valid5_reg_7669 <= valid5_fu_2216_p2;
        valid6_reg_7678 <= valid6_fu_2225_p2;
        valid7_reg_7687 <= valid7_fu_2234_p2;
        valid8_reg_7696 <= valid8_fu_2243_p2;
        xor_ln50_1_reg_7716 <= xor_ln50_1_fu_2266_p2;
        xor_ln50_2_reg_7764 <= xor_ln50_2_fu_2342_p2;
        xor_ln50_3_reg_7775 <= xor_ln50_3_fu_2360_p2;
        xor_ln50_4_reg_7823 <= xor_ln50_4_fu_2436_p2;
        xor_ln50_5_reg_7834 <= xor_ln50_5_fu_2454_p2;
        xor_ln50_6_reg_7882 <= xor_ln50_6_fu_2530_p2;
        xor_ln50_7_reg_7893 <= xor_ln50_7_fu_2548_p2;
        xor_ln50_reg_7705 <= xor_ln50_fu_2248_p2;
        xor_ln51_1_reg_7790 <= xor_ln51_1_fu_2384_p2;
        xor_ln51_2_reg_7849 <= xor_ln51_2_fu_2478_p2;
        xor_ln51_3_reg_7908 <= xor_ln51_3_fu_2572_p2;
        xor_ln51_reg_7731 <= xor_ln51_fu_2290_p2;
        xor_ln55_1_reg_7741 <= xor_ln55_1_fu_2308_p2;
        xor_ln55_3_reg_7800 <= xor_ln55_3_fu_2402_p2;
        xor_ln55_5_reg_7859 <= xor_ln55_5_fu_2496_p2;
        xor_ln55_7_reg_7918 <= xor_ln55_7_fu_2590_p2;
        xor_ln84_1_reg_7811 <= xor_ln84_1_fu_2419_p2;
        xor_ln84_2_reg_7870 <= xor_ln84_2_fu_2513_p2;
        xor_ln84_3_reg_7929 <= xor_ln84_3_fu_2607_p2;
        xor_ln84_reg_7752 <= xor_ln84_fu_2325_p2;
        xor_ln93_1_reg_7817 <= xor_ln93_1_fu_2430_p2;
        xor_ln93_2_reg_7876 <= xor_ln93_2_fu_2524_p2;
        xor_ln93_3_reg_7935 <= xor_ln93_3_fu_2618_p2;
        xor_ln93_reg_7758 <= xor_ln93_fu_2336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        best_delta_phi_V_1_fu_258 <= best_delta_phi_V_4_fu_6971_p3;
        projseed_V_1_fu_250 <= projseed_V_fu_6987_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        cm_L1_1_data_V_4_reg_7951 <= cm_L1_1_data_V_4_fu_3023_p3;
        cm_L1_2_data_V_4_reg_7999 <= cm_L1_2_data_V_4_fu_3580_p3;
        cm_L1_3_data_V_4_reg_8047 <= cm_L1_3_data_V_4_fu_4137_p3;
        cm_L1_4_data_V_4_reg_8095 <= cm_L1_4_data_V_4_fu_4694_p3;
        p_Val2_39_reg_7941 <= p_Val2_39_fu_2959_p3;
        p_Val2_40_reg_7946 <= p_Val2_40_fu_2991_p3;
        p_Val2_41_reg_7989 <= p_Val2_41_fu_3516_p3;
        p_Val2_42_reg_7994 <= p_Val2_42_fu_3548_p3;
        p_Val2_43_reg_8037 <= p_Val2_43_fu_4073_p3;
        p_Val2_44_reg_8042 <= p_Val2_44_fu_4105_p3;
        p_Val2_45_reg_8085 <= p_Val2_45_fu_4630_p3;
        p_Val2_46_reg_8090 <= p_Val2_46_fu_4662_p3;
        valid_L1_1_4_reg_7978 <= valid_L1_1_4_fu_3173_p3;
        valid_L1_2_4_reg_8026 <= valid_L1_2_4_fu_3730_p3;
        valid_L1_3_4_reg_8074 <= valid_L1_3_4_fu_4287_p3;
        valid_L1_4_4_reg_8122 <= valid_L1_4_4_fu_4844_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cm_L1_1_data_V_5_reg_8264 <= cm_L1_1_data_V_5_fu_5368_p3;
        cm_L1_2_data_V_5_reg_8259 <= cm_L1_2_data_V_5_fu_5337_p3;
        cm_L1_3_data_V_5_reg_8312 <= cm_L1_3_data_V_5_fu_5895_p3;
        cm_L1_4_data_V_5_reg_8307 <= cm_L1_4_data_V_5_fu_5864_p3;
        cm_L2_1_data_V_4_reg_8269 <= cm_L2_1_data_V_4_fu_5399_p3;
        cm_L2_2_data_V_4_reg_8317 <= cm_L2_2_data_V_4_fu_5926_p3;
        valid_L2_1_4_reg_8296 <= valid_L2_1_4_fu_5555_p3;
        valid_L2_2_4_reg_8344 <= valid_L2_2_4_fu_6082_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cm_L2_1_data_V_5_reg_8396 <= cm_L2_1_data_V_5_fu_6428_p3;
        cm_L2_2_data_V_5_reg_8391 <= cm_L2_2_data_V_5_fu_6397_p3;
        datastream_data_V_reg_8401 <= datastream_data_V_fu_6459_p3;
        id_V_fu_254 <= {{datastream_data_V_fu_6459_p3[13:7]}};
        valid_L3_reg_8426 <= valid_L3_fu_6615_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        delta_phi_V_reg_8510[16 : 3] <= delta_phi_V_fu_6834_p2[16 : 3];
        delta_z_V_reg_8505 <= delta_z_V_fu_6805_p2;
        icmp_ln899_21_reg_8527 <= icmp_ln899_21_fu_6874_p2;
        tmp_14_reg_8517 <= delta_phi_V_fu_6834_p2[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        fullmatch7_dataarray_reg_7478[7] <= zext_ln63_fu_1863_p1[7];
        icmp_ln895_1_reg_7489 <= icmp_ln895_1_fu_1878_p2;
        icmp_ln895_2_reg_7495 <= icmp_ln895_2_fu_1884_p2;
        icmp_ln895_3_reg_7501 <= icmp_ln895_3_fu_1890_p2;
        icmp_ln895_4_reg_7507 <= icmp_ln895_4_fu_1896_p2;
        icmp_ln895_5_reg_7513 <= icmp_ln895_5_fu_1902_p2;
        icmp_ln895_6_reg_7519 <= icmp_ln895_6_fu_1908_p2;
        icmp_ln895_7_reg_7525 <= icmp_ln895_7_fu_1914_p2;
        icmp_ln895_reg_7483 <= icmp_ln895_fu_1872_p2;
        ncm1_V_reg_7428 <= ncm1_V_fu_1735_p3;
        ncm2_V_reg_7433 <= ncm2_V_fu_1751_p3;
        ncm3_V_reg_7438 <= ncm3_V_fu_1767_p3;
        ncm4_V_reg_7443 <= ncm4_V_fu_1783_p3;
        ncm5_V_reg_7448 <= ncm5_V_fu_1799_p3;
        ncm6_V_reg_7453 <= ncm6_V_fu_1815_p3;
        ncm7_V_reg_7458 <= ncm7_V_fu_1831_p3;
        ncm8_V_reg_7463 <= ncm8_V_fu_1847_p3;
        trunc_ln209_reg_7416 <= trunc_ln209_fu_1723_p1;
        zext_ln321_1_reg_7468[7] <= zext_ln321_1_fu_1868_p1[7];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_fu_1950_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln879_reg_7628 <= icmp_ln879_fu_2170_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln879_reg_7628_pp0_iter1_reg <= icmp_ln879_reg_7628;
        icmp_ln887_reg_7531 <= icmp_ln887_fu_1950_p2;
        icmp_ln887_reg_7531_pp0_iter1_reg <= icmp_ln887_reg_7531;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln879_reg_7628_pp0_iter2_reg <= icmp_ln879_reg_7628_pp0_iter1_reg;
        icmp_ln879_reg_7628_pp0_iter3_reg <= icmp_ln879_reg_7628_pp0_iter2_reg;
        icmp_ln879_reg_7628_pp0_iter4_reg <= icmp_ln879_reg_7628_pp0_iter3_reg;
        icmp_ln879_reg_7628_pp0_iter5_reg <= icmp_ln879_reg_7628_pp0_iter4_reg;
        icmp_ln879_reg_7628_pp0_iter6_reg <= icmp_ln879_reg_7628_pp0_iter5_reg;
        icmp_ln879_reg_7628_pp0_iter7_reg <= icmp_ln879_reg_7628_pp0_iter6_reg;
        icmp_ln887_reg_7531_pp0_iter2_reg <= icmp_ln887_reg_7531_pp0_iter1_reg;
        icmp_ln887_reg_7531_pp0_iter3_reg <= icmp_ln887_reg_7531_pp0_iter2_reg;
        icmp_ln887_reg_7531_pp0_iter4_reg <= icmp_ln887_reg_7531_pp0_iter3_reg;
        icmp_ln887_reg_7531_pp0_iter5_reg <= icmp_ln887_reg_7531_pp0_iter4_reg;
        icmp_ln887_reg_7531_pp0_iter6_reg <= icmp_ln887_reg_7531_pp0_iter5_reg;
        icmp_ln887_reg_7531_pp0_iter7_reg <= icmp_ln887_reg_7531_pp0_iter6_reg;
        newtracklet_reg_8446_pp0_iter5_reg <= newtracklet_reg_8446;
        newtracklet_reg_8446_pp0_iter6_reg <= newtracklet_reg_8446_pp0_iter5_reg;
        newtracklet_reg_8446_pp0_iter7_reg <= newtracklet_reg_8446_pp0_iter6_reg;
        proj_data_V_reg_8455_pp0_iter7_reg <= proj_data_V_reg_8455;
        projseed_next_V_reg_8460_pp0_iter7_reg <= projseed_next_V_reg_8460;
        stubid_V_reg_8431_pp0_iter5_reg <= stubid_V_reg_8431;
        stubid_V_reg_8431_pp0_iter6_reg <= stubid_V_reg_8431_pp0_iter5_reg;
        stubid_V_reg_8431_pp0_iter7_reg <= stubid_V_reg_8431_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        newtracklet_reg_8446 <= newtracklet_fu_6667_p2;
        stubid_V_reg_8431 <= stubid_V_fu_6633_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_i24_reg_8375 <= {{cm_L2_1_data_V_4_fu_5399_p3[13:7]}};
        p_Result_i27_reg_8383 <= {{cm_L2_2_data_V_4_fu_5926_p3[13:7]}};
        xor_ln50_12_reg_8355 <= xor_ln50_12_fu_6090_p2;
        xor_ln51_6_reg_8365 <= xor_ln51_6_fu_6108_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_7531_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        proj_data_V_reg_8455 <= allproj_dataarray_data_V_q0;
        proj_phi_V_reg_8465 <= {{allproj_dataarray_data_V_q0[45:32]}};
        projseed_next_V_reg_8460 <= {{allproj_dataarray_data_V_q0[59:57]}};
        tmp_12_reg_8490 <= {{allstub_dataarray_data_V_q0[16:3]}};
        trunc_ln1354_2_reg_8485 <= {{allstub_dataarray_data_V_q0[25:17]}};
        trunc_ln2_reg_8470 <= {{ret_V_fu_6729_p2[16:7]}};
        trunc_ln3_reg_8480 <= {{grp_fu_7334_p3[14:6]}};
        trunc_ln_reg_8475 <= {{allproj_dataarray_data_V_q0[28:20]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        LUT_matchcut_phi1_ce0 = 1'b1;
    end else begin
        LUT_matchcut_phi1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        LUT_matchcut_z2_ce0 = 1'b1;
    end else begin
        LUT_matchcut_z2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        allproj_dataarray_data_V_ce0 = 1'b1;
    end else begin
        allproj_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        allstub_dataarray_data_V_ce0 = 1'b1;
    end else begin
        allstub_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln887_fu_1950_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4 = p_Val2_39_reg_7941;
    end else begin
        ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4 = cm_L1_1_next_data_V_2_reg_918;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L1_1_next_data_V_phi_fu_1018_p4 = cm_L1_1_data_V_4_reg_7951;
    end else begin
        ap_phi_mux_cm_L1_1_next_data_V_phi_fu_1018_p4 = cm_L1_1_next_data_V_reg_1014;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4 = p_Val2_41_reg_7989;
    end else begin
        ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4 = cm_L1_2_next_data_V_2_reg_906;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L1_2_next_data_V_phi_fu_1006_p4 = cm_L1_2_data_V_4_reg_7999;
    end else begin
        ap_phi_mux_cm_L1_2_next_data_V_phi_fu_1006_p4 = cm_L1_2_next_data_V_reg_1002;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4 = p_Val2_43_reg_8037;
    end else begin
        ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4 = cm_L1_3_next_data_V_2_reg_894;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L1_3_next_data_V_phi_fu_994_p4 = cm_L1_3_data_V_4_reg_8047;
    end else begin
        ap_phi_mux_cm_L1_3_next_data_V_phi_fu_994_p4 = cm_L1_3_next_data_V_reg_990;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4 = p_Val2_45_reg_8085;
    end else begin
        ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4 = cm_L1_4_next_data_V_2_reg_882;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_cm_L1_4_next_data_V_phi_fu_982_p4 = cm_L1_4_data_V_4_reg_8095;
    end else begin
        ap_phi_mux_cm_L1_4_next_data_V_phi_fu_982_p4 = cm_L1_4_next_data_V_reg_978;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4 = cm_L1_2_data_V_5_reg_8259;
    end else begin
        ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4 = cm_L2_1_next_data_V_2_reg_822;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_cm_L2_1_next_data_V_phi_fu_874_p4 = cm_L2_1_data_V_4_reg_8269;
    end else begin
        ap_phi_mux_cm_L2_1_next_data_V_phi_fu_874_p4 = cm_L2_1_next_data_V_reg_870;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4 = cm_L1_4_data_V_5_reg_8307;
    end else begin
        ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4 = cm_L2_2_next_data_V_2_reg_810;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_cm_L2_2_next_data_V_phi_fu_862_p4 = cm_L2_2_data_V_4_reg_8317;
    end else begin
        ap_phi_mux_cm_L2_2_next_data_V_phi_fu_862_p4 = cm_L2_2_next_data_V_reg_858;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4 = cm_L2_2_data_V_5_reg_8391;
    end else begin
        ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4 = cm_L3_next_data_V_2_reg_786;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_cm_L3_next_data_V_phi_fu_759_p4 = datastream_data_V_reg_8401;
    end else begin
        ap_phi_mux_cm_L3_next_data_V_phi_fu_759_p4 = cm_L3_next_data_V_reg_755;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_inread_assign_1_phi_fu_1241_p4 = read_L1_2_next_fu_4906_p2;
    end else begin
        ap_phi_mux_inread_assign_1_phi_fu_1241_p4 = inread_assign_1_reg_1237;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_inread_assign_2_phi_fu_1253_p4 = read_L1_3_next_fu_4974_p2;
    end else begin
        ap_phi_mux_inread_assign_2_phi_fu_1253_p4 = inread_assign_2_reg_1249;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_inread_assign_3_phi_fu_1265_p4 = read_L1_4_next_fu_4998_p2;
    end else begin
        ap_phi_mux_inread_assign_3_phi_fu_1265_p4 = inread_assign_3_reg_1261;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_inread_assign_4_phi_fu_1517_p4 = read_L2_1_next_fu_6102_p2;
    end else begin
        ap_phi_mux_inread_assign_4_phi_fu_1517_p4 = inread_assign_4_reg_1513;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_inread_assign_5_phi_fu_1529_p4 = read_L2_2_next_fu_6120_p2;
    end else begin
        ap_phi_mux_inread_assign_5_phi_fu_1529_p4 = inread_assign_5_reg_1525;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_inread_assign_phi_fu_1229_p4 = read_L1_1_next_fu_4882_p2;
    end else begin
        ap_phi_mux_inread_assign_phi_fu_1229_p4 = inread_assign_reg_1225;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_p_Val2_14_phi_fu_946_p4 = p_Val2_44_reg_8042;
    end else begin
        ap_phi_mux_p_Val2_14_phi_fu_946_p4 = p_Val2_14_reg_942;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_p_Val2_20_phi_fu_934_p4 = p_Val2_46_reg_8090;
    end else begin
        ap_phi_mux_p_Val2_20_phi_fu_934_p4 = p_Val2_20_reg_930;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_p_Val2_26_phi_fu_850_p4 = cm_L1_1_data_V_5_reg_8264;
    end else begin
        ap_phi_mux_p_Val2_26_phi_fu_850_p4 = p_Val2_26_reg_846;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_p_Val2_2_phi_fu_970_p4 = p_Val2_40_reg_7946;
    end else begin
        ap_phi_mux_p_Val2_2_phi_fu_970_p4 = p_Val2_2_reg_966;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_p_Val2_30_phi_fu_838_p4 = cm_L1_3_data_V_5_reg_8312;
    end else begin
        ap_phi_mux_p_Val2_30_phi_fu_838_p4 = p_Val2_30_reg_834;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_p_Val2_34_phi_fu_802_p4 = cm_L2_1_data_V_5_reg_8396;
    end else begin
        ap_phi_mux_p_Val2_34_phi_fu_802_p4 = p_Val2_34_reg_798;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_p_Val2_8_phi_fu_958_p4 = p_Val2_42_reg_7994;
    end else begin
        ap_phi_mux_p_Val2_8_phi_fu_958_p4 = p_Val2_8_reg_954;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read1_0_phi_fu_1141_p4 = read1_next_fu_2278_p2;
    end else begin
        ap_phi_mux_read1_0_phi_fu_1141_p4 = read1_0_reg_1137;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read2_0_phi_fu_1152_p4 = read2_next_fu_2302_p2;
    end else begin
        ap_phi_mux_read2_0_phi_fu_1152_p4 = read2_0_reg_1148;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read3_0_phi_fu_1163_p4 = read3_next_fu_2372_p2;
    end else begin
        ap_phi_mux_read3_0_phi_fu_1163_p4 = read3_0_reg_1159;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read4_0_phi_fu_1174_p4 = read4_next_fu_2396_p2;
    end else begin
        ap_phi_mux_read4_0_phi_fu_1174_p4 = read4_0_reg_1170;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read5_0_phi_fu_1185_p4 = read5_next_fu_2466_p2;
    end else begin
        ap_phi_mux_read5_0_phi_fu_1185_p4 = read5_0_reg_1181;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read6_0_phi_fu_1196_p4 = read6_next_fu_2490_p2;
    end else begin
        ap_phi_mux_read6_0_phi_fu_1196_p4 = read6_0_reg_1192;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read7_0_phi_fu_1207_p4 = read7_next_fu_2560_p2;
    end else begin
        ap_phi_mux_read7_0_phi_fu_1207_p4 = read7_0_reg_1203;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_read8_0_phi_fu_1218_p4 = read8_next_fu_2584_p2;
    end else begin
        ap_phi_mux_read8_0_phi_fu_1218_p4 = read8_0_reg_1214;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sA_L1_1_next_3_phi_fu_1421_p4 = sA_L1_1_next_6_fu_3083_p3;
    end else begin
        ap_phi_mux_sA_L1_1_next_3_phi_fu_1421_p4 = sA_L1_1_next_3_reg_1417;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sA_L1_2_next_3_phi_fu_1433_p4 = sA_L1_2_next_6_fu_3640_p3;
    end else begin
        ap_phi_mux_sA_L1_2_next_3_phi_fu_1433_p4 = sA_L1_2_next_3_reg_1429;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sA_L1_3_next_3_phi_fu_1445_p4 = sA_L1_3_next_6_fu_4197_p3;
    end else begin
        ap_phi_mux_sA_L1_3_next_3_phi_fu_1445_p4 = sA_L1_3_next_3_reg_1441;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sA_L1_4_next_3_phi_fu_1457_p4 = sA_L1_4_next_6_fu_4754_p3;
    end else begin
        ap_phi_mux_sA_L1_4_next_3_phi_fu_1457_p4 = sA_L1_4_next_3_reg_1453;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_sA_L2_1_next_3_phi_fu_1613_p4 = sA_L2_1_next_6_fu_5465_p3;
    end else begin
        ap_phi_mux_sA_L2_1_next_3_phi_fu_1613_p4 = sA_L2_1_next_3_reg_1609;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_sA_L2_2_next_3_phi_fu_1625_p4 = sA_L2_2_next_6_fu_5992_p3;
    end else begin
        ap_phi_mux_sA_L2_2_next_3_phi_fu_1625_p4 = sA_L2_2_next_3_reg_1621;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_sA_L3_next_3_phi_fu_1697_p4 = sA_L3_next_6_fu_6525_p3;
    end else begin
        ap_phi_mux_sA_L3_next_3_phi_fu_1697_p4 = sA_L3_next_3_reg_1693;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sB_L1_1_next_3_phi_fu_1469_p4 = sB_L1_1_next_6_fu_3053_p3;
    end else begin
        ap_phi_mux_sB_L1_1_next_3_phi_fu_1469_p4 = sB_L1_1_next_3_reg_1465;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sB_L1_2_next_3_phi_fu_1481_p4 = sB_L1_2_next_6_fu_3610_p3;
    end else begin
        ap_phi_mux_sB_L1_2_next_3_phi_fu_1481_p4 = sB_L1_2_next_3_reg_1477;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sB_L1_3_next_3_phi_fu_1493_p4 = sB_L1_3_next_6_fu_4167_p3;
    end else begin
        ap_phi_mux_sB_L1_3_next_3_phi_fu_1493_p4 = sB_L1_3_next_3_reg_1489;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_sB_L1_4_next_3_phi_fu_1505_p4 = sB_L1_4_next_6_fu_4724_p3;
    end else begin
        ap_phi_mux_sB_L1_4_next_3_phi_fu_1505_p4 = sB_L1_4_next_3_reg_1501;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_sB_L2_1_next_3_phi_fu_1637_p4 = sB_L2_1_next_6_fu_5435_p3;
    end else begin
        ap_phi_mux_sB_L2_1_next_3_phi_fu_1637_p4 = sB_L2_1_next_3_reg_1633;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_sB_L2_2_next_3_phi_fu_1649_p4 = sB_L2_2_next_6_fu_5962_p3;
    end else begin
        ap_phi_mux_sB_L2_2_next_3_phi_fu_1649_p4 = sB_L2_2_next_3_reg_1645;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_sB_L3_next_3_phi_fu_1709_p4 = sB_L3_next_6_fu_6495_p3;
    end else begin
        ap_phi_mux_sB_L3_next_3_phi_fu_1709_p4 = sB_L3_next_3_reg_1705;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_t_V_1_phi_fu_1085_p4 = select_ln515_reg_7570;
    end else begin
        ap_phi_mux_t_V_1_phi_fu_1085_p4 = t_V_1_reg_1081;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_t_V_2_phi_fu_1063_p4 = select_ln513_reg_7558;
    end else begin
        ap_phi_mux_t_V_2_phi_fu_1063_p4 = t_V_2_reg_1059;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_t_V_3_phi_fu_1041_p4 = select_ln511_reg_7546;
    end else begin
        ap_phi_mux_t_V_3_phi_fu_1041_p4 = t_V_3_reg_1037;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_t_V_4_phi_fu_1030_p4 = addr1_V_1_reg_7540;
    end else begin
        ap_phi_mux_t_V_4_phi_fu_1030_p4 = t_V_4_reg_1026;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_t_V_5_phi_fu_1052_p4 = addr3_V_1_reg_7552;
    end else begin
        ap_phi_mux_t_V_5_phi_fu_1052_p4 = t_V_5_reg_1048;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_t_V_6_phi_fu_1074_p4 = addr5_V_1_reg_7564;
    end else begin
        ap_phi_mux_t_V_6_phi_fu_1074_p4 = t_V_6_reg_1070;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_t_V_7_phi_fu_1096_p4 = addr7_V_1_reg_7576;
    end else begin
        ap_phi_mux_t_V_7_phi_fu_1096_p4 = t_V_7_reg_1092;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_t_V_phi_fu_1107_p4 = select_ln517_reg_7582;
    end else begin
        ap_phi_mux_t_V_phi_fu_1107_p4 = t_V_reg_1103;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_vA_L1_1_next_2_phi_fu_1325_p4 = vA_L1_1_next_fu_3139_p3;
    end else begin
        ap_phi_mux_vA_L1_1_next_2_phi_fu_1325_p4 = vA_L1_1_next_2_reg_1321;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_vA_L1_2_next_2_phi_fu_1337_p4 = vA_L1_2_next_fu_3696_p3;
    end else begin
        ap_phi_mux_vA_L1_2_next_2_phi_fu_1337_p4 = vA_L1_2_next_2_reg_1333;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_vA_L1_3_next_2_phi_fu_1349_p4 = vA_L1_3_next_fu_4253_p3;
    end else begin
        ap_phi_mux_vA_L1_3_next_2_phi_fu_1349_p4 = vA_L1_3_next_2_reg_1345;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_vA_L1_4_next_2_phi_fu_1361_p4 = vA_L1_4_next_fu_4810_p3;
    end else begin
        ap_phi_mux_vA_L1_4_next_2_phi_fu_1361_p4 = vA_L1_4_next_2_reg_1357;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_vA_L2_1_next_1_phi_fu_1565_p4 = valid_L1_1_5_fu_5522_p3;
    end else begin
        ap_phi_mux_vA_L2_1_next_1_phi_fu_1565_p4 = vA_L2_1_next_1_reg_1561;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_vA_L2_2_next_1_phi_fu_1577_p4 = valid_L1_3_5_fu_6049_p3;
    end else begin
        ap_phi_mux_vA_L2_2_next_1_phi_fu_1577_p4 = vA_L2_2_next_1_reg_1573;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_vA_L3_next_1_phi_fu_1673_p4 = valid_L2_1_5_fu_6582_p3;
    end else begin
        ap_phi_mux_vA_L3_next_1_phi_fu_1673_p4 = vA_L3_next_1_reg_1669;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L1_1_next_3_phi_fu_1373_p4 = vB_L1_1_next_fu_3111_p3;
    end else begin
        ap_phi_mux_valid_L1_1_next_3_phi_fu_1373_p4 = valid_L1_1_next_3_reg_1369;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L1_1_next_phi_fu_1277_p4 = valid_L1_1_4_fu_3173_p3;
    end else begin
        ap_phi_mux_valid_L1_1_next_phi_fu_1277_p4 = valid_L1_1_next_reg_1273;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L1_2_next_3_phi_fu_1385_p4 = vB_L1_2_next_fu_3668_p3;
    end else begin
        ap_phi_mux_valid_L1_2_next_3_phi_fu_1385_p4 = valid_L1_2_next_3_reg_1381;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L1_2_next_phi_fu_1289_p4 = valid_L1_2_4_fu_3730_p3;
    end else begin
        ap_phi_mux_valid_L1_2_next_phi_fu_1289_p4 = valid_L1_2_next_reg_1285;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L1_3_next_3_phi_fu_1397_p4 = vB_L1_3_next_fu_4225_p3;
    end else begin
        ap_phi_mux_valid_L1_3_next_3_phi_fu_1397_p4 = valid_L1_3_next_3_reg_1393;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L1_3_next_phi_fu_1301_p4 = valid_L1_3_4_fu_4287_p3;
    end else begin
        ap_phi_mux_valid_L1_3_next_phi_fu_1301_p4 = valid_L1_3_next_reg_1297;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L1_4_next_3_phi_fu_1409_p4 = vB_L1_4_next_fu_4782_p3;
    end else begin
        ap_phi_mux_valid_L1_4_next_3_phi_fu_1409_p4 = valid_L1_4_next_3_reg_1405;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_valid_L1_4_next_phi_fu_1313_p4 = valid_L1_4_4_fu_4844_p3;
    end else begin
        ap_phi_mux_valid_L1_4_next_phi_fu_1313_p4 = valid_L1_4_next_reg_1309;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_valid_L2_1_next_3_phi_fu_1589_p4 = valid_L1_2_5_fu_5493_p3;
    end else begin
        ap_phi_mux_valid_L2_1_next_3_phi_fu_1589_p4 = valid_L2_1_next_3_reg_1585;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_valid_L2_1_next_phi_fu_1541_p4 = valid_L2_1_4_fu_5555_p3;
    end else begin
        ap_phi_mux_valid_L2_1_next_phi_fu_1541_p4 = valid_L2_1_next_reg_1537;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_valid_L2_2_next_3_phi_fu_1601_p4 = valid_L1_4_5_fu_6020_p3;
    end else begin
        ap_phi_mux_valid_L2_2_next_3_phi_fu_1601_p4 = valid_L2_2_next_3_reg_1597;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_mux_valid_L2_2_next_phi_fu_1553_p4 = valid_L2_2_4_fu_6082_p3;
    end else begin
        ap_phi_mux_valid_L2_2_next_phi_fu_1553_p4 = valid_L2_2_next_reg_1549;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_mux_valid_L3_next_3_phi_fu_1685_p4 = valid_L2_2_5_fu_6553_p3;
    end else begin
        ap_phi_mux_valid_L3_next_3_phi_fu_1685_p4 = valid_L3_next_3_reg_1681;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln887_reg_7531_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_mux_valid_L3_next_phi_fu_1661_p4 = valid_L3_reg_8426;
    end else begin
        ap_phi_mux_valid_L3_next_phi_fu_1661_p4 = valid_L3_next_reg_1657;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln887_reg_7531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_o_V_ap_vld = 1'b1;
    end else begin
        bx_o_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        fullmatch1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln70_fu_7288_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd0))) begin
        fullmatch1_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch1_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4789)) begin
        if ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1)) begin
            fullmatch1_nentries_0_V = 8'd0;
        end else if ((1'b1 == ap_condition_1053)) begin
            fullmatch1_nentries_0_V = add_ln301_fu_7312_p2;
        end else begin
            fullmatch1_nentries_0_V = 'bx;
        end
    end else begin
        fullmatch1_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln70_fu_7288_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd0)) | ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        fullmatch1_nentries_0_V_ap_vld = 1'b1;
    end else begin
        fullmatch1_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4794)) begin
        if ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1)) begin
            fullmatch1_nentries_1_V = 8'd0;
        end else if ((1'b1 == ap_condition_1053)) begin
            fullmatch1_nentries_1_V = add_ln301_fu_7312_p2;
        end else begin
            fullmatch1_nentries_1_V = 'bx;
        end
    end else begin
        fullmatch1_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln70_fu_7288_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd0)) | ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        fullmatch1_nentries_1_V_ap_vld = 1'b1;
    end else begin
        fullmatch1_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        fullmatch2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln70_1_fu_7239_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd1))) begin
        fullmatch2_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch2_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4789)) begin
        if ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1)) begin
            fullmatch2_nentries_0_V = 8'd0;
        end else if ((1'b1 == ap_condition_1044)) begin
            fullmatch2_nentries_0_V = add_ln301_1_fu_7263_p2;
        end else begin
            fullmatch2_nentries_0_V = 'bx;
        end
    end else begin
        fullmatch2_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln70_1_fu_7239_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd1)) | ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        fullmatch2_nentries_0_V_ap_vld = 1'b1;
    end else begin
        fullmatch2_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4794)) begin
        if ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1)) begin
            fullmatch2_nentries_1_V = 8'd0;
        end else if ((1'b1 == ap_condition_1044)) begin
            fullmatch2_nentries_1_V = add_ln301_1_fu_7263_p2;
        end else begin
            fullmatch2_nentries_1_V = 'bx;
        end
    end else begin
        fullmatch2_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln70_1_fu_7239_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd1)) | ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        fullmatch2_nentries_1_V_ap_vld = 1'b1;
    end else begin
        fullmatch2_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        fullmatch3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln70_2_fu_7190_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd2))) begin
        fullmatch3_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch3_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4789)) begin
        if ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1)) begin
            fullmatch3_nentries_0_V = 8'd0;
        end else if ((1'b1 == ap_condition_1035)) begin
            fullmatch3_nentries_0_V = add_ln301_2_fu_7214_p2;
        end else begin
            fullmatch3_nentries_0_V = 'bx;
        end
    end else begin
        fullmatch3_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln70_2_fu_7190_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd2)) | ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        fullmatch3_nentries_0_V_ap_vld = 1'b1;
    end else begin
        fullmatch3_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4794)) begin
        if ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1)) begin
            fullmatch3_nentries_1_V = 8'd0;
        end else if ((1'b1 == ap_condition_1035)) begin
            fullmatch3_nentries_1_V = add_ln301_2_fu_7214_p2;
        end else begin
            fullmatch3_nentries_1_V = 'bx;
        end
    end else begin
        fullmatch3_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln70_2_fu_7190_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd2)) | ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        fullmatch3_nentries_1_V_ap_vld = 1'b1;
    end else begin
        fullmatch3_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        fullmatch4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln70_3_fu_7141_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd3))) begin
        fullmatch4_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch4_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4789)) begin
        if ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1)) begin
            fullmatch4_nentries_0_V = 8'd0;
        end else if ((1'b1 == ap_condition_1026)) begin
            fullmatch4_nentries_0_V = add_ln301_3_fu_7165_p2;
        end else begin
            fullmatch4_nentries_0_V = 'bx;
        end
    end else begin
        fullmatch4_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln70_3_fu_7141_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd3)) | ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        fullmatch4_nentries_0_V_ap_vld = 1'b1;
    end else begin
        fullmatch4_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4794)) begin
        if ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1)) begin
            fullmatch4_nentries_1_V = 8'd0;
        end else if ((1'b1 == ap_condition_1026)) begin
            fullmatch4_nentries_1_V = add_ln301_3_fu_7165_p2;
        end else begin
            fullmatch4_nentries_1_V = 'bx;
        end
    end else begin
        fullmatch4_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln70_3_fu_7141_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd3)) | ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        fullmatch4_nentries_1_V_ap_vld = 1'b1;
    end else begin
        fullmatch4_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        fullmatch5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln70_4_fu_7092_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd4))) begin
        fullmatch5_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch5_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4789)) begin
        if ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1)) begin
            fullmatch5_nentries_0_V = 8'd0;
        end else if ((1'b1 == ap_condition_1017)) begin
            fullmatch5_nentries_0_V = add_ln301_4_fu_7116_p2;
        end else begin
            fullmatch5_nentries_0_V = 'bx;
        end
    end else begin
        fullmatch5_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln70_4_fu_7092_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd4)) | ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        fullmatch5_nentries_0_V_ap_vld = 1'b1;
    end else begin
        fullmatch5_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4794)) begin
        if ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1)) begin
            fullmatch5_nentries_1_V = 8'd0;
        end else if ((1'b1 == ap_condition_1017)) begin
            fullmatch5_nentries_1_V = add_ln301_4_fu_7116_p2;
        end else begin
            fullmatch5_nentries_1_V = 'bx;
        end
    end else begin
        fullmatch5_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln70_4_fu_7092_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd4)) | ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        fullmatch5_nentries_1_V_ap_vld = 1'b1;
    end else begin
        fullmatch5_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        fullmatch6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln70_5_fu_7049_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd5))) begin
        fullmatch6_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch6_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4789)) begin
        if ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1)) begin
            fullmatch6_nentries_0_V = 8'd0;
        end else if ((1'b1 == ap_condition_1008)) begin
            fullmatch6_nentries_0_V = add_ln301_5_fu_7073_p2;
        end else begin
            fullmatch6_nentries_0_V = 'bx;
        end
    end else begin
        fullmatch6_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln70_5_fu_7049_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd5)) | ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        fullmatch6_nentries_0_V_ap_vld = 1'b1;
    end else begin
        fullmatch6_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4794)) begin
        if ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1)) begin
            fullmatch6_nentries_1_V = 8'd0;
        end else if ((1'b1 == ap_condition_1008)) begin
            fullmatch6_nentries_1_V = add_ln301_5_fu_7073_p2;
        end else begin
            fullmatch6_nentries_1_V = 'bx;
        end
    end else begin
        fullmatch6_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln70_5_fu_7049_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd5)) | ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        fullmatch6_nentries_1_V_ap_vld = 1'b1;
    end else begin
        fullmatch6_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        fullmatch7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        fullmatch7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd6))) begin
        fullmatch7_dataarray_data_V_we0 = 1'b1;
    end else begin
        fullmatch7_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4789)) begin
        if ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1)) begin
            fullmatch7_nentries_0_V = 8'd0;
        end else if ((1'b1 == ap_condition_1106)) begin
            fullmatch7_nentries_0_V = 8'd1;
        end else begin
            fullmatch7_nentries_0_V = 'bx;
        end
    end else begin
        fullmatch7_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd6)) | ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        fullmatch7_nentries_0_V_ap_vld = 1'b1;
    end else begin
        fullmatch7_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4794)) begin
        if ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1)) begin
            fullmatch7_nentries_1_V = 8'd0;
        end else if ((1'b1 == ap_condition_1106)) begin
            fullmatch7_nentries_1_V = 8'd1;
        end else begin
            fullmatch7_nentries_1_V = 'bx;
        end
    end else begin
        fullmatch7_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (projseed_V_1_load_load_fu_6880_p1 == 3'd6)) | ((icmp_ln879_reg_7628_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln209_reg_7416 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        fullmatch7_nentries_1_V_ap_vld = 1'b1;
    end else begin
        fullmatch7_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        match8_dataarray_data_V_ce0 = 1'b1;
    end else begin
        match8_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln887_fu_1950_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter7 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln887_fu_1950_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LUT_matchcut_phi1_address0 = zext_ln544_fu_6792_p1;

assign LUT_matchcut_z2_address0 = zext_ln544_fu_6792_p1;

assign absval_V_1_fu_6891_p3 = ((tmp_14_reg_8517[0:0] === 1'b1) ? sub_ln214_1_fu_6886_p2 : delta_phi_V_reg_8510);

assign absval_V_fu_6854_p3 = ((tmp_13_fu_6840_p3[0:0] === 1'b1) ? sub_ln214_fu_6848_p2 : sext_ln68_1_fu_6810_p1);

assign add_ln1354_fu_6801_p2 = (trunc_ln3_reg_8480 + trunc_ln_reg_8475);

assign add_ln1503_fu_6821_p2 = ($signed(sext_ln68_fu_6798_p1) + $signed(proj_phi_V_reg_8465));

assign add_ln301_1_fu_7263_p2 = (8'd1 + trunc_ln72_1_fu_7259_p1);

assign add_ln301_2_fu_7214_p2 = (8'd1 + trunc_ln72_2_fu_7210_p1);

assign add_ln301_3_fu_7165_p2 = (8'd1 + trunc_ln72_3_fu_7161_p1);

assign add_ln301_4_fu_7116_p2 = (8'd1 + trunc_ln72_4_fu_7112_p1);

assign add_ln301_5_fu_7073_p2 = (8'd1 + trunc_ln72_5_fu_7069_p1);

assign add_ln301_fu_7312_p2 = (8'd1 + trunc_ln72_fu_7308_p1);

assign add_ln321_1_fu_7249_p2 = (trunc_ln321_1_fu_7245_p1 + zext_ln321_1_reg_7468);

assign add_ln321_2_fu_7200_p2 = (trunc_ln321_2_fu_7196_p1 + zext_ln321_1_reg_7468);

assign add_ln321_3_fu_7151_p2 = (trunc_ln321_3_fu_7147_p1 + zext_ln321_1_reg_7468);

assign add_ln321_4_fu_7102_p2 = (trunc_ln321_4_fu_7098_p1 + zext_ln321_1_reg_7468);

assign add_ln321_5_fu_7059_p2 = (trunc_ln321_5_fu_7055_p1 + zext_ln321_1_reg_7468);

assign add_ln321_fu_7298_p2 = (trunc_ln321_fu_7294_p1 + zext_ln321_1_reg_7468);

assign addr1_V_1_fu_1968_p3 = ((ap_phi_mux_read1_0_phi_fu_1141_p4[0:0] === 1'b1) ? addr1_V_fu_1962_p2 : ap_phi_mux_t_V_4_phi_fu_1030_p4);

assign addr1_V_fu_1962_p2 = (7'd1 + ap_phi_mux_t_V_4_phi_fu_1030_p4);

assign addr2_V_fu_1976_p2 = (7'd1 + ap_phi_mux_t_V_3_phi_fu_1041_p4);

assign addr3_V_1_fu_1996_p3 = ((ap_phi_mux_read3_0_phi_fu_1163_p4[0:0] === 1'b1) ? addr3_V_fu_1990_p2 : ap_phi_mux_t_V_5_phi_fu_1052_p4);

assign addr3_V_fu_1990_p2 = (7'd1 + ap_phi_mux_t_V_5_phi_fu_1052_p4);

assign addr4_V_fu_2004_p2 = (7'd1 + ap_phi_mux_t_V_2_phi_fu_1063_p4);

assign addr5_V_1_fu_2024_p3 = ((ap_phi_mux_read5_0_phi_fu_1185_p4[0:0] === 1'b1) ? addr5_V_fu_2018_p2 : ap_phi_mux_t_V_6_phi_fu_1074_p4);

assign addr5_V_fu_2018_p2 = (7'd1 + ap_phi_mux_t_V_6_phi_fu_1074_p4);

assign addr6_V_fu_2032_p2 = (7'd1 + ap_phi_mux_t_V_1_phi_fu_1085_p4);

assign addr7_V_1_fu_2052_p3 = ((ap_phi_mux_read7_0_phi_fu_1207_p4[0:0] === 1'b1) ? addr7_V_fu_2046_p2 : ap_phi_mux_t_V_7_phi_fu_1096_p4);

assign addr7_V_fu_2046_p2 = (7'd1 + ap_phi_mux_t_V_7_phi_fu_1096_p4);

assign addr8_V_fu_2060_p2 = (7'd1 + ap_phi_mux_t_V_phi_fu_1107_p4);

assign allproj_dataarray_data_V_address0 = zext_ln63_9_fu_6644_p1;

assign allstub_dataarray_data_V_address0 = zext_ln63_10_fu_6656_p1;

assign and_ln50_10_fu_4956_p2 = (or_ln50_10_fu_4950_p2 & ap_phi_mux_sA_L2_2_next_3_phi_fu_1625_p4);

assign and_ln50_2_fu_2354_p2 = (or_ln50_2_fu_2348_p2 & ap_phi_mux_sA_L1_2_next_3_phi_fu_1433_p4);

assign and_ln50_4_fu_2448_p2 = (or_ln50_4_fu_2442_p2 & ap_phi_mux_sA_L1_3_next_3_phi_fu_1445_p4);

assign and_ln50_6_fu_2542_p2 = (or_ln50_6_fu_2536_p2 & ap_phi_mux_sA_L1_4_next_3_phi_fu_1457_p4);

assign and_ln50_8_fu_4864_p2 = (or_ln50_8_fu_4858_p2 & ap_phi_mux_sA_L2_1_next_3_phi_fu_1613_p4);

assign and_ln50_fu_2260_p2 = (or_ln50_fu_2254_p2 & ap_phi_mux_sA_L1_1_next_3_phi_fu_1421_p4);

assign and_ln51_10_fu_4980_p2 = (or_ln50_10_fu_4950_p2 & ap_phi_mux_sB_L2_2_next_3_phi_fu_1649_p4);

assign and_ln51_2_fu_2378_p2 = (or_ln50_2_fu_2348_p2 & ap_phi_mux_sB_L1_2_next_3_phi_fu_1481_p4);

assign and_ln51_4_fu_2472_p2 = (or_ln50_4_fu_2442_p2 & ap_phi_mux_sB_L1_3_next_3_phi_fu_1493_p4);

assign and_ln51_6_fu_2566_p2 = (or_ln50_6_fu_2536_p2 & ap_phi_mux_sB_L1_4_next_3_phi_fu_1505_p4);

assign and_ln51_8_fu_4888_p2 = (or_ln50_8_fu_4858_p2 & ap_phi_mux_sB_L2_1_next_3_phi_fu_1637_p4);

assign and_ln51_fu_2284_p2 = (or_ln50_fu_2254_p2 & ap_phi_mux_sB_L1_1_next_3_phi_fu_1469_p4);

assign and_ln55_1_fu_2408_p2 = (xor_ln55_3_fu_2402_p2 & ap_phi_mux_valid_L1_2_next_phi_fu_1289_p4);

assign and_ln55_2_fu_2502_p2 = (xor_ln55_5_fu_2496_p2 & ap_phi_mux_valid_L1_3_next_phi_fu_1301_p4);

assign and_ln55_3_fu_2596_p2 = (xor_ln55_7_fu_2590_p2 & ap_phi_mux_valid_L1_4_next_phi_fu_1313_p4);

assign and_ln55_4_fu_4918_p2 = (xor_ln55_9_fu_4912_p2 & ap_phi_mux_valid_L2_1_next_phi_fu_1541_p4);

assign and_ln55_5_fu_5010_p2 = (xor_ln55_11_fu_5004_p2 & ap_phi_mux_valid_L2_2_next_phi_fu_1553_p4);

assign and_ln55_fu_2314_p2 = (xor_ln55_1_fu_2308_p2 & ap_phi_mux_valid_L1_1_next_phi_fu_1277_p4);

assign and_ln56_1_fu_3274_p2 = (or_ln55_1_fu_3187_p2 & and_ln51_2_reg_7785);

assign and_ln56_2_fu_3831_p2 = (or_ln55_2_fu_3744_p2 & and_ln51_4_reg_7844);

assign and_ln56_3_fu_4388_p2 = (or_ln55_3_fu_4301_p2 & and_ln51_6_reg_7903);

assign and_ln56_4_fu_5129_p2 = (or_ln55_4_fu_5042_p2 & and_ln51_8_reg_8154);

assign and_ln56_5_fu_5656_p2 = (or_ln55_5_fu_5569_p2 & and_ln51_10_reg_8217);

assign and_ln56_fu_2717_p2 = (or_ln55_fu_2630_p2 & and_ln51_reg_7726);

assign and_ln57_10_fu_3797_p2 = (xor_ln57_2_fu_3780_p2 & and_ln57_9_fu_3792_p2);

assign and_ln57_11_fu_3803_p2 = (and_ln57_8_fu_3786_p2 & and_ln57_10_fu_3797_p2);

assign and_ln57_12_fu_4343_p2 = (or_ln56_3_fu_4312_p2 & or_ln55_3_fu_4301_p2);

assign and_ln57_13_fu_4349_p2 = (xor_ln50_6_reg_7882 & or_ln57_10_fu_4323_p2);

assign and_ln57_14_fu_4354_p2 = (xor_ln57_3_fu_4337_p2 & and_ln57_13_fu_4349_p2);

assign and_ln57_15_fu_4360_p2 = (and_ln57_14_fu_4354_p2 & and_ln57_12_fu_4343_p2);

assign and_ln57_16_fu_5084_p2 = (or_ln56_4_fu_5053_p2 & or_ln55_4_fu_5042_p2);

assign and_ln57_17_fu_5090_p2 = (xor_ln50_8_reg_8133 & or_ln57_13_fu_5064_p2);

assign and_ln57_18_fu_5095_p2 = (xor_ln57_4_fu_5078_p2 & and_ln57_17_fu_5090_p2);

assign and_ln57_19_fu_5101_p2 = (and_ln57_18_fu_5095_p2 & and_ln57_16_fu_5084_p2);

assign and_ln57_1_fu_2678_p2 = (xor_ln50_reg_7705 & or_ln57_1_fu_2652_p2);

assign and_ln57_20_fu_5611_p2 = (or_ln56_5_fu_5580_p2 & or_ln55_5_fu_5569_p2);

assign and_ln57_21_fu_5617_p2 = (xor_ln50_10_reg_8196 & or_ln57_16_fu_5591_p2);

assign and_ln57_22_fu_5622_p2 = (xor_ln57_5_fu_5605_p2 & and_ln57_21_fu_5617_p2);

assign and_ln57_23_fu_5628_p2 = (and_ln57_22_fu_5622_p2 & and_ln57_20_fu_5611_p2);

assign and_ln57_24_fu_6193_p2 = (xor_ln55_12_fu_6187_p2 & or_ln57_19_fu_6173_p2);

assign and_ln57_2_fu_2683_p2 = (xor_ln57_fu_2666_p2 & and_ln57_1_fu_2678_p2);

assign and_ln57_3_fu_2689_p2 = (and_ln57_fu_2672_p2 & and_ln57_2_fu_2683_p2);

assign and_ln57_4_fu_3229_p2 = (or_ln56_1_fu_3198_p2 & or_ln55_1_fu_3187_p2);

assign and_ln57_5_fu_3235_p2 = (xor_ln50_2_reg_7764 & or_ln57_4_fu_3209_p2);

assign and_ln57_6_fu_3240_p2 = (xor_ln57_1_fu_3223_p2 & and_ln57_5_fu_3235_p2);

assign and_ln57_7_fu_3246_p2 = (and_ln57_6_fu_3240_p2 & and_ln57_4_fu_3229_p2);

assign and_ln57_8_fu_3786_p2 = (or_ln56_2_fu_3755_p2 & or_ln55_2_fu_3744_p2);

assign and_ln57_9_fu_3792_p2 = (xor_ln50_4_reg_7823 & or_ln57_7_fu_3766_p2);

assign and_ln57_fu_2672_p2 = (or_ln56_fu_2641_p2 & or_ln55_fu_2630_p2);

assign and_ln74_12_fu_4267_p2 = (valid_L1_3_next_reg_1297 & icmp_ln74_11_fu_4261_p2);

assign and_ln74_13_fu_4273_p2 = (icmp_ln74_8_fu_4013_p2 & and_ln74_12_fu_4267_p2);

assign and_ln74_18_fu_4824_p2 = (valid_L1_4_next_reg_1309 & icmp_ln74_15_fu_4818_p2);

assign and_ln74_19_fu_4830_p2 = (icmp_ln74_12_fu_4570_p2 & and_ln74_18_fu_4824_p2);

assign and_ln74_1_fu_3159_p2 = (icmp_ln74_fu_2899_p2 & and_ln74_fu_3153_p2);

assign and_ln74_24_fu_5535_p2 = (valid_L2_1_next_reg_1537 & icmp_ln74_19_fu_5529_p2);

assign and_ln74_25_fu_5541_p2 = (icmp_ln74_16_fu_5297_p2 & and_ln74_24_fu_5535_p2);

assign and_ln74_30_fu_6062_p2 = (valid_L2_2_next_reg_1549 & icmp_ln74_23_fu_6056_p2);

assign and_ln74_31_fu_6068_p2 = (icmp_ln74_20_fu_5824_p2 & and_ln74_30_fu_6062_p2);

assign and_ln74_36_fu_6595_p2 = (icmp_ln74_27_fu_6589_p2 & ap_phi_mux_valid_L3_next_phi_fu_1661_p4);

assign and_ln74_37_fu_6601_p2 = (icmp_ln74_24_fu_6357_p2 & and_ln74_36_fu_6595_p2);

assign and_ln74_6_fu_3710_p2 = (valid_L1_2_next_reg_1285 & icmp_ln74_7_fu_3704_p2);

assign and_ln74_7_fu_3716_p2 = (icmp_ln74_4_fu_3456_p2 & and_ln74_6_fu_3710_p2);

assign and_ln74_fu_3153_p2 = (valid_L1_1_next_reg_1273 & icmp_ln74_3_fu_3147_p2);

assign and_ln798_fu_6965_p2 = (xor_ln798_fu_6960_p2 & goodmatch_next_reg_1125);

assign and_ln84_2_fu_2414_p2 = (icmp_ln895_2_reg_7495 & icmp_ln887_3_fu_2194_p2);

assign and_ln84_4_fu_2508_p2 = (icmp_ln895_4_reg_7507 & icmp_ln887_5_fu_2212_p2);

assign and_ln84_6_fu_2602_p2 = (icmp_ln895_6_reg_7519 & icmp_ln887_7_fu_2230_p2);

assign and_ln84_fu_2320_p2 = (icmp_ln895_reg_7483 & icmp_ln887_1_fu_2176_p2);

assign and_ln93_2_fu_2425_p2 = (icmp_ln895_3_reg_7501 & icmp_ln887_4_fu_2203_p2);

assign and_ln93_4_fu_2519_p2 = (icmp_ln895_5_reg_7513 & icmp_ln887_6_fu_2221_p2);

assign and_ln93_6_fu_2613_p2 = (icmp_ln895_7_reg_7525 & icmp_ln887_8_fu_2239_p2);

assign and_ln93_fu_2331_p2 = (icmp_ln895_1_reg_7489 & icmp_ln887_2_fu_2185_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1008 = ((icmp_ln70_5_fu_7049_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (projseed_V_1_load_load_fu_6880_p1 == 3'd5));
end

always @ (*) begin
    ap_condition_1017 = ((icmp_ln70_4_fu_7092_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (projseed_V_1_load_load_fu_6880_p1 == 3'd4));
end

always @ (*) begin
    ap_condition_1026 = ((icmp_ln70_3_fu_7141_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (projseed_V_1_load_load_fu_6880_p1 == 3'd3));
end

always @ (*) begin
    ap_condition_1035 = ((icmp_ln70_2_fu_7190_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (projseed_V_1_load_load_fu_6880_p1 == 3'd2));
end

always @ (*) begin
    ap_condition_1044 = ((icmp_ln70_1_fu_7239_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (projseed_V_1_load_load_fu_6880_p1 == 3'd1));
end

always @ (*) begin
    ap_condition_1053 = ((icmp_ln70_fu_7288_p2 == 1'd1) & (or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (projseed_V_1_load_load_fu_6880_p1 == 3'd0));
end

always @ (*) begin
    ap_condition_1106 = ((or_ln815_fu_7032_p2 == 1'd0) & (icmp_ln879_reg_7628_pp0_iter7_reg == 1'd0) & (projseed_V_1_load_load_fu_6880_p1 == 3'd6));
end

always @ (*) begin
    ap_condition_4789 = ((trunc_ln209_reg_7416 == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_4794 = ((trunc_ln209_reg_7416 == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign best_delta_phi_V_4_fu_6971_p3 = ((or_ln784_fu_6941_p2[0:0] === 1'b1) ? best_delta_phi_V_fu_6928_p3 : absval_V_1_fu_6891_p3);

assign best_delta_phi_V_fu_6928_p3 = ((newtracklet_reg_8446_pp0_iter7_reg[0:0] === 1'b1) ? zext_ln321_fu_6924_p1 : best_delta_phi_V_1_fu_258);

assign bestmatch_data_V_fu_6979_p3 = ((or_ln784_fu_6941_p2[0:0] === 1'b1) ? select_ln798_fu_6946_p3 : bestmatch_next_data_1_fu_6909_p6);

assign bestmatch_next_data_1_fu_6909_p6 = {{{{{tmp_1_fu_6900_p4}, {3'd2}}, {stubid_V_reg_8431_pp0_iter7_reg}}, {fm_phi_V_fu_6897_p1}}, {delta_z_V_reg_8505}};

assign bx_o_V = bx_V;

assign cm_L1_1_data_V_1_fu_5353_p3 = ((icmp_ln74_17_fu_5311_p2[0:0] === 1'b1) ? cm_L1_1_data_V_4_reg_7951 : cm_L1_1_data_V_fu_5345_p3);

assign cm_L1_1_data_V_2_fu_5360_p3 = ((and_ln56_4_fu_5129_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_26_phi_fu_850_p4 : cm_L1_1_data_V_1_fu_5353_p3);

assign cm_L1_1_data_V_4_fu_3023_p3 = ((icmp_ln74_2_fu_2911_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_2_phi_fu_970_p4 : select_ln74_10_fu_3015_p3);

assign cm_L1_1_data_V_5_fu_5368_p3 = ((icmp_ln74_18_fu_5331_p2[0:0] === 1'b1) ? cm_L1_1_data_V_4_reg_7951 : cm_L1_1_data_V_2_fu_5360_p3);

assign cm_L1_1_data_V_fu_5345_p3 = ((icmp_ln74_16_fu_5297_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_26_phi_fu_850_p4 : 14'd0);

assign cm_L1_2_data_V_1_fu_5317_p3 = ((icmp_ln74_17_fu_5311_p2[0:0] === 1'b1) ? cm_L1_2_data_V_4_reg_7999 : cm_L1_2_data_V_fu_5303_p3);

assign cm_L1_2_data_V_2_fu_5324_p3 = ((and_ln56_4_fu_5129_p2[0:0] === 1'b1) ? cm_L1_2_data_V_4_reg_7999 : cm_L1_2_data_V_1_fu_5317_p3);

assign cm_L1_2_data_V_4_fu_3580_p3 = ((icmp_ln74_6_fu_3468_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_8_phi_fu_958_p4 : select_ln74_36_fu_3572_p3);

assign cm_L1_2_data_V_5_fu_5337_p3 = ((icmp_ln74_18_fu_5331_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4 : cm_L1_2_data_V_2_fu_5324_p3);

assign cm_L1_2_data_V_fu_5303_p3 = ((icmp_ln74_16_fu_5297_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4 : 14'd0);

assign cm_L1_3_data_V_1_fu_5880_p3 = ((icmp_ln74_21_fu_5838_p2[0:0] === 1'b1) ? cm_L1_3_data_V_4_reg_8047 : cm_L1_3_data_V_fu_5872_p3);

assign cm_L1_3_data_V_2_fu_5887_p3 = ((and_ln56_5_fu_5656_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_30_phi_fu_838_p4 : cm_L1_3_data_V_1_fu_5880_p3);

assign cm_L1_3_data_V_4_fu_4137_p3 = ((icmp_ln74_10_fu_4025_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_14_phi_fu_946_p4 : select_ln74_62_fu_4129_p3);

assign cm_L1_3_data_V_5_fu_5895_p3 = ((icmp_ln74_22_fu_5858_p2[0:0] === 1'b1) ? cm_L1_3_data_V_4_reg_8047 : cm_L1_3_data_V_2_fu_5887_p3);

assign cm_L1_3_data_V_fu_5872_p3 = ((icmp_ln74_20_fu_5824_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_30_phi_fu_838_p4 : 14'd0);

assign cm_L1_4_data_V_1_fu_5844_p3 = ((icmp_ln74_21_fu_5838_p2[0:0] === 1'b1) ? cm_L1_4_data_V_4_reg_8095 : cm_L1_4_data_V_fu_5830_p3);

assign cm_L1_4_data_V_2_fu_5851_p3 = ((and_ln56_5_fu_5656_p2[0:0] === 1'b1) ? cm_L1_4_data_V_4_reg_8095 : cm_L1_4_data_V_1_fu_5844_p3);

assign cm_L1_4_data_V_4_fu_4694_p3 = ((icmp_ln74_14_fu_4582_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_20_phi_fu_934_p4 : select_ln74_88_fu_4686_p3);

assign cm_L1_4_data_V_5_fu_5864_p3 = ((icmp_ln74_22_fu_5858_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4 : cm_L1_4_data_V_2_fu_5851_p3);

assign cm_L1_4_data_V_fu_5830_p3 = ((icmp_ln74_20_fu_5824_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4 : 14'd0);

assign cm_L2_1_data_V_1_fu_6413_p3 = ((icmp_ln74_25_fu_6371_p2[0:0] === 1'b1) ? cm_L2_1_data_V_4_reg_8269 : cm_L2_1_data_V_fu_6405_p3);

assign cm_L2_1_data_V_2_fu_6420_p3 = ((icmp_ln74_26_fu_6384_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_34_phi_fu_802_p4 : cm_L2_1_data_V_1_fu_6413_p3);

assign cm_L2_1_data_V_4_fu_5399_p3 = ((icmp_ln74_18_fu_5331_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_26_phi_fu_850_p4 : select_ln74_114_fu_5391_p3);

assign cm_L2_1_data_V_5_fu_6428_p3 = ((sA_L3_next_3_reg_1693[0:0] === 1'b1) ? cm_L2_1_data_V_4_reg_8269 : cm_L2_1_data_V_2_fu_6420_p3);

assign cm_L2_1_data_V_fu_6405_p3 = ((icmp_ln74_24_fu_6357_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_34_phi_fu_802_p4 : 14'd0);

assign cm_L2_2_data_V_1_fu_6377_p3 = ((icmp_ln74_25_fu_6371_p2[0:0] === 1'b1) ? cm_L2_2_data_V_4_reg_8317 : cm_L2_2_data_V_fu_6363_p3);

assign cm_L2_2_data_V_2_fu_6390_p3 = ((icmp_ln74_26_fu_6384_p2[0:0] === 1'b1) ? cm_L2_2_data_V_4_reg_8317 : cm_L2_2_data_V_1_fu_6377_p3);

assign cm_L2_2_data_V_4_fu_5926_p3 = ((icmp_ln74_22_fu_5858_p2[0:0] === 1'b1) ? ap_phi_mux_p_Val2_30_phi_fu_838_p4 : select_ln74_140_fu_5918_p3);

assign cm_L2_2_data_V_5_fu_6397_p3 = ((sA_L3_next_3_reg_1693[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4 : cm_L2_2_data_V_2_fu_6390_p3);

assign cm_L2_2_data_V_fu_6363_p3 = ((icmp_ln74_24_fu_6357_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4 : 14'd0);

assign datastream_data_V_fu_6459_p3 = ((sA_L3_next_3_reg_1693[0:0] === 1'b1) ? ap_phi_mux_p_Val2_34_phi_fu_802_p4 : select_ln74_166_fu_6451_p3);

assign delta_phi_V_fu_6834_p2 = (shl_ln_fu_6814_p3 - shl_ln1503_1_fu_6826_p3);

assign delta_z_V_fu_6805_p2 = (trunc_ln1354_2_reg_8485 - add_ln1354_fu_6801_p2);

assign fm_phi_V_fu_6897_p1 = delta_phi_V_reg_8510[11:0];

assign fullmatch1_dataarray_data_V_address0 = sext_ln321_1_fu_7303_p1;

assign fullmatch1_dataarray_data_V_d0 = bestmatch_next_data_s_reg_767;

assign fullmatch2_dataarray_data_V_address0 = sext_ln321_2_fu_7254_p1;

assign fullmatch2_dataarray_data_V_d0 = bestmatch_next_data_s_reg_767;

assign fullmatch3_dataarray_data_V_address0 = sext_ln321_3_fu_7205_p1;

assign fullmatch3_dataarray_data_V_d0 = bestmatch_next_data_s_reg_767;

assign fullmatch4_dataarray_data_V_address0 = sext_ln321_4_fu_7156_p1;

assign fullmatch4_dataarray_data_V_d0 = bestmatch_next_data_s_reg_767;

assign fullmatch5_dataarray_data_V_address0 = sext_ln321_5_fu_7107_p1;

assign fullmatch5_dataarray_data_V_d0 = bestmatch_next_data_s_reg_767;

assign fullmatch6_dataarray_data_V_address0 = sext_ln321_6_fu_7064_p1;

assign fullmatch6_dataarray_data_V_d0 = bestmatch_next_data_s_reg_767;

assign fullmatch7_dataarray_data_V_address0 = fullmatch7_dataarray_reg_7478;

assign fullmatch7_dataarray_data_V_d0 = bestmatch_next_data_s_reg_767;

assign goodmatch_fu_7005_p2 = (xor_ln784_fu_6999_p2 | and_ln798_fu_6965_p2);

assign grp_fu_7334_p2 = 15'd32;

assign icmp_ln103_1_fu_3418_p2 = ((p_Result_i9_fu_3369_p4 < p_Result_i6_fu_3300_p4) ? 1'b1 : 1'b0);

assign icmp_ln103_2_fu_3975_p2 = ((p_Result_i11_fu_3926_p4 < p_Result_i4_fu_3857_p4) ? 1'b1 : 1'b0);

assign icmp_ln103_3_fu_4532_p2 = ((p_Result_i15_fu_4483_p4 < p_Result_i12_fu_4414_p4) ? 1'b1 : 1'b0);

assign icmp_ln103_4_fu_5261_p2 = ((p_Result_i19_reg_8188 < p_Result_i16_reg_8180) ? 1'b1 : 1'b0);

assign icmp_ln103_5_fu_5788_p2 = ((p_Result_i23_reg_8251 < p_Result_i20_reg_8243) ? 1'b1 : 1'b0);

assign icmp_ln103_6_fu_6321_p2 = ((p_Result_i27_reg_8383 < p_Result_i24_reg_8375) ? 1'b1 : 1'b0);

assign icmp_ln103_fu_2861_p2 = ((p_Result_i3_fu_2812_p4 < p_Result_i_fu_2743_p4) ? 1'b1 : 1'b0);

assign icmp_ln70_1_fu_7239_p2 = (($signed(addr_index_assign_1_fu_266) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign icmp_ln70_2_fu_7190_p2 = (($signed(addr_index_assign_2_fu_270) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign icmp_ln70_3_fu_7141_p2 = (($signed(addr_index_assign_3_fu_274) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign icmp_ln70_4_fu_7092_p2 = (($signed(addr_index_assign_4_fu_282) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign icmp_ln70_5_fu_7049_p2 = (($signed(addr_index_assign_5_fu_278) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_7288_p2 = (($signed(addr_index_assign_fu_262) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign icmp_ln74_10_fu_4025_p2 = ((select_ln56_5_fu_3849_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_11_fu_4261_p2 = ((select_ln56_5_fu_3849_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_12_fu_4570_p2 = ((select_ln56_7_fu_4406_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_13_fu_4576_p2 = ((select_ln56_7_fu_4406_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_14_fu_4582_p2 = ((select_ln56_7_fu_4406_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_15_fu_4818_p2 = ((select_ln56_7_fu_4406_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_16_fu_5297_p2 = ((select_ln56_9_fu_5147_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_17_fu_5311_p2 = ((select_ln56_9_fu_5147_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_18_fu_5331_p2 = ((select_ln56_9_fu_5147_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_19_fu_5529_p2 = ((select_ln56_9_fu_5147_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_1_fu_2905_p2 = ((select_ln56_1_fu_2735_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_20_fu_5824_p2 = ((select_ln56_11_fu_5674_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_21_fu_5838_p2 = ((select_ln56_11_fu_5674_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_22_fu_5858_p2 = ((select_ln56_11_fu_5674_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_23_fu_6056_p2 = ((select_ln56_11_fu_5674_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_24_fu_6357_p2 = ((select_ln55_1_fu_6207_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_25_fu_6371_p2 = ((select_ln55_1_fu_6207_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_26_fu_6384_p2 = ((select_ln55_1_fu_6207_p3 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln74_27_fu_6589_p2 = ((select_ln55_1_fu_6207_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_2_fu_2911_p2 = ((select_ln56_1_fu_2735_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_3_fu_3147_p2 = ((select_ln56_1_fu_2735_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_4_fu_3456_p2 = ((select_ln56_3_fu_3292_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_5_fu_3462_p2 = ((select_ln56_3_fu_3292_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_6_fu_3468_p2 = ((select_ln56_3_fu_3292_p3 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln74_7_fu_3704_p2 = ((select_ln56_3_fu_3292_p3 != 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_8_fu_4013_p2 = ((select_ln56_5_fu_3849_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_9_fu_4019_p2 = ((select_ln56_5_fu_3849_p3 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_2899_p2 = ((select_ln56_1_fu_2735_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln83_1_fu_3320_p2 = ((p_Result_i7_fu_3310_p4 < p_Result_i6_fu_3300_p4) ? 1'b1 : 1'b0);

assign icmp_ln83_2_fu_3877_p2 = ((p_Result_i5_fu_3867_p4 < p_Result_i4_fu_3857_p4) ? 1'b1 : 1'b0);

assign icmp_ln83_3_fu_4434_p2 = ((p_Result_i13_fu_4424_p4 < p_Result_i12_fu_4414_p4) ? 1'b1 : 1'b0);

assign icmp_ln83_4_fu_5165_p2 = ((p_Result_i17_fu_5155_p4 < p_Result_i16_reg_8180) ? 1'b1 : 1'b0);

assign icmp_ln83_5_fu_5692_p2 = ((p_Result_i21_fu_5682_p4 < p_Result_i20_reg_8243) ? 1'b1 : 1'b0);

assign icmp_ln83_6_fu_6225_p2 = ((p_Result_i25_fu_6215_p4 < p_Result_i24_reg_8375) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_2763_p2 = ((p_Result_i1_fu_2753_p4 < p_Result_i_fu_2743_p4) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_2170_p2 = ((t_V_8_reg_1114 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_6661_p2 = ((projid_V_fu_6623_p4 != id_V_fu_254) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_2176_p2 = ((addr1_V_1_reg_7540 < ncm1_V_reg_7428) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_2185_p2 = ((select_ln511_reg_7546 < ncm2_V_reg_7433) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_2194_p2 = ((addr3_V_1_reg_7552 < ncm3_V_reg_7438) ? 1'b1 : 1'b0);

assign icmp_ln887_4_fu_2203_p2 = ((select_ln513_reg_7558 < ncm4_V_reg_7443) ? 1'b1 : 1'b0);

assign icmp_ln887_5_fu_2212_p2 = ((addr5_V_1_reg_7564 < ncm5_V_reg_7448) ? 1'b1 : 1'b0);

assign icmp_ln887_6_fu_2221_p2 = ((select_ln515_reg_7570 < ncm6_V_reg_7453) ? 1'b1 : 1'b0);

assign icmp_ln887_7_fu_2230_p2 = ((addr7_V_1_reg_7576 < ncm7_V_reg_7458) ? 1'b1 : 1'b0);

assign icmp_ln887_8_fu_2239_p2 = ((select_ln517_reg_7582 < ncm8_V_reg_7463) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_1950_p2 = ((t_V_8_reg_1114 == 7'd108) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_1878_p2 = ((ncm2_V_fu_1751_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_1884_p2 = ((ncm3_V_fu_1767_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_1890_p2 = ((ncm4_V_fu_1783_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_1896_p2 = ((ncm5_V_fu_1799_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_1902_p2 = ((ncm6_V_fu_1815_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_6_fu_1908_p2 = ((ncm7_V_fu_1831_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_7_fu_1914_p2 = ((ncm8_V_fu_1847_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_1872_p2 = ((ncm1_V_fu_1735_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_10_fu_4516_p2 = ((p_Result_i14_fu_4473_p4 > p_Result_i15_fu_4483_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_11_fu_4554_p2 = ((p_Result_i12_fu_4414_p4 > p_Result_i15_fu_4483_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_12_fu_5186_p2 = ((p_Result_i16_reg_8180 > p_Result_i17_fu_5155_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_13_fu_5246_p2 = ((p_Result_i18_fu_5208_p4 > p_Result_i19_reg_8188) ? 1'b1 : 1'b0);

assign icmp_ln899_14_fu_5282_p2 = ((p_Result_i16_reg_8180 > p_Result_i19_reg_8188) ? 1'b1 : 1'b0);

assign icmp_ln899_15_fu_5713_p2 = ((p_Result_i20_reg_8243 > p_Result_i21_fu_5682_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_16_fu_5773_p2 = ((p_Result_i22_fu_5735_p4 > p_Result_i23_reg_8251) ? 1'b1 : 1'b0);

assign icmp_ln899_17_fu_5809_p2 = ((p_Result_i20_reg_8243 > p_Result_i23_reg_8251) ? 1'b1 : 1'b0);

assign icmp_ln899_18_fu_6246_p2 = ((p_Result_i24_reg_8375 > p_Result_i25_fu_6215_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_19_fu_6306_p2 = ((p_Result_i26_fu_6268_p4 > p_Result_i27_reg_8383) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_2845_p2 = ((p_Result_i2_fu_2802_p4 > p_Result_i3_fu_2812_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_20_fu_6342_p2 = ((p_Result_i24_reg_8375 > p_Result_i27_reg_8383) ? 1'b1 : 1'b0);

assign icmp_ln899_21_fu_6874_p2 = ((absval_V_fu_6854_p3 > zext_ln899_fu_6870_p1) ? 1'b1 : 1'b0);

assign icmp_ln899_22_fu_6935_p2 = ((absval_V_1_fu_6891_p3 > best_delta_phi_V_fu_6928_p3) ? 1'b1 : 1'b0);

assign icmp_ln899_2_fu_2883_p2 = ((p_Result_i_fu_2743_p4 > p_Result_i3_fu_2812_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_3_fu_3342_p2 = ((p_Result_i6_fu_3300_p4 > p_Result_i7_fu_3310_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_4_fu_3402_p2 = ((p_Result_i8_fu_3359_p4 > p_Result_i9_fu_3369_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_5_fu_3440_p2 = ((p_Result_i6_fu_3300_p4 > p_Result_i9_fu_3369_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_6_fu_3899_p2 = ((p_Result_i4_fu_3857_p4 > p_Result_i5_fu_3867_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_7_fu_3959_p2 = ((p_Result_i10_fu_3916_p4 > p_Result_i11_fu_3926_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_8_fu_3997_p2 = ((p_Result_i4_fu_3857_p4 > p_Result_i11_fu_3926_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_9_fu_4456_p2 = ((p_Result_i12_fu_4414_p4 > p_Result_i13_fu_4424_p4) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_2785_p2 = ((p_Result_i_fu_2743_p4 > p_Result_i1_fu_2753_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_1_fu_3379_p2 = ((p_Result_i9_fu_3369_p4 < p_Result_i8_fu_3359_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_2_fu_3936_p2 = ((p_Result_i11_fu_3926_p4 < p_Result_i10_fu_3916_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_3_fu_4493_p2 = ((p_Result_i15_fu_4483_p4 < p_Result_i14_fu_4473_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_4_fu_5218_p2 = ((p_Result_i19_reg_8188 < p_Result_i18_fu_5208_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_5_fu_5745_p2 = ((p_Result_i23_reg_8251 < p_Result_i22_fu_5735_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_6_fu_6278_p2 = ((p_Result_i27_reg_8383 < p_Result_i26_fu_6268_p4) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_2822_p2 = ((p_Result_i3_fu_2812_p4 < p_Result_i2_fu_2802_p4) ? 1'b1 : 1'b0);

assign istep_V_fu_1956_p2 = (t_V_8_reg_1114 + 7'd1);

assign match1_dataarray_data_V_address0 = zext_ln63_1_fu_2081_p1;

assign match2_dataarray_data_V_address0 = zext_ln63_2_fu_2093_p1;

assign match3_dataarray_data_V_address0 = zext_ln63_3_fu_2105_p1;

assign match4_dataarray_data_V_address0 = zext_ln63_4_fu_2117_p1;

assign match5_dataarray_data_V_address0 = zext_ln63_5_fu_2129_p1;

assign match6_dataarray_data_V_address0 = zext_ln63_6_fu_2141_p1;

assign match7_dataarray_data_V_address0 = zext_ln63_7_fu_2153_p1;

assign match8_dataarray_data_V_address0 = zext_ln63_8_fu_2165_p1;

assign ncm1_V_fu_1735_p3 = ((trunc_ln209_fu_1723_p1[0:0] === 1'b1) ? trunc_ln54_fu_1727_p1 : trunc_ln54_1_fu_1731_p1);

assign ncm2_V_fu_1751_p3 = ((trunc_ln209_fu_1723_p1[0:0] === 1'b1) ? trunc_ln54_2_fu_1743_p1 : trunc_ln54_3_fu_1747_p1);

assign ncm3_V_fu_1767_p3 = ((trunc_ln209_fu_1723_p1[0:0] === 1'b1) ? trunc_ln54_4_fu_1759_p1 : trunc_ln54_5_fu_1763_p1);

assign ncm4_V_fu_1783_p3 = ((trunc_ln209_fu_1723_p1[0:0] === 1'b1) ? trunc_ln54_6_fu_1775_p1 : trunc_ln54_7_fu_1779_p1);

assign ncm5_V_fu_1799_p3 = ((trunc_ln209_fu_1723_p1[0:0] === 1'b1) ? trunc_ln54_8_fu_1791_p1 : trunc_ln54_9_fu_1795_p1);

assign ncm6_V_fu_1815_p3 = ((trunc_ln209_fu_1723_p1[0:0] === 1'b1) ? trunc_ln54_10_fu_1807_p1 : trunc_ln54_11_fu_1811_p1);

assign ncm7_V_fu_1831_p3 = ((trunc_ln209_fu_1723_p1[0:0] === 1'b1) ? trunc_ln54_12_fu_1823_p1 : trunc_ln54_13_fu_1827_p1);

assign ncm8_V_fu_1847_p3 = ((trunc_ln209_fu_1723_p1[0:0] === 1'b1) ? trunc_ln54_14_fu_1839_p1 : trunc_ln54_15_fu_1843_p1);

assign newtracklet_fu_6667_p2 = (icmp_ln883_fu_6661_p2 | icmp_ln879_reg_7628_pp0_iter3_reg);

assign nmcout1_fu_7323_p2 = (addr_index_assign_fu_262 + 32'd1);

assign nmcout2_fu_7274_p2 = (addr_index_assign_1_fu_266 + 32'd1);

assign nmcout3_fu_7225_p2 = (addr_index_assign_2_fu_270 + 32'd1);

assign nmcout4_fu_7176_p2 = (addr_index_assign_3_fu_274 + 32'd1);

assign nmcout5_1_fu_7081_p2 = (addr_index_assign_4_fu_282 + 32'd1);

assign nmcout5_fu_7127_p2 = (addr_index_assign_4_fu_282 + 32'd1);

assign nmcout6_fu_7038_p2 = (addr_index_assign_5_fu_278 + 32'd1);

assign or_ln103_1_fu_3430_p2 = (xor_ln93_1_reg_7817 | xor_ln103_1_fu_3424_p2);

assign or_ln103_2_fu_3987_p2 = (xor_ln93_2_reg_7876 | xor_ln103_2_fu_3981_p2);

assign or_ln103_3_fu_4544_p2 = (xor_ln93_3_reg_7935 | xor_ln103_3_fu_4538_p2);

assign or_ln103_4_fu_5271_p2 = (xor_ln93_4_fu_5229_p2 | xor_ln103_4_fu_5265_p2);

assign or_ln103_5_fu_5798_p2 = (xor_ln93_5_fu_5756_p2 | xor_ln103_5_fu_5792_p2);

assign or_ln103_6_fu_6331_p2 = (xor_ln93_6_fu_6289_p2 | xor_ln103_6_fu_6325_p2);

assign or_ln103_fu_2873_p2 = (xor_ln93_reg_7758 | xor_ln103_fu_2867_p2);

assign or_ln104_1_fu_3446_p2 = (xor_ln84_1_reg_7811 | icmp_ln899_5_fu_3440_p2);

assign or_ln104_2_fu_4003_p2 = (xor_ln84_2_reg_7870 | icmp_ln899_8_fu_3997_p2);

assign or_ln104_3_fu_4560_p2 = (xor_ln84_3_reg_7929 | icmp_ln899_11_fu_4554_p2);

assign or_ln104_4_fu_5286_p2 = (xor_ln84_4_fu_5191_p2 | icmp_ln899_14_fu_5282_p2);

assign or_ln104_5_fu_5813_p2 = (xor_ln84_5_fu_5718_p2 | icmp_ln899_17_fu_5809_p2);

assign or_ln104_6_fu_6346_p2 = (xor_ln84_6_fu_6251_p2 | icmp_ln899_20_fu_6342_p2);

assign or_ln104_fu_2889_p2 = (xor_ln84_reg_7752 | icmp_ln899_2_fu_2883_p2);

assign or_ln50_10_fu_4950_p2 = (xor_ln50_10_fu_4944_p2 | ap_phi_mux_inread_assign_5_phi_fu_1529_p4);

assign or_ln50_11_fu_4968_p2 = (xor_ln50_11_fu_4962_p2 | and_ln50_10_fu_4956_p2);

assign or_ln50_12_fu_6096_p2 = (xor_ln50_12_fu_6090_p2 | ap_phi_mux_sA_L3_next_3_phi_fu_1697_p4);

assign or_ln50_1_fu_2272_p2 = (xor_ln50_1_fu_2266_p2 | and_ln50_fu_2260_p2);

assign or_ln50_2_fu_2348_p2 = (xor_ln50_2_fu_2342_p2 | ap_phi_mux_inread_assign_1_phi_fu_1241_p4);

assign or_ln50_3_fu_2366_p2 = (xor_ln50_3_fu_2360_p2 | and_ln50_2_fu_2354_p2);

assign or_ln50_4_fu_2442_p2 = (xor_ln50_4_fu_2436_p2 | ap_phi_mux_inread_assign_2_phi_fu_1253_p4);

assign or_ln50_5_fu_2460_p2 = (xor_ln50_5_fu_2454_p2 | and_ln50_4_fu_2448_p2);

assign or_ln50_6_fu_2536_p2 = (xor_ln50_6_fu_2530_p2 | ap_phi_mux_inread_assign_3_phi_fu_1265_p4);

assign or_ln50_7_fu_2554_p2 = (xor_ln50_7_fu_2548_p2 | and_ln50_6_fu_2542_p2);

assign or_ln50_8_fu_4858_p2 = (xor_ln50_8_fu_4852_p2 | ap_phi_mux_inread_assign_4_phi_fu_1517_p4);

assign or_ln50_9_fu_4876_p2 = (xor_ln50_9_fu_4870_p2 | and_ln50_8_fu_4864_p2);

assign or_ln50_fu_2254_p2 = (xor_ln50_fu_2248_p2 | ap_phi_mux_inread_assign_phi_fu_1229_p4);

assign or_ln51_1_fu_2390_p2 = (xor_ln51_1_fu_2384_p2 | and_ln51_2_fu_2378_p2);

assign or_ln51_2_fu_2484_p2 = (xor_ln51_2_fu_2478_p2 | and_ln51_4_fu_2472_p2);

assign or_ln51_3_fu_2578_p2 = (xor_ln51_3_fu_2572_p2 | and_ln51_6_fu_2566_p2);

assign or_ln51_4_fu_4900_p2 = (xor_ln51_4_fu_4894_p2 | and_ln51_8_fu_4888_p2);

assign or_ln51_5_fu_4992_p2 = (xor_ln51_5_fu_4986_p2 | and_ln51_10_fu_4980_p2);

assign or_ln51_6_fu_6114_p2 = (xor_ln51_6_fu_6108_p2 | ap_phi_mux_sB_L3_next_3_phi_fu_1709_p4);

assign or_ln51_fu_2296_p2 = (xor_ln51_fu_2290_p2 | and_ln51_fu_2284_p2);

assign or_ln55_1_fu_3187_p2 = (xor_ln55_2_fu_3181_p2 | and_ln55_1_reg_7805);

assign or_ln55_2_fu_3744_p2 = (xor_ln55_4_fu_3738_p2 | and_ln55_2_reg_7864);

assign or_ln55_3_fu_4301_p2 = (xor_ln55_6_fu_4295_p2 | and_ln55_3_reg_7923);

assign or_ln55_4_fu_5042_p2 = (xor_ln55_8_fu_5036_p2 | and_ln55_4_reg_8174);

assign or_ln55_5_fu_5569_p2 = (xor_ln55_10_fu_5563_p2 | and_ln55_5_reg_8237);

assign or_ln55_6_fu_6149_p2 = (sB_L3_next_3_reg_1705 | sA_L3_next_3_reg_1693);

assign or_ln55_fu_2630_p2 = (xor_ln55_fu_2624_p2 | and_ln55_reg_7746);

assign or_ln56_10_fu_5142_p2 = (and_ln56_4_fu_5129_p2 | and_ln50_8_reg_8139);

assign or_ln56_11_fu_5669_p2 = (and_ln56_5_fu_5656_p2 | and_ln50_10_reg_8202);

assign or_ln56_1_fu_3198_p2 = (xor_ln56_1_fu_3192_p2 | and_ln55_1_reg_7805);

assign or_ln56_2_fu_3755_p2 = (xor_ln56_2_fu_3749_p2 | and_ln55_2_reg_7864);

assign or_ln56_3_fu_4312_p2 = (xor_ln56_3_fu_4306_p2 | and_ln55_3_reg_7923);

assign or_ln56_4_fu_5053_p2 = (xor_ln56_4_fu_5047_p2 | and_ln55_4_reg_8174);

assign or_ln56_5_fu_5580_p2 = (xor_ln56_5_fu_5574_p2 | and_ln55_5_reg_8237);

assign or_ln56_6_fu_2730_p2 = (and_ln56_fu_2717_p2 | and_ln50_reg_7711);

assign or_ln56_7_fu_3287_p2 = (and_ln56_1_fu_3274_p2 | and_ln50_2_reg_7770);

assign or_ln56_8_fu_3844_p2 = (and_ln56_2_fu_3831_p2 | and_ln50_4_reg_7829);

assign or_ln56_9_fu_4401_p2 = (and_ln56_3_fu_4388_p2 | and_ln50_6_reg_7888);

assign or_ln56_fu_2641_p2 = (xor_ln56_fu_2635_p2 | and_ln55_reg_7746);

assign or_ln57_10_fu_4323_p2 = (valid8_reg_7696 | valid7_reg_7687);

assign or_ln57_11_fu_4374_p2 = (or_ln58_7_fu_4331_p2 | and_ln57_15_fu_4360_p2);

assign or_ln57_12_fu_5058_p2 = (sB_L2_1_next_3_reg_1633 | sA_L2_1_next_3_reg_1609);

assign or_ln57_13_fu_5064_p2 = (valid_L1_2_4_reg_8026 | valid_L1_1_4_reg_7978);

assign or_ln57_14_fu_5115_p2 = (or_ln58_9_fu_5072_p2 | and_ln57_19_fu_5101_p2);

assign or_ln57_15_fu_5585_p2 = (sB_L2_2_next_3_reg_1645 | sA_L2_2_next_3_reg_1621);

assign or_ln57_16_fu_5591_p2 = (valid_L1_4_4_reg_8122 | valid_L1_3_4_reg_8074);

assign or_ln57_17_fu_5642_p2 = (or_ln58_11_fu_5599_p2 | and_ln57_23_fu_5628_p2);

assign or_ln57_18_fu_6163_p2 = (valid_L2_2_4_reg_8344 | valid_L2_1_4_reg_8296);

assign or_ln57_19_fu_6173_p2 = (xor_ln57_6_fu_6167_p2 | ap_phi_mux_valid_L3_next_phi_fu_1661_p4);

assign or_ln57_1_fu_2652_p2 = (valid2_reg_7642 | valid1_reg_7633);

assign or_ln57_2_fu_2703_p2 = (or_ln58_1_fu_2660_p2 | and_ln57_3_fu_2689_p2);

assign or_ln57_3_fu_3203_p2 = (sB_L1_2_next_3_reg_1477 | sA_L1_2_next_3_reg_1429);

assign or_ln57_4_fu_3209_p2 = (valid4_reg_7660 | valid3_reg_7651);

assign or_ln57_5_fu_3260_p2 = (or_ln58_3_fu_3217_p2 | and_ln57_7_fu_3246_p2);

assign or_ln57_6_fu_3760_p2 = (sB_L1_3_next_3_reg_1489 | sA_L1_3_next_3_reg_1441);

assign or_ln57_7_fu_3766_p2 = (valid6_reg_7678 | valid5_reg_7669);

assign or_ln57_8_fu_3817_p2 = (or_ln58_5_fu_3774_p2 | and_ln57_11_fu_3803_p2);

assign or_ln57_9_fu_4317_p2 = (sB_L1_4_next_3_reg_1501 | sA_L1_4_next_3_reg_1453);

assign or_ln57_fu_2646_p2 = (sB_L1_1_next_3_reg_1465 | sA_L1_1_next_3_reg_1417);

assign or_ln58_10_fu_5595_p2 = (xor_ln55_11_reg_8232 | xor_ln50_10_reg_8196);

assign or_ln58_11_fu_5599_p2 = (or_ln58_10_fu_5595_p2 | or_ln57_15_fu_5585_p2);

assign or_ln58_1_fu_2660_p2 = (or_ln58_fu_2656_p2 | or_ln57_fu_2646_p2);

assign or_ln58_2_fu_3213_p2 = (xor_ln55_3_reg_7800 | xor_ln50_2_reg_7764);

assign or_ln58_3_fu_3217_p2 = (or_ln58_2_fu_3213_p2 | or_ln57_3_fu_3203_p2);

assign or_ln58_4_fu_3770_p2 = (xor_ln55_5_reg_7859 | xor_ln50_4_reg_7823);

assign or_ln58_5_fu_3774_p2 = (or_ln58_4_fu_3770_p2 | or_ln57_6_fu_3760_p2);

assign or_ln58_6_fu_4327_p2 = (xor_ln55_7_reg_7918 | xor_ln50_6_reg_7882);

assign or_ln58_7_fu_4331_p2 = (or_ln58_6_fu_4327_p2 | or_ln57_9_fu_4317_p2);

assign or_ln58_8_fu_5068_p2 = (xor_ln55_9_reg_8169 | xor_ln50_8_reg_8133);

assign or_ln58_9_fu_5072_p2 = (or_ln58_8_fu_5068_p2 | or_ln57_12_fu_5058_p2);

assign or_ln58_fu_2656_p2 = (xor_ln55_1_reg_7741 | xor_ln50_reg_7705);

assign or_ln74_10_fu_4610_p2 = (icmp_ln74_13_fu_4576_p2 | icmp_ln74_12_fu_4570_p2);

assign or_ln74_11_fu_4624_p2 = (or_ln74_9_fu_4596_p2 | or_ln74_10_fu_4610_p2);

assign or_ln74_12_fu_5421_p2 = (icmp_ln74_18_fu_5331_p2 | and_ln56_4_fu_5129_p2);

assign or_ln74_13_fu_5948_p2 = (icmp_ln74_22_fu_5858_p2 | and_ln56_5_fu_5656_p2);

assign or_ln74_14_fu_6481_p2 = (sA_L3_next_3_reg_1693 | icmp_ln74_26_fu_6384_p2);

assign or_ln74_1_fu_2939_p2 = (icmp_ln74_fu_2899_p2 | icmp_ln74_1_fu_2905_p2);

assign or_ln74_2_fu_2953_p2 = (or_ln74_fu_2925_p2 | or_ln74_1_fu_2939_p2);

assign or_ln74_3_fu_3482_p2 = (icmp_ln74_6_fu_3468_p2 | and_ln56_1_fu_3274_p2);

assign or_ln74_4_fu_3496_p2 = (icmp_ln74_5_fu_3462_p2 | icmp_ln74_4_fu_3456_p2);

assign or_ln74_5_fu_3510_p2 = (or_ln74_4_fu_3496_p2 | or_ln74_3_fu_3482_p2);

assign or_ln74_6_fu_4039_p2 = (icmp_ln74_10_fu_4025_p2 | and_ln56_2_fu_3831_p2);

assign or_ln74_7_fu_4053_p2 = (icmp_ln74_9_fu_4019_p2 | icmp_ln74_8_fu_4013_p2);

assign or_ln74_8_fu_4067_p2 = (or_ln74_7_fu_4053_p2 | or_ln74_6_fu_4039_p2);

assign or_ln74_9_fu_4596_p2 = (icmp_ln74_14_fu_4582_p2 | and_ln56_3_fu_4388_p2);

assign or_ln74_fu_2925_p2 = (icmp_ln74_2_fu_2911_p2 | and_ln56_fu_2717_p2);

assign or_ln784_1_fu_6994_p2 = (icmp_ln899_22_fu_6935_p2 | icmp_ln899_21_reg_8527);

assign or_ln784_fu_6941_p2 = (icmp_ln899_22_fu_6935_p2 | icmp_ln899_21_reg_8527);

assign or_ln815_fu_7032_p2 = (xor_ln815_fu_7021_p2 | xor_ln815_1_fu_7026_p2);

assign or_ln83_1_fu_3332_p2 = (xor_ln83_1_fu_3326_p2 | xor_ln51_1_reg_7790);

assign or_ln83_2_fu_3889_p2 = (xor_ln83_2_fu_3883_p2 | xor_ln51_2_reg_7849);

assign or_ln83_3_fu_4446_p2 = (xor_ln83_3_fu_4440_p2 | xor_ln51_3_reg_7908);

assign or_ln83_4_fu_5176_p2 = (xor_ln83_4_fu_5170_p2 | xor_ln51_4_reg_8159);

assign or_ln83_5_fu_5703_p2 = (xor_ln83_5_fu_5697_p2 | xor_ln51_5_reg_8222);

assign or_ln83_6_fu_6236_p2 = (xor_ln83_6_fu_6230_p2 | xor_ln51_6_reg_8365);

assign or_ln83_fu_2775_p2 = (xor_ln83_fu_2769_p2 | xor_ln51_reg_7731);

assign or_ln84_1_fu_3348_p2 = (xor_ln84_1_reg_7811 | icmp_ln899_3_fu_3342_p2);

assign or_ln84_2_fu_3905_p2 = (xor_ln84_2_reg_7870 | icmp_ln899_6_fu_3899_p2);

assign or_ln84_3_fu_4462_p2 = (xor_ln84_3_reg_7929 | icmp_ln899_9_fu_4456_p2);

assign or_ln84_4_fu_5196_p2 = (xor_ln84_4_fu_5191_p2 | icmp_ln899_12_fu_5186_p2);

assign or_ln84_5_fu_5723_p2 = (xor_ln84_5_fu_5718_p2 | icmp_ln899_15_fu_5713_p2);

assign or_ln84_6_fu_6256_p2 = (xor_ln84_6_fu_6251_p2 | icmp_ln899_18_fu_6246_p2);

assign or_ln84_fu_2791_p2 = (xor_ln84_reg_7752 | icmp_ln899_fu_2785_p2);

assign or_ln93_1_fu_3391_p2 = (xor_ln93_8_fu_3385_p2 | xor_ln93_1_reg_7817);

assign or_ln93_2_fu_3948_p2 = (xor_ln93_9_fu_3942_p2 | xor_ln93_2_reg_7876);

assign or_ln93_3_fu_4505_p2 = (xor_ln93_3_reg_7935 | xor_ln93_10_fu_4499_p2);

assign or_ln93_4_fu_5234_p2 = (xor_ln93_4_fu_5229_p2 | xor_ln93_11_fu_5223_p2);

assign or_ln93_5_fu_5761_p2 = (xor_ln93_5_fu_5756_p2 | xor_ln93_12_fu_5750_p2);

assign or_ln93_6_fu_6294_p2 = (xor_ln93_6_fu_6289_p2 | xor_ln93_13_fu_6283_p2);

assign or_ln93_fu_2834_p2 = (xor_ln93_reg_7758 | xor_ln93_7_fu_2828_p2);

assign or_ln94_1_fu_3408_p2 = (xor_ln50_3_reg_7775 | icmp_ln899_4_fu_3402_p2);

assign or_ln94_2_fu_3965_p2 = (xor_ln50_5_reg_7834 | icmp_ln899_7_fu_3959_p2);

assign or_ln94_3_fu_4522_p2 = (xor_ln50_7_reg_7893 | icmp_ln899_10_fu_4516_p2);

assign or_ln94_4_fu_5251_p2 = (xor_ln50_9_reg_8144 | icmp_ln899_13_fu_5246_p2);

assign or_ln94_5_fu_5778_p2 = (xor_ln50_11_reg_8207 | icmp_ln899_16_fu_5773_p2);

assign or_ln94_6_fu_6311_p2 = (xor_ln50_12_reg_8355 | icmp_ln899_19_fu_6306_p2);

assign or_ln94_fu_2851_p2 = (xor_ln50_1_reg_7716 | icmp_ln899_1_fu_2845_p2);

assign p_Result_i10_fu_3916_p4 = {{ap_phi_mux_p_Val2_14_phi_fu_946_p4[13:7]}};

assign p_Result_i11_fu_3926_p4 = {{match6_dataarray_data_V_q0[13:7]}};

assign p_Result_i12_fu_4414_p4 = {{match7_dataarray_data_V_q0[13:7]}};

assign p_Result_i13_fu_4424_p4 = {{ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4[13:7]}};

assign p_Result_i14_fu_4473_p4 = {{ap_phi_mux_p_Val2_20_phi_fu_934_p4[13:7]}};

assign p_Result_i15_fu_4483_p4 = {{match8_dataarray_data_V_q0[13:7]}};

assign p_Result_i17_fu_5155_p4 = {{ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4[13:7]}};

assign p_Result_i18_fu_5208_p4 = {{ap_phi_mux_p_Val2_26_phi_fu_850_p4[13:7]}};

assign p_Result_i1_fu_2753_p4 = {{ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4[13:7]}};

assign p_Result_i21_fu_5682_p4 = {{ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4[13:7]}};

assign p_Result_i22_fu_5735_p4 = {{ap_phi_mux_p_Val2_30_phi_fu_838_p4[13:7]}};

assign p_Result_i25_fu_6215_p4 = {{ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4[13:7]}};

assign p_Result_i26_fu_6268_p4 = {{ap_phi_mux_p_Val2_34_phi_fu_802_p4[13:7]}};

assign p_Result_i2_fu_2802_p4 = {{ap_phi_mux_p_Val2_2_phi_fu_970_p4[13:7]}};

assign p_Result_i3_fu_2812_p4 = {{match2_dataarray_data_V_q0[13:7]}};

assign p_Result_i4_fu_3857_p4 = {{match5_dataarray_data_V_q0[13:7]}};

assign p_Result_i5_fu_3867_p4 = {{ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4[13:7]}};

assign p_Result_i6_fu_3300_p4 = {{match3_dataarray_data_V_q0[13:7]}};

assign p_Result_i7_fu_3310_p4 = {{ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4[13:7]}};

assign p_Result_i8_fu_3359_p4 = {{ap_phi_mux_p_Val2_8_phi_fu_958_p4[13:7]}};

assign p_Result_i9_fu_3369_p4 = {{match4_dataarray_data_V_q0[13:7]}};

assign p_Result_i_fu_2743_p4 = {{match1_dataarray_data_V_q0[13:7]}};

assign p_Val2_39_fu_2959_p3 = ((or_ln74_2_fu_2953_p2[0:0] === 1'b1) ? select_ln74_2_fu_2945_p3 : 14'd0);

assign p_Val2_40_fu_2991_p3 = ((or_ln74_2_fu_2953_p2[0:0] === 1'b1) ? select_ln74_6_fu_2983_p3 : 14'd0);

assign p_Val2_41_fu_3516_p3 = ((or_ln74_5_fu_3510_p2[0:0] === 1'b1) ? select_ln74_28_fu_3502_p3 : 14'd0);

assign p_Val2_42_fu_3548_p3 = ((or_ln74_5_fu_3510_p2[0:0] === 1'b1) ? select_ln74_32_fu_3540_p3 : 14'd0);

assign p_Val2_43_fu_4073_p3 = ((or_ln74_8_fu_4067_p2[0:0] === 1'b1) ? select_ln74_54_fu_4059_p3 : 14'd0);

assign p_Val2_44_fu_4105_p3 = ((or_ln74_8_fu_4067_p2[0:0] === 1'b1) ? select_ln74_58_fu_4097_p3 : 14'd0);

assign p_Val2_45_fu_4630_p3 = ((or_ln74_11_fu_4624_p2[0:0] === 1'b1) ? select_ln74_80_fu_4616_p3 : 14'd0);

assign p_Val2_46_fu_4662_p3 = ((or_ln74_11_fu_4624_p2[0:0] === 1'b1) ? select_ln74_84_fu_4654_p3 : 14'd0);

assign proj_phid_V_fu_6707_p4 = {{allproj_dataarray_data_V_q0[19:10]}};

assign proj_zd_V_fu_6717_p1 = allproj_dataarray_data_V_q0[9:0];

assign projid_V_fu_6623_p4 = {{datastream_data_V_fu_6459_p3[13:7]}};

assign projseed_V_1_load_load_fu_6880_p1 = projseed_V_1_fu_250;

assign projseed_V_fu_6987_p3 = ((or_ln784_fu_6941_p2[0:0] === 1'b1) ? select_ln798_1_fu_6953_p3 : projseed_next_V_reg_8460_pp0_iter7_reg);

assign projseed_next_V_fu_6687_p4 = {{allproj_dataarray_data_V_q0[59:57]}};

assign read1_next_fu_2278_p2 = (valid1_fu_2180_p2 & or_ln50_1_fu_2272_p2);

assign read2_next_fu_2302_p2 = (valid2_fu_2189_p2 & or_ln51_fu_2296_p2);

assign read3_next_fu_2372_p2 = (valid3_fu_2198_p2 & or_ln50_3_fu_2366_p2);

assign read4_next_fu_2396_p2 = (valid4_fu_2207_p2 & or_ln51_1_fu_2390_p2);

assign read5_next_fu_2466_p2 = (valid5_fu_2216_p2 & or_ln50_5_fu_2460_p2);

assign read6_next_fu_2490_p2 = (valid6_fu_2225_p2 & or_ln51_2_fu_2484_p2);

assign read7_next_fu_2560_p2 = (valid7_fu_2234_p2 & or_ln50_7_fu_2554_p2);

assign read8_next_fu_2584_p2 = (valid8_fu_2243_p2 & or_ln51_3_fu_2578_p2);

assign read_L1_1_next_fu_4882_p2 = (valid_L1_1_4_fu_3173_p3 & or_ln50_9_fu_4876_p2);

assign read_L1_2_next_fu_4906_p2 = (valid_L1_2_4_fu_3730_p3 & or_ln51_4_fu_4900_p2);

assign read_L1_3_next_fu_4974_p2 = (valid_L1_3_4_fu_4287_p3 & or_ln50_11_fu_4968_p2);

assign read_L1_4_next_fu_4998_p2 = (valid_L1_4_4_fu_4844_p3 & or_ln51_5_fu_4992_p2);

assign read_L2_1_next_fu_6102_p2 = (valid_L2_1_4_fu_5555_p3 & or_ln50_12_fu_6096_p2);

assign read_L2_2_next_fu_6120_p2 = (valid_L2_2_4_fu_6082_p3 & or_ln51_6_fu_6114_p2);

assign ret_V_fu_6729_p0 = stub_r_V_fu_6677_p4;

assign ret_V_fu_6729_p1 = proj_phid_V_fu_6707_p4;

assign ret_V_fu_6729_p2 = ($signed(ret_V_fu_6729_p0) * $signed(ret_V_fu_6729_p1));

assign sA_L1_1_next_1_fu_2839_p2 = (vA_L1_1_next_2_reg_1321 & or_ln93_fu_2834_p2);

assign sA_L1_1_next_2_fu_2878_p2 = (valid1_reg_7633 & or_ln103_fu_2873_p2);

assign sA_L1_1_next_4_fu_3061_p2 = (sA_L1_1_next_3_reg_1417 & icmp_ln74_fu_2899_p2);

assign sA_L1_1_next_6_fu_3083_p3 = ((or_ln74_fu_2925_p2[0:0] === 1'b1) ? select_ln74_15_fu_3067_p3 : select_ln74_16_fu_3075_p3);

assign sA_L1_1_next_fu_2780_p2 = (valid1_reg_7633 & or_ln83_fu_2775_p2);

assign sA_L1_2_next_1_fu_3396_p2 = (vA_L1_2_next_2_reg_1333 & or_ln93_1_fu_3391_p2);

assign sA_L1_2_next_2_fu_3435_p2 = (valid3_reg_7651 & or_ln103_1_fu_3430_p2);

assign sA_L1_2_next_4_fu_3618_p2 = (sA_L1_2_next_3_reg_1429 & icmp_ln74_4_fu_3456_p2);

assign sA_L1_2_next_6_fu_3640_p3 = ((or_ln74_3_fu_3482_p2[0:0] === 1'b1) ? select_ln74_41_fu_3624_p3 : select_ln74_42_fu_3632_p3);

assign sA_L1_2_next_fu_3337_p2 = (valid3_reg_7651 & or_ln83_1_fu_3332_p2);

assign sA_L1_3_next_1_fu_3953_p2 = (vA_L1_3_next_2_reg_1345 & or_ln93_2_fu_3948_p2);

assign sA_L1_3_next_2_fu_3992_p2 = (valid5_reg_7669 & or_ln103_2_fu_3987_p2);

assign sA_L1_3_next_4_fu_4175_p2 = (sA_L1_3_next_3_reg_1441 & icmp_ln74_8_fu_4013_p2);

assign sA_L1_3_next_6_fu_4197_p3 = ((or_ln74_6_fu_4039_p2[0:0] === 1'b1) ? select_ln74_67_fu_4181_p3 : select_ln74_68_fu_4189_p3);

assign sA_L1_3_next_fu_3894_p2 = (valid5_reg_7669 & or_ln83_2_fu_3889_p2);

assign sA_L1_4_next_1_fu_4510_p2 = (vA_L1_4_next_2_reg_1357 & or_ln93_3_fu_4505_p2);

assign sA_L1_4_next_2_fu_4549_p2 = (valid7_reg_7687 & or_ln103_3_fu_4544_p2);

assign sA_L1_4_next_4_fu_4732_p2 = (sA_L1_4_next_3_reg_1453 & icmp_ln74_12_fu_4570_p2);

assign sA_L1_4_next_6_fu_4754_p3 = ((or_ln74_9_fu_4596_p2[0:0] === 1'b1) ? select_ln74_93_fu_4738_p3 : select_ln74_94_fu_4746_p3);

assign sA_L1_4_next_fu_4451_p2 = (valid7_reg_7687 & or_ln83_3_fu_4446_p2);

assign sA_L2_1_next_1_fu_5240_p2 = (vA_L2_1_next_1_reg_1561 & or_ln93_4_fu_5234_p2);

assign sA_L2_1_next_2_fu_5277_p2 = (valid_L1_1_4_reg_7978 & or_ln103_4_fu_5271_p2);

assign sA_L2_1_next_4_fu_5443_p2 = (sA_L2_1_next_3_reg_1609 & icmp_ln74_16_fu_5297_p2);

assign sA_L2_1_next_6_fu_5465_p3 = ((or_ln74_12_fu_5421_p2[0:0] === 1'b1) ? select_ln74_119_fu_5449_p3 : select_ln74_120_fu_5457_p3);

assign sA_L2_1_next_fu_5181_p2 = (valid_L1_1_4_reg_7978 & or_ln83_4_fu_5176_p2);

assign sA_L2_2_next_1_fu_5767_p2 = (vA_L2_2_next_1_reg_1573 & or_ln93_5_fu_5761_p2);

assign sA_L2_2_next_2_fu_5804_p2 = (valid_L1_3_4_reg_8074 & or_ln103_5_fu_5798_p2);

assign sA_L2_2_next_4_fu_5970_p2 = (sA_L2_2_next_3_reg_1621 & icmp_ln74_20_fu_5824_p2);

assign sA_L2_2_next_6_fu_5992_p3 = ((or_ln74_13_fu_5948_p2[0:0] === 1'b1) ? select_ln74_145_fu_5976_p3 : select_ln74_146_fu_5984_p3);

assign sA_L2_2_next_fu_5708_p2 = (valid_L1_3_4_reg_8074 & or_ln83_5_fu_5703_p2);

assign sA_L3_next_1_fu_6300_p2 = (vA_L3_next_1_reg_1669 & or_ln93_6_fu_6294_p2);

assign sA_L3_next_2_fu_6337_p2 = (valid_L2_1_4_reg_8296 & or_ln103_6_fu_6331_p2);

assign sA_L3_next_4_fu_6503_p2 = (sA_L3_next_3_reg_1693 & icmp_ln74_24_fu_6357_p2);

assign sA_L3_next_6_fu_6525_p3 = ((or_ln74_14_fu_6481_p2[0:0] === 1'b1) ? select_ln74_171_fu_6509_p3 : select_ln74_172_fu_6517_p3);

assign sA_L3_next_fu_6241_p2 = (valid_L2_1_4_reg_8296 & or_ln83_6_fu_6236_p2);

assign sB_L1_1_next_1_fu_2856_p2 = (valid2_reg_7642 & or_ln94_fu_2851_p2);

assign sB_L1_1_next_2_fu_2894_p2 = (valid2_reg_7642 & or_ln104_fu_2889_p2);

assign sB_L1_1_next_4_fu_3031_p2 = (sB_L1_1_next_3_reg_1465 & icmp_ln74_fu_2899_p2);

assign sB_L1_1_next_6_fu_3053_p3 = ((or_ln74_fu_2925_p2[0:0] === 1'b1) ? select_ln74_12_fu_3037_p3 : select_ln74_13_fu_3045_p3);

assign sB_L1_1_next_fu_2796_p2 = (valid_L1_1_next_3_reg_1369 & or_ln84_fu_2791_p2);

assign sB_L1_2_next_1_fu_3413_p2 = (valid4_reg_7660 & or_ln94_1_fu_3408_p2);

assign sB_L1_2_next_2_fu_3451_p2 = (valid4_reg_7660 & or_ln104_1_fu_3446_p2);

assign sB_L1_2_next_4_fu_3588_p2 = (sB_L1_2_next_3_reg_1477 & icmp_ln74_4_fu_3456_p2);

assign sB_L1_2_next_6_fu_3610_p3 = ((or_ln74_3_fu_3482_p2[0:0] === 1'b1) ? select_ln74_38_fu_3594_p3 : select_ln74_39_fu_3602_p3);

assign sB_L1_2_next_fu_3353_p2 = (valid_L1_2_next_3_reg_1381 & or_ln84_1_fu_3348_p2);

assign sB_L1_3_next_1_fu_3970_p2 = (valid6_reg_7678 & or_ln94_2_fu_3965_p2);

assign sB_L1_3_next_2_fu_4008_p2 = (valid6_reg_7678 & or_ln104_2_fu_4003_p2);

assign sB_L1_3_next_4_fu_4145_p2 = (sB_L1_3_next_3_reg_1489 & icmp_ln74_8_fu_4013_p2);

assign sB_L1_3_next_6_fu_4167_p3 = ((or_ln74_6_fu_4039_p2[0:0] === 1'b1) ? select_ln74_64_fu_4151_p3 : select_ln74_65_fu_4159_p3);

assign sB_L1_3_next_fu_3910_p2 = (valid_L1_3_next_3_reg_1393 & or_ln84_2_fu_3905_p2);

assign sB_L1_4_next_1_fu_4527_p2 = (valid8_reg_7696 & or_ln94_3_fu_4522_p2);

assign sB_L1_4_next_2_fu_4565_p2 = (valid8_reg_7696 & or_ln104_3_fu_4560_p2);

assign sB_L1_4_next_4_fu_4702_p2 = (sB_L1_4_next_3_reg_1501 & icmp_ln74_12_fu_4570_p2);

assign sB_L1_4_next_6_fu_4724_p3 = ((or_ln74_9_fu_4596_p2[0:0] === 1'b1) ? select_ln74_90_fu_4708_p3 : select_ln74_91_fu_4716_p3);

assign sB_L1_4_next_fu_4467_p2 = (valid_L1_4_next_3_reg_1405 & or_ln84_3_fu_4462_p2);

assign sB_L2_1_next_1_fu_5256_p2 = (valid_L1_2_4_reg_8026 & or_ln94_4_fu_5251_p2);

assign sB_L2_1_next_2_fu_5292_p2 = (valid_L1_2_4_reg_8026 & or_ln104_4_fu_5286_p2);

assign sB_L2_1_next_4_fu_5407_p2 = (sB_L2_1_next_3_reg_1633 & icmp_ln74_16_fu_5297_p2);

assign sB_L2_1_next_6_fu_5435_p3 = ((or_ln74_12_fu_5421_p2[0:0] === 1'b1) ? select_ln74_116_fu_5413_p3 : select_ln74_117_fu_5427_p3);

assign sB_L2_1_next_fu_5202_p2 = (valid_L2_1_next_3_reg_1585 & or_ln84_4_fu_5196_p2);

assign sB_L2_2_next_1_fu_5783_p2 = (valid_L1_4_4_reg_8122 & or_ln94_5_fu_5778_p2);

assign sB_L2_2_next_2_fu_5819_p2 = (valid_L1_4_4_reg_8122 & or_ln104_5_fu_5813_p2);

assign sB_L2_2_next_4_fu_5934_p2 = (sB_L2_2_next_3_reg_1645 & icmp_ln74_20_fu_5824_p2);

assign sB_L2_2_next_6_fu_5962_p3 = ((or_ln74_13_fu_5948_p2[0:0] === 1'b1) ? select_ln74_142_fu_5940_p3 : select_ln74_143_fu_5954_p3);

assign sB_L2_2_next_fu_5729_p2 = (valid_L2_2_next_3_reg_1597 & or_ln84_5_fu_5723_p2);

assign sB_L3_next_1_fu_6316_p2 = (valid_L2_2_4_reg_8344 & or_ln94_6_fu_6311_p2);

assign sB_L3_next_2_fu_6352_p2 = (valid_L2_2_4_reg_8344 & or_ln104_6_fu_6346_p2);

assign sB_L3_next_4_fu_6467_p2 = (sB_L3_next_3_reg_1705 & icmp_ln74_24_fu_6357_p2);

assign sB_L3_next_6_fu_6495_p3 = ((or_ln74_14_fu_6481_p2[0:0] === 1'b1) ? select_ln74_168_fu_6473_p3 : select_ln74_169_fu_6487_p3);

assign sB_L3_next_fu_6262_p2 = (valid_L3_next_3_reg_1681 & or_ln84_6_fu_6256_p2);

assign select_ln511_fu_1982_p3 = ((ap_phi_mux_read2_0_phi_fu_1152_p4[0:0] === 1'b1) ? addr2_V_fu_1976_p2 : ap_phi_mux_t_V_3_phi_fu_1041_p4);

assign select_ln513_fu_2010_p3 = ((ap_phi_mux_read4_0_phi_fu_1174_p4[0:0] === 1'b1) ? addr4_V_fu_2004_p2 : ap_phi_mux_t_V_2_phi_fu_1063_p4);

assign select_ln515_fu_2038_p3 = ((ap_phi_mux_read6_0_phi_fu_1196_p4[0:0] === 1'b1) ? addr6_V_fu_2032_p2 : ap_phi_mux_t_V_1_phi_fu_1085_p4);

assign select_ln517_fu_2066_p3 = ((ap_phi_mux_read8_0_phi_fu_1218_p4[0:0] === 1'b1) ? addr8_V_fu_2060_p2 : ap_phi_mux_t_V_phi_fu_1107_p4);

assign select_ln55_1_fu_6207_p3 = ((or_ln55_6_fu_6149_p2[0:0] === 1'b1) ? select_ln55_fu_6155_p3 : select_ln57_12_fu_6199_p3);

assign select_ln55_fu_6155_p3 = ((sA_L3_next_3_reg_1693[0:0] === 1'b1) ? 3'd1 : 3'd2);

assign select_ln56_10_fu_5661_p3 = ((and_ln56_5_fu_5656_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln56_11_fu_5674_p3 = ((or_ln56_11_fu_5669_p2[0:0] === 1'b1) ? select_ln56_10_fu_5661_p3 : select_ln57_11_fu_5648_p3);

assign select_ln56_1_fu_2735_p3 = ((or_ln56_6_fu_2730_p2[0:0] === 1'b1) ? select_ln56_fu_2722_p3 : select_ln57_1_fu_2709_p3);

assign select_ln56_2_fu_3279_p3 = ((and_ln56_1_fu_3274_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln56_3_fu_3292_p3 = ((or_ln56_7_fu_3287_p2[0:0] === 1'b1) ? select_ln56_2_fu_3279_p3 : select_ln57_3_fu_3266_p3);

assign select_ln56_4_fu_3836_p3 = ((and_ln56_2_fu_3831_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln56_5_fu_3849_p3 = ((or_ln56_8_fu_3844_p2[0:0] === 1'b1) ? select_ln56_4_fu_3836_p3 : select_ln57_5_fu_3823_p3);

assign select_ln56_6_fu_4393_p3 = ((and_ln56_3_fu_4388_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln56_7_fu_4406_p3 = ((or_ln56_9_fu_4401_p2[0:0] === 1'b1) ? select_ln56_6_fu_4393_p3 : select_ln57_7_fu_4380_p3);

assign select_ln56_8_fu_5134_p3 = ((and_ln56_4_fu_5129_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln56_9_fu_5147_p3 = ((or_ln56_10_fu_5142_p2[0:0] === 1'b1) ? select_ln56_8_fu_5134_p3 : select_ln57_9_fu_5121_p3);

assign select_ln56_fu_2722_p3 = ((and_ln56_fu_2717_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign select_ln57_10_fu_5634_p3 = ((and_ln57_23_fu_5628_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln57_11_fu_5648_p3 = ((or_ln57_17_fu_5642_p2[0:0] === 1'b1) ? select_ln57_10_fu_5634_p3 : 3'd4);

assign select_ln57_12_fu_6199_p3 = ((and_ln57_24_fu_6193_p2[0:0] === 1'b1) ? select_ln58_fu_6179_p3 : 3'd3);

assign select_ln57_1_fu_2709_p3 = ((or_ln57_2_fu_2703_p2[0:0] === 1'b1) ? select_ln57_fu_2695_p3 : 3'd4);

assign select_ln57_2_fu_3252_p3 = ((and_ln57_7_fu_3246_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln57_3_fu_3266_p3 = ((or_ln57_5_fu_3260_p2[0:0] === 1'b1) ? select_ln57_2_fu_3252_p3 : 3'd4);

assign select_ln57_4_fu_3809_p3 = ((and_ln57_11_fu_3803_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln57_5_fu_3823_p3 = ((or_ln57_8_fu_3817_p2[0:0] === 1'b1) ? select_ln57_4_fu_3809_p3 : 3'd4);

assign select_ln57_6_fu_4366_p3 = ((and_ln57_15_fu_4360_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln57_7_fu_4380_p3 = ((or_ln57_11_fu_4374_p2[0:0] === 1'b1) ? select_ln57_6_fu_4366_p3 : 3'd4);

assign select_ln57_8_fu_5107_p3 = ((and_ln57_19_fu_5101_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln57_9_fu_5121_p3 = ((or_ln57_14_fu_5115_p2[0:0] === 1'b1) ? select_ln57_8_fu_5107_p3 : 3'd4);

assign select_ln57_fu_2695_p3 = ((and_ln57_3_fu_2689_p2[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign select_ln58_fu_6179_p3 = ((ap_phi_mux_valid_L3_next_phi_fu_1661_p4[0:0] === 1'b1) ? 3'd4 : 3'd0);

assign select_ln74_100_fu_4803_p3 = ((icmp_ln74_13_fu_4576_p2[0:0] === 1'b1) ? valid7_reg_7687 : vA_L1_4_next_3_fu_4790_p2);

assign select_ln74_102_fu_4836_p3 = ((and_ln56_3_fu_4388_p2[0:0] === 1'b1) ? valid_L1_4_next_3_reg_1405 : and_ln74_19_fu_4830_p2);

assign select_ln74_10_fu_3015_p3 = ((and_ln56_fu_2717_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4 : select_ln74_9_fu_3007_p3);

assign select_ln74_112_fu_5375_p3 = ((icmp_ln74_16_fu_5297_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_phi_fu_874_p4 : 14'd0);

assign select_ln74_113_fu_5383_p3 = ((icmp_ln74_17_fu_5311_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_112_fu_5375_p3);

assign select_ln74_114_fu_5391_p3 = ((and_ln56_4_fu_5129_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_1_next_data_V_2_phi_fu_826_p4 : select_ln74_113_fu_5383_p3);

assign select_ln74_116_fu_5413_p3 = ((icmp_ln74_18_fu_5331_p2[0:0] === 1'b1) ? sB_L2_1_next_fu_5202_p2 : sB_L2_1_next_1_fu_5256_p2);

assign select_ln74_117_fu_5427_p3 = ((icmp_ln74_17_fu_5311_p2[0:0] === 1'b1) ? sB_L2_1_next_2_fu_5292_p2 : sB_L2_1_next_4_fu_5407_p2);

assign select_ln74_119_fu_5449_p3 = ((icmp_ln74_18_fu_5331_p2[0:0] === 1'b1) ? sA_L2_1_next_fu_5181_p2 : sA_L2_1_next_1_fu_5240_p2);

assign select_ln74_120_fu_5457_p3 = ((icmp_ln74_17_fu_5311_p2[0:0] === 1'b1) ? sA_L2_1_next_2_fu_5277_p2 : sA_L2_1_next_4_fu_5443_p2);

assign select_ln74_128_fu_5547_p3 = ((and_ln56_4_fu_5129_p2[0:0] === 1'b1) ? valid_L2_1_next_3_reg_1585 : and_ln74_25_fu_5541_p2);

assign select_ln74_12_fu_3037_p3 = ((icmp_ln74_2_fu_2911_p2[0:0] === 1'b1) ? sB_L1_1_next_fu_2796_p2 : sB_L1_1_next_1_fu_2856_p2);

assign select_ln74_138_fu_5902_p3 = ((icmp_ln74_20_fu_5824_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_phi_fu_862_p4 : 14'd0);

assign select_ln74_139_fu_5910_p3 = ((icmp_ln74_21_fu_5838_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_138_fu_5902_p3);

assign select_ln74_13_fu_3045_p3 = ((icmp_ln74_1_fu_2905_p2[0:0] === 1'b1) ? sB_L1_1_next_2_fu_2894_p2 : sB_L1_1_next_4_fu_3031_p2);

assign select_ln74_140_fu_5918_p3 = ((and_ln56_5_fu_5656_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L2_2_next_data_V_2_phi_fu_814_p4 : select_ln74_139_fu_5910_p3);

assign select_ln74_142_fu_5940_p3 = ((icmp_ln74_22_fu_5858_p2[0:0] === 1'b1) ? sB_L2_2_next_fu_5729_p2 : sB_L2_2_next_1_fu_5783_p2);

assign select_ln74_143_fu_5954_p3 = ((icmp_ln74_21_fu_5838_p2[0:0] === 1'b1) ? sB_L2_2_next_2_fu_5819_p2 : sB_L2_2_next_4_fu_5934_p2);

assign select_ln74_145_fu_5976_p3 = ((icmp_ln74_22_fu_5858_p2[0:0] === 1'b1) ? sA_L2_2_next_fu_5708_p2 : sA_L2_2_next_1_fu_5767_p2);

assign select_ln74_146_fu_5984_p3 = ((icmp_ln74_21_fu_5838_p2[0:0] === 1'b1) ? sA_L2_2_next_2_fu_5804_p2 : sA_L2_2_next_4_fu_5970_p2);

assign select_ln74_154_fu_6074_p3 = ((and_ln56_5_fu_5656_p2[0:0] === 1'b1) ? valid_L2_2_next_3_reg_1597 : and_ln74_31_fu_6068_p2);

assign select_ln74_15_fu_3067_p3 = ((icmp_ln74_2_fu_2911_p2[0:0] === 1'b1) ? sA_L1_1_next_fu_2780_p2 : sA_L1_1_next_1_fu_2839_p2);

assign select_ln74_164_fu_6435_p3 = ((icmp_ln74_24_fu_6357_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_phi_fu_759_p4 : 14'd0);

assign select_ln74_165_fu_6443_p3 = ((icmp_ln74_25_fu_6371_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_164_fu_6435_p3);

assign select_ln74_166_fu_6451_p3 = ((icmp_ln74_26_fu_6384_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L3_next_data_V_2_phi_fu_790_p4 : select_ln74_165_fu_6443_p3);

assign select_ln74_168_fu_6473_p3 = ((sA_L3_next_3_reg_1693[0:0] === 1'b1) ? sB_L3_next_fu_6262_p2 : sB_L3_next_1_fu_6316_p2);

assign select_ln74_169_fu_6487_p3 = ((icmp_ln74_25_fu_6371_p2[0:0] === 1'b1) ? sB_L3_next_2_fu_6352_p2 : sB_L3_next_4_fu_6467_p2);

assign select_ln74_16_fu_3075_p3 = ((icmp_ln74_1_fu_2905_p2[0:0] === 1'b1) ? sA_L1_1_next_2_fu_2878_p2 : sA_L1_1_next_4_fu_3061_p2);

assign select_ln74_171_fu_6509_p3 = ((sA_L3_next_3_reg_1693[0:0] === 1'b1) ? sA_L3_next_fu_6241_p2 : sA_L3_next_1_fu_6300_p2);

assign select_ln74_172_fu_6517_p3 = ((icmp_ln74_25_fu_6371_p2[0:0] === 1'b1) ? sA_L3_next_2_fu_6337_p2 : sA_L3_next_4_fu_6503_p2);

assign select_ln74_180_fu_6607_p3 = ((icmp_ln74_26_fu_6384_p2[0:0] === 1'b1) ? valid_L3_next_3_reg_1681 : and_ln74_37_fu_6601_p2);

assign select_ln74_18_fu_3097_p3 = ((icmp_ln74_2_fu_2911_p2[0:0] === 1'b1) ? valid_L1_1_next_3_reg_1369 : valid2_reg_7642);

assign select_ln74_19_fu_3104_p3 = ((icmp_ln74_1_fu_2905_p2[0:0] === 1'b1) ? valid2_reg_7642 : vB_L1_1_next_3_fu_3091_p2);

assign select_ln74_1_fu_2931_p3 = ((icmp_ln74_1_fu_2905_p2[0:0] === 1'b1) ? match2_dataarray_data_V_q0 : ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4);

assign select_ln74_21_fu_3125_p3 = ((icmp_ln74_2_fu_2911_p2[0:0] === 1'b1) ? valid1_reg_7633 : vA_L1_1_next_2_reg_1321);

assign select_ln74_22_fu_3132_p3 = ((icmp_ln74_1_fu_2905_p2[0:0] === 1'b1) ? valid1_reg_7633 : vA_L1_1_next_3_fu_3119_p2);

assign select_ln74_24_fu_3165_p3 = ((and_ln56_fu_2717_p2[0:0] === 1'b1) ? valid_L1_1_next_3_reg_1369 : and_ln74_1_fu_3159_p2);

assign select_ln74_26_fu_3474_p3 = ((icmp_ln74_6_fu_3468_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4 : match4_dataarray_data_V_q0);

assign select_ln74_27_fu_3488_p3 = ((icmp_ln74_5_fu_3462_p2[0:0] === 1'b1) ? match4_dataarray_data_V_q0 : ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4);

assign select_ln74_28_fu_3502_p3 = ((or_ln74_3_fu_3482_p2[0:0] === 1'b1) ? select_ln74_26_fu_3474_p3 : select_ln74_27_fu_3488_p3);

assign select_ln74_2_fu_2945_p3 = ((or_ln74_fu_2925_p2[0:0] === 1'b1) ? select_ln74_fu_2917_p3 : select_ln74_1_fu_2931_p3);

assign select_ln74_30_fu_3524_p3 = ((icmp_ln74_6_fu_3468_p2[0:0] === 1'b1) ? match3_dataarray_data_V_q0 : ap_phi_mux_p_Val2_8_phi_fu_958_p4);

assign select_ln74_31_fu_3532_p3 = ((icmp_ln74_5_fu_3462_p2[0:0] === 1'b1) ? match3_dataarray_data_V_q0 : ap_phi_mux_p_Val2_8_phi_fu_958_p4);

assign select_ln74_32_fu_3540_p3 = ((or_ln74_3_fu_3482_p2[0:0] === 1'b1) ? select_ln74_30_fu_3524_p3 : select_ln74_31_fu_3532_p3);

assign select_ln74_34_fu_3556_p3 = ((icmp_ln74_4_fu_3456_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V_phi_fu_1006_p4 : 14'd0);

assign select_ln74_35_fu_3564_p3 = ((icmp_ln74_5_fu_3462_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_34_fu_3556_p3);

assign select_ln74_36_fu_3572_p3 = ((and_ln56_1_fu_3274_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_2_next_data_V_2_phi_fu_910_p4 : select_ln74_35_fu_3564_p3);

assign select_ln74_38_fu_3594_p3 = ((icmp_ln74_6_fu_3468_p2[0:0] === 1'b1) ? sB_L1_2_next_fu_3353_p2 : sB_L1_2_next_1_fu_3413_p2);

assign select_ln74_39_fu_3602_p3 = ((icmp_ln74_5_fu_3462_p2[0:0] === 1'b1) ? sB_L1_2_next_2_fu_3451_p2 : sB_L1_2_next_4_fu_3588_p2);

assign select_ln74_41_fu_3624_p3 = ((icmp_ln74_6_fu_3468_p2[0:0] === 1'b1) ? sA_L1_2_next_fu_3337_p2 : sA_L1_2_next_1_fu_3396_p2);

assign select_ln74_42_fu_3632_p3 = ((icmp_ln74_5_fu_3462_p2[0:0] === 1'b1) ? sA_L1_2_next_2_fu_3435_p2 : sA_L1_2_next_4_fu_3618_p2);

assign select_ln74_44_fu_3654_p3 = ((icmp_ln74_6_fu_3468_p2[0:0] === 1'b1) ? valid_L1_2_next_3_reg_1381 : valid4_reg_7660);

assign select_ln74_45_fu_3661_p3 = ((icmp_ln74_5_fu_3462_p2[0:0] === 1'b1) ? valid4_reg_7660 : vB_L1_2_next_3_fu_3648_p2);

assign select_ln74_47_fu_3682_p3 = ((icmp_ln74_6_fu_3468_p2[0:0] === 1'b1) ? valid3_reg_7651 : vA_L1_2_next_2_reg_1333);

assign select_ln74_48_fu_3689_p3 = ((icmp_ln74_5_fu_3462_p2[0:0] === 1'b1) ? valid3_reg_7651 : vA_L1_2_next_3_fu_3676_p2);

assign select_ln74_4_fu_2967_p3 = ((icmp_ln74_2_fu_2911_p2[0:0] === 1'b1) ? match1_dataarray_data_V_q0 : ap_phi_mux_p_Val2_2_phi_fu_970_p4);

assign select_ln74_50_fu_3722_p3 = ((and_ln56_1_fu_3274_p2[0:0] === 1'b1) ? valid_L1_2_next_3_reg_1381 : and_ln74_7_fu_3716_p2);

assign select_ln74_52_fu_4031_p3 = ((icmp_ln74_10_fu_4025_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4 : match6_dataarray_data_V_q0);

assign select_ln74_53_fu_4045_p3 = ((icmp_ln74_9_fu_4019_p2[0:0] === 1'b1) ? match6_dataarray_data_V_q0 : ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4);

assign select_ln74_54_fu_4059_p3 = ((or_ln74_6_fu_4039_p2[0:0] === 1'b1) ? select_ln74_52_fu_4031_p3 : select_ln74_53_fu_4045_p3);

assign select_ln74_56_fu_4081_p3 = ((icmp_ln74_10_fu_4025_p2[0:0] === 1'b1) ? match5_dataarray_data_V_q0 : ap_phi_mux_p_Val2_14_phi_fu_946_p4);

assign select_ln74_57_fu_4089_p3 = ((icmp_ln74_9_fu_4019_p2[0:0] === 1'b1) ? match5_dataarray_data_V_q0 : ap_phi_mux_p_Val2_14_phi_fu_946_p4);

assign select_ln74_58_fu_4097_p3 = ((or_ln74_6_fu_4039_p2[0:0] === 1'b1) ? select_ln74_56_fu_4081_p3 : select_ln74_57_fu_4089_p3);

assign select_ln74_5_fu_2975_p3 = ((icmp_ln74_1_fu_2905_p2[0:0] === 1'b1) ? match1_dataarray_data_V_q0 : ap_phi_mux_p_Val2_2_phi_fu_970_p4);

assign select_ln74_60_fu_4113_p3 = ((icmp_ln74_8_fu_4013_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V_phi_fu_994_p4 : 14'd0);

assign select_ln74_61_fu_4121_p3 = ((icmp_ln74_9_fu_4019_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_60_fu_4113_p3);

assign select_ln74_62_fu_4129_p3 = ((and_ln56_2_fu_3831_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_3_next_data_V_2_phi_fu_898_p4 : select_ln74_61_fu_4121_p3);

assign select_ln74_64_fu_4151_p3 = ((icmp_ln74_10_fu_4025_p2[0:0] === 1'b1) ? sB_L1_3_next_fu_3910_p2 : sB_L1_3_next_1_fu_3970_p2);

assign select_ln74_65_fu_4159_p3 = ((icmp_ln74_9_fu_4019_p2[0:0] === 1'b1) ? sB_L1_3_next_2_fu_4008_p2 : sB_L1_3_next_4_fu_4145_p2);

assign select_ln74_67_fu_4181_p3 = ((icmp_ln74_10_fu_4025_p2[0:0] === 1'b1) ? sA_L1_3_next_fu_3894_p2 : sA_L1_3_next_1_fu_3953_p2);

assign select_ln74_68_fu_4189_p3 = ((icmp_ln74_9_fu_4019_p2[0:0] === 1'b1) ? sA_L1_3_next_2_fu_3992_p2 : sA_L1_3_next_4_fu_4175_p2);

assign select_ln74_6_fu_2983_p3 = ((or_ln74_fu_2925_p2[0:0] === 1'b1) ? select_ln74_4_fu_2967_p3 : select_ln74_5_fu_2975_p3);

assign select_ln74_70_fu_4211_p3 = ((icmp_ln74_10_fu_4025_p2[0:0] === 1'b1) ? valid_L1_3_next_3_reg_1393 : valid6_reg_7678);

assign select_ln74_71_fu_4218_p3 = ((icmp_ln74_9_fu_4019_p2[0:0] === 1'b1) ? valid6_reg_7678 : vB_L1_3_next_3_fu_4205_p2);

assign select_ln74_73_fu_4239_p3 = ((icmp_ln74_10_fu_4025_p2[0:0] === 1'b1) ? valid5_reg_7669 : vA_L1_3_next_2_reg_1345);

assign select_ln74_74_fu_4246_p3 = ((icmp_ln74_9_fu_4019_p2[0:0] === 1'b1) ? valid5_reg_7669 : vA_L1_3_next_3_fu_4233_p2);

assign select_ln74_76_fu_4279_p3 = ((and_ln56_2_fu_3831_p2[0:0] === 1'b1) ? valid_L1_3_next_3_reg_1393 : and_ln74_13_fu_4273_p2);

assign select_ln74_78_fu_4588_p3 = ((icmp_ln74_14_fu_4582_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4 : match8_dataarray_data_V_q0);

assign select_ln74_79_fu_4602_p3 = ((icmp_ln74_13_fu_4576_p2[0:0] === 1'b1) ? match8_dataarray_data_V_q0 : ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4);

assign select_ln74_80_fu_4616_p3 = ((or_ln74_9_fu_4596_p2[0:0] === 1'b1) ? select_ln74_78_fu_4588_p3 : select_ln74_79_fu_4602_p3);

assign select_ln74_82_fu_4638_p3 = ((icmp_ln74_14_fu_4582_p2[0:0] === 1'b1) ? match7_dataarray_data_V_q0 : ap_phi_mux_p_Val2_20_phi_fu_934_p4);

assign select_ln74_83_fu_4646_p3 = ((icmp_ln74_13_fu_4576_p2[0:0] === 1'b1) ? match7_dataarray_data_V_q0 : ap_phi_mux_p_Val2_20_phi_fu_934_p4);

assign select_ln74_84_fu_4654_p3 = ((or_ln74_9_fu_4596_p2[0:0] === 1'b1) ? select_ln74_82_fu_4638_p3 : select_ln74_83_fu_4646_p3);

assign select_ln74_86_fu_4670_p3 = ((icmp_ln74_12_fu_4570_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V_phi_fu_982_p4 : 14'd0);

assign select_ln74_87_fu_4678_p3 = ((icmp_ln74_13_fu_4576_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_86_fu_4670_p3);

assign select_ln74_88_fu_4686_p3 = ((and_ln56_3_fu_4388_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_4_next_data_V_2_phi_fu_886_p4 : select_ln74_87_fu_4678_p3);

assign select_ln74_8_fu_2999_p3 = ((icmp_ln74_fu_2899_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V_phi_fu_1018_p4 : 14'd0);

assign select_ln74_90_fu_4708_p3 = ((icmp_ln74_14_fu_4582_p2[0:0] === 1'b1) ? sB_L1_4_next_fu_4467_p2 : sB_L1_4_next_1_fu_4527_p2);

assign select_ln74_91_fu_4716_p3 = ((icmp_ln74_13_fu_4576_p2[0:0] === 1'b1) ? sB_L1_4_next_2_fu_4565_p2 : sB_L1_4_next_4_fu_4702_p2);

assign select_ln74_93_fu_4738_p3 = ((icmp_ln74_14_fu_4582_p2[0:0] === 1'b1) ? sA_L1_4_next_fu_4451_p2 : sA_L1_4_next_1_fu_4510_p2);

assign select_ln74_94_fu_4746_p3 = ((icmp_ln74_13_fu_4576_p2[0:0] === 1'b1) ? sA_L1_4_next_2_fu_4549_p2 : sA_L1_4_next_4_fu_4732_p2);

assign select_ln74_96_fu_4768_p3 = ((icmp_ln74_14_fu_4582_p2[0:0] === 1'b1) ? valid_L1_4_next_3_reg_1405 : valid8_reg_7696);

assign select_ln74_97_fu_4775_p3 = ((icmp_ln74_13_fu_4576_p2[0:0] === 1'b1) ? valid8_reg_7696 : vB_L1_4_next_3_fu_4762_p2);

assign select_ln74_99_fu_4796_p3 = ((icmp_ln74_14_fu_4582_p2[0:0] === 1'b1) ? valid7_reg_7687 : vA_L1_4_next_2_reg_1357);

assign select_ln74_9_fu_3007_p3 = ((icmp_ln74_1_fu_2905_p2[0:0] === 1'b1) ? 14'd0 : select_ln74_8_fu_2999_p3);

assign select_ln74_fu_2917_p3 = ((icmp_ln74_2_fu_2911_p2[0:0] === 1'b1) ? ap_phi_mux_cm_L1_1_next_data_V_2_phi_fu_922_p4 : match2_dataarray_data_V_q0);

assign select_ln798_1_fu_6953_p3 = ((newtracklet_reg_8446_pp0_iter7_reg[0:0] === 1'b1) ? 3'd7 : projseed_V_1_fu_250);

assign select_ln798_fu_6946_p3 = ((newtracklet_reg_8446_pp0_iter7_reg[0:0] === 1'b1) ? 45'd0 : bestmatch_next_data_s_reg_767);

assign sext_ln321_1_fu_7303_p1 = $signed(add_ln321_fu_7298_p2);

assign sext_ln321_2_fu_7254_p1 = $signed(add_ln321_1_fu_7249_p2);

assign sext_ln321_3_fu_7205_p1 = $signed(add_ln321_2_fu_7200_p2);

assign sext_ln321_4_fu_7156_p1 = $signed(add_ln321_3_fu_7151_p2);

assign sext_ln321_5_fu_7107_p1 = $signed(add_ln321_4_fu_7102_p2);

assign sext_ln321_6_fu_7064_p1 = $signed(add_ln321_5_fu_7059_p2);

assign sext_ln321_fu_6921_p1 = $signed(LUT_matchcut_phi1_lo_reg_8522);

assign sext_ln68_1_fu_6810_p1 = delta_z_V_fu_6805_p2;

assign sext_ln68_fu_6798_p1 = $signed(trunc_ln2_reg_8470);

assign shl_ln1503_1_fu_6826_p3 = {{add_ln1503_fu_6821_p2}, {3'd0}};

assign shl_ln_fu_6814_p3 = {{tmp_12_reg_8490}, {3'd0}};

assign stub_r_V_fu_6677_p4 = {{allstub_dataarray_data_V_q0[35:29]}};

assign stubid_V_fu_6633_p1 = datastream_data_V_fu_6459_p3[6:0];

assign sub_ln214_1_fu_6886_p2 = (17'd0 - delta_phi_V_reg_8510);

assign sub_ln214_fu_6848_p2 = ($signed(10'd0) - $signed(sext_ln68_1_fu_6810_p1));

assign tmp_10_fu_6637_p3 = {{bx_V}, {projid_V_fu_6623_p4}};

assign tmp_11_fu_6649_p3 = {{bx_V}, {stubid_V_fu_6633_p1}};

assign tmp_13_fu_6840_p3 = delta_z_V_fu_6805_p2[32'd8];

assign tmp_1_fu_6900_p4 = {{proj_data_V_reg_8455_pp0_iter7_reg[59:46]}};

assign tmp_2_fu_2074_p3 = {{trunc_ln209_reg_7416}, {addr1_V_1_fu_1968_p3}};

assign tmp_3_fu_2086_p3 = {{trunc_ln209_reg_7416}, {select_ln511_fu_1982_p3}};

assign tmp_4_fu_2098_p3 = {{trunc_ln209_reg_7416}, {addr3_V_1_fu_1996_p3}};

assign tmp_5_fu_2110_p3 = {{trunc_ln209_reg_7416}, {select_ln513_fu_2010_p3}};

assign tmp_6_fu_2122_p3 = {{trunc_ln209_reg_7416}, {addr5_V_1_fu_2024_p3}};

assign tmp_7_fu_2134_p3 = {{trunc_ln209_reg_7416}, {select_ln515_fu_2038_p3}};

assign tmp_8_fu_2146_p3 = {{trunc_ln209_reg_7416}, {addr7_V_1_fu_2052_p3}};

assign tmp_9_fu_2158_p3 = {{trunc_ln209_reg_7416}, {select_ln517_fu_2066_p3}};

assign tmp_s_fu_1855_p3 = {{trunc_ln209_fu_1723_p1}, {7'd0}};

assign trunc_ln209_fu_1723_p1 = bx_V[0:0];

assign trunc_ln321_1_fu_7245_p1 = addr_index_assign_1_fu_266[9:0];

assign trunc_ln321_2_fu_7196_p1 = addr_index_assign_2_fu_270[9:0];

assign trunc_ln321_3_fu_7147_p1 = addr_index_assign_3_fu_274[9:0];

assign trunc_ln321_4_fu_7098_p1 = addr_index_assign_4_fu_282[9:0];

assign trunc_ln321_5_fu_7055_p1 = addr_index_assign_5_fu_278[9:0];

assign trunc_ln321_fu_7294_p1 = addr_index_assign_fu_262[9:0];

assign trunc_ln54_10_fu_1807_p1 = match6_nentries_1_V_read[6:0];

assign trunc_ln54_11_fu_1811_p1 = match6_nentries_0_V_read[6:0];

assign trunc_ln54_12_fu_1823_p1 = match7_nentries_1_V_read[6:0];

assign trunc_ln54_13_fu_1827_p1 = match7_nentries_0_V_read[6:0];

assign trunc_ln54_14_fu_1839_p1 = match8_nentries_1_V_read[6:0];

assign trunc_ln54_15_fu_1843_p1 = match8_nentries_0_V_read[6:0];

assign trunc_ln54_1_fu_1731_p1 = match1_nentries_0_V_read[6:0];

assign trunc_ln54_2_fu_1743_p1 = match2_nentries_1_V_read[6:0];

assign trunc_ln54_3_fu_1747_p1 = match2_nentries_0_V_read[6:0];

assign trunc_ln54_4_fu_1759_p1 = match3_nentries_1_V_read[6:0];

assign trunc_ln54_5_fu_1763_p1 = match3_nentries_0_V_read[6:0];

assign trunc_ln54_6_fu_1775_p1 = match4_nentries_1_V_read[6:0];

assign trunc_ln54_7_fu_1779_p1 = match4_nentries_0_V_read[6:0];

assign trunc_ln54_8_fu_1791_p1 = match5_nentries_1_V_read[6:0];

assign trunc_ln54_9_fu_1795_p1 = match5_nentries_0_V_read[6:0];

assign trunc_ln54_fu_1727_p1 = match1_nentries_1_V_read[6:0];

assign trunc_ln72_1_fu_7259_p1 = addr_index_assign_1_fu_266[7:0];

assign trunc_ln72_2_fu_7210_p1 = addr_index_assign_2_fu_270[7:0];

assign trunc_ln72_3_fu_7161_p1 = addr_index_assign_3_fu_274[7:0];

assign trunc_ln72_4_fu_7112_p1 = addr_index_assign_4_fu_282[7:0];

assign trunc_ln72_5_fu_7069_p1 = addr_index_assign_5_fu_278[7:0];

assign trunc_ln72_fu_7308_p1 = addr_index_assign_fu_262[7:0];

assign vA_L1_1_next_3_fu_3119_p2 = (vA_L1_1_next_2_reg_1321 & icmp_ln74_fu_2899_p2);

assign vA_L1_1_next_fu_3139_p3 = ((or_ln74_fu_2925_p2[0:0] === 1'b1) ? select_ln74_21_fu_3125_p3 : select_ln74_22_fu_3132_p3);

assign vA_L1_2_next_3_fu_3676_p2 = (vA_L1_2_next_2_reg_1333 & icmp_ln74_4_fu_3456_p2);

assign vA_L1_2_next_fu_3696_p3 = ((or_ln74_3_fu_3482_p2[0:0] === 1'b1) ? select_ln74_47_fu_3682_p3 : select_ln74_48_fu_3689_p3);

assign vA_L1_3_next_3_fu_4233_p2 = (vA_L1_3_next_2_reg_1345 & icmp_ln74_8_fu_4013_p2);

assign vA_L1_3_next_fu_4253_p3 = ((or_ln74_6_fu_4039_p2[0:0] === 1'b1) ? select_ln74_73_fu_4239_p3 : select_ln74_74_fu_4246_p3);

assign vA_L1_4_next_3_fu_4790_p2 = (vA_L1_4_next_2_reg_1357 & icmp_ln74_12_fu_4570_p2);

assign vA_L1_4_next_fu_4810_p3 = ((or_ln74_9_fu_4596_p2[0:0] === 1'b1) ? select_ln74_99_fu_4796_p3 : select_ln74_100_fu_4803_p3);

assign vB_L1_1_next_3_fu_3091_p2 = (valid_L1_1_next_3_reg_1369 & icmp_ln74_fu_2899_p2);

assign vB_L1_1_next_fu_3111_p3 = ((or_ln74_fu_2925_p2[0:0] === 1'b1) ? select_ln74_18_fu_3097_p3 : select_ln74_19_fu_3104_p3);

assign vB_L1_2_next_3_fu_3648_p2 = (valid_L1_2_next_3_reg_1381 & icmp_ln74_4_fu_3456_p2);

assign vB_L1_2_next_fu_3668_p3 = ((or_ln74_3_fu_3482_p2[0:0] === 1'b1) ? select_ln74_44_fu_3654_p3 : select_ln74_45_fu_3661_p3);

assign vB_L1_3_next_3_fu_4205_p2 = (valid_L1_3_next_3_reg_1393 & icmp_ln74_8_fu_4013_p2);

assign vB_L1_3_next_fu_4225_p3 = ((or_ln74_6_fu_4039_p2[0:0] === 1'b1) ? select_ln74_70_fu_4211_p3 : select_ln74_71_fu_4218_p3);

assign vB_L1_4_next_3_fu_4762_p2 = (valid_L1_4_next_3_reg_1405 & icmp_ln74_12_fu_4570_p2);

assign vB_L1_4_next_fu_4782_p3 = ((or_ln74_9_fu_4596_p2[0:0] === 1'b1) ? select_ln74_96_fu_4768_p3 : select_ln74_97_fu_4775_p3);

assign valid1_fu_2180_p2 = (icmp_ln895_reg_7483 & icmp_ln887_1_fu_2176_p2);

assign valid2_fu_2189_p2 = (icmp_ln895_1_reg_7489 & icmp_ln887_2_fu_2185_p2);

assign valid3_fu_2198_p2 = (icmp_ln895_2_reg_7495 & icmp_ln887_3_fu_2194_p2);

assign valid4_fu_2207_p2 = (icmp_ln895_3_reg_7501 & icmp_ln887_4_fu_2203_p2);

assign valid5_fu_2216_p2 = (icmp_ln895_4_reg_7507 & icmp_ln887_5_fu_2212_p2);

assign valid6_fu_2225_p2 = (icmp_ln895_5_reg_7513 & icmp_ln887_6_fu_2221_p2);

assign valid7_fu_2234_p2 = (icmp_ln895_6_reg_7519 & icmp_ln887_7_fu_2230_p2);

assign valid8_fu_2243_p2 = (icmp_ln895_7_reg_7525 & icmp_ln887_8_fu_2239_p2);

assign valid_L1_1_1_fu_5507_p3 = ((icmp_ln74_17_fu_5311_p2[0:0] === 1'b1) ? valid_L1_1_4_reg_7978 : valid_L1_1_fu_5501_p2);

assign valid_L1_1_2_fu_5514_p3 = ((and_ln56_4_fu_5129_p2[0:0] === 1'b1) ? vA_L2_1_next_1_reg_1561 : valid_L1_1_1_fu_5507_p3);

assign valid_L1_1_4_fu_3173_p3 = ((icmp_ln74_2_fu_2911_p2[0:0] === 1'b1) ? vA_L1_1_next_2_reg_1321 : select_ln74_24_fu_3165_p3);

assign valid_L1_1_5_fu_5522_p3 = ((icmp_ln74_18_fu_5331_p2[0:0] === 1'b1) ? valid_L1_1_4_reg_7978 : valid_L1_1_2_fu_5514_p3);

assign valid_L1_1_fu_5501_p2 = (vA_L2_1_next_1_reg_1561 & icmp_ln74_16_fu_5297_p2);

assign valid_L1_2_1_fu_5479_p3 = ((icmp_ln74_17_fu_5311_p2[0:0] === 1'b1) ? valid_L1_2_4_reg_8026 : valid_L1_2_fu_5473_p2);

assign valid_L1_2_2_fu_5486_p3 = ((and_ln56_4_fu_5129_p2[0:0] === 1'b1) ? valid_L1_2_4_reg_8026 : valid_L1_2_1_fu_5479_p3);

assign valid_L1_2_4_fu_3730_p3 = ((icmp_ln74_6_fu_3468_p2[0:0] === 1'b1) ? vA_L1_2_next_2_reg_1333 : select_ln74_50_fu_3722_p3);

assign valid_L1_2_5_fu_5493_p3 = ((icmp_ln74_18_fu_5331_p2[0:0] === 1'b1) ? valid_L2_1_next_3_reg_1585 : valid_L1_2_2_fu_5486_p3);

assign valid_L1_2_fu_5473_p2 = (valid_L2_1_next_3_reg_1585 & icmp_ln74_16_fu_5297_p2);

assign valid_L1_3_1_fu_6034_p3 = ((icmp_ln74_21_fu_5838_p2[0:0] === 1'b1) ? valid_L1_3_4_reg_8074 : valid_L1_3_fu_6028_p2);

assign valid_L1_3_2_fu_6041_p3 = ((and_ln56_5_fu_5656_p2[0:0] === 1'b1) ? vA_L2_2_next_1_reg_1573 : valid_L1_3_1_fu_6034_p3);

assign valid_L1_3_4_fu_4287_p3 = ((icmp_ln74_10_fu_4025_p2[0:0] === 1'b1) ? vA_L1_3_next_2_reg_1345 : select_ln74_76_fu_4279_p3);

assign valid_L1_3_5_fu_6049_p3 = ((icmp_ln74_22_fu_5858_p2[0:0] === 1'b1) ? valid_L1_3_4_reg_8074 : valid_L1_3_2_fu_6041_p3);

assign valid_L1_3_fu_6028_p2 = (vA_L2_2_next_1_reg_1573 & icmp_ln74_20_fu_5824_p2);

assign valid_L1_4_1_fu_6006_p3 = ((icmp_ln74_21_fu_5838_p2[0:0] === 1'b1) ? valid_L1_4_4_reg_8122 : valid_L1_4_fu_6000_p2);

assign valid_L1_4_2_fu_6013_p3 = ((and_ln56_5_fu_5656_p2[0:0] === 1'b1) ? valid_L1_4_4_reg_8122 : valid_L1_4_1_fu_6006_p3);

assign valid_L1_4_4_fu_4844_p3 = ((icmp_ln74_14_fu_4582_p2[0:0] === 1'b1) ? vA_L1_4_next_2_reg_1357 : select_ln74_102_fu_4836_p3);

assign valid_L1_4_5_fu_6020_p3 = ((icmp_ln74_22_fu_5858_p2[0:0] === 1'b1) ? valid_L2_2_next_3_reg_1597 : valid_L1_4_2_fu_6013_p3);

assign valid_L1_4_fu_6000_p2 = (valid_L2_2_next_3_reg_1597 & icmp_ln74_20_fu_5824_p2);

assign valid_L2_1_1_fu_6567_p3 = ((icmp_ln74_25_fu_6371_p2[0:0] === 1'b1) ? valid_L2_1_4_reg_8296 : valid_L2_1_fu_6561_p2);

assign valid_L2_1_2_fu_6574_p3 = ((icmp_ln74_26_fu_6384_p2[0:0] === 1'b1) ? vA_L3_next_1_reg_1669 : valid_L2_1_1_fu_6567_p3);

assign valid_L2_1_4_fu_5555_p3 = ((icmp_ln74_18_fu_5331_p2[0:0] === 1'b1) ? vA_L2_1_next_1_reg_1561 : select_ln74_128_fu_5547_p3);

assign valid_L2_1_5_fu_6582_p3 = ((sA_L3_next_3_reg_1693[0:0] === 1'b1) ? valid_L2_1_4_reg_8296 : valid_L2_1_2_fu_6574_p3);

assign valid_L2_1_fu_6561_p2 = (vA_L3_next_1_reg_1669 & icmp_ln74_24_fu_6357_p2);

assign valid_L2_2_1_fu_6539_p3 = ((icmp_ln74_25_fu_6371_p2[0:0] === 1'b1) ? valid_L2_2_4_reg_8344 : valid_L2_2_fu_6533_p2);

assign valid_L2_2_2_fu_6546_p3 = ((icmp_ln74_26_fu_6384_p2[0:0] === 1'b1) ? valid_L2_2_4_reg_8344 : valid_L2_2_1_fu_6539_p3);

assign valid_L2_2_4_fu_6082_p3 = ((icmp_ln74_22_fu_5858_p2[0:0] === 1'b1) ? vA_L2_2_next_1_reg_1573 : select_ln74_154_fu_6074_p3);

assign valid_L2_2_5_fu_6553_p3 = ((sA_L3_next_3_reg_1693[0:0] === 1'b1) ? valid_L3_next_3_reg_1681 : valid_L2_2_2_fu_6546_p3);

assign valid_L2_2_fu_6533_p2 = (valid_L3_next_3_reg_1681 & icmp_ln74_24_fu_6357_p2);

assign valid_L3_fu_6615_p3 = ((sA_L3_next_3_reg_1693[0:0] === 1'b1) ? vA_L3_next_1_reg_1669 : select_ln74_180_fu_6607_p3);

assign xor_ln103_1_fu_3424_p2 = (icmp_ln103_1_fu_3418_p2 ^ 1'd1);

assign xor_ln103_2_fu_3981_p2 = (icmp_ln103_2_fu_3975_p2 ^ 1'd1);

assign xor_ln103_3_fu_4538_p2 = (icmp_ln103_3_fu_4532_p2 ^ 1'd1);

assign xor_ln103_4_fu_5265_p2 = (icmp_ln103_4_fu_5261_p2 ^ 1'd1);

assign xor_ln103_5_fu_5792_p2 = (icmp_ln103_5_fu_5788_p2 ^ 1'd1);

assign xor_ln103_6_fu_6325_p2 = (icmp_ln103_6_fu_6321_p2 ^ 1'd1);

assign xor_ln103_fu_2867_p2 = (icmp_ln103_fu_2861_p2 ^ 1'd1);

assign xor_ln50_10_fu_4944_p2 = (ap_phi_mux_valid_L2_2_next_phi_fu_1553_p4 ^ 1'd1);

assign xor_ln50_11_fu_4962_p2 = (ap_phi_mux_vA_L2_2_next_1_phi_fu_1577_p4 ^ 1'd1);

assign xor_ln50_12_fu_6090_p2 = (ap_phi_mux_vA_L3_next_1_phi_fu_1673_p4 ^ 1'd1);

assign xor_ln50_1_fu_2266_p2 = (ap_phi_mux_vA_L1_1_next_2_phi_fu_1325_p4 ^ 1'd1);

assign xor_ln50_2_fu_2342_p2 = (ap_phi_mux_valid_L1_2_next_phi_fu_1289_p4 ^ 1'd1);

assign xor_ln50_3_fu_2360_p2 = (ap_phi_mux_vA_L1_2_next_2_phi_fu_1337_p4 ^ 1'd1);

assign xor_ln50_4_fu_2436_p2 = (ap_phi_mux_valid_L1_3_next_phi_fu_1301_p4 ^ 1'd1);

assign xor_ln50_5_fu_2454_p2 = (ap_phi_mux_vA_L1_3_next_2_phi_fu_1349_p4 ^ 1'd1);

assign xor_ln50_6_fu_2530_p2 = (ap_phi_mux_valid_L1_4_next_phi_fu_1313_p4 ^ 1'd1);

assign xor_ln50_7_fu_2548_p2 = (ap_phi_mux_vA_L1_4_next_2_phi_fu_1361_p4 ^ 1'd1);

assign xor_ln50_8_fu_4852_p2 = (ap_phi_mux_valid_L2_1_next_phi_fu_1541_p4 ^ 1'd1);

assign xor_ln50_9_fu_4870_p2 = (ap_phi_mux_vA_L2_1_next_1_phi_fu_1565_p4 ^ 1'd1);

assign xor_ln50_fu_2248_p2 = (ap_phi_mux_valid_L1_1_next_phi_fu_1277_p4 ^ 1'd1);

assign xor_ln51_1_fu_2384_p2 = (ap_phi_mux_valid_L1_2_next_3_phi_fu_1385_p4 ^ 1'd1);

assign xor_ln51_2_fu_2478_p2 = (ap_phi_mux_valid_L1_3_next_3_phi_fu_1397_p4 ^ 1'd1);

assign xor_ln51_3_fu_2572_p2 = (ap_phi_mux_valid_L1_4_next_3_phi_fu_1409_p4 ^ 1'd1);

assign xor_ln51_4_fu_4894_p2 = (ap_phi_mux_valid_L2_1_next_3_phi_fu_1589_p4 ^ 1'd1);

assign xor_ln51_5_fu_4986_p2 = (ap_phi_mux_valid_L2_2_next_3_phi_fu_1601_p4 ^ 1'd1);

assign xor_ln51_6_fu_6108_p2 = (ap_phi_mux_valid_L3_next_3_phi_fu_1685_p4 ^ 1'd1);

assign xor_ln51_fu_2290_p2 = (ap_phi_mux_valid_L1_1_next_3_phi_fu_1373_p4 ^ 1'd1);

assign xor_ln55_10_fu_5563_p2 = (sA_L2_2_next_3_reg_1621 ^ 1'd1);

assign xor_ln55_11_fu_5004_p2 = (ap_phi_mux_inread_assign_5_phi_fu_1529_p4 ^ 1'd1);

assign xor_ln55_12_fu_6187_p2 = (or_ln55_6_fu_6149_p2 ^ 1'd1);

assign xor_ln55_1_fu_2308_p2 = (ap_phi_mux_inread_assign_phi_fu_1229_p4 ^ 1'd1);

assign xor_ln55_2_fu_3181_p2 = (sA_L1_2_next_3_reg_1429 ^ 1'd1);

assign xor_ln55_3_fu_2402_p2 = (ap_phi_mux_inread_assign_1_phi_fu_1241_p4 ^ 1'd1);

assign xor_ln55_4_fu_3738_p2 = (sA_L1_3_next_3_reg_1441 ^ 1'd1);

assign xor_ln55_5_fu_2496_p2 = (ap_phi_mux_inread_assign_2_phi_fu_1253_p4 ^ 1'd1);

assign xor_ln55_6_fu_4295_p2 = (sA_L1_4_next_3_reg_1453 ^ 1'd1);

assign xor_ln55_7_fu_2590_p2 = (ap_phi_mux_inread_assign_3_phi_fu_1265_p4 ^ 1'd1);

assign xor_ln55_8_fu_5036_p2 = (sA_L2_1_next_3_reg_1609 ^ 1'd1);

assign xor_ln55_9_fu_4912_p2 = (ap_phi_mux_inread_assign_4_phi_fu_1517_p4 ^ 1'd1);

assign xor_ln55_fu_2624_p2 = (sA_L1_1_next_3_reg_1417 ^ 1'd1);

assign xor_ln56_1_fu_3192_p2 = (sB_L1_2_next_3_reg_1477 ^ 1'd1);

assign xor_ln56_2_fu_3749_p2 = (sB_L1_3_next_3_reg_1489 ^ 1'd1);

assign xor_ln56_3_fu_4306_p2 = (sB_L1_4_next_3_reg_1501 ^ 1'd1);

assign xor_ln56_4_fu_5047_p2 = (sB_L2_1_next_3_reg_1633 ^ 1'd1);

assign xor_ln56_5_fu_5574_p2 = (sB_L2_2_next_3_reg_1645 ^ 1'd1);

assign xor_ln56_fu_2635_p2 = (sB_L1_1_next_3_reg_1465 ^ 1'd1);

assign xor_ln57_1_fu_3223_p2 = (or_ln57_3_fu_3203_p2 ^ 1'd1);

assign xor_ln57_2_fu_3780_p2 = (or_ln57_6_fu_3760_p2 ^ 1'd1);

assign xor_ln57_3_fu_4337_p2 = (or_ln57_9_fu_4317_p2 ^ 1'd1);

assign xor_ln57_4_fu_5078_p2 = (or_ln57_12_fu_5058_p2 ^ 1'd1);

assign xor_ln57_5_fu_5605_p2 = (or_ln57_15_fu_5585_p2 ^ 1'd1);

assign xor_ln57_6_fu_6167_p2 = (or_ln57_18_fu_6163_p2 ^ 1'd1);

assign xor_ln57_fu_2666_p2 = (or_ln57_fu_2646_p2 ^ 1'd1);

assign xor_ln784_fu_6999_p2 = (or_ln784_1_fu_6994_p2 ^ 1'd1);

assign xor_ln798_fu_6960_p2 = (newtracklet_reg_8446_pp0_iter7_reg ^ 1'd1);

assign xor_ln815_1_fu_7026_p2 = (goodmatch_next_reg_1125 ^ 1'd1);

assign xor_ln815_fu_7021_p2 = (newtracklet_reg_8446_pp0_iter7_reg ^ 1'd1);

assign xor_ln83_1_fu_3326_p2 = (icmp_ln83_1_fu_3320_p2 ^ 1'd1);

assign xor_ln83_2_fu_3883_p2 = (icmp_ln83_2_fu_3877_p2 ^ 1'd1);

assign xor_ln83_3_fu_4440_p2 = (icmp_ln83_3_fu_4434_p2 ^ 1'd1);

assign xor_ln83_4_fu_5170_p2 = (icmp_ln83_4_fu_5165_p2 ^ 1'd1);

assign xor_ln83_5_fu_5697_p2 = (icmp_ln83_5_fu_5692_p2 ^ 1'd1);

assign xor_ln83_6_fu_6230_p2 = (icmp_ln83_6_fu_6225_p2 ^ 1'd1);

assign xor_ln83_fu_2769_p2 = (icmp_ln83_fu_2763_p2 ^ 1'd1);

assign xor_ln84_1_fu_2419_p2 = (1'd1 ^ and_ln84_2_fu_2414_p2);

assign xor_ln84_2_fu_2513_p2 = (1'd1 ^ and_ln84_4_fu_2508_p2);

assign xor_ln84_3_fu_2607_p2 = (1'd1 ^ and_ln84_6_fu_2602_p2);

assign xor_ln84_4_fu_5191_p2 = (valid_L1_1_4_reg_7978 ^ 1'd1);

assign xor_ln84_5_fu_5718_p2 = (valid_L1_3_4_reg_8074 ^ 1'd1);

assign xor_ln84_6_fu_6251_p2 = (valid_L2_1_4_reg_8296 ^ 1'd1);

assign xor_ln84_fu_2325_p2 = (1'd1 ^ and_ln84_fu_2320_p2);

assign xor_ln93_10_fu_4499_p2 = (icmp_ln93_3_fu_4493_p2 ^ 1'd1);

assign xor_ln93_11_fu_5223_p2 = (icmp_ln93_4_fu_5218_p2 ^ 1'd1);

assign xor_ln93_12_fu_5750_p2 = (icmp_ln93_5_fu_5745_p2 ^ 1'd1);

assign xor_ln93_13_fu_6283_p2 = (icmp_ln93_6_fu_6278_p2 ^ 1'd1);

assign xor_ln93_1_fu_2430_p2 = (1'd1 ^ and_ln93_2_fu_2425_p2);

assign xor_ln93_2_fu_2524_p2 = (1'd1 ^ and_ln93_4_fu_2519_p2);

assign xor_ln93_3_fu_2618_p2 = (1'd1 ^ and_ln93_6_fu_2613_p2);

assign xor_ln93_4_fu_5229_p2 = (valid_L1_2_4_reg_8026 ^ 1'd1);

assign xor_ln93_5_fu_5756_p2 = (valid_L1_4_4_reg_8122 ^ 1'd1);

assign xor_ln93_6_fu_6289_p2 = (valid_L2_2_4_reg_8344 ^ 1'd1);

assign xor_ln93_7_fu_2828_p2 = (icmp_ln93_fu_2822_p2 ^ 1'd1);

assign xor_ln93_8_fu_3385_p2 = (icmp_ln93_1_fu_3379_p2 ^ 1'd1);

assign xor_ln93_9_fu_3942_p2 = (icmp_ln93_2_fu_3936_p2 ^ 1'd1);

assign xor_ln93_fu_2336_p2 = (1'd1 ^ and_ln93_fu_2331_p2);

assign zext_ln321_1_fu_1868_p1 = tmp_s_fu_1855_p3;

assign zext_ln321_fu_6924_p1 = $unsigned(sext_ln321_fu_6921_p1);

assign zext_ln544_fu_6792_p1 = projseed_next_V_fu_6687_p4;

assign zext_ln63_10_fu_6656_p1 = tmp_11_fu_6649_p3;

assign zext_ln63_1_fu_2081_p1 = tmp_2_fu_2074_p3;

assign zext_ln63_2_fu_2093_p1 = tmp_3_fu_2086_p3;

assign zext_ln63_3_fu_2105_p1 = tmp_4_fu_2098_p3;

assign zext_ln63_4_fu_2117_p1 = tmp_5_fu_2110_p3;

assign zext_ln63_5_fu_2129_p1 = tmp_6_fu_2122_p3;

assign zext_ln63_6_fu_2141_p1 = tmp_7_fu_2134_p3;

assign zext_ln63_7_fu_2153_p1 = tmp_8_fu_2146_p3;

assign zext_ln63_8_fu_2165_p1 = tmp_9_fu_2158_p3;

assign zext_ln63_9_fu_6644_p1 = tmp_10_fu_6637_p3;

assign zext_ln63_fu_1863_p1 = tmp_s_fu_1855_p3;

assign zext_ln899_fu_6870_p1 = LUT_matchcut_z2_q0;

always @ (posedge ap_clk) begin
    zext_ln321_1_reg_7468[6:0] <= 7'b0000000;
    zext_ln321_1_reg_7468[9:8] <= 2'b00;
    fullmatch7_dataarray_reg_7478[6:0] <= 7'b0000000;
    delta_phi_V_reg_8510[2:0] <= 3'b000;
end

endmodule //MatchCalculator
