
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119375                       # Number of seconds simulated
sim_ticks                                119375091689                       # Number of ticks simulated
final_tick                               1177233913002                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127246                       # Simulator instruction rate (inst/s)
host_op_rate                                   164935                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4726983                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907488                       # Number of bytes of host memory used
host_seconds                                 25253.97                       # Real time elapsed on the host
sim_insts                                  3213459059                       # Number of instructions simulated
sim_ops                                    4165270409                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1975296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2175104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1682944                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5838080                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1298816                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1298816                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15432                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16993                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13148                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 45610                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10147                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10147                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10723                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16546969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18220752                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15012                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14097949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                48905345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10723                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15012                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              39673                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10880126                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10880126                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10880126                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10723                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16546969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18220752                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15012                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14097949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               59785470                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143307434                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23171974                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19082881                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931581                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9365586                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8668717                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2436799                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87688                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104463770                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128022287                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23171974                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11105516                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27187240                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6256907                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5018830                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12101583                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572135                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140963195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.106301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.547972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113775955     80.71%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784334      1.98%     82.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2362973      1.68%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379311      1.69%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2269107      1.61%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124075      0.80%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779326      0.55%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978102      1.40%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13510012      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140963195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161694                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.893340                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103292740                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6434962                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26839224                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109357                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4286903                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730167                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6453                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154417787                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51090                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4286903                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103807591                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3878238                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1398072                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26423339                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1169044                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152967281                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1680                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401514                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       621855                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        18845                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214016172                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    712988168                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    712988168                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45756947                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33786                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17764                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3797674                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15181719                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900930                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310547                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1700835                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149105728                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33785                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139181279                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107282                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25157156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57068948                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1741                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140963195                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.987359                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.584116                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83587279     59.30%     59.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23726231     16.83%     76.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11953392      8.48%     84.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7808666      5.54%     90.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6904597      4.90%     95.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2706122      1.92%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3060906      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120184      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95818      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140963195                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976718     74.78%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156870     12.01%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172585     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114950994     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012152      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14357321     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844790      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139181279                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.971208                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306173                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009385                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420739208                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174297347                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135071938                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140487452                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201947                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2969590                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1202                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          687                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159260                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          587                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4286903                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3200595                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       250457                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149139513                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1164323                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15181719                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900930                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17763                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        200185                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13124                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          687                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148682                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084897                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233579                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136808815                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14107787                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372464                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21951034                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19291919                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843247                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.954653                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135078104                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135071938                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81515647                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221133456                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.942533                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368626                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26725312                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956567                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136676292                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.895707                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.711820                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87579334     64.08%     64.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22502142     16.46%     80.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809438      7.91%     88.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816024      3.52%     91.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3768808      2.76%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536294      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562069      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093754      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008429      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136676292                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008429                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282815091                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302581638                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2344239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.433074                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.433074                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.697801                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.697801                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618229580                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186382143                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145795526                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143307434                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23827297                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19309664                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2066149                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9588370                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9142760                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2547899                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91475                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103910016                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131160510                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23827297                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11690659                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28658173                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6716281                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2953113                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12127331                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1668775                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140125324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.143153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.557268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111467151     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2696035      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2053026      1.47%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5042903      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1136708      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1631251      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1229623      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          775983      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14092644     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140125324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166267                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.915239                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102696032                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4537388                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28216946                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       113133                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4561816                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4112100                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42209                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158265541                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        78562                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4561816                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103565086                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1270465                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1803155                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27451244                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1473550                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156637644                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        16468                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        271702                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       612645                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       151087                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    220049741                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    729563077                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    729563077                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173584964                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46464777                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38422                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21607                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5060566                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15133217                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7374514                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       124190                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1635982                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153857374                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38411                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142859805                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       192370                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28179244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     61105720                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4783                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140125324                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.019515                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.565918                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80314006     57.32%     57.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25118401     17.93%     75.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11741398      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8615431      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7665835      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3042099      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3009774      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       467204      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       151176      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140125324                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         573704     68.50%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118910     14.20%     82.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144929     17.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119905377     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2146793      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16814      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13486670      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7304151      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142859805                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.996876                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             837543                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005863                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    426874847                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182075458                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139265267                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143697348                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       350616                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3709177                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1043                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       229865                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4561816                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         789760                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92209                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153895785                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        53340                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15133217                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7374514                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21597                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80443                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1123120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1180258                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2303378                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140285229                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12958061                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2574576                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20260340                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19923081                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7302279                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.978911                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139448050                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139265267                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83533177                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231460119                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.971794                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360897                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101692127                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124887587                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29009499                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33628                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2069785                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135563508                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.921248                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694049                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84343423     62.22%     62.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23964634     17.68%     79.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10561092      7.79%     87.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5530939      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4411262      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1584814      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1346890      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1006138      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2814316      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135563508                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101692127                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124887587                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18568689                       # Number of memory references committed
system.switch_cpus1.commit.loads             11424040                       # Number of loads committed
system.switch_cpus1.commit.membars              16814                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17943962                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112528196                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2542483                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2814316                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           286646278                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          312356206                       # The number of ROB writes
system.switch_cpus1.timesIdled                  70041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3182110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101692127                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124887587                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101692127                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.409228                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.409228                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.709608                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.709608                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       632548692                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193979310                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148015901                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33628                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143307434                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21241451                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18617335                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1654936                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10530851                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10258393                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1477577                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        51833                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    112052781                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             118092860                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21241451                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11735970                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24019344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5411871                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1857004                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12771523                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1043951                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141676392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.947803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.316827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117657048     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1206175      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2210739      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1854264      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3403687      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3683040      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          800847      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          628954      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10231638      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141676392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.148223                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.824053                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       111174367                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2918162                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23817911                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23621                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3742330                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2278607                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4939                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     133240423                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3742330                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       111620181                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1374755                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       745646                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23384287                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       809192                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     132300398                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         84005                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       490998                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    175679011                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    600268373                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    600268373                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    141753961                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33925026                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18866                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9438                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2555968                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     22047760                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4273110                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        76316                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       949535                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         130767943                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18863                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        122866557                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        98709                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21670114                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     46503816                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    141676392                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.867234                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.478139                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     90537226     63.90%     63.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20826677     14.70%     78.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10453357      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6863019      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7150836      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3698374      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1657665      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       410999      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78239      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141676392                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         307636     60.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        128392     25.04%     85.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        76730     14.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     96970050     78.92%     78.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1028093      0.84%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9428      0.01%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20617198     16.78%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4241788      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     122866557                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.857363                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             512758                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004173                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    388020973                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    152457227                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    120088092                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     123379315                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       228126                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3985586                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       132279                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3742330                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         901676                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49133                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    130786806                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        45478                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     22047760                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4273110                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9437                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32330                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          201                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       800765                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       983569                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1784334                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    121547783                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     20298945                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1318774                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            24540526                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18724650                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4241581                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.848161                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             120196440                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            120088092                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         69359580                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        164608946                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.837975                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421360                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95259915                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    108194206                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22593463                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1659446                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137934062                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.784391                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660546                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     97756904     70.87%     70.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15587182     11.30%     82.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11271189      8.17%     90.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2519810      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2867363      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1017679      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4253663      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       856785      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1803487      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137934062                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95259915                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     108194206                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              22202993                       # Number of memory references committed
system.switch_cpus2.commit.loads             18062163                       # Number of loads committed
system.switch_cpus2.commit.membars               9426                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16944739                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         94442100                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1461040                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1803487                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           266918244                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          265317767                       # The number of ROB writes
system.switch_cpus2.timesIdled                  38633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1631042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95259915                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            108194206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95259915                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.504383                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.504383                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.664724                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.664724                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       562374766                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      157736411                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      139814552                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18852                       # number of misc regfile writes
system.l2.replacements                          45612                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1271979                       # Total number of references to valid blocks.
system.l2.sampled_refs                          78380                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.228362                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           499.223929                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.135164                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6311.165619                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.420306                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5269.042024                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.030361                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5258.520049                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5949.161243                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4522.850286                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4935.451019                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015235                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000218                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.192601                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000196                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.160798                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000276                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.160477                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.181554                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.138026                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.150618                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        81926                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        57270                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        34023                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  173219                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            47553                       # number of Writeback hits
system.l2.Writeback_hits::total                 47553                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        81926                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        57270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        34023                       # number of demand (read+write) hits
system.l2.demand_hits::total                   173219                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        81926                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        57270                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        34023                       # number of overall hits
system.l2.overall_hits::total                  173219                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15432                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16993                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13148                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 45610                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15432                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16993                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13148                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45610                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15432                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16993                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13148                       # number of overall misses
system.l2.overall_misses::total                 45610                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1742523                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3168887410                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2326928                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3342070510                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2395573                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2612798194                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      9130221138                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1742523                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3168887410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2326928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3342070510                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2395573                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2612798194                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9130221138                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1742523                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3168887410                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2326928                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3342070510                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2395573                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2612798194                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9130221138                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97358                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        74263                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        47171                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              218829                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        47553                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             47553                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97358                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        74263                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        47171                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               218829                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97358                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        74263                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        47171                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              218829                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.158508                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.228822                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.278731                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.208428                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.158508                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.228822                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.278731                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.208428                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.158508                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.228822                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.278731                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.208428                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 174252.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 205345.218377                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 178994.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 196673.366092                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 171112.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 198722.101765                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 200180.248586                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 174252.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 205345.218377                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 178994.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 196673.366092                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 171112.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 198722.101765                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 200180.248586                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 174252.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 205345.218377                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 178994.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 196673.366092                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 171112.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 198722.101765                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 200180.248586                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10147                       # number of writebacks
system.l2.writebacks::total                     10147                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15432                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16993                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13148                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            45610                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45610                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45610                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1160548                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2270429012                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1569199                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2352005244                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1580878                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1846705387                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6473450268                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1160548                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2270429012                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1569199                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2352005244                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1580878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1846705387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6473450268                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1160548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2270429012                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1569199                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2352005244                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1580878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1846705387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6473450268                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.158508                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.228822                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.278731                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.208428                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.158508                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.228822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.278731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.208428                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.158508                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.228822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.278731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.208428                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 116054.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147124.741576                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 120707.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 138410.242100                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 112919.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 140455.231746                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 141930.503574                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 116054.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 147124.741576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 120707.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 138410.242100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 112919.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 140455.231746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 141930.503574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 116054.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 147124.741576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 120707.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 138410.242100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 112919.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 140455.231746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 141930.503574                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.937954                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012109234                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840198.607273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.937954                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015926                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881311                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12101573                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12101573                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12101573                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12101573                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12101573                       # number of overall hits
system.cpu0.icache.overall_hits::total       12101573                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1930523                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1930523                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1930523                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1930523                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1930523                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1930523                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12101583                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12101583                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12101583                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12101583                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12101583                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12101583                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 193052.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 193052.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 193052.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 193052.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 193052.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 193052.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1825723                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1825723                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1825723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1825723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1825723                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1825723                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 182572.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 182572.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 182572.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 182572.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 182572.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 182572.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97358                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191223097                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97614                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1958.972043                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494630                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505370                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915995                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084005                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10958478                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10958478                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709440                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17335                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17335                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18667918                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18667918                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18667918                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18667918                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402764                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402764                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402849                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402849                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402849                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402849                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  39549738798                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39549738798                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8469838                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8469838                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  39558208636                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39558208636                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  39558208636                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39558208636                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11361242                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11361242                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19070767                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19070767                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19070767                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19070767                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035451                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035451                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021124                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021124                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021124                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021124                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 98195.813921                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98195.813921                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 99645.152941                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99645.152941                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 98196.119727                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98196.119727                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 98196.119727                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98196.119727                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17750                       # number of writebacks
system.cpu0.dcache.writebacks::total            17750                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305406                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305406                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305491                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305491                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305491                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305491                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97358                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97358                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97358                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97358                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97358                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97358                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8762630072                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8762630072                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8762630072                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8762630072                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8762630072                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8762630072                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008569                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008569                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005105                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005105                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005105                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005105                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90004.212001                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90004.212001                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90004.212001                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90004.212001                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90004.212001                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90004.212001                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996228                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017208069                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050822.719758                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996228                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12127314                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12127314                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12127314                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12127314                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12127314                       # number of overall hits
system.cpu1.icache.overall_hits::total       12127314                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3052618                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3052618                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3052618                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3052618                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3052618                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3052618                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12127331                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12127331                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12127331                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12127331                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12127331                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12127331                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 179565.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 179565.764706                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 179565.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 179565.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 179565.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 179565.764706                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2436091                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2436091                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2436091                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2436091                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2436091                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2436091                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 187391.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 187391.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 187391.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 187391.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 187391.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 187391.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 74263                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180639107                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74519                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2424.067781                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.748600                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.251400                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901362                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098638                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9756350                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9756350                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7111021                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7111021                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21362                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21362                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16814                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16814                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16867371                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16867371                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16867371                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16867371                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       178408                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       178408                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       178408                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        178408                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       178408                       # number of overall misses
system.cpu1.dcache.overall_misses::total       178408                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19589146872                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19589146872                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19589146872                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19589146872                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19589146872                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19589146872                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9934758                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9934758                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7111021                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7111021                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16814                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16814                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17045779                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17045779                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17045779                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17045779                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017958                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017958                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010466                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010466                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010466                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010466                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109799.711179                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109799.711179                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109799.711179                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109799.711179                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109799.711179                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109799.711179                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20085                       # number of writebacks
system.cpu1.dcache.writebacks::total            20085                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       104145                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       104145                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       104145                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       104145                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       104145                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       104145                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        74263                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        74263                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        74263                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        74263                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        74263                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        74263                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7244818610                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7244818610                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7244818610                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7244818610                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7244818610                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7244818610                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007475                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007475                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004357                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004357                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004357                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004357                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97556.234060                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97556.234060                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 97556.234060                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97556.234060                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 97556.234060                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97556.234060                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.981303                       # Cycle average of tags in use
system.cpu2.icache.total_refs               924237497                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1708387.240296                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.981303                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022406                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866957                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12771507                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12771507                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12771507                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12771507                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12771507                       # number of overall hits
system.cpu2.icache.overall_hits::total       12771507                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2869944                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2869944                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2869944                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2869944                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2869944                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2869944                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12771523                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12771523                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12771523                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12771523                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12771523                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12771523                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 179371.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 179371.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 179371.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 179371.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 179371.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 179371.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2534373                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2534373                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2534373                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2534373                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2534373                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2534373                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 181026.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 181026.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 181026.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 181026.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 181026.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 181026.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 47171                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               227481386                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 47427                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4796.453202                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   211.353525                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    44.646475                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.825600                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.174400                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18371355                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18371355                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4121962                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4121962                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9439                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9439                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9426                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9426                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     22493317                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22493317                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     22493317                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22493317                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       175432                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       175432                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       175432                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        175432                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       175432                       # number of overall misses
system.cpu2.dcache.overall_misses::total       175432                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20977373211                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20977373211                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20977373211                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20977373211                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20977373211                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20977373211                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18546787                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18546787                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4121962                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4121962                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9426                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9426                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     22668749                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22668749                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     22668749                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22668749                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009459                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009459                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007739                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007739                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007739                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007739                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 119575.523342                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 119575.523342                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 119575.523342                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 119575.523342                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 119575.523342                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 119575.523342                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9718                       # number of writebacks
system.cpu2.dcache.writebacks::total             9718                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       128261                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       128261                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       128261                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       128261                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       128261                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       128261                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        47171                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        47171                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        47171                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        47171                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        47171                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        47171                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4953813529                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4953813529                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4953813529                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4953813529                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4953813529                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4953813529                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002081                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002081                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002081                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002081                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105018.200356                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105018.200356                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 105018.200356                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 105018.200356                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 105018.200356                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 105018.200356                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
