{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 12:28:11 2011 " "Info: Processing started: Wed Nov 23 12:28:11 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADDA -c ADDA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADDA -c ADDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DA.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DA.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA " "Info: Found entity 1: DA" {  } { { "DA.v" "" { Text "E:/fpga_test/ADDA_restored/DA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIN.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SIN.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIN " "Info: Found entity 1: SIN" {  } { { "SIN.v" "" { Text "E:/fpga_test/ADDA_restored/SIN.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADDA.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ADDA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADDA " "Info: Found entity 1: ADDA" {  } { { "ADDA.bdf" "" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "AD AD.v(1) " "Warning (10238): Verilog Module Declaration warning at AD.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"AD\"" {  } { { "AD.v" "" { Text "E:/fpga_test/ADDA_restored/AD.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AD.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file AD.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD " "Info: Found entity 1: AD" {  } { { "AD.v" "" { Text "E:/fpga_test/ADDA_restored/AD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIGN.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SIGN.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGN " "Info: Found entity 1: SIGN" {  } { { "SIGN.v" "" { Text "E:/fpga_test/ADDA_restored/SIGN.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADDA " "Info: Elaborating entity \"ADDA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA DA:inst " "Info: Elaborating entity \"DA\" for hierarchy \"DA:inst\"" {  } { { "ADDA.bdf" "inst" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 168 736 864 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DA.v(14) " "Warning (10230): Verilog HDL assignment warning at DA.v(14): truncated value with size 32 to match size of target (9)" {  } { { "DA.v" "" { Text "E:/fpga_test/ADDA_restored/DA.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD AD:inst2 " "Info: Elaborating entity \"AD\" for hierarchy \"AD:inst2\"" {  } { { "ADDA.bdf" "inst2" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 520 752 936 616 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIN SIN:inst1 " "Info: Elaborating entity \"SIN\" for hierarchy \"SIN:inst1\"" {  } { { "ADDA.bdf" "inst1" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 264 1000 1216 400 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SIN:inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SIN:inst1\|altsyncram:altsyncram_component\"" {  } { { "SIN.v" "altsyncram_component" { Text "E:/fpga_test/ADDA_restored/SIN.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SIN:inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"SIN:inst1\|altsyncram:altsyncram_component\"" {  } { { "SIN.v" "" { Text "E:/fpga_test/ADDA_restored/SIN.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SIN:inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"SIN:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/fpga_test/ADDA_8/sin512.mif " "Info: Parameter \"init_file\" = \"E:/fpga_test/ADDA_8/sin512.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SIN.v" "" { Text "E:/fpga_test/ADDA_restored/SIN.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_um81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_um81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_um81 " "Info: Found entity 1: altsyncram_um81" {  } { { "db/altsyncram_um81.tdf" "" { Text "E:/fpga_test/ADDA_restored/db/altsyncram_um81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_um81 SIN:inst1\|altsyncram:altsyncram_component\|altsyncram_um81:auto_generated " "Info: Elaborating entity \"altsyncram_um81\" for hierarchy \"SIN:inst1\|altsyncram:altsyncram_component\|altsyncram_um81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGN SIGN:inst3 " "Info: Elaborating entity \"SIGN\" for hierarchy \"SIGN:inst3\"" {  } { { "ADDA.bdf" "inst3" { Schematic "E:/fpga_test/ADDA_restored/ADDA.bdf" { { 584 1136 1376 800 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_signaltap SIGN:inst3\|sld_signaltap:sld_signaltap_component " "Info: Elaborating entity \"sld_signaltap\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\"" {  } { { "SIGN.v" "sld_signaltap_component" { Text "E:/fpga_test/ADDA_restored/SIGN.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SIGN:inst3\|sld_signaltap:sld_signaltap_component " "Info: Elaborated megafunction instantiation \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\"" {  } { { "SIGN.v" "" { Text "E:/fpga_test/ADDA_restored/SIGN.v" 52 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SIGN:inst3\|sld_signaltap:sld_signaltap_component " "Info: Instantiated megafunction \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_advanced_trigger_entity basic,1, " "Info: Parameter \"sld_advanced_trigger_entity\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_data_bits 8 " "Info: Parameter \"sld_data_bits\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_data_bit_cntr_bits 4 " "Info: Parameter \"sld_data_bit_cntr_bits\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_enable_advanced_trigger 0 " "Info: Parameter \"sld_enable_advanced_trigger\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mem_address_bits 9 " "Info: Parameter \"sld_mem_address_bits\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_node_crc_bits 32 " "Info: Parameter \"sld_node_crc_bits\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_node_crc_hiword 15537 " "Info: Parameter \"sld_node_crc_hiword\" = \"15537\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_node_crc_loword 1671 " "Info: Parameter \"sld_node_crc_loword\" = \"1671\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_node_info 1076736 " "Info: Parameter \"sld_node_info\" = \"1076736\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ram_block_type Auto " "Info: Parameter \"sld_ram_block_type\" = \"Auto\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sample_depth 512 " "Info: Parameter \"sld_sample_depth\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_storage_qualifier_gap_record 0 " "Info: Parameter \"sld_storage_qualifier_gap_record\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_storage_qualifier_mode OFF " "Info: Parameter \"sld_storage_qualifier_mode\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_trigger_bits 1 " "Info: Parameter \"sld_trigger_bits\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_trigger_in_enabled 0 " "Info: Parameter \"sld_trigger_in_enabled\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_trigger_level 1 " "Info: Parameter \"sld_trigger_level\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_trigger_level_pipeline 1 " "Info: Parameter \"sld_trigger_level_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SIGN.v" "" { Text "E:/fpga_test/ADDA_restored/SIGN.v" 52 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_signaltap_impl SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body " "Info: Elaborating entity \"sld_signaltap_impl\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "sld_signaltap_body" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 398 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_ela_control SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control " "Info: Elaborating entity \"sld_ela_control\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "ela_control" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|LPM_SHIFTREG:trigger_config_deserialize " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|LPM_SHIFTREG:trigger_config_deserialize\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_ela_control.vhd" "trigger_config_deserialize" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_ela_control.vhd" 473 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_ela_basic_multi_level_trigger SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm " "Info: Elaborating entity \"sld_ela_basic_multi_level_trigger\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_ela_control.vhd" "\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_ela_control.vhd" 522 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|LPM_SHIFTREG:trigger_condition_deserialize " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|LPM_SHIFTREG:trigger_condition_deserialize\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_ela_control.vhd" "trigger_condition_deserialize" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_ela_control.vhd" 1176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mbpmg SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match " "Info: Elaborating entity \"sld_mbpmg\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_ela_control.vhd" "\\trigger_modules_gen:0:trigger_match" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_ela_control.vhd" 1227 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_sbpmg SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 " "Info: Elaborating entity \"sld_sbpmg\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mbpmg.vhd" "\\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mbpmg.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_ela_trigger_flow_mgr SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity " "Info: Elaborating entity \"sld_ela_trigger_flow_mgr\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_ela_control.vhd" "\\builtin:ela_trigger_flow_mgr_entity" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_ela_control.vhd" 925 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|LPM_SHIFTREG:trigger_config_deserialize " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|LPM_SHIFTREG:trigger_config_deserialize\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" "trigger_config_deserialize" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_buffer_manager SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst " "Info: Elaborating entity \"sld_buffer_manager\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "sld_buffer_manager_inst" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1287 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|LPM_SHIFTREG:segment_offset_config_deserialize " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|LPM_SHIFTREG:segment_offset_config_deserialize\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "segment_offset_config_deserialize" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1331 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "\\stp_non_zero_ram_gen:stp_buffer_ram" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1431 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u1p3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u1p3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u1p3 " "Info: Found entity 1: altsyncram_u1p3" {  } { { "db/altsyncram_u1p3.tdf" "" { Text "E:/fpga_test/ADDA_restored/db/altsyncram_u1p3.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u1p3 SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_u1p3:auto_generated " "Info: Elaborating entity \"altsyncram_u1p3\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_u1p3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_abq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_abq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_abq1 " "Info: Found entity 1: altsyncram_abq1" {  } { { "db/altsyncram_abq1.tdf" "" { Text "E:/fpga_test/ADDA_restored/db/altsyncram_abq1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_abq1 SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_u1p3:auto_generated\|altsyncram_abq1:altsyncram1 " "Info: Elaborating entity \"altsyncram_abq1\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_u1p3:auto_generated\|altsyncram_abq1:altsyncram1\"" {  } { { "db/altsyncram_u1p3.tdf" "altsyncram1" { Text "E:/fpga_test/ADDA_restored/db/altsyncram_u1p3.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem " "Info: Elaborating entity \"altdpram\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1483 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_mux:mux " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_mux:mux\"" {  } { { "altdpram.tdf" "mux" { Text "c:/altera/90/quartus/libraries/megafunctions/altdpram.tdf" 372 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eoc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eoc " "Info: Found entity 1: mux_eoc" {  } { { "db/mux_eoc.tdf" "" { Text "E:/fpga_test/ADDA_restored/db/mux_eoc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_eoc SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_mux:mux\|mux_eoc:auto_generated " "Info: Elaborating entity \"mux_eoc\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_mux:mux\|mux_eoc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\"" {  } { { "altdpram.tdf" "wdecoder" { Text "c:/altera/90/quartus/libraries/megafunctions/altdpram.tdf" 375 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "E:/fpga_test/ADDA_restored/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rqf SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\|decode_rqf:auto_generated " "Info: Elaborating entity \"decode_rqf\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\|decode_rqf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_offload_buffer_mgr SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst " "Info: Elaborating entity \"sld_offload_buffer_mgr\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1538 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:\\adv_point_3_and_more:advance_pointer_counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:\\adv_point_3_and_more:advance_pointer_counter\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "\\adv_point_3_and_more:advance_pointer_counter" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 704 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dai.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_dai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dai " "Info: Found entity 1: cntr_dai" {  } { { "db/cntr_dai.tdf" "" { Text "E:/fpga_test/ADDA_restored/db/cntr_dai.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dai SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:\\adv_point_3_and_more:advance_pointer_counter\|cntr_dai:auto_generated " "Info: Elaborating entity \"cntr_dai\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:\\adv_point_3_and_more:advance_pointer_counter\|cntr_dai:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:read_pointer_counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:read_pointer_counter\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "read_pointer_counter" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 739 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v1j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v1j " "Info: Found entity 1: cntr_v1j" {  } { { "db/cntr_v1j.tdf" "" { Text "E:/fpga_test/ADDA_restored/db/cntr_v1j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v1j SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:read_pointer_counter\|cntr_v1j:auto_generated " "Info: Elaborating entity \"cntr_v1j\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:read_pointer_counter\|cntr_v1j:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_SHIFTREG:ram_data_shift_out " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_SHIFTREG:ram_data_shift_out\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "ram_data_shift_out" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 777 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_SHIFTREG:info_data_shift_out " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_SHIFTREG:info_data_shift_out\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "info_data_shift_out" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 814 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_advance_pointer_counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_advance_pointer_counter\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "status_advance_pointer_counter" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 838 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Info: Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "E:/fpga_test/ADDA_restored/db/cntr_1ci.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ci SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_advance_pointer_counter\|cntr_1ci:auto_generated " "Info: Elaborating entity \"cntr_1ci\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_advance_pointer_counter\|cntr_1ci:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info: Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "E:/fpga_test/ADDA_restored/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9cc SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_advance_pointer_counter\|cntr_1ci:auto_generated\|cmpr_9cc:cmpr2 " "Info: Elaborating entity \"cmpr_9cc\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_advance_pointer_counter\|cntr_1ci:auto_generated\|cmpr_9cc:cmpr2\"" {  } { { "db/cntr_1ci.tdf" "cmpr2" { Text "E:/fpga_test/ADDA_restored/db/cntr_1ci.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_read_pointer_counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_read_pointer_counter\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "status_read_pointer_counter" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 894 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "E:/fpga_test/ADDA_restored/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gui SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_read_pointer_counter\|cntr_gui:auto_generated " "Info: Elaborating entity \"cntr_gui\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_read_pointer_counter\|cntr_gui:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "E:/fpga_test/ADDA_restored/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5cc SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_read_pointer_counter\|cntr_gui:auto_generated\|cmpr_5cc:cmpr2 " "Info: Elaborating entity \"cmpr_5cc\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_COUNTER:status_read_pointer_counter\|cntr_gui:auto_generated\|cmpr_5cc:cmpr2\"" {  } { { "db/cntr_gui.tdf" "cmpr2" { Text "E:/fpga_test/ADDA_restored/db/cntr_gui.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_SHIFTREG:status_data_shift_out " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|LPM_SHIFTREG:status_data_shift_out\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "status_data_shift_out" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 908 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "crc_rom_sr" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1589 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|LPM_SHIFTREG:status_register " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"SIGN:inst3\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|LPM_SHIFTREG:status_register\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" "status_register" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_signaltap.vhd" 1610 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 88 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "568 " "Info: Implemented 568 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "528 " "Info: Implemented 528 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 12:28:16 2011 " "Info: Processing ended: Wed Nov 23 12:28:16 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
