############################################################################
## 
##  Xilinx, Inc. 2006            www.xilinx.com 
##  Sun Jun 30 11:09:20 2013
##  Generated by MIG Version 3.8
##  
############################################################################
##  File name :       example_top.ucf
## 
##  Details :     Constraints file
##                    FPGA family:       virtex6
##                    FPGA:              xc6vlx240t-ff1156
##                    Speedgrade:        -1
##                    Design Entry:      VERILOG
##                    Design:            without Test bench
##                    No.Of Controllers: 1
##
############################################################################ 
############################################################################
# Timing constraints                                                        #
############################################################################



# Constrain BUFR clocks used to synchronize data from IOB to fabric logic
# Note that ISE cannot infer this from other PERIOD constraints because
# of the use of OSERDES blocks in the BUFR clock generation path
NET "DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[?]" TNM_NET = "TNM_DDR3_SDRAM_clk_rsync";
TIMESPEC "TS_DDR3_SDRAM_clk_rsync" = PERIOD "TNM_DDR3_SDRAM_clk_rsync" 5 ns;

# Paths between DQ/DQS ISERDES.Q outputs and CLB flops clocked by falling
# edge of BUFR will by design only be used if DYNCLKDIVSEL is asserted for
# that particular flop. Mark this path as being a full-cycle, rather than
# a half cycle path for timing purposes. NOTE: This constraint forces full-
# cycle timing to be applied globally for all rising->falling edge paths
# in all resynchronizaton clock domains. If the user had modified the logic
# in the resync clock domain such that other rising->falling edge paths
# exist, then constraint below should be modified to utilize pattern
# matching to specific affect only the DQ/DQS ISERDES.Q outputs
TIMEGRP "TG_DDR3_SDRAM_clk_rsync_rise" = RISING  "TNM_DDR3_SDRAM_clk_rsync";
TIMEGRP "TG_DDR3_SDRAM_clk_rsync_fall" = FALLING "TNM_DDR3_SDRAM_clk_rsync";
TIMESPEC "TS_DDR3_SDRAM_clk_rsync_rise_to_fall" =
  FROM "TG_DDR3_SDRAM_clk_rsync_rise" TO "TG_DDR3_SDRAM_clk_rsync_fall" 5000.0 ps;

# Signal to select between controller and physical layer signals. Four divided by two clock
# cycles (4 memory clock cycles) are provided by design for the signal to settle down.
# Used only by the phy modules.
INST "DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel" TNM = "TNM_DDR3_SDRAM_PHY_INIT_SEL";
TIMESPEC "TS_DDR3_SDRAM_MC_PHY_INIT_SEL" = FROM "TNM_DDR3_SDRAM_PHY_INIT_SEL" TO FFS = 10000.0 ps;
############################################################################
########################################################################
# Controller 0
# Memory Device: DDR3_SDRAM->Components->MT41J64M16XX-15E
# Supported Part Numbers: MT41J64M16LA-15E

# Data Width:     8
# Frequency:      400
# Time Period:      2500
# Data Mask:     1
########################################################################


################################################################################
# I/O STANDARDS
################################################################################

NET  "ddr_dq[*]"                               IOSTANDARD = SSTL15_T_DCI;
NET  "ddr_addr[*]"                             IOSTANDARD = SSTL15;
NET  "ddr_ba[*]"                               IOSTANDARD = SSTL15;
NET  "ddr_ras_n"                               IOSTANDARD = SSTL15;
NET  "ddr_cas_n"                               IOSTANDARD = SSTL15;
NET  "ddr_we_n"                                IOSTANDARD = SSTL15;
NET  "ddr_reset_n"                             IOSTANDARD = LVCMOS15;
NET  "ddr_cke[*]"                              IOSTANDARD = SSTL15;
NET  "ddr_odt[*]"                              IOSTANDARD = SSTL15;
NET  "ddr_cs_n[*]"                             IOSTANDARD = SSTL15;
NET  "ddr_dm[*]"                               IOSTANDARD = SSTL15;
NET  "ddr_dqs_p[*]"                            IOSTANDARD = DIFF_SSTL15_T_DCI;
NET  "ddr_dqs_n[*]"                            IOSTANDARD = DIFF_SSTL15_T_DCI;
NET  "ddr_ck_p[*]"                             IOSTANDARD = DIFF_SSTL15;
NET  "ddr_ck_n[*]"                             IOSTANDARD = DIFF_SSTL15;




###############################################################################
#DCI_CASCADING
#Syntax : CONFIG DCI_CASCADE = "<master> <slave1> <slave2> ..";
###############################################################################
CONFIG DCI_CASCADE = "36 35";


##################################################################################
# Location Constraints
##################################################################################
NET  "ddr_dq[0]"                                LOC = "J11" ;          #Bank 35
NET  "ddr_dq[1]"                                LOC = "E13" ;          #Bank 35
NET  "ddr_dq[2]"                                LOC = "F13" ;          #Bank 35
NET  "ddr_dq[3]"                                LOC = "K11" ;          #Bank 35
NET  "ddr_dq[4]"                                LOC = "L11" ;          #Bank 35
NET  "ddr_dq[5]"                                LOC = "K13" ;          #Bank 35
NET  "ddr_dq[6]"                                LOC = "K12" ;          #Bank 35
NET  "ddr_dq[7]"                                LOC = "D11" ;          #Bank 35
NET  "ddr_addr[12]"                             LOC = "H15" ;          #Bank 36
NET  "ddr_addr[11]"                             LOC = "M15" ;          #Bank 36
NET  "ddr_addr[10]"                             LOC = "M16" ;          #Bank 36
NET  "ddr_addr[9]"                              LOC = "F15" ;          #Bank 36
NET  "ddr_addr[8]"                              LOC = "G15" ;          #Bank 36
NET  "ddr_addr[7]"                              LOC = "B15" ;          #Bank 36
NET  "ddr_addr[6]"                              LOC = "A15" ;          #Bank 36
NET  "ddr_addr[5]"                              LOC = "J17" ;          #Bank 36
NET  "ddr_addr[4]"                              LOC = "D16" ;          #Bank 36
NET  "ddr_addr[3]"                              LOC = "E16" ;          #Bank 36
NET  "ddr_addr[2]"                              LOC = "B16" ;          #Bank 36
NET  "ddr_addr[1]"                              LOC = "A16" ;          #Bank 36
NET  "ddr_addr[0]"                              LOC = "L14" ;          #Bank 36
NET  "ddr_ba[2]"                                LOC = "L15" ;          #Bank 36
NET  "ddr_ba[1]"                                LOC = "J19" ;          #Bank 36
NET  "ddr_ba[0]"                                LOC = "K19" ;          #Bank 36
NET  "ddr_ras_n"                                LOC = "L19" ;          #Bank 36
NET  "ddr_cas_n"                                LOC = "C17" ;          #Bank 36
NET  "ddr_we_n"                                 LOC = "B17" ;          #Bank 36
NET  "ddr_reset_n"                              LOC = "E18" ;          #Bank 36
NET  "ddr_cke[0]"                               LOC = "M18" ;          #Bank 36
NET  "ddr_odt[0]"                               LOC = "F18" ;          #Bank 36
NET  "ddr_cs_n[0]"                              LOC = "K18" ;          #Bank 36
NET  "ddr_dm[0]"                                LOC = "E11" ;          #Bank 35
NET  "ddr_dqs_p[0]"                             LOC = "D12" ;          #Bank 35
NET  "ddr_dqs_n[0]"                             LOC = "E12" ;          #Bank 35
NET  "ddr_ck_p[0]"                              LOC = "G18" ;          #Bank 36
NET  "ddr_ck_n[0]"                              LOC = "H18" ;          #Bank 36


##################################################################################################
##The following locations must be reserved and cannot be used for external I/O because          ##
##the I/O elements associated with these sites (IODELAY, OSERDES, and associated routing)       ##
##are used to generate and route the clocks necessary for read data capture and synchronization ##
##to the core clock domain. These pins should not be routed out on the user's PCB               ##
##################################################################################################

##################################################################################################
##The logic of this pin is used internally to drive a BUFR in the column. This chosen pin must  ##
##be a clock pin capable of spanning to all of the banks containing data bytes in the particular##
##column. That is, all byte groups must be within +/- 1 bank of this pin. This pin cannot be    ##
##used for other functions and should not be connected externally. If a different pin is chosen,##
##he corresponding LOC constraint must also be changed.                                         ##
##################################################################################################

CONFIG PROHIBIT = M12;

######################################################################################
##Place RSYNC OSERDES and IODELAY:                                                  ##
######################################################################################

##Site: M12 -- Bank 35
INST "DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_oserdes_rsync"
  LOC = "OLOGIC_X2Y139";
INST "DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_odelay_rsync"
  LOC = "IODELAY_X2Y139";

INST "DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync"
  LOC = "BUFR_X2Y6";

##################################################################################################
##The logic of this pin is used internally to drive a BUFIO for the byte group. Any clock       ##
##capable pin in the same bank as the data byte group (DQS, DQ, DM if used) can be used for     ##
##this pin. This pin cannot be used for other functions and should not be connected externally. ##
##If a different pin is chosen, the corresponding LOC constraint must also be changed.          ##
##################################################################################################

CONFIG PROHIBIT = C13;

######################################################################################
##Place CPT OSERDES and IODELAY:                                                    ##
######################################################################################

##Site: C13 -- Bank 35
INST "DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_oserdes_cpt"
  LOC = "OLOGIC_X2Y137";
INST "DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_odelay_cpt"
  LOC = "IODELAY_X2Y137";


######################################################################################
## MMCM_ADV CONSTRAINTS                                                             ##
######################################################################################


#########################################################################
# TIG iodelay_ctrl_rdy_o synchronzier to "clk" clk domain              
#########################################################################
INST "DDR3_SDRAM/u_synch_to_clk/synch_d1*" TNM="TNM_TIG_DDR3_SDRAM_IODELAY_CTRL_RDY_O_SYNCH";
TIMESPEC "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RDY_O_SYNCH" = FROM FFS TO "TNM_TIG_DDR3_SDRAM_IODELAY_CTRL_RDY_O_SYNCH" TIG;

#########################################################################
# TIG aresetn synchronzier to "clk_ref" clk domain              
#########################################################################
INST "DDR3_SDRAM/IODELAY_CTRL.u_synch_to_clk_ref/synch_d1*" TNM="TNM_TIG_DDR3_SDRAM_IODELAY_CTRL_RST_SYNCH";
TIMESPEC "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RST_SYNCH" = FROM FFS TO "TNM_TIG_DDR3_SDRAM_IODELAY_CTRL_RST_SYNCH" TIG;
