GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\accTempRegs.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\alu.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\clkDiv.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\clockReset.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuMicrocycle.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v'
Undeclared symbol 'regWe', assumed default net type 'wire'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":109)
Undeclared symbol 'decoderUseImm', assumed default net type 'wire'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":116)
Undeclared symbol 'regSrcSel', assumed default net type 'wire'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":117)
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTopWith7seg.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\debounce.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\decoderWithCc.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\drv7seg.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\io.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\mux7seg.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\pc.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\ram.v.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\registerFile.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\rom.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\stack.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\toggle.v'
Compiling module 'cpuTopWith7seg'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTopWith7seg.v":1)
Compiling module 'clkDiv'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\clkDiv.v":1)
Compiling module 'toggle'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\toggle.v":1)
Compiling module 'debounce'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\debounce.v":1)
Compiling module 'cpuTop'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":1)
Compiling module 'clockReset'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\clockReset.v":1)
Compiling module 'pc'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\pc.v":1)
Compiling module 'rom'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\rom.v":1)
Extracting RAM for identifier 'romMem'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\rom.v":16)
Compiling module 'decoderWithCc'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\decoderWithCc.v":1)
Compiling module 'accTempRegs'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\accTempRegs.v":1)
Compiling module 'alu'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\alu.v":4)
Compiling module 'registerFile'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\registerFile.v":1)
Compiling module 'stack'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\stack.v":1)
Compiling module 'drv7seg'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\drv7seg.v":1)
Compiling module 'mux7seg'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\mux7seg.v":1)
NOTE  (EX0101) : Current top module is "cpuTopWith7seg"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "accTempRegs" instantiated to "uAccTemp" is swept in optimizing("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":134)
WARN  (NL0002) : The module "alu" instantiated to "uAlu" is swept in optimizing("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":147)
WARN  (NL0002) : The module "decoderWithCc" instantiated to "uDecoder" is swept in optimizing("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":122)
WARN  (NL0002) : The module "registerFile" instantiated to "uRegisters" is swept in optimizing("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":172)
WARN  (NL0002) : The module "rom" instantiated to "uRom" is swept in optimizing("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":90)
WARN  (NL0002) : The module "stack" instantiated to "uStack" is swept in optimizing("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":185)
WARN  (NL0002) : The module "drv7seg" instantiated to "uDrvA" is swept in optimizing("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTopWith7seg.v":144)
WARN  (NL0002) : The module "drv7seg" instantiated to "uDrvB" is swept in optimizing("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTopWith7seg.v":145)
WARN  (NL0002) : The module "drv7seg" instantiated to "uDrvC" is swept in optimizing("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTopWith7seg.v":146)
WARN  (NL0002) : The module "drv7seg" instantiated to "uDrvD" is swept in optimizing("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTopWith7seg.v":147)
[95%] Generate netlist file "F:\@Tanuki_Bayashin\FPGA\TB4004\impl\gwsynthesis\TB4004.vg" completed
[100%] Generate report file "F:\@Tanuki_Bayashin\FPGA\TB4004\impl\gwsynthesis\TB4004_syn.rpt.html" completed
GowinSynthesis finish
