<stg><name>gramschmidt_Pipeline_VITIS_LOOP_20_4</name>


<trans_list>

<trans id="1001" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %bitcast_ln23_39_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_39

]]></Node>
<StgValue><ssdm name="bitcast_ln23_39_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %bitcast_ln23_37_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_37

]]></Node>
<StgValue><ssdm name="bitcast_ln23_37_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %bitcast_ln23_35_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_35

]]></Node>
<StgValue><ssdm name="bitcast_ln23_35_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %bitcast_ln23_33_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_33

]]></Node>
<StgValue><ssdm name="bitcast_ln23_33_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %bitcast_ln23_31_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_31

]]></Node>
<StgValue><ssdm name="bitcast_ln23_31_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %bitcast_ln23_29_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_29

]]></Node>
<StgValue><ssdm name="bitcast_ln23_29_read"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %bitcast_ln23_27_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_27

]]></Node>
<StgValue><ssdm name="bitcast_ln23_27_read"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %bitcast_ln23_25_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_25

]]></Node>
<StgValue><ssdm name="bitcast_ln23_25_read"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %bitcast_ln23_23_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_23

]]></Node>
<StgValue><ssdm name="bitcast_ln23_23_read"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %bitcast_ln23_21_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_21

]]></Node>
<StgValue><ssdm name="bitcast_ln23_21_read"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %bitcast_ln23_19_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_19

]]></Node>
<StgValue><ssdm name="bitcast_ln23_19_read"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %bitcast_ln23_17_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_17

]]></Node>
<StgValue><ssdm name="bitcast_ln23_17_read"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:15 %bitcast_ln23_15_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_15

]]></Node>
<StgValue><ssdm name="bitcast_ln23_15_read"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:16 %bitcast_ln23_13_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_13

]]></Node>
<StgValue><ssdm name="bitcast_ln23_13_read"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %bitcast_ln23_11_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_11

]]></Node>
<StgValue><ssdm name="bitcast_ln23_11_read"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:18 %bitcast_ln23_9_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_9

]]></Node>
<StgValue><ssdm name="bitcast_ln23_9_read"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:19 %bitcast_ln23_7_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_7

]]></Node>
<StgValue><ssdm name="bitcast_ln23_7_read"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:20 %bitcast_ln23_5_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_5

]]></Node>
<StgValue><ssdm name="bitcast_ln23_5_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:21 %bitcast_ln23_3_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_3

]]></Node>
<StgValue><ssdm name="bitcast_ln23_3_read"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:22 %bitcast_ln23_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bitcast_ln23_1

]]></Node>
<StgValue><ssdm name="bitcast_ln23_1_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:23 %sub_ln17_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub_ln17

]]></Node>
<StgValue><ssdm name="sub_ln17_read"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:24 %zext_ln20_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln20_1

]]></Node>
<StgValue><ssdm name="zext_ln20_1_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i5 %zext_ln20_1_read, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:26 %br_ln0 = br void %VITIS_LOOP_22_5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_5:0 %j_1 = load i5 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_22_5:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_22_5:2 %icmp_ln20 = icmp_ult  i5 %j_1, i5 30

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5:3 %br_ln20 = br i1 %icmp_ln20, void %for.inc86.loopexit.exitStub, void %VITIS_LOOP_22_5.split

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_22_5.split:0 %j_cast1 = zext i5 %j_1

]]></Node>
<StgValue><ssdm name="j_cast1"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:6 %A_addr = getelementptr i64 %A, i64 0, i64 %j_cast1

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:73 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_22_5.split:235 %add_ln20 = add i5 %j_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:236 %store_ln20 = store i5 %add_ln20, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="167" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:73 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:74 %bitcast_ln23_2 = bitcast i64 %A_load

]]></Node>
<StgValue><ssdm name="bitcast_ln23_2"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:75 %mul1 = dmul i64 %bitcast_ln23_1_read, i64 %bitcast_ln23_2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="170" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:75 %mul1 = dmul i64 %bitcast_ln23_1_read, i64 %bitcast_ln23_2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="5">
<![CDATA[
VITIS_LOOP_22_5.split:3 %zext_ln23_2 = zext i5 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_22_5.split:7 %add_ln23 = add i6 %zext_ln23_2, i6 30

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_22_5.split:8 %zext_ln23_5 = zext i6 %add_ln23

]]></Node>
<StgValue><ssdm name="zext_ln23_5"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:9 %A_addr_1 = getelementptr i64 %A, i64 0, i64 %zext_ln23_5

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:75 %mul1 = dmul i64 %bitcast_ln23_1_read, i64 %bitcast_ln23_2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:77 %A_load_1 = load i10 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="177" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:75 %mul1 = dmul i64 %bitcast_ln23_1_read, i64 %bitcast_ln23_2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:77 %A_load_1 = load i10 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="179" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:75 %mul1 = dmul i64 %bitcast_ln23_1_read, i64 %bitcast_ln23_2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:78 %bitcast_ln23_4 = bitcast i64 %A_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln23_4"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:79 %mul1_1 = dmul i64 %bitcast_ln23_3_read, i64 %bitcast_ln23_4

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="182" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:76 %add = dadd i64 %mul1, i64 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:79 %mul1_1 = dmul i64 %bitcast_ln23_3_read, i64 %bitcast_ln23_4

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="184" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:76 %add = dadd i64 %mul1, i64 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:79 %mul1_1 = dmul i64 %bitcast_ln23_3_read, i64 %bitcast_ln23_4

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="186" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:76 %add = dadd i64 %mul1, i64 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:79 %mul1_1 = dmul i64 %bitcast_ln23_3_read, i64 %bitcast_ln23_4

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="740" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0">
<![CDATA[
for.inc86.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="5">
<![CDATA[
VITIS_LOOP_22_5.split:4 %zext_ln23_3 = zext i5 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln23_3"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_22_5.split:10 %add_ln23_1 = add i7 %zext_ln23_3, i7 60

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_22_5.split:11 %zext_ln23_6 = zext i7 %add_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln23_6"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:12 %A_addr_2 = getelementptr i64 %A, i64 0, i64 %zext_ln23_6

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_22_5.split:13 %add_ln23_2 = add i7 %zext_ln23_3, i7 90

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_22_5.split:14 %zext_ln23_7 = zext i7 %add_ln23_2

]]></Node>
<StgValue><ssdm name="zext_ln23_7"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:15 %A_addr_3 = getelementptr i64 %A, i64 0, i64 %zext_ln23_7

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:76 %add = dadd i64 %mul1, i64 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:79 %mul1_1 = dmul i64 %bitcast_ln23_3_read, i64 %bitcast_ln23_4

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:81 %A_load_2 = load i10 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:85 %A_load_3 = load i10 %A_addr_3

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="5">
<![CDATA[
VITIS_LOOP_22_5.split:5 %zext_ln23_4 = zext i5 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln23_4"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_22_5.split:16 %add_ln23_3 = add i8 %zext_ln23_4, i8 120

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_22_5.split:17 %zext_ln23_8 = zext i8 %add_ln23_3

]]></Node>
<StgValue><ssdm name="zext_ln23_8"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:18 %A_addr_4 = getelementptr i64 %A, i64 0, i64 %zext_ln23_8

]]></Node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_22_5.split:19 %add_ln23_4 = add i8 %zext_ln23_4, i8 150

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_22_5.split:20 %zext_ln23_9 = zext i8 %add_ln23_4

]]></Node>
<StgValue><ssdm name="zext_ln23_9"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:21 %A_addr_5 = getelementptr i64 %A, i64 0, i64 %zext_ln23_9

]]></Node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:76 %add = dadd i64 %mul1, i64 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:81 %A_load_2 = load i10 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:85 %A_load_3 = load i10 %A_addr_3

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:89 %A_load_4 = load i10 %A_addr_4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:93 %A_load_5 = load i10 %A_addr_5

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="211" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_22_5.split:22 %add_ln23_5 = add i8 %zext_ln23_4, i8 180

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_22_5.split:23 %zext_ln23_10 = zext i8 %add_ln23_5

]]></Node>
<StgValue><ssdm name="zext_ln23_10"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:24 %A_addr_6 = getelementptr i64 %A, i64 0, i64 %zext_ln23_10

]]></Node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_22_5.split:25 %add_ln23_6 = add i7 %zext_ln23_3, i7 82

]]></Node>
<StgValue><ssdm name="add_ln23_6"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_22_5.split:26 %sext_ln23 = sext i7 %add_ln23_6

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_22_5.split:27 %zext_ln23_11 = zext i8 %sext_ln23

]]></Node>
<StgValue><ssdm name="zext_ln23_11"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:28 %A_addr_7 = getelementptr i64 %A, i64 0, i64 %zext_ln23_11

]]></Node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:80 %add_1 = dadd i64 %add, i64 %mul1_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:82 %bitcast_ln23_6 = bitcast i64 %A_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln23_6"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:83 %mul1_2 = dmul i64 %bitcast_ln23_5_read, i64 %bitcast_ln23_6

]]></Node>
<StgValue><ssdm name="mul1_2"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:86 %bitcast_ln23_8 = bitcast i64 %A_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln23_8"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:87 %mul1_3 = dmul i64 %bitcast_ln23_7_read, i64 %bitcast_ln23_8

]]></Node>
<StgValue><ssdm name="mul1_3"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:89 %A_load_4 = load i10 %A_addr_4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:93 %A_load_5 = load i10 %A_addr_5

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:97 %A_load_6 = load i10 %A_addr_6

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:101 %A_load_7 = load i10 %A_addr_7

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="5">
<![CDATA[
VITIS_LOOP_22_5.split:2 %zext_ln23_1 = zext i5 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_22_5.split:29 %add_ln23_7 = add i9 %zext_ln23_1, i9 240

]]></Node>
<StgValue><ssdm name="add_ln23_7"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_22_5.split:30 %zext_ln23_12 = zext i9 %add_ln23_7

]]></Node>
<StgValue><ssdm name="zext_ln23_12"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:31 %A_addr_8 = getelementptr i64 %A, i64 0, i64 %zext_ln23_12

]]></Node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_22_5.split:32 %add_ln23_8 = add i9 %zext_ln23_1, i9 270

]]></Node>
<StgValue><ssdm name="add_ln23_8"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_22_5.split:33 %zext_ln23_13 = zext i9 %add_ln23_8

]]></Node>
<StgValue><ssdm name="zext_ln23_13"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:34 %A_addr_9 = getelementptr i64 %A, i64 0, i64 %zext_ln23_13

]]></Node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:80 %add_1 = dadd i64 %add, i64 %mul1_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:83 %mul1_2 = dmul i64 %bitcast_ln23_5_read, i64 %bitcast_ln23_6

]]></Node>
<StgValue><ssdm name="mul1_2"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:87 %mul1_3 = dmul i64 %bitcast_ln23_7_read, i64 %bitcast_ln23_8

]]></Node>
<StgValue><ssdm name="mul1_3"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:90 %bitcast_ln23_10 = bitcast i64 %A_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln23_10"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:91 %mul1_4 = dmul i64 %bitcast_ln23_9_read, i64 %bitcast_ln23_10

]]></Node>
<StgValue><ssdm name="mul1_4"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:94 %bitcast_ln23_12 = bitcast i64 %A_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln23_12"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:95 %mul1_5 = dmul i64 %bitcast_ln23_11_read, i64 %bitcast_ln23_12

]]></Node>
<StgValue><ssdm name="mul1_5"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:97 %A_load_6 = load i10 %A_addr_6

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:101 %A_load_7 = load i10 %A_addr_7

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:105 %A_load_8 = load i10 %A_addr_8

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:109 %A_load_9 = load i10 %A_addr_9

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="245" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_22_5.split:35 %add_ln23_9 = add i9 %zext_ln23_1, i9 300

]]></Node>
<StgValue><ssdm name="add_ln23_9"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_22_5.split:36 %zext_ln23_14 = zext i9 %add_ln23_9

]]></Node>
<StgValue><ssdm name="zext_ln23_14"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:37 %A_addr_10 = getelementptr i64 %A, i64 0, i64 %zext_ln23_14

]]></Node>
<StgValue><ssdm name="A_addr_10"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_22_5.split:38 %add_ln23_10 = add i9 %zext_ln23_1, i9 330

]]></Node>
<StgValue><ssdm name="add_ln23_10"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_22_5.split:39 %zext_ln23_15 = zext i9 %add_ln23_10

]]></Node>
<StgValue><ssdm name="zext_ln23_15"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:40 %A_addr_11 = getelementptr i64 %A, i64 0, i64 %zext_ln23_15

]]></Node>
<StgValue><ssdm name="A_addr_11"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:80 %add_1 = dadd i64 %add, i64 %mul1_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:83 %mul1_2 = dmul i64 %bitcast_ln23_5_read, i64 %bitcast_ln23_6

]]></Node>
<StgValue><ssdm name="mul1_2"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:87 %mul1_3 = dmul i64 %bitcast_ln23_7_read, i64 %bitcast_ln23_8

]]></Node>
<StgValue><ssdm name="mul1_3"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:91 %mul1_4 = dmul i64 %bitcast_ln23_9_read, i64 %bitcast_ln23_10

]]></Node>
<StgValue><ssdm name="mul1_4"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:95 %mul1_5 = dmul i64 %bitcast_ln23_11_read, i64 %bitcast_ln23_12

]]></Node>
<StgValue><ssdm name="mul1_5"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:98 %bitcast_ln23_14 = bitcast i64 %A_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln23_14"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:99 %mul1_6 = dmul i64 %bitcast_ln23_13_read, i64 %bitcast_ln23_14

]]></Node>
<StgValue><ssdm name="mul1_6"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:102 %bitcast_ln23_16 = bitcast i64 %A_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln23_16"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:103 %mul1_7 = dmul i64 %bitcast_ln23_15_read, i64 %bitcast_ln23_16

]]></Node>
<StgValue><ssdm name="mul1_7"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:105 %A_load_8 = load i10 %A_addr_8

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:109 %A_load_9 = load i10 %A_addr_9

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:113 %A_load_10 = load i10 %A_addr_10

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:117 %A_load_11 = load i10 %A_addr_11

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="264" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_22_5.split:41 %add_ln23_11 = add i9 %zext_ln23_1, i9 360

]]></Node>
<StgValue><ssdm name="add_ln23_11"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_22_5.split:42 %zext_ln23_16 = zext i9 %add_ln23_11

]]></Node>
<StgValue><ssdm name="zext_ln23_16"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:43 %A_addr_12 = getelementptr i64 %A, i64 0, i64 %zext_ln23_16

]]></Node>
<StgValue><ssdm name="A_addr_12"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_22_5.split:44 %add_ln23_12 = add i8 %zext_ln23_4, i8 134

]]></Node>
<StgValue><ssdm name="add_ln23_12"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_22_5.split:45 %sext_ln23_1 = sext i8 %add_ln23_12

]]></Node>
<StgValue><ssdm name="sext_ln23_1"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_22_5.split:46 %zext_ln23_17 = zext i9 %sext_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln23_17"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:47 %A_addr_13 = getelementptr i64 %A, i64 0, i64 %zext_ln23_17

]]></Node>
<StgValue><ssdm name="A_addr_13"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:80 %add_1 = dadd i64 %add, i64 %mul1_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:83 %mul1_2 = dmul i64 %bitcast_ln23_5_read, i64 %bitcast_ln23_6

]]></Node>
<StgValue><ssdm name="mul1_2"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:87 %mul1_3 = dmul i64 %bitcast_ln23_7_read, i64 %bitcast_ln23_8

]]></Node>
<StgValue><ssdm name="mul1_3"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:91 %mul1_4 = dmul i64 %bitcast_ln23_9_read, i64 %bitcast_ln23_10

]]></Node>
<StgValue><ssdm name="mul1_4"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:95 %mul1_5 = dmul i64 %bitcast_ln23_11_read, i64 %bitcast_ln23_12

]]></Node>
<StgValue><ssdm name="mul1_5"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:99 %mul1_6 = dmul i64 %bitcast_ln23_13_read, i64 %bitcast_ln23_14

]]></Node>
<StgValue><ssdm name="mul1_6"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:103 %mul1_7 = dmul i64 %bitcast_ln23_15_read, i64 %bitcast_ln23_16

]]></Node>
<StgValue><ssdm name="mul1_7"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:106 %bitcast_ln23_18 = bitcast i64 %A_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln23_18"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:107 %mul1_8 = dmul i64 %bitcast_ln23_17_read, i64 %bitcast_ln23_18

]]></Node>
<StgValue><ssdm name="mul1_8"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:110 %bitcast_ln23_20 = bitcast i64 %A_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln23_20"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:111 %mul1_9 = dmul i64 %bitcast_ln23_19_read, i64 %bitcast_ln23_20

]]></Node>
<StgValue><ssdm name="mul1_9"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:113 %A_load_10 = load i10 %A_addr_10

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:117 %A_load_11 = load i10 %A_addr_11

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:121 %A_load_12 = load i10 %A_addr_12

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:125 %A_load_13 = load i10 %A_addr_13

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="286" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_22_5.split:48 %add_ln23_13 = add i8 %zext_ln23_4, i8 164

]]></Node>
<StgValue><ssdm name="add_ln23_13"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_22_5.split:49 %sext_ln23_2 = sext i8 %add_ln23_13

]]></Node>
<StgValue><ssdm name="sext_ln23_2"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_22_5.split:50 %zext_ln23_18 = zext i9 %sext_ln23_2

]]></Node>
<StgValue><ssdm name="zext_ln23_18"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:51 %A_addr_14 = getelementptr i64 %A, i64 0, i64 %zext_ln23_18

]]></Node>
<StgValue><ssdm name="A_addr_14"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_22_5.split:52 %add_ln23_14 = add i7 %zext_ln23_3, i7 66

]]></Node>
<StgValue><ssdm name="add_ln23_14"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_22_5.split:53 %sext_ln23_3 = sext i7 %add_ln23_14

]]></Node>
<StgValue><ssdm name="sext_ln23_3"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_22_5.split:54 %zext_ln23_19 = zext i9 %sext_ln23_3

]]></Node>
<StgValue><ssdm name="zext_ln23_19"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:55 %A_addr_15 = getelementptr i64 %A, i64 0, i64 %zext_ln23_19

]]></Node>
<StgValue><ssdm name="A_addr_15"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:80 %add_1 = dadd i64 %add, i64 %mul1_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:83 %mul1_2 = dmul i64 %bitcast_ln23_5_read, i64 %bitcast_ln23_6

]]></Node>
<StgValue><ssdm name="mul1_2"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:87 %mul1_3 = dmul i64 %bitcast_ln23_7_read, i64 %bitcast_ln23_8

]]></Node>
<StgValue><ssdm name="mul1_3"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:91 %mul1_4 = dmul i64 %bitcast_ln23_9_read, i64 %bitcast_ln23_10

]]></Node>
<StgValue><ssdm name="mul1_4"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:95 %mul1_5 = dmul i64 %bitcast_ln23_11_read, i64 %bitcast_ln23_12

]]></Node>
<StgValue><ssdm name="mul1_5"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:99 %mul1_6 = dmul i64 %bitcast_ln23_13_read, i64 %bitcast_ln23_14

]]></Node>
<StgValue><ssdm name="mul1_6"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:103 %mul1_7 = dmul i64 %bitcast_ln23_15_read, i64 %bitcast_ln23_16

]]></Node>
<StgValue><ssdm name="mul1_7"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:107 %mul1_8 = dmul i64 %bitcast_ln23_17_read, i64 %bitcast_ln23_18

]]></Node>
<StgValue><ssdm name="mul1_8"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:111 %mul1_9 = dmul i64 %bitcast_ln23_19_read, i64 %bitcast_ln23_20

]]></Node>
<StgValue><ssdm name="mul1_9"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:114 %bitcast_ln23_22 = bitcast i64 %A_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln23_22"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:115 %mul1_s = dmul i64 %bitcast_ln23_21_read, i64 %bitcast_ln23_22

]]></Node>
<StgValue><ssdm name="mul1_s"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:118 %bitcast_ln23_24 = bitcast i64 %A_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln23_24"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:119 %mul1_10 = dmul i64 %bitcast_ln23_23_read, i64 %bitcast_ln23_24

]]></Node>
<StgValue><ssdm name="mul1_10"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:121 %A_load_12 = load i10 %A_addr_12

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:125 %A_load_13 = load i10 %A_addr_13

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:129 %A_load_14 = load i10 %A_addr_14

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:133 %A_load_15 = load i10 %A_addr_15

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="5">
<![CDATA[
VITIS_LOOP_22_5.split:1 %zext_ln23 = zext i5 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
VITIS_LOOP_22_5.split:56 %add_ln23_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %j_1

]]></Node>
<StgValue><ssdm name="add_ln23_s"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_22_5.split:57 %sext_ln23_4 = sext i6 %add_ln23_s

]]></Node>
<StgValue><ssdm name="sext_ln23_4"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_22_5.split:58 %zext_ln23_20 = zext i9 %sext_ln23_4

]]></Node>
<StgValue><ssdm name="zext_ln23_20"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:59 %A_addr_16 = getelementptr i64 %A, i64 0, i64 %zext_ln23_20

]]></Node>
<StgValue><ssdm name="A_addr_16"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:60 %add_ln23_15 = add i10 %zext_ln23, i10 510

]]></Node>
<StgValue><ssdm name="add_ln23_15"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:61 %zext_ln23_21 = zext i10 %add_ln23_15

]]></Node>
<StgValue><ssdm name="zext_ln23_21"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:62 %A_addr_17 = getelementptr i64 %A, i64 0, i64 %zext_ln23_21

]]></Node>
<StgValue><ssdm name="A_addr_17"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:84 %add_2 = dadd i64 %add_1, i64 %mul1_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="320" st_id="18" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:91 %mul1_4 = dmul i64 %bitcast_ln23_9_read, i64 %bitcast_ln23_10

]]></Node>
<StgValue><ssdm name="mul1_4"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:95 %mul1_5 = dmul i64 %bitcast_ln23_11_read, i64 %bitcast_ln23_12

]]></Node>
<StgValue><ssdm name="mul1_5"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:99 %mul1_6 = dmul i64 %bitcast_ln23_13_read, i64 %bitcast_ln23_14

]]></Node>
<StgValue><ssdm name="mul1_6"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:103 %mul1_7 = dmul i64 %bitcast_ln23_15_read, i64 %bitcast_ln23_16

]]></Node>
<StgValue><ssdm name="mul1_7"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:107 %mul1_8 = dmul i64 %bitcast_ln23_17_read, i64 %bitcast_ln23_18

]]></Node>
<StgValue><ssdm name="mul1_8"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:111 %mul1_9 = dmul i64 %bitcast_ln23_19_read, i64 %bitcast_ln23_20

]]></Node>
<StgValue><ssdm name="mul1_9"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:115 %mul1_s = dmul i64 %bitcast_ln23_21_read, i64 %bitcast_ln23_22

]]></Node>
<StgValue><ssdm name="mul1_s"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:119 %mul1_10 = dmul i64 %bitcast_ln23_23_read, i64 %bitcast_ln23_24

]]></Node>
<StgValue><ssdm name="mul1_10"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:122 %bitcast_ln23_26 = bitcast i64 %A_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln23_26"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:123 %mul1_11 = dmul i64 %bitcast_ln23_25_read, i64 %bitcast_ln23_26

]]></Node>
<StgValue><ssdm name="mul1_11"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:126 %bitcast_ln23_28 = bitcast i64 %A_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln23_28"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:127 %mul1_12 = dmul i64 %bitcast_ln23_27_read, i64 %bitcast_ln23_28

]]></Node>
<StgValue><ssdm name="mul1_12"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:129 %A_load_14 = load i10 %A_addr_14

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:133 %A_load_15 = load i10 %A_addr_15

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:137 %A_load_16 = load i10 %A_addr_16

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:141 %A_load_17 = load i10 %A_addr_17

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="336" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:63 %add_ln23_16 = add i10 %zext_ln23, i10 540

]]></Node>
<StgValue><ssdm name="add_ln23_16"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:64 %zext_ln23_22 = zext i10 %add_ln23_16

]]></Node>
<StgValue><ssdm name="zext_ln23_22"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:65 %A_addr_18 = getelementptr i64 %A, i64 0, i64 %zext_ln23_22

]]></Node>
<StgValue><ssdm name="A_addr_18"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:66 %add_ln23_17 = add i10 %zext_ln23, i10 570

]]></Node>
<StgValue><ssdm name="add_ln23_17"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:67 %zext_ln23_23 = zext i10 %add_ln23_17

]]></Node>
<StgValue><ssdm name="zext_ln23_23"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:68 %A_addr_19 = getelementptr i64 %A, i64 0, i64 %zext_ln23_23

]]></Node>
<StgValue><ssdm name="A_addr_19"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:69 %add_ln21 = add i10 %sub_ln17_read, i10 %zext_ln23

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:84 %add_2 = dadd i64 %add_1, i64 %mul1_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:99 %mul1_6 = dmul i64 %bitcast_ln23_13_read, i64 %bitcast_ln23_14

]]></Node>
<StgValue><ssdm name="mul1_6"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:103 %mul1_7 = dmul i64 %bitcast_ln23_15_read, i64 %bitcast_ln23_16

]]></Node>
<StgValue><ssdm name="mul1_7"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:107 %mul1_8 = dmul i64 %bitcast_ln23_17_read, i64 %bitcast_ln23_18

]]></Node>
<StgValue><ssdm name="mul1_8"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:111 %mul1_9 = dmul i64 %bitcast_ln23_19_read, i64 %bitcast_ln23_20

]]></Node>
<StgValue><ssdm name="mul1_9"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:115 %mul1_s = dmul i64 %bitcast_ln23_21_read, i64 %bitcast_ln23_22

]]></Node>
<StgValue><ssdm name="mul1_s"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:119 %mul1_10 = dmul i64 %bitcast_ln23_23_read, i64 %bitcast_ln23_24

]]></Node>
<StgValue><ssdm name="mul1_10"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:123 %mul1_11 = dmul i64 %bitcast_ln23_25_read, i64 %bitcast_ln23_26

]]></Node>
<StgValue><ssdm name="mul1_11"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:127 %mul1_12 = dmul i64 %bitcast_ln23_27_read, i64 %bitcast_ln23_28

]]></Node>
<StgValue><ssdm name="mul1_12"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:130 %bitcast_ln23_30 = bitcast i64 %A_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln23_30"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:131 %mul1_13 = dmul i64 %bitcast_ln23_29_read, i64 %bitcast_ln23_30

]]></Node>
<StgValue><ssdm name="mul1_13"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:134 %bitcast_ln23_32 = bitcast i64 %A_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln23_32"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:135 %mul1_14 = dmul i64 %bitcast_ln23_31_read, i64 %bitcast_ln23_32

]]></Node>
<StgValue><ssdm name="mul1_14"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:137 %A_load_16 = load i10 %A_addr_16

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:141 %A_load_17 = load i10 %A_addr_17

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:145 %A_load_18 = load i10 %A_addr_18

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:149 %A_load_19 = load i10 %A_addr_19

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="360" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:84 %add_2 = dadd i64 %add_1, i64 %mul1_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:107 %mul1_8 = dmul i64 %bitcast_ln23_17_read, i64 %bitcast_ln23_18

]]></Node>
<StgValue><ssdm name="mul1_8"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:111 %mul1_9 = dmul i64 %bitcast_ln23_19_read, i64 %bitcast_ln23_20

]]></Node>
<StgValue><ssdm name="mul1_9"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:115 %mul1_s = dmul i64 %bitcast_ln23_21_read, i64 %bitcast_ln23_22

]]></Node>
<StgValue><ssdm name="mul1_s"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:119 %mul1_10 = dmul i64 %bitcast_ln23_23_read, i64 %bitcast_ln23_24

]]></Node>
<StgValue><ssdm name="mul1_10"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:123 %mul1_11 = dmul i64 %bitcast_ln23_25_read, i64 %bitcast_ln23_26

]]></Node>
<StgValue><ssdm name="mul1_11"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:127 %mul1_12 = dmul i64 %bitcast_ln23_27_read, i64 %bitcast_ln23_28

]]></Node>
<StgValue><ssdm name="mul1_12"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:131 %mul1_13 = dmul i64 %bitcast_ln23_29_read, i64 %bitcast_ln23_30

]]></Node>
<StgValue><ssdm name="mul1_13"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:135 %mul1_14 = dmul i64 %bitcast_ln23_31_read, i64 %bitcast_ln23_32

]]></Node>
<StgValue><ssdm name="mul1_14"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:138 %bitcast_ln23_34 = bitcast i64 %A_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln23_34"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:139 %mul1_15 = dmul i64 %bitcast_ln23_33_read, i64 %bitcast_ln23_34

]]></Node>
<StgValue><ssdm name="mul1_15"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:142 %bitcast_ln23_36 = bitcast i64 %A_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln23_36"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:143 %mul1_16 = dmul i64 %bitcast_ln23_35_read, i64 %bitcast_ln23_36

]]></Node>
<StgValue><ssdm name="mul1_16"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:145 %A_load_18 = load i10 %A_addr_18

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="374" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:149 %A_load_19 = load i10 %A_addr_19

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="375" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:84 %add_2 = dadd i64 %add_1, i64 %mul1_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:115 %mul1_s = dmul i64 %bitcast_ln23_21_read, i64 %bitcast_ln23_22

]]></Node>
<StgValue><ssdm name="mul1_s"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:119 %mul1_10 = dmul i64 %bitcast_ln23_23_read, i64 %bitcast_ln23_24

]]></Node>
<StgValue><ssdm name="mul1_10"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:123 %mul1_11 = dmul i64 %bitcast_ln23_25_read, i64 %bitcast_ln23_26

]]></Node>
<StgValue><ssdm name="mul1_11"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:127 %mul1_12 = dmul i64 %bitcast_ln23_27_read, i64 %bitcast_ln23_28

]]></Node>
<StgValue><ssdm name="mul1_12"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:131 %mul1_13 = dmul i64 %bitcast_ln23_29_read, i64 %bitcast_ln23_30

]]></Node>
<StgValue><ssdm name="mul1_13"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:135 %mul1_14 = dmul i64 %bitcast_ln23_31_read, i64 %bitcast_ln23_32

]]></Node>
<StgValue><ssdm name="mul1_14"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:139 %mul1_15 = dmul i64 %bitcast_ln23_33_read, i64 %bitcast_ln23_34

]]></Node>
<StgValue><ssdm name="mul1_15"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:143 %mul1_16 = dmul i64 %bitcast_ln23_35_read, i64 %bitcast_ln23_36

]]></Node>
<StgValue><ssdm name="mul1_16"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:146 %bitcast_ln23_38 = bitcast i64 %A_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln23_38"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:147 %mul1_17 = dmul i64 %bitcast_ln23_37_read, i64 %bitcast_ln23_38

]]></Node>
<StgValue><ssdm name="mul1_17"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:150 %bitcast_ln23_40 = bitcast i64 %A_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln23_40"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:151 %mul1_18 = dmul i64 %bitcast_ln23_39_read, i64 %bitcast_ln23_40

]]></Node>
<StgValue><ssdm name="mul1_18"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="388" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:84 %add_2 = dadd i64 %add_1, i64 %mul1_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="389" st_id="22" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:123 %mul1_11 = dmul i64 %bitcast_ln23_25_read, i64 %bitcast_ln23_26

]]></Node>
<StgValue><ssdm name="mul1_11"/></StgValue>
</operation>

<operation id="390" st_id="22" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:127 %mul1_12 = dmul i64 %bitcast_ln23_27_read, i64 %bitcast_ln23_28

]]></Node>
<StgValue><ssdm name="mul1_12"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:131 %mul1_13 = dmul i64 %bitcast_ln23_29_read, i64 %bitcast_ln23_30

]]></Node>
<StgValue><ssdm name="mul1_13"/></StgValue>
</operation>

<operation id="392" st_id="22" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:135 %mul1_14 = dmul i64 %bitcast_ln23_31_read, i64 %bitcast_ln23_32

]]></Node>
<StgValue><ssdm name="mul1_14"/></StgValue>
</operation>

<operation id="393" st_id="22" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:139 %mul1_15 = dmul i64 %bitcast_ln23_33_read, i64 %bitcast_ln23_34

]]></Node>
<StgValue><ssdm name="mul1_15"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:143 %mul1_16 = dmul i64 %bitcast_ln23_35_read, i64 %bitcast_ln23_36

]]></Node>
<StgValue><ssdm name="mul1_16"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:147 %mul1_17 = dmul i64 %bitcast_ln23_37_read, i64 %bitcast_ln23_38

]]></Node>
<StgValue><ssdm name="mul1_17"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:151 %mul1_18 = dmul i64 %bitcast_ln23_39_read, i64 %bitcast_ln23_40

]]></Node>
<StgValue><ssdm name="mul1_18"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="397" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:88 %add_3 = dadd i64 %add_2, i64 %mul1_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="398" st_id="23" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:131 %mul1_13 = dmul i64 %bitcast_ln23_29_read, i64 %bitcast_ln23_30

]]></Node>
<StgValue><ssdm name="mul1_13"/></StgValue>
</operation>

<operation id="399" st_id="23" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:135 %mul1_14 = dmul i64 %bitcast_ln23_31_read, i64 %bitcast_ln23_32

]]></Node>
<StgValue><ssdm name="mul1_14"/></StgValue>
</operation>

<operation id="400" st_id="23" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:139 %mul1_15 = dmul i64 %bitcast_ln23_33_read, i64 %bitcast_ln23_34

]]></Node>
<StgValue><ssdm name="mul1_15"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:143 %mul1_16 = dmul i64 %bitcast_ln23_35_read, i64 %bitcast_ln23_36

]]></Node>
<StgValue><ssdm name="mul1_16"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:147 %mul1_17 = dmul i64 %bitcast_ln23_37_read, i64 %bitcast_ln23_38

]]></Node>
<StgValue><ssdm name="mul1_17"/></StgValue>
</operation>

<operation id="403" st_id="23" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:151 %mul1_18 = dmul i64 %bitcast_ln23_39_read, i64 %bitcast_ln23_40

]]></Node>
<StgValue><ssdm name="mul1_18"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="404" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:88 %add_3 = dadd i64 %add_2, i64 %mul1_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:139 %mul1_15 = dmul i64 %bitcast_ln23_33_read, i64 %bitcast_ln23_34

]]></Node>
<StgValue><ssdm name="mul1_15"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:143 %mul1_16 = dmul i64 %bitcast_ln23_35_read, i64 %bitcast_ln23_36

]]></Node>
<StgValue><ssdm name="mul1_16"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:147 %mul1_17 = dmul i64 %bitcast_ln23_37_read, i64 %bitcast_ln23_38

]]></Node>
<StgValue><ssdm name="mul1_17"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:151 %mul1_18 = dmul i64 %bitcast_ln23_39_read, i64 %bitcast_ln23_40

]]></Node>
<StgValue><ssdm name="mul1_18"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="409" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:88 %add_3 = dadd i64 %add_2, i64 %mul1_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="410" st_id="25" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:147 %mul1_17 = dmul i64 %bitcast_ln23_37_read, i64 %bitcast_ln23_38

]]></Node>
<StgValue><ssdm name="mul1_17"/></StgValue>
</operation>

<operation id="411" st_id="25" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:151 %mul1_18 = dmul i64 %bitcast_ln23_39_read, i64 %bitcast_ln23_40

]]></Node>
<StgValue><ssdm name="mul1_18"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="412" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:88 %add_3 = dadd i64 %add_2, i64 %mul1_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="413" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:88 %add_3 = dadd i64 %add_2, i64 %mul1_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="414" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:92 %add_4 = dadd i64 %add_3, i64 %mul1_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="415" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:92 %add_4 = dadd i64 %add_3, i64 %mul1_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="416" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:92 %add_4 = dadd i64 %add_3, i64 %mul1_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="417" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:92 %add_4 = dadd i64 %add_3, i64 %mul1_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="418" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:92 %add_4 = dadd i64 %add_3, i64 %mul1_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="419" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:96 %add_5 = dadd i64 %add_4, i64 %mul1_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="420" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:96 %add_5 = dadd i64 %add_4, i64 %mul1_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="421" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:96 %add_5 = dadd i64 %add_4, i64 %mul1_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="422" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:96 %add_5 = dadd i64 %add_4, i64 %mul1_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="423" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:96 %add_5 = dadd i64 %add_4, i64 %mul1_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="424" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:100 %add_6 = dadd i64 %add_5, i64 %mul1_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="425" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:100 %add_6 = dadd i64 %add_5, i64 %mul1_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="426" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:100 %add_6 = dadd i64 %add_5, i64 %mul1_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="427" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:100 %add_6 = dadd i64 %add_5, i64 %mul1_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="428" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:100 %add_6 = dadd i64 %add_5, i64 %mul1_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="429" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:104 %add_7 = dadd i64 %add_6, i64 %mul1_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="430" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:104 %add_7 = dadd i64 %add_6, i64 %mul1_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="431" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:104 %add_7 = dadd i64 %add_6, i64 %mul1_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="432" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:104 %add_7 = dadd i64 %add_6, i64 %mul1_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="433" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:104 %add_7 = dadd i64 %add_6, i64 %mul1_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="434" st_id="48" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:108 %add_8 = dadd i64 %add_7, i64 %mul1_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="435" st_id="49" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:108 %add_8 = dadd i64 %add_7, i64 %mul1_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="436" st_id="50" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:108 %add_8 = dadd i64 %add_7, i64 %mul1_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="437" st_id="51" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:108 %add_8 = dadd i64 %add_7, i64 %mul1_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="438" st_id="52" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:108 %add_8 = dadd i64 %add_7, i64 %mul1_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="439" st_id="53" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:112 %add_9 = dadd i64 %add_8, i64 %mul1_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="440" st_id="54" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:112 %add_9 = dadd i64 %add_8, i64 %mul1_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="441" st_id="55" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:112 %add_9 = dadd i64 %add_8, i64 %mul1_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="442" st_id="56" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:112 %add_9 = dadd i64 %add_8, i64 %mul1_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="443" st_id="57" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:112 %add_9 = dadd i64 %add_8, i64 %mul1_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="444" st_id="58" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:116 %add_s = dadd i64 %add_9, i64 %mul1_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="445" st_id="59" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:116 %add_s = dadd i64 %add_9, i64 %mul1_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="446" st_id="60" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:116 %add_s = dadd i64 %add_9, i64 %mul1_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="447" st_id="61" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:116 %add_s = dadd i64 %add_9, i64 %mul1_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="448" st_id="62" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:116 %add_s = dadd i64 %add_9, i64 %mul1_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="449" st_id="63" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:120 %add_10 = dadd i64 %add_s, i64 %mul1_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="450" st_id="64" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:120 %add_10 = dadd i64 %add_s, i64 %mul1_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="451" st_id="65" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:120 %add_10 = dadd i64 %add_s, i64 %mul1_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="452" st_id="66" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:120 %add_10 = dadd i64 %add_s, i64 %mul1_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="453" st_id="67" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:120 %add_10 = dadd i64 %add_s, i64 %mul1_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="454" st_id="68" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:124 %add_11 = dadd i64 %add_10, i64 %mul1_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="455" st_id="69" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:124 %add_11 = dadd i64 %add_10, i64 %mul1_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="456" st_id="70" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:124 %add_11 = dadd i64 %add_10, i64 %mul1_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="457" st_id="71" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:124 %add_11 = dadd i64 %add_10, i64 %mul1_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="458" st_id="72" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:124 %add_11 = dadd i64 %add_10, i64 %mul1_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="459" st_id="73" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:128 %add_12 = dadd i64 %add_11, i64 %mul1_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="460" st_id="74" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:128 %add_12 = dadd i64 %add_11, i64 %mul1_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="461" st_id="75" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:128 %add_12 = dadd i64 %add_11, i64 %mul1_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="462" st_id="76" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:128 %add_12 = dadd i64 %add_11, i64 %mul1_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="463" st_id="77" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:128 %add_12 = dadd i64 %add_11, i64 %mul1_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="464" st_id="78" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:132 %add_13 = dadd i64 %add_12, i64 %mul1_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="465" st_id="79" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:132 %add_13 = dadd i64 %add_12, i64 %mul1_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="466" st_id="80" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:132 %add_13 = dadd i64 %add_12, i64 %mul1_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="467" st_id="81" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:132 %add_13 = dadd i64 %add_12, i64 %mul1_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="468" st_id="82" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:132 %add_13 = dadd i64 %add_12, i64 %mul1_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="469" st_id="83" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:136 %add_14 = dadd i64 %add_13, i64 %mul1_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="470" st_id="84" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:136 %add_14 = dadd i64 %add_13, i64 %mul1_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="471" st_id="85" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:136 %add_14 = dadd i64 %add_13, i64 %mul1_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="472" st_id="86" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:136 %add_14 = dadd i64 %add_13, i64 %mul1_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="473" st_id="87" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:136 %add_14 = dadd i64 %add_13, i64 %mul1_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="474" st_id="88" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:140 %add_15 = dadd i64 %add_14, i64 %mul1_15

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="475" st_id="89" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:140 %add_15 = dadd i64 %add_14, i64 %mul1_15

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="476" st_id="90" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:140 %add_15 = dadd i64 %add_14, i64 %mul1_15

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="477" st_id="91" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:140 %add_15 = dadd i64 %add_14, i64 %mul1_15

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="478" st_id="92" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:140 %add_15 = dadd i64 %add_14, i64 %mul1_15

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="479" st_id="93" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:144 %add_16 = dadd i64 %add_15, i64 %mul1_16

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="480" st_id="94" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:144 %add_16 = dadd i64 %add_15, i64 %mul1_16

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="481" st_id="95" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:144 %add_16 = dadd i64 %add_15, i64 %mul1_16

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="482" st_id="96" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:144 %add_16 = dadd i64 %add_15, i64 %mul1_16

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="483" st_id="97" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:144 %add_16 = dadd i64 %add_15, i64 %mul1_16

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="484" st_id="98" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:148 %add_17 = dadd i64 %add_16, i64 %mul1_17

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="485" st_id="99" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:148 %add_17 = dadd i64 %add_16, i64 %mul1_17

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="486" st_id="100" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:148 %add_17 = dadd i64 %add_16, i64 %mul1_17

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="487" st_id="101" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:148 %add_17 = dadd i64 %add_16, i64 %mul1_17

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="488" st_id="102" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:148 %add_17 = dadd i64 %add_16, i64 %mul1_17

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="489" st_id="103" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:152 %add_18 = dadd i64 %add_17, i64 %mul1_18

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="490" st_id="104" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:152 %add_18 = dadd i64 %add_17, i64 %mul1_18

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="491" st_id="105" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:152 %add_18 = dadd i64 %add_17, i64 %mul1_18

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="492" st_id="106" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:152 %add_18 = dadd i64 %add_17, i64 %mul1_18

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="493" st_id="107" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:152 %add_18 = dadd i64 %add_17, i64 %mul1_18

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="494" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:70 %zext_ln21 = zext i10 %add_ln21

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="495" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:71 %R_addr = getelementptr i64 %R, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="R_addr"/></StgValue>
</operation>

<operation id="496" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:153 %bitcast_ln23 = bitcast i64 %add_18

]]></Node>
<StgValue><ssdm name="bitcast_ln23"/></StgValue>
</operation>

<operation id="497" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
VITIS_LOOP_22_5.split:154 %store_ln23 = store i64 %bitcast_ln23, i10 %R_addr

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="498" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:155 %mul2 = dmul i64 %bitcast_ln23_1_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="499" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:159 %mul2_1 = dmul i64 %bitcast_ln23_3_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="500" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:163 %mul2_2 = dmul i64 %bitcast_ln23_5_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_2"/></StgValue>
</operation>

<operation id="501" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:167 %mul2_3 = dmul i64 %bitcast_ln23_7_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_3"/></StgValue>
</operation>

<operation id="502" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:171 %mul2_4 = dmul i64 %bitcast_ln23_9_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_4"/></StgValue>
</operation>

<operation id="503" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:175 %mul2_5 = dmul i64 %bitcast_ln23_11_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_5"/></StgValue>
</operation>

<operation id="504" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:179 %mul2_6 = dmul i64 %bitcast_ln23_13_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_6"/></StgValue>
</operation>

<operation id="505" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:183 %mul2_7 = dmul i64 %bitcast_ln23_15_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_7"/></StgValue>
</operation>

<operation id="506" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:187 %mul2_8 = dmul i64 %bitcast_ln23_17_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_8"/></StgValue>
</operation>

<operation id="507" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:191 %mul2_9 = dmul i64 %bitcast_ln23_19_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_9"/></StgValue>
</operation>

<operation id="508" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:195 %mul2_s = dmul i64 %bitcast_ln23_21_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_s"/></StgValue>
</operation>

<operation id="509" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:199 %mul2_10 = dmul i64 %bitcast_ln23_23_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_10"/></StgValue>
</operation>

<operation id="510" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:203 %mul2_11 = dmul i64 %bitcast_ln23_25_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_11"/></StgValue>
</operation>

<operation id="511" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:207 %mul2_12 = dmul i64 %bitcast_ln23_27_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_12"/></StgValue>
</operation>

<operation id="512" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:211 %mul2_13 = dmul i64 %bitcast_ln23_29_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_13"/></StgValue>
</operation>

<operation id="513" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:215 %mul2_14 = dmul i64 %bitcast_ln23_31_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_14"/></StgValue>
</operation>

<operation id="514" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:219 %mul2_15 = dmul i64 %bitcast_ln23_33_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_15"/></StgValue>
</operation>

<operation id="515" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:223 %mul2_16 = dmul i64 %bitcast_ln23_35_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_16"/></StgValue>
</operation>

<operation id="516" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:227 %mul2_17 = dmul i64 %bitcast_ln23_37_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_17"/></StgValue>
</operation>

<operation id="517" st_id="108" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:231 %mul2_18 = dmul i64 %bitcast_ln23_39_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_18"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="518" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:155 %mul2 = dmul i64 %bitcast_ln23_1_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="519" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:159 %mul2_1 = dmul i64 %bitcast_ln23_3_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="520" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:163 %mul2_2 = dmul i64 %bitcast_ln23_5_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_2"/></StgValue>
</operation>

<operation id="521" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:167 %mul2_3 = dmul i64 %bitcast_ln23_7_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_3"/></StgValue>
</operation>

<operation id="522" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:171 %mul2_4 = dmul i64 %bitcast_ln23_9_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_4"/></StgValue>
</operation>

<operation id="523" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:175 %mul2_5 = dmul i64 %bitcast_ln23_11_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_5"/></StgValue>
</operation>

<operation id="524" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:179 %mul2_6 = dmul i64 %bitcast_ln23_13_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_6"/></StgValue>
</operation>

<operation id="525" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:183 %mul2_7 = dmul i64 %bitcast_ln23_15_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_7"/></StgValue>
</operation>

<operation id="526" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:187 %mul2_8 = dmul i64 %bitcast_ln23_17_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_8"/></StgValue>
</operation>

<operation id="527" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:191 %mul2_9 = dmul i64 %bitcast_ln23_19_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_9"/></StgValue>
</operation>

<operation id="528" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:195 %mul2_s = dmul i64 %bitcast_ln23_21_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_s"/></StgValue>
</operation>

<operation id="529" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:199 %mul2_10 = dmul i64 %bitcast_ln23_23_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_10"/></StgValue>
</operation>

<operation id="530" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:203 %mul2_11 = dmul i64 %bitcast_ln23_25_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_11"/></StgValue>
</operation>

<operation id="531" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:207 %mul2_12 = dmul i64 %bitcast_ln23_27_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_12"/></StgValue>
</operation>

<operation id="532" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:211 %mul2_13 = dmul i64 %bitcast_ln23_29_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_13"/></StgValue>
</operation>

<operation id="533" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:215 %mul2_14 = dmul i64 %bitcast_ln23_31_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_14"/></StgValue>
</operation>

<operation id="534" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:219 %mul2_15 = dmul i64 %bitcast_ln23_33_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_15"/></StgValue>
</operation>

<operation id="535" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:223 %mul2_16 = dmul i64 %bitcast_ln23_35_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_16"/></StgValue>
</operation>

<operation id="536" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:227 %mul2_17 = dmul i64 %bitcast_ln23_37_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_17"/></StgValue>
</operation>

<operation id="537" st_id="109" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:231 %mul2_18 = dmul i64 %bitcast_ln23_39_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_18"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="538" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:155 %mul2 = dmul i64 %bitcast_ln23_1_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="539" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:159 %mul2_1 = dmul i64 %bitcast_ln23_3_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="540" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:163 %mul2_2 = dmul i64 %bitcast_ln23_5_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_2"/></StgValue>
</operation>

<operation id="541" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:167 %mul2_3 = dmul i64 %bitcast_ln23_7_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_3"/></StgValue>
</operation>

<operation id="542" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:171 %mul2_4 = dmul i64 %bitcast_ln23_9_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_4"/></StgValue>
</operation>

<operation id="543" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:175 %mul2_5 = dmul i64 %bitcast_ln23_11_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_5"/></StgValue>
</operation>

<operation id="544" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:179 %mul2_6 = dmul i64 %bitcast_ln23_13_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_6"/></StgValue>
</operation>

<operation id="545" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:183 %mul2_7 = dmul i64 %bitcast_ln23_15_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_7"/></StgValue>
</operation>

<operation id="546" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:187 %mul2_8 = dmul i64 %bitcast_ln23_17_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_8"/></StgValue>
</operation>

<operation id="547" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:191 %mul2_9 = dmul i64 %bitcast_ln23_19_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_9"/></StgValue>
</operation>

<operation id="548" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:195 %mul2_s = dmul i64 %bitcast_ln23_21_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_s"/></StgValue>
</operation>

<operation id="549" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:199 %mul2_10 = dmul i64 %bitcast_ln23_23_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_10"/></StgValue>
</operation>

<operation id="550" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:203 %mul2_11 = dmul i64 %bitcast_ln23_25_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_11"/></StgValue>
</operation>

<operation id="551" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:207 %mul2_12 = dmul i64 %bitcast_ln23_27_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_12"/></StgValue>
</operation>

<operation id="552" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:211 %mul2_13 = dmul i64 %bitcast_ln23_29_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_13"/></StgValue>
</operation>

<operation id="553" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:215 %mul2_14 = dmul i64 %bitcast_ln23_31_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_14"/></StgValue>
</operation>

<operation id="554" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:219 %mul2_15 = dmul i64 %bitcast_ln23_33_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_15"/></StgValue>
</operation>

<operation id="555" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:223 %mul2_16 = dmul i64 %bitcast_ln23_35_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_16"/></StgValue>
</operation>

<operation id="556" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:227 %mul2_17 = dmul i64 %bitcast_ln23_37_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_17"/></StgValue>
</operation>

<operation id="557" st_id="110" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:231 %mul2_18 = dmul i64 %bitcast_ln23_39_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_18"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="558" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:155 %mul2 = dmul i64 %bitcast_ln23_1_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="559" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:159 %mul2_1 = dmul i64 %bitcast_ln23_3_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="560" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:163 %mul2_2 = dmul i64 %bitcast_ln23_5_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_2"/></StgValue>
</operation>

<operation id="561" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:167 %mul2_3 = dmul i64 %bitcast_ln23_7_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_3"/></StgValue>
</operation>

<operation id="562" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:171 %mul2_4 = dmul i64 %bitcast_ln23_9_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_4"/></StgValue>
</operation>

<operation id="563" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:175 %mul2_5 = dmul i64 %bitcast_ln23_11_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_5"/></StgValue>
</operation>

<operation id="564" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:179 %mul2_6 = dmul i64 %bitcast_ln23_13_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_6"/></StgValue>
</operation>

<operation id="565" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:183 %mul2_7 = dmul i64 %bitcast_ln23_15_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_7"/></StgValue>
</operation>

<operation id="566" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:187 %mul2_8 = dmul i64 %bitcast_ln23_17_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_8"/></StgValue>
</operation>

<operation id="567" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:191 %mul2_9 = dmul i64 %bitcast_ln23_19_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_9"/></StgValue>
</operation>

<operation id="568" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:195 %mul2_s = dmul i64 %bitcast_ln23_21_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_s"/></StgValue>
</operation>

<operation id="569" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:199 %mul2_10 = dmul i64 %bitcast_ln23_23_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_10"/></StgValue>
</operation>

<operation id="570" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:203 %mul2_11 = dmul i64 %bitcast_ln23_25_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_11"/></StgValue>
</operation>

<operation id="571" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:207 %mul2_12 = dmul i64 %bitcast_ln23_27_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_12"/></StgValue>
</operation>

<operation id="572" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:211 %mul2_13 = dmul i64 %bitcast_ln23_29_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_13"/></StgValue>
</operation>

<operation id="573" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:215 %mul2_14 = dmul i64 %bitcast_ln23_31_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_14"/></StgValue>
</operation>

<operation id="574" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:219 %mul2_15 = dmul i64 %bitcast_ln23_33_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_15"/></StgValue>
</operation>

<operation id="575" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:223 %mul2_16 = dmul i64 %bitcast_ln23_35_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_16"/></StgValue>
</operation>

<operation id="576" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:227 %mul2_17 = dmul i64 %bitcast_ln23_37_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_17"/></StgValue>
</operation>

<operation id="577" st_id="111" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:231 %mul2_18 = dmul i64 %bitcast_ln23_39_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_18"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="578" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:155 %mul2 = dmul i64 %bitcast_ln23_1_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="579" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:159 %mul2_1 = dmul i64 %bitcast_ln23_3_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="580" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:163 %mul2_2 = dmul i64 %bitcast_ln23_5_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_2"/></StgValue>
</operation>

<operation id="581" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:167 %mul2_3 = dmul i64 %bitcast_ln23_7_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_3"/></StgValue>
</operation>

<operation id="582" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:171 %mul2_4 = dmul i64 %bitcast_ln23_9_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_4"/></StgValue>
</operation>

<operation id="583" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:175 %mul2_5 = dmul i64 %bitcast_ln23_11_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_5"/></StgValue>
</operation>

<operation id="584" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:179 %mul2_6 = dmul i64 %bitcast_ln23_13_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_6"/></StgValue>
</operation>

<operation id="585" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:183 %mul2_7 = dmul i64 %bitcast_ln23_15_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_7"/></StgValue>
</operation>

<operation id="586" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:187 %mul2_8 = dmul i64 %bitcast_ln23_17_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_8"/></StgValue>
</operation>

<operation id="587" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:191 %mul2_9 = dmul i64 %bitcast_ln23_19_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_9"/></StgValue>
</operation>

<operation id="588" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:195 %mul2_s = dmul i64 %bitcast_ln23_21_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_s"/></StgValue>
</operation>

<operation id="589" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:199 %mul2_10 = dmul i64 %bitcast_ln23_23_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_10"/></StgValue>
</operation>

<operation id="590" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:203 %mul2_11 = dmul i64 %bitcast_ln23_25_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_11"/></StgValue>
</operation>

<operation id="591" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:207 %mul2_12 = dmul i64 %bitcast_ln23_27_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_12"/></StgValue>
</operation>

<operation id="592" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:211 %mul2_13 = dmul i64 %bitcast_ln23_29_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_13"/></StgValue>
</operation>

<operation id="593" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:215 %mul2_14 = dmul i64 %bitcast_ln23_31_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_14"/></StgValue>
</operation>

<operation id="594" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:219 %mul2_15 = dmul i64 %bitcast_ln23_33_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_15"/></StgValue>
</operation>

<operation id="595" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:223 %mul2_16 = dmul i64 %bitcast_ln23_35_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_16"/></StgValue>
</operation>

<operation id="596" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:227 %mul2_17 = dmul i64 %bitcast_ln23_37_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_17"/></StgValue>
</operation>

<operation id="597" st_id="112" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:231 %mul2_18 = dmul i64 %bitcast_ln23_39_read, i64 %add_18

]]></Node>
<StgValue><ssdm name="mul2_18"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="598" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:156 %sub = dsub i64 %bitcast_ln23_2, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="599" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:160 %sub_1 = dsub i64 %bitcast_ln23_4, i64 %mul2_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>

<operation id="600" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:164 %sub_2 = dsub i64 %bitcast_ln23_6, i64 %mul2_2

]]></Node>
<StgValue><ssdm name="sub_2"/></StgValue>
</operation>

<operation id="601" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:168 %sub_3 = dsub i64 %bitcast_ln23_8, i64 %mul2_3

]]></Node>
<StgValue><ssdm name="sub_3"/></StgValue>
</operation>

<operation id="602" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:172 %sub_4 = dsub i64 %bitcast_ln23_10, i64 %mul2_4

]]></Node>
<StgValue><ssdm name="sub_4"/></StgValue>
</operation>

<operation id="603" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:176 %sub_5 = dsub i64 %bitcast_ln23_12, i64 %mul2_5

]]></Node>
<StgValue><ssdm name="sub_5"/></StgValue>
</operation>

<operation id="604" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:180 %sub_6 = dsub i64 %bitcast_ln23_14, i64 %mul2_6

]]></Node>
<StgValue><ssdm name="sub_6"/></StgValue>
</operation>

<operation id="605" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:184 %sub_7 = dsub i64 %bitcast_ln23_16, i64 %mul2_7

]]></Node>
<StgValue><ssdm name="sub_7"/></StgValue>
</operation>

<operation id="606" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:188 %sub_8 = dsub i64 %bitcast_ln23_18, i64 %mul2_8

]]></Node>
<StgValue><ssdm name="sub_8"/></StgValue>
</operation>

<operation id="607" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:192 %sub_9 = dsub i64 %bitcast_ln23_20, i64 %mul2_9

]]></Node>
<StgValue><ssdm name="sub_9"/></StgValue>
</operation>

<operation id="608" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:196 %sub_s = dsub i64 %bitcast_ln23_22, i64 %mul2_s

]]></Node>
<StgValue><ssdm name="sub_s"/></StgValue>
</operation>

<operation id="609" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:200 %sub_10 = dsub i64 %bitcast_ln23_24, i64 %mul2_10

]]></Node>
<StgValue><ssdm name="sub_10"/></StgValue>
</operation>

<operation id="610" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:204 %sub_11 = dsub i64 %bitcast_ln23_26, i64 %mul2_11

]]></Node>
<StgValue><ssdm name="sub_11"/></StgValue>
</operation>

<operation id="611" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:208 %sub_12 = dsub i64 %bitcast_ln23_28, i64 %mul2_12

]]></Node>
<StgValue><ssdm name="sub_12"/></StgValue>
</operation>

<operation id="612" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:212 %sub_13 = dsub i64 %bitcast_ln23_30, i64 %mul2_13

]]></Node>
<StgValue><ssdm name="sub_13"/></StgValue>
</operation>

<operation id="613" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:216 %sub_14 = dsub i64 %bitcast_ln23_32, i64 %mul2_14

]]></Node>
<StgValue><ssdm name="sub_14"/></StgValue>
</operation>

<operation id="614" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:220 %sub_15 = dsub i64 %bitcast_ln23_34, i64 %mul2_15

]]></Node>
<StgValue><ssdm name="sub_15"/></StgValue>
</operation>

<operation id="615" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:224 %sub_16 = dsub i64 %bitcast_ln23_36, i64 %mul2_16

]]></Node>
<StgValue><ssdm name="sub_16"/></StgValue>
</operation>

<operation id="616" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:228 %sub_17 = dsub i64 %bitcast_ln23_38, i64 %mul2_17

]]></Node>
<StgValue><ssdm name="sub_17"/></StgValue>
</operation>

<operation id="617" st_id="113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:232 %sub_18 = dsub i64 %bitcast_ln23_40, i64 %mul2_18

]]></Node>
<StgValue><ssdm name="sub_18"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="618" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:156 %sub = dsub i64 %bitcast_ln23_2, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="619" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:160 %sub_1 = dsub i64 %bitcast_ln23_4, i64 %mul2_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>

<operation id="620" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:164 %sub_2 = dsub i64 %bitcast_ln23_6, i64 %mul2_2

]]></Node>
<StgValue><ssdm name="sub_2"/></StgValue>
</operation>

<operation id="621" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:168 %sub_3 = dsub i64 %bitcast_ln23_8, i64 %mul2_3

]]></Node>
<StgValue><ssdm name="sub_3"/></StgValue>
</operation>

<operation id="622" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:172 %sub_4 = dsub i64 %bitcast_ln23_10, i64 %mul2_4

]]></Node>
<StgValue><ssdm name="sub_4"/></StgValue>
</operation>

<operation id="623" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:176 %sub_5 = dsub i64 %bitcast_ln23_12, i64 %mul2_5

]]></Node>
<StgValue><ssdm name="sub_5"/></StgValue>
</operation>

<operation id="624" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:180 %sub_6 = dsub i64 %bitcast_ln23_14, i64 %mul2_6

]]></Node>
<StgValue><ssdm name="sub_6"/></StgValue>
</operation>

<operation id="625" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:184 %sub_7 = dsub i64 %bitcast_ln23_16, i64 %mul2_7

]]></Node>
<StgValue><ssdm name="sub_7"/></StgValue>
</operation>

<operation id="626" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:188 %sub_8 = dsub i64 %bitcast_ln23_18, i64 %mul2_8

]]></Node>
<StgValue><ssdm name="sub_8"/></StgValue>
</operation>

<operation id="627" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:192 %sub_9 = dsub i64 %bitcast_ln23_20, i64 %mul2_9

]]></Node>
<StgValue><ssdm name="sub_9"/></StgValue>
</operation>

<operation id="628" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:196 %sub_s = dsub i64 %bitcast_ln23_22, i64 %mul2_s

]]></Node>
<StgValue><ssdm name="sub_s"/></StgValue>
</operation>

<operation id="629" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:200 %sub_10 = dsub i64 %bitcast_ln23_24, i64 %mul2_10

]]></Node>
<StgValue><ssdm name="sub_10"/></StgValue>
</operation>

<operation id="630" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:204 %sub_11 = dsub i64 %bitcast_ln23_26, i64 %mul2_11

]]></Node>
<StgValue><ssdm name="sub_11"/></StgValue>
</operation>

<operation id="631" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:208 %sub_12 = dsub i64 %bitcast_ln23_28, i64 %mul2_12

]]></Node>
<StgValue><ssdm name="sub_12"/></StgValue>
</operation>

<operation id="632" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:212 %sub_13 = dsub i64 %bitcast_ln23_30, i64 %mul2_13

]]></Node>
<StgValue><ssdm name="sub_13"/></StgValue>
</operation>

<operation id="633" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:216 %sub_14 = dsub i64 %bitcast_ln23_32, i64 %mul2_14

]]></Node>
<StgValue><ssdm name="sub_14"/></StgValue>
</operation>

<operation id="634" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:220 %sub_15 = dsub i64 %bitcast_ln23_34, i64 %mul2_15

]]></Node>
<StgValue><ssdm name="sub_15"/></StgValue>
</operation>

<operation id="635" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:224 %sub_16 = dsub i64 %bitcast_ln23_36, i64 %mul2_16

]]></Node>
<StgValue><ssdm name="sub_16"/></StgValue>
</operation>

<operation id="636" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:228 %sub_17 = dsub i64 %bitcast_ln23_38, i64 %mul2_17

]]></Node>
<StgValue><ssdm name="sub_17"/></StgValue>
</operation>

<operation id="637" st_id="114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:232 %sub_18 = dsub i64 %bitcast_ln23_40, i64 %mul2_18

]]></Node>
<StgValue><ssdm name="sub_18"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="638" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:156 %sub = dsub i64 %bitcast_ln23_2, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="639" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:160 %sub_1 = dsub i64 %bitcast_ln23_4, i64 %mul2_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>

<operation id="640" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:164 %sub_2 = dsub i64 %bitcast_ln23_6, i64 %mul2_2

]]></Node>
<StgValue><ssdm name="sub_2"/></StgValue>
</operation>

<operation id="641" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:168 %sub_3 = dsub i64 %bitcast_ln23_8, i64 %mul2_3

]]></Node>
<StgValue><ssdm name="sub_3"/></StgValue>
</operation>

<operation id="642" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:172 %sub_4 = dsub i64 %bitcast_ln23_10, i64 %mul2_4

]]></Node>
<StgValue><ssdm name="sub_4"/></StgValue>
</operation>

<operation id="643" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:176 %sub_5 = dsub i64 %bitcast_ln23_12, i64 %mul2_5

]]></Node>
<StgValue><ssdm name="sub_5"/></StgValue>
</operation>

<operation id="644" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:180 %sub_6 = dsub i64 %bitcast_ln23_14, i64 %mul2_6

]]></Node>
<StgValue><ssdm name="sub_6"/></StgValue>
</operation>

<operation id="645" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:184 %sub_7 = dsub i64 %bitcast_ln23_16, i64 %mul2_7

]]></Node>
<StgValue><ssdm name="sub_7"/></StgValue>
</operation>

<operation id="646" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:188 %sub_8 = dsub i64 %bitcast_ln23_18, i64 %mul2_8

]]></Node>
<StgValue><ssdm name="sub_8"/></StgValue>
</operation>

<operation id="647" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:192 %sub_9 = dsub i64 %bitcast_ln23_20, i64 %mul2_9

]]></Node>
<StgValue><ssdm name="sub_9"/></StgValue>
</operation>

<operation id="648" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:196 %sub_s = dsub i64 %bitcast_ln23_22, i64 %mul2_s

]]></Node>
<StgValue><ssdm name="sub_s"/></StgValue>
</operation>

<operation id="649" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:200 %sub_10 = dsub i64 %bitcast_ln23_24, i64 %mul2_10

]]></Node>
<StgValue><ssdm name="sub_10"/></StgValue>
</operation>

<operation id="650" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:204 %sub_11 = dsub i64 %bitcast_ln23_26, i64 %mul2_11

]]></Node>
<StgValue><ssdm name="sub_11"/></StgValue>
</operation>

<operation id="651" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:208 %sub_12 = dsub i64 %bitcast_ln23_28, i64 %mul2_12

]]></Node>
<StgValue><ssdm name="sub_12"/></StgValue>
</operation>

<operation id="652" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:212 %sub_13 = dsub i64 %bitcast_ln23_30, i64 %mul2_13

]]></Node>
<StgValue><ssdm name="sub_13"/></StgValue>
</operation>

<operation id="653" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:216 %sub_14 = dsub i64 %bitcast_ln23_32, i64 %mul2_14

]]></Node>
<StgValue><ssdm name="sub_14"/></StgValue>
</operation>

<operation id="654" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:220 %sub_15 = dsub i64 %bitcast_ln23_34, i64 %mul2_15

]]></Node>
<StgValue><ssdm name="sub_15"/></StgValue>
</operation>

<operation id="655" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:224 %sub_16 = dsub i64 %bitcast_ln23_36, i64 %mul2_16

]]></Node>
<StgValue><ssdm name="sub_16"/></StgValue>
</operation>

<operation id="656" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:228 %sub_17 = dsub i64 %bitcast_ln23_38, i64 %mul2_17

]]></Node>
<StgValue><ssdm name="sub_17"/></StgValue>
</operation>

<operation id="657" st_id="115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:232 %sub_18 = dsub i64 %bitcast_ln23_40, i64 %mul2_18

]]></Node>
<StgValue><ssdm name="sub_18"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="658" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:156 %sub = dsub i64 %bitcast_ln23_2, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="659" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:160 %sub_1 = dsub i64 %bitcast_ln23_4, i64 %mul2_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>

<operation id="660" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:164 %sub_2 = dsub i64 %bitcast_ln23_6, i64 %mul2_2

]]></Node>
<StgValue><ssdm name="sub_2"/></StgValue>
</operation>

<operation id="661" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:168 %sub_3 = dsub i64 %bitcast_ln23_8, i64 %mul2_3

]]></Node>
<StgValue><ssdm name="sub_3"/></StgValue>
</operation>

<operation id="662" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:172 %sub_4 = dsub i64 %bitcast_ln23_10, i64 %mul2_4

]]></Node>
<StgValue><ssdm name="sub_4"/></StgValue>
</operation>

<operation id="663" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:176 %sub_5 = dsub i64 %bitcast_ln23_12, i64 %mul2_5

]]></Node>
<StgValue><ssdm name="sub_5"/></StgValue>
</operation>

<operation id="664" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:180 %sub_6 = dsub i64 %bitcast_ln23_14, i64 %mul2_6

]]></Node>
<StgValue><ssdm name="sub_6"/></StgValue>
</operation>

<operation id="665" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:184 %sub_7 = dsub i64 %bitcast_ln23_16, i64 %mul2_7

]]></Node>
<StgValue><ssdm name="sub_7"/></StgValue>
</operation>

<operation id="666" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:188 %sub_8 = dsub i64 %bitcast_ln23_18, i64 %mul2_8

]]></Node>
<StgValue><ssdm name="sub_8"/></StgValue>
</operation>

<operation id="667" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:192 %sub_9 = dsub i64 %bitcast_ln23_20, i64 %mul2_9

]]></Node>
<StgValue><ssdm name="sub_9"/></StgValue>
</operation>

<operation id="668" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:196 %sub_s = dsub i64 %bitcast_ln23_22, i64 %mul2_s

]]></Node>
<StgValue><ssdm name="sub_s"/></StgValue>
</operation>

<operation id="669" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:200 %sub_10 = dsub i64 %bitcast_ln23_24, i64 %mul2_10

]]></Node>
<StgValue><ssdm name="sub_10"/></StgValue>
</operation>

<operation id="670" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:204 %sub_11 = dsub i64 %bitcast_ln23_26, i64 %mul2_11

]]></Node>
<StgValue><ssdm name="sub_11"/></StgValue>
</operation>

<operation id="671" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:208 %sub_12 = dsub i64 %bitcast_ln23_28, i64 %mul2_12

]]></Node>
<StgValue><ssdm name="sub_12"/></StgValue>
</operation>

<operation id="672" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:212 %sub_13 = dsub i64 %bitcast_ln23_30, i64 %mul2_13

]]></Node>
<StgValue><ssdm name="sub_13"/></StgValue>
</operation>

<operation id="673" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:216 %sub_14 = dsub i64 %bitcast_ln23_32, i64 %mul2_14

]]></Node>
<StgValue><ssdm name="sub_14"/></StgValue>
</operation>

<operation id="674" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:220 %sub_15 = dsub i64 %bitcast_ln23_34, i64 %mul2_15

]]></Node>
<StgValue><ssdm name="sub_15"/></StgValue>
</operation>

<operation id="675" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:224 %sub_16 = dsub i64 %bitcast_ln23_36, i64 %mul2_16

]]></Node>
<StgValue><ssdm name="sub_16"/></StgValue>
</operation>

<operation id="676" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:228 %sub_17 = dsub i64 %bitcast_ln23_38, i64 %mul2_17

]]></Node>
<StgValue><ssdm name="sub_17"/></StgValue>
</operation>

<operation id="677" st_id="116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:232 %sub_18 = dsub i64 %bitcast_ln23_40, i64 %mul2_18

]]></Node>
<StgValue><ssdm name="sub_18"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="678" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:156 %sub = dsub i64 %bitcast_ln23_2, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="679" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:160 %sub_1 = dsub i64 %bitcast_ln23_4, i64 %mul2_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>

<operation id="680" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:164 %sub_2 = dsub i64 %bitcast_ln23_6, i64 %mul2_2

]]></Node>
<StgValue><ssdm name="sub_2"/></StgValue>
</operation>

<operation id="681" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:168 %sub_3 = dsub i64 %bitcast_ln23_8, i64 %mul2_3

]]></Node>
<StgValue><ssdm name="sub_3"/></StgValue>
</operation>

<operation id="682" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:172 %sub_4 = dsub i64 %bitcast_ln23_10, i64 %mul2_4

]]></Node>
<StgValue><ssdm name="sub_4"/></StgValue>
</operation>

<operation id="683" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:176 %sub_5 = dsub i64 %bitcast_ln23_12, i64 %mul2_5

]]></Node>
<StgValue><ssdm name="sub_5"/></StgValue>
</operation>

<operation id="684" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:180 %sub_6 = dsub i64 %bitcast_ln23_14, i64 %mul2_6

]]></Node>
<StgValue><ssdm name="sub_6"/></StgValue>
</operation>

<operation id="685" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:184 %sub_7 = dsub i64 %bitcast_ln23_16, i64 %mul2_7

]]></Node>
<StgValue><ssdm name="sub_7"/></StgValue>
</operation>

<operation id="686" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:188 %sub_8 = dsub i64 %bitcast_ln23_18, i64 %mul2_8

]]></Node>
<StgValue><ssdm name="sub_8"/></StgValue>
</operation>

<operation id="687" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:192 %sub_9 = dsub i64 %bitcast_ln23_20, i64 %mul2_9

]]></Node>
<StgValue><ssdm name="sub_9"/></StgValue>
</operation>

<operation id="688" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:196 %sub_s = dsub i64 %bitcast_ln23_22, i64 %mul2_s

]]></Node>
<StgValue><ssdm name="sub_s"/></StgValue>
</operation>

<operation id="689" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:200 %sub_10 = dsub i64 %bitcast_ln23_24, i64 %mul2_10

]]></Node>
<StgValue><ssdm name="sub_10"/></StgValue>
</operation>

<operation id="690" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:204 %sub_11 = dsub i64 %bitcast_ln23_26, i64 %mul2_11

]]></Node>
<StgValue><ssdm name="sub_11"/></StgValue>
</operation>

<operation id="691" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:208 %sub_12 = dsub i64 %bitcast_ln23_28, i64 %mul2_12

]]></Node>
<StgValue><ssdm name="sub_12"/></StgValue>
</operation>

<operation id="692" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:212 %sub_13 = dsub i64 %bitcast_ln23_30, i64 %mul2_13

]]></Node>
<StgValue><ssdm name="sub_13"/></StgValue>
</operation>

<operation id="693" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:216 %sub_14 = dsub i64 %bitcast_ln23_32, i64 %mul2_14

]]></Node>
<StgValue><ssdm name="sub_14"/></StgValue>
</operation>

<operation id="694" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:220 %sub_15 = dsub i64 %bitcast_ln23_34, i64 %mul2_15

]]></Node>
<StgValue><ssdm name="sub_15"/></StgValue>
</operation>

<operation id="695" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:224 %sub_16 = dsub i64 %bitcast_ln23_36, i64 %mul2_16

]]></Node>
<StgValue><ssdm name="sub_16"/></StgValue>
</operation>

<operation id="696" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:228 %sub_17 = dsub i64 %bitcast_ln23_38, i64 %mul2_17

]]></Node>
<StgValue><ssdm name="sub_17"/></StgValue>
</operation>

<operation id="697" st_id="117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:232 %sub_18 = dsub i64 %bitcast_ln23_40, i64 %mul2_18

]]></Node>
<StgValue><ssdm name="sub_18"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="698" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:157 %bitcast_ln25 = bitcast i64 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln25"/></StgValue>
</operation>

<operation id="699" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:158 %store_ln25 = store i64 %bitcast_ln25, i10 %A_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="700" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:233 %bitcast_ln25_19 = bitcast i64 %sub_18

]]></Node>
<StgValue><ssdm name="bitcast_ln25_19"/></StgValue>
</operation>

<operation id="701" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:234 %store_ln25 = store i64 %bitcast_ln25_19, i10 %A_addr_19

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="702" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:229 %bitcast_ln25_18 = bitcast i64 %sub_17

]]></Node>
<StgValue><ssdm name="bitcast_ln25_18"/></StgValue>
</operation>

<operation id="703" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:230 %store_ln25 = store i64 %bitcast_ln25_18, i10 %A_addr_18

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="704" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:221 %bitcast_ln25_16 = bitcast i64 %sub_15

]]></Node>
<StgValue><ssdm name="bitcast_ln25_16"/></StgValue>
</operation>

<operation id="705" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:222 %store_ln25 = store i64 %bitcast_ln25_16, i10 %A_addr_16

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="706" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:225 %bitcast_ln25_17 = bitcast i64 %sub_16

]]></Node>
<StgValue><ssdm name="bitcast_ln25_17"/></StgValue>
</operation>

<operation id="707" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:226 %store_ln25 = store i64 %bitcast_ln25_17, i10 %A_addr_17

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="708" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:213 %bitcast_ln25_14 = bitcast i64 %sub_13

]]></Node>
<StgValue><ssdm name="bitcast_ln25_14"/></StgValue>
</operation>

<operation id="709" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:214 %store_ln25 = store i64 %bitcast_ln25_14, i10 %A_addr_14

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="710" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:217 %bitcast_ln25_15 = bitcast i64 %sub_14

]]></Node>
<StgValue><ssdm name="bitcast_ln25_15"/></StgValue>
</operation>

<operation id="711" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:218 %store_ln25 = store i64 %bitcast_ln25_15, i10 %A_addr_15

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="712" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:161 %bitcast_ln25_1 = bitcast i64 %sub_1

]]></Node>
<StgValue><ssdm name="bitcast_ln25_1"/></StgValue>
</operation>

<operation id="713" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:162 %store_ln25 = store i64 %bitcast_ln25_1, i10 %A_addr_1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="714" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:209 %bitcast_ln25_13 = bitcast i64 %sub_12

]]></Node>
<StgValue><ssdm name="bitcast_ln25_13"/></StgValue>
</operation>

<operation id="715" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:210 %store_ln25 = store i64 %bitcast_ln25_13, i10 %A_addr_13

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="716" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:205 %bitcast_ln25_12 = bitcast i64 %sub_11

]]></Node>
<StgValue><ssdm name="bitcast_ln25_12"/></StgValue>
</operation>

<operation id="717" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:206 %store_ln25 = store i64 %bitcast_ln25_12, i10 %A_addr_12

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="718" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:197 %bitcast_ln25_10 = bitcast i64 %sub_s

]]></Node>
<StgValue><ssdm name="bitcast_ln25_10"/></StgValue>
</operation>

<operation id="719" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:198 %store_ln25 = store i64 %bitcast_ln25_10, i10 %A_addr_10

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="720" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:201 %bitcast_ln25_11 = bitcast i64 %sub_10

]]></Node>
<StgValue><ssdm name="bitcast_ln25_11"/></StgValue>
</operation>

<operation id="721" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:202 %store_ln25 = store i64 %bitcast_ln25_11, i10 %A_addr_11

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="722" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:189 %bitcast_ln25_8 = bitcast i64 %sub_8

]]></Node>
<StgValue><ssdm name="bitcast_ln25_8"/></StgValue>
</operation>

<operation id="723" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:190 %store_ln25 = store i64 %bitcast_ln25_8, i10 %A_addr_8

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="724" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:193 %bitcast_ln25_9 = bitcast i64 %sub_9

]]></Node>
<StgValue><ssdm name="bitcast_ln25_9"/></StgValue>
</operation>

<operation id="725" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:194 %store_ln25 = store i64 %bitcast_ln25_9, i10 %A_addr_9

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="726" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:181 %bitcast_ln25_6 = bitcast i64 %sub_6

]]></Node>
<StgValue><ssdm name="bitcast_ln25_6"/></StgValue>
</operation>

<operation id="727" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:182 %store_ln25 = store i64 %bitcast_ln25_6, i10 %A_addr_6

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="728" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:185 %bitcast_ln25_7 = bitcast i64 %sub_7

]]></Node>
<StgValue><ssdm name="bitcast_ln25_7"/></StgValue>
</operation>

<operation id="729" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:186 %store_ln25 = store i64 %bitcast_ln25_7, i10 %A_addr_7

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="730" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:173 %bitcast_ln25_4 = bitcast i64 %sub_4

]]></Node>
<StgValue><ssdm name="bitcast_ln25_4"/></StgValue>
</operation>

<operation id="731" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:174 %store_ln25 = store i64 %bitcast_ln25_4, i10 %A_addr_4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="732" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:177 %bitcast_ln25_5 = bitcast i64 %sub_5

]]></Node>
<StgValue><ssdm name="bitcast_ln25_5"/></StgValue>
</operation>

<operation id="733" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:178 %store_ln25 = store i64 %bitcast_ln25_5, i10 %A_addr_5

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="734" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:72 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="735" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:165 %bitcast_ln25_2 = bitcast i64 %sub_2

]]></Node>
<StgValue><ssdm name="bitcast_ln25_2"/></StgValue>
</operation>

<operation id="736" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:166 %store_ln25 = store i64 %bitcast_ln25_2, i10 %A_addr_2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="737" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:169 %bitcast_ln25_3 = bitcast i64 %sub_3

]]></Node>
<StgValue><ssdm name="bitcast_ln25_3"/></StgValue>
</operation>

<operation id="738" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:170 %store_ln25 = store i64 %bitcast_ln25_3, i10 %A_addr_3

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="739" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:237 %br_ln20 = br void %VITIS_LOOP_22_5

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
