Design Assistant report for matvec
Thu Apr 27 19:36:58 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant (Signoff) Results - 10 of 85 Rules Failed
  3. TMC-20012 - Missing Output Delay Constraint
  4. TMC-20011 - Missing Input Delay Constraint
  5. RES-50001 - Asynchronous Reset Is Not Synchronized
  6. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
  7. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
  8. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
  9. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
 10. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
 11. TMC-20604 - Registers with High Timing Path Endpoint Span
 12. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
 13. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
 14. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
 15. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
 16. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
 17. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
 18. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
 19. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
 20. CDC-50011 - Combinational Logic Before Synchronizer Chain
 21. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
 22. CLK-30026 - Missing Clock Assignment
 23. CLK-30027 - Multiple Clock Assignments Found
 24. CLK-30028 - Invalid Generated Clock
 25. CLK-30029 - Invalid Clock Assignments
 26. CLK-30030 - PLL Setting Violation
 27. CLK-30033 - Invalid Clock Group Assignment
 28. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
 29. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
 30. CLK-30042 - Incorrect Clock Group Type
 31. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
 32. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
 33. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
 34. RES-50003 - Asynchronous Reset with Insufficient Constraints
 35. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
 36. TMC-20013 - Partial Input Delay
 37. TMC-20014 - Partial Output Delay
 38. TMC-20015 - Inconsistent Min-Max Delay
 39. TMC-20016 - Invalid Reference Pin
 40. TMC-20017 - Loops Detected
 41. TMC-20019 - Partial Multicycle Assignment
 42. TMC-20022 - Incomplete I/O Delay Assignment
 43. TMC-20023 - Invalid Set Net Delay Assignment
 44. TMC-20027 - Collection Filter Matching Multiple Types
 45. TMC-30041 - Constraint with Invalid Clock Reference
 46. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
 47. CLK-30031 - Input Delay Assigned to Clock
 48. FLP-10000 - Physical RAM with Utilization Below Threshold
 49. LNT-30023 - Reset Nets with Polarity Conflict
 50. TMC-20018 - Latches Detected
 51. TMC-20021 - Partial Min-Max Delay Assignment
 52. TMC-20024 - Synchronous Data Delay Assignment
 53. TMC-20026 - Empty Collection Due To Unmatched Filter
 54. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
 55. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
 56. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 57. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
 58. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 59. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
 60. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
 61. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
 62. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
 63. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
 64. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
 65. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
 66. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
 67. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
 68. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
 69. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
 70. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
 71. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
 72. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
 73. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
 74. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
 75. CDC-50101 - Intra-Clock False Path Synchronizer
 76. CDC-50102 - Synchronizer after CDC Topology with Control Signal
 77. CLK-30032 - Improper Clock Targets
 78. FLP-40006 - Pipelining Registers That Might Be Recoverable
 79. RES-50010 - Reset Synchronizer Chains with Constant Output
 80. RES-50101 - Intra-Clock False Path Reset Synchronizer
 81. TMC-20020 - Invalid Multicycle Assignment
 82. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
 83. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
 84. TMC-20552 - User Selected Duplication Candidate was Rejected
 85. TMC-20601 - Registers with High Immediate Fan-Out Tension
 86. TMC-20602 - Registers with High Timing Path Endpoint Tension
 87. TMC-20603 - Registers with High Immediate Fan-Out Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 10 of 85 Rules Failed                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 91         ; 0      ; sdc, system                                    ;
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 67         ; 0      ; sdc, system                                    ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 1          ; 0      ; synchronizer                                   ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                             ; Medium   ; 1,000      ; 0      ; intrinsic-margin, logic-levels                 ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                               ; Medium   ; 267        ; 0      ; intrinsic-margin                               ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 47         ; 0      ; retime                                         ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 34         ; 0      ; minimum-pulse-width                            ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 30         ; 0      ; retime                                         ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 14         ; 0      ; register-duplication, register-spread, place   ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 1          ; 0      ; reset-usage                                    ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains          ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain            ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - Incomplete I/O Delay Assignment                                                                ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; TMC-20018 - Latches Detected                                                                               ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CLK-30032 - Improper Clock Targets                                                                         ; Low      ; 0          ; 0      ; sdc                                            ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		High
Number of violations: 	91
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint                            ;
+-----------------+---------------------------------------------+--------+
; Port            ; Reason                                      ; Waived ;
+-----------------+---------------------------------------------+--------+
; start_ready     ; No output delay was set on the output port. ;        ;
; end_out[8]      ; No output delay was set on the output port. ;        ;
; end_out[9]      ; No output delay was set on the output port. ;        ;
; end_out[10]     ; No output delay was set on the output port. ;        ;
; end_out[11]     ; No output delay was set on the output port. ;        ;
; end_out[12]     ; No output delay was set on the output port. ;        ;
; end_out[13]     ; No output delay was set on the output port. ;        ;
; end_out[14]     ; No output delay was set on the output port. ;        ;
; end_out[15]     ; No output delay was set on the output port. ;        ;
; end_out[16]     ; No output delay was set on the output port. ;        ;
; end_out[17]     ; No output delay was set on the output port. ;        ;
; end_out[0]      ; No output delay was set on the output port. ;        ;
; end_out[18]     ; No output delay was set on the output port. ;        ;
; end_out[19]     ; No output delay was set on the output port. ;        ;
; end_out[20]     ; No output delay was set on the output port. ;        ;
; end_out[21]     ; No output delay was set on the output port. ;        ;
; end_out[22]     ; No output delay was set on the output port. ;        ;
; end_out[23]     ; No output delay was set on the output port. ;        ;
; end_out[24]     ; No output delay was set on the output port. ;        ;
; end_out[25]     ; No output delay was set on the output port. ;        ;
; end_out[26]     ; No output delay was set on the output port. ;        ;
; end_out[27]     ; No output delay was set on the output port. ;        ;
; end_out[1]      ; No output delay was set on the output port. ;        ;
; end_out[28]     ; No output delay was set on the output port. ;        ;
; end_out[29]     ; No output delay was set on the output port. ;        ;
; end_out[30]     ; No output delay was set on the output port. ;        ;
; end_out[31]     ; No output delay was set on the output port. ;        ;
; end_valid       ; No output delay was set on the output port. ;        ;
; V_address1[0]   ; No output delay was set on the output port. ;        ;
; V_address1[1]   ; No output delay was set on the output port. ;        ;
; V_address1[2]   ; No output delay was set on the output port. ;        ;
; V_address1[3]   ; No output delay was set on the output port. ;        ;
; V_address1[4]   ; No output delay was set on the output port. ;        ;
; end_out[2]      ; No output delay was set on the output port. ;        ;
; V_ce1           ; No output delay was set on the output port. ;        ;
; M_address1[0]   ; No output delay was set on the output port. ;        ;
; M_address1[1]   ; No output delay was set on the output port. ;        ;
; M_address1[2]   ; No output delay was set on the output port. ;        ;
; M_address1[3]   ; No output delay was set on the output port. ;        ;
; M_address1[4]   ; No output delay was set on the output port. ;        ;
; M_address1[5]   ; No output delay was set on the output port. ;        ;
; M_address1[6]   ; No output delay was set on the output port. ;        ;
; M_address1[7]   ; No output delay was set on the output port. ;        ;
; M_address1[8]   ; No output delay was set on the output port. ;        ;
; end_out[3]      ; No output delay was set on the output port. ;        ;
; M_address1[9]   ; No output delay was set on the output port. ;        ;
; M_address1[10]  ; No output delay was set on the output port. ;        ;
; M_ce1           ; No output delay was set on the output port. ;        ;
; Out_address0[0] ; No output delay was set on the output port. ;        ;
; Out_address0[1] ; No output delay was set on the output port. ;        ;
; Out_address0[2] ; No output delay was set on the output port. ;        ;
; Out_address0[3] ; No output delay was set on the output port. ;        ;
; Out_address0[4] ; No output delay was set on the output port. ;        ;
; Out_ce0         ; No output delay was set on the output port. ;        ;
; Out_we0         ; No output delay was set on the output port. ;        ;
; end_out[4]      ; No output delay was set on the output port. ;        ;
; Out_dout0[0]    ; No output delay was set on the output port. ;        ;
; Out_dout0[1]    ; No output delay was set on the output port. ;        ;
; Out_dout0[2]    ; No output delay was set on the output port. ;        ;
; Out_dout0[3]    ; No output delay was set on the output port. ;        ;
; Out_dout0[4]    ; No output delay was set on the output port. ;        ;
; Out_dout0[5]    ; No output delay was set on the output port. ;        ;
; Out_dout0[6]    ; No output delay was set on the output port. ;        ;
; Out_dout0[7]    ; No output delay was set on the output port. ;        ;
; Out_dout0[8]    ; No output delay was set on the output port. ;        ;
; Out_dout0[9]    ; No output delay was set on the output port. ;        ;
; end_out[5]      ; No output delay was set on the output port. ;        ;
; Out_dout0[10]   ; No output delay was set on the output port. ;        ;
; Out_dout0[11]   ; No output delay was set on the output port. ;        ;
; Out_dout0[12]   ; No output delay was set on the output port. ;        ;
; Out_dout0[13]   ; No output delay was set on the output port. ;        ;
; Out_dout0[14]   ; No output delay was set on the output port. ;        ;
; Out_dout0[15]   ; No output delay was set on the output port. ;        ;
; Out_dout0[16]   ; No output delay was set on the output port. ;        ;
; Out_dout0[17]   ; No output delay was set on the output port. ;        ;
; Out_dout0[18]   ; No output delay was set on the output port. ;        ;
; Out_dout0[19]   ; No output delay was set on the output port. ;        ;
; end_out[6]      ; No output delay was set on the output port. ;        ;
; Out_dout0[20]   ; No output delay was set on the output port. ;        ;
; Out_dout0[21]   ; No output delay was set on the output port. ;        ;
; Out_dout0[22]   ; No output delay was set on the output port. ;        ;
; Out_dout0[23]   ; No output delay was set on the output port. ;        ;
; Out_dout0[24]   ; No output delay was set on the output port. ;        ;
; Out_dout0[25]   ; No output delay was set on the output port. ;        ;
; Out_dout0[26]   ; No output delay was set on the output port. ;        ;
; Out_dout0[27]   ; No output delay was set on the output port. ;        ;
; Out_dout0[28]   ; No output delay was set on the output port. ;        ;
; Out_dout0[29]   ; No output delay was set on the output port. ;        ;
; end_out[7]      ; No output delay was set on the output port. ;        ;
; Out_dout0[30]   ; No output delay was set on the output port. ;        ;
; Out_dout0[31]   ; No output delay was set on the output port. ;        ;
+-----------------+---------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	67
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint                       ;
+-------------+-------------------------------------------+--------+
; Port        ; Reason                                    ; Waived ;
+-------------+-------------------------------------------+--------+
; rst         ; No input delay was set on the input port. ;        ;
; M_din1[6]   ; No input delay was set on the input port. ;        ;
; M_din1[7]   ; No input delay was set on the input port. ;        ;
; M_din1[8]   ; No input delay was set on the input port. ;        ;
; M_din1[9]   ; No input delay was set on the input port. ;        ;
; M_din1[10]  ; No input delay was set on the input port. ;        ;
; M_din1[11]  ; No input delay was set on the input port. ;        ;
; M_din1[12]  ; No input delay was set on the input port. ;        ;
; M_din1[13]  ; No input delay was set on the input port. ;        ;
; M_din1[14]  ; No input delay was set on the input port. ;        ;
; M_din1[15]  ; No input delay was set on the input port. ;        ;
; end_ready   ; No input delay was set on the input port. ;        ;
; M_din1[16]  ; No input delay was set on the input port. ;        ;
; M_din1[17]  ; No input delay was set on the input port. ;        ;
; V_din1[0]   ; No input delay was set on the input port. ;        ;
; V_din1[1]   ; No input delay was set on the input port. ;        ;
; V_din1[2]   ; No input delay was set on the input port. ;        ;
; V_din1[3]   ; No input delay was set on the input port. ;        ;
; V_din1[4]   ; No input delay was set on the input port. ;        ;
; V_din1[5]   ; No input delay was set on the input port. ;        ;
; V_din1[6]   ; No input delay was set on the input port. ;        ;
; V_din1[7]   ; No input delay was set on the input port. ;        ;
; start_valid ; No input delay was set on the input port. ;        ;
; V_din1[8]   ; No input delay was set on the input port. ;        ;
; V_din1[9]   ; No input delay was set on the input port. ;        ;
; V_din1[10]  ; No input delay was set on the input port. ;        ;
; V_din1[11]  ; No input delay was set on the input port. ;        ;
; V_din1[12]  ; No input delay was set on the input port. ;        ;
; V_din1[13]  ; No input delay was set on the input port. ;        ;
; V_din1[14]  ; No input delay was set on the input port. ;        ;
; V_din1[15]  ; No input delay was set on the input port. ;        ;
; V_din1[16]  ; No input delay was set on the input port. ;        ;
; V_din1[17]  ; No input delay was set on the input port. ;        ;
; M_din1[0]   ; No input delay was set on the input port. ;        ;
; V_din1[18]  ; No input delay was set on the input port. ;        ;
; V_din1[19]  ; No input delay was set on the input port. ;        ;
; V_din1[20]  ; No input delay was set on the input port. ;        ;
; V_din1[21]  ; No input delay was set on the input port. ;        ;
; V_din1[22]  ; No input delay was set on the input port. ;        ;
; V_din1[23]  ; No input delay was set on the input port. ;        ;
; V_din1[24]  ; No input delay was set on the input port. ;        ;
; V_din1[25]  ; No input delay was set on the input port. ;        ;
; V_din1[26]  ; No input delay was set on the input port. ;        ;
; V_din1[27]  ; No input delay was set on the input port. ;        ;
; M_din1[1]   ; No input delay was set on the input port. ;        ;
; V_din1[28]  ; No input delay was set on the input port. ;        ;
; V_din1[29]  ; No input delay was set on the input port. ;        ;
; V_din1[30]  ; No input delay was set on the input port. ;        ;
; V_din1[31]  ; No input delay was set on the input port. ;        ;
; M_din1[18]  ; No input delay was set on the input port. ;        ;
; M_din1[19]  ; No input delay was set on the input port. ;        ;
; M_din1[20]  ; No input delay was set on the input port. ;        ;
; M_din1[21]  ; No input delay was set on the input port. ;        ;
; M_din1[22]  ; No input delay was set on the input port. ;        ;
; M_din1[23]  ; No input delay was set on the input port. ;        ;
; M_din1[2]   ; No input delay was set on the input port. ;        ;
; M_din1[24]  ; No input delay was set on the input port. ;        ;
; M_din1[25]  ; No input delay was set on the input port. ;        ;
; M_din1[26]  ; No input delay was set on the input port. ;        ;
; M_din1[27]  ; No input delay was set on the input port. ;        ;
; M_din1[28]  ; No input delay was set on the input port. ;        ;
; M_din1[29]  ; No input delay was set on the input port. ;        ;
; M_din1[30]  ; No input delay was set on the input port. ;        ;
; M_din1[31]  ; No input delay was set on the input port. ;        ;
; M_din1[3]   ; No input delay was set on the input port. ;        ;
; M_din1[4]   ; No input delay was set on the input port. ;        ;
; M_din1[5]   ; No input delay was set on the input port. ;        ;
+-------------+-------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------------------------------------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                                                 ;
+--------------+----------------------+----------------+---------------------------------+----------------------------------+--------+
; Reset Source ; Reset Source Clock   ; Register Clock ; Number of Registers Being Reset ; Sample Register Being Reset      ; Waived ;
+--------------+----------------------+----------------+---------------------------------+----------------------------------+--------+
; rst          ; Unconstrained domain ; clk            ; 662                             ; start_0|startBuff|tehb1|full_reg ;        ;
+--------------+----------------------+----------------+---------------------------------+----------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	1,000
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+------------+----------------+------------------+------------------------+--------+
; Slack  ; From Node                                                                                             ; To Node                                                                                               ; Intrinsic Margin ; Cell Delay ; Local IC Delay ; Logic-Only Slack ; Worst-Case Corner      ; Waived ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+------------+----------------+------------------+------------------------+--------+
; -1.671 ; Buffer_15|fifo|Head[1]                                                                                ; forkC_16|generateBlocks[0].regblock|reg_value~RTM_2                                                   ; 0.790            ; 0.914      ; 1.420          ; -1.544           ; 1 Slow vid1 -40C Model ;        ;
; -1.859 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.842            ; 1.100      ; 1.281          ; -1.539           ; Slow 900mV 100C Model  ;        ;
; -1.792 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.842            ; 1.102      ; 1.277          ; -1.537           ; Slow 900mV 100C Model  ;        ;
; -1.805 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.842            ; 1.151      ; 1.225          ; -1.534           ; Slow 900mV 100C Model  ;        ;
; -2.027 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 1.062      ; 1.415          ; -1.529           ; Slow 900mV 100C Model  ;        ;
; -1.960 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 1.064      ; 1.411          ; -1.527           ; Slow 900mV 100C Model  ;        ;
; -1.973 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 1.113      ; 1.359          ; -1.524           ; Slow 900mV 100C Model  ;        ;
; -1.649 ; Buffer_8|fifo|Head[1]                                                                                 ; forkC_16|generateBlocks[0].regblock|reg_value~RTM_2                                                   ; 0.788            ; 0.856      ; 1.455          ; -1.523           ; 1 Slow vid1 -40C Model ;        ;
; -1.690 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.769            ; 1.064      ; 1.224          ; -1.519           ; Slow 900mV 100C Model  ;        ;
; -1.680 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.769            ; 1.055      ; 1.223          ; -1.509           ; Slow 900mV 100C Model  ;        ;
; -1.651 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.875            ; 1.026      ; 1.358          ; -1.509           ; Slow 900mV 100C Model  ;        ;
; -1.808 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.842            ; 1.152      ; 1.198          ; -1.508           ; Slow 900mV 100C Model  ;        ;
; -1.978 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.095      ; 1.370          ; -1.502           ; Slow 900mV 100C Model  ;        ;
; -1.911 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.097      ; 1.366          ; -1.500           ; Slow 900mV 100C Model  ;        ;
; -1.976 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 1.114      ; 1.332          ; -1.498           ; Slow 900mV 100C Model  ;        ;
; -1.924 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.146      ; 1.314          ; -1.497           ; Slow 900mV 100C Model  ;        ;
; -1.959 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.103      ; 1.343          ; -1.490           ; Slow 900mV 100C Model  ;        ;
; -1.892 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.105      ; 1.339          ; -1.488           ; Slow 900mV 100C Model  ;        ;
; -1.905 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.154      ; 1.287          ; -1.485           ; Slow 900mV 100C Model  ;        ;
; -1.764 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.769            ; 1.021      ; 1.230          ; -1.482           ; Slow 900mV 100C Model  ;        ;
; -1.801 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[31]                                                                 ; 0.840            ; 1.094      ; 1.227          ; -1.481           ; Slow 900mV 100C Model  ;        ;
; -1.734 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[31]                                                                 ; 0.840            ; 1.096      ; 1.223          ; -1.479           ; Slow 900mV 100C Model  ;        ;
; -1.889 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.961            ; 1.036      ; 1.402          ; -1.477           ; Slow 900mV 100C Model  ;        ;
; -1.813 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.842            ; 1.084      ; 1.235          ; -1.477           ; Slow 900mV 100C Model  ;        ;
; -2.027 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 1.057      ; 1.382          ; -1.477           ; Slow 900mV 100C Model  ;        ;
; -1.648 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.769            ; 1.035      ; 1.211          ; -1.477           ; Slow 900mV 100C Model  ;        ;
; -1.747 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[31]                                                                 ; 0.840            ; 1.145      ; 1.171          ; -1.476           ; Slow 900mV 100C Model  ;        ;
; -1.822 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.961            ; 1.038      ; 1.398          ; -1.475           ; Slow 900mV 100C Model  ;        ;
; -1.960 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 1.059      ; 1.378          ; -1.475           ; Slow 900mV 100C Model  ;        ;
; -2.000 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 1.053      ; 1.375          ; -1.474           ; Slow 900mV 100C Model  ;        ;
; -1.835 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.961            ; 1.087      ; 1.346          ; -1.472           ; Slow 900mV 100C Model  ;        ;
; -1.973 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 1.108      ; 1.326          ; -1.472           ; Slow 900mV 100C Model  ;        ;
; -1.725 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.875            ; 0.983      ; 1.364          ; -1.472           ; Slow 900mV 100C Model  ;        ;
; -1.933 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 1.055      ; 1.371          ; -1.472           ; Slow 900mV 100C Model  ;        ;
; -1.927 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.147      ; 1.287          ; -1.471           ; Slow 900mV 100C Model  ;        ;
; -2.027 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.104      ; 1.349          ; -1.470           ; Slow 900mV 100C Model  ;        ;
; -1.946 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 1.104      ; 1.319          ; -1.469           ; Slow 900mV 100C Model  ;        ;
; -1.883 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[32]                                                                 ; 0.833            ; 1.114      ; 1.187          ; -1.468           ; Slow 900mV 100C Model  ;        ;
; -1.960 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.106      ; 1.345          ; -1.468           ; Slow 900mV 100C Model  ;        ;
; -1.981 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 1.046      ; 1.369          ; -1.467           ; Slow 900mV 100C Model  ;        ;
; -1.816 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[32]                                                                 ; 0.833            ; 1.116      ; 1.183          ; -1.466           ; Slow 900mV 100C Model  ;        ;
; -2.026 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.145      ; 1.178          ; -1.466           ; Slow 900mV 100C Model  ;        ;
; -1.973 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.155      ; 1.293          ; -1.465           ; Slow 900mV 100C Model  ;        ;
; -1.959 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.147      ; 1.174          ; -1.464           ; Slow 900mV 100C Model  ;        ;
; -1.878 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.832            ; 1.117      ; 1.178          ; -1.463           ; Slow 900mV 100C Model  ;        ;
; -1.829 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[32]                                                                 ; 0.833            ; 1.165      ; 1.131          ; -1.463           ; Slow 900mV 100C Model  ;        ;
; -1.972 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.196      ; 1.122          ; -1.461           ; Slow 900mV 100C Model  ;        ;
; -1.811 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.832            ; 1.119      ; 1.174          ; -1.461           ; Slow 900mV 100C Model  ;        ;
; -1.714 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_10|fifo|Tail[1]                                                                                ; 0.543            ; 0.940      ; 1.063          ; -1.460           ; 1 Slow vid1 -40C Model ;        ;
; -1.908 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.155      ; 1.260          ; -1.459           ; Slow 900mV 100C Model  ;        ;
; -1.824 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.832            ; 1.168      ; 1.122          ; -1.458           ; Slow 900mV 100C Model  ;        ;
; -1.712 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_10|fifo|Tail[0]                                                                                ; 0.545            ; 0.940      ; 1.063          ; -1.458           ; 1 Slow vid1 -40C Model ;        ;
; -1.651 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.889            ; 1.021      ; 1.325          ; -1.457           ; Slow 900mV 100C Model  ;        ;
; -1.870 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.841            ; 1.035      ; 1.261          ; -1.455           ; Slow 900mV 100C Model  ;        ;
; -1.869 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[27]~RTM_29                                                                    ; 0.858            ; 1.122      ; 1.190          ; -1.454           ; Slow 900mV 100C Model  ;        ;
; -1.803 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.841            ; 1.037      ; 1.257          ; -1.453           ; Slow 900mV 100C Model  ;        ;
; -1.802 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[27]~RTM_29                                                                    ; 0.858            ; 1.124      ; 1.186          ; -1.452           ; Slow 900mV 100C Model  ;        ;
; -1.789 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.842            ; 1.066      ; 1.228          ; -1.452           ; Slow 900mV 100C Model  ;        ;
; -1.816 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.841            ; 1.086      ; 1.205          ; -1.450           ; Slow 900mV 100C Model  ;        ;
; -1.750 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[31]                                                                 ; 0.840            ; 1.146      ; 1.144          ; -1.450           ; Slow 900mV 100C Model  ;        ;
; -1.651 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.910            ; 1.068      ; 1.292          ; -1.450           ; Slow 900mV 100C Model  ;        ;
; -1.815 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[27]~RTM_29                                                                    ; 0.858            ; 1.173      ; 1.134          ; -1.449           ; Slow 900mV 100C Model  ;        ;
; -1.922 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 1.112      ; 1.299          ; -1.449           ; Slow 900mV 100C Model  ;        ;
; -1.863 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[30]                                                                 ; 0.831            ; 1.099      ; 1.180          ; -1.448           ; Slow 900mV 100C Model  ;        ;
; -1.855 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 1.114      ; 1.295          ; -1.447           ; Slow 900mV 100C Model  ;        ;
; -1.976 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 1.109      ; 1.299          ; -1.446           ; Slow 900mV 100C Model  ;        ;
; -1.838 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.961            ; 1.088      ; 1.319          ; -1.446           ; Slow 900mV 100C Model  ;        ;
; -1.796 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[30]                                                                 ; 0.831            ; 1.101      ; 1.176          ; -1.446           ; Slow 900mV 100C Model  ;        ;
; -1.676 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.890            ; 1.016      ; 1.319          ; -1.445           ; Slow 900mV 100C Model  ;        ;
; -1.868 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 1.163      ; 1.243          ; -1.444           ; Slow 900mV 100C Model  ;        ;
; -1.858 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.840            ; 1.035      ; 1.248          ; -1.443           ; Slow 900mV 100C Model  ;        ;
; -1.809 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[30]                                                                 ; 0.831            ; 1.150      ; 1.124          ; -1.443           ; Slow 900mV 100C Model  ;        ;
; -1.793 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.842            ; 1.061      ; 1.224          ; -1.443           ; Slow 900mV 100C Model  ;        ;
; -1.949 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 1.105      ; 1.292          ; -1.443           ; Slow 900mV 100C Model  ;        ;
; -1.925 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 1.036      ; 1.370          ; -1.443           ; Slow 900mV 100C Model  ;        ;
; -1.806 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[29]                                                                 ; 0.833            ; 1.064      ; 1.211          ; -1.442           ; Slow 900mV 100C Model  ;        ;
; -1.957 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 1.028      ; 1.362          ; -1.442           ; Slow 900mV 100C Model  ;        ;
; -1.947 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 1.056      ; 1.227          ; -1.442           ; Slow 900mV 100C Model  ;        ;
; -1.858 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 1.038      ; 1.366          ; -1.441           ; Slow 900mV 100C Model  ;        ;
; -1.791 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.840            ; 1.037      ; 1.244          ; -1.441           ; Slow 900mV 100C Model  ;        ;
; -1.777 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.842            ; 1.083      ; 1.200          ; -1.441           ; Slow 900mV 100C Model  ;        ;
; -1.880 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 1.058      ; 1.223          ; -1.440           ; Slow 900mV 100C Model  ;        ;
; -1.952 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.130      ; 1.166          ; -1.440           ; Slow 900mV 100C Model  ;        ;
; -1.739 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[29]                                                                 ; 0.833            ; 1.066      ; 1.207          ; -1.440           ; Slow 900mV 100C Model  ;        ;
; -1.932 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.079      ; 1.324          ; -1.440           ; Slow 900mV 100C Model  ;        ;
; -1.976 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.156      ; 1.266          ; -1.439           ; Slow 900mV 100C Model  ;        ;
; -1.920 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 1.056      ; 1.216          ; -1.439           ; Slow 900mV 100C Model  ;        ;
; -1.885 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.132      ; 1.162          ; -1.438           ; Slow 900mV 100C Model  ;        ;
; -1.871 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 1.087      ; 1.314          ; -1.438           ; Slow 900mV 100C Model  ;        ;
; -1.804 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.840            ; 1.086      ; 1.192          ; -1.438           ; Slow 900mV 100C Model  ;        ;
; -1.853 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 1.058      ; 1.212          ; -1.437           ; Slow 900mV 100C Model  ;        ;
; -1.832 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[32]                                                                 ; 0.833            ; 1.166      ; 1.104          ; -1.437           ; Slow 900mV 100C Model  ;        ;
; -1.752 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[29]                                                                 ; 0.833            ; 1.115      ; 1.155          ; -1.437           ; Slow 900mV 100C Model  ;        ;
; -1.893 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 1.107      ; 1.171          ; -1.437           ; Slow 900mV 100C Model  ;        ;
; -2.027 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.112      ; 1.183          ; -1.436           ; Slow 900mV 100C Model  ;        ;
; -1.975 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.197      ; 1.095          ; -1.435           ; Slow 900mV 100C Model  ;        ;
; -1.898 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.181      ; 1.110          ; -1.435           ; Slow 900mV 100C Model  ;        ;
; -1.866 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 1.107      ; 1.160          ; -1.434           ; Slow 900mV 100C Model  ;        ;
; -1.960 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.114      ; 1.179          ; -1.434           ; Slow 900mV 100C Model  ;        ;
; -1.961 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 1.023      ; 1.358          ; -1.433           ; Slow 900mV 100C Model  ;        ;
; -1.657 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.883            ; 1.024      ; 1.292          ; -1.433           ; Slow 900mV 100C Model  ;        ;
; -1.827 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.832            ; 1.169      ; 1.095          ; -1.432           ; Slow 900mV 100C Model  ;        ;
; -1.973 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.163      ; 1.127          ; -1.431           ; Slow 900mV 100C Model  ;        ;
; -1.945 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 1.045      ; 1.334          ; -1.431           ; Slow 900mV 100C Model  ;        ;
; -1.845 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.832            ; 1.083      ; 1.179          ; -1.430           ; Slow 900mV 100C Model  ;        ;
; -1.842 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.964            ; 1.079      ; 1.315          ; -1.430           ; Slow 900mV 100C Model  ;        ;
; -1.778 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.832            ; 1.085      ; 1.175          ; -1.428           ; Slow 900mV 100C Model  ;        ;
; -1.775 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.964            ; 1.081      ; 1.311          ; -1.428           ; Slow 900mV 100C Model  ;        ;
; -1.913 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.087      ; 1.297          ; -1.428           ; Slow 900mV 100C Model  ;        ;
; -1.791 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.832            ; 1.134      ; 1.123          ; -1.425           ; Slow 900mV 100C Model  ;        ;
; -1.788 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.964            ; 1.130      ; 1.259          ; -1.425           ; Slow 900mV 100C Model  ;        ;
; -1.819 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.841            ; 1.087      ; 1.178          ; -1.424           ; Slow 900mV 100C Model  ;        ;
; -1.706 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_2|fifo|Memory_rtl_0_bypass[31]                                                                 ; 0.767            ; 1.015      ; 1.176          ; -1.424           ; Slow 900mV 100C Model  ;        ;
; -1.818 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[27]~RTM_29                                                                    ; 0.858            ; 1.174      ; 1.107          ; -1.423           ; Slow 900mV 100C Model  ;        ;
; -1.725 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.889            ; 0.978      ; 1.331          ; -1.420           ; Slow 900mV 100C Model  ;        ;
; -1.755 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[31]                                                                 ; 0.840            ; 1.078      ; 1.181          ; -1.419           ; Slow 900mV 100C Model  ;        ;
; -1.898 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.982            ; 1.100      ; 1.301          ; -1.419           ; Slow 900mV 100C Model  ;        ;
; -1.871 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 1.164      ; 1.216          ; -1.418           ; Slow 900mV 100C Model  ;        ;
; -1.831 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.982            ; 1.102      ; 1.297          ; -1.417           ; Slow 900mV 100C Model  ;        ;
; -1.812 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[30]                                                                 ; 0.831            ; 1.151      ; 1.097          ; -1.417           ; Slow 900mV 100C Model  ;        ;
; -1.698 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.881            ; 0.974      ; 1.324          ; -1.417           ; Slow 900mV 100C Model  ;        ;
; -1.981 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 1.041      ; 1.336          ; -1.415           ; Slow 900mV 100C Model  ;        ;
; -1.843 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.961            ; 1.020      ; 1.356          ; -1.415           ; Slow 900mV 100C Model  ;        ;
; -1.908 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.061      ; 1.317          ; -1.415           ; Slow 900mV 100C Model  ;        ;
; -1.844 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.982            ; 1.151      ; 1.245          ; -1.414           ; Slow 900mV 100C Model  ;        ;
; -1.763 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.842            ; 1.059      ; 1.196          ; -1.413           ; Slow 900mV 100C Model  ;        ;
; -1.725 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.910            ; 1.025      ; 1.298          ; -1.413           ; Slow 900mV 100C Model  ;        ;
; -1.874 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 1.088      ; 1.287          ; -1.412           ; Slow 900mV 100C Model  ;        ;
; -1.807 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.840            ; 1.087      ; 1.165          ; -1.412           ; Slow 900mV 100C Model  ;        ;
; -1.954 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 1.037      ; 1.329          ; -1.412           ; Slow 900mV 100C Model  ;        ;
; -1.749 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.842            ; 1.065      ; 1.189          ; -1.412           ; Slow 900mV 100C Model  ;        ;
; -1.956 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 1.084      ; 1.185          ; -1.411           ; Slow 900mV 100C Model  ;        ;
; -1.755 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[29]                                                                 ; 0.833            ; 1.116      ; 1.128          ; -1.411           ; Slow 900mV 100C Model  ;        ;
; -1.896 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 1.108      ; 1.144          ; -1.411           ; Slow 900mV 100C Model  ;        ;
; -1.889 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 1.086      ; 1.181          ; -1.409           ; Slow 900mV 100C Model  ;        ;
; -1.956 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 1.071      ; 1.194          ; -1.409           ; Slow 900mV 100C Model  ;        ;
; -1.708 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.784            ; 1.066      ; 1.127          ; -1.409           ; Slow 900mV 100C Model  ;        ;
; -1.901 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.182      ; 1.083          ; -1.409           ; Slow 900mV 100C Model  ;        ;
; -1.869 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 1.108      ; 1.133          ; -1.408           ; Slow 900mV 100C Model  ;        ;
; -1.981 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.088      ; 1.303          ; -1.408           ; Slow 900mV 100C Model  ;        ;
; -1.889 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 1.073      ; 1.190          ; -1.407           ; Slow 900mV 100C Model  ;        ;
; -1.837 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[32]                                                                 ; 0.833            ; 1.098      ; 1.141          ; -1.406           ; Slow 900mV 100C Model  ;        ;
; -1.930 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 1.031      ; 1.333          ; -1.406           ; Slow 900mV 100C Model  ;        ;
; -1.912 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.056      ; 1.313          ; -1.406           ; Slow 900mV 100C Model  ;        ;
; -1.902 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 1.135      ; 1.129          ; -1.406           ; Slow 900mV 100C Model  ;        ;
; -1.884 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[30]~RTM_32                                                                    ; 0.856            ; 1.079      ; 1.182          ; -1.405           ; Slow 900mV 100C Model  ;        ;
; -1.976 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.164      ; 1.100          ; -1.405           ; Slow 900mV 100C Model  ;        ;
; -1.980 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.129      ; 1.132          ; -1.404           ; Slow 900mV 100C Model  ;        ;
; -1.863 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 1.033      ; 1.329          ; -1.404           ; Slow 900mV 100C Model  ;        ;
; -1.902 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 1.122      ; 1.138          ; -1.404           ; Slow 900mV 100C Model  ;        ;
; -1.896 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.078      ; 1.289          ; -1.404           ; Slow 900mV 100C Model  ;        ;
; -1.889 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.069      ; 1.290          ; -1.403           ; Slow 900mV 100C Model  ;        ;
; -1.817 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[30]~RTM_32                                                                    ; 0.856            ; 1.081      ; 1.178          ; -1.403           ; Slow 900mV 100C Model  ;        ;
; -1.931 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 1.021      ; 1.330          ; -1.403           ; Slow 900mV 100C Model  ;        ;
; -1.669 ; Buffer_2|fifo|Memory_rtl_0_bypass[0]                                                                  ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.773            ; 0.920      ; 1.256          ; -1.403           ; Slow 900mV 100C Model  ;        ;
; -1.917 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 1.027      ; 1.323          ; -1.402           ; Slow 900mV 100C Model  ;        ;
; -1.832 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.832            ; 1.101      ; 1.132          ; -1.401           ; Slow 900mV 100C Model  ;        ;
; -1.875 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 1.083      ; 1.275          ; -1.400           ; Slow 900mV 100C Model  ;        ;
; -1.830 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[30]~RTM_32                                                                    ; 0.856            ; 1.130      ; 1.126          ; -1.400           ; Slow 900mV 100C Model  ;        ;
; -1.794 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.832            ; 1.135      ; 1.096          ; -1.399           ; Slow 900mV 100C Model  ;        ;
; -1.791 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.964            ; 1.131      ; 1.232          ; -1.399           ; Slow 900mV 100C Model  ;        ;
; -1.810 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[31]~RTM_33                                                                    ; 0.857            ; 1.055      ; 1.197          ; -1.395           ; Slow 900mV 100C Model  ;        ;
; -1.731 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[31]                                                                 ; 0.840            ; 1.060      ; 1.174          ; -1.394           ; Slow 900mV 100C Model  ;        ;
; -1.893 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.064      ; 1.286          ; -1.394           ; Slow 900mV 100C Model  ;        ;
; -1.824 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.841            ; 1.019      ; 1.215          ; -1.393           ; Slow 900mV 100C Model  ;        ;
; -1.743 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[31]~RTM_33                                                                    ; 0.857            ; 1.057      ; 1.193          ; -1.393           ; Slow 900mV 100C Model  ;        ;
; -1.659 ; Buffer_2|fifo|Memory_rtl_0_bypass[0]                                                                  ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.773            ; 0.911      ; 1.255          ; -1.393           ; Slow 900mV 100C Model  ;        ;
; -1.877 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.086      ; 1.262          ; -1.392           ; Slow 900mV 100C Model  ;        ;
; -1.823 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[27]~RTM_29                                                                    ; 0.858            ; 1.106      ; 1.144          ; -1.392           ; Slow 900mV 100C Model  ;        ;
; -1.819 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.961            ; 1.002      ; 1.349          ; -1.390           ; Slow 900mV 100C Model  ;        ;
; -1.957 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 1.023      ; 1.329          ; -1.390           ; Slow 900mV 100C Model  ;        ;
; -1.756 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[31]~RTM_33                                                                    ; 0.857            ; 1.106      ; 1.141          ; -1.390           ; Slow 900mV 100C Model  ;        ;
; -1.804 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[21]~RTM_23                                                                    ; 0.856            ; 1.041      ; 1.204          ; -1.389           ; Slow 900mV 100C Model  ;        ;
; -1.847 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.982            ; 1.152      ; 1.218          ; -1.388           ; Slow 900mV 100C Model  ;        ;
; -1.876 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 1.096      ; 1.253          ; -1.387           ; Slow 900mV 100C Model  ;        ;
; -1.737 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[21]~RTM_23                                                                    ; 0.856            ; 1.043      ; 1.200          ; -1.387           ; Slow 900mV 100C Model  ;        ;
; -1.930 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 1.019      ; 1.322          ; -1.387           ; Slow 900mV 100C Model  ;        ;
; -1.817 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[30]                                                                 ; 0.831            ; 1.083      ; 1.134          ; -1.386           ; Slow 900mV 100C Model  ;        ;
; -1.694 ; Buffer_15|fifo|Head[1]                                                                                ; forkC_14|generateBlocks[3].regblock|reg_value~RTM_2                                                   ; 0.791            ; 0.817      ; 1.360          ; -1.386           ; 1 Slow vid1 -40C Model ;        ;
; -1.735 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[31]                                                                 ; 0.840            ; 1.055      ; 1.170          ; -1.385           ; Slow 900mV 100C Model  ;        ;
; -1.711 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_2|fifo|Memory_rtl_0_bypass[29]                                                                 ; 0.760            ; 0.985      ; 1.160          ; -1.385           ; Slow 900mV 100C Model  ;        ;
; -1.645 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.768            ; 0.977      ; 1.176          ; -1.385           ; Slow 900mV 100C Model  ;        ;
; -1.750 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[21]~RTM_23                                                                    ; 0.856            ; 1.092      ; 1.148          ; -1.384           ; Slow 900mV 100C Model  ;        ;
; -1.957 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.070      ; 1.296          ; -1.383           ; Slow 900mV 100C Model  ;        ;
; -1.719 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[31]                                                                 ; 0.840            ; 1.077      ; 1.146          ; -1.383           ; Slow 900mV 100C Model  ;        ;
; -1.650 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.783            ; 1.051      ; 1.115          ; -1.383           ; Slow 900mV 100C Model  ;        ;
; -1.879 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 1.020      ; 1.324          ; -1.381           ; Slow 900mV 100C Model  ;        ;
; -1.823 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.961            ; 0.997      ; 1.345          ; -1.381           ; Slow 900mV 100C Model  ;        ;
; -1.813 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[32]                                                                 ; 0.833            ; 1.080      ; 1.134          ; -1.381           ; Slow 900mV 100C Model  ;        ;
; -1.812 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.840            ; 1.019      ; 1.202          ; -1.381           ; Slow 900mV 100C Model  ;        ;
; -1.961 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 1.018      ; 1.325          ; -1.381           ; Slow 900mV 100C Model  ;        ;
; -1.760 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[29]                                                                 ; 0.833            ; 1.048      ; 1.165          ; -1.380           ; Slow 900mV 100C Model  ;        ;
; -1.905 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 1.136      ; 1.102          ; -1.380           ; Slow 900mV 100C Model  ;        ;
; -1.901 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 1.040      ; 1.181          ; -1.380           ; Slow 900mV 100C Model  ;        ;
; -1.807 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.961            ; 1.019      ; 1.321          ; -1.379           ; Slow 900mV 100C Model  ;        ;
; -1.956 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.111      ; 1.125          ; -1.379           ; Slow 900mV 100C Model  ;        ;
; -1.945 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 1.040      ; 1.301          ; -1.379           ; Slow 900mV 100C Model  ;        ;
; -1.709 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.786            ; 1.033      ; 1.132          ; -1.379           ; Slow 900mV 100C Model  ;        ;
; -1.687 ; Buffer_15|fifo|Head[1]                                                                                ; forkC_14|generateBlocks[2].regblock|reg_value~RTM                                                     ; 0.791            ; 0.817      ; 1.353          ; -1.379           ; 1 Slow vid1 -40C Model ;        ;
; -1.934 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 1.014      ; 1.318          ; -1.378           ; Slow 900mV 100C Model  ;        ;
; -1.906 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.114      ; 1.120          ; -1.378           ; Slow 900mV 100C Model  ;        ;
; -1.905 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 1.123      ; 1.111          ; -1.378           ; Slow 900mV 100C Model  ;        ;
; -1.874 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 1.040      ; 1.170          ; -1.377           ; Slow 900mV 100C Model  ;        ;
; -1.685 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_12|oehb1|validArray[0]~RTM                                                                     ; 0.758            ; 0.832      ; 1.303          ; -1.377           ; 1 Slow vid1 -40C Model ;        ;
; -1.882 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.054      ; 1.285          ; -1.376           ; Slow 900mV 100C Model  ;        ;
; -1.808 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.832            ; 1.083      ; 1.125          ; -1.376           ; Slow 900mV 100C Model  ;        ;
; -1.918 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 1.036      ; 1.294          ; -1.376           ; Slow 900mV 100C Model  ;        ;
; -1.868 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.060      ; 1.278          ; -1.375           ; Slow 900mV 100C Model  ;        ;
; -1.878 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 1.084      ; 1.248          ; -1.374           ; Slow 900mV 100C Model  ;        ;
; -1.833 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[30]~RTM_32                                                                    ; 0.856            ; 1.131      ; 1.099          ; -1.374           ; Slow 900mV 100C Model  ;        ;
; -1.961 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.065      ; 1.292          ; -1.374           ; Slow 900mV 100C Model  ;        ;
; -1.981 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.096      ; 1.137          ; -1.374           ; Slow 900mV 100C Model  ;        ;
; -1.817 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[32]                                                                 ; 0.833            ; 1.075      ; 1.130          ; -1.372           ; Slow 900mV 100C Model  ;        ;
; -1.945 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.087      ; 1.268          ; -1.372           ; Slow 900mV 100C Model  ;        ;
; -1.849 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.832            ; 1.034      ; 1.168          ; -1.370           ; Slow 900mV 100C Model  ;        ;
; -1.801 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[32]                                                                 ; 0.833            ; 1.097      ; 1.106          ; -1.370           ; Slow 900mV 100C Model  ;        ;
; -1.960 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.106      ; 1.121          ; -1.370           ; Slow 900mV 100C Model  ;        ;
; -1.797 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.964            ; 1.062      ; 1.271          ; -1.369           ; Slow 900mV 100C Model  ;        ;
; -1.915 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[23]~RTM_25                                                                    ; 0.857            ; 1.061      ; 1.165          ; -1.369           ; Slow 900mV 100C Model  ;        ;
; -1.677 ; Buffer_15|fifo|Memory[2][0]                                                                           ; forkC_14|generateBlocks[3].regblock|reg_value~RTM_2                                                   ; 0.788            ; 0.817      ; 1.340          ; -1.369           ; 1 Slow vid1 -40C Model ;        ;
; -1.800 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.841            ; 1.001      ; 1.208          ; -1.368           ; Slow 900mV 100C Model  ;        ;
; -1.799 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.832            ; 1.067      ; 1.133          ; -1.368           ; Slow 900mV 100C Model  ;        ;
; -1.782 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.832            ; 1.036      ; 1.164          ; -1.368           ; Slow 900mV 100C Model  ;        ;
; -1.944 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.128      ; 1.097          ; -1.368           ; Slow 900mV 100C Model  ;        ;
; -1.848 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[23]~RTM_25                                                                    ; 0.857            ; 1.063      ; 1.161          ; -1.367           ; Slow 900mV 100C Model  ;        ;
; -1.812 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.832            ; 1.078      ; 1.121          ; -1.367           ; Slow 900mV 100C Model  ;        ;
; -1.799 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[27]~RTM_29                                                                    ; 0.858            ; 1.088      ; 1.137          ; -1.367           ; Slow 900mV 100C Model  ;        ;
; -1.873 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[22]~RTM_24                                                                    ; 0.857            ; 1.052      ; 1.170          ; -1.365           ; Slow 900mV 100C Model  ;        ;
; -1.796 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.832            ; 1.100      ; 1.097          ; -1.365           ; Slow 900mV 100C Model  ;        ;
; -1.795 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.832            ; 1.085      ; 1.112          ; -1.365           ; Slow 900mV 100C Model  ;        ;
; -1.863 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.062      ; 1.258          ; -1.364           ; Slow 900mV 100C Model  ;        ;
; -1.861 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[23]~RTM_25                                                                    ; 0.857            ; 1.112      ; 1.109          ; -1.364           ; Slow 900mV 100C Model  ;        ;
; -1.759 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[31]~RTM_33                                                                    ; 0.857            ; 1.107      ; 1.114          ; -1.364           ; Slow 900mV 100C Model  ;        ;
; -1.849 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.068      ; 1.251          ; -1.363           ; Slow 900mV 100C Model  ;        ;
; -1.806 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[22]~RTM_24                                                                    ; 0.857            ; 1.054      ; 1.166          ; -1.363           ; Slow 900mV 100C Model  ;        ;
; -1.852 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 1.078      ; 1.246          ; -1.362           ; Slow 900mV 100C Model  ;        ;
; -1.670 ; Buffer_15|fifo|Memory[2][0]                                                                           ; forkC_14|generateBlocks[2].regblock|reg_value~RTM                                                     ; 0.788            ; 0.817      ; 1.333          ; -1.362           ; 1 Slow vid1 -40C Model ;        ;
; -1.793 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[30]                                                                 ; 0.831            ; 1.065      ; 1.127          ; -1.361           ; Slow 900mV 100C Model  ;        ;
; -1.819 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[22]~RTM_24                                                                    ; 0.857            ; 1.103      ; 1.114          ; -1.360           ; Slow 900mV 100C Model  ;        ;
; -1.677 ; Buffer_15|fifo|Head[1]                                                                                ; forkC_14|generateBlocks[3].regblock|reg_value~RTM_2                                                   ; 0.780            ; 0.830      ; 1.310          ; -1.360           ; 1 Slow vid1 -40C Model ;        ;
; -1.668 ; Buffer_15|fifo|Memory[2][0]                                                                           ; Buffer_12|oehb1|validArray[0]~RTM                                                                     ; 0.755            ; 0.832      ; 1.283          ; -1.360           ; 1 Slow vid1 -40C Model ;        ;
; -1.804 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.841            ; 0.996      ; 1.204          ; -1.359           ; Slow 900mV 100C Model  ;        ;
; -1.803 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[27]~RTM_29                                                                    ; 0.858            ; 1.083      ; 1.133          ; -1.358           ; Slow 900mV 100C Model  ;        ;
; -1.753 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[21]~RTM_23                                                                    ; 0.856            ; 1.093      ; 1.121          ; -1.358           ; Slow 900mV 100C Model  ;        ;
; -1.852 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.982            ; 1.084      ; 1.255          ; -1.357           ; Slow 900mV 100C Model  ;        ;
; -1.788 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.841            ; 1.018      ; 1.180          ; -1.357           ; Slow 900mV 100C Model  ;        ;
; -1.659 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.842            ; 1.096      ; 1.103          ; -1.357           ; Slow 900mV 100C Model  ;        ;
; -1.855 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 1.002      ; 1.317          ; -1.356           ; Slow 900mV 100C Model  ;        ;
; -1.788 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.840            ; 1.001      ; 1.195          ; -1.356           ; Slow 900mV 100C Model  ;        ;
; -1.787 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[27]~RTM_29                                                                    ; 0.858            ; 1.105      ; 1.109          ; -1.356           ; Slow 900mV 100C Model  ;        ;
; -1.877 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 1.022      ; 1.174          ; -1.355           ; Slow 900mV 100C Model  ;        ;
; -1.736 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[29]                                                                 ; 0.833            ; 1.030      ; 1.158          ; -1.355           ; Slow 900mV 100C Model  ;        ;
; -1.705 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[31]                                                                 ; 0.840            ; 1.053      ; 1.142          ; -1.355           ; Slow 900mV 100C Model  ;        ;
; -1.691 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[31]                                                                 ; 0.840            ; 1.059      ; 1.135          ; -1.354           ; Slow 900mV 100C Model  ;        ;
; -1.671 ; Buffer_15|fifo|Head[1]                                                                                ; forkC_14|generateBlocks[2].regblock|reg_value~RTM                                                     ; 0.780            ; 0.830      ; 1.304          ; -1.354           ; 1 Slow vid1 -40C Model ;        ;
; -1.882 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.096      ; 1.113          ; -1.353           ; Slow 900mV 100C Model  ;        ;
; -1.856 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 1.073      ; 1.242          ; -1.353           ; Slow 900mV 100C Model  ;        ;
; -1.670 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_12|oehb1|validArray[0]~RTM                                                                     ; 0.749            ; 0.843      ; 1.259          ; -1.353           ; 1 Slow vid1 -40C Model ;        ;
; -1.850 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 1.022      ; 1.163          ; -1.352           ; Slow 900mV 100C Model  ;        ;
; -1.797 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[30]                                                                 ; 0.831            ; 1.060      ; 1.123          ; -1.352           ; Slow 900mV 100C Model  ;        ;
; -1.840 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 1.095      ; 1.218          ; -1.351           ; Slow 900mV 100C Model  ;        ;
; -1.793 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.961            ; 0.995      ; 1.317          ; -1.351           ; Slow 900mV 100C Model  ;        ;
; -1.931 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 1.016      ; 1.297          ; -1.351           ; Slow 900mV 100C Model  ;        ;
; -1.655 ; Buffer_2|fifo|Memory_rtl_0_bypass[4]                                                                  ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.775            ; 0.898      ; 1.228          ; -1.351           ; Slow 900mV 100C Model  ;        ;
; -1.781 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[30]                                                                 ; 0.831            ; 1.082      ; 1.099          ; -1.350           ; Slow 900mV 100C Model  ;        ;
; -1.779 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.961            ; 1.001      ; 1.310          ; -1.350           ; Slow 900mV 100C Model  ;        ;
; -1.917 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 1.022      ; 1.290          ; -1.350           ; Slow 900mV 100C Model  ;        ;
; -1.957 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.078      ; 1.130          ; -1.349           ; Slow 900mV 100C Model  ;        ;
; -1.910 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 1.068      ; 1.139          ; -1.349           ; Slow 900mV 100C Model  ;        ;
; -1.904 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 1.012      ; 1.290          ; -1.348           ; Slow 900mV 100C Model  ;        ;
; -1.656 ; Buffer_15|fifo|Memory[2][0]                                                                           ; forkC_14|generateBlocks[3].regblock|reg_value~RTM_2                                                   ; 0.788            ; 0.826      ; 1.310          ; -1.348           ; 1 Slow vid1 -40C Model ;        ;
; -1.859 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 0.997      ; 1.313          ; -1.347           ; Slow 900mV 100C Model  ;        ;
; -1.827 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 1.058      ; 1.237          ; -1.347           ; Slow 900mV 100C Model  ;        ;
; -1.792 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.840            ; 0.996      ; 1.191          ; -1.347           ; Slow 900mV 100C Model  ;        ;
; -1.762 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[20]~RTM_1                                                                     ; 0.858            ; 1.048      ; 1.157          ; -1.347           ; Slow 900mV 100C Model  ;        ;
; -1.910 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 1.055      ; 1.148          ; -1.347           ; Slow 900mV 100C Model  ;        ;
; -1.890 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 1.018      ; 1.283          ; -1.347           ; Slow 900mV 100C Model  ;        ;
; -1.881 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 1.017      ; 1.170          ; -1.346           ; Slow 900mV 100C Model  ;        ;
; -1.740 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[29]                                                                 ; 0.833            ; 1.025      ; 1.154          ; -1.346           ; Slow 900mV 100C Model  ;        ;
; -1.885 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 1.016      ; 1.287          ; -1.345           ; Slow 900mV 100C Model  ;        ;
; -1.843 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 1.019      ; 1.289          ; -1.345           ; Slow 900mV 100C Model  ;        ;
; -1.776 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.840            ; 1.018      ; 1.167          ; -1.345           ; Slow 900mV 100C Model  ;        ;
; -1.695 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[20]~RTM_1                                                                     ; 0.858            ; 1.050      ; 1.153          ; -1.345           ; Slow 900mV 100C Model  ;        ;
; -1.886 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.091      ; 1.109          ; -1.344           ; Slow 900mV 100C Model  ;        ;
; -1.865 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 1.039      ; 1.146          ; -1.344           ; Slow 900mV 100C Model  ;        ;
; -1.724 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[29]                                                                 ; 0.833            ; 1.047      ; 1.130          ; -1.344           ; Slow 900mV 100C Model  ;        ;
; -1.931 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.063      ; 1.264          ; -1.344           ; Slow 900mV 100C Model  ;        ;
; -1.854 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 1.017      ; 1.159          ; -1.343           ; Slow 900mV 100C Model  ;        ;
; -1.838 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[30]~RTM_32                                                                    ; 0.856            ; 1.063      ; 1.136          ; -1.343           ; Slow 900mV 100C Model  ;        ;
; -1.775 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.832            ; 1.049      ; 1.126          ; -1.343           ; Slow 900mV 100C Model  ;        ;
; -1.772 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.964            ; 1.045      ; 1.262          ; -1.343           ; Slow 900mV 100C Model  ;        ;
; -1.917 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.069      ; 1.257          ; -1.343           ; Slow 900mV 100C Model  ;        ;
; -1.870 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.113      ; 1.085          ; -1.342           ; Slow 900mV 100C Model  ;        ;
; -1.787 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[32]                                                                 ; 0.833            ; 1.073      ; 1.102          ; -1.342           ; Slow 900mV 100C Model  ;        ;
; -1.708 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[20]~RTM_1                                                                     ; 0.858            ; 1.099      ; 1.101          ; -1.342           ; Slow 900mV 100C Model  ;        ;
; -1.838 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 1.039      ; 1.135          ; -1.341           ; Slow 900mV 100C Model  ;        ;
; -1.773 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[32]                                                                 ; 0.833            ; 1.079      ; 1.095          ; -1.341           ; Slow 900mV 100C Model  ;        ;
; -1.649 ; Buffer_15|fifo|Memory[2][0]                                                                           ; forkC_14|generateBlocks[2].regblock|reg_value~RTM                                                     ; 0.788            ; 0.826      ; 1.303          ; -1.341           ; 1 Slow vid1 -40C Model ;        ;
; -1.961 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.073      ; 1.126          ; -1.340           ; Slow 900mV 100C Model  ;        ;
; -1.748 ; Buffer_2|fifo|Memory_rtl_0_bypass[0]                                                                  ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.790            ; 0.881      ; 1.249          ; -1.340           ; Slow 900mV 100C Model  ;        ;
; -1.930 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.104      ; 1.093          ; -1.340           ; Slow 900mV 100C Model  ;        ;
; -1.798 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.832            ; 1.086      ; 1.085          ; -1.339           ; Slow 900mV 100C Model  ;        ;
; -1.916 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.110      ; 1.086          ; -1.339           ; Slow 900mV 100C Model  ;        ;
; -1.647 ; Buffer_15|fifo|Memory[2][0]                                                                           ; Buffer_12|oehb1|validArray[0]~RTM                                                                     ; 0.755            ; 0.841      ; 1.253          ; -1.339           ; 1 Slow vid1 -40C Model ;        ;
; -1.864 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[23]~RTM_25                                                                    ; 0.857            ; 1.113      ; 1.082          ; -1.338           ; Slow 900mV 100C Model  ;        ;
; -1.945 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.095      ; 1.102          ; -1.338           ; Slow 900mV 100C Model  ;        ;
; -1.782 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.832            ; 1.076      ; 1.093          ; -1.337           ; Slow 900mV 100C Model  ;        ;
; -1.768 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.832            ; 1.082      ; 1.086          ; -1.336           ; Slow 900mV 100C Model  ;        ;
; -1.822 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[22]~RTM_24                                                                    ; 0.857            ; 1.104      ; 1.087          ; -1.334           ; Slow 900mV 100C Model  ;        ;
; -1.779 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.832            ; 1.044      ; 1.122          ; -1.334           ; Slow 900mV 100C Model  ;        ;
; -1.776 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.964            ; 1.040      ; 1.258          ; -1.334           ; Slow 900mV 100C Model  ;        ;
; -1.764 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[31]~RTM_33                                                                    ; 0.857            ; 1.039      ; 1.151          ; -1.333           ; Slow 900mV 100C Model  ;        ;
; -1.761 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.964            ; 1.061      ; 1.236          ; -1.333           ; Slow 900mV 100C Model  ;        ;
; -1.828 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.982            ; 1.066      ; 1.248          ; -1.332           ; Slow 900mV 100C Model  ;        ;
; -1.763 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.832            ; 1.066      ; 1.098          ; -1.332           ; Slow 900mV 100C Model  ;        ;
; -1.709 ; Buffer_2|fifo|Memory_rtl_0_bypass[0]                                                                  ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.896            ; 0.843      ; 1.383          ; -1.330           ; Slow 900mV 100C Model  ;        ;
; -1.774 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.841            ; 0.994      ; 1.176          ; -1.329           ; Slow 900mV 100C Model  ;        ;
; -1.773 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[27]~RTM_29                                                                    ; 0.858            ; 1.081      ; 1.105          ; -1.328           ; Slow 900mV 100C Model  ;        ;
; -1.760 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.841            ; 1.000      ; 1.169          ; -1.328           ; Slow 900mV 100C Model  ;        ;
; -1.759 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[27]~RTM_29                                                                    ; 0.858            ; 1.087      ; 1.098          ; -1.327           ; Slow 900mV 100C Model  ;        ;
; -1.758 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[21]~RTM_23                                                                    ; 0.856            ; 1.025      ; 1.158          ; -1.327           ; Slow 900mV 100C Model  ;        ;
; -1.886 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 1.050      ; 1.132          ; -1.324           ; Slow 900mV 100C Model  ;        ;
; -1.832 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.982            ; 1.061      ; 1.244          ; -1.323           ; Slow 900mV 100C Model  ;        ;
; -1.826 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 1.071      ; 1.214          ; -1.323           ; Slow 900mV 100C Model  ;        ;
; -1.886 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 1.037      ; 1.141          ; -1.322           ; Slow 900mV 100C Model  ;        ;
; -1.812 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 1.077      ; 1.207          ; -1.322           ; Slow 900mV 100C Model  ;        ;
; -1.767 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[30]                                                                 ; 0.831            ; 1.058      ; 1.095          ; -1.322           ; Slow 900mV 100C Model  ;        ;
; -1.816 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.982            ; 1.083      ; 1.220          ; -1.321           ; Slow 900mV 100C Model  ;        ;
; -1.753 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[30]                                                                 ; 0.831            ; 1.064      ; 1.088          ; -1.321           ; Slow 900mV 100C Model  ;        ;
; -1.778 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.091      ; 1.192          ; -1.320           ; Slow 900mV 100C Model  ;        ;
; -1.859 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 0.998      ; 1.278          ; -1.318           ; Slow 900mV 100C Model  ;        ;
; -1.814 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[30]~RTM_32                                                                    ; 0.856            ; 1.045      ; 1.129          ; -1.318           ; Slow 900mV 100C Model  ;        ;
; -1.829 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 0.995      ; 1.285          ; -1.317           ; Slow 900mV 100C Model  ;        ;
; -1.762 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.840            ; 0.994      ; 1.163          ; -1.317           ; Slow 900mV 100C Model  ;        ;
; -1.851 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 1.015      ; 1.142          ; -1.316           ; Slow 900mV 100C Model  ;        ;
; -1.815 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 1.001      ; 1.278          ; -1.316           ; Slow 900mV 100C Model  ;        ;
; -1.748 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.840            ; 1.000      ; 1.156          ; -1.316           ; Slow 900mV 100C Model  ;        ;
; -1.711 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[20]~RTM_1                                                                     ; 0.858            ; 1.100      ; 1.074          ; -1.316           ; Slow 900mV 100C Model  ;        ;
; -1.710 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[29]                                                                 ; 0.833            ; 1.023      ; 1.126          ; -1.316           ; Slow 900mV 100C Model  ;        ;
; -1.837 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 1.021      ; 1.135          ; -1.315           ; Slow 900mV 100C Model  ;        ;
; -1.696 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[29]                                                                 ; 0.833            ; 1.029      ; 1.119          ; -1.315           ; Slow 900mV 100C Model  ;        ;
; -1.890 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 1.045      ; 1.128          ; -1.315           ; Slow 900mV 100C Model  ;        ;
; -1.856 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.089      ; 1.081          ; -1.314           ; Slow 900mV 100C Model  ;        ;
; -1.874 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 1.067      ; 1.104          ; -1.313           ; Slow 900mV 100C Model  ;        ;
; -1.842 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.095      ; 1.074          ; -1.313           ; Slow 900mV 100C Model  ;        ;
; -1.824 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 1.015      ; 1.131          ; -1.313           ; Slow 900mV 100C Model  ;        ;
; -1.890 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 1.032      ; 1.137          ; -1.313           ; Slow 900mV 100C Model  ;        ;
; -1.810 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 1.021      ; 1.124          ; -1.312           ; Slow 900mV 100C Model  ;        ;
; -1.874 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 1.054      ; 1.113          ; -1.311           ; Slow 900mV 100C Model  ;        ;
; -1.864 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 0.992      ; 1.276          ; -1.310           ; Slow 900mV 100C Model  ;        ;
; -1.931 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.071      ; 1.098          ; -1.310           ; Slow 900mV 100C Model  ;        ;
; -1.849 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 1.015      ; 1.252          ; -1.309           ; Slow 900mV 100C Model  ;        ;
; -1.818 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[30]~RTM_32                                                                    ; 0.856            ; 1.040      ; 1.125          ; -1.309           ; Slow 900mV 100C Model  ;        ;
; -1.917 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.077      ; 1.091          ; -1.309           ; Slow 900mV 100C Model  ;        ;
; -1.803 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.832            ; 1.018      ; 1.122          ; -1.308           ; Slow 900mV 100C Model  ;        ;
; -1.759 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.099      ; 1.165          ; -1.308           ; Slow 900mV 100C Model  ;        ;
; -1.740 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[31]~RTM_33                                                                    ; 0.857            ; 1.021      ; 1.144          ; -1.308           ; Slow 900mV 100C Model  ;        ;
; -1.869 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[23]~RTM_25                                                                    ; 0.857            ; 1.045      ; 1.119          ; -1.307           ; Slow 900mV 100C Model  ;        ;
; -1.802 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[30]~RTM_32                                                                    ; 0.856            ; 1.062      ; 1.101          ; -1.307           ; Slow 900mV 100C Model  ;        ;
; -1.779 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 1.059      ; 1.196          ; -1.307           ; Slow 900mV 100C Model  ;        ;
; -1.749 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.832            ; 1.042      ; 1.094          ; -1.304           ; Slow 900mV 100C Model  ;        ;
; -1.746 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.964            ; 1.038      ; 1.230          ; -1.304           ; Slow 900mV 100C Model  ;        ;
; -1.827 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[22]~RTM_24                                                                    ; 0.857            ; 1.036      ; 1.124          ; -1.303           ; Slow 900mV 100C Model  ;        ;
; -1.735 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.832            ; 1.048      ; 1.087          ; -1.303           ; Slow 900mV 100C Model  ;        ;
; -1.732 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.964            ; 1.044      ; 1.223          ; -1.303           ; Slow 900mV 100C Model  ;        ;
; -1.660 ; Buffer_2|fifo|Memory_rtl_0_bypass[0]                                                                  ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.911            ; 0.876      ; 1.338          ; -1.303           ; Slow 900mV 100C Model  ;        ;
; -1.734 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[21]~RTM_23                                                                    ; 0.856            ; 1.007      ; 1.151          ; -1.302           ; Slow 900mV 100C Model  ;        ;
; -1.744 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[31]~RTM_33                                                                    ; 0.857            ; 1.016      ; 1.140          ; -1.299           ; Slow 900mV 100C Model  ;        ;
; -1.728 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[31]~RTM_33                                                                    ; 0.857            ; 1.038      ; 1.116          ; -1.297           ; Slow 900mV 100C Model  ;        ;
; -1.827 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 1.053      ; 1.204          ; -1.295           ; Slow 900mV 100C Model  ;        ;
; -1.689 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.961            ; 1.032      ; 1.224          ; -1.295           ; Slow 900mV 100C Model  ;        ;
; -1.802 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.982            ; 1.059      ; 1.216          ; -1.293           ; Slow 900mV 100C Model  ;        ;
; -1.738 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[21]~RTM_23                                                                    ; 0.856            ; 1.002      ; 1.147          ; -1.293           ; Slow 900mV 100C Model  ;        ;
; -1.800 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 1.049      ; 1.197          ; -1.292           ; Slow 900mV 100C Model  ;        ;
; -1.788 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.982            ; 1.065      ; 1.209          ; -1.292           ; Slow 900mV 100C Model  ;        ;
; -1.722 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[21]~RTM_23                                                                    ; 0.856            ; 1.024      ; 1.123          ; -1.291           ; Slow 900mV 100C Model  ;        ;
; -1.827 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.100      ; 1.171          ; -1.288           ; Slow 900mV 100C Model  ;        ;
; -1.683 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[32]                                                                 ; 0.833            ; 1.110      ; 1.009          ; -1.286           ; Slow 900mV 100C Model  ;        ;
; -1.860 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 1.043      ; 1.100          ; -1.285           ; Slow 900mV 100C Model  ;        ;
; -1.716 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[20]~RTM_1                                                                     ; 0.858            ; 1.032      ; 1.111          ; -1.285           ; Slow 900mV 100C Model  ;        ;
; -1.846 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 1.049      ; 1.093          ; -1.284           ; Slow 900mV 100C Model  ;        ;
; -1.826 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.141      ; 1.000          ; -1.284           ; Slow 900mV 100C Model  ;        ;
; -1.860 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 1.030      ; 1.109          ; -1.283           ; Slow 900mV 100C Model  ;        ;
; -1.779 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.832            ; 1.000      ; 1.115          ; -1.283           ; Slow 900mV 100C Model  ;        ;
; -1.846 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 1.036      ; 1.102          ; -1.282           ; Slow 900mV 100C Model  ;        ;
; -1.845 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[23]~RTM_25                                                                    ; 0.857            ; 1.027      ; 1.112          ; -1.282           ; Slow 900mV 100C Model  ;        ;
; -1.690 ; Buffer_2|fifo|Memory_rtl_0_bypass[0]                                                                  ; Buffer_2|fifo|Memory_rtl_0_bypass[31]                                                                 ; 0.788            ; 0.875      ; 1.195          ; -1.282           ; Slow 900mV 100C Model  ;        ;
; -1.678 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.832            ; 1.113      ; 1.000          ; -1.281           ; Slow 900mV 100C Model  ;        ;
; -1.834 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 0.990      ; 1.248          ; -1.280           ; Slow 900mV 100C Model  ;        ;
; -1.730 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.092      ; 1.151          ; -1.280           ; Slow 900mV 100C Model  ;        ;
; -1.788 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[30]~RTM_32                                                                    ; 0.856            ; 1.038      ; 1.097          ; -1.279           ; Slow 900mV 100C Model  ;        ;
; -1.819 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 0.997      ; 1.239          ; -1.278           ; Slow 900mV 100C Model  ;        ;
; -1.803 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[22]~RTM_24                                                                    ; 0.857            ; 1.018      ; 1.117          ; -1.278           ; Slow 900mV 100C Model  ;        ;
; -1.774 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[30]~RTM_32                                                                    ; 0.856            ; 1.044      ; 1.090          ; -1.278           ; Slow 900mV 100C Model  ;        ;
; -1.709 ; Buffer_2|fifo|Memory_rtl_0_bypass[0]                                                                  ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.910            ; 0.838      ; 1.350          ; -1.278           ; Slow 900mV 100C Model  ;        ;
; -1.682 ; Buffer_2|fifo|Memory_rtl_0_bypass[0]                                                                  ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.902            ; 0.834      ; 1.343          ; -1.275           ; Slow 900mV 100C Model  ;        ;
; -1.783 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.832            ; 0.995      ; 1.111          ; -1.274           ; Slow 900mV 100C Model  ;        ;
; -1.849 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[23]~RTM_25                                                                    ; 0.857            ; 1.022      ; 1.108          ; -1.273           ; Slow 900mV 100C Model  ;        ;
; -1.670 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.841            ; 1.031      ; 1.083          ; -1.273           ; Slow 900mV 100C Model  ;        ;
; -1.767 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.832            ; 1.017      ; 1.087          ; -1.272           ; Slow 900mV 100C Model  ;        ;
; -1.669 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[27]~RTM_29                                                                    ; 0.858            ; 1.118      ; 1.012          ; -1.272           ; Slow 900mV 100C Model  ;        ;
; -1.833 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[23]~RTM_25                                                                    ; 0.857            ; 1.044      ; 1.084          ; -1.271           ; Slow 900mV 100C Model  ;        ;
; -1.709 ; Buffer_2|fifo|Memory_rtl_0_bypass[0]                                                                  ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.931            ; 0.885      ; 1.317          ; -1.271           ; Slow 900mV 100C Model  ;        ;
; -1.807 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[22]~RTM_24                                                                    ; 0.857            ; 1.013      ; 1.113          ; -1.269           ; Slow 900mV 100C Model  ;        ;
; -1.714 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[31]~RTM_33                                                                    ; 0.857            ; 1.014      ; 1.112          ; -1.269           ; Slow 900mV 100C Model  ;        ;
; -1.711 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.100      ; 1.124          ; -1.268           ; Slow 900mV 100C Model  ;        ;
; -1.700 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[31]~RTM_33                                                                    ; 0.857            ; 1.020      ; 1.105          ; -1.268           ; Slow 900mV 100C Model  ;        ;
; -1.791 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[22]~RTM_24                                                                    ; 0.857            ; 1.035      ; 1.089          ; -1.267           ; Slow 900mV 100C Model  ;        ;
; -1.722 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 1.108      ; 1.121          ; -1.267           ; Slow 900mV 100C Model  ;        ;
; -1.664 ; Buffer_2|fifo|Memory_rtl_0_bypass[0]                                                                  ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.805            ; 0.926      ; 1.146          ; -1.267           ; Slow 900mV 100C Model  ;        ;
; -1.663 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[30]                                                                 ; 0.831            ; 1.095      ; 1.002          ; -1.266           ; Slow 900mV 100C Model  ;        ;
; -1.819 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a18~ram2mlab_port_a_datain_0 ; 0.963            ; 0.990      ; 1.237          ; -1.264           ; Slow 900mV 100C Model  ;        ;
; -1.708 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[21]~RTM_23                                                                    ; 0.856            ; 1.000      ; 1.119          ; -1.263           ; Slow 900mV 100C Model  ;        ;
; -1.752 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a18~ram2mlab_port_a_datain_0 ; 0.963            ; 0.992      ; 1.233          ; -1.262           ; Slow 900mV 100C Model  ;        ;
; -1.694 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[21]~RTM_23                                                                    ; 0.856            ; 1.006      ; 1.112          ; -1.262           ; Slow 900mV 100C Model  ;        ;
; -1.725 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 1.032      ; 1.192          ; -1.261           ; Slow 900mV 100C Model  ;        ;
; -1.658 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.840            ; 1.031      ; 1.070          ; -1.261           ; Slow 900mV 100C Model  ;        ;
; -1.747 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 1.052      ; 1.049          ; -1.260           ; Slow 900mV 100C Model  ;        ;
; -1.692 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[20]~RTM_1                                                                     ; 0.858            ; 1.014      ; 1.104          ; -1.260           ; Slow 900mV 100C Model  ;        ;
; -1.752 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.126      ; 0.988          ; -1.258           ; Slow 900mV 100C Model  ;        ;
; -1.720 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 1.052      ; 1.038          ; -1.257           ; Slow 900mV 100C Model  ;        ;
; -1.663 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[23]                                                                 ; 0.833            ; 1.088      ; 1.002          ; -1.257           ; 1 Slow vid1 -40C Model ;        ;
; -1.779 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 1.054      ; 1.163          ; -1.255           ; Slow 900mV 100C Model  ;        ;
; -1.827 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.108      ; 1.005          ; -1.254           ; Slow 900mV 100C Model  ;        ;
; -1.669 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; phi_n0|tehb1|data_reg[29]~RTM_31                                                                      ; 0.830            ; 1.088      ; 0.996          ; -1.254           ; Slow 900mV 100C Model  ;        ;
; -1.752 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 1.050      ; 1.156          ; -1.252           ; Slow 900mV 100C Model  ;        ;
; -1.696 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[20]~RTM_1                                                                     ; 0.858            ; 1.009      ; 1.100          ; -1.251           ; Slow 900mV 100C Model  ;        ;
; -1.680 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[20]~RTM_1                                                                     ; 0.858            ; 1.031      ; 1.076          ; -1.249           ; Slow 900mV 100C Model  ;        ;
; -1.779 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.101      ; 1.130          ; -1.248           ; Slow 900mV 100C Model  ;        ;
; -1.645 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.832            ; 1.079      ; 1.001          ; -1.248           ; Slow 900mV 100C Model  ;        ;
; -1.642 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.964            ; 1.075      ; 1.137          ; -1.248           ; Slow 900mV 100C Model  ;        ;
; -1.778 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.142      ; 0.959          ; -1.244           ; Slow 900mV 100C Model  ;        ;
; -1.753 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.832            ; 0.993      ; 1.083          ; -1.244           ; Slow 900mV 100C Model  ;        ;
; -1.819 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[23]~RTM_25                                                                    ; 0.857            ; 1.020      ; 1.080          ; -1.243           ; Slow 900mV 100C Model  ;        ;
; -1.739 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.832            ; 0.999      ; 1.076          ; -1.243           ; Slow 900mV 100C Model  ;        ;
; -1.695 ; Buffer_2|fifo|Memory_rtl_0_bypass[0]                                                                  ; Buffer_2|fifo|Memory_rtl_0_bypass[29]                                                                 ; 0.781            ; 0.845      ; 1.179          ; -1.243           ; Slow 900mV 100C Model  ;        ;
; -1.805 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[23]~RTM_25                                                                    ; 0.857            ; 1.026      ; 1.073          ; -1.242           ; Slow 900mV 100C Model  ;        ;
; -1.656 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; phi_n0|tehb1|data_reg[28]~RTM_30                                                                      ; 0.828            ; 1.073      ; 0.996          ; -1.241           ; Slow 900mV 100C Model  ;        ;
; -1.777 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[22]~RTM_24                                                                    ; 0.857            ; 1.011      ; 1.085          ; -1.239           ; Slow 900mV 100C Model  ;        ;
; -1.763 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[22]~RTM_24                                                                    ; 0.857            ; 1.017      ; 1.078          ; -1.238           ; Slow 900mV 100C Model  ;        ;
; -1.698 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.982            ; 1.096      ; 1.123          ; -1.237           ; Slow 900mV 100C Model  ;        ;
; -1.693 ; Buffer_2|fifo|Memory_rtl_0_bypass[0]                                                                  ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.807            ; 0.893      ; 1.151          ; -1.237           ; Slow 900mV 100C Model  ;        ;
; -1.697 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 0.910      ; 1.272          ; -1.234           ; Slow 900mV 100C Model  ;        ;
; -1.739 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a18~ram2mlab_port_a_datain_0 ; 0.963            ; 1.016      ; 1.180          ; -1.233           ; Slow 900mV 100C Model  ;        ;
; -1.645 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; phi_n0|tehb1|data_reg[27]~RTM_29                                                                      ; 0.831            ; 1.065      ; 0.996          ; -1.230           ; Slow 900mV 100C Model  ;        ;
; -1.756 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 1.080      ; 1.007          ; -1.229           ; Slow 900mV 100C Model  ;        ;
; -1.669 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 0.927      ; 1.250          ; -1.229           ; Slow 900mV 100C Model  ;        ;
; -1.756 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 1.067      ; 1.016          ; -1.227           ; Slow 900mV 100C Model  ;        ;
; -1.674 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 1.109      ; 1.080          ; -1.227           ; Slow 900mV 100C Model  ;        ;
; -1.719 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a15~ram2mlab_port_a_datain_0 ; 0.954            ; 0.911      ; 1.268          ; -1.225           ; Slow 900mV 100C Model  ;        ;
; -1.650 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_4|oehb1|validArray[0]~RTM                                                                      ; 0.843            ; 0.732      ; 1.336          ; -1.225           ; 1 Slow vid1 -40C Model ;        ;
; -1.730 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 1.027      ; 1.155          ; -1.224           ; Slow 900mV 100C Model  ;        ;
; -1.684 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[30]~RTM_32                                                                    ; 0.856            ; 1.075      ; 1.004          ; -1.223           ; Slow 900mV 100C Model  ;        ;
; -1.652 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a15~ram2mlab_port_a_datain_0 ; 0.954            ; 0.913      ; 1.264          ; -1.223           ; Slow 900mV 100C Model  ;        ;
; -1.677 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 1.033      ; 1.151          ; -1.221           ; Slow 900mV 100C Model  ;        ;
; -1.666 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[20]~RTM_1                                                                     ; 0.858            ; 1.007      ; 1.072          ; -1.221           ; Slow 900mV 100C Model  ;        ;
; -1.699 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 1.053      ; 1.008          ; -1.220           ; Slow 900mV 100C Model  ;        ;
; -1.652 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[20]~RTM_1                                                                     ; 0.858            ; 1.013      ; 1.065          ; -1.220           ; Slow 900mV 100C Model  ;        ;
; -1.711 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_12|oehb1|validArray[0]~RTM                                                                     ; 0.834            ; 0.728      ; 1.324          ; -1.218           ; 1 Slow vid1 -40C Model ;        ;
; -1.704 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.127      ; 0.947          ; -1.218           ; Slow 900mV 100C Model  ;        ;
; -1.672 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 1.053      ; 0.997          ; -1.217           ; Slow 900mV 100C Model  ;        ;
; -1.779 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.109      ; 0.964          ; -1.214           ; Slow 900mV 100C Model  ;        ;
; -1.654 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~ram2mlab_port_a_datain_0 ; 0.963            ; 1.050      ; 1.126          ; -1.213           ; 1 Slow vid1 -40C Model ;        ;
; -1.753 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 0.994      ; 1.166          ; -1.212           ; Slow 900mV 100C Model  ;        ;
; -1.719 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~ram2mlab_port_a_datain_0 ; 0.955            ; 0.949      ; 1.216          ; -1.210           ; Slow 900mV 100C Model  ;        ;
; -1.670 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ; 0.842            ; 0.944      ; 1.107          ; -1.209           ; Slow 900mV 100C Model  ;        ;
; -1.718 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 0.995      ; 1.161          ; -1.208           ; Slow 900mV 100C Model  ;        ;
; -1.742 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a18~ram2mlab_port_a_datain_0 ; 0.963            ; 1.017      ; 1.153          ; -1.207           ; Slow 900mV 100C Model  ;        ;
; -1.648 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 0.943      ; 1.227          ; -1.207           ; Slow 900mV 100C Model  ;        ;
; -1.774 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a18~ram2mlab_port_a_datain_0 ; 0.963            ; 0.975      ; 1.191          ; -1.203           ; Slow 900mV 100C Model  ;        ;
; -1.838 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 0.906      ; 1.241          ; -1.199           ; Slow 900mV 100C Model  ;        ;
; -1.749 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 0.996      ; 1.151          ; -1.199           ; Slow 900mV 100C Model  ;        ;
; -1.743 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 0.964      ; 1.182          ; -1.198           ; Slow 900mV 100C Model  ;        ;
; -1.709 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 1.027      ; 1.118          ; -1.197           ; Slow 900mV 100C Model  ;        ;
; -1.650 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.982            ; 1.097      ; 1.082          ; -1.197           ; Slow 900mV 100C Model  ;        ;
; -1.708 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 1.081      ; 0.966          ; -1.189           ; Slow 900mV 100C Model  ;        ;
; -1.746 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 0.995      ; 1.141          ; -1.188           ; Slow 900mV 100C Model  ;        ;
; -1.649 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.832            ; 1.030      ; 0.990          ; -1.188           ; Slow 900mV 100C Model  ;        ;
; -1.715 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[23]~RTM_25                                                                    ; 0.857            ; 1.057      ; 0.987          ; -1.187           ; Slow 900mV 100C Model  ;        ;
; -1.708 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 1.068      ; 0.975          ; -1.187           ; Slow 900mV 100C Model  ;        ;
; -1.704 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.027      ; 1.121          ; -1.185           ; Slow 900mV 100C Model  ;        ;
; -1.682 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 1.028      ; 1.114          ; -1.184           ; Slow 900mV 100C Model  ;        ;
; -1.666 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a14~ram2mlab_port_a_datain_0 ; 0.972            ; 1.044      ; 1.112          ; -1.184           ; 1 Slow vid1 -40C Model ;        ;
; -1.673 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[22]~RTM_24                                                                    ; 0.857            ; 1.048      ; 0.992          ; -1.183           ; Slow 900mV 100C Model  ;        ;
; -1.697 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 0.905      ; 1.239          ; -1.182           ; Slow 900mV 100C Model  ;        ;
; -1.669 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.028      ; 1.116          ; -1.181           ; Slow 900mV 100C Model  ;        ;
; -1.740 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a17~ram2mlab_port_a_datain_0 ; 0.968            ; 0.923      ; 1.225          ; -1.180           ; Slow 900mV 100C Model  ;        ;
; -1.670 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 0.901      ; 1.232          ; -1.179           ; Slow 900mV 100C Model  ;        ;
; -1.673 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a17~ram2mlab_port_a_datain_0 ; 0.968            ; 0.925      ; 1.221          ; -1.178           ; Slow 900mV 100C Model  ;        ;
; -1.669 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 0.922      ; 1.217          ; -1.177           ; Slow 900mV 100C Model  ;        ;
; -1.697 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 0.952      ; 1.206          ; -1.175           ; Slow 900mV 100C Model  ;        ;
; -1.685 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.035      ; 1.094          ; -1.173           ; Slow 900mV 100C Model  ;        ;
; -1.789 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 0.939      ; 1.196          ; -1.172           ; Slow 900mV 100C Model  ;        ;
; -1.700 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.029      ; 1.106          ; -1.172           ; Slow 900mV 100C Model  ;        ;
; -1.696 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 0.993      ; 1.035          ; -1.171           ; Slow 900mV 100C Model  ;        ;
; -1.694 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 0.997      ; 1.137          ; -1.171           ; Slow 900mV 100C Model  ;        ;
; -1.758 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a11~ram2mlab_port_a_datain_0 ; 0.967            ; 0.898      ; 1.239          ; -1.170           ; Slow 900mV 100C Model  ;        ;
; -1.669 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 0.969      ; 1.184          ; -1.170           ; Slow 900mV 100C Model  ;        ;
; -1.660 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.060      ; 1.073          ; -1.170           ; Slow 900mV 100C Model  ;        ;
; -1.644 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a15~ram2mlab_port_a_datain_0 ; 0.954            ; 0.940      ; 1.184          ; -1.170           ; Slow 900mV 100C Model  ;        ;
; -1.650 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.036      ; 1.089          ; -1.169           ; Slow 900mV 100C Model  ;        ;
; -1.753 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a18~ram2mlab_port_a_datain_0 ; 0.963            ; 0.951      ; 1.180          ; -1.168           ; Slow 900mV 100C Model  ;        ;
; -1.691 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a11~ram2mlab_port_a_datain_0 ; 0.967            ; 0.900      ; 1.235          ; -1.168           ; Slow 900mV 100C Model  ;        ;
; -1.680 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 1.026      ; 1.090          ; -1.168           ; Slow 900mV 100C Model  ;        ;
; -1.738 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a18~ram2mlab_port_a_datain_0 ; 0.963            ; 0.974      ; 1.156          ; -1.167           ; Slow 900mV 100C Model  ;        ;
; -1.668 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.010      ; 1.013          ; -1.166           ; Slow 900mV 100C Model  ;        ;
; -1.674 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a15~ram2mlab_port_a_datain_0 ; 0.954            ; 0.896      ; 1.222          ; -1.164           ; Slow 900mV 100C Model  ;        ;
; -1.665 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[16]~RTM_19                                                                    ; 0.853            ; 1.045      ; 0.972          ; -1.164           ; 1 Slow vid1 -40C Model ;        ;
; -1.657 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[19]~RTM_22                                                                    ; 0.854            ; 1.052      ; 0.966          ; -1.164           ; 1 Slow vid1 -40C Model ;        ;
; -1.673 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a17~ram2mlab_port_a_datain_0 ; 0.968            ; 0.962      ; 1.168          ; -1.162           ; Slow 900mV 100C Model  ;        ;
; -1.697 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 1.028      ; 1.096          ; -1.161           ; Slow 900mV 100C Model  ;        ;
; -1.783 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[17]                                                                 ; 0.824            ; 0.987      ; 0.997          ; -1.160           ; 1 Slow vid1 -40C Model ;        ;
; -1.770 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 0.947      ; 1.169          ; -1.160           ; Slow 900mV 100C Model  ;        ;
; -1.753 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 0.989      ; 1.133          ; -1.160           ; Slow 900mV 100C Model  ;        ;
; -1.681 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.037      ; 1.079          ; -1.160           ; Slow 900mV 100C Model  ;        ;
; -1.675 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.005      ; 1.110          ; -1.159           ; Slow 900mV 100C Model  ;        ;
; -1.695 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 0.964      ; 1.142          ; -1.158           ; Slow 900mV 100C Model  ;        ;
; -1.726 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 0.985      ; 1.126          ; -1.157           ; Slow 900mV 100C Model  ;        ;
; -1.718 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 0.990      ; 1.128          ; -1.156           ; Slow 900mV 100C Model  ;        ;
; -1.644 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~ram2mlab_port_a_datain_0 ; 0.955            ; 0.978      ; 1.132          ; -1.155           ; Slow 900mV 100C Model  ;        ;
; -1.776 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a12~ram2mlab_port_a_datain_0 ; 0.961            ; 0.941      ; 1.173          ; -1.153           ; Slow 900mV 100C Model  ;        ;
; -1.753 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.036      ; 1.100          ; -1.153           ; Slow 900mV 100C Model  ;        ;
; -1.719 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[17]                                                                 ; 0.824            ; 0.987      ; 0.990          ; -1.153           ; 1 Slow vid1 -40C Model ;        ;
; -1.691 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 0.986      ; 1.121          ; -1.153           ; Slow 900mV 100C Model  ;        ;
; -1.723 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a18~ram2mlab_port_a_datain_0 ; 0.963            ; 0.931      ; 1.183          ; -1.151           ; Slow 900mV 100C Model  ;        ;
; -1.752 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.077      ; 0.929          ; -1.149           ; Slow 900mV 100C Model  ;        ;
; -1.718 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.037      ; 1.095          ; -1.149           ; Slow 900mV 100C Model  ;        ;
; -1.678 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 1.036      ; 1.069          ; -1.149           ; Slow 900mV 100C Model  ;        ;
; -1.674 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~ram2mlab_port_a_datain_0 ; 0.955            ; 0.934      ; 1.170          ; -1.149           ; Slow 900mV 100C Model  ;        ;
; -1.838 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 0.901      ; 1.208          ; -1.147           ; Slow 900mV 100C Model  ;        ;
; -1.749 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 0.991      ; 1.118          ; -1.147           ; Slow 900mV 100C Model  ;        ;
; -1.700 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.961            ; 0.880      ; 1.228          ; -1.147           ; Slow 900mV 100C Model  ;        ;
; -1.667 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[23]~RTM_25                                                                    ; 0.857            ; 1.058      ; 0.946          ; -1.147           ; Slow 900mV 100C Model  ;        ;
; -1.743 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 0.959      ; 1.149          ; -1.146           ; Slow 900mV 100C Model  ;        ;
; -1.717 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.078      ; 0.924          ; -1.145           ; Slow 900mV 100C Model  ;        ;
; -1.709 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 1.022      ; 1.085          ; -1.145           ; Slow 900mV 100C Model  ;        ;
; -1.811 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 0.897      ; 1.201          ; -1.144           ; Slow 900mV 100C Model  ;        ;
; -1.722 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 0.987      ; 1.111          ; -1.144           ; Slow 900mV 100C Model  ;        ;
; -1.716 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 0.955      ; 1.142          ; -1.143           ; Slow 900mV 100C Model  ;        ;
; -1.682 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 1.018      ; 1.078          ; -1.142           ; Slow 900mV 100C Model  ;        ;
; -1.697 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 0.960      ; 1.040          ; -1.141           ; Slow 900mV 100C Model  ;        ;
; -1.838 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 0.948      ; 1.175          ; -1.140           ; Slow 900mV 100C Model  ;        ;
; -1.749 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.038      ; 1.085          ; -1.140           ; Slow 900mV 100C Model  ;        ;
; -1.691 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[17]                                                                 ; 0.839            ; 0.940      ; 1.039          ; -1.140           ; Slow 900mV 100C Model  ;        ;
; -1.743 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.006      ; 1.116          ; -1.139           ; Slow 900mV 100C Model  ;        ;
; -1.723 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a18~ram2mlab_port_a_datain_0 ; 0.963            ; 0.949      ; 1.152          ; -1.138           ; Slow 900mV 100C Model  ;        ;
; -1.709 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.069      ; 1.052          ; -1.138           ; Slow 900mV 100C Model  ;        ;
; -1.694 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[32]                                                                 ; 0.833            ; 0.958      ; 1.013          ; -1.138           ; Slow 900mV 100C Model  ;        ;
; -1.837 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 0.989      ; 1.004          ; -1.136           ; Slow 900mV 100C Model  ;        ;
; -1.748 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.079      ; 0.914          ; -1.136           ; Slow 900mV 100C Model  ;        ;
; -1.746 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 0.990      ; 1.108          ; -1.136           ; Slow 900mV 100C Model  ;        ;
; -1.676 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a17~ram2mlab_port_a_datain_0 ; 0.968            ; 0.963      ; 1.141          ; -1.136           ; Slow 900mV 100C Model  ;        ;
; -1.675 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a11~ram2mlab_port_a_datain_0 ; 0.967            ; 0.921      ; 1.182          ; -1.136           ; Slow 900mV 100C Model  ;        ;
; -1.669 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 0.977      ; 1.018          ; -1.136           ; Slow 900mV 100C Model  ;        ;
; -1.742 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.047      ; 0.945          ; -1.135           ; Slow 900mV 100C Model  ;        ;
; -1.702 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.962            ; 0.885      ; 1.212          ; -1.135           ; Slow 900mV 100C Model  ;        ;
; -1.708 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.110      ; 0.881          ; -1.134           ; Slow 900mV 100C Model  ;        ;
; -1.719 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 0.986      ; 1.101          ; -1.133           ; Slow 900mV 100C Model  ;        ;
; -1.689 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.832            ; 0.961      ; 1.004          ; -1.133           ; Slow 900mV 100C Model  ;        ;
; -1.648 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 1.044      ; 1.050          ; -1.132           ; Slow 900mV 100C Model  ;        ;
; -1.833 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a12~ram2mlab_port_a_datain_0 ; 0.982            ; 0.988      ; 1.125          ; -1.131           ; 1 Slow vid1 -40C Model ;        ;
; -1.646 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 0.997      ; 1.097          ; -1.131           ; Slow 900mV 100C Model  ;        ;
; -1.746 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.037      ; 1.075          ; -1.129           ; Slow 900mV 100C Model  ;        ;
; -1.653 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a15~ram2mlab_port_a_datain_0 ; 0.954            ; 0.872      ; 1.211          ; -1.129           ; Slow 900mV 100C Model  ;        ;
; -1.779 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a12~ram2mlab_port_a_datain_0 ; 0.961            ; 0.942      ; 1.146          ; -1.127           ; Slow 900mV 100C Model  ;        ;
; -1.651 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 0.968      ; 1.121          ; -1.126           ; Slow 900mV 100C Model  ;        ;
; -1.782 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 0.872      ; 1.201          ; -1.125           ; Slow 900mV 100C Model  ;        ;
; -1.745 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.078      ; 0.904          ; -1.125           ; Slow 900mV 100C Model  ;        ;
; -1.681 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.841            ; 0.879      ; 1.087          ; -1.125           ; Slow 900mV 100C Model  ;        ;
; -1.673 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 0.988      ; 0.978          ; -1.125           ; Slow 900mV 100C Model  ;        ;
; -1.769 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a12~ram2mlab_port_a_datain_0 ; 0.982            ; 0.988      ; 1.118          ; -1.124           ; 1 Slow vid1 -40C Model ;        ;
; -1.680 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[27]~RTM_29                                                                    ; 0.858            ; 0.966      ; 1.016          ; -1.124           ; Slow 900mV 100C Model  ;        ;
; -1.678 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.062      ; 0.917          ; -1.123           ; Slow 900mV 100C Model  ;        ;
; -1.759 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 0.906      ; 1.164          ; -1.122           ; Slow 900mV 100C Model  ;        ;
; -1.646 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 0.988      ; 0.967          ; -1.122           ; Slow 900mV 100C Model  ;        ;
; -1.753 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.044      ; 0.934          ; -1.119           ; Slow 900mV 100C Model  ;        ;
; -1.733 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 0.956      ; 1.125          ; -1.119           ; Slow 900mV 100C Model  ;        ;
; -1.695 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a17~ram2mlab_port_a_datain_0 ; 0.968            ; 0.908      ; 1.179          ; -1.119           ; Slow 900mV 100C Model  ;        ;
; -1.644 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 1.046      ; 1.035          ; -1.119           ; Slow 900mV 100C Model  ;        ;
; -1.643 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.063      ; 0.912          ; -1.119           ; Slow 900mV 100C Model  ;        ;
; -1.674 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[30]                                                                 ; 0.831            ; 0.943      ; 1.006          ; -1.118           ; Slow 900mV 100C Model  ;        ;
; -1.702 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 0.864      ; 1.200          ; -1.116           ; Slow 900mV 100C Model  ;        ;
; -1.680 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 1.021      ; 1.057          ; -1.116           ; Slow 900mV 100C Model  ;        ;
; -1.718 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.045      ; 0.929          ; -1.115           ; Slow 900mV 100C Model  ;        ;
; -1.694 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[17]                                                                 ; 0.839            ; 0.941      ; 1.012          ; -1.114           ; Slow 900mV 100C Model  ;        ;
; -1.653 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~ram2mlab_port_a_datain_0 ; 0.955            ; 0.910      ; 1.159          ; -1.114           ; Slow 900mV 100C Model  ;        ;
; -1.736 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 0.880      ; 1.196          ; -1.113           ; Slow 900mV 100C Model  ;        ;
; -1.669 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.840            ; 0.879      ; 1.074          ; -1.113           ; Slow 900mV 100C Model  ;        ;
; -1.653 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 1.017      ; 1.050          ; -1.113           ; Slow 900mV 100C Model  ;        ;
; -1.647 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 0.970      ; 1.106          ; -1.113           ; Slow 900mV 100C Model  ;        ;
; -1.758 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 0.900      ; 1.053          ; -1.112           ; Slow 900mV 100C Model  ;        ;
; -1.669 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 0.990      ; 0.963          ; -1.112           ; Slow 900mV 100C Model  ;        ;
; -1.683 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a18~ram2mlab_port_a_datain_0 ; 0.963            ; 0.930      ; 1.144          ; -1.111           ; Slow 900mV 100C Model  ;        ;
; -1.663 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 0.958      ; 0.994          ; -1.111           ; Slow 900mV 100C Model  ;        ;
; -1.763 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 0.974      ; 0.992          ; -1.110           ; Slow 900mV 100C Model  ;        ;
; -1.678 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a11~ram2mlab_port_a_datain_0 ; 0.967            ; 0.922      ; 1.155          ; -1.110           ; Slow 900mV 100C Model  ;        ;
; -1.674 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.064      ; 0.902          ; -1.110           ; Slow 900mV 100C Model  ;        ;
; -1.642 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 0.990      ; 0.952          ; -1.109           ; Slow 900mV 100C Model  ;        ;
; -1.731 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 0.900      ; 1.042          ; -1.109           ; Slow 900mV 100C Model  ;        ;
; -1.713 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a11~ram2mlab_port_a_datain_0 ; 0.967            ; 0.883      ; 1.193          ; -1.109           ; Slow 900mV 100C Model  ;        ;
; -1.680 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.068      ; 1.024          ; -1.109           ; Slow 900mV 100C Model  ;        ;
; -1.668 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.032      ; 0.933          ; -1.109           ; Slow 900mV 100C Model  ;        ;
; -1.838 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 0.956      ; 1.009          ; -1.106           ; Slow 900mV 100C Model  ;        ;
; -1.749 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.046      ; 0.919          ; -1.106           ; Slow 900mV 100C Model  ;        ;
; -1.695 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 0.959      ; 1.109          ; -1.106           ; Slow 900mV 100C Model  ;        ;
; -1.743 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.014      ; 0.950          ; -1.105           ; Slow 900mV 100C Model  ;        ;
; -1.679 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.109      ; 0.853          ; -1.105           ; Slow 900mV 100C Model  ;        ;
; -1.709 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.077      ; 0.886          ; -1.104           ; Slow 900mV 100C Model  ;        ;
; -1.668 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 0.955      ; 1.102          ; -1.103           ; Slow 900mV 100C Model  ;        ;
; -1.644 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 0.969      ; 1.096          ; -1.102           ; Slow 900mV 100C Model  ;        ;
; -1.666 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 0.989      ; 0.953          ; -1.101           ; Slow 900mV 100C Model  ;        ;
; -1.656 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.832            ; 0.927      ; 1.005          ; -1.100           ; Slow 900mV 100C Model  ;        ;
; -1.653 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.964            ; 0.923      ; 1.141          ; -1.100           ; Slow 900mV 100C Model  ;        ;
; -1.785 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 0.873      ; 1.174          ; -1.099           ; Slow 900mV 100C Model  ;        ;
; -1.695 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 1.006      ; 1.076          ; -1.099           ; Slow 900mV 100C Model  ;        ;
; -1.671 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 1.063      ; 0.892          ; -1.099           ; Slow 900mV 100C Model  ;        ;
; -1.733 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 0.905      ; 1.156          ; -1.098           ; Slow 900mV 100C Model  ;        ;
; -1.784 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a12~ram2mlab_port_a_datain_0 ; 0.961            ; 0.874      ; 1.183          ; -1.096           ; Slow 900mV 100C Model  ;        ;
; -1.746 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.045      ; 0.909          ; -1.095           ; Slow 900mV 100C Model  ;        ;
; -1.710 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 0.939      ; 1.119          ; -1.095           ; Slow 900mV 100C Model  ;        ;
; -1.694 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 1.047      ; 0.905          ; -1.095           ; Slow 900mV 100C Model  ;        ;
; -1.682 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 1.016      ; 0.936          ; -1.094           ; Slow 900mV 100C Model  ;        ;
; -1.650 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[15]~RTM_18                                                                    ; 0.859            ; 0.896      ; 1.056          ; -1.093           ; Slow 900mV 100C Model  ;        ;
; -1.682 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 1.003      ; 0.945          ; -1.092           ; Slow 900mV 100C Model  ;        ;
; -1.647 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 1.017      ; 0.931          ; -1.090           ; Slow 900mV 100C Model  ;        ;
; -1.709 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.982            ; 0.944      ; 1.127          ; -1.089           ; Slow 900mV 100C Model  ;        ;
; -1.653 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 0.897      ; 1.155          ; -1.089           ; Slow 900mV 100C Model  ;        ;
; -1.660 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[12]~RTM_15                                                                    ; 0.854            ; 0.978      ; 0.964          ; -1.088           ; 1 Slow vid1 -40C Model ;        ;
; -1.655 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 0.964      ; 1.082          ; -1.088           ; Slow 900mV 100C Model  ;        ;
; -1.647 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 1.004      ; 0.940          ; -1.088           ; Slow 900mV 100C Model  ;        ;
; -1.714 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 0.913      ; 1.129          ; -1.086           ; Slow 900mV 100C Model  ;        ;
; -1.709 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[17]                                                                 ; 0.824            ; 0.966      ; 0.943          ; -1.085           ; 1 Slow vid1 -40C Model ;        ;
; -1.674 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a17~ram2mlab_port_a_datain_0 ; 0.968            ; 0.884      ; 1.168          ; -1.084           ; Slow 900mV 100C Model  ;        ;
; -1.691 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 0.947      ; 1.092          ; -1.083           ; Slow 900mV 100C Model  ;        ;
; -1.659 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a17~ram2mlab_port_a_datain_0 ; 0.968            ; 0.907      ; 1.144          ; -1.083           ; Slow 900mV 100C Model  ;        ;
; -1.767 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 0.928      ; 1.011          ; -1.081           ; Slow 900mV 100C Model  ;        ;
; -1.678 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 1.018      ; 0.921          ; -1.081           ; Slow 900mV 100C Model  ;        ;
; -1.672 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 0.986      ; 0.952          ; -1.080           ; Slow 900mV 100C Model  ;        ;
; -1.657 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a17~ram2mlab_port_a_datain_0 ; 0.968            ; 0.877      ; 1.171          ; -1.080           ; Slow 900mV 100C Model  ;        ;
; -1.767 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 0.915      ; 1.020          ; -1.079           ; Slow 900mV 100C Model  ;        ;
; -1.678 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 1.005      ; 0.930          ; -1.079           ; Slow 900mV 100C Model  ;        ;
; -1.672 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 0.973      ; 0.961          ; -1.078           ; Slow 900mV 100C Model  ;        ;
; -1.653 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 0.966      ; 1.069          ; -1.077           ; Slow 900mV 100C Model  ;        ;
; -1.647 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 0.934      ; 1.100          ; -1.076           ; Slow 900mV 100C Model  ;        ;
; -1.740 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 0.876      ; 1.157          ; -1.075           ; Slow 900mV 100C Model  ;        ;
; -1.695 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[30]~RTM_32                                                                    ; 0.856            ; 0.923      ; 1.008          ; -1.075           ; Slow 900mV 100C Model  ;        ;
; -1.680 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.076      ; 0.858          ; -1.075           ; Slow 900mV 100C Model  ;        ;
; -1.692 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a11~ram2mlab_port_a_datain_0 ; 0.967            ; 0.859      ; 1.182          ; -1.074           ; Slow 900mV 100C Model  ;        ;
; -1.657 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.962            ; 0.870      ; 1.166          ; -1.074           ; Slow 900mV 100C Model  ;        ;
; -1.782 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 0.867      ; 1.168          ; -1.073           ; Slow 900mV 100C Model  ;        ;
; -1.677 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a11~ram2mlab_port_a_datain_0 ; 0.967            ; 0.882      ; 1.158          ; -1.073           ; Slow 900mV 100C Model  ;        ;
; -1.644 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.961            ; 0.846      ; 1.188          ; -1.073           ; Slow 900mV 100C Model  ;        ;
; -1.736 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ; 0.963            ; 0.906      ; 1.129          ; -1.072           ; Slow 900mV 100C Model  ;        ;
; -1.760 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a12~ram2mlab_port_a_datain_0 ; 0.961            ; 0.856      ; 1.176          ; -1.071           ; Slow 900mV 100C Model  ;        ;
; -1.759 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 0.901      ; 1.131          ; -1.070           ; Slow 900mV 100C Model  ;        ;
; -1.755 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 0.863      ; 1.161          ; -1.070           ; Slow 900mV 100C Model  ;        ;
; -1.675 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 1.017      ; 0.911          ; -1.070           ; Slow 900mV 100C Model  ;        ;
; -1.675 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 1.004      ; 0.920          ; -1.068           ; Slow 900mV 100C Model  ;        ;
; -1.732 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 0.897      ; 1.124          ; -1.067           ; Slow 900mV 100C Model  ;        ;
; -1.782 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 0.914      ; 1.135          ; -1.066           ; Slow 900mV 100C Model  ;        ;
; -1.650 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 0.965      ; 1.059          ; -1.066           ; Slow 900mV 100C Model  ;        ;
; -1.695 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 1.014      ; 0.910          ; -1.065           ; Slow 900mV 100C Model  ;        ;
; -1.702 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 0.859      ; 1.167          ; -1.064           ; Slow 900mV 100C Model  ;        ;
; -1.759 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 0.948      ; 1.098          ; -1.063           ; Slow 900mV 100C Model  ;        ;
; -1.781 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 0.955      ; 0.964          ; -1.062           ; Slow 900mV 100C Model  ;        ;
; -1.764 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a12~ram2mlab_port_a_datain_0 ; 0.961            ; 0.851      ; 1.172          ; -1.062           ; Slow 900mV 100C Model  ;        ;
; -1.675 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 0.855      ; 1.160          ; -1.061           ; Slow 900mV 100C Model  ;        ;
; -1.748 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a12~ram2mlab_port_a_datain_0 ; 0.961            ; 0.873      ; 1.148          ; -1.060           ; Slow 900mV 100C Model  ;        ;
; -1.717 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.956            ; 0.914      ; 1.102          ; -1.060           ; Slow 900mV 100C Model  ;        ;
; -1.758 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 0.989      ; 0.927          ; -1.059           ; Slow 900mV 100C Model  ;        ;
; -1.675 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[17]                                                                 ; 0.839            ; 0.855      ; 1.042          ; -1.058           ; Slow 900mV 100C Model  ;        ;
; -1.702 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 0.906      ; 1.134          ; -1.057           ; Slow 900mV 100C Model  ;        ;
; -1.660 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a11~ram2mlab_port_a_datain_0 ; 0.967            ; 0.836      ; 1.186          ; -1.055           ; Slow 900mV 100C Model  ;        ;
; -1.681 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[17]                                                                 ; 0.824            ; 0.966      ; 0.912          ; -1.054           ; 1 Slow vid1 -40C Model ;        ;
; -1.644 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a17~ram2mlab_port_a_datain_0 ; 0.968            ; 0.882      ; 1.140          ; -1.054           ; Slow 900mV 100C Model  ;        ;
; -1.701 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 0.947      ; 0.963          ; -1.053           ; Slow 900mV 100C Model  ;        ;
; -1.675 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[10]~RTM_13                                                                    ; 0.871            ; 0.852      ; 1.071          ; -1.052           ; Slow 900mV 100C Model  ;        ;
; -1.689 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[17]                                                                 ; 0.824            ; 0.934      ; 0.940          ; -1.050           ; 1 Slow vid1 -40C Model ;        ;
; -1.785 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 0.868      ; 1.141          ; -1.047           ; Slow 900mV 100C Model  ;        ;
; -1.647 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.961            ; 0.847      ; 1.161          ; -1.047           ; Slow 900mV 100C Model  ;        ;
; -1.677 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 0.922      ; 1.085          ; -1.045           ; Slow 900mV 100C Model  ;        ;
; -1.758 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 0.864      ; 1.134          ; -1.044           ; Slow 900mV 100C Model  ;        ;
; -1.662 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a11~ram2mlab_port_a_datain_0 ; 0.967            ; 0.857      ; 1.154          ; -1.044           ; Slow 900mV 100C Model  ;        ;
; -1.654 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 0.956      ; 1.048          ; -1.042           ; Slow 900mV 100C Model  ;        ;
; -1.785 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 0.915      ; 1.108          ; -1.040           ; Slow 900mV 100C Model  ;        ;
; -1.660 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.832            ; 0.878      ; 0.994          ; -1.040           ; Slow 900mV 100C Model  ;        ;
; -1.726 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[23]~RTM_25                                                                    ; 0.857            ; 0.905      ; 0.991          ; -1.039           ; Slow 900mV 100C Model  ;        ;
; -1.680 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 0.846      ; 1.156          ; -1.039           ; Slow 900mV 100C Model  ;        ;
; -1.702 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 0.866      ; 1.013          ; -1.038           ; Slow 900mV 100C Model  ;        ;
; -1.784 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 0.956      ; 0.937          ; -1.036           ; Slow 900mV 100C Model  ;        ;
; -1.707 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 0.940      ; 0.952          ; -1.036           ; Slow 900mV 100C Model  ;        ;
; -1.657 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 0.880      ; 1.119          ; -1.036           ; Slow 900mV 100C Model  ;        ;
; -1.684 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[22]~RTM_24                                                                    ; 0.857            ; 0.896      ; 0.996          ; -1.035           ; Slow 900mV 100C Model  ;        ;
; -1.679 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 0.900      ; 0.976          ; -1.035           ; Slow 900mV 100C Model  ;        ;
; -1.675 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 0.866      ; 1.002          ; -1.035           ; Slow 900mV 100C Model  ;        ;
; -1.684 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 0.974      ; 0.915          ; -1.033           ; Slow 900mV 100C Model  ;        ;
; -1.782 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 0.922      ; 0.969          ; -1.032           ; Slow 900mV 100C Model  ;        ;
; -1.734 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a12~ram2mlab_port_a_datain_0 ; 0.961            ; 0.849      ; 1.144          ; -1.032           ; Slow 900mV 100C Model  ;        ;
; -1.652 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 0.900      ; 0.965          ; -1.032           ; Slow 900mV 100C Model  ;        ;
; -1.720 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a12~ram2mlab_port_a_datain_0 ; 0.961            ; 0.855      ; 1.137          ; -1.031           ; Slow 900mV 100C Model  ;        ;
; -1.759 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 0.956      ; 0.932          ; -1.029           ; Slow 900mV 100C Model  ;        ;
; -1.668 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0_bypass[17]                                                                 ; 0.824            ; 0.934      ; 0.916          ; -1.026           ; 1 Slow vid1 -40C Model ;        ;
; -1.702 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 0.914      ; 0.968          ; -1.023           ; Slow 900mV 100C Model  ;        ;
; -1.680 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.962            ; 0.923      ; 1.058          ; -1.019           ; Slow 900mV 100C Model  ;        ;
; -1.653 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.982            ; 0.910      ; 1.087          ; -1.015           ; Slow 900mV 100C Model  ;        ;
; -1.683 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.963            ; 0.847      ; 1.129          ; -1.013           ; Slow 900mV 100C Model  ;        ;
; -1.705 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.841            ; 0.867      ; 0.986          ; -1.012           ; Slow 900mV 100C Model  ;        ;
; -1.710 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[28]~RTM_30                                                                    ; 0.856            ; 0.941      ; 0.925          ; -1.010           ; Slow 900mV 100C Model  ;        ;
; -1.678 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.833            ; 0.867      ; 0.975          ; -1.009           ; Slow 900mV 100C Model  ;        ;
; -1.711 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 0.894      ; 0.971          ; -1.007           ; Slow 900mV 100C Model  ;        ;
; -1.785 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 0.923      ; 0.942          ; -1.006           ; Slow 900mV 100C Model  ;        ;
; -1.711 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 0.881      ; 0.980          ; -1.005           ; Slow 900mV 100C Model  ;        ;
; -1.688 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 0.928      ; 0.934          ; -1.004           ; Slow 900mV 100C Model  ;        ;
; -1.688 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 0.915      ; 0.943          ; -1.002           ; Slow 900mV 100C Model  ;        ;
; -1.684 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 0.842      ; 1.117          ; -1.001           ; Slow 900mV 100C Model  ;        ;
; -1.650 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[12]                                                                           ; 0.455            ; 0.398      ; 1.056          ; -0.999           ; 1 Slow vid1 -40C Model ;        ;
; -1.704 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[23]                                                                           ; 0.459            ; 0.398      ; 1.059          ; -0.998           ; 1 Slow vid1 -40C Model ;        ;
; -1.661 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 0.876      ; 1.080          ; -0.998           ; Slow 900mV 100C Model  ;        ;
; -1.703 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[27]                                                                           ; 0.460            ; 0.398      ; 1.059          ; -0.997           ; 1 Slow vid1 -40C Model ;        ;
; -1.703 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[25]                                                                           ; 0.460            ; 0.398      ; 1.059          ; -0.997           ; 1 Slow vid1 -40C Model ;        ;
; -1.702 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[24]                                                                           ; 0.461            ; 0.398      ; 1.059          ; -0.996           ; 1 Slow vid1 -40C Model ;        ;
; -1.702 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[22]                                                                           ; 0.461            ; 0.398      ; 1.059          ; -0.996           ; 1 Slow vid1 -40C Model ;        ;
; -1.701 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[26]                                                                           ; 0.462            ; 0.398      ; 1.059          ; -0.995           ; 1 Slow vid1 -40C Model ;        ;
; -1.646 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[16]                                                                           ; 0.459            ; 0.398      ; 1.056          ; -0.995           ; 1 Slow vid1 -40C Model ;        ;
; -1.656 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.982            ; 0.911      ; 1.060          ; -0.989           ; Slow 900mV 100C Model  ;        ;
; -1.714 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[25]~RTM_27                                                                    ; 0.858            ; 0.895      ; 0.944          ; -0.981           ; Slow 900mV 100C Model  ;        ;
; -1.714 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[24]~RTM_26                                                                    ; 0.856            ; 0.882      ; 0.953          ; -0.979           ; Slow 900mV 100C Model  ;        ;
; -1.690 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 0.871      ; 1.053          ; -0.976           ; Slow 900mV 100C Model  ;        ;
; -1.687 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.958            ; 0.843      ; 1.090          ; -0.975           ; Slow 900mV 100C Model  ;        ;
; -1.679 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[31]                                                                           ; 0.470            ; 0.378      ; 1.065          ; -0.973           ; 1 Slow vid1 -40C Model ;        ;
; -1.679 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[29]                                                                           ; 0.470            ; 0.378      ; 1.065          ; -0.973           ; 1 Slow vid1 -40C Model ;        ;
; -1.678 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[28]                                                                           ; 0.471            ; 0.378      ; 1.065          ; -0.972           ; 1 Slow vid1 -40C Model ;        ;
; -1.678 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[19]                                                                           ; 0.471            ; 0.378      ; 1.065          ; -0.972           ; 1 Slow vid1 -40C Model ;        ;
; -1.677 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[30]                                                                           ; 0.472            ; 0.378      ; 1.065          ; -0.971           ; 1 Slow vid1 -40C Model ;        ;
; -1.677 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[23]                                                                           ; 0.472            ; 0.378      ; 1.065          ; -0.971           ; 1 Slow vid1 -40C Model ;        ;
; -1.677 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[21]                                                                           ; 0.472            ; 0.378      ; 1.065          ; -0.971           ; 1 Slow vid1 -40C Model ;        ;
; -1.676 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[27]                                                                           ; 0.473            ; 0.378      ; 1.065          ; -0.970           ; 1 Slow vid1 -40C Model ;        ;
; -1.676 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[25]                                                                           ; 0.473            ; 0.378      ; 1.065          ; -0.970           ; 1 Slow vid1 -40C Model ;        ;
; -1.676 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[20]                                                                           ; 0.473            ; 0.378      ; 1.065          ; -0.970           ; 1 Slow vid1 -40C Model ;        ;
; -1.676 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[18]                                                                           ; 0.473            ; 0.378      ; 1.065          ; -0.970           ; 1 Slow vid1 -40C Model ;        ;
; -1.675 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[24]                                                                           ; 0.474            ; 0.378      ; 1.065          ; -0.969           ; 1 Slow vid1 -40C Model ;        ;
; -1.675 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[22]                                                                           ; 0.474            ; 0.378      ; 1.065          ; -0.969           ; 1 Slow vid1 -40C Model ;        ;
; -1.674 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[26]                                                                           ; 0.475            ; 0.378      ; 1.065          ; -0.968           ; 1 Slow vid1 -40C Model ;        ;
; -1.670 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[23]~RTM_25                                                                    ; 0.857            ; 0.871      ; 0.951          ; -0.965           ; Slow 900mV 100C Model  ;        ;
; -1.647 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[23]~RTM_25                                                                    ; 0.857            ; 0.905      ; 0.914          ; -0.962           ; Slow 900mV 100C Model  ;        ;
; -1.765 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[11]                                                                           ; 0.488            ; 0.372      ; 1.072          ; -0.956           ; Slow 900mV 100C Model  ;        ;
; -1.765 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[2]                                                                            ; 0.488            ; 0.372      ; 1.072          ; -0.956           ; Slow 900mV 100C Model  ;        ;
; -1.764 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[15]                                                                           ; 0.489            ; 0.372      ; 1.072          ; -0.955           ; Slow 900mV 100C Model  ;        ;
; -1.697 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[31]                                                                           ; 0.497            ; 0.421      ; 1.021          ; -0.945           ; 1 Slow vid1 -40C Model ;        ;
; -1.697 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[29]                                                                           ; 0.497            ; 0.421      ; 1.021          ; -0.945           ; 1 Slow vid1 -40C Model ;        ;
; -1.739 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[14]                                                                           ; 0.491            ; 0.372      ; 1.063          ; -0.944           ; Slow 900mV 100C Model  ;        ;
; -1.739 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[13]                                                                           ; 0.491            ; 0.372      ; 1.063          ; -0.944           ; Slow 900mV 100C Model  ;        ;
; -1.738 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[17]                                                                           ; 0.492            ; 0.372      ; 1.063          ; -0.943           ; Slow 900mV 100C Model  ;        ;
; -1.738 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[10]                                                                           ; 0.492            ; 0.372      ; 1.063          ; -0.943           ; Slow 900mV 100C Model  ;        ;
; -1.695 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[30]                                                                           ; 0.499            ; 0.421      ; 1.021          ; -0.943           ; 1 Slow vid1 -40C Model ;        ;
; -1.695 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[21]                                                                           ; 0.499            ; 0.421      ; 1.021          ; -0.943           ; 1 Slow vid1 -40C Model ;        ;
; -1.695 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[28]                                                                           ; 0.499            ; 0.421      ; 1.021          ; -0.943           ; 1 Slow vid1 -40C Model ;        ;
; -1.695 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[19]                                                                           ; 0.499            ; 0.421      ; 1.021          ; -0.943           ; 1 Slow vid1 -40C Model ;        ;
; -1.694 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[27]                                                                           ; 0.500            ; 0.421      ; 1.021          ; -0.942           ; 1 Slow vid1 -40C Model ;        ;
; -1.694 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[25]                                                                           ; 0.500            ; 0.421      ; 1.021          ; -0.942           ; 1 Slow vid1 -40C Model ;        ;
; -1.694 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[23]                                                                           ; 0.500            ; 0.421      ; 1.021          ; -0.942           ; 1 Slow vid1 -40C Model ;        ;
; -1.693 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[20]                                                                           ; 0.501            ; 0.421      ; 1.021          ; -0.941           ; 1 Slow vid1 -40C Model ;        ;
; -1.693 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[18]                                                                           ; 0.501            ; 0.421      ; 1.021          ; -0.941           ; 1 Slow vid1 -40C Model ;        ;
; -1.692 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[24]                                                                           ; 0.502            ; 0.421      ; 1.021          ; -0.940           ; 1 Slow vid1 -40C Model ;        ;
; -1.692 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[22]                                                                           ; 0.502            ; 0.421      ; 1.021          ; -0.940           ; 1 Slow vid1 -40C Model ;        ;
; -1.691 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[26]                                                                           ; 0.503            ; 0.421      ; 1.021          ; -0.939           ; 1 Slow vid1 -40C Model ;        ;
; -1.673 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[23]~RTM_25                                                                    ; 0.857            ; 0.872      ; 0.924          ; -0.939           ; Slow 900mV 100C Model  ;        ;
; -1.642 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ; 0.948            ; 0.872      ; 1.012          ; -0.936           ; Slow 900mV 100C Model  ;        ;
; -1.714 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[9]                                                                            ; 0.487            ; 0.372      ; 1.047          ; -0.932           ; Slow 900mV 100C Model  ;        ;
; -1.714 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[3]                                                                            ; 0.487            ; 0.372      ; 1.047          ; -0.932           ; Slow 900mV 100C Model  ;        ;
; -1.713 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[7]                                                                            ; 0.488            ; 0.372      ; 1.047          ; -0.931           ; Slow 900mV 100C Model  ;        ;
; -1.713 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[5]                                                                            ; 0.488            ; 0.372      ; 1.047          ; -0.931           ; Slow 900mV 100C Model  ;        ;
; -1.735 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[11]                                                                           ; 0.505            ; 0.350      ; 1.081          ; -0.926           ; Slow 900mV 100C Model  ;        ;
; -1.735 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[2]                                                                            ; 0.505            ; 0.350      ; 1.081          ; -0.926           ; Slow 900mV 100C Model  ;        ;
; -1.708 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[29]                                                                           ; 0.484            ; 0.372      ; 1.038          ; -0.926           ; Slow 900mV 100C Model  ;        ;
; -1.734 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[15]                                                                           ; 0.506            ; 0.350      ; 1.081          ; -0.925           ; Slow 900mV 100C Model  ;        ;
; -1.707 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[31]                                                                           ; 0.485            ; 0.372      ; 1.038          ; -0.925           ; Slow 900mV 100C Model  ;        ;
; -1.706 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[28]                                                                           ; 0.486            ; 0.372      ; 1.038          ; -0.924           ; Slow 900mV 100C Model  ;        ;
; -1.690 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 0.866      ; 1.020          ; -0.924           ; Slow 900mV 100C Model  ;        ;
; -1.705 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[19]                                                                           ; 0.487            ; 0.372      ; 1.038          ; -0.923           ; Slow 900mV 100C Model  ;        ;
; -1.705 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[30]                                                                           ; 0.487            ; 0.372      ; 1.038          ; -0.923           ; Slow 900mV 100C Model  ;        ;
; -1.704 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[21]                                                                           ; 0.488            ; 0.372      ; 1.038          ; -0.922           ; Slow 900mV 100C Model  ;        ;
; -1.703 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[20]                                                                           ; 0.489            ; 0.372      ; 1.038          ; -0.921           ; Slow 900mV 100C Model  ;        ;
; -1.703 ; Buffer_8|fifo|Head[1]                                                                                 ; mul_12|multiply_unit|q2[18]                                                                           ; 0.489            ; 0.372      ; 1.038          ; -0.921           ; Slow 900mV 100C Model  ;        ;
; -1.663 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.954            ; 0.862      ; 1.013          ; -0.921           ; Slow 900mV 100C Model  ;        ;
; -1.690 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 0.913      ; 0.987          ; -0.917           ; Slow 900mV 100C Model  ;        ;
; -1.709 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[14]                                                                           ; 0.508            ; 0.350      ; 1.072          ; -0.914           ; Slow 900mV 100C Model  ;        ;
; -1.709 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[13]                                                                           ; 0.508            ; 0.350      ; 1.072          ; -0.914           ; Slow 900mV 100C Model  ;        ;
; -1.708 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[17]                                                                           ; 0.509            ; 0.350      ; 1.072          ; -0.913           ; Slow 900mV 100C Model  ;        ;
; -1.708 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[10]                                                                           ; 0.509            ; 0.350      ; 1.072          ; -0.913           ; Slow 900mV 100C Model  ;        ;
; -1.689 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[29]~RTM_31                                                                    ; 0.857            ; 0.954      ; 0.816          ; -0.913           ; Slow 900mV 100C Model  ;        ;
; -1.719 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[11]                                                                           ; 0.490            ; 0.341      ; 1.057          ; -0.908           ; Slow 900mV 100C Model  ;        ;
; -1.719 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[2]                                                                            ; 0.490            ; 0.341      ; 1.057          ; -0.908           ; Slow 900mV 100C Model  ;        ;
; -1.746 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[11]                                                                           ; 0.528            ; 0.390      ; 1.045          ; -0.907           ; Slow 900mV 100C Model  ;        ;
; -1.746 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[2]                                                                            ; 0.528            ; 0.390      ; 1.045          ; -0.907           ; Slow 900mV 100C Model  ;        ;
; -1.718 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[15]                                                                           ; 0.491            ; 0.341      ; 1.057          ; -0.907           ; Slow 900mV 100C Model  ;        ;
; -1.811 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[11]                                                                           ; 0.572            ; 0.366      ; 1.112          ; -0.906           ; Slow 900mV 100C Model  ;        ;
; -1.811 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[2]                                                                            ; 0.572            ; 0.366      ; 1.112          ; -0.906           ; Slow 900mV 100C Model  ;        ;
; -1.745 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[15]                                                                           ; 0.529            ; 0.390      ; 1.045          ; -0.906           ; Slow 900mV 100C Model  ;        ;
; -1.810 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[15]                                                                           ; 0.573            ; 0.366      ; 1.112          ; -0.905           ; Slow 900mV 100C Model  ;        ;
; -1.684 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[9]                                                                            ; 0.504            ; 0.350      ; 1.056          ; -0.902           ; Slow 900mV 100C Model  ;        ;
; -1.684 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[3]                                                                            ; 0.504            ; 0.350      ; 1.056          ; -0.902           ; Slow 900mV 100C Model  ;        ;
; -1.683 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[7]                                                                            ; 0.505            ; 0.350      ; 1.056          ; -0.901           ; Slow 900mV 100C Model  ;        ;
; -1.683 ; Buffer_8|fifo|Memory[3][0]                                                                            ; mul_12|multiply_unit|q2[5]                                                                            ; 0.505            ; 0.350      ; 1.056          ; -0.901           ; Slow 900mV 100C Model  ;        ;
; -1.693 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[14]                                                                           ; 0.493            ; 0.341      ; 1.048          ; -0.896           ; Slow 900mV 100C Model  ;        ;
; -1.693 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[13]                                                                           ; 0.493            ; 0.341      ; 1.048          ; -0.896           ; Slow 900mV 100C Model  ;        ;
; -1.692 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[17]                                                                           ; 0.494            ; 0.341      ; 1.048          ; -0.895           ; Slow 900mV 100C Model  ;        ;
; -1.692 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[10]                                                                           ; 0.494            ; 0.341      ; 1.048          ; -0.895           ; Slow 900mV 100C Model  ;        ;
; -1.785 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[14]                                                                           ; 0.575            ; 0.366      ; 1.103          ; -0.894           ; Slow 900mV 100C Model  ;        ;
; -1.785 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[13]                                                                           ; 0.575            ; 0.366      ; 1.103          ; -0.894           ; Slow 900mV 100C Model  ;        ;
; -1.784 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[17]                                                                           ; 0.576            ; 0.366      ; 1.103          ; -0.893           ; Slow 900mV 100C Model  ;        ;
; -1.784 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[10]                                                                           ; 0.576            ; 0.366      ; 1.103          ; -0.893           ; Slow 900mV 100C Model  ;        ;
; -1.719 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[14]                                                                           ; 0.530            ; 0.390      ; 1.032          ; -0.892           ; Slow 900mV 100C Model  ;        ;
; -1.719 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[13]                                                                           ; 0.530            ; 0.390      ; 1.032          ; -0.892           ; Slow 900mV 100C Model  ;        ;
; -1.706 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[9]                                                                            ; 0.526            ; 0.390      ; 1.027          ; -0.891           ; Slow 900mV 100C Model  ;        ;
; -1.706 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[3]                                                                            ; 0.526            ; 0.390      ; 1.027          ; -0.891           ; Slow 900mV 100C Model  ;        ;
; -1.717 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[17]                                                                           ; 0.532            ; 0.390      ; 1.032          ; -0.890           ; Slow 900mV 100C Model  ;        ;
; -1.717 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[10]                                                                           ; 0.532            ; 0.390      ; 1.032          ; -0.890           ; Slow 900mV 100C Model  ;        ;
; -1.704 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[7]                                                                            ; 0.528            ; 0.390      ; 1.027          ; -0.889           ; Slow 900mV 100C Model  ;        ;
; -1.704 ; Buffer_15|fifo|Head[1]                                                                                ; mul_12|multiply_unit|q2[5]                                                                            ; 0.528            ; 0.390      ; 1.027          ; -0.889           ; Slow 900mV 100C Model  ;        ;
; -1.668 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[9]                                                                            ; 0.489            ; 0.341      ; 1.032          ; -0.884           ; Slow 900mV 100C Model  ;        ;
; -1.668 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[3]                                                                            ; 0.489            ; 0.341      ; 1.032          ; -0.884           ; Slow 900mV 100C Model  ;        ;
; -1.642 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.962            ; 0.867      ; 0.979          ; -0.884           ; Slow 900mV 100C Model  ;        ;
; -1.690 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 0.921      ; 0.821          ; -0.883           ; Slow 900mV 100C Model  ;        ;
; -1.667 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[7]                                                                            ; 0.490            ; 0.341      ; 1.032          ; -0.883           ; Slow 900mV 100C Model  ;        ;
; -1.667 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[5]                                                                            ; 0.490            ; 0.341      ; 1.032          ; -0.883           ; Slow 900mV 100C Model  ;        ;
; -1.760 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[9]                                                                            ; 0.571            ; 0.366      ; 1.087          ; -0.882           ; Slow 900mV 100C Model  ;        ;
; -1.760 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[3]                                                                            ; 0.571            ; 0.366      ; 1.087          ; -0.882           ; Slow 900mV 100C Model  ;        ;
; -1.759 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[7]                                                                            ; 0.572            ; 0.366      ; 1.087          ; -0.881           ; Slow 900mV 100C Model  ;        ;
; -1.759 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[5]                                                                            ; 0.572            ; 0.366      ; 1.087          ; -0.881           ; Slow 900mV 100C Model  ;        ;
; -1.662 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[29]                                                                           ; 0.486            ; 0.341      ; 1.023          ; -0.878           ; Slow 900mV 100C Model  ;        ;
; -1.686 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[0]                                                                            ; 0.570            ; 0.366      ; 1.081          ; -0.877           ; Slow 900mV 100C Model  ;        ;
; -1.661 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[31]                                                                           ; 0.487            ; 0.341      ; 1.023          ; -0.877           ; Slow 900mV 100C Model  ;        ;
; -1.642 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ; 0.983            ; 0.914      ; 0.946          ; -0.877           ; Slow 900mV 100C Model  ;        ;
; -1.754 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[29]                                                                           ; 0.568            ; 0.366      ; 1.078          ; -0.876           ; Slow 900mV 100C Model  ;        ;
; -1.685 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[4]                                                                            ; 0.571            ; 0.366      ; 1.081          ; -0.876           ; Slow 900mV 100C Model  ;        ;
; -1.685 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[1]                                                                            ; 0.571            ; 0.366      ; 1.081          ; -0.876           ; Slow 900mV 100C Model  ;        ;
; -1.660 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[28]                                                                           ; 0.488            ; 0.341      ; 1.023          ; -0.876           ; Slow 900mV 100C Model  ;        ;
; -1.753 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[31]                                                                           ; 0.569            ; 0.366      ; 1.078          ; -0.875           ; Slow 900mV 100C Model  ;        ;
; -1.659 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[19]                                                                           ; 0.489            ; 0.341      ; 1.023          ; -0.875           ; Slow 900mV 100C Model  ;        ;
; -1.659 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[30]                                                                           ; 0.489            ; 0.341      ; 1.023          ; -0.875           ; Slow 900mV 100C Model  ;        ;
; -1.752 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[28]                                                                           ; 0.570            ; 0.366      ; 1.078          ; -0.874           ; Slow 900mV 100C Model  ;        ;
; -1.658 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[21]                                                                           ; 0.490            ; 0.341      ; 1.023          ; -0.874           ; Slow 900mV 100C Model  ;        ;
; -1.751 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[30]                                                                           ; 0.571            ; 0.366      ; 1.078          ; -0.873           ; Slow 900mV 100C Model  ;        ;
; -1.751 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[19]                                                                           ; 0.571            ; 0.366      ; 1.078          ; -0.873           ; Slow 900mV 100C Model  ;        ;
; -1.682 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[6]                                                                            ; 0.574            ; 0.366      ; 1.081          ; -0.873           ; Slow 900mV 100C Model  ;        ;
; -1.657 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[20]                                                                           ; 0.491            ; 0.341      ; 1.023          ; -0.873           ; Slow 900mV 100C Model  ;        ;
; -1.657 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[23]                                                                           ; 0.491            ; 0.341      ; 1.023          ; -0.873           ; Slow 900mV 100C Model  ;        ;
; -1.657 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[18]                                                                           ; 0.491            ; 0.341      ; 1.023          ; -0.873           ; Slow 900mV 100C Model  ;        ;
; -1.750 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[21]                                                                           ; 0.572            ; 0.366      ; 1.078          ; -0.872           ; Slow 900mV 100C Model  ;        ;
; -1.681 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[8]                                                                            ; 0.575            ; 0.366      ; 1.081          ; -0.872           ; Slow 900mV 100C Model  ;        ;
; -1.749 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[23]                                                                           ; 0.573            ; 0.366      ; 1.078          ; -0.871           ; Slow 900mV 100C Model  ;        ;
; -1.749 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[20]                                                                           ; 0.573            ; 0.366      ; 1.078          ; -0.871           ; Slow 900mV 100C Model  ;        ;
; -1.749 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[18]                                                                           ; 0.573            ; 0.366      ; 1.078          ; -0.871           ; Slow 900mV 100C Model  ;        ;
; -1.655 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[22]                                                                           ; 0.493            ; 0.341      ; 1.023          ; -0.871           ; Slow 900mV 100C Model  ;        ;
; -1.655 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[25]                                                                           ; 0.493            ; 0.341      ; 1.023          ; -0.871           ; Slow 900mV 100C Model  ;        ;
; -1.683 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[12]                                                                           ; 0.568            ; 0.366      ; 1.072          ; -0.870           ; Slow 900mV 100C Model  ;        ;
; -1.654 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[27]                                                                           ; 0.494            ; 0.341      ; 1.023          ; -0.870           ; Slow 900mV 100C Model  ;        ;
; -1.654 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[24]                                                                           ; 0.494            ; 0.341      ; 1.023          ; -0.870           ; Slow 900mV 100C Model  ;        ;
; -1.747 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[25]                                                                           ; 0.575            ; 0.366      ; 1.078          ; -0.869           ; Slow 900mV 100C Model  ;        ;
; -1.747 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[22]                                                                           ; 0.575            ; 0.366      ; 1.078          ; -0.869           ; Slow 900mV 100C Model  ;        ;
; -1.746 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[27]                                                                           ; 0.576            ; 0.366      ; 1.078          ; -0.868           ; Slow 900mV 100C Model  ;        ;
; -1.746 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[24]                                                                           ; 0.576            ; 0.366      ; 1.078          ; -0.868           ; Slow 900mV 100C Model  ;        ;
; -1.652 ; Buffer_15|fifo|Memory[2][0]                                                                           ; mul_12|multiply_unit|q2[26]                                                                           ; 0.496            ; 0.341      ; 1.023          ; -0.868           ; Slow 900mV 100C Model  ;        ;
; -1.744 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[26]                                                                           ; 0.578            ; 0.366      ; 1.078          ; -0.866           ; Slow 900mV 100C Model  ;        ;
; -1.677 ; Buffer_3|oehb1|data_reg[0]                                                                            ; mul_12|multiply_unit|q2[16]                                                                           ; 0.574            ; 0.366      ; 1.072          ; -0.864           ; Slow 900mV 100C Model  ;        ;
; -1.675 ; Buffer_15|fifo|Head[0]                                                                                ; mul_12|multiply_unit|q2[11]                                                                           ; 0.493            ; 0.253      ; 1.104          ; -0.864           ; Slow 900mV 100C Model  ;        ;
; -1.675 ; Buffer_15|fifo|Head[0]                                                                                ; mul_12|multiply_unit|q2[2]                                                                            ; 0.493            ; 0.253      ; 1.104          ; -0.864           ; Slow 900mV 100C Model  ;        ;
; -1.674 ; Buffer_15|fifo|Head[0]                                                                                ; mul_12|multiply_unit|q2[15]                                                                           ; 0.494            ; 0.253      ; 1.104          ; -0.863           ; Slow 900mV 100C Model  ;        ;
; -1.649 ; Buffer_15|fifo|Head[0]                                                                                ; mul_12|multiply_unit|q2[14]                                                                           ; 0.496            ; 0.253      ; 1.095          ; -0.852           ; Slow 900mV 100C Model  ;        ;
; -1.649 ; Buffer_15|fifo|Head[0]                                                                                ; mul_12|multiply_unit|q2[13]                                                                           ; 0.496            ; 0.253      ; 1.095          ; -0.852           ; Slow 900mV 100C Model  ;        ;
; -1.648 ; Buffer_15|fifo|Head[0]                                                                                ; mul_12|multiply_unit|q2[17]                                                                           ; 0.497            ; 0.253      ; 1.095          ; -0.851           ; Slow 900mV 100C Model  ;        ;
; -1.648 ; Buffer_15|fifo|Head[0]                                                                                ; mul_12|multiply_unit|q2[10]                                                                           ; 0.497            ; 0.253      ; 1.095          ; -0.851           ; Slow 900mV 100C Model  ;        ;
; -1.642 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ; Buffer_9|tehb1|data_reg[26]~RTM_28                                                                    ; 0.859            ; 0.922      ; 0.780          ; -0.843           ; Slow 900mV 100C Model  ;        ;
; -1.646 ; Buffer_8|fifo|Memory[2][0]                                                                            ; mul_12|multiply_unit|q2[11]                                                                           ; 0.486            ; 0.204      ; 1.119          ; -0.837           ; Slow 900mV 100C Model  ;        ;
; -1.646 ; Buffer_8|fifo|Memory[2][0]                                                                            ; mul_12|multiply_unit|q2[2]                                                                            ; 0.486            ; 0.204      ; 1.119          ; -0.837           ; Slow 900mV 100C Model  ;        ;
; -1.645 ; Buffer_8|fifo|Memory[2][0]                                                                            ; mul_12|multiply_unit|q2[15]                                                                           ; 0.487            ; 0.204      ; 1.119          ; -0.836           ; Slow 900mV 100C Model  ;        ;
; -1.643 ; Buffer_15|fifo|Memory[3][0]                                                                           ; mul_12|multiply_unit|q2[11]                                                                           ; 0.489            ; 0.236      ; 1.082          ; -0.829           ; Slow 900mV 100C Model  ;        ;
; -1.643 ; Buffer_15|fifo|Memory[3][0]                                                                           ; mul_12|multiply_unit|q2[2]                                                                            ; 0.489            ; 0.236      ; 1.082          ; -0.829           ; Slow 900mV 100C Model  ;        ;
; -1.668 ; phiC_5|fork_C1|generateBlocks[1].regblock|reg_value                                                   ; mul_12|multiply_unit|q2[11]                                                                           ; 0.510            ; 0.351      ; 0.922          ; -0.763           ; Slow 900mV 100C Model  ;        ;
; -1.668 ; phiC_5|fork_C1|generateBlocks[1].regblock|reg_value                                                   ; mul_12|multiply_unit|q2[2]                                                                            ; 0.510            ; 0.351      ; 0.922          ; -0.763           ; Slow 900mV 100C Model  ;        ;
; -1.667 ; phiC_5|fork_C1|generateBlocks[1].regblock|reg_value                                                   ; mul_12|multiply_unit|q2[15]                                                                           ; 0.511            ; 0.351      ; 0.922          ; -0.762           ; Slow 900mV 100C Model  ;        ;
; -1.837 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.989            ; 0.584      ; 1.085          ; -0.680           ; Slow 900mV 100C Model  ;        ;
; -1.766 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.841            ; 0.583      ; 0.930          ; -0.672           ; Slow 900mV 100C Model  ;        ;
; -1.763 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.841            ; 0.583      ; 0.927          ; -0.669           ; Slow 900mV 100C Model  ;        ;
; -1.725 ; Buffer_8|fifo|Head[1]                                                                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.905            ; 0.549      ; 1.020          ; -0.664           ; Slow 900mV 100C Model  ;        ;
; -1.723 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a1~ram2mlab_port_a_datain_0  ; 0.988            ; 0.544      ; 1.101          ; -0.657           ; Slow 900mV 100C Model  ;        ;
; -1.731 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.842            ; 0.600      ; 0.898          ; -0.656           ; Slow 900mV 100C Model  ;        ;
; -1.654 ; Buffer_8|fifo|Head[1]                                                                                 ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.757            ; 0.548      ; 0.865          ; -0.656           ; Slow 900mV 100C Model  ;        ;
; -1.651 ; Buffer_8|fifo|Head[1]                                                                                 ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.757            ; 0.548      ; 0.862          ; -0.653           ; Slow 900mV 100C Model  ;        ;
; -1.790 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.988            ; 0.601      ; 1.038          ; -0.651           ; Slow 900mV 100C Model  ;        ;
; -1.739 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~ram2mlab_port_a_datain_0 ; 0.986            ; 0.611      ; 1.022          ; -0.647           ; Slow 900mV 100C Model  ;        ;
; -1.678 ; Buffer_8|fifo|Head[1]                                                                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.904            ; 0.566      ; 0.973          ; -0.635           ; Slow 900mV 100C Model  ;        ;
; -1.695 ; Buffer_8|fifo|Memory[3][0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.922            ; 0.527      ; 1.029          ; -0.634           ; Slow 900mV 100C Model  ;        ;
; -1.794 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.989            ; 0.584      ; 1.038          ; -0.633           ; Slow 900mV 100C Model  ;        ;
; -1.763 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.841            ; 0.600      ; 0.872          ; -0.631           ; Slow 900mV 100C Model  ;        ;
; -1.771 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.992            ; 0.564      ; 1.048          ; -0.620           ; Slow 900mV 100C Model  ;        ;
; -1.682 ; Buffer_8|fifo|Head[1]                                                                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.905            ; 0.549      ; 0.973          ; -0.617           ; Slow 900mV 100C Model  ;        ;
; -1.651 ; Buffer_8|fifo|Head[1]                                                                                 ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.757            ; 0.565      ; 0.807          ; -0.615           ; Slow 900mV 100C Model  ;        ;
; -1.689 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.842            ; 0.563      ; 0.893          ; -0.614           ; Slow 900mV 100C Model  ;        ;
; -1.648 ; Buffer_8|fifo|Memory[3][0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.921            ; 0.544      ; 0.982          ; -0.605           ; Slow 900mV 100C Model  ;        ;
; -1.659 ; Buffer_8|fifo|Head[1]                                                                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.908            ; 0.529      ; 0.983          ; -0.604           ; Slow 900mV 100C Model  ;        ;
; -1.807 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.991            ; 0.601      ; 0.989          ; -0.599           ; Slow 900mV 100C Model  ;        ;
; -1.731 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.842            ; 0.563      ; 0.878          ; -0.599           ; Slow 900mV 100C Model  ;        ;
; -1.730 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.841            ; 0.563      ; 0.876          ; -0.598           ; Slow 900mV 100C Model  ;        ;
; -1.782 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.910            ; 0.407      ; 1.100          ; -0.597           ; Slow 900mV 100C Model  ;        ;
; -1.722 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.990            ; 0.564      ; 1.019          ; -0.593           ; Slow 900mV 100C Model  ;        ;
; -1.711 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.762            ; 0.406      ; 0.945          ; -0.589           ; Slow 900mV 100C Model  ;        ;
; -1.790 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.895            ; 0.373      ; 1.110          ; -0.588           ; 1 Slow vid1 100C Model ;        ;
; -1.658 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a3~ram2mlab_port_a_datain_0  ; 0.992            ; 0.544      ; 1.036          ; -0.588           ; Slow 900mV 100C Model  ;        ;
; -1.652 ; Buffer_8|fifo|Memory[3][0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.922            ; 0.527      ; 0.982          ; -0.587           ; Slow 900mV 100C Model  ;        ;
; -1.708 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.762            ; 0.406      ; 0.942          ; -0.586           ; Slow 900mV 100C Model  ;        ;
; -1.680 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0_bypass[30]                                                                 ; 0.840            ; 0.543      ; 0.883          ; -0.586           ; Slow 900mV 100C Model  ;        ;
; -1.695 ; Buffer_8|fifo|Head[1]                                                                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.907            ; 0.566      ; 0.924          ; -0.583           ; Slow 900mV 100C Model  ;        ;
; -1.691 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0_bypass[18]                                                                 ; 0.843            ; 0.565      ; 0.860          ; -0.582           ; Slow 900mV 100C Model  ;        ;
; -1.739 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.892            ; 0.391      ; 1.082          ; -0.581           ; 1 Slow vid1 100C Model ;        ;
; -1.655 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a15~ram2mlab_port_a_datain_0 ; 0.987            ; 0.611      ; 0.957          ; -0.581           ; Slow 900mV 100C Model  ;        ;
; -1.674 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a1~ram2mlab_port_a_datain_0  ; 0.890            ; 0.336      ; 1.134          ; -0.580           ; 1 Slow vid1 100C Model ;        ;
; -1.707 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.993            ; 0.564      ; 1.007          ; -0.578           ; Slow 900mV 100C Model  ;        ;
; -1.831 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.990            ; 0.566      ; 0.998          ; -0.574           ; Slow 900mV 100C Model  ;        ;
; -1.668 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a1~ram2mlab_port_a_datain_0  ; 0.909            ; 0.367      ; 1.116          ; -0.574           ; Slow 900mV 100C Model  ;        ;
; -1.676 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.763            ; 0.423      ; 0.913          ; -0.573           ; Slow 900mV 100C Model  ;        ;
; -1.735 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.909            ; 0.424      ; 1.053          ; -0.568           ; Slow 900mV 100C Model  ;        ;
; -1.684 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~ram2mlab_port_a_datain_0 ; 0.907            ; 0.434      ; 1.037          ; -0.564           ; Slow 900mV 100C Model  ;        ;
; -1.719 ; Buffer_8|fifo|Head[1]                                                                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.906            ; 0.531      ; 0.933          ; -0.558           ; Slow 900mV 100C Model  ;        ;
; -1.682 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~ram2mlab_port_a_datain_0 ; 0.892            ; 0.398      ; 1.052          ; -0.558           ; 1 Slow vid1 100C Model ;        ;
; -1.715 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.991            ; 0.544      ; 1.004          ; -0.557           ; Slow 900mV 100C Model  ;        ;
; -1.665 ; Buffer_8|fifo|Memory[3][0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.924            ; 0.544      ; 0.933          ; -0.553           ; Slow 900mV 100C Model  ;        ;
; -1.754 ; fork_9|generateBlocks[2].regblock|reg_value                                                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.904            ; 0.353      ; 1.103          ; -0.552           ; 1 Slow vid1 100C Model ;        ;
; -1.688 ; Buffer_3|oehb1|data_reg[0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.988            ; 0.598      ; 0.941          ; -0.551           ; Slow 900mV 100C Model  ;        ;
; -1.739 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.910            ; 0.407      ; 1.053          ; -0.550           ; Slow 900mV 100C Model  ;        ;
; -1.708 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.762            ; 0.423      ; 0.887          ; -0.548           ; Slow 900mV 100C Model  ;        ;
; -1.674 ; fork_9|generateBlocks[2].regblock|reg_value                                                           ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.762            ; 0.336      ; 0.972          ; -0.546           ; Slow 900mV 100C Model  ;        ;
; -1.730 ; Buffer_15|fifo|Memory[2][0]                                                                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.924            ; 0.388      ; 1.081          ; -0.545           ; Slow 900mV 100C Model  ;        ;
; -1.703 ; fork_9|generateBlocks[2].regblock|reg_value                                                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.901            ; 0.371      ; 1.075          ; -0.545           ; 1 Slow vid1 100C Model ;        ;
; -1.671 ; fork_9|generateBlocks[2].regblock|reg_value                                                           ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.762            ; 0.336      ; 0.969          ; -0.543           ; Slow 900mV 100C Model  ;        ;
; -1.745 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.899            ; 0.373      ; 1.065          ; -0.539           ; 1 Slow vid1 100C Model ;        ;
; -1.687 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.789            ; 0.372      ; 0.955          ; -0.538           ; 1 Slow vid1 100C Model ;        ;
; -1.716 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.913            ; 0.387      ; 1.063          ; -0.537           ; Slow 900mV 100C Model  ;        ;
; -1.681 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.898            ; 0.348      ; 1.087          ; -0.537           ; 1 Slow vid1 100C Model ;        ;
; -1.659 ; Buffer_15|fifo|Memory[2][0]                                                                           ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.776            ; 0.387      ; 0.926          ; -0.537           ; Slow 900mV 100C Model  ;        ;
; -1.683 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.789            ; 0.372      ; 0.951          ; -0.534           ; 1 Slow vid1 100C Model ;        ;
; -1.656 ; Buffer_15|fifo|Memory[2][0]                                                                           ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.776            ; 0.387      ; 0.923          ; -0.534           ; Slow 900mV 100C Model  ;        ;
; -1.689 ; Buffer_8|fifo|Memory[3][0]                                                                            ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.923            ; 0.509      ; 0.942          ; -0.528           ; Slow 900mV 100C Model  ;        ;
; -1.651 ; fork_9|generateBlocks[2].regblock|reg_value                                                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~ram2mlab_port_a_datain_0 ; 0.909            ; 0.362      ; 1.075          ; -0.528           ; 1 Slow vid1 100C Model ;        ;
; -1.685 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.773            ; 0.394      ; 0.905          ; -0.526           ; Slow 900mV 100C Model  ;        ;
; -1.760 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.900            ; 0.391      ; 1.034          ; -0.525           ; 1 Slow vid1 100C Model ;        ;
; -1.752 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.912            ; 0.424      ; 1.004          ; -0.516           ; Slow 900mV 100C Model  ;        ;
; -1.683 ; Buffer_15|fifo|Memory[2][0]                                                                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.923            ; 0.405      ; 1.034          ; -0.516           ; Slow 900mV 100C Model  ;        ;
; -1.676 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.763            ; 0.386      ; 0.893          ; -0.516           ; Slow 900mV 100C Model  ;        ;
; -1.675 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.762            ; 0.386      ; 0.891          ; -0.515           ; Slow 900mV 100C Model  ;        ;
; -1.676 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.897            ; 0.348      ; 1.059          ; -0.510           ; 1 Slow vid1 100C Model ;        ;
; -1.667 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.911            ; 0.387      ; 1.034          ; -0.510           ; Slow 900mV 100C Model  ;        ;
; -1.689 ; Buffer_15|fifo|Head[0]                                                                                ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.912            ; 0.284      ; 1.134          ; -0.506           ; 1 Slow vid1 100C Model ;        ;
; -1.671 ; fork_9|generateBlocks[2].regblock|reg_value                                                           ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.762            ; 0.353      ; 0.914          ; -0.505           ; Slow 900mV 100C Model  ;        ;
; -1.709 ; fork_9|generateBlocks[2].regblock|reg_value                                                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.908            ; 0.353      ; 1.058          ; -0.503           ; 1 Slow vid1 100C Model ;        ;
; -1.687 ; Buffer_15|fifo|Memory[2][0]                                                                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.924            ; 0.388      ; 1.034          ; -0.498           ; Slow 900mV 100C Model  ;        ;
; -1.782 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.898            ; 0.348      ; 1.046          ; -0.496           ; 1 Slow vid1 100C Model ;        ;
; -1.656 ; Buffer_15|fifo|Memory[2][0]                                                                           ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.776            ; 0.404      ; 0.868          ; -0.496           ; Slow 900mV 100C Model  ;        ;
; -1.661 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.900            ; 0.348      ; 1.047          ; -0.495           ; 1 Slow vid1 100C Model ;        ;
; -1.652 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.914            ; 0.387      ; 1.022          ; -0.495           ; Slow 900mV 100C Model  ;        ;
; -1.679 ; fork_9|generateBlocks[2].regblock|reg_value                                                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.913            ; 0.317      ; 1.090          ; -0.494           ; Slow 900mV 100C Model  ;        ;
; -1.776 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.911            ; 0.389      ; 1.013          ; -0.491           ; Slow 900mV 100C Model  ;        ;
; -1.724 ; fork_9|generateBlocks[2].regblock|reg_value                                                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.909            ; 0.371      ; 1.027          ; -0.489           ; 1 Slow vid1 100C Model ;        ;
; -1.646 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.892            ; 0.388      ; 0.993          ; -0.489           ; 1 Slow vid1 100C Model ;        ;
; -1.647 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.774            ; 0.352      ; 0.910          ; -0.488           ; Slow 900mV 100C Model  ;        ;
; -1.645 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.774            ; 0.352      ; 0.908          ; -0.486           ; Slow 900mV 100C Model  ;        ;
; -1.687 ; Buffer_3|oehb1|validArray[0]                                                                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.893            ; 0.211      ; 1.167          ; -0.485           ; 1 Slow vid1 100C Model ;        ;
; -1.664 ; Buffer_15|fifo|Memory[2][0]                                                                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.927            ; 0.368      ; 1.044          ; -0.485           ; Slow 900mV 100C Model  ;        ;
; -1.660 ; Buffer_15|fifo|Head[1]                                                                                ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.912            ; 0.367      ; 1.019          ; -0.474           ; Slow 900mV 100C Model  ;        ;
; -1.671 ; mul_12|oehb|validArray[0]                                                                             ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.902            ; 0.336      ; 1.034          ; -0.468           ; 1 Slow vid1 100C Model ;        ;
; -1.700 ; Buffer_15|fifo|Memory[2][0]                                                                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.926            ; 0.405      ; 0.985          ; -0.464           ; Slow 900mV 100C Model  ;        ;
; -1.778 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.900            ; 0.236      ; 1.124          ; -0.460           ; 1 Slow vid1 100C Model ;        ;
; -1.746 ; fork_9|generateBlocks[2].regblock|reg_value                                                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.907            ; 0.328      ; 1.039          ; -0.460           ; 1 Slow vid1 100C Model ;        ;
; -1.653 ; Buffer_15|fifo|Memory[3][0]                                                                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.888            ; 0.269      ; 1.079          ; -0.460           ; 1 Slow vid1 100C Model ;        ;
; -1.644 ; Buffer_15|fifo|Head[0]                                                                                ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.912            ; 0.284      ; 1.085          ; -0.457           ; 1 Slow vid1 100C Model ;        ;
; -1.683 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.757            ; 0.228      ; 0.985          ; -0.456           ; Slow 900mV 100C Model  ;        ;
; -1.658 ; Buffer_2|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.900            ; 0.254      ; 1.102          ; -0.456           ; 1 Slow vid1 100C Model ;        ;
; -1.727 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.897            ; 0.254      ; 1.096          ; -0.453           ; 1 Slow vid1 100C Model ;        ;
; -1.680 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.757            ; 0.228      ; 0.982          ; -0.453           ; Slow 900mV 100C Model  ;        ;
; -1.662 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a1~ram2mlab_port_a_datain_0  ; 0.895            ; 0.199      ; 1.148          ; -0.452           ; 1 Slow vid1 100C Model ;        ;
; -1.725 ; Buffer_15|fifo|Memory[2][0]                                                                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.929            ; 0.290      ; 1.082          ; -0.443           ; Fast 900mV 100C Model  ;        ;
; -1.648 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.758            ; 0.245      ; 0.953          ; -0.440           ; Slow 900mV 100C Model  ;        ;
; -1.670 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~ram2mlab_port_a_datain_0 ; 0.897            ; 0.261      ; 1.066          ; -0.430           ; 1 Slow vid1 100C Model ;        ;
; -1.657 ; Buffer_15|fifo|Head[0]                                                                                ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.914            ; 0.301      ; 1.041          ; -0.428           ; 1 Slow vid1 100C Model ;        ;
; -1.657 ; Buffer_3|oehb1|validArray[0]                                                                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.898            ; 0.229      ; 1.091          ; -0.422           ; 1 Slow vid1 100C Model ;        ;
; -1.702 ; Buffer_15|fifo|Head[0]                                                                                ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.922            ; 0.211      ; 1.131          ; -0.420           ; Fast 900mV 100C Model  ;        ;
; -1.680 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.757            ; 0.245      ; 0.927          ; -0.415           ; Slow 900mV 100C Model  ;        ;
; -1.733 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.904            ; 0.236      ; 1.079          ; -0.411           ; 1 Slow vid1 100C Model ;        ;
; -1.688 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.908            ; 0.209      ; 1.103          ; -0.404           ; Slow 900mV 100C Model  ;        ;
; -1.748 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.905            ; 0.254      ; 1.048          ; -0.397           ; 1 Slow vid1 100C Model ;        ;
; -1.773 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.918            ; 0.171      ; 1.140          ; -0.393           ; Fast 900mV 100C Model  ;        ;
; -1.679 ; Buffer_3|oehb1|validArray[0]                                                                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.896            ; 0.186      ; 1.103          ; -0.393           ; 1 Slow vid1 100C Model ;        ;
; -1.648 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.758            ; 0.208      ; 0.933          ; -0.383           ; Slow 900mV 100C Model  ;        ;
; -1.664 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.902            ; 0.211      ; 1.073          ; -0.382           ; 1 Slow vid1 100C Model ;        ;
; -1.647 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.757            ; 0.208      ; 0.931          ; -0.382           ; Slow 900mV 100C Model  ;        ;
; -1.664 ; Buffer_2|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.918            ; 0.183      ; 1.116          ; -0.381           ; Fast 900mV 100C Model  ;        ;
; -1.645 ; Buffer_15|fifo|Memory[3][0]                                                                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.891            ; 0.244      ; 1.015          ; -0.368           ; 1 Slow vid1 100C Model ;        ;
; -1.649 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.905            ; 0.211      ; 1.061          ; -0.367           ; 1 Slow vid1 100C Model ;        ;
; -1.659 ; Buffer_8|fifo|Empty                                                                                   ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.907            ; 0.199      ; 1.048          ; -0.340           ; 1 Slow vid1 100C Model ;        ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+------------+----------------+------------------+------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	267
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+-----------------+----------------------+------------------------+--------+
; Slack  ; From Node                                           ; To Node                                                                                               ; Intrinsic Margin ; Fabric IC Delay ; Fabric-IC-Only Slack ; Worst-Case Corner      ; Waived ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+-----------------+----------------------+------------------------+--------+
; -1.680 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.757            ; 1.222           ; -0.465               ; Slow 900mV 100C Model  ;        ;
; -1.647 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.757            ; 1.222           ; -0.465               ; Slow 900mV 100C Model  ;        ;
; -1.648 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.758            ; 1.222           ; -0.464               ; Slow 900mV 100C Model  ;        ;
; -1.773 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.918            ; 1.351           ; -0.433               ; Fast 900mV 100C Model  ;        ;
; -1.683 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.757            ; 1.184           ; -0.427               ; Slow 900mV 100C Model  ;        ;
; -1.680 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.757            ; 1.184           ; -0.427               ; Slow 900mV 100C Model  ;        ;
; -1.648 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.758            ; 1.165           ; -0.407               ; Slow 900mV 100C Model  ;        ;
; -1.748 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.905            ; 1.307           ; -0.402               ; 1 Slow vid1 100C Model ;        ;
; -1.778 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.900            ; 1.274           ; -0.374               ; 1 Slow vid1 100C Model ;        ;
; -1.733 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.904            ; 1.278           ; -0.374               ; 1 Slow vid1 100C Model ;        ;
; -1.659 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.907            ; 1.275           ; -0.368               ; 1 Slow vid1 100C Model ;        ;
; -1.671 ; fork_9|generateBlocks[2].regblock|reg_value         ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.762            ; 1.118           ; -0.356               ; Slow 900mV 100C Model  ;        ;
; -1.675 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.762            ; 1.115           ; -0.353               ; Slow 900mV 100C Model  ;        ;
; -1.708 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.762            ; 1.115           ; -0.353               ; Slow 900mV 100C Model  ;        ;
; -1.676 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.763            ; 1.115           ; -0.352               ; Slow 900mV 100C Model  ;        ;
; -1.679 ; Buffer_3|oehb1|validArray[0]                        ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.896            ; 1.237           ; -0.341               ; 1 Slow vid1 100C Model ;        ;
; -1.668 ; phiC_5|fork_C1|generateBlocks[1].regblock|reg_value ; mul_12|multiply_unit|q2[11]                                                                           ; 0.510            ; 0.851           ; -0.341               ; Slow 900mV 100C Model  ;        ;
; -1.668 ; phiC_5|fork_C1|generateBlocks[1].regblock|reg_value ; mul_12|multiply_unit|q2[2]                                                                            ; 0.510            ; 0.851           ; -0.341               ; Slow 900mV 100C Model  ;        ;
; -1.667 ; phiC_5|fork_C1|generateBlocks[1].regblock|reg_value ; mul_12|multiply_unit|q2[15]                                                                           ; 0.511            ; 0.851           ; -0.340               ; Slow 900mV 100C Model  ;        ;
; -1.782 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.898            ; 1.237           ; -0.339               ; 1 Slow vid1 100C Model ;        ;
; -1.656 ; Buffer_15|fifo|Memory[2][0]                         ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.776            ; 1.115           ; -0.339               ; Slow 900mV 100C Model  ;        ;
; -1.685 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.773            ; 1.111           ; -0.338               ; Slow 900mV 100C Model  ;        ;
; -1.647 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.774            ; 1.111           ; -0.337               ; Slow 900mV 100C Model  ;        ;
; -1.645 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.774            ; 1.111           ; -0.337               ; Slow 900mV 100C Model  ;        ;
; -1.688 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.908            ; 1.244           ; -0.336               ; Slow 900mV 100C Model  ;        ;
; -1.664 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.902            ; 1.238           ; -0.336               ; 1 Slow vid1 100C Model ;        ;
; -1.645 ; Buffer_15|fifo|Memory[3][0]                         ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.891            ; 1.227           ; -0.336               ; 1 Slow vid1 100C Model ;        ;
; -1.649 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.905            ; 1.238           ; -0.333               ; 1 Slow vid1 100C Model ;        ;
; -1.727 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.897            ; 1.230           ; -0.333               ; 1 Slow vid1 100C Model ;        ;
; -1.776 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.911            ; 1.243           ; -0.332               ; Slow 900mV 100C Model  ;        ;
; -1.664 ; Buffer_2|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.918            ; 1.250           ; -0.332               ; Fast 900mV 100C Model  ;        ;
; -1.702 ; Buffer_15|fifo|Head[0]                              ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.922            ; 1.252           ; -0.330               ; Fast 900mV 100C Model  ;        ;
; -1.746 ; fork_9|generateBlocks[2].regblock|reg_value         ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.907            ; 1.237           ; -0.330               ; 1 Slow vid1 100C Model ;        ;
; -1.725 ; Buffer_15|fifo|Memory[2][0]                         ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.929            ; 1.252           ; -0.323               ; Fast 900mV 100C Model  ;        ;
; -1.674 ; fork_9|generateBlocks[2].regblock|reg_value         ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.762            ; 1.080           ; -0.318               ; Slow 900mV 100C Model  ;        ;
; -1.671 ; fork_9|generateBlocks[2].regblock|reg_value         ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.762            ; 1.080           ; -0.318               ; Slow 900mV 100C Model  ;        ;
; -1.711 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.762            ; 1.077           ; -0.315               ; Slow 900mV 100C Model  ;        ;
; -1.708 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.762            ; 1.077           ; -0.315               ; Slow 900mV 100C Model  ;        ;
; -1.687 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.789            ; 1.097           ; -0.308               ; 1 Slow vid1 100C Model ;        ;
; -1.683 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.789            ; 1.097           ; -0.308               ; 1 Slow vid1 100C Model ;        ;
; -1.659 ; Buffer_15|fifo|Memory[2][0]                         ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.776            ; 1.077           ; -0.301               ; Slow 900mV 100C Model  ;        ;
; -1.656 ; Buffer_15|fifo|Memory[2][0]                         ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.776            ; 1.077           ; -0.301               ; Slow 900mV 100C Model  ;        ;
; -1.670 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~ram2mlab_port_a_datain_0 ; 0.897            ; 1.196           ; -0.299               ; 1 Slow vid1 100C Model ;        ;
; -1.676 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.763            ; 1.058           ; -0.295               ; Slow 900mV 100C Model  ;        ;
; -1.662 ; Buffer_8|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a1~ram2mlab_port_a_datain_0  ; 0.895            ; 1.188           ; -0.293               ; 1 Slow vid1 100C Model ;        ;
; -1.657 ; Buffer_3|oehb1|validArray[0]                        ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.898            ; 1.186           ; -0.288               ; 1 Slow vid1 100C Model ;        ;
; -1.760 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.900            ; 1.186           ; -0.286               ; 1 Slow vid1 100C Model ;        ;
; -1.752 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.912            ; 1.194           ; -0.282               ; Slow 900mV 100C Model  ;        ;
; -1.811 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[11]                                                                           ; 0.572            ; 0.853           ; -0.281               ; Slow 900mV 100C Model  ;        ;
; -1.811 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[2]                                                                            ; 0.572            ; 0.853           ; -0.281               ; Slow 900mV 100C Model  ;        ;
; -1.810 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[15]                                                                           ; 0.573            ; 0.853           ; -0.280               ; Slow 900mV 100C Model  ;        ;
; -1.724 ; fork_9|generateBlocks[2].regblock|reg_value         ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.909            ; 1.186           ; -0.277               ; 1 Slow vid1 100C Model ;        ;
; -1.646 ; Buffer_8|fifo|Memory[2][0]                          ; mul_12|multiply_unit|q2[11]                                                                           ; 0.486            ; 0.762           ; -0.276               ; Slow 900mV 100C Model  ;        ;
; -1.646 ; Buffer_8|fifo|Memory[2][0]                          ; mul_12|multiply_unit|q2[2]                                                                            ; 0.486            ; 0.762           ; -0.276               ; Slow 900mV 100C Model  ;        ;
; -1.645 ; Buffer_8|fifo|Memory[2][0]                          ; mul_12|multiply_unit|q2[15]                                                                           ; 0.487            ; 0.762           ; -0.275               ; Slow 900mV 100C Model  ;        ;
; -1.765 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[11]                                                                           ; 0.488            ; 0.762           ; -0.274               ; Slow 900mV 100C Model  ;        ;
; -1.765 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[2]                                                                            ; 0.488            ; 0.762           ; -0.274               ; Slow 900mV 100C Model  ;        ;
; -1.764 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[15]                                                                           ; 0.489            ; 0.762           ; -0.273               ; Slow 900mV 100C Model  ;        ;
; -1.643 ; Buffer_15|fifo|Memory[3][0]                         ; mul_12|multiply_unit|q2[11]                                                                           ; 0.489            ; 0.762           ; -0.273               ; Slow 900mV 100C Model  ;        ;
; -1.643 ; Buffer_15|fifo|Memory[3][0]                         ; mul_12|multiply_unit|q2[2]                                                                            ; 0.489            ; 0.762           ; -0.273               ; Slow 900mV 100C Model  ;        ;
; -1.719 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[11]                                                                           ; 0.490            ; 0.762           ; -0.272               ; Slow 900mV 100C Model  ;        ;
; -1.719 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[2]                                                                            ; 0.490            ; 0.762           ; -0.272               ; Slow 900mV 100C Model  ;        ;
; -1.760 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[9]                                                                            ; 0.571            ; 0.842           ; -0.271               ; Slow 900mV 100C Model  ;        ;
; -1.760 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[3]                                                                            ; 0.571            ; 0.842           ; -0.271               ; Slow 900mV 100C Model  ;        ;
; -1.718 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[15]                                                                           ; 0.491            ; 0.762           ; -0.271               ; Slow 900mV 100C Model  ;        ;
; -1.759 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[7]                                                                            ; 0.572            ; 0.842           ; -0.270               ; Slow 900mV 100C Model  ;        ;
; -1.759 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[5]                                                                            ; 0.572            ; 0.842           ; -0.270               ; Slow 900mV 100C Model  ;        ;
; -1.675 ; Buffer_15|fifo|Head[0]                              ; mul_12|multiply_unit|q2[11]                                                                           ; 0.493            ; 0.762           ; -0.269               ; Slow 900mV 100C Model  ;        ;
; -1.675 ; Buffer_15|fifo|Head[0]                              ; mul_12|multiply_unit|q2[2]                                                                            ; 0.493            ; 0.762           ; -0.269               ; Slow 900mV 100C Model  ;        ;
; -1.700 ; Buffer_15|fifo|Memory[2][0]                         ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.926            ; 1.194           ; -0.268               ; Slow 900mV 100C Model  ;        ;
; -1.674 ; Buffer_15|fifo|Head[0]                              ; mul_12|multiply_unit|q2[15]                                                                           ; 0.494            ; 0.762           ; -0.268               ; Slow 900mV 100C Model  ;        ;
; -1.657 ; Buffer_15|fifo|Head[0]                              ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.914            ; 1.182           ; -0.268               ; 1 Slow vid1 100C Model ;        ;
; -1.785 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[14]                                                                           ; 0.575            ; 0.839           ; -0.264               ; Slow 900mV 100C Model  ;        ;
; -1.785 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[13]                                                                           ; 0.575            ; 0.839           ; -0.264               ; Slow 900mV 100C Model  ;        ;
; -1.714 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[9]                                                                            ; 0.487            ; 0.751           ; -0.264               ; Slow 900mV 100C Model  ;        ;
; -1.714 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[3]                                                                            ; 0.487            ; 0.751           ; -0.264               ; Slow 900mV 100C Model  ;        ;
; -1.784 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[17]                                                                           ; 0.576            ; 0.839           ; -0.263               ; Slow 900mV 100C Model  ;        ;
; -1.784 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[10]                                                                           ; 0.576            ; 0.839           ; -0.263               ; Slow 900mV 100C Model  ;        ;
; -1.713 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[7]                                                                            ; 0.488            ; 0.751           ; -0.263               ; Slow 900mV 100C Model  ;        ;
; -1.713 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[5]                                                                            ; 0.488            ; 0.751           ; -0.263               ; Slow 900mV 100C Model  ;        ;
; -1.668 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[9]                                                                            ; 0.489            ; 0.751           ; -0.262               ; Slow 900mV 100C Model  ;        ;
; -1.668 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[3]                                                                            ; 0.489            ; 0.751           ; -0.262               ; Slow 900mV 100C Model  ;        ;
; -1.746 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[11]                                                                           ; 0.528            ; 0.790           ; -0.262               ; Slow 900mV 100C Model  ;        ;
; -1.746 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[2]                                                                            ; 0.528            ; 0.790           ; -0.262               ; Slow 900mV 100C Model  ;        ;
; -1.667 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[7]                                                                            ; 0.490            ; 0.751           ; -0.261               ; Slow 900mV 100C Model  ;        ;
; -1.667 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[5]                                                                            ; 0.490            ; 0.751           ; -0.261               ; Slow 900mV 100C Model  ;        ;
; -1.745 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[15]                                                                           ; 0.529            ; 0.790           ; -0.261               ; Slow 900mV 100C Model  ;        ;
; -1.687 ; Buffer_3|oehb1|validArray[0]                        ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.893            ; 1.153           ; -0.260               ; 1 Slow vid1 100C Model ;        ;
; -1.745 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.899            ; 1.157           ; -0.258               ; 1 Slow vid1 100C Model ;        ;
; -1.790 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.895            ; 1.153           ; -0.258               ; 1 Slow vid1 100C Model ;        ;
; -1.739 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[14]                                                                           ; 0.491            ; 0.748           ; -0.257               ; Slow 900mV 100C Model  ;        ;
; -1.739 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[13]                                                                           ; 0.491            ; 0.748           ; -0.257               ; Slow 900mV 100C Model  ;        ;
; -1.735 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[11]                                                                           ; 0.505            ; 0.762           ; -0.257               ; Slow 900mV 100C Model  ;        ;
; -1.735 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[2]                                                                            ; 0.505            ; 0.762           ; -0.257               ; Slow 900mV 100C Model  ;        ;
; -1.706 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[9]                                                                            ; 0.526            ; 0.782           ; -0.256               ; Slow 900mV 100C Model  ;        ;
; -1.706 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[3]                                                                            ; 0.526            ; 0.782           ; -0.256               ; Slow 900mV 100C Model  ;        ;
; -1.754 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[29]                                                                           ; 0.568            ; 0.824           ; -0.256               ; Slow 900mV 100C Model  ;        ;
; -1.738 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[17]                                                                           ; 0.492            ; 0.748           ; -0.256               ; Slow 900mV 100C Model  ;        ;
; -1.738 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[10]                                                                           ; 0.492            ; 0.748           ; -0.256               ; Slow 900mV 100C Model  ;        ;
; -1.734 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[15]                                                                           ; 0.506            ; 0.762           ; -0.256               ; Slow 900mV 100C Model  ;        ;
; -1.693 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[14]                                                                           ; 0.493            ; 0.748           ; -0.255               ; Slow 900mV 100C Model  ;        ;
; -1.693 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[13]                                                                           ; 0.493            ; 0.748           ; -0.255               ; Slow 900mV 100C Model  ;        ;
; -1.653 ; Buffer_15|fifo|Memory[3][0]                         ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.888            ; 1.143           ; -0.255               ; 1 Slow vid1 100C Model ;        ;
; -1.753 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[31]                                                                           ; 0.569            ; 0.824           ; -0.255               ; Slow 900mV 100C Model  ;        ;
; -1.704 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[7]                                                                            ; 0.528            ; 0.782           ; -0.254               ; Slow 900mV 100C Model  ;        ;
; -1.704 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[5]                                                                            ; 0.528            ; 0.782           ; -0.254               ; Slow 900mV 100C Model  ;        ;
; -1.692 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[17]                                                                           ; 0.494            ; 0.748           ; -0.254               ; Slow 900mV 100C Model  ;        ;
; -1.692 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[10]                                                                           ; 0.494            ; 0.748           ; -0.254               ; Slow 900mV 100C Model  ;        ;
; -1.752 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[28]                                                                           ; 0.570            ; 0.824           ; -0.254               ; Slow 900mV 100C Model  ;        ;
; -1.658 ; Buffer_2|fifo|Empty                                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.900            ; 1.153           ; -0.253               ; 1 Slow vid1 100C Model ;        ;
; -1.751 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[30]                                                                           ; 0.571            ; 0.824           ; -0.253               ; Slow 900mV 100C Model  ;        ;
; -1.751 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[19]                                                                           ; 0.571            ; 0.824           ; -0.253               ; Slow 900mV 100C Model  ;        ;
; -1.671 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.902            ; 1.154           ; -0.252               ; 1 Slow vid1 100C Model ;        ;
; -1.649 ; Buffer_15|fifo|Head[0]                              ; mul_12|multiply_unit|q2[14]                                                                           ; 0.496            ; 0.748           ; -0.252               ; Slow 900mV 100C Model  ;        ;
; -1.649 ; Buffer_15|fifo|Head[0]                              ; mul_12|multiply_unit|q2[13]                                                                           ; 0.496            ; 0.748           ; -0.252               ; Slow 900mV 100C Model  ;        ;
; -1.750 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[21]                                                                           ; 0.572            ; 0.824           ; -0.252               ; Slow 900mV 100C Model  ;        ;
; -1.648 ; Buffer_15|fifo|Head[0]                              ; mul_12|multiply_unit|q2[17]                                                                           ; 0.497            ; 0.748           ; -0.251               ; Slow 900mV 100C Model  ;        ;
; -1.648 ; Buffer_15|fifo|Head[0]                              ; mul_12|multiply_unit|q2[10]                                                                           ; 0.497            ; 0.748           ; -0.251               ; Slow 900mV 100C Model  ;        ;
; -1.749 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[23]                                                                           ; 0.573            ; 0.824           ; -0.251               ; Slow 900mV 100C Model  ;        ;
; -1.749 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[20]                                                                           ; 0.573            ; 0.824           ; -0.251               ; Slow 900mV 100C Model  ;        ;
; -1.749 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[18]                                                                           ; 0.573            ; 0.824           ; -0.251               ; Slow 900mV 100C Model  ;        ;
; -1.754 ; fork_9|generateBlocks[2].regblock|reg_value         ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.904            ; 1.153           ; -0.249               ; 1 Slow vid1 100C Model ;        ;
; -1.747 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[25]                                                                           ; 0.575            ; 0.824           ; -0.249               ; Slow 900mV 100C Model  ;        ;
; -1.747 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[22]                                                                           ; 0.575            ; 0.824           ; -0.249               ; Slow 900mV 100C Model  ;        ;
; -1.709 ; fork_9|generateBlocks[2].regblock|reg_value         ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.908            ; 1.157           ; -0.249               ; 1 Slow vid1 100C Model ;        ;
; -1.708 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[29]                                                                           ; 0.484            ; 0.733           ; -0.249               ; Slow 900mV 100C Model  ;        ;
; -1.746 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[27]                                                                           ; 0.576            ; 0.824           ; -0.248               ; Slow 900mV 100C Model  ;        ;
; -1.746 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[24]                                                                           ; 0.576            ; 0.824           ; -0.248               ; Slow 900mV 100C Model  ;        ;
; -1.719 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[14]                                                                           ; 0.530            ; 0.778           ; -0.248               ; Slow 900mV 100C Model  ;        ;
; -1.719 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[13]                                                                           ; 0.530            ; 0.778           ; -0.248               ; Slow 900mV 100C Model  ;        ;
; -1.707 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[31]                                                                           ; 0.485            ; 0.733           ; -0.248               ; Slow 900mV 100C Model  ;        ;
; -1.706 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[28]                                                                           ; 0.486            ; 0.733           ; -0.247               ; Slow 900mV 100C Model  ;        ;
; -1.684 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[9]                                                                            ; 0.504            ; 0.751           ; -0.247               ; Slow 900mV 100C Model  ;        ;
; -1.684 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[3]                                                                            ; 0.504            ; 0.751           ; -0.247               ; Slow 900mV 100C Model  ;        ;
; -1.662 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[29]                                                                           ; 0.486            ; 0.733           ; -0.247               ; Slow 900mV 100C Model  ;        ;
; -1.705 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[19]                                                                           ; 0.487            ; 0.733           ; -0.246               ; Slow 900mV 100C Model  ;        ;
; -1.705 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[30]                                                                           ; 0.487            ; 0.733           ; -0.246               ; Slow 900mV 100C Model  ;        ;
; -1.683 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[7]                                                                            ; 0.505            ; 0.751           ; -0.246               ; Slow 900mV 100C Model  ;        ;
; -1.683 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[5]                                                                            ; 0.505            ; 0.751           ; -0.246               ; Slow 900mV 100C Model  ;        ;
; -1.661 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[31]                                                                           ; 0.487            ; 0.733           ; -0.246               ; Slow 900mV 100C Model  ;        ;
; -1.744 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[26]                                                                           ; 0.578            ; 0.824           ; -0.246               ; Slow 900mV 100C Model  ;        ;
; -1.717 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[17]                                                                           ; 0.532            ; 0.778           ; -0.246               ; Slow 900mV 100C Model  ;        ;
; -1.717 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[10]                                                                           ; 0.532            ; 0.778           ; -0.246               ; Slow 900mV 100C Model  ;        ;
; -1.704 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[21]                                                                           ; 0.488            ; 0.733           ; -0.245               ; Slow 900mV 100C Model  ;        ;
; -1.660 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[28]                                                                           ; 0.488            ; 0.733           ; -0.245               ; Slow 900mV 100C Model  ;        ;
; -1.703 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[20]                                                                           ; 0.489            ; 0.733           ; -0.244               ; Slow 900mV 100C Model  ;        ;
; -1.703 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[18]                                                                           ; 0.489            ; 0.733           ; -0.244               ; Slow 900mV 100C Model  ;        ;
; -1.659 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[19]                                                                           ; 0.489            ; 0.733           ; -0.244               ; Slow 900mV 100C Model  ;        ;
; -1.659 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[30]                                                                           ; 0.489            ; 0.733           ; -0.244               ; Slow 900mV 100C Model  ;        ;
; -1.658 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[21]                                                                           ; 0.490            ; 0.733           ; -0.243               ; Slow 900mV 100C Model  ;        ;
; -1.763 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.841            ; 1.084           ; -0.243               ; Slow 900mV 100C Model  ;        ;
; -1.730 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ; 0.841            ; 1.084           ; -0.243               ; Slow 900mV 100C Model  ;        ;
; -1.657 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[20]                                                                           ; 0.491            ; 0.733           ; -0.242               ; Slow 900mV 100C Model  ;        ;
; -1.657 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[23]                                                                           ; 0.491            ; 0.733           ; -0.242               ; Slow 900mV 100C Model  ;        ;
; -1.657 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[18]                                                                           ; 0.491            ; 0.733           ; -0.242               ; Slow 900mV 100C Model  ;        ;
; -1.731 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ; 0.842            ; 1.084           ; -0.242               ; Slow 900mV 100C Model  ;        ;
; -1.655 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[22]                                                                           ; 0.493            ; 0.733           ; -0.240               ; Slow 900mV 100C Model  ;        ;
; -1.655 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[25]                                                                           ; 0.493            ; 0.733           ; -0.240               ; Slow 900mV 100C Model  ;        ;
; -1.709 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[14]                                                                           ; 0.508            ; 0.748           ; -0.240               ; Slow 900mV 100C Model  ;        ;
; -1.709 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[13]                                                                           ; 0.508            ; 0.748           ; -0.240               ; Slow 900mV 100C Model  ;        ;
; -1.654 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[27]                                                                           ; 0.494            ; 0.733           ; -0.239               ; Slow 900mV 100C Model  ;        ;
; -1.654 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[24]                                                                           ; 0.494            ; 0.733           ; -0.239               ; Slow 900mV 100C Model  ;        ;
; -1.708 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[17]                                                                           ; 0.509            ; 0.748           ; -0.239               ; Slow 900mV 100C Model  ;        ;
; -1.708 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[10]                                                                           ; 0.509            ; 0.748           ; -0.239               ; Slow 900mV 100C Model  ;        ;
; -1.652 ; Buffer_15|fifo|Memory[2][0]                         ; mul_12|multiply_unit|q2[26]                                                                           ; 0.496            ; 0.733           ; -0.237               ; Slow 900mV 100C Model  ;        ;
; -1.739 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.910            ; 1.147           ; -0.237               ; Slow 900mV 100C Model  ;        ;
; -1.651 ; Buffer_8|fifo|Head[1]                               ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ; 0.757            ; 0.993           ; -0.236               ; Slow 900mV 100C Model  ;        ;
; -1.782 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.910            ; 1.143           ; -0.233               ; Slow 900mV 100C Model  ;        ;
; -1.660 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.912            ; 1.144           ; -0.232               ; Slow 900mV 100C Model  ;        ;
; -1.644 ; Buffer_15|fifo|Head[0]                              ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.912            ; 1.140           ; -0.228               ; 1 Slow vid1 100C Model ;        ;
; -1.679 ; fork_9|generateBlocks[2].regblock|reg_value         ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.913            ; 1.140           ; -0.227               ; Slow 900mV 100C Model  ;        ;
; -1.681 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.898            ; 1.123           ; -0.225               ; 1 Slow vid1 100C Model ;        ;
; -1.689 ; Buffer_15|fifo|Head[0]                              ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.912            ; 1.136           ; -0.224               ; 1 Slow vid1 100C Model ;        ;
; -1.716 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.913            ; 1.137           ; -0.224               ; Slow 900mV 100C Model  ;        ;
; -1.687 ; Buffer_15|fifo|Memory[2][0]                         ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.924            ; 1.147           ; -0.223               ; Slow 900mV 100C Model  ;        ;
; -1.831 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.990            ; 1.212           ; -0.222               ; Slow 900mV 100C Model  ;        ;
; -1.676 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.897            ; 1.117           ; -0.220               ; 1 Slow vid1 100C Model ;        ;
; -1.730 ; Buffer_15|fifo|Memory[2][0]                         ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.924            ; 1.143           ; -0.219               ; Slow 900mV 100C Model  ;        ;
; -1.691 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0_bypass[18]                                                                 ; 0.843            ; 1.060           ; -0.217               ; Slow 900mV 100C Model  ;        ;
; -1.661 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.900            ; 1.117           ; -0.217               ; 1 Slow vid1 100C Model ;        ;
; -1.739 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.892            ; 1.109           ; -0.217               ; 1 Slow vid1 100C Model ;        ;
; -1.646 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.892            ; 1.108           ; -0.216               ; 1 Slow vid1 100C Model ;        ;
; -1.735 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.909            ; 1.125           ; -0.216               ; Slow 900mV 100C Model  ;        ;
; -1.719 ; Buffer_8|fifo|Head[1]                               ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.906            ; 1.121           ; -0.215               ; Slow 900mV 100C Model  ;        ;
; -1.664 ; Buffer_15|fifo|Memory[2][0]                         ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.927            ; 1.137           ; -0.210               ; Slow 900mV 100C Model  ;        ;
; -1.703 ; fork_9|generateBlocks[2].regblock|reg_value         ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.901            ; 1.109           ; -0.208               ; 1 Slow vid1 100C Model ;        ;
; -1.680 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0_bypass[30]                                                                 ; 0.840            ; 1.046           ; -0.206               ; Slow 900mV 100C Model  ;        ;
; -1.766 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.841            ; 1.046           ; -0.205               ; Slow 900mV 100C Model  ;        ;
; -1.763 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.841            ; 1.046           ; -0.205               ; Slow 900mV 100C Model  ;        ;
; -1.667 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.911            ; 1.115           ; -0.204               ; Slow 900mV 100C Model  ;        ;
; -1.686 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[0]                                                                            ; 0.570            ; 0.772           ; -0.202               ; Slow 900mV 100C Model  ;        ;
; -1.683 ; Buffer_15|fifo|Memory[2][0]                         ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.923            ; 1.125           ; -0.202               ; Slow 900mV 100C Model  ;        ;
; -1.685 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[4]                                                                            ; 0.571            ; 0.772           ; -0.201               ; Slow 900mV 100C Model  ;        ;
; -1.685 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[1]                                                                            ; 0.571            ; 0.772           ; -0.201               ; Slow 900mV 100C Model  ;        ;
; -1.652 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.914            ; 1.115           ; -0.201               ; Slow 900mV 100C Model  ;        ;
; -1.689 ; Buffer_8|fifo|Memory[3][0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ; 0.923            ; 1.121           ; -0.198               ; Slow 900mV 100C Model  ;        ;
; -1.682 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[6]                                                                            ; 0.574            ; 0.772           ; -0.198               ; Slow 900mV 100C Model  ;        ;
; -1.654 ; Buffer_8|fifo|Head[1]                               ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ; 0.757            ; 0.955           ; -0.198               ; Slow 900mV 100C Model  ;        ;
; -1.651 ; Buffer_8|fifo|Head[1]                               ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ; 0.757            ; 0.955           ; -0.198               ; Slow 900mV 100C Model  ;        ;
; -1.681 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[8]                                                                            ; 0.575            ; 0.772           ; -0.197               ; Slow 900mV 100C Model  ;        ;
; -1.697 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[31]                                                                           ; 0.497            ; 0.693           ; -0.196               ; 1 Slow vid1 -40C Model ;        ;
; -1.697 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[29]                                                                           ; 0.497            ; 0.693           ; -0.196               ; 1 Slow vid1 -40C Model ;        ;
; -1.695 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[30]                                                                           ; 0.499            ; 0.693           ; -0.194               ; 1 Slow vid1 -40C Model ;        ;
; -1.695 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[21]                                                                           ; 0.499            ; 0.693           ; -0.194               ; 1 Slow vid1 -40C Model ;        ;
; -1.695 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[28]                                                                           ; 0.499            ; 0.693           ; -0.194               ; 1 Slow vid1 -40C Model ;        ;
; -1.695 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[19]                                                                           ; 0.499            ; 0.693           ; -0.194               ; 1 Slow vid1 -40C Model ;        ;
; -1.694 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[27]                                                                           ; 0.500            ; 0.693           ; -0.193               ; 1 Slow vid1 -40C Model ;        ;
; -1.694 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[25]                                                                           ; 0.500            ; 0.693           ; -0.193               ; 1 Slow vid1 -40C Model ;        ;
; -1.694 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[23]                                                                           ; 0.500            ; 0.693           ; -0.193               ; 1 Slow vid1 -40C Model ;        ;
; -1.683 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[12]                                                                           ; 0.568            ; 0.761           ; -0.193               ; Slow 900mV 100C Model  ;        ;
; -1.693 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[20]                                                                           ; 0.501            ; 0.693           ; -0.192               ; 1 Slow vid1 -40C Model ;        ;
; -1.693 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[18]                                                                           ; 0.501            ; 0.693           ; -0.192               ; 1 Slow vid1 -40C Model ;        ;
; -1.692 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[24]                                                                           ; 0.502            ; 0.693           ; -0.191               ; 1 Slow vid1 -40C Model ;        ;
; -1.692 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[22]                                                                           ; 0.502            ; 0.693           ; -0.191               ; 1 Slow vid1 -40C Model ;        ;
; -1.691 ; Buffer_15|fifo|Head[1]                              ; mul_12|multiply_unit|q2[26]                                                                           ; 0.503            ; 0.693           ; -0.190               ; 1 Slow vid1 -40C Model ;        ;
; -1.704 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[23]                                                                           ; 0.459            ; 0.648           ; -0.189               ; 1 Slow vid1 -40C Model ;        ;
; -1.703 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[27]                                                                           ; 0.460            ; 0.648           ; -0.188               ; 1 Slow vid1 -40C Model ;        ;
; -1.703 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[25]                                                                           ; 0.460            ; 0.648           ; -0.188               ; 1 Slow vid1 -40C Model ;        ;
; -1.702 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[24]                                                                           ; 0.461            ; 0.648           ; -0.187               ; 1 Slow vid1 -40C Model ;        ;
; -1.702 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[22]                                                                           ; 0.461            ; 0.648           ; -0.187               ; 1 Slow vid1 -40C Model ;        ;
; -1.677 ; Buffer_3|oehb1|data_reg[0]                          ; mul_12|multiply_unit|q2[16]                                                                           ; 0.574            ; 0.761           ; -0.187               ; Slow 900mV 100C Model  ;        ;
; -1.701 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[26]                                                                           ; 0.462            ; 0.648           ; -0.186               ; 1 Slow vid1 -40C Model ;        ;
; -1.689 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ; 0.842            ; 1.027           ; -0.185               ; Slow 900mV 100C Model  ;        ;
; -1.731 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ; 0.842            ; 1.027           ; -0.185               ; Slow 900mV 100C Model  ;        ;
; -1.682 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~ram2mlab_port_a_datain_0 ; 0.892            ; 1.075           ; -0.183               ; 1 Slow vid1 100C Model ;        ;
; -1.679 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[31]                                                                           ; 0.470            ; 0.648           ; -0.178               ; 1 Slow vid1 -40C Model ;        ;
; -1.679 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[29]                                                                           ; 0.470            ; 0.648           ; -0.178               ; 1 Slow vid1 -40C Model ;        ;
; -1.678 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[28]                                                                           ; 0.471            ; 0.648           ; -0.177               ; 1 Slow vid1 -40C Model ;        ;
; -1.678 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[19]                                                                           ; 0.471            ; 0.648           ; -0.177               ; 1 Slow vid1 -40C Model ;        ;
; -1.674 ; mul_12|oehb|validArray[0]                           ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a1~ram2mlab_port_a_datain_0  ; 0.890            ; 1.067           ; -0.177               ; 1 Slow vid1 100C Model ;        ;
; -1.677 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[30]                                                                           ; 0.472            ; 0.648           ; -0.176               ; 1 Slow vid1 -40C Model ;        ;
; -1.677 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[23]                                                                           ; 0.472            ; 0.648           ; -0.176               ; 1 Slow vid1 -40C Model ;        ;
; -1.677 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[21]                                                                           ; 0.472            ; 0.648           ; -0.176               ; 1 Slow vid1 -40C Model ;        ;
; -1.676 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[27]                                                                           ; 0.473            ; 0.648           ; -0.175               ; 1 Slow vid1 -40C Model ;        ;
; -1.676 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[25]                                                                           ; 0.473            ; 0.648           ; -0.175               ; 1 Slow vid1 -40C Model ;        ;
; -1.676 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[20]                                                                           ; 0.473            ; 0.648           ; -0.175               ; 1 Slow vid1 -40C Model ;        ;
; -1.676 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[18]                                                                           ; 0.473            ; 0.648           ; -0.175               ; 1 Slow vid1 -40C Model ;        ;
; -1.675 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[24]                                                                           ; 0.474            ; 0.648           ; -0.174               ; 1 Slow vid1 -40C Model ;        ;
; -1.675 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[22]                                                                           ; 0.474            ; 0.648           ; -0.174               ; 1 Slow vid1 -40C Model ;        ;
; -1.674 ; Buffer_8|fifo|Memory[3][0]                          ; mul_12|multiply_unit|q2[26]                                                                           ; 0.475            ; 0.648           ; -0.173               ; 1 Slow vid1 -40C Model ;        ;
; -1.807 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.991            ; 1.163           ; -0.172               ; Slow 900mV 100C Model  ;        ;
; -1.684 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~ram2mlab_port_a_datain_0 ; 0.907            ; 1.078           ; -0.171               ; Slow 900mV 100C Model  ;        ;
; -1.695 ; Buffer_8|fifo|Head[1]                               ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.907            ; 1.072           ; -0.165               ; Slow 900mV 100C Model  ;        ;
; -1.651 ; fork_9|generateBlocks[2].regblock|reg_value         ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~ram2mlab_port_a_datain_0 ; 0.909            ; 1.074           ; -0.165               ; 1 Slow vid1 100C Model ;        ;
; -1.668 ; Buffer_15|fifo|Head[1]                              ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a1~ram2mlab_port_a_datain_0  ; 0.909            ; 1.064           ; -0.155               ; Slow 900mV 100C Model  ;        ;
; -1.665 ; Buffer_8|fifo|Memory[3][0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ; 0.924            ; 1.072           ; -0.148               ; Slow 900mV 100C Model  ;        ;
; -1.650 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[12]                                                                           ; 0.455            ; 0.595           ; -0.140               ; 1 Slow vid1 -40C Model ;        ;
; -1.646 ; Buffer_8|fifo|Head[1]                               ; mul_12|multiply_unit|q2[16]                                                                           ; 0.459            ; 0.595           ; -0.136               ; 1 Slow vid1 -40C Model ;        ;
; -1.794 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.989            ; 1.116           ; -0.127               ; Slow 900mV 100C Model  ;        ;
; -1.837 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.989            ; 1.112           ; -0.123               ; Slow 900mV 100C Model  ;        ;
; -1.715 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ; 0.991            ; 1.113           ; -0.122               ; Slow 900mV 100C Model  ;        ;
; -1.682 ; Buffer_8|fifo|Head[1]                               ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.905            ; 1.025           ; -0.120               ; Slow 900mV 100C Model  ;        ;
; -1.725 ; Buffer_8|fifo|Head[1]                               ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.905            ; 1.021           ; -0.116               ; Slow 900mV 100C Model  ;        ;
; -1.771 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.992            ; 1.106           ; -0.114               ; Slow 900mV 100C Model  ;        ;
; -1.659 ; Buffer_8|fifo|Head[1]                               ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ; 0.908            ; 1.015           ; -0.107               ; Slow 900mV 100C Model  ;        ;
; -1.790 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.988            ; 1.094           ; -0.106               ; Slow 900mV 100C Model  ;        ;
; -1.688 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ; 0.988            ; 1.092           ; -0.104               ; Slow 900mV 100C Model  ;        ;
; -1.652 ; Buffer_8|fifo|Memory[3][0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ; 0.922            ; 1.025           ; -0.103               ; Slow 900mV 100C Model  ;        ;
; -1.695 ; Buffer_8|fifo|Memory[3][0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ; 0.922            ; 1.021           ; -0.099               ; Slow 900mV 100C Model  ;        ;
; -1.678 ; Buffer_8|fifo|Head[1]                               ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.904            ; 1.003           ; -0.099               ; Slow 900mV 100C Model  ;        ;
; -1.722 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ; 0.990            ; 1.084           ; -0.094               ; Slow 900mV 100C Model  ;        ;
; -1.707 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ; 0.993            ; 1.084           ; -0.091               ; Slow 900mV 100C Model  ;        ;
; -1.648 ; Buffer_8|fifo|Memory[3][0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ; 0.921            ; 1.003           ; -0.082               ; Slow 900mV 100C Model  ;        ;
; -1.739 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~ram2mlab_port_a_datain_0 ; 0.986            ; 1.047           ; -0.061               ; Slow 900mV 100C Model  ;        ;
; -1.658 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a3~ram2mlab_port_a_datain_0  ; 0.992            ; 1.037           ; -0.045               ; Slow 900mV 100C Model  ;        ;
; -1.723 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a1~ram2mlab_port_a_datain_0  ; 0.988            ; 1.033           ; -0.045               ; Slow 900mV 100C Model  ;        ;
; -1.655 ; Buffer_3|oehb1|data_reg[0]                          ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a15~ram2mlab_port_a_datain_0 ; 0.987            ; 1.029           ; -0.042               ; Slow 900mV 100C Model  ;        ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+-----------------+----------------------+------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	47
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming                              ;
+------------------------+-------------------------------------------------------------------------------------------------------+--------+
; Worst-Case Setup Slack ; Node Name                                                                                             ; Waived ;
+------------------------+-------------------------------------------------------------------------------------------------------+--------+
; -2.027                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_1 ;        ;
; -2.027                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~ram2mlab_port_a_datain_0 ;        ;
; -2.027                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~ram2mlab_port_a_datain_0 ;        ;
; -2.027                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~ram2mlab_port_a_datain_0 ;        ;
; -2.000                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~ram2mlab_port_a_datain_0 ;        ;
; -1.981                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~ram2mlab_port_b_address_0 ;        ;
; -1.978                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~ram2mlab_port_a_datain_0 ;        ;
; -1.959                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~ram2mlab_port_a_datain_0 ;        ;
; -1.947                 ; Buffer_2|fifo|Memory_rtl_0_bypass[27]                                                                 ;        ;
; -1.930                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~ram2mlab_port_a_datain_0 ;        ;
; -1.925                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~ram2mlab_port_a_datain_0 ;        ;
; -1.922                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~ram2mlab_port_a_datain_0 ;        ;
; -1.920                 ; Buffer_2|fifo|Memory_rtl_0_bypass[28]                                                                 ;        ;
; -1.898                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~ram2mlab_port_a_datain_0 ;        ;
; -1.889                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~ram2mlab_port_a_datain_0 ;        ;
; -1.883                 ; Buffer_2|fifo|Memory_rtl_0_bypass[32]                                                                 ;        ;
; -1.878                 ; Buffer_2|fifo|Memory_rtl_0_bypass[34]                                                                 ;        ;
; -1.870                 ; Buffer_2|fifo|Memory_rtl_0_bypass[26]                                                                 ;        ;
; -1.863                 ; Buffer_2|fifo|Memory_rtl_0_bypass[30]                                                                 ;        ;
; -1.859                 ; Buffer_2|fifo|Memory_rtl_0_bypass[33]                                                                 ;        ;
; -1.858                 ; Buffer_2|fifo|Memory_rtl_0_bypass[25]                                                                 ;        ;
; -1.849                 ; Buffer_2|fifo|Memory_rtl_0_bypass[35]                                                                 ;        ;
; -1.845                 ; Buffer_2|fifo|Memory_rtl_0_bypass[36]                                                                 ;        ;
; -1.842                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~ram2mlab_port_a_datain_0 ;        ;
; -1.833                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a12~ram2mlab_port_a_datain_0 ;        ;
; -1.831                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~ram2mlab_port_a_datain_0 ;        ;
; -1.819                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a18~ram2mlab_port_a_datain_0 ;        ;
; -1.806                 ; Buffer_2|fifo|Memory_rtl_0_bypass[29]                                                                 ;        ;
; -1.801                 ; Buffer_2|fifo|Memory_rtl_0_bypass[31]                                                                 ;        ;
; -1.783                 ; Buffer_2|fifo|Memory_rtl_0_bypass[17]                                                                 ;        ;
; -1.782                 ; Buffer_15|fifo|Head[1]                                                                                ;        ;
; -1.765                 ; Buffer_8|fifo|Head[1]                                                                                 ;        ;
; -1.764                 ; Buffer_2|fifo|Memory_rtl_0_bypass[1]                                                                  ;        ;
; -1.758                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a11~ram2mlab_port_a_datain_0 ;        ;
; -1.748                 ; Buffer_2|fifo|Memory_rtl_0_bypass[0]                                                                  ;        ;
; -1.740                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a17~ram2mlab_port_a_datain_0 ;        ;
; -1.739                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~ram2mlab_port_a_datain_0 ;        ;
; -1.723                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a1~ram2mlab_port_a_datain_0  ;        ;
; -1.719                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a15~ram2mlab_port_a_datain_0 ;        ;
; -1.714                 ; Buffer_10|fifo|Tail[1]                                                                                ;        ;
; -1.712                 ; Buffer_10|fifo|Tail[0]                                                                                ;        ;
; -1.702                 ; Buffer_15|fifo|Head[0]                                                                                ;        ;
; -1.691                 ; Buffer_2|fifo|Memory_rtl_0_bypass[18]                                                                 ;        ;
; -1.666                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a14~ram2mlab_port_a_datain_0 ;        ;
; -1.663                 ; Buffer_2|fifo|Memory_rtl_0_bypass[23]                                                                 ;        ;
; -1.658                 ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a3~ram2mlab_port_a_datain_0  ;        ;
; -1.655                 ; Buffer_2|fifo|Memory_rtl_0_bypass[4]                                                                  ;        ;
+------------------------+-------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	34
Rule Parameters:      	max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                                                                                                                     ;
+---------------------------+------------------+-------------------------------------------------------------------------------------------------------------+-------+---------------------------------+--------+
; Minimum Pulse Width Slack ; Type             ; Node Name                                                                                                   ; Clock ; Worst-Case Operating Conditions ; Waived ;
+---------------------------+------------------+-------------------------------------------------------------------------------------------------------------+-------+---------------------------------+--------+
; -0.038                    ; Low Pulse Width  ; mul_12|multiply_unit|mult_0~DATAOUTA0~BY_REG                                                                ; clk   ; Fast 900mV 100C Model           ;        ;
; -0.037                    ; Low Pulse Width  ; mul_12|multiply_unit|mult_0~_pl[0][0]                                                                       ; clk   ; Fast 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a26~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a25~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a24~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a23~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a22~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a21~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a20~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a19~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a18~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a17~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a15~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a14~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a13~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a0~FITTER_CREATED_MLAB_CELL0~reg0  ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a16~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a31~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a30~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a29~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a28~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.004                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a27~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.001                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a12~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.001                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a11~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.001                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a10~FITTER_CREATED_MLAB_CELL0~reg0 ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.001                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a9~FITTER_CREATED_MLAB_CELL0~reg0  ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.001                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a8~FITTER_CREATED_MLAB_CELL0~reg0  ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.001                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a7~FITTER_CREATED_MLAB_CELL0~reg0  ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.001                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a6~FITTER_CREATED_MLAB_CELL0~reg0  ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.001                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a5~FITTER_CREATED_MLAB_CELL0~reg0  ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.001                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a4~FITTER_CREATED_MLAB_CELL0~reg0  ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.001                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a3~FITTER_CREATED_MLAB_CELL0~reg0  ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.001                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a2~FITTER_CREATED_MLAB_CELL0~reg0  ; clk   ; Slow 900mV 100C Model           ;        ;
; -0.001                    ; High Pulse Width ; Buffer_2|fifo|Memory_rtl_0|auto_generated|altera_syncram_impl1|ram_block2a1~FITTER_CREATED_MLAB_CELL0~reg0  ; clk   ; Slow 900mV 100C Model           ;        ;
+---------------------------+------------------+-------------------------------------------------------------------------------------------------------------+-------+---------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	30
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                                              ;
+------------------------+-----------------------------------------------------+---------------------------------------+--------+
; Worst-Case Setup Slack ; Node Name                                           ; Retiming Restriction                  ; Waived ;
+------------------------+-----------------------------------------------------+---------------------------------------+--------+
; -2.027                 ; Buffer_9|tehb1|data_reg[26]~RTM_28                  ; Node uses an asynchronous clear port. ;        ;
; -2.026                 ; Buffer_9|tehb1|data_reg[29]~RTM_31                  ; Node uses an asynchronous clear port. ;        ;
; -1.956                 ; Buffer_9|tehb1|data_reg[25]~RTM_27                  ; Node uses an asynchronous clear port. ;        ;
; -1.956                 ; Buffer_9|tehb1|data_reg[24]~RTM_26                  ; Node uses an asynchronous clear port. ;        ;
; -1.952                 ; Buffer_9|tehb1|data_reg[28]~RTM_30                  ; Node uses an asynchronous clear port. ;        ;
; -1.915                 ; Buffer_9|tehb1|data_reg[23]~RTM_25                  ; Node uses an asynchronous clear port. ;        ;
; -1.884                 ; Buffer_9|tehb1|data_reg[30]~RTM_32                  ; Node uses an asynchronous clear port. ;        ;
; -1.873                 ; Buffer_9|tehb1|data_reg[22]~RTM_24                  ; Node uses an asynchronous clear port. ;        ;
; -1.869                 ; Buffer_9|tehb1|data_reg[27]~RTM_29                  ; Node uses an asynchronous clear port. ;        ;
; -1.837                 ; Buffer_3|oehb1|data_reg[0]                          ; Node uses an asynchronous clear port. ;        ;
; -1.810                 ; Buffer_9|tehb1|data_reg[31]~RTM_33                  ; Node uses an asynchronous clear port. ;        ;
; -1.804                 ; Buffer_9|tehb1|data_reg[21]~RTM_23                  ; Node uses an asynchronous clear port. ;        ;
; -1.790                 ; mul_12|oehb|validArray[0]                           ; Node uses an asynchronous clear port. ;        ;
; -1.762                 ; Buffer_9|tehb1|data_reg[20]~RTM_1                   ; Node uses an asynchronous clear port. ;        ;
; -1.754                 ; fork_9|generateBlocks[2].regblock|reg_value         ; Node uses an asynchronous clear port. ;        ;
; -1.711                 ; Buffer_12|oehb1|validArray[0]~RTM                   ; Node uses an asynchronous clear port. ;        ;
; -1.694                 ; forkC_14|generateBlocks[3].regblock|reg_value~RTM_2 ; Node uses an asynchronous clear port. ;        ;
; -1.687                 ; Buffer_3|oehb1|validArray[0]                        ; Node uses an asynchronous clear port. ;        ;
; -1.687                 ; forkC_14|generateBlocks[2].regblock|reg_value~RTM   ; Node uses an asynchronous clear port. ;        ;
; -1.675                 ; Buffer_9|tehb1|data_reg[10]~RTM_13                  ; Node uses an asynchronous clear port. ;        ;
; -1.671                 ; forkC_16|generateBlocks[0].regblock|reg_value~RTM_2 ; Node uses an asynchronous clear port. ;        ;
; -1.669                 ; phi_n0|tehb1|data_reg[29]~RTM_31                    ; Node uses an asynchronous clear port. ;        ;
; -1.668                 ; phiC_5|fork_C1|generateBlocks[1].regblock|reg_value ; Node uses an asynchronous clear port. ;        ;
; -1.665                 ; Buffer_9|tehb1|data_reg[16]~RTM_19                  ; Node uses an asynchronous clear port. ;        ;
; -1.660                 ; Buffer_9|tehb1|data_reg[12]~RTM_15                  ; Node uses an asynchronous clear port. ;        ;
; -1.657                 ; Buffer_9|tehb1|data_reg[19]~RTM_22                  ; Node uses an asynchronous clear port. ;        ;
; -1.656                 ; phi_n0|tehb1|data_reg[28]~RTM_30                    ; Node uses an asynchronous clear port. ;        ;
; -1.650                 ; Buffer_4|oehb1|validArray[0]~RTM                    ; Node uses an asynchronous clear port. ;        ;
; -1.650                 ; Buffer_9|tehb1|data_reg[15]~RTM_18                  ; Node uses an asynchronous clear port. ;        ;
; -1.645                 ; phi_n0|tehb1|data_reg[27]~RTM_29                    ; Node uses an asynchronous clear port. ;        ;
+------------------------+-----------------------------------------------------+---------------------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	14
Rule Parameters:      	max_violations = 5000
		span = 250
		ignore_high_fanout_span = False
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                                                                        ;
+-----------------------------------------------------+-------------------+---------------------+-----------------------+--------+--------+---------------+--------+
; Register Name                                       ; Register Location ; Number of Endpoints ; Endpoint Bounding Box ; X-Span ; Y-Span ; Endpoint Span ; Waived ;
+-----------------------------------------------------+-------------------+---------------------+-----------------------+--------+--------+---------------+--------+
; Buffer_9|tehb1|data_reg[20]~RTM_34                  ; (85, 204)         ; 160                 ; (85, 73) - (233, 372) ; 148    ; 299    ; 299           ;        ;
; Buffer_9|tehb1|data_reg[20]~RTM_35                  ; (85, 204)         ; 160                 ; (85, 73) - (233, 372) ; 148    ; 299    ; 299           ;        ;
; Buffer_9|tehb1|data_reg[20]~RTM_36                  ; (85, 204)         ; 160                 ; (85, 73) - (233, 372) ; 148    ; 299    ; 299           ;        ;
; Buffer_9|oehb1|data_reg[29]~RTM_2                   ; (85, 204)         ; 128                 ; (85, 73) - (233, 372) ; 148    ; 299    ; 299           ;        ;
; phi_n3|tehb1|full_reg                               ; (85, 200)         ; 101                 ; (85, 73) - (233, 372) ; 148    ; 299    ; 299           ;        ;
; ret_0|tehb|full_reg                                 ; (85, 200)         ; 98                  ; (85, 73) - (233, 372) ; 148    ; 299    ; 299           ;        ;
; phiC_5|fork_C1|generateBlocks[1].regblock|reg_value ; (78, 202)         ; 397                 ; (61, 39) - (233, 330) ; 172    ; 291    ; 291           ;        ;
; phi_4|tehb1|full_reg                                ; (78, 205)         ; 90                  ; (61, 39) - (233, 330) ; 172    ; 291    ; 291           ;        ;
; Buffer_4|oehb1|validArray[0]~RTM                    ; (78, 202)         ; 90                  ; (61, 39) - (233, 330) ; 172    ; 291    ; 291           ;        ;
; forkC_14|generateBlocks[3].regblock|reg_value~RTM   ; (78, 203)         ; 84                  ; (61, 39) - (233, 330) ; 172    ; 291    ; 291           ;        ;
; fork_19|generateBlocks[1].regblock|reg_value        ; (78, 202)         ; 71                  ; (61, 39) - (233, 330) ; 172    ; 291    ; 291           ;        ;
; Buffer_13|oehb1|validArray[0]~RTM                   ; (78, 202)         ; 419                 ; (61, 39) - (233, 330) ; 172    ; 291    ; 291           ;        ;
; forkC_14|generateBlocks[2].regblock|reg_value~RTM   ; (78, 203)         ; 419                 ; (61, 39) - (233, 330) ; 172    ; 291    ; 291           ;        ;
; Buffer_12|oehb1|validArray[0]~RTM                   ; (78, 203)         ; 416                 ; (61, 39) - (233, 330) ; 172    ; 291    ; 291           ;        ;
+-----------------------------------------------------+-------------------+---------------------+-----------------------+--------+--------+---------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                                                                                                                                                  ;
+-----------+---------------------------------------+--------------------------+-------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+
; Driver    ; Asynchronous Reset Signal             ; Synchronous Reset Signal ; Clock Enable Signal     ; Number of Asynchronous Reset Signals ; Number of Synchronous Reset Signals ; Number of Clock Enable Signals ; Waived ;
+-----------+---------------------------------------+--------------------------+-------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+
; rst~input ; start_0|startBuff|tehb1|full_reg|CLRN ; Buffer_8|fifo|Full|SCLR  ; MC_Out|counter1[30]|ENA ; 662                                  ; 7                                   ; 32                             ;        ;
+-----------+---------------------------------------+--------------------------+-------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized ;
+----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains ;
+---------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20022 - Incomplete I/O Delay Assignment ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types ;
+-------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------+
; TMC-20018 - Latches Detected ;
+------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter ;
+------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------+
; CLK-30032 - Improper Clock Targets ;
+------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		tension = 100000
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		tension = 100000
		ignore_high_fanout_tension = False
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		span = 250
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


