

================================================================
== Vitis HLS Report for 'gramSchmidt_Pipeline_VITIS_LOOP_36_2'
================================================================
* Date:           Sun Jun 23 03:31:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gramSchmidt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  0.840 us|  0.840 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_2  |      166|      166|        12|          5|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 5, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%nrm = alloca i32 1" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:35]   --->   Operation 15 'alloca' 'nrm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln42_4_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln42_4"   --->   Operation 17 'read' 'zext_ln42_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln36 = store i11 0, i11 %i" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 19 'store' 'store_ln36' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln35 = store i32 0, i32 %nrm" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:35]   --->   Operation 20 'store' 'store_ln35' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 22 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i_2, i32 10" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 23 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp, void %for.inc.split, void %VITIS_LOOP_40_3.exitStub" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 24 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i11 %i_2" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 25 'trunc' 'trunc_ln37' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.12ns)   --->   "%or_ln37 = or i5 %trunc_ln37, i5 %zext_ln42_4_read" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 26 'or' 'or_ln37' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %i_2, i32 5, i32 9" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 27 'partselect' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_3, i5 %or_ln37" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 28 'bitconcatenate' 'add_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %add_ln" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 29 'zext' 'zext_ln37' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln37" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 30 'getelementptr' 'a_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.29ns)   --->   "%a_load = load i10 %a_addr" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 31 'load' 'a_load' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 32 [1/1] (0.96ns)   --->   "%add_ln36 = add i11 %i_2, i11 32" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 32 'add' 'add_ln36' <Predicate = (!tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln36 = store i11 %add_ln36, i11 %i" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 33 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 34 [1/2] (1.29ns)   --->   "%a_load = load i10 %a_addr" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 34 'load' 'a_load' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %a_load" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 35 'bitcast' 'bitcast_ln37' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 36 [4/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln37, i32 %bitcast_ln37" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 36 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 37 [3/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln37, i32 %bitcast_ln37" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 37 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 38 [2/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln37, i32 %bitcast_ln37" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 38 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 39 [1/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln37, i32 %bitcast_ln37" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 39 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%nrm_load = load i32 %nrm" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 40 'load' 'nrm_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [5/5] (3.57ns)   --->   "%nrm_1 = fadd i32 %nrm_load, i32 %mul" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 41 'fadd' 'nrm_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%nrm_load_1 = load i32 %nrm"   --->   Operation 51 'load' 'nrm_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %nrm_out, i32 %nrm_load_1"   --->   Operation 52 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 42 [4/5] (3.57ns)   --->   "%nrm_1 = fadd i32 %nrm_load, i32 %mul" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 42 'fadd' 'nrm_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 43 [3/5] (3.57ns)   --->   "%nrm_1 = fadd i32 %nrm_load, i32 %mul" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 43 'fadd' 'nrm_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 44 [2/5] (3.57ns)   --->   "%nrm_1 = fadd i32 %nrm_load, i32 %mul" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 44 'fadd' 'nrm_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 45 [1/5] (3.57ns)   --->   "%nrm_1 = fadd i32 %nrm_load, i32 %mul" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 45 'fadd' 'nrm_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.46>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 46 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 48 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln35 = store i32 %nrm_1, i32 %nrm" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:35]   --->   Operation 49 'store' 'store_ln35' <Predicate = true> <Delay = 0.46>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 50 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.885ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln36', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36) of constant 0 on local variable 'i', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36 [8]  (0.460 ns)
	'load' operation 11 bit ('i', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36) on local variable 'i', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36 [12]  (0.000 ns)
	'add' operation 11 bit ('add_ln36', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36) [30]  (0.965 ns)
	'store' operation 0 bit ('store_ln36', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36) of variable 'add_ln36', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36 on local variable 'i', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36 [31]  (0.460 ns)

 <State 2>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('a_load', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37) on array 'a' [26]  (1.297 ns)

 <State 3>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37) [28]  (2.787 ns)

 <State 4>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37) [28]  (2.787 ns)

 <State 5>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37) [28]  (2.787 ns)

 <State 6>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37) [28]  (2.787 ns)

 <State 7>: 3.579ns
The critical path consists of the following:
	'load' operation 32 bit ('nrm_load', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37) on local variable 'nrm', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:35 [16]  (0.000 ns)
	'fadd' operation 32 bit ('nrm', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37) [29]  (3.579 ns)

 <State 8>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('nrm', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37) [29]  (3.579 ns)

 <State 9>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('nrm', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37) [29]  (3.579 ns)

 <State 10>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('nrm', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37) [29]  (3.579 ns)

 <State 11>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('nrm', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37) [29]  (3.579 ns)

 <State 12>: 0.460ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln35', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:35) of variable 'nrm', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37 on local variable 'nrm', HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:35 [32]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
