--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml decode_test.twx decode_test.ncd -o decode_test.twr
decode_test.pcf -ucf constraints.ucf

Design file:              decode_test.ncd
Physical constraint file: decode_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3814 paths analyzed, 515 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.812ns.
--------------------------------------------------------------------------------

Paths for end point btn_debounce_uart/state_reg_FSM_FFd1_1 (SLICE_X14Y36.DX), 280 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_0 (FF)
  Destination:          btn_debounce_uart/state_reg_FSM_FFd1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.423 - 0.447)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_0 to btn_debounce_uart/state_reg_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.408   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/q_reg_0
    SLICE_X14Y31.A2      net (fanout=3)        0.630   btn_debounce_uart/q_reg<0>
    SLICE_X14Y31.COUT    Topcya                0.379   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
                                                       btn_debounce_uart/q_reg<0>_rt
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X14Y32.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y33.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y34.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y35.BMUX    Tcinb                 0.292   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X15Y30.B2      net (fanout=2)        0.926   btn_debounce_uart/GND_662_o_GND_662_o_sub_5_OUT<17>
    SLICE_X15Y30.B       Tilo                  0.259   uart_print/state_reg<2>
                                                       btn_debounce_uart/q_next[20]_GND_662_o_equal_6_o<20>35_SW0
    SLICE_X15Y32.A5      net (fanout=5)        0.418   N4
    SLICE_X15Y32.A       Tilo                  0.259   btn_debounce_uart/state_reg_FSM_FFd2
                                                       btn_debounce_uart/state_reg_FSM_FFd1-In1
    SLICE_X14Y36.DX      net (fanout=1)        0.751   btn_debounce_uart/state_reg_FSM_FFd1-In
    SLICE_X14Y36.CLK     Tdick                 0.086   btn_debounce_uart/state_reg_FSM_FFd1_1
                                                       btn_debounce_uart/state_reg_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.753ns (1.911ns logic, 2.842ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_2 (FF)
  Destination:          btn_debounce_uart/state_reg_FSM_FFd1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.641ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.423 - 0.447)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_2 to btn_debounce_uart/state_reg_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.408   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/q_reg_2
    SLICE_X14Y31.C2      net (fanout=3)        0.620   btn_debounce_uart/q_reg<2>
    SLICE_X14Y31.COUT    Topcyc                0.277   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_lut<2>_INV_0
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X14Y32.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y33.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y34.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y35.BMUX    Tcinb                 0.292   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X15Y30.B2      net (fanout=2)        0.926   btn_debounce_uart/GND_662_o_GND_662_o_sub_5_OUT<17>
    SLICE_X15Y30.B       Tilo                  0.259   uart_print/state_reg<2>
                                                       btn_debounce_uart/q_next[20]_GND_662_o_equal_6_o<20>35_SW0
    SLICE_X15Y32.A5      net (fanout=5)        0.418   N4
    SLICE_X15Y32.A       Tilo                  0.259   btn_debounce_uart/state_reg_FSM_FFd2
                                                       btn_debounce_uart/state_reg_FSM_FFd1-In1
    SLICE_X14Y36.DX      net (fanout=1)        0.751   btn_debounce_uart/state_reg_FSM_FFd1-In
    SLICE_X14Y36.CLK     Tdick                 0.086   btn_debounce_uart/state_reg_FSM_FFd1_1
                                                       btn_debounce_uart/state_reg_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (1.809ns logic, 2.832ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_7 (FF)
  Destination:          btn_debounce_uart/state_reg_FSM_FFd1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.641ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.246 - 0.259)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_7 to btn_debounce_uart/state_reg_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.DQ      Tcko                  0.408   btn_debounce_uart/q_reg<7>
                                                       btn_debounce_uart/q_reg_7
    SLICE_X14Y32.D2      net (fanout=3)        0.820   btn_debounce_uart/q_reg<7>
    SLICE_X14Y32.COUT    Topcyd                0.261   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_lut<7>_INV_0
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y33.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y34.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y35.BMUX    Tcinb                 0.292   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X15Y30.B2      net (fanout=2)        0.926   btn_debounce_uart/GND_662_o_GND_662_o_sub_5_OUT<17>
    SLICE_X15Y30.B       Tilo                  0.259   uart_print/state_reg<2>
                                                       btn_debounce_uart/q_next[20]_GND_662_o_equal_6_o<20>35_SW0
    SLICE_X15Y32.A5      net (fanout=5)        0.418   N4
    SLICE_X15Y32.A       Tilo                  0.259   btn_debounce_uart/state_reg_FSM_FFd2
                                                       btn_debounce_uart/state_reg_FSM_FFd1-In1
    SLICE_X14Y36.DX      net (fanout=1)        0.751   btn_debounce_uart/state_reg_FSM_FFd1-In
    SLICE_X14Y36.CLK     Tdick                 0.086   btn_debounce_uart/state_reg_FSM_FFd1_1
                                                       btn_debounce_uart/state_reg_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (1.717ns logic, 2.924ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point btn_debounce_clock/state_reg_FSM_FFd1 (SLICE_X5Y56.AX), 282 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_clock/q_reg_1 (FF)
  Destination:          btn_debounce_clock/state_reg_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.314ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.271 - 0.283)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_clock/q_reg_1 to btn_debounce_clock/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y54.BQ       Tcko                  0.391   btn_debounce_clock/q_reg<3>
                                                       btn_debounce_clock/q_reg_1
    SLICE_X6Y54.B1       net (fanout=3)        0.641   btn_debounce_clock/q_reg<1>
    SLICE_X6Y54.COUT     Topcyb                0.380   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
                                                       btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_lut<1>_INV_0
                                                       btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X6Y55.CIN      net (fanout=1)        0.003   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X6Y55.COUT     Tbyp                  0.076   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X6Y56.COUT     Tbyp                  0.076   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X6Y57.CIN      net (fanout=1)        0.003   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X6Y57.BMUX     Tcinb                 0.292   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X8Y56.A2       net (fanout=2)        0.897   btn_debounce_clock/GND_662_o_GND_662_o_sub_5_OUT<13>
    SLICE_X8Y56.A        Tilo                  0.205   btn_debounce_clock/q_next[20]_GND_662_o_equal_6_o<20>8
                                                       btn_debounce_clock/q_next[20]_GND_662_o_equal_6_o<20>9
    SLICE_X4Y56.A4       net (fanout=1)        0.787   btn_debounce_clock/q_next[20]_GND_662_o_equal_6_o<20>8
    SLICE_X4Y56.A        Tilo                  0.205   btn_debounce_clock/state_reg_FSM_FFd1_1
                                                       btn_debounce_clock/state_reg_FSM_FFd1-In1
    SLICE_X5Y56.AX       net (fanout=1)        0.213   btn_debounce_clock/state_reg_FSM_FFd1-In
    SLICE_X5Y56.CLK      Tdick                 0.063   btn_debounce_clock/q_reg<20>
                                                       btn_debounce_clock/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (1.688ns logic, 2.626ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_clock/q_reg_0 (FF)
  Destination:          btn_debounce_clock/state_reg_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.278ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.271 - 0.283)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_clock/q_reg_0 to btn_debounce_clock/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y54.AQ       Tcko                  0.391   btn_debounce_clock/q_reg<3>
                                                       btn_debounce_clock/q_reg_0
    SLICE_X6Y54.A2       net (fanout=3)        0.606   btn_debounce_clock/q_reg<0>
    SLICE_X6Y54.COUT     Topcya                0.379   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
                                                       btn_debounce_clock/q_reg<0>_rt
                                                       btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X6Y55.CIN      net (fanout=1)        0.003   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X6Y55.COUT     Tbyp                  0.076   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X6Y56.COUT     Tbyp                  0.076   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X6Y57.CIN      net (fanout=1)        0.003   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X6Y57.BMUX     Tcinb                 0.292   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X8Y56.A2       net (fanout=2)        0.897   btn_debounce_clock/GND_662_o_GND_662_o_sub_5_OUT<13>
    SLICE_X8Y56.A        Tilo                  0.205   btn_debounce_clock/q_next[20]_GND_662_o_equal_6_o<20>8
                                                       btn_debounce_clock/q_next[20]_GND_662_o_equal_6_o<20>9
    SLICE_X4Y56.A4       net (fanout=1)        0.787   btn_debounce_clock/q_next[20]_GND_662_o_equal_6_o<20>8
    SLICE_X4Y56.A        Tilo                  0.205   btn_debounce_clock/state_reg_FSM_FFd1_1
                                                       btn_debounce_clock/state_reg_FSM_FFd1-In1
    SLICE_X5Y56.AX       net (fanout=1)        0.213   btn_debounce_clock/state_reg_FSM_FFd1-In
    SLICE_X5Y56.CLK      Tdick                 0.063   btn_debounce_clock/q_reg<20>
                                                       btn_debounce_clock/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.278ns (1.687ns logic, 2.591ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_clock/q_reg_1 (FF)
  Destination:          btn_debounce_clock/state_reg_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.232ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.271 - 0.283)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_clock/q_reg_1 to btn_debounce_clock/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y54.BQ       Tcko                  0.391   btn_debounce_clock/q_reg<3>
                                                       btn_debounce_clock/q_reg_1
    SLICE_X6Y54.B1       net (fanout=3)        0.641   btn_debounce_clock/q_reg<1>
    SLICE_X6Y54.COUT     Topcyb                0.380   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
                                                       btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_lut<1>_INV_0
                                                       btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X6Y55.CIN      net (fanout=1)        0.003   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X6Y55.COUT     Tbyp                  0.076   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X6Y56.BMUX     Tcinb                 0.292   btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_clock/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X8Y56.A1       net (fanout=2)        0.894   btn_debounce_clock/GND_662_o_GND_662_o_sub_5_OUT<9>
    SLICE_X8Y56.A        Tilo                  0.205   btn_debounce_clock/q_next[20]_GND_662_o_equal_6_o<20>8
                                                       btn_debounce_clock/q_next[20]_GND_662_o_equal_6_o<20>9
    SLICE_X4Y56.A4       net (fanout=1)        0.787   btn_debounce_clock/q_next[20]_GND_662_o_equal_6_o<20>8
    SLICE_X4Y56.A        Tilo                  0.205   btn_debounce_clock/state_reg_FSM_FFd1_1
                                                       btn_debounce_clock/state_reg_FSM_FFd1-In1
    SLICE_X5Y56.AX       net (fanout=1)        0.213   btn_debounce_clock/state_reg_FSM_FFd1-In
    SLICE_X5Y56.CLK      Tdick                 0.063   btn_debounce_clock/q_reg<20>
                                                       btn_debounce_clock/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (1.612ns logic, 2.620ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point uart_print/state_reg_1 (SLICE_X15Y30.C5), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_0 (FF)
  Destination:          uart_print/state_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.204ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.250 - 0.260)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_0 to uart_print/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.408   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/q_reg_0
    SLICE_X14Y31.A2      net (fanout=3)        0.630   btn_debounce_uart/q_reg<0>
    SLICE_X14Y31.COUT    Topcya                0.379   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
                                                       btn_debounce_uart/q_reg<0>_rt
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X14Y32.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y33.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y34.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y35.DMUX    Tcind                 0.302   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X14Y30.B3      net (fanout=4)        0.840   btn_debounce_uart/GND_662_o_GND_662_o_sub_5_OUT<19>
    SLICE_X14Y30.B       Tilo                  0.203   uart_print/state_reg<3>
                                                       uart_print/state_reg_3_rstpot_SW0
    SLICE_X15Y30.C5      net (fanout=3)        0.775   N26
    SLICE_X15Y30.CLK     Tas                   0.322   uart_print/state_reg<2>
                                                       uart_print/state_reg_1_rstpot
                                                       uart_print/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (1.842ns logic, 2.362ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_7 (FF)
  Destination:          uart_print/state_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.092ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.427 - 0.446)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_7 to uart_print/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.DQ      Tcko                  0.408   btn_debounce_uart/q_reg<7>
                                                       btn_debounce_uart/q_reg_7
    SLICE_X14Y32.D2      net (fanout=3)        0.820   btn_debounce_uart/q_reg<7>
    SLICE_X14Y32.COUT    Topcyd                0.261   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_lut<7>_INV_0
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y33.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y34.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y35.DMUX    Tcind                 0.302   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X14Y30.B3      net (fanout=4)        0.840   btn_debounce_uart/GND_662_o_GND_662_o_sub_5_OUT<19>
    SLICE_X14Y30.B       Tilo                  0.203   uart_print/state_reg<3>
                                                       uart_print/state_reg_3_rstpot_SW0
    SLICE_X15Y30.C5      net (fanout=3)        0.775   N26
    SLICE_X15Y30.CLK     Tas                   0.322   uart_print/state_reg<2>
                                                       uart_print/state_reg_1_rstpot
                                                       uart_print/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (1.648ns logic, 2.444ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce_uart/q_reg_2 (FF)
  Destination:          uart_print/state_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.092ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.250 - 0.260)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce_uart/q_reg_2 to uart_print/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.408   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/q_reg_2
    SLICE_X14Y31.C2      net (fanout=3)        0.620   btn_debounce_uart/q_reg<2>
    SLICE_X14Y31.COUT    Topcyc                0.277   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_lut<2>_INV_0
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X14Y32.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X14Y33.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X14Y34.COUT    Tbyp                  0.076   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X14Y35.DMUX    Tcind                 0.302   btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce_uart/Msub_GND_662_o_GND_662_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X14Y30.B3      net (fanout=4)        0.840   btn_debounce_uart/GND_662_o_GND_662_o_sub_5_OUT<19>
    SLICE_X14Y30.B       Tilo                  0.203   uart_print/state_reg<3>
                                                       uart_print/state_reg_3_rstpot_SW0
    SLICE_X15Y30.C5      net (fanout=3)        0.775   N26
    SLICE_X15Y30.CLK     Tas                   0.322   uart_print/state_reg<2>
                                                       uart_print/state_reg_1_rstpot
                                                       uart_print/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (1.740ns logic, 2.352ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point btn_debounce_uart/q_reg_7 (SLICE_X16Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               btn_debounce_uart/q_reg_7 (FF)
  Destination:          btn_debounce_uart/q_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: btn_debounce_uart/q_reg_7 to btn_debounce_uart/q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.DQ      Tcko                  0.200   btn_debounce_uart/q_reg<7>
                                                       btn_debounce_uart/q_reg_7
    SLICE_X16Y33.D6      net (fanout=3)        0.027   btn_debounce_uart/q_reg<7>
    SLICE_X16Y33.CLK     Tah         (-Th)    -0.190   btn_debounce_uart/q_reg<7>
                                                       btn_debounce_uart/Mmux_q_next191
                                                       btn_debounce_uart/q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point btn_debounce_uart/q_reg_0 (SLICE_X16Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               btn_debounce_uart/q_reg_0 (FF)
  Destination:          btn_debounce_uart/q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: btn_debounce_uart/q_reg_0 to btn_debounce_uart/q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.200   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/q_reg_0
    SLICE_X16Y31.A6      net (fanout=3)        0.031   btn_debounce_uart/q_reg<0>
    SLICE_X16Y31.CLK     Tah         (-Th)    -0.190   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/Mmux_q_next11
                                                       btn_debounce_uart/q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point btn_debounce_uart/q_reg_3 (SLICE_X16Y31.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               btn_debounce_uart/q_reg_3 (FF)
  Destination:          btn_debounce_uart/q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: btn_debounce_uart/q_reg_3 to btn_debounce_uart/q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.DQ      Tcko                  0.200   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/q_reg_3
    SLICE_X16Y31.D6      net (fanout=3)        0.031   btn_debounce_uart/q_reg<3>
    SLICE_X16Y31.CLK     Tah         (-Th)    -0.190   btn_debounce_uart/q_reg<3>
                                                       btn_debounce_uart/Mmux_q_next151
                                                       btn_debounce_uart/q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: mclk_BUFGP/BUFG/I0
  Logical resource: mclk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: mclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sseg_out/clk<3>/CLK
  Logical resource: sseg_out/clk_0/CK
  Location pin: SLICE_X36Y5.CLK
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sseg_out/clk<3>/CLK
  Logical resource: sseg_out/clk_1/CK
  Location pin: SLICE_X36Y5.CLK
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    4.812|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3814 paths, 0 nets, and 603 connections

Design statistics:
   Minimum period:   4.812ns{1}   (Maximum frequency: 207.814MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 27 15:42:41 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



