/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Sun Jun  4 00:06:35 CST 2017
 * 
 */
#include "bluesim_primitives.h"
#include "mkMatchTable_ModuleL2SwitchDmac.h"


/* Literal declarations */
static unsigned int const UWide_literal_65_haaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
								       2863311530u,
								       0u };
static tUWide const UWide_literal_65_haaaaaaaaaaaaaaaa(65u, UWide_literal_65_haaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_65_h0_arr[] = { 0u, 0u, 0u };
static tUWide const UWide_literal_65_h0(65u, UWide_literal_65_h0_arr);


/* String declarations */
static std::string const __str_literal_16("", 0u);
static std::string const __str_literal_14("\n", 1u);
static std::string const __str_literal_12("'h%h", 4u);
static std::string const __str_literal_10("(", 1u);
static std::string const __str_literal_8("(%0d) ", 6u);
static std::string const __str_literal_5("(%0d) MatchTable:do_read %s key: %h", 35u);
static std::string const __str_literal_7("(%0d) MatchTable:do_resp %s key: %h, ishit: %d", 46u);
static std::string const __str_literal_35("(%0d) add entry %h %h", 21u);
static std::string const __str_literal_6("(%0d) dmhc %d", 13u);
static std::string const __str_literal_2("(%0d) match table inited", 24u);
static std::string const __str_literal_13(")", 1u);
static std::string const __str_literal_34(".deq = ", 7u);
static std::string const __str_literal_9(".enq", 4u);
static std::string const __str_literal_23("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 121, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l121c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l128c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  789u);
static std::string const __str_literal_24("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 128, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l128c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  738u);
static std::string const __str_literal_25("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 138, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l138c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  687u);
static std::string const __str_literal_26("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 149, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l149c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  636u);
static std::string const __str_literal_27("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 164, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l164c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  585u);
static std::string const __str_literal_28("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 172, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l172c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  534u);
static std::string const __str_literal_29("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 182, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l182c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  483u);
static std::string const __str_literal_30("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 192, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l192c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  432u);
static std::string const __str_literal_31("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 201, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l201c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  381u);
static std::string const __str_literal_17("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 22, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l22c9] and [RL_ret_ifc_dmhc_ldvn_action_l30c9,\n  RL_ret_ifc_dmhc_ldvn_action_l41c9, RL_ret_ifc_dmhc_ldvn_action_l52c9,\n  RL_ret_ifc_dmhc_ldvn_action_l60c9, RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n",
					  428u);
static std::string const __str_literal_32("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 243, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l243c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  330u);
static std::string const __str_literal_33("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 251, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l251c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n",
					  279u);
static std::string const __str_literal_18("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 30, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l30c9] and [RL_ret_ifc_dmhc_ldvn_action_l41c9,\n  RL_ret_ifc_dmhc_ldvn_action_l52c9, RL_ret_ifc_dmhc_ldvn_action_l60c9,\n  RL_ret_ifc_dmhc_ldvn_action_l99c9, RL_ret_ifc_dmhc_ldvn_action_l107c9] )\n  fired in the same clock cycle.\n",
					  393u);
static std::string const __str_literal_19("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 41, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l41c9] and [RL_ret_ifc_dmhc_ldvn_action_l52c9,\n  RL_ret_ifc_dmhc_ldvn_action_l60c9, RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n",
					  356u);
static std::string const __str_literal_20("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 52, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l52c9] and [RL_ret_ifc_dmhc_ldvn_action_l60c9,\n  RL_ret_ifc_dmhc_ldvn_action_l99c9, RL_ret_ifc_dmhc_ldvn_action_l107c9] )\n  fired in the same clock cycle.\n",
					  321u);
static std::string const __str_literal_21("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 60, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l60c9] and [RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n",
					  284u);
static std::string const __str_literal_22("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 99, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l99c9] and [RL_ret_ifc_dmhc_ldvn_action_l107c9]\n  ) fired in the same clock cycle.\n",
					  249u);
static std::string const __str_literal_3("[%0d]: mslot addr: %d rec_value %h", 34u);
static std::string const __str_literal_4("[%0d]: mslot.key: %d, mslot.value: %d", 37u);
static std::string const __str_literal_1("[%d]: new (key,value) inserted at slot %d\n", 42u);
static std::string const __str_literal_15("tagged Invalid ", 15u);
static std::string const __str_literal_11("tagged Valid ", 13u);


/* Constructor */
MOD_mkMatchTable_ModuleL2SwitchDmac::MOD_mkMatchTable_ModuleL2SwitchDmac(tSimStateHdl simHdl,
									 char const *name,
									 Module *parent,
									 std::string ARG_param1)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    PARAM_param1(ARG_param1),
    INST_ret_ifc_delay2_ff(simHdl, "ret_ifc_delay2_ff", this, 54u, 2u, 1u, 0u),
    INST_ret_ifc_delay_ff(simHdl, "ret_ifc_delay_ff", this, 54u, 2u, 1u, 0u),
    INST_ret_ifc_dmhc_evictee_gslots_0(simHdl, "ret_ifc_dmhc_evictee_gslots_0", this, 28u),
    INST_ret_ifc_dmhc_evictee_gslots_1(simHdl, "ret_ifc_dmhc_evictee_gslots_1", this, 28u),
    INST_ret_ifc_dmhc_evictee_gslots_2(simHdl, "ret_ifc_dmhc_evictee_gslots_2", this, 28u),
    INST_ret_ifc_dmhc_evictee_gslots_3(simHdl, "ret_ifc_dmhc_evictee_gslots_3", this, 28u),
    INST_ret_ifc_dmhc_evictee_hvals_0(simHdl, "ret_ifc_dmhc_evictee_hvals_0", this, 9u),
    INST_ret_ifc_dmhc_evictee_hvals_1(simHdl, "ret_ifc_dmhc_evictee_hvals_1", this, 9u),
    INST_ret_ifc_dmhc_evictee_hvals_2(simHdl, "ret_ifc_dmhc_evictee_hvals_2", this, 9u),
    INST_ret_ifc_dmhc_evictee_hvals_3(simHdl, "ret_ifc_dmhc_evictee_hvals_3", this, 9u),
    INST_ret_ifc_dmhc_evictee_mslot(simHdl, "ret_ifc_dmhc_evictee_mslot", this, 65u),
    INST_ret_ifc_dmhc_hash_units_0_g_table(simHdl,
					   "ret_ifc_dmhc_hash_units_0_g_table",
					   this,
					   (tUInt8)0u,
					   9u,
					   28u,
					   512u,
					   2u),
    INST_ret_ifc_dmhc_hash_units_0_gslot_counter(simHdl,
						 "ret_ifc_dmhc_hash_units_0_gslot_counter",
						 this,
						 9u,
						 0u,
						 (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_0_init(simHdl,
					"ret_ifc_dmhc_hash_units_0_init",
					this,
					1u,
					(tUInt8)0u,
					(tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_0_is_miss(simHdl,
					   "ret_ifc_dmhc_hash_units_0_is_miss",
					   this,
					   1u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_1_g_table(simHdl,
					   "ret_ifc_dmhc_hash_units_1_g_table",
					   this,
					   (tUInt8)0u,
					   9u,
					   28u,
					   512u,
					   2u),
    INST_ret_ifc_dmhc_hash_units_1_gslot_counter(simHdl,
						 "ret_ifc_dmhc_hash_units_1_gslot_counter",
						 this,
						 9u,
						 0u,
						 (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_1_init(simHdl,
					"ret_ifc_dmhc_hash_units_1_init",
					this,
					1u,
					(tUInt8)0u,
					(tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_1_is_miss(simHdl,
					   "ret_ifc_dmhc_hash_units_1_is_miss",
					   this,
					   1u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_2_g_table(simHdl,
					   "ret_ifc_dmhc_hash_units_2_g_table",
					   this,
					   (tUInt8)0u,
					   9u,
					   28u,
					   512u,
					   2u),
    INST_ret_ifc_dmhc_hash_units_2_gslot_counter(simHdl,
						 "ret_ifc_dmhc_hash_units_2_gslot_counter",
						 this,
						 9u,
						 0u,
						 (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_2_init(simHdl,
					"ret_ifc_dmhc_hash_units_2_init",
					this,
					1u,
					(tUInt8)0u,
					(tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_2_is_miss(simHdl,
					   "ret_ifc_dmhc_hash_units_2_is_miss",
					   this,
					   1u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_3_g_table(simHdl,
					   "ret_ifc_dmhc_hash_units_3_g_table",
					   this,
					   (tUInt8)0u,
					   9u,
					   28u,
					   512u,
					   2u),
    INST_ret_ifc_dmhc_hash_units_3_gslot_counter(simHdl,
						 "ret_ifc_dmhc_hash_units_3_gslot_counter",
						 this,
						 9u,
						 0u,
						 (tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_3_init(simHdl,
					"ret_ifc_dmhc_hash_units_3_init",
					this,
					1u,
					(tUInt8)0u,
					(tUInt8)0u),
    INST_ret_ifc_dmhc_hash_units_3_is_miss(simHdl,
					   "ret_ifc_dmhc_hash_units_3_is_miss",
					   this,
					   1u,
					   (tUInt8)0u,
					   (tUInt8)0u),
    INST_ret_ifc_dmhc_inited(simHdl, "ret_ifc_dmhc_inited", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_ret_ifc_dmhc_is_hit_wire(simHdl, "ret_ifc_dmhc_is_hit_wire", this, 1u, (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_abort(simHdl, "ret_ifc_dmhc_ldvn_abort", this, 1u, (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_start_reg(simHdl,
				     "ret_ifc_dmhc_ldvn_start_reg",
				     this,
				     1u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_start_reg_1(simHdl,
				       "ret_ifc_dmhc_ldvn_start_reg_1",
				       this,
				       1u,
				       (tUInt8)0u,
				       (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_start_reg_2(simHdl, "ret_ifc_dmhc_ldvn_start_reg_2", this, 1u, (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_start_wire(simHdl, "ret_ifc_dmhc_ldvn_start_wire", this, 1u, (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_state_can_overlap(simHdl,
					     "ret_ifc_dmhc_ldvn_state_can_overlap",
					     this,
					     1u,
					     (tUInt8)1u,
					     (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_state_fired(simHdl,
				       "ret_ifc_dmhc_ldvn_state_fired",
				       this,
				       1u,
				       (tUInt8)0u,
				       (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_state_fired_1(simHdl,
					 "ret_ifc_dmhc_ldvn_state_fired_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_state_mkFSMstate(simHdl,
					    "ret_ifc_dmhc_ldvn_state_mkFSMstate",
					    this,
					    4u,
					    (tUInt8)0u,
					    (tUInt8)0u),
    INST_ret_ifc_dmhc_ldvn_state_overlap_pw(simHdl, "ret_ifc_dmhc_ldvn_state_overlap_pw", this, 0u),
    INST_ret_ifc_dmhc_ldvn_state_set_pw(simHdl, "ret_ifc_dmhc_ldvn_state_set_pw", this, 0u),
    INST_ret_ifc_dmhc_m_table(simHdl, "ret_ifc_dmhc_m_table", this, (tUInt8)0u, 8u, 65u, 256u, 2u),
    INST_ret_ifc_dmhc_miss_service(simHdl,
				   "ret_ifc_dmhc_miss_service",
				   this,
				   1u,
				   (tUInt8)0u,
				   (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_counter(simHdl,
				    "ret_ifc_dmhc_mslot_counter",
				    this,
				    8u,
				    (tUInt8)0u,
				    (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_abort(simHdl,
					      "ret_ifc_dmhc_mslot_replacement_abort",
					      this,
					      1u,
					      (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_start_reg(simHdl,
						  "ret_ifc_dmhc_mslot_replacement_start_reg",
						  this,
						  1u,
						  (tUInt8)0u,
						  (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_start_reg_1(simHdl,
						    "ret_ifc_dmhc_mslot_replacement_start_reg_1",
						    this,
						    1u,
						    (tUInt8)0u,
						    (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_start_reg_2(simHdl,
						    "ret_ifc_dmhc_mslot_replacement_start_reg_2",
						    this,
						    1u,
						    (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_start_wire(simHdl,
						   "ret_ifc_dmhc_mslot_replacement_start_wire",
						   this,
						   1u,
						   (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap(simHdl,
							  "ret_ifc_dmhc_mslot_replacement_state_can_overlap",
							  this,
							  1u,
							  (tUInt8)1u,
							  (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_fired(simHdl,
						    "ret_ifc_dmhc_mslot_replacement_state_fired",
						    this,
						    1u,
						    (tUInt8)0u,
						    (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_fired_1(simHdl,
						      "ret_ifc_dmhc_mslot_replacement_state_fired_1",
						      this,
						      1u,
						      (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate(simHdl,
							 "ret_ifc_dmhc_mslot_replacement_state_mkFSMstate",
							 this,
							 4u,
							 (tUInt8)0u,
							 (tUInt8)0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw(simHdl,
							 "ret_ifc_dmhc_mslot_replacement_state_overlap_pw",
							 this,
							 0u),
    INST_ret_ifc_dmhc_mslot_replacement_state_set_pw(simHdl,
						     "ret_ifc_dmhc_mslot_replacement_state_set_pw",
						     this,
						     0u),
    INST_ret_ifc_dmhc_mslot_to_repair(simHdl, "ret_ifc_dmhc_mslot_to_repair", this, 65u),
    INST_ret_ifc_dmhc_new_gslots_0(simHdl, "ret_ifc_dmhc_new_gslots_0", this, 28u),
    INST_ret_ifc_dmhc_new_gslots_1(simHdl, "ret_ifc_dmhc_new_gslots_1", this, 28u),
    INST_ret_ifc_dmhc_new_gslots_2(simHdl, "ret_ifc_dmhc_new_gslots_2", this, 28u),
    INST_ret_ifc_dmhc_new_gslots_3(simHdl, "ret_ifc_dmhc_new_gslots_3", this, 28u),
    INST_ret_ifc_dmhc_new_hvals_0(simHdl, "ret_ifc_dmhc_new_hvals_0", this, 9u),
    INST_ret_ifc_dmhc_new_hvals_1(simHdl, "ret_ifc_dmhc_new_hvals_1", this, 9u),
    INST_ret_ifc_dmhc_new_hvals_2(simHdl, "ret_ifc_dmhc_new_hvals_2", this, 9u),
    INST_ret_ifc_dmhc_new_hvals_3(simHdl, "ret_ifc_dmhc_new_hvals_3", this, 9u),
    INST_ret_ifc_dmhc_new_mslot(simHdl, "ret_ifc_dmhc_new_mslot", this, 65u),
    INST_ret_ifc_dmhc_rec_value(simHdl, "ret_ifc_dmhc_rec_value", this, 10u, (tUInt8)0u),
    INST_ret_ifc_dmhc_repair_g_index(simHdl, "ret_ifc_dmhc_repair_g_index", this, 2u),
    INST_ret_ifc_dmhc_repair_gslot(simHdl, "ret_ifc_dmhc_repair_gslot", this, 28u),
    INST_ret_ifc_dmhc_repair_gslots_0(simHdl, "ret_ifc_dmhc_repair_gslots_0", this, 28u),
    INST_ret_ifc_dmhc_repair_gslots_1(simHdl, "ret_ifc_dmhc_repair_gslots_1", this, 28u),
    INST_ret_ifc_dmhc_repair_gslots_2(simHdl, "ret_ifc_dmhc_repair_gslots_2", this, 28u),
    INST_ret_ifc_dmhc_repair_gslots_3(simHdl, "ret_ifc_dmhc_repair_gslots_3", this, 28u),
    INST_ret_ifc_dmhc_repair_hvals_0(simHdl, "ret_ifc_dmhc_repair_hvals_0", this, 9u),
    INST_ret_ifc_dmhc_repair_hvals_1(simHdl, "ret_ifc_dmhc_repair_hvals_1", this, 9u),
    INST_ret_ifc_dmhc_repair_hvals_2(simHdl, "ret_ifc_dmhc_repair_hvals_2", this, 9u),
    INST_ret_ifc_dmhc_repair_hvals_3(simHdl, "ret_ifc_dmhc_repair_hvals_3", this, 9u),
    INST_ret_ifc_dmhc_repair_mslot(simHdl, "ret_ifc_dmhc_repair_mslot", this, 65u),
    INST_ret_ifc_dmhc_stage(simHdl, "ret_ifc_dmhc_stage", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_ret_ifc_dmhc_stage1_ff(simHdl, "ret_ifc_dmhc_stage1_ff", this, 54u, 2u, 1u, 0u),
    INST_ret_ifc_dmhc_stage2_ff(simHdl, "ret_ifc_dmhc_stage2_ff", this, 54u, 2u, 1u, 0u),
    INST_ret_ifc_dmhc_victim_g_index(simHdl, "ret_ifc_dmhc_victim_g_index", this, 2u),
    INST_ret_ifc_dmhc_victim_gslot(simHdl, "ret_ifc_dmhc_victim_gslot", this, 28u),
    INST_ret_ifc_dmhc_victim_mslot(simHdl, "ret_ifc_dmhc_victim_mslot", this, 65u),
    INST_ret_ifc_dmhc_victim_mslot_addr(simHdl, "ret_ifc_dmhc_victim_mslot_addr", this, 8u),
    INST_ret_ifc_readDataFifo(simHdl, "ret_ifc_readDataFifo", this, 11u, 2u, 1u, 0u),
    INST_ret_ifc_readReqFifo(simHdl, "ret_ifc_readReqFifo", this, 54u, 2u, 1u, 0u),
    PORT_RST_N((tUInt8)1u),
    DEF_v___1__h117497(12297829382473034410llu),
    DEF_v__h117299(12297829382473034410llu),
    DEF_v__h117027(12297829382473034410llu),
    DEF_v__h116897(12297829382473034410llu),
    DEF_v___1__h116728(12297829382473034410llu),
    DEF_v__h116638(12297829382473034410llu),
    DEF_v___1__h100806(12297829382473034410llu),
    DEF_v__h100157(12297829382473034410llu),
    DEF_v__h99978(12297829382473034410llu),
    DEF_v__h99415(12297829382473034410llu),
    DEF_v__h98751(12297829382473034410llu),
    DEF_ret_ifc_dmhc_mslot_to_repair___d64(65u),
    DEF_ret_ifc_dmhc_new_mslot___d648(65u),
    DEF_ret_ifc_dmhc_evictee_mslot___d400(65u),
    DEF_ret_ifc_dmhc_m_table_a_read____d61(65u),
    DEF__1_CONCAT_add_entry_put___d1230(65u)
{
  PORT_EN_add_entry_put = false;
  symbol_count = 172u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkMatchTable_ModuleL2SwitchDmac::init_symbols_0()
{
  init_symbol(&symbols[0u], "__me_check_10", SYM_RULE);
  init_symbol(&symbols[1u], "__me_check_11", SYM_RULE);
  init_symbol(&symbols[2u], "__me_check_12", SYM_RULE);
  init_symbol(&symbols[3u], "__me_check_13", SYM_RULE);
  init_symbol(&symbols[4u], "__me_check_14", SYM_RULE);
  init_symbol(&symbols[5u], "__me_check_23", SYM_RULE);
  init_symbol(&symbols[6u], "__me_check_24", SYM_RULE);
  init_symbol(&symbols[7u], "__me_check_25", SYM_RULE);
  init_symbol(&symbols[8u], "__me_check_26", SYM_RULE);
  init_symbol(&symbols[9u], "__me_check_27", SYM_RULE);
  init_symbol(&symbols[10u], "__me_check_28", SYM_RULE);
  init_symbol(&symbols[11u], "__me_check_29", SYM_RULE);
  init_symbol(&symbols[12u], "__me_check_30", SYM_RULE);
  init_symbol(&symbols[13u], "__me_check_31", SYM_RULE);
  init_symbol(&symbols[14u], "__me_check_32", SYM_RULE);
  init_symbol(&symbols[15u], "__me_check_33", SYM_RULE);
  init_symbol(&symbols[16u], "__me_check_9", SYM_RULE);
  init_symbol(&symbols[17u], "_read_degree__h98626", SYM_DEF, &DEF__read_degree__h98626, 2u);
  init_symbol(&symbols[18u], "EN_add_entry_put", SYM_PORT, &PORT_EN_add_entry_put, 1u);
  init_symbol(&symbols[19u], "RL_ret_ifc_dmhc_hash_units_0_init_table", SYM_RULE);
  init_symbol(&symbols[20u], "RL_ret_ifc_dmhc_hash_units_1_init_table", SYM_RULE);
  init_symbol(&symbols[21u], "RL_ret_ifc_dmhc_hash_units_2_init_table", SYM_RULE);
  init_symbol(&symbols[22u], "RL_ret_ifc_dmhc_hash_units_3_init_table", SYM_RULE);
  init_symbol(&symbols[23u], "RL_ret_ifc_dmhc_init_tables", SYM_RULE);
  init_symbol(&symbols[24u], "RL_ret_ifc_dmhc_ldvn_action_l107c9", SYM_RULE);
  init_symbol(&symbols[25u], "RL_ret_ifc_dmhc_ldvn_action_l22c9", SYM_RULE);
  init_symbol(&symbols[26u], "RL_ret_ifc_dmhc_ldvn_action_l30c9", SYM_RULE);
  init_symbol(&symbols[27u], "RL_ret_ifc_dmhc_ldvn_action_l41c9", SYM_RULE);
  init_symbol(&symbols[28u], "RL_ret_ifc_dmhc_ldvn_action_l52c9", SYM_RULE);
  init_symbol(&symbols[29u], "RL_ret_ifc_dmhc_ldvn_action_l60c9", SYM_RULE);
  init_symbol(&symbols[30u], "RL_ret_ifc_dmhc_ldvn_action_l99c9", SYM_RULE);
  init_symbol(&symbols[31u], "RL_ret_ifc_dmhc_ldvn_fsm_start", SYM_RULE);
  init_symbol(&symbols[32u], "RL_ret_ifc_dmhc_ldvn_idle_l20c1", SYM_RULE);
  init_symbol(&symbols[33u], "RL_ret_ifc_dmhc_ldvn_restart", SYM_RULE);
  init_symbol(&symbols[34u], "RL_ret_ifc_dmhc_ldvn_start_reg__dreg_update", SYM_RULE);
  init_symbol(&symbols[35u], "RL_ret_ifc_dmhc_ldvn_state_every", SYM_RULE);
  init_symbol(&symbols[36u], "RL_ret_ifc_dmhc_ldvn_state_fired__dreg_update", SYM_RULE);
  init_symbol(&symbols[37u], "RL_ret_ifc_dmhc_ldvn_state_handle_abort", SYM_RULE);
  init_symbol(&symbols[38u], "RL_ret_ifc_dmhc_lookup_gtables", SYM_RULE);
  init_symbol(&symbols[39u], "RL_ret_ifc_dmhc_lookup_mtable", SYM_RULE);
  init_symbol(&symbols[40u], "RL_ret_ifc_dmhc_mslot_replacement_action_l121c9", SYM_RULE);
  init_symbol(&symbols[41u], "RL_ret_ifc_dmhc_mslot_replacement_action_l128c9", SYM_RULE);
  init_symbol(&symbols[42u], "RL_ret_ifc_dmhc_mslot_replacement_action_l138c9", SYM_RULE);
  init_symbol(&symbols[43u], "RL_ret_ifc_dmhc_mslot_replacement_action_l149c9", SYM_RULE);
  init_symbol(&symbols[44u], "RL_ret_ifc_dmhc_mslot_replacement_action_l164c9", SYM_RULE);
  init_symbol(&symbols[45u], "RL_ret_ifc_dmhc_mslot_replacement_action_l172c9", SYM_RULE);
  init_symbol(&symbols[46u], "RL_ret_ifc_dmhc_mslot_replacement_action_l182c9", SYM_RULE);
  init_symbol(&symbols[47u], "RL_ret_ifc_dmhc_mslot_replacement_action_l192c9", SYM_RULE);
  init_symbol(&symbols[48u], "RL_ret_ifc_dmhc_mslot_replacement_action_l201c9", SYM_RULE);
  init_symbol(&symbols[49u], "RL_ret_ifc_dmhc_mslot_replacement_action_l243c9", SYM_RULE);
  init_symbol(&symbols[50u], "RL_ret_ifc_dmhc_mslot_replacement_action_l251c9", SYM_RULE);
  init_symbol(&symbols[51u], "RL_ret_ifc_dmhc_mslot_replacement_action_l258c9", SYM_RULE);
  init_symbol(&symbols[52u], "RL_ret_ifc_dmhc_mslot_replacement_fsm_start", SYM_RULE);
  init_symbol(&symbols[53u], "RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1", SYM_RULE);
  init_symbol(&symbols[54u], "RL_ret_ifc_dmhc_mslot_replacement_restart", SYM_RULE);
  init_symbol(&symbols[55u], "RL_ret_ifc_dmhc_mslot_replacement_start_reg__dreg_update", SYM_RULE);
  init_symbol(&symbols[56u], "RL_ret_ifc_dmhc_mslot_replacement_state_every", SYM_RULE);
  init_symbol(&symbols[57u], "RL_ret_ifc_dmhc_mslot_replacement_state_fired__dreg_update", SYM_RULE);
  init_symbol(&symbols[58u], "RL_ret_ifc_dmhc_mslot_replacement_state_handle_abort", SYM_RULE);
  init_symbol(&symbols[59u], "RL_ret_ifc_do_delay", SYM_RULE);
  init_symbol(&symbols[60u], "RL_ret_ifc_do_read", SYM_RULE);
  init_symbol(&symbols[61u], "RL_ret_ifc_do_resp", SYM_RULE);
  init_symbol(&symbols[62u], "ret_ifc_delay2_ff", SYM_MODULE, &INST_ret_ifc_delay2_ff);
  init_symbol(&symbols[63u], "ret_ifc_delay_ff", SYM_MODULE, &INST_ret_ifc_delay_ff);
  init_symbol(&symbols[64u],
	      "ret_ifc_dmhc_evictee_gslots_0",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_gslots_0);
  init_symbol(&symbols[65u],
	      "ret_ifc_dmhc_evictee_gslots_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_gslots_1);
  init_symbol(&symbols[66u],
	      "ret_ifc_dmhc_evictee_gslots_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_gslots_2);
  init_symbol(&symbols[67u],
	      "ret_ifc_dmhc_evictee_gslots_3",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_gslots_3);
  init_symbol(&symbols[68u],
	      "ret_ifc_dmhc_evictee_hvals_0",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_hvals_0);
  init_symbol(&symbols[69u],
	      "ret_ifc_dmhc_evictee_hvals_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_hvals_1);
  init_symbol(&symbols[70u],
	      "ret_ifc_dmhc_evictee_hvals_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_hvals_2);
  init_symbol(&symbols[71u],
	      "ret_ifc_dmhc_evictee_hvals_3",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_hvals_3);
  init_symbol(&symbols[72u],
	      "ret_ifc_dmhc_evictee_mslot",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_evictee_mslot);
  init_symbol(&symbols[73u],
	      "ret_ifc_dmhc_hash_units_0_g_table",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_0_g_table);
  init_symbol(&symbols[74u],
	      "ret_ifc_dmhc_hash_units_0_gslot_counter",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_0_gslot_counter);
  init_symbol(&symbols[75u],
	      "ret_ifc_dmhc_hash_units_0_init",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_0_init);
  init_symbol(&symbols[76u],
	      "ret_ifc_dmhc_hash_units_0_init__h386",
	      SYM_DEF,
	      &DEF_ret_ifc_dmhc_hash_units_0_init__h386,
	      1u);
  init_symbol(&symbols[77u],
	      "ret_ifc_dmhc_hash_units_0_is_miss",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_0_is_miss);
  init_symbol(&symbols[78u],
	      "ret_ifc_dmhc_hash_units_1_g_table",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_1_g_table);
  init_symbol(&symbols[79u],
	      "ret_ifc_dmhc_hash_units_1_gslot_counter",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_1_gslot_counter);
  init_symbol(&symbols[80u],
	      "ret_ifc_dmhc_hash_units_1_init",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_1_init);
  init_symbol(&symbols[81u],
	      "ret_ifc_dmhc_hash_units_1_is_miss",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_1_is_miss);
  init_symbol(&symbols[82u],
	      "ret_ifc_dmhc_hash_units_2_g_table",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_2_g_table);
  init_symbol(&symbols[83u],
	      "ret_ifc_dmhc_hash_units_2_gslot_counter",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_2_gslot_counter);
  init_symbol(&symbols[84u],
	      "ret_ifc_dmhc_hash_units_2_init",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_2_init);
  init_symbol(&symbols[85u],
	      "ret_ifc_dmhc_hash_units_2_is_miss",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_2_is_miss);
  init_symbol(&symbols[86u],
	      "ret_ifc_dmhc_hash_units_3_g_table",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_3_g_table);
  init_symbol(&symbols[87u],
	      "ret_ifc_dmhc_hash_units_3_gslot_counter",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_3_gslot_counter);
  init_symbol(&symbols[88u],
	      "ret_ifc_dmhc_hash_units_3_init",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_3_init);
  init_symbol(&symbols[89u],
	      "ret_ifc_dmhc_hash_units_3_is_miss",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_hash_units_3_is_miss);
  init_symbol(&symbols[90u], "ret_ifc_dmhc_inited", SYM_MODULE, &INST_ret_ifc_dmhc_inited);
  init_symbol(&symbols[91u], "ret_ifc_dmhc_is_hit_wire", SYM_MODULE, &INST_ret_ifc_dmhc_is_hit_wire);
  init_symbol(&symbols[92u], "ret_ifc_dmhc_ldvn_abort", SYM_MODULE, &INST_ret_ifc_dmhc_ldvn_abort);
  init_symbol(&symbols[93u],
	      "ret_ifc_dmhc_ldvn_start_reg",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_start_reg);
  init_symbol(&symbols[94u],
	      "ret_ifc_dmhc_ldvn_start_reg_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_start_reg_1);
  init_symbol(&symbols[95u],
	      "ret_ifc_dmhc_ldvn_start_reg_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_start_reg_2);
  init_symbol(&symbols[96u],
	      "ret_ifc_dmhc_ldvn_start_wire",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_start_wire);
  init_symbol(&symbols[97u],
	      "ret_ifc_dmhc_ldvn_state_can_overlap",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_can_overlap);
  init_symbol(&symbols[98u],
	      "ret_ifc_dmhc_ldvn_state_fired",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_fired);
  init_symbol(&symbols[99u],
	      "ret_ifc_dmhc_ldvn_state_fired_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_fired_1);
  init_symbol(&symbols[100u],
	      "ret_ifc_dmhc_ldvn_state_mkFSMstate",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_mkFSMstate);
  init_symbol(&symbols[101u],
	      "ret_ifc_dmhc_ldvn_state_overlap_pw",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_overlap_pw);
  init_symbol(&symbols[102u],
	      "ret_ifc_dmhc_ldvn_state_set_pw",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_ldvn_state_set_pw);
  init_symbol(&symbols[103u], "ret_ifc_dmhc_m_table", SYM_MODULE, &INST_ret_ifc_dmhc_m_table);
  init_symbol(&symbols[104u],
	      "ret_ifc_dmhc_miss_service",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_miss_service);
  init_symbol(&symbols[105u],
	      "ret_ifc_dmhc_miss_service__h117545",
	      SYM_DEF,
	      &DEF_ret_ifc_dmhc_miss_service__h117545,
	      1u);
  init_symbol(&symbols[106u],
	      "ret_ifc_dmhc_mslot_counter",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_counter);
  init_symbol(&symbols[107u],
	      "ret_ifc_dmhc_mslot_replacement_abort",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_abort);
  init_symbol(&symbols[108u],
	      "ret_ifc_dmhc_mslot_replacement_start_reg",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_start_reg);
  init_symbol(&symbols[109u],
	      "ret_ifc_dmhc_mslot_replacement_start_reg_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_start_reg_1);
  init_symbol(&symbols[110u],
	      "ret_ifc_dmhc_mslot_replacement_start_reg_1__h58276",
	      SYM_DEF,
	      &DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h58276,
	      1u);
  init_symbol(&symbols[111u],
	      "ret_ifc_dmhc_mslot_replacement_start_reg_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_start_reg_2);
  init_symbol(&symbols[112u],
	      "ret_ifc_dmhc_mslot_replacement_start_reg__h99148",
	      SYM_DEF,
	      &DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h99148,
	      1u);
  init_symbol(&symbols[113u],
	      "ret_ifc_dmhc_mslot_replacement_start_wire",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_start_wire);
  init_symbol(&symbols[114u],
	      "ret_ifc_dmhc_mslot_replacement_state_can_overlap",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap);
  init_symbol(&symbols[115u],
	      "ret_ifc_dmhc_mslot_replacement_state_fired",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_fired);
  init_symbol(&symbols[116u],
	      "ret_ifc_dmhc_mslot_replacement_state_fired_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_fired_1);
  init_symbol(&symbols[117u],
	      "ret_ifc_dmhc_mslot_replacement_state_fired__h58278",
	      SYM_DEF,
	      &DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h58278,
	      1u);
  init_symbol(&symbols[118u],
	      "ret_ifc_dmhc_mslot_replacement_state_mkFSMstate",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate);
  init_symbol(&symbols[119u],
	      "ret_ifc_dmhc_mslot_replacement_state_overlap_pw",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw);
  init_symbol(&symbols[120u],
	      "ret_ifc_dmhc_mslot_replacement_state_set_pw",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_replacement_state_set_pw);
  init_symbol(&symbols[121u],
	      "ret_ifc_dmhc_mslot_to_repair",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_mslot_to_repair);
  init_symbol(&symbols[122u],
	      "ret_ifc_dmhc_new_gslots_0",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_new_gslots_0);
  init_symbol(&symbols[123u],
	      "ret_ifc_dmhc_new_gslots_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_new_gslots_1);
  init_symbol(&symbols[124u],
	      "ret_ifc_dmhc_new_gslots_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_new_gslots_2);
  init_symbol(&symbols[125u],
	      "ret_ifc_dmhc_new_gslots_3",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_new_gslots_3);
  init_symbol(&symbols[126u], "ret_ifc_dmhc_new_hvals_0", SYM_MODULE, &INST_ret_ifc_dmhc_new_hvals_0);
  init_symbol(&symbols[127u], "ret_ifc_dmhc_new_hvals_1", SYM_MODULE, &INST_ret_ifc_dmhc_new_hvals_1);
  init_symbol(&symbols[128u], "ret_ifc_dmhc_new_hvals_2", SYM_MODULE, &INST_ret_ifc_dmhc_new_hvals_2);
  init_symbol(&symbols[129u], "ret_ifc_dmhc_new_hvals_3", SYM_MODULE, &INST_ret_ifc_dmhc_new_hvals_3);
  init_symbol(&symbols[130u], "ret_ifc_dmhc_new_mslot", SYM_MODULE, &INST_ret_ifc_dmhc_new_mslot);
  init_symbol(&symbols[131u], "ret_ifc_dmhc_rec_value", SYM_MODULE, &INST_ret_ifc_dmhc_rec_value);
  init_symbol(&symbols[132u],
	      "ret_ifc_dmhc_repair_g_index",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_g_index);
  init_symbol(&symbols[133u],
	      "ret_ifc_dmhc_repair_gslot",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_gslot);
  init_symbol(&symbols[134u],
	      "ret_ifc_dmhc_repair_gslots_0",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_gslots_0);
  init_symbol(&symbols[135u],
	      "ret_ifc_dmhc_repair_gslots_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_gslots_1);
  init_symbol(&symbols[136u],
	      "ret_ifc_dmhc_repair_gslots_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_gslots_2);
  init_symbol(&symbols[137u],
	      "ret_ifc_dmhc_repair_gslots_3",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_gslots_3);
  init_symbol(&symbols[138u],
	      "ret_ifc_dmhc_repair_hvals_0",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_hvals_0);
  init_symbol(&symbols[139u],
	      "ret_ifc_dmhc_repair_hvals_1",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_hvals_1);
  init_symbol(&symbols[140u],
	      "ret_ifc_dmhc_repair_hvals_2",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_hvals_2);
  init_symbol(&symbols[141u],
	      "ret_ifc_dmhc_repair_hvals_3",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_hvals_3);
  init_symbol(&symbols[142u],
	      "ret_ifc_dmhc_repair_mslot",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_repair_mslot);
  init_symbol(&symbols[143u], "ret_ifc_dmhc_stage", SYM_MODULE, &INST_ret_ifc_dmhc_stage);
  init_symbol(&symbols[144u], "ret_ifc_dmhc_stage1_ff", SYM_MODULE, &INST_ret_ifc_dmhc_stage1_ff);
  init_symbol(&symbols[145u], "ret_ifc_dmhc_stage2_ff", SYM_MODULE, &INST_ret_ifc_dmhc_stage2_ff);
  init_symbol(&symbols[146u],
	      "ret_ifc_dmhc_victim_g_index",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_victim_g_index);
  init_symbol(&symbols[147u],
	      "ret_ifc_dmhc_victim_gslot",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_victim_gslot);
  init_symbol(&symbols[148u],
	      "ret_ifc_dmhc_victim_mslot",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_victim_mslot);
  init_symbol(&symbols[149u],
	      "ret_ifc_dmhc_victim_mslot_addr",
	      SYM_MODULE,
	      &INST_ret_ifc_dmhc_victim_mslot_addr);
  init_symbol(&symbols[150u], "ret_ifc_readDataFifo", SYM_MODULE, &INST_ret_ifc_readDataFifo);
  init_symbol(&symbols[151u], "ret_ifc_readReqFifo", SYM_MODULE, &INST_ret_ifc_readReqFifo);
  init_symbol(&symbols[152u], "WILL_FIRE_add_entry_put", SYM_DEF, &DEF_WILL_FIRE_add_entry_put, 1u);
  init_symbol(&symbols[153u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9,
	      1u);
  init_symbol(&symbols[154u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9,
	      1u);
  init_symbol(&symbols[155u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9,
	      1u);
  init_symbol(&symbols[156u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9,
	      1u);
  init_symbol(&symbols[157u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9,
	      1u);
  init_symbol(&symbols[158u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9,
	      1u);
  init_symbol(&symbols[159u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9,
	      1u);
  init_symbol(&symbols[160u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9,
	      1u);
  init_symbol(&symbols[161u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9,
	      1u);
  init_symbol(&symbols[162u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,
	      1u);
  init_symbol(&symbols[163u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,
	      1u);
  init_symbol(&symbols[164u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,
	      1u);
  init_symbol(&symbols[165u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,
	      1u);
  init_symbol(&symbols[166u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,
	      1u);
  init_symbol(&symbols[167u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,
	      1u);
  init_symbol(&symbols[168u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,
	      1u);
  init_symbol(&symbols[169u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,
	      1u);
  init_symbol(&symbols[170u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,
	      1u);
  init_symbol(&symbols[171u],
	      "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9,
	      1u);
}


/* Rule actions */

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_hash_units_0_init_table()
{
  tUInt32 DEF_x__h459;
  tUInt8 DEF_NOT_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_ETC___d5;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_511___d4;
  tUInt32 DEF_x__h469;
  DEF_x__h469 = INST_ret_ifc_dmhc_hash_units_0_gslot_counter.METH_read();
  DEF_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_511___d4 = DEF_x__h469 == 511u;
  DEF_NOT_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_ETC___d5 = !DEF_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_511___d4;
  DEF_x__h459 = 511u & (DEF_x__h469 + 1u);
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_b_put((tUInt8)1u, DEF_x__h469, 0u);
  if (DEF_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_511___d4)
    INST_ret_ifc_dmhc_hash_units_0_init.METH_write((tUInt8)1u);
  if (DEF_NOT_ret_ifc_dmhc_hash_units_0_gslot_counter_EQ_ETC___d5)
    INST_ret_ifc_dmhc_hash_units_0_gslot_counter.METH_write(DEF_x__h459);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_hash_units_1_init_table()
{
  tUInt8 DEF_NOT_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_ETC___d11;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_511___d10;
  tUInt32 DEF_x__h878;
  tUInt32 DEF_x__h868;
  DEF_x__h878 = INST_ret_ifc_dmhc_hash_units_1_gslot_counter.METH_read();
  DEF_x__h868 = 511u & (DEF_x__h878 + 1u);
  DEF_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_511___d10 = DEF_x__h878 == 511u;
  DEF_NOT_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_ETC___d11 = !DEF_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_511___d10;
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_b_put((tUInt8)1u, DEF_x__h878, 0u);
  if (DEF_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_511___d10)
    INST_ret_ifc_dmhc_hash_units_1_init.METH_write((tUInt8)1u);
  if (DEF_NOT_ret_ifc_dmhc_hash_units_1_gslot_counter_EQ_ETC___d11)
    INST_ret_ifc_dmhc_hash_units_1_gslot_counter.METH_write(DEF_x__h868);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_hash_units_2_init_table()
{
  tUInt32 DEF_x__h1277;
  tUInt8 DEF_NOT_ret_ifc_dmhc_hash_units_2_gslot_counter_5__ETC___d17;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_2_gslot_counter_5_EQ_511___d16;
  tUInt32 DEF_x__h1287;
  DEF_x__h1287 = INST_ret_ifc_dmhc_hash_units_2_gslot_counter.METH_read();
  DEF_ret_ifc_dmhc_hash_units_2_gslot_counter_5_EQ_511___d16 = DEF_x__h1287 == 511u;
  DEF_NOT_ret_ifc_dmhc_hash_units_2_gslot_counter_5__ETC___d17 = !DEF_ret_ifc_dmhc_hash_units_2_gslot_counter_5_EQ_511___d16;
  DEF_x__h1277 = 511u & (DEF_x__h1287 + 1u);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_b_put((tUInt8)1u, DEF_x__h1287, 0u);
  if (DEF_ret_ifc_dmhc_hash_units_2_gslot_counter_5_EQ_511___d16)
    INST_ret_ifc_dmhc_hash_units_2_init.METH_write((tUInt8)1u);
  if (DEF_NOT_ret_ifc_dmhc_hash_units_2_gslot_counter_5__ETC___d17)
    INST_ret_ifc_dmhc_hash_units_2_gslot_counter.METH_write(DEF_x__h1277);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_hash_units_3_init_table()
{
  tUInt32 DEF_x__h1686;
  tUInt8 DEF_NOT_ret_ifc_dmhc_hash_units_3_gslot_counter_1__ETC___d23;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_3_gslot_counter_1_EQ_511___d22;
  tUInt32 DEF_x__h1696;
  DEF_x__h1696 = INST_ret_ifc_dmhc_hash_units_3_gslot_counter.METH_read();
  DEF_ret_ifc_dmhc_hash_units_3_gslot_counter_1_EQ_511___d22 = DEF_x__h1696 == 511u;
  DEF_NOT_ret_ifc_dmhc_hash_units_3_gslot_counter_1__ETC___d23 = !DEF_ret_ifc_dmhc_hash_units_3_gslot_counter_1_EQ_511___d22;
  DEF_x__h1686 = 511u & (DEF_x__h1696 + 1u);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_b_put((tUInt8)1u, DEF_x__h1696, 0u);
  if (DEF_ret_ifc_dmhc_hash_units_3_gslot_counter_1_EQ_511___d22)
    INST_ret_ifc_dmhc_hash_units_3_init.METH_write((tUInt8)1u);
  if (DEF_NOT_ret_ifc_dmhc_hash_units_3_gslot_counter_1__ETC___d23)
    INST_ret_ifc_dmhc_hash_units_3_gslot_counter.METH_write(DEF_x__h1686);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_ldvn_start_reg__dreg_update()
{
  tUInt8 DEF_ret_ifc_dmhc_ldvn_start_reg_2_whas__5_AND_ret__ETC___d27;
  DEF_ret_ifc_dmhc_ldvn_start_reg_2_whas__5_AND_ret__ETC___d27 = INST_ret_ifc_dmhc_ldvn_start_reg_2.METH_whas() && INST_ret_ifc_dmhc_ldvn_start_reg_2.METH_wget();
  INST_ret_ifc_dmhc_ldvn_start_reg_1.METH_write(DEF_ret_ifc_dmhc_ldvn_start_reg_2_whas__5_AND_ret__ETC___d27);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_ldvn_state_handle_abort()
{
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)0u);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_ldvn_state_fired__dreg_update()
{
  tUInt8 DEF_ret_ifc_dmhc_ldvn_state_fired_1_whas__7_AND_re_ETC___d39;
  DEF_ret_ifc_dmhc_ldvn_state_fired_1_whas__7_AND_re_ETC___d39 = INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_whas() && INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wget();
  INST_ret_ifc_dmhc_ldvn_state_fired.METH_write(DEF_ret_ifc_dmhc_ldvn_state_fired_1_whas__7_AND_re_ETC___d39);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_ldvn_state_every()
{
  tUInt8 DEF_ret_ifc_dmhc_ldvn_state_set_pw_whas__0_OR_NOT__ETC___d45;
  tUInt8 DEF_ret_ifc_dmhc_ldvn_state_can_overlap__h7423;
  DEF_ret_ifc_dmhc_ldvn_state_can_overlap__h7423 = INST_ret_ifc_dmhc_ldvn_state_can_overlap.METH_read();
  DEF_ret_ifc_dmhc_ldvn_state_set_pw_whas__0_OR_NOT__ETC___d45 = INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_whas() || (!INST_ret_ifc_dmhc_ldvn_state_overlap_pw.METH_whas() && DEF_ret_ifc_dmhc_ldvn_state_can_overlap__h7423);
  INST_ret_ifc_dmhc_ldvn_state_can_overlap.METH_write(DEF_ret_ifc_dmhc_ldvn_state_set_pw_whas__0_OR_NOT__ETC___d45);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_ldvn_restart()
{
  INST_ret_ifc_dmhc_ldvn_start_wire.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_start_reg_2.METH_wset((tUInt8)1u);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_ldvn_action_l22c9()
{
  DEF_ret_ifc_dmhc_m_table_a_read____d61 = INST_ret_ifc_dmhc_m_table.METH_a_read();
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_mslot_to_repair.METH_write(DEF_ret_ifc_dmhc_m_table_a_read____d61);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_ldvn_action_l30c9()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_17_43_XOR_r_ETC___d153;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_14_09_XOR_r_ETC___d119;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_15_20_XOR_r_ETC___d130;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_XOR_r_ETC___d164;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_13_8_XOR_re_ETC___d108;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_12_7_XOR_re_ETC___d97;
  tUInt32 DEF_hash_val__h21838;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_10_5_XOR_re_ETC___d75;
  tUInt32 DEF_x__h21668;
  tUInt32 DEF_hash_val__h30674;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_16_32_XOR_r_ETC___d142;
  tUInt32 DEF_hash_val__h25914;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_20_7_THE_ETC___d170;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11_6_THE_ETC___d168;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_29_9_THE_ETC___d173;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_38_1_THE_ETC___d176;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_47_3_THE_ETC___d179;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_56_5_THE_ETC___d182;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_TH_ETC___d230;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_27_55_TH_ETC___d232;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_36_57_TH_ETC___d235;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_45_59_TH_ETC___d238;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_54_61_TH_ETC___d241;
  tUInt32 DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_63_63_TH_ETC___d244;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11___d76;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_14___d109;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18___d154;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_20___d77;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_23___d110;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_27___d155;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_29___d79;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_32___d112;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_36___d157;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_38___d81;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_41___d114;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_45___d159;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_47___d83;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_50___d116;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_54___d161;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_56___d85;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_59___d118;
  tUInt8 DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_63___d163;
  DEF_ret_ifc_dmhc_mslot_to_repair___d64 = INST_ret_ifc_dmhc_mslot_to_repair.METH_read();
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_63___d163 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
													      31u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_59___d118 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
													      27u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_56___d85 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
													     24u,
													     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_54___d161 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
													      22u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_47___d83 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
													     15u,
													     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_50___d116 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
													      18u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_45___d159 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
													      13u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_41___d114 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
													      9u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_38___d81 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
													     6u,
													     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_36___d157 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
													      4u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_32___d112 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
													      0u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_27___d155 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
													      27u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_29___d79 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
													     29u,
													     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_23___d110 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
													      23u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_20___d77 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
													     20u,
													     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18___d154 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
													      18u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_14___d109 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
													      14u,
													      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11___d76 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
													     11u,
													     1u);
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_54_61_TH_ETC___d241 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_54___d161 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_63_63_TH_ETC___d244 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_63___d163 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_45_59_TH_ETC___d238 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_45___d159 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_36_57_TH_ETC___d235 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_36___d157 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_27_55_TH_ETC___d232 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_27___d155 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_TH_ETC___d230 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18___d154 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_56_5_THE_ETC___d182 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_56___d85 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_47_3_THE_ETC___d179 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_47___d83 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_38_1_THE_ETC___d176 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_38___d81 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_29_9_THE_ETC___d173 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_29___d79 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11_6_THE_ETC___d168 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11___d76 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_20_7_THE_ETC___d170 = DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_20___d77 ? 1u : 0u;
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_16_32_XOR_r_ETC___d142 = ((((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
															       16u,
															       1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
																							      25u,
																							      1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																															      2u,
																															      1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																							      11u,
																																							      1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																															      20u,
																																															      1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																																							      29u,
																																																							      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_10_5_XOR_re_ETC___d75 = ((((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
															      10u,
															      1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
																							     19u,
																							     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
																															     28u,
																															     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																							     5u,
																																							     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																															     14u,
																																															     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																																							     23u,
																																																							     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_12_7_XOR_re_ETC___d97 = ((((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
															      12u,
															      1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
																							     21u,
																							     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
																															     30u,
																															     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																							     7u,
																																							     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																															     16u,
																																															     1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																																							     25u,
																																																							     1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_13_8_XOR_re_ETC___d108 = ((((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
															       13u,
															       1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
																							      22u,
																							      1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
																															      31u,
																															      1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																							      8u,
																																							      1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																															      17u,
																																															      1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																																							      26u,
																																																							      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_15_20_XOR_r_ETC___d130 = ((((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
															       15u,
															       1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
																							      24u,
																							      1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																															      1u,
																															      1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																							      10u,
																																							      1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																															      19u,
																																															      1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																																							      28u,
																																																							      1u);
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_XOR_r_ETC___d164 = ((((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18___d154 ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_27___d155) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_36___d157) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_45___d159) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_54___d161) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_63___d163;
  DEF_hash_val__h25914 = 511u & ((((((tUInt32)(((((((tUInt8)((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_14___d109 ? 1u : 0u) >> 5u)) ^ ((tUInt8)((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_23___d110 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_32___d112 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_41___d114 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_50___d116 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_59___d118 ? 1u : 0u) >> 5u)))) << 5u) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_XOR_r_ETC___d164)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_16_32_XOR_r_ETC___d142)) << 3u)) | (tUInt32)(((((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
																																																																																																			 13u,
																																																																																																			 3u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
																																																																																																											22u,
																																																																																																											3u)) ^ primExtract8(3u,
																																																																																																													    65u,
																																																																																																													    DEF_ret_ifc_dmhc_mslot_to_repair___d64,
																																																																																																													    32u,
																																																																																																													    33u,
																																																																																																													    32u,
																																																																																																													    31u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																																																																																																					     8u,
																																																																																																																					     3u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																																																																																																													     17u,
																																																																																																																													     3u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																																																																																																																					     26u,
																																																																																																																																					     3u)));
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_14_09_XOR_r_ETC___d119 = ((((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_14___d109 ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_23___d110) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_32___d112) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_41___d114) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_50___d116) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_59___d118;
  DEF_hash_val__h30674 = 511u & (((((((((((tUInt32)(((((((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_TH_ETC___d230 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_27_55_TH_ETC___d232 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_36_57_TH_ETC___d235 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_45_59_TH_ETC___d238 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_54_61_TH_ETC___d241 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_63_63_TH_ETC___d244 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_16_32_XOR_r_ETC___d142)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_12_7_XOR_re_ETC___d97)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_14_09_XOR_r_ETC___d119)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_14_09_XOR_r_ETC___d119)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_12_7_XOR_re_ETC___d97)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_16_32_XOR_r_ETC___d142)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_10_5_XOR_re_ETC___d75)) << 1u)) | (tUInt32)(((((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_TH_ETC___d230)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_27_55_TH_ETC___d232))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_36_57_TH_ETC___d235))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_45_59_TH_ETC___d238))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_54_61_TH_ETC___d241))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_63_63_TH_ETC___d244))));
  DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_17_43_XOR_r_ETC___d153 = ((((DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
															       17u,
															       1u) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(0u,
																							      26u,
																							      1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																															      3u,
																															      1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																							      12u,
																																							      1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																															      21u,
																																															      1u)) ^ DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word8(1u,
																																																							      30u,
																																																							      1u);
  DEF_x__h21668 = 511u & (((((((((((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_10_5_XOR_re_ETC___d75)) << 8u) | (((tUInt32)(((((DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11___d76 ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_20___d77) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_29___d79) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_38___d81) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_47___d83) ^ DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_56___d85)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_12_7_XOR_re_ETC___d97)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_13_8_XOR_re_ETC___d108)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_14_09_XOR_r_ETC___d119)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_15_20_XOR_r_ETC___d130)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_16_32_XOR_r_ETC___d142)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_17_43_XOR_r_ETC___d153)) << 1u)) | (tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_18_54_XOR_r_ETC___d164));
  DEF_hash_val__h21838 = 511u & (((((((((((tUInt32)(((((((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11_6_THE_ETC___d168 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_20_7_THE_ETC___d170 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_29_9_THE_ETC___d173 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_38_1_THE_ETC___d176 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_47_3_THE_ETC___d179 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_56_5_THE_ETC___d182 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_16_32_XOR_r_ETC___d142)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_17_43_XOR_r_ETC___d153)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_14_09_XOR_r_ETC___d119)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_15_20_XOR_r_ETC___d130)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_12_7_XOR_re_ETC___d97)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_13_8_XOR_re_ETC___d108)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_mslot_to_repair_4_BIT_10_5_XOR_re_ETC___d75)) << 1u)) | (tUInt32)(((((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_11_6_THE_ETC___d168)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_20_7_THE_ETC___d170))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_29_9_THE_ETC___d173))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_38_1_THE_ETC___d176))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_47_3_THE_ETC___d179))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_56_5_THE_ETC___d182))));
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)2u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_repair_hvals_0.METH_write(DEF_x__h21668);
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_put((tUInt8)0u, DEF_x__h21668, 178956970u);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_put((tUInt8)0u, DEF_hash_val__h21838, 178956970u);
  INST_ret_ifc_dmhc_repair_hvals_1.METH_write(DEF_hash_val__h21838);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_put((tUInt8)0u, DEF_hash_val__h25914, 178956970u);
  INST_ret_ifc_dmhc_repair_hvals_2.METH_write(DEF_hash_val__h25914);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_put((tUInt8)0u, DEF_hash_val__h30674, 178956970u);
  INST_ret_ifc_dmhc_repair_hvals_3.METH_write(DEF_hash_val__h30674);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_ldvn_action_l41c9()
{
  DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267 = INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266 = INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265 = INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264 = INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_read();
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)3u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_repair_gslots_0.METH_write(DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264);
  INST_ret_ifc_dmhc_repair_gslots_1.METH_write(DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265);
  INST_ret_ifc_dmhc_repair_gslots_2.METH_write(DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266);
  INST_ret_ifc_dmhc_repair_gslots_3.METH_write(DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_ldvn_action_l52c9()
{
  tUInt8 DEF__theResult_____3_fst_degree__h36080;
  tUInt8 DEF__theResult_____3_fst_degree__h36101;
  tUInt8 DEF_x__h36132;
  tUInt8 DEF_ret_ifc_dmhc_repair_gslots_1_74_BITS_1_TO_0_75_ETC___d278;
  tUInt8 DEF_ret_ifc_dmhc_repair_gslots_2_72_BITS_1_TO_0_73_ETC___d280;
  tUInt8 DEF_ret_ifc_dmhc_repair_gslots_3_70_BITS_1_TO_0_71_ETC___d282;
  tUInt32 DEF_IF_ret_ifc_dmhc_repair_gslots_3_70_BITS_1_TO_0_ETC___d285;
  DEF_ret_ifc_dmhc_repair_gslots_3___d270 = INST_ret_ifc_dmhc_repair_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_2___d272 = INST_ret_ifc_dmhc_repair_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_1___d274 = INST_ret_ifc_dmhc_repair_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_0___d276 = INST_ret_ifc_dmhc_repair_gslots_0.METH_read();
  DEF__read_degree__h36053 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_repair_gslots_0___d276);
  DEF__read_degree__h36031 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_repair_gslots_1___d274);
  DEF__read_degree__h35975 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_repair_gslots_3___d270);
  DEF__read_degree__h36003 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_repair_gslots_2___d272);
  DEF_ret_ifc_dmhc_repair_gslots_1_74_BITS_1_TO_0_75_ETC___d278 = DEF__read_degree__h36031 < DEF__read_degree__h36053;
  DEF__theResult_____3_fst_degree__h36080 = DEF_ret_ifc_dmhc_repair_gslots_1_74_BITS_1_TO_0_75_ETC___d278 ? DEF__read_degree__h36031 : DEF__read_degree__h36053;
  DEF_ret_ifc_dmhc_repair_gslots_2_72_BITS_1_TO_0_73_ETC___d280 = DEF__read_degree__h36003 < DEF__theResult_____3_fst_degree__h36080;
  DEF__theResult_____3_fst_degree__h36101 = DEF_ret_ifc_dmhc_repair_gslots_2_72_BITS_1_TO_0_73_ETC___d280 ? DEF__read_degree__h36003 : DEF__theResult_____3_fst_degree__h36080;
  DEF_ret_ifc_dmhc_repair_gslots_3_70_BITS_1_TO_0_71_ETC___d282 = DEF__read_degree__h35975 < DEF__theResult_____3_fst_degree__h36101;
  DEF_IF_ret_ifc_dmhc_repair_gslots_3_70_BITS_1_TO_0_ETC___d285 = DEF_ret_ifc_dmhc_repair_gslots_3_70_BITS_1_TO_0_71_ETC___d282 ? DEF_ret_ifc_dmhc_repair_gslots_3___d270 : (DEF_ret_ifc_dmhc_repair_gslots_2_72_BITS_1_TO_0_73_ETC___d280 ? DEF_ret_ifc_dmhc_repair_gslots_2___d272 : (DEF_ret_ifc_dmhc_repair_gslots_1_74_BITS_1_TO_0_75_ETC___d278 ? DEF_ret_ifc_dmhc_repair_gslots_1___d274 : DEF_ret_ifc_dmhc_repair_gslots_0___d276));
  DEF_x__h36132 = DEF_ret_ifc_dmhc_repair_gslots_3_70_BITS_1_TO_0_71_ETC___d282 ? (tUInt8)3u : (DEF_ret_ifc_dmhc_repair_gslots_2_72_BITS_1_TO_0_73_ETC___d280 ? (tUInt8)2u : (DEF_ret_ifc_dmhc_repair_gslots_1_74_BITS_1_TO_0_75_ETC___d278 ? (tUInt8)1u : (tUInt8)0u));
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)4u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_repair_gslot.METH_write(DEF_IF_ret_ifc_dmhc_repair_gslots_3_70_BITS_1_TO_0_ETC___d285);
  INST_ret_ifc_dmhc_repair_g_index.METH_write(DEF_x__h36132);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_ldvn_action_l60c9()
{
  tUInt8 DEF_n_maddr__h36807;
  tUInt32 DEF_n_value__h36806;
  tUInt8 DEF__theResult_____2_fst_maddr__h36852;
  tUInt8 DEF_mslot__h37100;
  tUInt8 DEF_mslot__h36828;
  tUInt8 DEF__theResult_____2_fst_maddr__h36868;
  tUInt8 DEF__theResult_____2_fst_maddr__h36848;
  tUInt8 DEF__theResult_____2_fst_maddr__h36872;
  tUInt8 DEF_mslot__h37225;
  tUInt8 DEF__theResult_____2_fst_maddr__h36844;
  tUInt8 DEF__theResult_____2_fst_maddr__h36876;
  tUInt8 DEF_tmp_gslot_maddr__h36840;
  tUInt8 DEF_mslot__h37350;
  tUInt32 DEF__theResult_____2_fst_value__h36851;
  tUInt32 DEF__theResult_____2_fst_value__h36867;
  tUInt32 DEF__theResult_____2_fst_value__h36847;
  tUInt32 DEF__theResult_____2_fst_value__h36871;
  tUInt32 DEF__theResult_____2_fst_value__h36843;
  tUInt32 DEF__theResult_____2_fst_value__h36875;
  tUInt32 DEF__theResult_____2_fst_value__h36879;
  tUInt8 DEF_ret_ifc_dmhc_repair_g_index_91_EQ_1___d295;
  tUInt32 DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_1_95_THEN_ETC___d332;
  tUInt8 DEF_ret_ifc_dmhc_repair_g_index_91_EQ_0___d292;
  tUInt32 DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_0_92_THEN_ETC___d327;
  tUInt8 DEF_ret_ifc_dmhc_repair_g_index_91_EQ_2___d294;
  tUInt32 DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_2_94_THEN_ETC___d337;
  tUInt32 DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_3_93_THEN_ETC___d322;
  tUInt8 DEF_ret_ifc_dmhc_repair_g_index_91_EQ_3___d293;
  tUInt32 DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_3_93_THEN_ETC___d342;
  tUInt8 DEF__read_mslot__h36002;
  tUInt8 DEF__read_maddr__h36001;
  tUInt8 DEF__read_mslot__h35974;
  tUInt8 DEF__read_maddr__h35973;
  tUInt8 DEF__read_mslot__h36030;
  tUInt8 DEF__read_maddr__h36029;
  tUInt8 DEF__read_mslot__h36052;
  tUInt8 DEF__read_maddr__h36051;
  tUInt32 DEF__read_value__h36000;
  tUInt32 DEF__read_value__h35972;
  tUInt32 DEF__read_value__h36028;
  tUInt32 DEF__read_value__h36050;
  tUInt32 DEF__read_value__h18862;
  tUInt8 DEF_x__h37316;
  DEF_x__h37316 = INST_ret_ifc_dmhc_repair_g_index.METH_read();
  DEF_ret_ifc_dmhc_mslot_to_repair___d64 = INST_ret_ifc_dmhc_mslot_to_repair.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_3___d270 = INST_ret_ifc_dmhc_repair_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_2___d272 = INST_ret_ifc_dmhc_repair_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_1___d274 = INST_ret_ifc_dmhc_repair_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_0___d276 = INST_ret_ifc_dmhc_repair_gslots_0.METH_read();
  DEF_x2__h98807 = INST_ret_ifc_dmhc_victim_mslot_addr.METH_read();
  DEF__read_value__h18862 = DEF_ret_ifc_dmhc_mslot_to_repair___d64.get_bits_in_word32(0u, 0u, 10u);
  DEF__read_value__h36050 = (tUInt32)(DEF_ret_ifc_dmhc_repair_gslots_0___d276 >> 18u);
  DEF__read_value__h36028 = (tUInt32)(DEF_ret_ifc_dmhc_repair_gslots_1___d274 >> 18u);
  DEF__read_value__h35972 = (tUInt32)(DEF_ret_ifc_dmhc_repair_gslots_3___d270 >> 18u);
  DEF__read_value__h36000 = (tUInt32)(DEF_ret_ifc_dmhc_repair_gslots_2___d272 >> 18u);
  DEF__read_maddr__h36051 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_repair_gslots_0___d276 >> 10u));
  DEF__read_maddr__h36029 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_repair_gslots_1___d274 >> 10u));
  DEF__read_mslot__h36052 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_repair_gslots_0___d276 >> 2u));
  DEF__read_mslot__h36030 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_repair_gslots_1___d274 >> 2u));
  DEF__read_maddr__h35973 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_repair_gslots_3___d270 >> 10u));
  DEF__read_mslot__h35974 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_repair_gslots_3___d270 >> 2u));
  DEF__read_maddr__h36001 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_repair_gslots_2___d272 >> 10u));
  DEF__read_mslot__h36002 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_repair_gslots_2___d272 >> 2u));
  DEF__read_degree__h36053 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_repair_gslots_0___d276);
  DEF__read_degree__h36031 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_repair_gslots_1___d274);
  DEF__read_degree__h35975 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_repair_gslots_3___d270);
  DEF__read_degree__h36003 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_repair_gslots_2___d272);
  DEF_ret_ifc_dmhc_repair_g_index_91_EQ_3___d293 = DEF_x__h37316 == (tUInt8)3u;
  DEF_ret_ifc_dmhc_repair_g_index_91_EQ_2___d294 = DEF_x__h37316 == (tUInt8)2u;
  DEF_ret_ifc_dmhc_repair_g_index_91_EQ_0___d292 = DEF_x__h37316 == (tUInt8)0u;
  DEF_ret_ifc_dmhc_repair_g_index_91_EQ_1___d295 = DEF_x__h37316 == (tUInt8)1u;
  DEF__theResult_____2_fst_value__h36867 = DEF_ret_ifc_dmhc_repair_g_index_91_EQ_0___d292 ? 0u : DEF__read_value__h36050;
  DEF__theResult_____2_fst_value__h36851 = DEF__theResult_____2_fst_value__h36867 ^ DEF__read_value__h36028;
  DEF__theResult_____2_fst_value__h36871 = DEF_ret_ifc_dmhc_repair_g_index_91_EQ_1___d295 ? DEF__theResult_____2_fst_value__h36867 : DEF__theResult_____2_fst_value__h36851;
  DEF__theResult_____2_fst_value__h36847 = DEF__theResult_____2_fst_value__h36871 ^ DEF__read_value__h36000;
  DEF__theResult_____2_fst_value__h36875 = DEF_ret_ifc_dmhc_repair_g_index_91_EQ_2___d294 ? DEF__theResult_____2_fst_value__h36871 : DEF__theResult_____2_fst_value__h36847;
  DEF__theResult_____2_fst_value__h36843 = DEF__theResult_____2_fst_value__h36875 ^ DEF__read_value__h35972;
  DEF__theResult_____2_fst_value__h36879 = DEF_ret_ifc_dmhc_repair_g_index_91_EQ_3___d293 ? DEF__theResult_____2_fst_value__h36875 : DEF__theResult_____2_fst_value__h36843;
  DEF_mslot__h37350 = DEF_ret_ifc_dmhc_repair_g_index_91_EQ_3___d293 ? DEF__read_mslot__h35974 : DEF_x2__h98807;
  DEF_mslot__h37225 = DEF_ret_ifc_dmhc_repair_g_index_91_EQ_2___d294 ? DEF__read_mslot__h36002 : DEF_x2__h98807;
  DEF__theResult_____2_fst_maddr__h36868 = DEF_ret_ifc_dmhc_repair_g_index_91_EQ_0___d292 ? (tUInt8)0u : DEF__read_maddr__h36051;
  DEF_mslot__h36828 = DEF_ret_ifc_dmhc_repair_g_index_91_EQ_0___d292 ? DEF__read_mslot__h36052 : DEF_x2__h98807;
  DEF_mslot__h37100 = DEF_ret_ifc_dmhc_repair_g_index_91_EQ_1___d295 ? DEF__read_mslot__h36030 : DEF_x2__h98807;
  DEF_n_value__h36806 = DEF__theResult_____2_fst_value__h36879 ^ DEF__read_value__h18862;
  DEF__theResult_____2_fst_maddr__h36852 = DEF__theResult_____2_fst_maddr__h36868 ^ DEF__read_maddr__h36029;
  DEF__theResult_____2_fst_maddr__h36872 = DEF_ret_ifc_dmhc_repair_g_index_91_EQ_1___d295 ? DEF__theResult_____2_fst_maddr__h36868 : DEF__theResult_____2_fst_maddr__h36852;
  DEF__theResult_____2_fst_maddr__h36848 = DEF__theResult_____2_fst_maddr__h36872 ^ DEF__read_maddr__h36001;
  DEF__theResult_____2_fst_maddr__h36876 = DEF_ret_ifc_dmhc_repair_g_index_91_EQ_2___d294 ? DEF__theResult_____2_fst_maddr__h36872 : DEF__theResult_____2_fst_maddr__h36848;
  DEF__theResult_____2_fst_maddr__h36844 = DEF__theResult_____2_fst_maddr__h36876 ^ DEF__read_maddr__h35973;
  DEF_tmp_gslot_maddr__h36840 = DEF_ret_ifc_dmhc_repair_g_index_91_EQ_3___d293 ? DEF__theResult_____2_fst_maddr__h36876 : DEF__theResult_____2_fst_maddr__h36844;
  DEF_n_maddr__h36807 = DEF_tmp_gslot_maddr__h36840 ^ DEF_x2__h98807;
  DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_3_93_THEN_ETC___d322 = 268435455u & (((DEF_n_value__h36806 << 18u) | (((tUInt32)(DEF_n_maddr__h36807)) << 10u)) | 1u);
  DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_3_93_THEN_ETC___d342 = DEF_ret_ifc_dmhc_repair_g_index_91_EQ_3___d293 ? DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_3_93_THEN_ETC___d322 : 268435455u & (((((tUInt32)(DEF_ret_ifc_dmhc_repair_gslots_3___d270 >> 10u)) << 10u) | (((tUInt32)(DEF_mslot__h37350)) << 2u)) | (tUInt32)(DEF__read_degree__h35975));
  DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_2_94_THEN_ETC___d337 = DEF_ret_ifc_dmhc_repair_g_index_91_EQ_2___d294 ? DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_3_93_THEN_ETC___d322 : 268435455u & (((((tUInt32)(DEF_ret_ifc_dmhc_repair_gslots_2___d272 >> 10u)) << 10u) | (((tUInt32)(DEF_mslot__h37225)) << 2u)) | (tUInt32)(DEF__read_degree__h36003));
  DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_0_92_THEN_ETC___d327 = DEF_ret_ifc_dmhc_repair_g_index_91_EQ_0___d292 ? DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_3_93_THEN_ETC___d322 : 268435455u & (((((tUInt32)(DEF_ret_ifc_dmhc_repair_gslots_0___d276 >> 10u)) << 10u) | (((tUInt32)(DEF_mslot__h36828)) << 2u)) | (tUInt32)(DEF__read_degree__h36053));
  DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_1_95_THEN_ETC___d332 = DEF_ret_ifc_dmhc_repair_g_index_91_EQ_1___d295 ? DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_3_93_THEN_ETC___d322 : 268435455u & (((((tUInt32)(DEF_ret_ifc_dmhc_repair_gslots_1___d274 >> 10u)) << 10u) | (((tUInt32)(DEF_mslot__h37100)) << 2u)) | (tUInt32)(DEF__read_degree__h36031));
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)5u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_repair_gslots_0.METH_write(DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_0_92_THEN_ETC___d327);
  INST_ret_ifc_dmhc_repair_gslots_1.METH_write(DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_1_95_THEN_ETC___d332);
  INST_ret_ifc_dmhc_repair_gslots_3.METH_write(DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_3_93_THEN_ETC___d342);
  INST_ret_ifc_dmhc_repair_gslots_2.METH_write(DEF_IF_ret_ifc_dmhc_repair_g_index_91_EQ_2_94_THEN_ETC___d337);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_ldvn_action_l99c9()
{
  tUInt32 DEF_gaddr__h37670;
  tUInt32 DEF_gaddr__h37761;
  tUInt32 DEF_gaddr__h37852;
  tUInt32 DEF_gaddr__h37943;
  DEF_ret_ifc_dmhc_repair_gslots_3___d270 = INST_ret_ifc_dmhc_repair_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_2___d272 = INST_ret_ifc_dmhc_repair_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_1___d274 = INST_ret_ifc_dmhc_repair_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_repair_gslots_0___d276 = INST_ret_ifc_dmhc_repair_gslots_0.METH_read();
  DEF_gaddr__h37943 = INST_ret_ifc_dmhc_repair_hvals_3.METH_read();
  DEF_gaddr__h37852 = INST_ret_ifc_dmhc_repair_hvals_2.METH_read();
  DEF_gaddr__h37761 = INST_ret_ifc_dmhc_repair_hvals_1.METH_read();
  DEF_gaddr__h37670 = INST_ret_ifc_dmhc_repair_hvals_0.METH_read();
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)6u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h37670,
						    DEF_ret_ifc_dmhc_repair_gslots_0___d276);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h37761,
						    DEF_ret_ifc_dmhc_repair_gslots_1___d274);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h37943,
						    DEF_ret_ifc_dmhc_repair_gslots_3___d270);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h37852,
						    DEF_ret_ifc_dmhc_repair_gslots_2___d272);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_ldvn_action_l107c9()
{
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)7u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_miss_service.METH_write((tUInt8)0u);
  INST_ret_ifc_dmhc_stage.METH_write((tUInt8)0u);
  INST_ret_ifc_dmhc_inited.METH_write((tUInt8)1u);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_ldvn_idle_l20c1()
{
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.METH_write((tUInt8)0u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.METH_wset();
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_ldvn_fsm_start()
{
  INST_ret_ifc_dmhc_ldvn_start_wire.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_start_reg_2.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_ldvn_start_reg.METH_write((tUInt8)0u);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_start_reg__dreg_update()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_start_reg_2_wha_ETC___d364;
  DEF_ret_ifc_dmhc_mslot_replacement_start_reg_2_wha_ETC___d364 = INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.METH_whas() && INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.METH_wget();
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.METH_write(DEF_ret_ifc_dmhc_mslot_replacement_start_reg_2_wha_ETC___d364);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_state_handle_abort()
{
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)0u);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_state_fired__dreg_update()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_state_fired_1_w_ETC___d376;
  DEF_ret_ifc_dmhc_mslot_replacement_state_fired_1_w_ETC___d376 = INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_whas() && INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wget();
  INST_ret_ifc_dmhc_mslot_replacement_state_fired.METH_write(DEF_ret_ifc_dmhc_mslot_replacement_state_fired_1_w_ETC___d376);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_state_every()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_state_set_pw_wh_ETC___d382;
  tUInt8 DEF_ret_ifc_dmhc_mslot_replacement_state_can_overlap__h43015;
  DEF_ret_ifc_dmhc_mslot_replacement_state_can_overlap__h43015 = INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_state_set_pw_wh_ETC___d382 = INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_whas() || (!INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw.METH_whas() && DEF_ret_ifc_dmhc_mslot_replacement_state_can_overlap__h43015);
  INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.METH_write(DEF_ret_ifc_dmhc_mslot_replacement_state_set_pw_wh_ETC___d382);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_restart()
{
  INST_ret_ifc_dmhc_mslot_replacement_start_wire.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.METH_wset((tUInt8)1u);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_action_l121c9()
{
  DEF_ret_ifc_dmhc_m_table_a_read____d61 = INST_ret_ifc_dmhc_m_table.METH_a_read();
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_evictee_mslot.METH_write(DEF_ret_ifc_dmhc_m_table_a_read____d61);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_action_l128c9()
{
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_17_79_XOR_re_ETC___d489;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_14_45_XOR_re_ETC___d455;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_15_56_XOR_re_ETC___d466;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_XOR_re_ETC___d500;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_13_34_XOR_re_ETC___d444;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_12_23_XOR_re_ETC___d433;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_10_01_XOR_re_ETC___d411;
  tUInt32 DEF_x__h62354;
  tUInt32 DEF_hash_val__h62522;
  tUInt32 DEF_hash_val__h71226;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_16_68_XOR_re_ETC___d478;
  tUInt32 DEF_hash_val__h66532;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_11_12_THE_ETC___d504;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_20_13_THE_ETC___d506;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_29_15_THE_ETC___d509;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_38_17_THE_ETC___d512;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_47_19_THE_ETC___d515;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_56_21_THE_ETC___d518;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_THE_ETC___d566;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_27_91_THE_ETC___d568;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_36_93_THE_ETC___d571;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_45_95_THE_ETC___d574;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_54_97_THE_ETC___d577;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_63_99_THE_ETC___d580;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_11___d412;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_14___d445;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_18___d490;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_20___d413;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_23___d446;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_27___d491;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_29___d415;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_32___d448;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_36___d493;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_38___d417;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_41___d450;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_45___d495;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_47___d419;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_50___d452;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_54___d497;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_56___d421;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_59___d454;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_63___d499;
  DEF_ret_ifc_dmhc_evictee_mslot___d400 = INST_ret_ifc_dmhc_evictee_mslot.METH_read();
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_63___d499 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
													    31u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_59___d454 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
													    27u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_56___d421 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
													    24u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_54___d497 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
													    22u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_47___d419 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
													    15u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_50___d452 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
													    18u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_45___d495 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
													    13u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_41___d450 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
													    9u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_38___d417 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
													    6u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_36___d493 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
													    4u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_32___d448 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
													    0u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_27___d491 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
													    27u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_29___d415 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
													    29u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_23___d446 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
													    23u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_20___d413 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
													    20u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_18___d490 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
													    18u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_14___d445 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
													    14u,
													    1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_11___d412 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
													    11u,
													    1u);
  DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_54_97_THE_ETC___d577 = DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_54___d497 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_63_99_THE_ETC___d580 = DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_63___d499 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_45_95_THE_ETC___d574 = DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_45___d495 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_36_93_THE_ETC___d571 = DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_36___d493 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_27_91_THE_ETC___d568 = DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_27___d491 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_THE_ETC___d566 = DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_18___d490 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_56_21_THE_ETC___d518 = DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_56___d421 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_47_19_THE_ETC___d515 = DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_47___d419 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_38_17_THE_ETC___d512 = DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_38___d417 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_29_15_THE_ETC___d509 = DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_29___d415 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_20_13_THE_ETC___d506 = DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_20___d413 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_11_12_THE_ETC___d504 = DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_11___d412 ? 1u : 0u;
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_16_68_XOR_re_ETC___d478 = ((((DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
															      16u,
															      1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
																							    25u,
																							    1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																															   2u,
																															   1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																							  11u,
																																							  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																															 20u,
																																															 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																																							29u,
																																																							1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_10_01_XOR_re_ETC___d411 = ((((DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
															      10u,
															      1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
																							    19u,
																							    1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
																															   28u,
																															   1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																							  5u,
																																							  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																															 14u,
																																															 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																																							23u,
																																																							1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_12_23_XOR_re_ETC___d433 = ((((DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
															      12u,
															      1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
																							    21u,
																							    1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
																															   30u,
																															   1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																							  7u,
																																							  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																															 16u,
																																															 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																																							25u,
																																																							1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_13_34_XOR_re_ETC___d444 = ((((DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
															      13u,
															      1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
																							    22u,
																							    1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
																															   31u,
																															   1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																							  8u,
																																							  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																															 17u,
																																															 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																																							26u,
																																																							1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_15_56_XOR_re_ETC___d466 = ((((DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
															      15u,
															      1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
																							    24u,
																							    1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																															   1u,
																															   1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																							  10u,
																																							  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																															 19u,
																																															 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																																							28u,
																																																							1u);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_XOR_re_ETC___d500 = ((((DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_18___d490 ^ DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_27___d491) ^ DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_36___d493) ^ DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_45___d495) ^ DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_54___d497) ^ DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_63___d499;
  DEF_hash_val__h66532 = 511u & ((((((tUInt32)(((((((tUInt8)((DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_14___d445 ? 1u : 0u) >> 5u)) ^ ((tUInt8)((DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_23___d446 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_32___d448 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_41___d450 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_50___d452 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_59___d454 ? 1u : 0u) >> 5u)))) << 5u) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_XOR_re_ETC___d500)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_16_68_XOR_re_ETC___d478)) << 3u)) | (tUInt32)(((((DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
																																																																																																		  13u,
																																																																																																		  3u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
																																																																																																										22u,
																																																																																																										3u)) ^ primExtract8(3u,
																																																																																																												    65u,
																																																																																																												    DEF_ret_ifc_dmhc_evictee_mslot___d400,
																																																																																																												    32u,
																																																																																																												    33u,
																																																																																																												    32u,
																																																																																																												    31u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																																																																																																				    8u,
																																																																																																																				    3u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																																																																																																												   17u,
																																																																																																																												   3u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																																																																																																																				  26u,
																																																																																																																																				  3u)));
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_14_45_XOR_re_ETC___d455 = ((((DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_14___d445 ^ DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_23___d446) ^ DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_32___d448) ^ DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_41___d450) ^ DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_50___d452) ^ DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_59___d454;
  DEF_hash_val__h71226 = 511u & (((((((((((tUInt32)(((((((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_THE_ETC___d566 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_27_91_THE_ETC___d568 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_36_93_THE_ETC___d571 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_45_95_THE_ETC___d574 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_54_97_THE_ETC___d577 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_63_99_THE_ETC___d580 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_16_68_XOR_re_ETC___d478)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_12_23_XOR_re_ETC___d433)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_14_45_XOR_re_ETC___d455)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_14_45_XOR_re_ETC___d455)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_12_23_XOR_re_ETC___d433)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_16_68_XOR_re_ETC___d478)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_10_01_XOR_re_ETC___d411)) << 1u)) | (tUInt32)(((((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_THE_ETC___d566)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_27_91_THE_ETC___d568))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_36_93_THE_ETC___d571))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_45_95_THE_ETC___d574))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_54_97_THE_ETC___d577))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_63_99_THE_ETC___d580))));
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_17_79_XOR_re_ETC___d489 = ((((DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
															      17u,
															      1u) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(0u,
																							    26u,
																							    1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																															   3u,
																															   1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																							  12u,
																																							  1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																															 21u,
																																															 1u)) ^ DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(1u,
																																																							30u,
																																																							1u);
  DEF_hash_val__h62522 = 511u & (((((((((((tUInt32)(((((((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_11_12_THE_ETC___d504 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_20_13_THE_ETC___d506 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_29_15_THE_ETC___d509 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_38_17_THE_ETC___d512 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_47_19_THE_ETC___d515 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_56_21_THE_ETC___d518 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_16_68_XOR_re_ETC___d478)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_17_79_XOR_re_ETC___d489)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_14_45_XOR_re_ETC___d455)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_15_56_XOR_re_ETC___d466)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_12_23_XOR_re_ETC___d433)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_13_34_XOR_re_ETC___d444)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_10_01_XOR_re_ETC___d411)) << 1u)) | (tUInt32)(((((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_11_12_THE_ETC___d504)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_20_13_THE_ETC___d506))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_29_15_THE_ETC___d509))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_38_17_THE_ETC___d512))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_47_19_THE_ETC___d515))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_evictee_mslot_00_BIT_56_21_THE_ETC___d518))));
  DEF_x__h62354 = 511u & (((((((((((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_10_01_XOR_re_ETC___d411)) << 8u) | (((tUInt32)(((((DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_11___d412 ^ DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_20___d413) ^ DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_29___d415) ^ DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_38___d417) ^ DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_47___d419) ^ DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_56___d421)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_12_23_XOR_re_ETC___d433)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_13_34_XOR_re_ETC___d444)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_14_45_XOR_re_ETC___d455)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_15_56_XOR_re_ETC___d466)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_16_68_XOR_re_ETC___d478)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_17_79_XOR_re_ETC___d489)) << 1u)) | (tUInt32)(DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_18_90_XOR_re_ETC___d500));
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_evictee_hvals_0.METH_write(DEF_x__h62354);
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_put((tUInt8)0u, DEF_x__h62354, 178956970u);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_put((tUInt8)0u, DEF_hash_val__h62522, 178956970u);
  INST_ret_ifc_dmhc_evictee_hvals_1.METH_write(DEF_hash_val__h62522);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_put((tUInt8)0u, DEF_hash_val__h66532, 178956970u);
  INST_ret_ifc_dmhc_evictee_hvals_2.METH_write(DEF_hash_val__h66532);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_put((tUInt8)0u, DEF_hash_val__h71226, 178956970u);
  INST_ret_ifc_dmhc_evictee_hvals_3.METH_write(DEF_hash_val__h71226);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_action_l138c9()
{
  DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267 = INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266 = INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265 = INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264 = INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_read();
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)3u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_evictee_gslots_0.METH_write(DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264);
  INST_ret_ifc_dmhc_evictee_gslots_1.METH_write(DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265);
  INST_ret_ifc_dmhc_evictee_gslots_2.METH_write(DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266);
  INST_ret_ifc_dmhc_evictee_gslots_3.METH_write(DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_action_l149c9()
{
  tUInt8 DEF_x_degree__h76870;
  tUInt8 DEF_x_degree__h76571;
  tUInt8 DEF_x_degree__h77169;
  tUInt8 DEF_x_degree__h77468;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_gslots_0_03_BITS_1_TO__ETC___d611;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_gslots_1_12_BITS_1_TO__ETC___d620;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_gslots_2_21_BITS_1_TO__ETC___d629;
  tUInt32 DEF_IF_ret_ifc_dmhc_evictee_gslots_3_30_BITS_1_TO__ETC___d638;
  tUInt8 DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_64___d602;
  tUInt8 DEF__read_degree__h76407;
  tUInt8 DEF__read_degree__h76706;
  tUInt8 DEF__read_degree__h77005;
  tUInt8 DEF__read_degree__h77304;
  DEF_ret_ifc_dmhc_evictee_mslot___d400 = INST_ret_ifc_dmhc_evictee_mslot.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_3___d630 = INST_ret_ifc_dmhc_evictee_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_2___d621 = INST_ret_ifc_dmhc_evictee_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_1___d612 = INST_ret_ifc_dmhc_evictee_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_0___d603 = INST_ret_ifc_dmhc_evictee_gslots_0.METH_read();
  DEF__read_degree__h77304 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_evictee_gslots_3___d630);
  DEF__read_degree__h77005 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_evictee_gslots_2___d621);
  DEF__read_degree__h76706 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_evictee_gslots_1___d612);
  DEF__read_degree__h76407 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_evictee_gslots_0___d603);
  DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_64___d602 = DEF_ret_ifc_dmhc_evictee_mslot___d400.get_bits_in_word8(2u,
													    0u,
													    1u);
  DEF_x_degree__h77468 = (tUInt8)3u & (DEF__read_degree__h77304 - (tUInt8)1u);
  switch (DEF__read_degree__h77304) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_3_30_BITS_1_TO__ETC___d638 = 0u;
    break;
  default:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_3_30_BITS_1_TO__ETC___d638 = 268435455u & ((((tUInt32)(DEF_ret_ifc_dmhc_evictee_gslots_3___d630 >> 2u)) << 2u) | (tUInt32)(DEF_x_degree__h77468));
  }
  DEF_x_degree__h77169 = (tUInt8)3u & (DEF__read_degree__h77005 - (tUInt8)1u);
  switch (DEF__read_degree__h77005) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_2_21_BITS_1_TO__ETC___d629 = 0u;
    break;
  default:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_2_21_BITS_1_TO__ETC___d629 = 268435455u & ((((tUInt32)(DEF_ret_ifc_dmhc_evictee_gslots_2___d621 >> 2u)) << 2u) | (tUInt32)(DEF_x_degree__h77169));
  }
  DEF_x_degree__h76571 = (tUInt8)3u & (DEF__read_degree__h76407 - (tUInt8)1u);
  switch (DEF__read_degree__h76407) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_0_03_BITS_1_TO__ETC___d611 = 0u;
    break;
  default:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_0_03_BITS_1_TO__ETC___d611 = 268435455u & ((((tUInt32)(DEF_ret_ifc_dmhc_evictee_gslots_0___d603 >> 2u)) << 2u) | (tUInt32)(DEF_x_degree__h76571));
  }
  DEF_x_degree__h76870 = (tUInt8)3u & (DEF__read_degree__h76706 - (tUInt8)1u);
  switch (DEF__read_degree__h76706) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_1_12_BITS_1_TO__ETC___d620 = 0u;
    break;
  default:
    DEF_IF_ret_ifc_dmhc_evictee_gslots_1_12_BITS_1_TO__ETC___d620 = 268435455u & ((((tUInt32)(DEF_ret_ifc_dmhc_evictee_gslots_1___d612 >> 2u)) << 2u) | (tUInt32)(DEF_x_degree__h76870));
  }
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)4u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  if (DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_64___d602)
    INST_ret_ifc_dmhc_evictee_gslots_0.METH_write(DEF_IF_ret_ifc_dmhc_evictee_gslots_0_03_BITS_1_TO__ETC___d611);
  if (DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_64___d602)
    INST_ret_ifc_dmhc_evictee_gslots_1.METH_write(DEF_IF_ret_ifc_dmhc_evictee_gslots_1_12_BITS_1_TO__ETC___d620);
  if (DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_64___d602)
    INST_ret_ifc_dmhc_evictee_gslots_2.METH_write(DEF_IF_ret_ifc_dmhc_evictee_gslots_2_21_BITS_1_TO__ETC___d629);
  if (DEF_ret_ifc_dmhc_evictee_mslot_00_BIT_64___d602)
    INST_ret_ifc_dmhc_evictee_gslots_3.METH_write(DEF_IF_ret_ifc_dmhc_evictee_gslots_3_30_BITS_1_TO__ETC___d638);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_action_l164c9()
{
  tUInt32 DEF_gaddr__h77850;
  tUInt32 DEF_gaddr__h77941;
  tUInt32 DEF_gaddr__h78032;
  tUInt32 DEF_gaddr__h78123;
  DEF_ret_ifc_dmhc_evictee_gslots_3___d630 = INST_ret_ifc_dmhc_evictee_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_2___d621 = INST_ret_ifc_dmhc_evictee_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_1___d612 = INST_ret_ifc_dmhc_evictee_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_evictee_gslots_0___d603 = INST_ret_ifc_dmhc_evictee_gslots_0.METH_read();
  DEF_gaddr__h78123 = INST_ret_ifc_dmhc_evictee_hvals_3.METH_read();
  DEF_gaddr__h78032 = INST_ret_ifc_dmhc_evictee_hvals_2.METH_read();
  DEF_gaddr__h77941 = INST_ret_ifc_dmhc_evictee_hvals_1.METH_read();
  DEF_gaddr__h77850 = INST_ret_ifc_dmhc_evictee_hvals_0.METH_read();
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)5u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h77850,
						    DEF_ret_ifc_dmhc_evictee_gslots_0___d603);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h77941,
						    DEF_ret_ifc_dmhc_evictee_gslots_1___d612);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h78123,
						    DEF_ret_ifc_dmhc_evictee_gslots_3___d630);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h78032,
						    DEF_ret_ifc_dmhc_evictee_gslots_2___d621);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_action_l172c9()
{
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_17_27_XOR_ret_if_ETC___d737;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_14_93_XOR_ret_if_ETC___d703;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_15_04_XOR_ret_if_ETC___d714;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_XOR_ret_if_ETC___d748;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_13_82_XOR_ret_if_ETC___d692;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_12_71_XOR_ret_if_ETC___d681;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_10_49_XOR_ret_if_ETC___d659;
  tUInt32 DEF_x__h81646;
  tUInt32 DEF_hash_val__h81814;
  tUInt32 DEF_hash_val__h90518;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_16_16_XOR_ret_if_ETC___d726;
  tUInt32 DEF_hash_val__h85824;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_11_60_THEN_1__ETC___d752;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_20_61_THEN_1__ETC___d754;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_29_63_THEN_1__ETC___d757;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_38_65_THEN_1__ETC___d760;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_47_67_THEN_1__ETC___d763;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_56_69_THEN_1__ETC___d766;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_THEN_1__ETC___d814;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_27_39_THEN_1__ETC___d816;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_36_41_THEN_1__ETC___d819;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_45_43_THEN_1__ETC___d822;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_54_45_THEN_1__ETC___d825;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_63_47_THEN_1__ETC___d828;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_11___d660;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_14___d693;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_18___d738;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_20___d661;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_23___d694;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_27___d739;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_29___d663;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_32___d696;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_36___d741;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_38___d665;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_41___d698;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_45___d743;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_47___d667;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_50___d700;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_54___d745;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_56___d669;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_59___d702;
  tUInt8 DEF_ret_ifc_dmhc_new_mslot_48_BIT_63___d747;
  DEF_ret_ifc_dmhc_new_mslot___d648 = INST_ret_ifc_dmhc_new_mslot.METH_read();
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_63___d747 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
												    31u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_59___d702 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
												    27u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_56___d669 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
												    24u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_54___d745 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
												    22u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_47___d667 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
												    15u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_50___d700 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
												    18u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_45___d743 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
												    13u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_41___d698 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
												    9u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_38___d665 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
												    6u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_36___d741 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
												    4u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_32___d696 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
												    0u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_27___d739 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
												    27u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_29___d663 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
												    29u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_23___d694 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
												    23u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_20___d661 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
												    20u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_18___d738 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
												    18u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_14___d693 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
												    14u,
												    1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_11___d660 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
												    11u,
												    1u);
  DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_54_45_THEN_1__ETC___d825 = DEF_ret_ifc_dmhc_new_mslot_48_BIT_54___d745 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_63_47_THEN_1__ETC___d828 = DEF_ret_ifc_dmhc_new_mslot_48_BIT_63___d747 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_45_43_THEN_1__ETC___d822 = DEF_ret_ifc_dmhc_new_mslot_48_BIT_45___d743 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_36_41_THEN_1__ETC___d819 = DEF_ret_ifc_dmhc_new_mslot_48_BIT_36___d741 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_27_39_THEN_1__ETC___d816 = DEF_ret_ifc_dmhc_new_mslot_48_BIT_27___d739 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_THEN_1__ETC___d814 = DEF_ret_ifc_dmhc_new_mslot_48_BIT_18___d738 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_56_69_THEN_1__ETC___d766 = DEF_ret_ifc_dmhc_new_mslot_48_BIT_56___d669 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_47_67_THEN_1__ETC___d763 = DEF_ret_ifc_dmhc_new_mslot_48_BIT_47___d667 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_38_65_THEN_1__ETC___d760 = DEF_ret_ifc_dmhc_new_mslot_48_BIT_38___d665 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_29_63_THEN_1__ETC___d757 = DEF_ret_ifc_dmhc_new_mslot_48_BIT_29___d663 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_20_61_THEN_1__ETC___d754 = DEF_ret_ifc_dmhc_new_mslot_48_BIT_20___d661 ? 1u : 0u;
  DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_11_60_THEN_1__ETC___d752 = DEF_ret_ifc_dmhc_new_mslot_48_BIT_11___d660 ? 1u : 0u;
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_16_16_XOR_ret_if_ETC___d726 = ((((DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
															  16u,
															  1u) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
																						    25u,
																						    1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																													       2u,
																													       1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																					  11u,
																																					  1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																												     20u,
																																												     1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																																				29u,
																																																				1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_10_49_XOR_ret_if_ETC___d659 = ((((DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
															  10u,
															  1u) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
																						    19u,
																						    1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
																													       28u,
																													       1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																					  5u,
																																					  1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																												     14u,
																																												     1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																																				23u,
																																																				1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_12_71_XOR_ret_if_ETC___d681 = ((((DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
															  12u,
															  1u) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
																						    21u,
																						    1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
																													       30u,
																													       1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																					  7u,
																																					  1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																												     16u,
																																												     1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																																				25u,
																																																				1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_13_82_XOR_ret_if_ETC___d692 = ((((DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
															  13u,
															  1u) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
																						    22u,
																						    1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
																													       31u,
																													       1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																					  8u,
																																					  1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																												     17u,
																																												     1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																																				26u,
																																																				1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_15_04_XOR_ret_if_ETC___d714 = ((((DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
															  15u,
															  1u) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
																						    24u,
																						    1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																													       1u,
																													       1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																					  10u,
																																					  1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																												     19u,
																																												     1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																																				28u,
																																																				1u);
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_XOR_ret_if_ETC___d748 = ((((DEF_ret_ifc_dmhc_new_mslot_48_BIT_18___d738 ^ DEF_ret_ifc_dmhc_new_mslot_48_BIT_27___d739) ^ DEF_ret_ifc_dmhc_new_mslot_48_BIT_36___d741) ^ DEF_ret_ifc_dmhc_new_mslot_48_BIT_45___d743) ^ DEF_ret_ifc_dmhc_new_mslot_48_BIT_54___d745) ^ DEF_ret_ifc_dmhc_new_mslot_48_BIT_63___d747;
  DEF_hash_val__h85824 = 511u & ((((((tUInt32)(((((((tUInt8)((DEF_ret_ifc_dmhc_new_mslot_48_BIT_14___d693 ? 1u : 0u) >> 5u)) ^ ((tUInt8)((DEF_ret_ifc_dmhc_new_mslot_48_BIT_23___d694 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_new_mslot_48_BIT_32___d696 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_new_mslot_48_BIT_41___d698 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_new_mslot_48_BIT_50___d700 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_dmhc_new_mslot_48_BIT_59___d702 ? 1u : 0u) >> 5u)))) << 5u) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_XOR_ret_if_ETC___d748)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_16_16_XOR_ret_if_ETC___d726)) << 3u)) | (tUInt32)(((((DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
																																																																																														      13u,
																																																																																														      3u) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
																																																																																																						22u,
																																																																																																						3u)) ^ primExtract8(3u,
																																																																																																								    65u,
																																																																																																								    DEF_ret_ifc_dmhc_new_mslot___d648,
																																																																																																								    32u,
																																																																																																								    33u,
																																																																																																								    32u,
																																																																																																								    31u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																																																																																																8u,
																																																																																																																3u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																																																																																																							   17u,
																																																																																																																							   3u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																																																																																																														      26u,
																																																																																																																														      3u)));
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_14_93_XOR_ret_if_ETC___d703 = ((((DEF_ret_ifc_dmhc_new_mslot_48_BIT_14___d693 ^ DEF_ret_ifc_dmhc_new_mslot_48_BIT_23___d694) ^ DEF_ret_ifc_dmhc_new_mslot_48_BIT_32___d696) ^ DEF_ret_ifc_dmhc_new_mslot_48_BIT_41___d698) ^ DEF_ret_ifc_dmhc_new_mslot_48_BIT_50___d700) ^ DEF_ret_ifc_dmhc_new_mslot_48_BIT_59___d702;
  DEF_hash_val__h90518 = 511u & (((((((((((tUInt32)(((((((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_THEN_1__ETC___d814 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_27_39_THEN_1__ETC___d816 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_36_41_THEN_1__ETC___d819 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_45_43_THEN_1__ETC___d822 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_54_45_THEN_1__ETC___d825 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_63_47_THEN_1__ETC___d828 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_16_16_XOR_ret_if_ETC___d726)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_12_71_XOR_ret_if_ETC___d681)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_14_93_XOR_ret_if_ETC___d703)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_14_93_XOR_ret_if_ETC___d703)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_12_71_XOR_ret_if_ETC___d681)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_16_16_XOR_ret_if_ETC___d726)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_10_49_XOR_ret_if_ETC___d659)) << 1u)) | (tUInt32)(((((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_THEN_1__ETC___d814)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_27_39_THEN_1__ETC___d816))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_36_41_THEN_1__ETC___d819))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_45_43_THEN_1__ETC___d822))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_54_45_THEN_1__ETC___d825))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_63_47_THEN_1__ETC___d828))));
  DEF_ret_ifc_dmhc_new_mslot_48_BIT_17_27_XOR_ret_if_ETC___d737 = ((((DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
															  17u,
															  1u) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(0u,
																						    26u,
																						    1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																													       3u,
																													       1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																					  12u,
																																					  1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																												     21u,
																																												     1u)) ^ DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word8(1u,
																																																				30u,
																																																				1u);
  DEF_hash_val__h81814 = 511u & (((((((((((tUInt32)(((((((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_11_60_THEN_1__ETC___d752 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_20_61_THEN_1__ETC___d754 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_29_63_THEN_1__ETC___d757 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_38_65_THEN_1__ETC___d760 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_47_67_THEN_1__ETC___d763 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_56_69_THEN_1__ETC___d766 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_16_16_XOR_ret_if_ETC___d726)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_17_27_XOR_ret_if_ETC___d737)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_14_93_XOR_ret_if_ETC___d703)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_15_04_XOR_ret_if_ETC___d714)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_12_71_XOR_ret_if_ETC___d681)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_13_82_XOR_ret_if_ETC___d692)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_10_49_XOR_ret_if_ETC___d659)) << 1u)) | (tUInt32)(((((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_11_60_THEN_1__ETC___d752)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_20_61_THEN_1__ETC___d754))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_29_63_THEN_1__ETC___d757))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_38_65_THEN_1__ETC___d760))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_47_67_THEN_1__ETC___d763))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_dmhc_new_mslot_48_BIT_56_69_THEN_1__ETC___d766))));
  DEF_x__h81646 = 511u & (((((((((((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_10_49_XOR_ret_if_ETC___d659)) << 8u) | (((tUInt32)(((((DEF_ret_ifc_dmhc_new_mslot_48_BIT_11___d660 ^ DEF_ret_ifc_dmhc_new_mslot_48_BIT_20___d661) ^ DEF_ret_ifc_dmhc_new_mslot_48_BIT_29___d663) ^ DEF_ret_ifc_dmhc_new_mslot_48_BIT_38___d665) ^ DEF_ret_ifc_dmhc_new_mslot_48_BIT_47___d667) ^ DEF_ret_ifc_dmhc_new_mslot_48_BIT_56___d669)) << 7u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_12_71_XOR_ret_if_ETC___d681)) << 6u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_13_82_XOR_ret_if_ETC___d692)) << 5u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_14_93_XOR_ret_if_ETC___d703)) << 4u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_15_04_XOR_ret_if_ETC___d714)) << 3u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_16_16_XOR_ret_if_ETC___d726)) << 2u)) | (((tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_17_27_XOR_ret_if_ETC___d737)) << 1u)) | (tUInt32)(DEF_ret_ifc_dmhc_new_mslot_48_BIT_18_38_XOR_ret_if_ETC___d748));
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)6u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_new_hvals_0.METH_write(DEF_x__h81646);
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_put((tUInt8)0u, DEF_x__h81646, 178956970u);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_put((tUInt8)0u, DEF_hash_val__h81814, 178956970u);
  INST_ret_ifc_dmhc_new_hvals_1.METH_write(DEF_hash_val__h81814);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_put((tUInt8)0u, DEF_hash_val__h85824, 178956970u);
  INST_ret_ifc_dmhc_new_hvals_2.METH_write(DEF_hash_val__h85824);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_put((tUInt8)0u, DEF_hash_val__h90518, 178956970u);
  INST_ret_ifc_dmhc_new_hvals_3.METH_write(DEF_hash_val__h90518);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_action_l182c9()
{
  DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267 = INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266 = INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265 = INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264 = INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_read();
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)7u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_new_gslots_0.METH_write(DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264);
  INST_ret_ifc_dmhc_new_gslots_1.METH_write(DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265);
  INST_ret_ifc_dmhc_new_gslots_2.METH_write(DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266);
  INST_ret_ifc_dmhc_new_gslots_3.METH_write(DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_action_l192c9()
{
  tUInt8 DEF__theResult_____3_fst_degree__h95864;
  tUInt8 DEF__theResult_____3_fst_degree__h95885;
  tUInt8 DEF_x__h95928;
  tUInt8 DEF__theResult_____3_fst_mslot__h95863;
  tUInt8 DEF__theResult_____3_fst_mslot__h95884;
  tUInt8 DEF_x__h95942;
  tUInt8 DEF_ret_ifc_dmhc_new_gslots_1_54_BITS_1_TO_0_55_UL_ETC___d858;
  tUInt8 DEF_ret_ifc_dmhc_new_gslots_2_52_BITS_1_TO_0_53_UL_ETC___d860;
  tUInt8 DEF_ret_ifc_dmhc_new_gslots_3_50_BITS_1_TO_0_51_UL_ETC___d862;
  tUInt32 DEF_IF_ret_ifc_dmhc_new_gslots_3_50_BITS_1_TO_0_51_ETC___d865;
  tUInt8 DEF__read_mslot__h95758;
  tUInt8 DEF__read_mslot__h95786;
  tUInt8 DEF__read_mslot__h95814;
  tUInt8 DEF__read_mslot__h95836;
  DEF_ret_ifc_dmhc_new_gslots_3___d850 = INST_ret_ifc_dmhc_new_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_2___d852 = INST_ret_ifc_dmhc_new_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_1___d854 = INST_ret_ifc_dmhc_new_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_0___d856 = INST_ret_ifc_dmhc_new_gslots_0.METH_read();
  DEF__read_mslot__h95836 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_new_gslots_0___d856 >> 2u));
  DEF__read_mslot__h95814 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_new_gslots_1___d854 >> 2u));
  DEF__read_mslot__h95786 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_new_gslots_2___d852 >> 2u));
  DEF__read_mslot__h95758 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_new_gslots_3___d850 >> 2u));
  DEF__read_degree__h95837 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_new_gslots_0___d856);
  DEF__read_degree__h95815 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_new_gslots_1___d854);
  DEF__read_degree__h95787 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_new_gslots_2___d852);
  DEF__read_degree__h95759 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_new_gslots_3___d850);
  DEF_ret_ifc_dmhc_new_gslots_1_54_BITS_1_TO_0_55_UL_ETC___d858 = DEF__read_degree__h95815 < DEF__read_degree__h95837;
  DEF__theResult_____3_fst_mslot__h95863 = DEF_ret_ifc_dmhc_new_gslots_1_54_BITS_1_TO_0_55_UL_ETC___d858 ? DEF__read_mslot__h95814 : DEF__read_mslot__h95836;
  DEF__theResult_____3_fst_degree__h95864 = DEF_ret_ifc_dmhc_new_gslots_1_54_BITS_1_TO_0_55_UL_ETC___d858 ? DEF__read_degree__h95815 : DEF__read_degree__h95837;
  DEF_ret_ifc_dmhc_new_gslots_2_52_BITS_1_TO_0_53_UL_ETC___d860 = DEF__read_degree__h95787 < DEF__theResult_____3_fst_degree__h95864;
  DEF__theResult_____3_fst_mslot__h95884 = DEF_ret_ifc_dmhc_new_gslots_2_52_BITS_1_TO_0_53_UL_ETC___d860 ? DEF__read_mslot__h95786 : DEF__theResult_____3_fst_mslot__h95863;
  DEF__theResult_____3_fst_degree__h95885 = DEF_ret_ifc_dmhc_new_gslots_2_52_BITS_1_TO_0_53_UL_ETC___d860 ? DEF__read_degree__h95787 : DEF__theResult_____3_fst_degree__h95864;
  DEF_ret_ifc_dmhc_new_gslots_3_50_BITS_1_TO_0_51_UL_ETC___d862 = DEF__read_degree__h95759 < DEF__theResult_____3_fst_degree__h95885;
  DEF_IF_ret_ifc_dmhc_new_gslots_3_50_BITS_1_TO_0_51_ETC___d865 = DEF_ret_ifc_dmhc_new_gslots_3_50_BITS_1_TO_0_51_UL_ETC___d862 ? DEF_ret_ifc_dmhc_new_gslots_3___d850 : (DEF_ret_ifc_dmhc_new_gslots_2_52_BITS_1_TO_0_53_UL_ETC___d860 ? DEF_ret_ifc_dmhc_new_gslots_2___d852 : (DEF_ret_ifc_dmhc_new_gslots_1_54_BITS_1_TO_0_55_UL_ETC___d858 ? DEF_ret_ifc_dmhc_new_gslots_1___d854 : DEF_ret_ifc_dmhc_new_gslots_0___d856));
  DEF_x__h95942 = DEF_ret_ifc_dmhc_new_gslots_3_50_BITS_1_TO_0_51_UL_ETC___d862 ? DEF__read_mslot__h95758 : DEF__theResult_____3_fst_mslot__h95884;
  DEF_x__h95928 = DEF_ret_ifc_dmhc_new_gslots_3_50_BITS_1_TO_0_51_UL_ETC___d862 ? (tUInt8)3u : (DEF_ret_ifc_dmhc_new_gslots_2_52_BITS_1_TO_0_53_UL_ETC___d860 ? (tUInt8)2u : (DEF_ret_ifc_dmhc_new_gslots_1_54_BITS_1_TO_0_55_UL_ETC___d858 ? (tUInt8)1u : (tUInt8)0u));
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)8u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_victim_gslot.METH_write(DEF_IF_ret_ifc_dmhc_new_gslots_3_50_BITS_1_TO_0_51_ETC___d865);
  INST_ret_ifc_dmhc_victim_mslot_addr.METH_write(DEF_x__h95942);
  INST_ret_ifc_dmhc_victim_g_index.METH_write(DEF_x__h95928);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_action_l201c9()
{
  tUInt8 DEF_n_maddr__h96708;
  tUInt32 DEF_n_value__h96707;
  tUInt8 DEF_n_degree__h96717;
  tUInt8 DEF_n_degree__h97014;
  tUInt8 DEF_n_degree__h97162;
  tUInt8 DEF_n_degree__h97310;
  tUInt8 DEF__theResult_____2_fst_maddr__h96757;
  tUInt8 DEF__theResult_____2_fst_maddr__h96773;
  tUInt8 DEF__theResult_____2_fst_maddr__h96753;
  tUInt8 DEF__theResult_____2_fst_maddr__h96777;
  tUInt8 DEF__theResult_____2_fst_maddr__h96749;
  tUInt8 DEF__theResult_____2_fst_maddr__h96781;
  tUInt8 DEF_tmp_gslot_maddr__h96745;
  tUInt32 DEF__theResult_____2_fst_value__h96756;
  tUInt32 DEF__theResult_____2_fst_value__h96772;
  tUInt32 DEF__theResult_____2_fst_value__h96752;
  tUInt32 DEF__theResult_____2_fst_value__h96776;
  tUInt32 DEF__theResult_____2_fst_value__h96748;
  tUInt32 DEF__theResult_____2_fst_value__h96780;
  tUInt32 DEF__theResult_____2_fst_value__h96784;
  tUInt8 DEF_ret_ifc_dmhc_victim_g_index_78_EQ_0___d879;
  tUInt32 DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_0_79_THEN_ETC___d914;
  tUInt8 DEF_ret_ifc_dmhc_victim_g_index_78_EQ_1___d882;
  tUInt32 DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_1_82_THEN_ETC___d918;
  tUInt8 DEF_ret_ifc_dmhc_victim_g_index_78_EQ_2___d881;
  tUInt32 DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_2_81_THEN_ETC___d922;
  tUInt32 DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_3_80_THEN_ETC___d910;
  tUInt8 DEF_ret_ifc_dmhc_victim_g_index_78_EQ_3___d880;
  tUInt32 DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_3_80_THEN_ETC___d926;
  tUInt8 DEF__read_maddr__h95757;
  tUInt8 DEF__read_maddr__h95785;
  tUInt8 DEF__read_maddr__h95813;
  tUInt8 DEF__read_maddr__h95835;
  tUInt32 DEF__read_value__h95756;
  tUInt32 DEF__read_value__h95784;
  tUInt32 DEF__read_value__h95812;
  tUInt32 DEF__read_value__h95834;
  tUInt32 DEF__read_value__h78840;
  tUInt8 DEF_x__h97288;
  DEF_x2__h117629 = INST_ret_ifc_dmhc_mslot_counter.METH_read();
  DEF_x__h97288 = INST_ret_ifc_dmhc_victim_g_index.METH_read();
  DEF_ret_ifc_dmhc_new_mslot___d648 = INST_ret_ifc_dmhc_new_mslot.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_3___d850 = INST_ret_ifc_dmhc_new_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_2___d852 = INST_ret_ifc_dmhc_new_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_0___d856 = INST_ret_ifc_dmhc_new_gslots_0.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_1___d854 = INST_ret_ifc_dmhc_new_gslots_1.METH_read();
  DEF__read_value__h78840 = DEF_ret_ifc_dmhc_new_mslot___d648.get_bits_in_word32(0u, 0u, 10u);
  DEF__read_value__h95834 = (tUInt32)(DEF_ret_ifc_dmhc_new_gslots_0___d856 >> 18u);
  DEF__read_value__h95812 = (tUInt32)(DEF_ret_ifc_dmhc_new_gslots_1___d854 >> 18u);
  DEF__read_value__h95784 = (tUInt32)(DEF_ret_ifc_dmhc_new_gslots_2___d852 >> 18u);
  DEF__read_value__h95756 = (tUInt32)(DEF_ret_ifc_dmhc_new_gslots_3___d850 >> 18u);
  DEF__read_maddr__h95813 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_new_gslots_1___d854 >> 10u));
  DEF__read_maddr__h95835 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_new_gslots_0___d856 >> 10u));
  DEF__read_maddr__h95785 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_new_gslots_2___d852 >> 10u));
  DEF__read_maddr__h95757 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_new_gslots_3___d850 >> 10u));
  DEF__read_degree__h95837 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_new_gslots_0___d856);
  DEF__read_degree__h95815 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_new_gslots_1___d854);
  DEF__read_degree__h95787 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_new_gslots_2___d852);
  DEF__read_degree__h95759 = (tUInt8)((tUInt8)3u & DEF_ret_ifc_dmhc_new_gslots_3___d850);
  DEF_ret_ifc_dmhc_victim_g_index_78_EQ_3___d880 = DEF_x__h97288 == (tUInt8)3u;
  DEF_ret_ifc_dmhc_victim_g_index_78_EQ_2___d881 = DEF_x__h97288 == (tUInt8)2u;
  DEF_ret_ifc_dmhc_victim_g_index_78_EQ_1___d882 = DEF_x__h97288 == (tUInt8)1u;
  DEF_ret_ifc_dmhc_victim_g_index_78_EQ_0___d879 = DEF_x__h97288 == (tUInt8)0u;
  DEF__theResult_____2_fst_value__h96772 = DEF_ret_ifc_dmhc_victim_g_index_78_EQ_0___d879 ? 0u : DEF__read_value__h95834;
  DEF__theResult_____2_fst_value__h96756 = DEF__theResult_____2_fst_value__h96772 ^ DEF__read_value__h95812;
  DEF__theResult_____2_fst_value__h96776 = DEF_ret_ifc_dmhc_victim_g_index_78_EQ_1___d882 ? DEF__theResult_____2_fst_value__h96772 : DEF__theResult_____2_fst_value__h96756;
  DEF__theResult_____2_fst_value__h96752 = DEF__theResult_____2_fst_value__h96776 ^ DEF__read_value__h95784;
  DEF__theResult_____2_fst_value__h96780 = DEF_ret_ifc_dmhc_victim_g_index_78_EQ_2___d881 ? DEF__theResult_____2_fst_value__h96776 : DEF__theResult_____2_fst_value__h96752;
  DEF__theResult_____2_fst_value__h96748 = DEF__theResult_____2_fst_value__h96780 ^ DEF__read_value__h95756;
  DEF__theResult_____2_fst_value__h96784 = DEF_ret_ifc_dmhc_victim_g_index_78_EQ_3___d880 ? DEF__theResult_____2_fst_value__h96780 : DEF__theResult_____2_fst_value__h96748;
  DEF__theResult_____2_fst_maddr__h96773 = DEF_ret_ifc_dmhc_victim_g_index_78_EQ_0___d879 ? (tUInt8)0u : DEF__read_maddr__h95835;
  DEF__theResult_____2_fst_maddr__h96757 = DEF__theResult_____2_fst_maddr__h96773 ^ DEF__read_maddr__h95813;
  DEF__theResult_____2_fst_maddr__h96777 = DEF_ret_ifc_dmhc_victim_g_index_78_EQ_1___d882 ? DEF__theResult_____2_fst_maddr__h96773 : DEF__theResult_____2_fst_maddr__h96757;
  DEF__theResult_____2_fst_maddr__h96753 = DEF__theResult_____2_fst_maddr__h96777 ^ DEF__read_maddr__h95785;
  DEF__theResult_____2_fst_maddr__h96781 = DEF_ret_ifc_dmhc_victim_g_index_78_EQ_2___d881 ? DEF__theResult_____2_fst_maddr__h96777 : DEF__theResult_____2_fst_maddr__h96753;
  DEF__theResult_____2_fst_maddr__h96749 = DEF__theResult_____2_fst_maddr__h96781 ^ DEF__read_maddr__h95757;
  DEF_tmp_gslot_maddr__h96745 = DEF_ret_ifc_dmhc_victim_g_index_78_EQ_3___d880 ? DEF__theResult_____2_fst_maddr__h96781 : DEF__theResult_____2_fst_maddr__h96749;
  DEF_n_degree__h97310 = (tUInt8)3u & (DEF__read_degree__h95759 + (tUInt8)1u);
  DEF_n_degree__h97162 = (tUInt8)3u & (DEF__read_degree__h95787 + (tUInt8)1u);
  DEF_n_degree__h97014 = (tUInt8)3u & (DEF__read_degree__h95815 + (tUInt8)1u);
  DEF_n_degree__h96717 = (tUInt8)3u & (DEF__read_degree__h95837 + (tUInt8)1u);
  DEF_n_maddr__h96708 = DEF_tmp_gslot_maddr__h96745 ^ DEF_x2__h117629;
  DEF_n_value__h96707 = DEF__theResult_____2_fst_value__h96784 ^ DEF__read_value__h78840;
  DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_3_80_THEN_ETC___d910 = 268435455u & ((((DEF_n_value__h96707 << 18u) | (((tUInt32)(DEF_n_maddr__h96708)) << 10u)) | (((tUInt32)(DEF_x2__h117629)) << 2u)) | (tUInt32)((tUInt8)1u));
  DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_3_80_THEN_ETC___d926 = DEF_ret_ifc_dmhc_victim_g_index_78_EQ_3___d880 ? DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_3_80_THEN_ETC___d910 : 268435455u & (((((tUInt32)(DEF_ret_ifc_dmhc_new_gslots_3___d850 >> 10u)) << 10u) | (((tUInt32)(DEF_x2__h117629)) << 2u)) | (tUInt32)(DEF_n_degree__h97310));
  DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_2_81_THEN_ETC___d922 = DEF_ret_ifc_dmhc_victim_g_index_78_EQ_2___d881 ? DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_3_80_THEN_ETC___d910 : 268435455u & (((((tUInt32)(DEF_ret_ifc_dmhc_new_gslots_2___d852 >> 10u)) << 10u) | (((tUInt32)(DEF_x2__h117629)) << 2u)) | (tUInt32)(DEF_n_degree__h97162));
  DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_1_82_THEN_ETC___d918 = DEF_ret_ifc_dmhc_victim_g_index_78_EQ_1___d882 ? DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_3_80_THEN_ETC___d910 : 268435455u & (((((tUInt32)(DEF_ret_ifc_dmhc_new_gslots_1___d854 >> 10u)) << 10u) | (((tUInt32)(DEF_x2__h117629)) << 2u)) | (tUInt32)(DEF_n_degree__h97014));
  DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_0_79_THEN_ETC___d914 = DEF_ret_ifc_dmhc_victim_g_index_78_EQ_0___d879 ? DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_3_80_THEN_ETC___d910 : 268435455u & (((((tUInt32)(DEF_ret_ifc_dmhc_new_gslots_0___d856 >> 10u)) << 10u) | (((tUInt32)(DEF_x2__h117629)) << 2u)) | (tUInt32)(DEF_n_degree__h96717));
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)9u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_new_gslots_0.METH_write(DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_0_79_THEN_ETC___d914);
  INST_ret_ifc_dmhc_new_gslots_1.METH_write(DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_1_82_THEN_ETC___d918);
  INST_ret_ifc_dmhc_new_gslots_3.METH_write(DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_3_80_THEN_ETC___d926);
  INST_ret_ifc_dmhc_new_gslots_2.METH_write(DEF_IF_ret_ifc_dmhc_victim_g_index_78_EQ_2_81_THEN_ETC___d922);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_action_l243c9()
{
  tUInt32 DEF_gaddr__h97697;
  tUInt32 DEF_gaddr__h97788;
  tUInt32 DEF_gaddr__h97879;
  tUInt32 DEF_gaddr__h97970;
  DEF_ret_ifc_dmhc_new_gslots_3___d850 = INST_ret_ifc_dmhc_new_gslots_3.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_2___d852 = INST_ret_ifc_dmhc_new_gslots_2.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_1___d854 = INST_ret_ifc_dmhc_new_gslots_1.METH_read();
  DEF_ret_ifc_dmhc_new_gslots_0___d856 = INST_ret_ifc_dmhc_new_gslots_0.METH_read();
  DEF_gaddr__h97970 = INST_ret_ifc_dmhc_new_hvals_3.METH_read();
  DEF_gaddr__h97879 = INST_ret_ifc_dmhc_new_hvals_2.METH_read();
  DEF_gaddr__h97788 = INST_ret_ifc_dmhc_new_hvals_1.METH_read();
  DEF_gaddr__h97697 = INST_ret_ifc_dmhc_new_hvals_0.METH_read();
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)10u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h97697,
						    DEF_ret_ifc_dmhc_new_gslots_0___d856);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h97788,
						    DEF_ret_ifc_dmhc_new_gslots_1___d854);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h97970,
						    DEF_ret_ifc_dmhc_new_gslots_3___d850);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_b_put((tUInt8)1u,
						    DEF_gaddr__h97879,
						    DEF_ret_ifc_dmhc_new_gslots_2___d852);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_action_l251c9()
{
  DEF_x2__h117629 = INST_ret_ifc_dmhc_mslot_counter.METH_read();
  DEF_ret_ifc_dmhc_new_mslot___d648 = INST_ret_ifc_dmhc_new_mslot.METH_read();
  DEF_x__h98343 = (tUInt8)255u & (DEF_x2__h117629 + (tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)11u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  INST_ret_ifc_dmhc_m_table.METH_b_put((tUInt8)1u,
				       DEF_x2__h117629,
				       DEF_ret_ifc_dmhc_new_mslot___d648);
  INST_ret_ifc_dmhc_mslot_counter.METH_write(DEF_x__h98343);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_action_l258c9()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_counter_07_MINUS_1___d947;
  tUInt8 DEF_NOT_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_3_ETC___d948;
  DEF_x2__h117629 = INST_ret_ifc_dmhc_mslot_counter.METH_read();
  DEF_x2__h98807 = INST_ret_ifc_dmhc_victim_mslot_addr.METH_read();
  DEF__read_degree__h98626 = (tUInt8)((tUInt8)3u & INST_ret_ifc_dmhc_victim_gslot.METH_read());
  DEF_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_38_EQ_0___d939 = DEF__read_degree__h98626 == (tUInt8)0u;
  DEF_NOT_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_3_ETC___d948 = !DEF_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_38_EQ_0___d939;
  DEF_ret_ifc_dmhc_mslot_counter_07_MINUS_1___d947 = (tUInt8)255u & (DEF_x2__h117629 - (tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)12u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
  if (DEF_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_38_EQ_0___d939)
    INST_ret_ifc_dmhc_miss_service.METH_write((tUInt8)0u);
  if (DEF_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_38_EQ_0___d939)
    INST_ret_ifc_dmhc_inited.METH_write((tUInt8)1u);
  if (DEF_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_38_EQ_0___d939)
    INST_ret_ifc_dmhc_stage.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_38_EQ_0___d939)
      DEF_v__h98751 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_38_EQ_0___d939)
      dollar_display(sim_hdl,
		     this,
		     "s,64,8",
		     &__str_literal_1,
		     DEF_v__h98751,
		     DEF_ret_ifc_dmhc_mslot_counter_07_MINUS_1___d947);
  if (DEF_NOT_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_3_ETC___d948)
    INST_ret_ifc_dmhc_m_table.METH_a_put((tUInt8)0u,
					 DEF_x2__h98807,
					 UWide_literal_65_haaaaaaaaaaaaaaaa);
  if (DEF_NOT_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_3_ETC___d948)
    INST_ret_ifc_dmhc_ldvn_start_reg.METH_write((tUInt8)1u);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1()
{
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_write((tUInt8)0u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.METH_wset();
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_mslot_replacement_fsm_start()
{
  INST_ret_ifc_dmhc_mslot_replacement_start_wire.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.METH_wset((tUInt8)1u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg.METH_write((tUInt8)0u);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_init_tables()
{
  tUInt8 DEF_ret_ifc_dmhc_mslot_counter_07_EQ_255_58_AND_re_ETC___d962;
  tUInt8 DEF_ret_ifc_dmhc_mslot_counter_07_EQ_255___d958;
  tUInt8 DEF_IF_ret_ifc_dmhc_mslot_counter_07_EQ_255_58_THE_ETC___d961;
  tUInt8 DEF_ret_ifc_dmhc_hash_units_0_init_OR_NOT_ret_ifc__ETC___d960;
  DEF_ret_ifc_dmhc_hash_units_0_init__h386 = INST_ret_ifc_dmhc_hash_units_0_init.METH_read();
  DEF_x2__h117629 = INST_ret_ifc_dmhc_mslot_counter.METH_read();
  DEF_ret_ifc_dmhc_mslot_counter_07_EQ_255___d958 = DEF_x2__h117629 == (tUInt8)255u;
  DEF_ret_ifc_dmhc_hash_units_0_init_OR_NOT_ret_ifc__ETC___d960 = DEF_ret_ifc_dmhc_hash_units_0_init__h386 || !DEF_ret_ifc_dmhc_mslot_counter_07_EQ_255___d958;
  DEF_x__h98343 = (tUInt8)255u & (DEF_x2__h117629 + (tUInt8)1u);
  DEF_IF_ret_ifc_dmhc_mslot_counter_07_EQ_255_58_THE_ETC___d961 = DEF_ret_ifc_dmhc_mslot_counter_07_EQ_255___d958 ? (tUInt8)0u : DEF_x__h98343;
  DEF_ret_ifc_dmhc_mslot_counter_07_EQ_255_58_AND_re_ETC___d962 = DEF_ret_ifc_dmhc_mslot_counter_07_EQ_255___d958 && DEF_ret_ifc_dmhc_hash_units_0_init__h386;
  if (DEF_ret_ifc_dmhc_hash_units_0_init_OR_NOT_ret_ifc__ETC___d960)
    INST_ret_ifc_dmhc_m_table.METH_b_put((tUInt8)1u, DEF_x2__h117629, UWide_literal_65_h0);
  if (DEF_ret_ifc_dmhc_hash_units_0_init_OR_NOT_ret_ifc__ETC___d960)
    INST_ret_ifc_dmhc_mslot_counter.METH_write(DEF_IF_ret_ifc_dmhc_mslot_counter_07_EQ_255_58_THE_ETC___d961);
  if (DEF_ret_ifc_dmhc_mslot_counter_07_EQ_255_58_AND_re_ETC___d962)
    INST_ret_ifc_dmhc_inited.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_ret_ifc_dmhc_mslot_counter_07_EQ_255_58_AND_re_ETC___d962)
      DEF_v__h99415 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_ret_ifc_dmhc_mslot_counter_07_EQ_255_58_AND_re_ETC___d962)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_2, DEF_v__h99415);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_lookup_gtables()
{
  tUInt8 DEF_re_maddr__h99689;
  tUInt32 DEF_re_value__h99690;
  tUInt8 DEF_x_a_read_maddr__h35336;
  tUInt8 DEF_x_a_read_maddr__h35453;
  tUInt8 DEF_x_a_read_maddr__h35570;
  tUInt32 DEF_x_a_read_value__h35335;
  tUInt32 DEF_x_a_read_value__h35452;
  tUInt32 DEF_x_a_read_value__h35569;
  tUInt64 DEF_v__h99444;
  DEF_v__h99444 = INST_ret_ifc_dmhc_stage1_ff.METH_first();
  DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267 = INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266 = INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265 = INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_read();
  DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264 = INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_read();
  DEF_x_a_read_value__h35569 = (tUInt32)(DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267 >> 18u);
  DEF_x_a_read_value__h35452 = (tUInt32)(DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266 >> 18u);
  DEF_x_a_read_value__h35335 = (tUInt32)(DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265 >> 18u);
  DEF_x_a_read_maddr__h35570 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267 >> 10u));
  DEF_x_a_read_maddr__h35453 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266 >> 10u));
  DEF_re_value__h99690 = ((((tUInt32)(DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264 >> 18u)) ^ DEF_x_a_read_value__h35335) ^ DEF_x_a_read_value__h35452) ^ DEF_x_a_read_value__h35569;
  DEF_x_a_read_maddr__h35336 = (tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265 >> 10u));
  DEF_re_maddr__h99689 = ((((tUInt8)((tUInt8)255u & (DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264 >> 10u))) ^ DEF_x_a_read_maddr__h35336) ^ DEF_x_a_read_maddr__h35453) ^ DEF_x_a_read_maddr__h35570;
  INST_ret_ifc_dmhc_stage1_ff.METH_deq();
  INST_ret_ifc_dmhc_rec_value.METH_wset(DEF_re_value__h99690);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h99978 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,8,10",
		   &__str_literal_3,
		   DEF_v__h99978,
		   DEF_re_maddr__h99689,
		   DEF_re_value__h99690);
  INST_ret_ifc_dmhc_m_table.METH_a_put((tUInt8)0u,
				       DEF_re_maddr__h99689,
				       UWide_literal_65_haaaaaaaaaaaaaaaa);
  INST_ret_ifc_dmhc_stage2_ff.METH_enq(DEF_v__h99444);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_dmhc_lookup_mtable()
{
  tUInt8 DEF_ret_ifc_dmhc_stage2_ff_first__89_EQ_ret_ifc_dm_ETC___d990;
  tUInt32 DEF_x_a_read_value__h17927;
  tUInt64 DEF_x_a_read_key__h17926;
  tUInt64 DEF_v__h100099;
  DEF_ret_ifc_dmhc_m_table_a_read____d61 = INST_ret_ifc_dmhc_m_table.METH_a_read();
  DEF_v__h100099 = INST_ret_ifc_dmhc_stage2_ff.METH_first();
  DEF_x_a_read_key__h17926 = primExtract64(54u,
					   65u,
					   DEF_ret_ifc_dmhc_m_table_a_read____d61,
					   32u,
					   63u,
					   32u,
					   10u);
  DEF_x_a_read_value__h17927 = DEF_ret_ifc_dmhc_m_table_a_read____d61.get_bits_in_word32(0u, 0u, 10u);
  DEF_ret_ifc_dmhc_stage2_ff_first__89_EQ_ret_ifc_dm_ETC___d990 = DEF_v__h100099 == DEF_x_a_read_key__h17926;
  INST_ret_ifc_dmhc_stage2_ff.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h100157 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,54,10",
		   &__str_literal_4,
		   DEF_v__h100157,
		   DEF_x_a_read_key__h17926,
		   DEF_x_a_read_value__h17927);
  INST_ret_ifc_dmhc_is_hit_wire.METH_wset(DEF_ret_ifc_dmhc_stage2_ff_first__89_EQ_ret_ifc_dm_ETC___d990);
  INST_ret_ifc_dmhc_rec_value.METH_wset(DEF_x_a_read_value__h17927);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_do_read()
{
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_7_077_XOR_re_ETC___d1087;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_4_043_XOR_re_ETC___d1053;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_5_054_XOR_re_ETC___d1064;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_8_088_XOR_re_ETC___d1098;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_3_032_XOR_re_ETC___d1042;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_2_021_XOR_re_ETC___d1031;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_0_99_XOR_ret_ETC___d1009;
  tUInt32 DEF_hash_val__h100915;
  tUInt32 DEF_hash_val__h103987;
  tUInt32 DEF_hash_val__h112591;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_6_066_XOR_re_ETC___d1076;
  tUInt32 DEF_hash_val__h107947;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__98_BIT_1_010_THE_ETC___d1102;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__98_BIT_10_011_TH_ETC___d1104;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__98_BIT_19_013_TH_ETC___d1107;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__98_BIT_28_015_TH_ETC___d1110;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__98_BIT_37_017_TH_ETC___d1113;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__98_BIT_46_019_TH_ETC___d1116;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__98_BIT_8_088_THE_ETC___d1164;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__98_BIT_17_089_TH_ETC___d1166;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__98_BIT_26_091_TH_ETC___d1169;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__98_BIT_35_093_TH_ETC___d1172;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__98_BIT_44_095_TH_ETC___d1175;
  tUInt32 DEF_IF_ret_ifc_readReqFifo_first__98_BIT_53_097_TH_ETC___d1178;
  tUInt8 DEF_x_BIT_0___h112975;
  tUInt8 DEF_x_BIT_1___h104316;
  tUInt8 DEF_x_BIT_2___h113093;
  tUInt8 DEF_x_BIT_3___h108624;
  tUInt8 DEF_x_BIT_4___h113152;
  tUInt8 DEF_x_BIT_5___h108388;
  tUInt8 DEF_x_BIT_6___h113034;
  tUInt8 DEF_x_BIT_7___h108506;
  tUInt8 DEF_x_BIT_8___h112920;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_10___d1011;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_13___d1044;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_17___d1089;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_19___d1013;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_22___d1046;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_26___d1091;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_28___d1015;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_31___d1048;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_35___d1093;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_37___d1017;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_40___d1050;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_44___d1095;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_46___d1019;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_49___d1052;
  tUInt8 DEF_ret_ifc_readReqFifo_first__98_BIT_53___d1097;
  tUInt64 DEF_ret_ifc_readReqFifo_first____d998;
  DEF_ret_ifc_readReqFifo_first____d998 = INST_ret_ifc_readReqFifo.METH_first();
  DEF_ret_ifc_readReqFifo_first__98_BIT_53___d1097 = (tUInt8)(DEF_ret_ifc_readReqFifo_first____d998 >> 53u);
  DEF_ret_ifc_readReqFifo_first__98_BIT_49___d1052 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 49u));
  DEF_ret_ifc_readReqFifo_first__98_BIT_46___d1019 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 46u));
  DEF_ret_ifc_readReqFifo_first__98_BIT_40___d1050 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 40u));
  DEF_ret_ifc_readReqFifo_first__98_BIT_44___d1095 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 44u));
  DEF_ret_ifc_readReqFifo_first__98_BIT_37___d1017 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 37u));
  DEF_ret_ifc_readReqFifo_first__98_BIT_35___d1093 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 35u));
  DEF_ret_ifc_readReqFifo_first__98_BIT_31___d1048 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 31u));
  DEF_ret_ifc_readReqFifo_first__98_BIT_28___d1015 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 28u));
  DEF_ret_ifc_readReqFifo_first__98_BIT_26___d1091 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 26u));
  DEF_ret_ifc_readReqFifo_first__98_BIT_22___d1046 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 22u));
  DEF_ret_ifc_readReqFifo_first__98_BIT_17___d1089 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 17u));
  DEF_ret_ifc_readReqFifo_first__98_BIT_19___d1013 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 19u));
  DEF_ret_ifc_readReqFifo_first__98_BIT_13___d1044 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 13u));
  DEF_x_BIT_8___h112920 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 8u));
  DEF_ret_ifc_readReqFifo_first__98_BIT_10___d1011 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 10u));
  DEF_x_BIT_7___h108506 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 7u));
  DEF_x_BIT_6___h113034 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 6u));
  DEF_x_BIT_4___h113152 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 4u));
  DEF_x_BIT_5___h108388 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 5u));
  DEF_x_BIT_3___h108624 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 3u));
  DEF_x_BIT_2___h113093 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 2u));
  DEF_x_BIT_1___h104316 = (tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 1u));
  DEF_x_BIT_0___h112975 = (tUInt8)((tUInt8)1u & DEF_ret_ifc_readReqFifo_first____d998);
  DEF_IF_ret_ifc_readReqFifo_first__98_BIT_53_097_TH_ETC___d1178 = DEF_ret_ifc_readReqFifo_first__98_BIT_53___d1097 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__98_BIT_44_095_TH_ETC___d1175 = DEF_ret_ifc_readReqFifo_first__98_BIT_44___d1095 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__98_BIT_26_091_TH_ETC___d1169 = DEF_ret_ifc_readReqFifo_first__98_BIT_26___d1091 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__98_BIT_35_093_TH_ETC___d1172 = DEF_ret_ifc_readReqFifo_first__98_BIT_35___d1093 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__98_BIT_17_089_TH_ETC___d1166 = DEF_ret_ifc_readReqFifo_first__98_BIT_17___d1089 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__98_BIT_8_088_THE_ETC___d1164 = DEF_x_BIT_8___h112920 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__98_BIT_46_019_TH_ETC___d1116 = DEF_ret_ifc_readReqFifo_first__98_BIT_46___d1019 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__98_BIT_37_017_TH_ETC___d1113 = DEF_ret_ifc_readReqFifo_first__98_BIT_37___d1017 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__98_BIT_28_015_TH_ETC___d1110 = DEF_ret_ifc_readReqFifo_first__98_BIT_28___d1015 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__98_BIT_10_011_TH_ETC___d1104 = DEF_ret_ifc_readReqFifo_first__98_BIT_10___d1011 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__98_BIT_19_013_TH_ETC___d1107 = DEF_ret_ifc_readReqFifo_first__98_BIT_19___d1013 ? 1u : 0u;
  DEF_IF_ret_ifc_readReqFifo_first__98_BIT_1_010_THE_ETC___d1102 = DEF_x_BIT_1___h104316 ? 1u : 0u;
  DEF_ret_ifc_readReqFifo_first__98_BIT_6_066_XOR_re_ETC___d1076 = ((((DEF_x_BIT_6___h113034 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 15u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 24u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 33u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 42u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 51u)));
  DEF_ret_ifc_readReqFifo_first__98_BIT_0_99_XOR_ret_ETC___d1009 = ((((DEF_x_BIT_0___h112975 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 9u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 18u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 27u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 36u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 45u)));
  DEF_ret_ifc_readReqFifo_first__98_BIT_2_021_XOR_re_ETC___d1031 = ((((DEF_x_BIT_2___h113093 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 11u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 20u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 29u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 38u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 47u)));
  DEF_ret_ifc_readReqFifo_first__98_BIT_3_032_XOR_re_ETC___d1042 = ((((DEF_x_BIT_3___h108624 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 12u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 21u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 30u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 39u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 48u)));
  DEF_ret_ifc_readReqFifo_first__98_BIT_8_088_XOR_re_ETC___d1098 = ((((DEF_x_BIT_8___h112920 ^ DEF_ret_ifc_readReqFifo_first__98_BIT_17___d1089) ^ DEF_ret_ifc_readReqFifo_first__98_BIT_26___d1091) ^ DEF_ret_ifc_readReqFifo_first__98_BIT_35___d1093) ^ DEF_ret_ifc_readReqFifo_first__98_BIT_44___d1095) ^ DEF_ret_ifc_readReqFifo_first__98_BIT_53___d1097;
  DEF_hash_val__h107947 = 511u & ((((((tUInt32)(((((((tUInt8)((DEF_x_BIT_4___h113152 ? 1u : 0u) >> 5u)) ^ ((tUInt8)((DEF_ret_ifc_readReqFifo_first__98_BIT_13___d1044 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_readReqFifo_first__98_BIT_22___d1046 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_readReqFifo_first__98_BIT_31___d1048 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_readReqFifo_first__98_BIT_40___d1050 ? 1u : 0u) >> 5u))) ^ ((tUInt8)((DEF_ret_ifc_readReqFifo_first__98_BIT_49___d1052 ? 1u : 0u) >> 5u)))) << 5u) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_8_088_XOR_re_ETC___d1098)) << 4u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_6_066_XOR_re_ETC___d1076)) << 3u)) | (tUInt32)(((((((tUInt8)((tUInt8)7u & (DEF_ret_ifc_readReqFifo_first____d998 >> 3u))) ^ ((tUInt8)((tUInt8)7u & (DEF_ret_ifc_readReqFifo_first____d998 >> 12u)))) ^ ((tUInt8)((tUInt8)7u & (DEF_ret_ifc_readReqFifo_first____d998 >> 21u)))) ^ ((tUInt8)((tUInt8)7u & (DEF_ret_ifc_readReqFifo_first____d998 >> 30u)))) ^ ((tUInt8)((tUInt8)7u & (DEF_ret_ifc_readReqFifo_first____d998 >> 39u)))) ^ ((tUInt8)((tUInt8)7u & (DEF_ret_ifc_readReqFifo_first____d998 >> 48u)))));
  DEF_ret_ifc_readReqFifo_first__98_BIT_5_054_XOR_re_ETC___d1064 = ((((DEF_x_BIT_5___h108388 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 14u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 23u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 32u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 41u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 50u)));
  DEF_ret_ifc_readReqFifo_first__98_BIT_4_043_XOR_re_ETC___d1053 = ((((DEF_x_BIT_4___h113152 ^ DEF_ret_ifc_readReqFifo_first__98_BIT_13___d1044) ^ DEF_ret_ifc_readReqFifo_first__98_BIT_22___d1046) ^ DEF_ret_ifc_readReqFifo_first__98_BIT_31___d1048) ^ DEF_ret_ifc_readReqFifo_first__98_BIT_40___d1050) ^ DEF_ret_ifc_readReqFifo_first__98_BIT_49___d1052;
  DEF_hash_val__h112591 = 511u & (((((((((((tUInt32)(((((((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__98_BIT_8_088_THE_ETC___d1164 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__98_BIT_17_089_TH_ETC___d1166 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__98_BIT_26_091_TH_ETC___d1169 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__98_BIT_35_093_TH_ETC___d1172 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__98_BIT_44_095_TH_ETC___d1175 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__98_BIT_53_097_TH_ETC___d1178 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_6_066_XOR_re_ETC___d1076)) << 7u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_2_021_XOR_re_ETC___d1031)) << 6u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_4_043_XOR_re_ETC___d1053)) << 5u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_4_043_XOR_re_ETC___d1053)) << 4u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_2_021_XOR_re_ETC___d1031)) << 3u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_6_066_XOR_re_ETC___d1076)) << 2u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_0_99_XOR_ret_ETC___d1009)) << 1u)) | (tUInt32)(((((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__98_BIT_8_088_THE_ETC___d1164)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__98_BIT_17_089_TH_ETC___d1166))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__98_BIT_26_091_TH_ETC___d1169))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__98_BIT_35_093_TH_ETC___d1172))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__98_BIT_44_095_TH_ETC___d1175))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__98_BIT_53_097_TH_ETC___d1178))));
  DEF_ret_ifc_readReqFifo_first__98_BIT_7_077_XOR_re_ETC___d1087 = ((((DEF_x_BIT_7___h108506 ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 16u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 25u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 34u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 43u)))) ^ ((tUInt8)((tUInt8)1u & (DEF_ret_ifc_readReqFifo_first____d998 >> 52u)));
  DEF_hash_val__h103987 = 511u & (((((((((((tUInt32)(((((((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__98_BIT_1_010_THE_ETC___d1102 >> 8u)) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__98_BIT_10_011_TH_ETC___d1104 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__98_BIT_19_013_TH_ETC___d1107 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__98_BIT_28_015_TH_ETC___d1110 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__98_BIT_37_017_TH_ETC___d1113 >> 8u))) ^ ((tUInt8)(DEF_IF_ret_ifc_readReqFifo_first__98_BIT_46_019_TH_ETC___d1116 >> 8u)))) << 8u) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_6_066_XOR_re_ETC___d1076)) << 7u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_7_077_XOR_re_ETC___d1087)) << 6u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_4_043_XOR_re_ETC___d1053)) << 5u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_5_054_XOR_re_ETC___d1064)) << 4u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_2_021_XOR_re_ETC___d1031)) << 3u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_3_032_XOR_re_ETC___d1042)) << 2u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_0_99_XOR_ret_ETC___d1009)) << 1u)) | (tUInt32)(((((((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__98_BIT_1_010_THE_ETC___d1102)) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__98_BIT_10_011_TH_ETC___d1104))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__98_BIT_19_013_TH_ETC___d1107))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__98_BIT_28_015_TH_ETC___d1110))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__98_BIT_37_017_TH_ETC___d1113))) ^ ((tUInt8)((tUInt8)1u & DEF_IF_ret_ifc_readReqFifo_first__98_BIT_46_019_TH_ETC___d1116))));
  DEF_hash_val__h100915 = 511u & (((((((((((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_0_99_XOR_ret_ETC___d1009)) << 8u) | (((tUInt32)(((((DEF_x_BIT_1___h104316 ^ DEF_ret_ifc_readReqFifo_first__98_BIT_10___d1011) ^ DEF_ret_ifc_readReqFifo_first__98_BIT_19___d1013) ^ DEF_ret_ifc_readReqFifo_first__98_BIT_28___d1015) ^ DEF_ret_ifc_readReqFifo_first__98_BIT_37___d1017) ^ DEF_ret_ifc_readReqFifo_first__98_BIT_46___d1019)) << 7u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_2_021_XOR_re_ETC___d1031)) << 6u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_3_032_XOR_re_ETC___d1042)) << 5u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_4_043_XOR_re_ETC___d1053)) << 4u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_5_054_XOR_re_ETC___d1064)) << 3u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_6_066_XOR_re_ETC___d1076)) << 2u)) | (((tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_7_077_XOR_re_ETC___d1087)) << 1u)) | (tUInt32)(DEF_ret_ifc_readReqFifo_first__98_BIT_8_088_XOR_re_ETC___d1098));
  INST_ret_ifc_readReqFifo.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v___1__h100806 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,s,54",
		   &__str_literal_5,
		   DEF_v___1__h100806,
		   &PARAM_param1,
		   DEF_ret_ifc_readReqFifo_first____d998);
  INST_ret_ifc_dmhc_stage1_ff.METH_enq(DEF_ret_ifc_readReqFifo_first____d998);
  INST_ret_ifc_dmhc_hash_units_0_g_table.METH_a_put((tUInt8)0u, DEF_hash_val__h100915, 178956970u);
  INST_ret_ifc_dmhc_hash_units_1_g_table.METH_a_put((tUInt8)0u, DEF_hash_val__h103987, 178956970u);
  INST_ret_ifc_dmhc_hash_units_2_g_table.METH_a_put((tUInt8)0u, DEF_hash_val__h107947, 178956970u);
  INST_ret_ifc_delay_ff.METH_enq(DEF_ret_ifc_readReqFifo_first____d998);
  INST_ret_ifc_dmhc_hash_units_3_g_table.METH_a_put((tUInt8)0u, DEF_hash_val__h112591, 178956970u);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_do_delay()
{
  tUInt64 DEF_v__h116560;
  DEF_ret_ifc_dmhc_is_hit_wire_wget____d1202 = INST_ret_ifc_dmhc_is_hit_wire.METH_wget();
  DEF_ret_ifc_dmhc_is_hit_wire_whas____d1201 = INST_ret_ifc_dmhc_is_hit_wire.METH_whas();
  DEF_v__h116560 = INST_ret_ifc_delay_ff.METH_first();
  DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203 = DEF_ret_ifc_dmhc_is_hit_wire_whas____d1201 && DEF_ret_ifc_dmhc_is_hit_wire_wget____d1202;
  INST_ret_ifc_delay_ff.METH_deq();
  INST_ret_ifc_delay2_ff.METH_enq(DEF_v__h116560);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h116638 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,1",
		   &__str_literal_6,
		   DEF_v__h116638,
		   DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::RL_ret_ifc_do_resp()
{
  tUInt8 DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__201_215_OR__ETC___d1217;
  tUInt32 DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1213;
  tUInt32 DEF_IF_ret_ifc_dmhc_rec_value_whas__209_THEN_ret_i_ETC___d1211;
  tUInt32 DEF_x_wget__h2155;
  tUInt64 DEF_v__h116671;
  DEF_ret_ifc_dmhc_is_hit_wire_wget____d1202 = INST_ret_ifc_dmhc_is_hit_wire.METH_wget();
  DEF_ret_ifc_dmhc_is_hit_wire_whas____d1201 = INST_ret_ifc_dmhc_is_hit_wire.METH_whas();
  DEF_v__h116671 = INST_ret_ifc_delay2_ff.METH_first();
  DEF_x_wget__h2155 = INST_ret_ifc_dmhc_rec_value.METH_wget();
  DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203 = DEF_ret_ifc_dmhc_is_hit_wire_whas____d1201 && DEF_ret_ifc_dmhc_is_hit_wire_wget____d1202;
  DEF_IF_ret_ifc_dmhc_rec_value_whas__209_THEN_ret_i_ETC___d1211 = INST_ret_ifc_dmhc_rec_value.METH_whas() ? DEF_x_wget__h2155 : 0u;
  DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1213 = 2047u & ((((tUInt32)(DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203)) << 10u) | (DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203 ? DEF_IF_ret_ifc_dmhc_rec_value_whas__209_THEN_ret_i_ETC___d1211 : DEF_IF_ret_ifc_dmhc_rec_value_whas__209_THEN_ret_i_ETC___d1211));
  DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__201_215_OR__ETC___d1217 = !DEF_ret_ifc_dmhc_is_hit_wire_whas____d1201 || !DEF_ret_ifc_dmhc_is_hit_wire_wget____d1202;
  INST_ret_ifc_delay2_ff.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v___1__h116728 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,s,54,1",
		   &__str_literal_7,
		   DEF_v___1__h116728,
		   &PARAM_param1,
		   DEF_v__h116671,
		   DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203);
  INST_ret_ifc_readDataFifo.METH_enq(DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1213);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203)
      DEF_v__h116897 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203)
      dollar_fwrite(sim_hdl, this, "32,s,64", 2147483649u, &__str_literal_8, DEF_v__h116897);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203)
      dollar_fwrite(sim_hdl, this, "32,s,s", 2147483649u, &PARAM_param1, &__str_literal_9);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_10);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,s,10",
		    2147483649u,
		    &__str_literal_11,
		    &__str_literal_12,
		    DEF_IF_ret_ifc_dmhc_rec_value_whas__209_THEN_ret_i_ETC___d1211);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_13);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_14);
    if (DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203)
      dollar_fflush("32", 2147483649u);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__201_215_OR__ETC___d1217)
      DEF_v__h117027 = dollar_time(sim_hdl);
  }
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__201_215_OR__ETC___d1217)
      dollar_fwrite(sim_hdl, this, "32,s,64", 2147483649u, &__str_literal_8, DEF_v__h117027);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__201_215_OR__ETC___d1217)
      dollar_fwrite(sim_hdl, this, "32,s,s", 2147483649u, &PARAM_param1, &__str_literal_9);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__201_215_OR__ETC___d1217)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_10);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__201_215_OR__ETC___d1217)
      dollar_fwrite(sim_hdl, this, "32,s,s", 2147483649u, &__str_literal_15, &__str_literal_16);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__201_215_OR__ETC___d1217)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_13);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__201_215_OR__ETC___d1217)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_14);
    if (DEF_NOT_ret_ifc_dmhc_is_hit_wire_whas__201_215_OR__ETC___d1217)
      dollar_fflush("32", 2147483649u);
  }
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_9()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 && (((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_17);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_10()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 && ((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_18);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_11()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9 && (((DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_19);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_12()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9 && ((DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_20);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_13()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9 && (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_21);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_14()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 && DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9)
      dollar_error(sim_hdl, this, "s", &__str_literal_22);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_23()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 && ((((((((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_23);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_24()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 && (((((((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_24);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_25()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9 && ((((((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_25);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_26()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9 && (((((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_26);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_27()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 && ((((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_27);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_28()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 && (((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_28);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_29()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9 && ((((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_29);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_30()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9 && (((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_30);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_31()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9 && ((DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_31);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_32()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 && (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 || DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_32);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::__me_check_33()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 && DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9)
      dollar_error(sim_hdl, this, "s", &__str_literal_33);
}


/* Methods */

void MOD_mkMatchTable_ModuleL2SwitchDmac::METH_lookupPort_request_put(tUInt64 ARG_lookupPort_request_put)
{
  INST_ret_ifc_readReqFifo.METH_enq(ARG_lookupPort_request_put);
}

tUInt8 MOD_mkMatchTable_ModuleL2SwitchDmac::METH_RDY_lookupPort_request_put()
{
  tUInt8 PORT_RDY_lookupPort_request_put;
  tUInt8 DEF_CAN_FIRE_lookupPort_request_put;
  DEF_CAN_FIRE_lookupPort_request_put = INST_ret_ifc_readReqFifo.METH_i_notFull();
  PORT_RDY_lookupPort_request_put = DEF_CAN_FIRE_lookupPort_request_put;
  return PORT_RDY_lookupPort_request_put;
}

tUInt32 MOD_mkMatchTable_ModuleL2SwitchDmac::METH_lookupPort_response_get()
{
  tUInt8 DEF_NOT_ret_ifc_readDataFifo_first__220_BIT_10_221___d1223;
  tUInt32 DEF_IF_ret_ifc_readDataFifo_first__220_BIT_10_221__ETC___d1224;
  tUInt8 DEF_ret_ifc_readDataFifo_first__220_BIT_10___d1221;
  tUInt32 DEF_value__h117359;
  tUInt32 DEF_ret_ifc_readDataFifo_first____d1220;
  tUInt32 PORT_lookupPort_response_get;
  DEF_ret_ifc_readDataFifo_first____d1220 = INST_ret_ifc_readDataFifo.METH_first();
  DEF_value__h117359 = (tUInt32)(1023u & DEF_ret_ifc_readDataFifo_first____d1220);
  DEF_ret_ifc_readDataFifo_first__220_BIT_10___d1221 = (tUInt8)(DEF_ret_ifc_readDataFifo_first____d1220 >> 10u);
  DEF_IF_ret_ifc_readDataFifo_first__220_BIT_10_221__ETC___d1224 = DEF_ret_ifc_readDataFifo_first__220_BIT_10___d1221 ? DEF_value__h117359 : DEF_value__h117359;
  PORT_lookupPort_response_get = 2047u & ((((tUInt32)(DEF_ret_ifc_readDataFifo_first__220_BIT_10___d1221)) << 10u) | DEF_IF_ret_ifc_readDataFifo_first__220_BIT_10_221__ETC___d1224);
  DEF_NOT_ret_ifc_readDataFifo_first__220_BIT_10_221___d1223 = !DEF_ret_ifc_readDataFifo_first__220_BIT_10___d1221;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h117299 = dollar_time(sim_hdl);
  INST_ret_ifc_readDataFifo.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_fwrite(sim_hdl, this, "32,s,64", 2147483649u, &__str_literal_8, DEF_v__h117299);
    dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &PARAM_param1);
    dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_34);
    if (DEF_ret_ifc_readDataFifo_first__220_BIT_10___d1221)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,s,10",
		    2147483649u,
		    &__str_literal_11,
		    &__str_literal_12,
		    DEF_value__h117359);
    if (DEF_NOT_ret_ifc_readDataFifo_first__220_BIT_10_221___d1223)
      dollar_fwrite(sim_hdl, this, "32,s,s", 2147483649u, &__str_literal_15, &__str_literal_16);
    dollar_fwrite(sim_hdl, this, "32,s", 2147483649u, &__str_literal_14);
    dollar_fflush("32", 2147483649u);
  }
  return PORT_lookupPort_response_get;
}

tUInt8 MOD_mkMatchTable_ModuleL2SwitchDmac::METH_RDY_lookupPort_response_get()
{
  tUInt8 PORT_RDY_lookupPort_response_get;
  tUInt8 DEF_CAN_FIRE_lookupPort_response_get;
  DEF_CAN_FIRE_lookupPort_response_get = INST_ret_ifc_readDataFifo.METH_i_notEmpty();
  PORT_RDY_lookupPort_response_get = DEF_CAN_FIRE_lookupPort_response_get;
  return PORT_RDY_lookupPort_response_get;
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::METH_add_entry_put(tUInt64 ARG_add_entry_put)
{
  tUInt8 DEF_NOT_ret_ifc_dmhc_miss_service_228___d1229;
  tUInt32 DEF_v_snd__h117528;
  tUInt64 DEF_v_fst__h117527;
  PORT_EN_add_entry_put = (tUInt8)1u;
  DEF_WILL_FIRE_add_entry_put = (tUInt8)1u;
  DEF_x2__h117629 = INST_ret_ifc_dmhc_mslot_counter.METH_read();
  DEF_ret_ifc_dmhc_miss_service__h117545 = INST_ret_ifc_dmhc_miss_service.METH_read();
  DEF_v_fst__h117527 = (tUInt64)(ARG_add_entry_put >> 10u);
  DEF_v_snd__h117528 = (tUInt32)(1023u & ARG_add_entry_put);
  DEF_NOT_ret_ifc_dmhc_miss_service_228___d1229 = !DEF_ret_ifc_dmhc_miss_service__h117545;
  DEF__1_CONCAT_add_entry_put___d1230.build_concat(8589934591llu & ((((tUInt64)((tUInt8)1u)) << 32u) | (tUInt64)((tUInt32)(ARG_add_entry_put >> 32u))),
						   32u,
						   33u).set_whole_word((tUInt32)(ARG_add_entry_put), 0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v___1__h117497 = dollar_time(sim_hdl);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,64,54,10",
		   &__str_literal_35,
		   DEF_v___1__h117497,
		   DEF_v_fst__h117527,
		   DEF_v_snd__h117528);
  if (DEF_NOT_ret_ifc_dmhc_miss_service_228___d1229)
    INST_ret_ifc_dmhc_new_mslot.METH_write(DEF__1_CONCAT_add_entry_put___d1230);
  if (DEF_NOT_ret_ifc_dmhc_miss_service_228___d1229)
    INST_ret_ifc_dmhc_miss_service.METH_write((tUInt8)1u);
  if (DEF_NOT_ret_ifc_dmhc_miss_service_228___d1229)
    INST_ret_ifc_dmhc_m_table.METH_b_put((tUInt8)0u,
					 DEF_x2__h117629,
					 UWide_literal_65_haaaaaaaaaaaaaaaa);
  if (DEF_NOT_ret_ifc_dmhc_miss_service_228___d1229)
    INST_ret_ifc_dmhc_mslot_replacement_start_reg.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkMatchTable_ModuleL2SwitchDmac::METH_RDY_add_entry_put()
{
  tUInt8 PORT_RDY_add_entry_put;
  tUInt8 DEF_CAN_FIRE_add_entry_put;
  DEF_ret_ifc_dmhc_inited___d956 = INST_ret_ifc_dmhc_inited.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d392 = INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h58278 = INST_ret_ifc_dmhc_mslot_replacement_state_fired.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d365 = INST_ret_ifc_dmhc_mslot_replacement_abort.METH_whas();
  DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h58276 = INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d366 = INST_ret_ifc_dmhc_mslot_replacement_abort.METH_wget();
  DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h99148 = INST_ret_ifc_dmhc_mslot_replacement_start_reg.METH_read();
  DEF_ret_ifc_dmhc_miss_service__h117545 = INST_ret_ifc_dmhc_miss_service.METH_read();
  DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d395 = DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d392 == (tUInt8)12u;
  DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d367 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d365 && DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d366;
  DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d396 = (DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d367 || DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d392 == (tUInt8)0u) || DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d395;
  DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d953 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d396 && (!DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h58276 || DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h58278);
  DEF_CAN_FIRE_add_entry_put = DEF_ret_ifc_dmhc_inited___d956 && (DEF_ret_ifc_dmhc_miss_service__h117545 || (DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d953 && !DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h99148));
  PORT_RDY_add_entry_put = DEF_CAN_FIRE_add_entry_put;
  return PORT_RDY_add_entry_put;
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::METH_delete_entry_put(tUInt8 ARG_delete_entry_put)
{
}

tUInt8 MOD_mkMatchTable_ModuleL2SwitchDmac::METH_RDY_delete_entry_put()
{
  tUInt8 PORT_RDY_delete_entry_put;
  tUInt8 DEF_CAN_FIRE_delete_entry_put;
  DEF_CAN_FIRE_delete_entry_put = (tUInt8)1u;
  PORT_RDY_delete_entry_put = DEF_CAN_FIRE_delete_entry_put;
  return PORT_RDY_delete_entry_put;
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::METH_modify_entry_put(tUInt32 ARG_modify_entry_put)
{
}

tUInt8 MOD_mkMatchTable_ModuleL2SwitchDmac::METH_RDY_modify_entry_put()
{
  tUInt8 PORT_RDY_modify_entry_put;
  tUInt8 DEF_CAN_FIRE_modify_entry_put;
  DEF_CAN_FIRE_modify_entry_put = (tUInt8)1u;
  PORT_RDY_modify_entry_put = DEF_CAN_FIRE_modify_entry_put;
  return PORT_RDY_modify_entry_put;
}


/* Reset routines */

void MOD_mkMatchTable_ModuleL2SwitchDmac::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_ret_ifc_readReqFifo.reset_RST(ARG_rst_in);
  INST_ret_ifc_readDataFifo.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_stage2_ff.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_stage1_ff.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_stage.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_mslot_counter.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_miss_service.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_ldvn_state_fired.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_ldvn_state_can_overlap.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_ldvn_start_reg_1.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_ldvn_start_reg.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_inited.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_3_is_miss.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_3_init.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_3_gslot_counter.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_2_is_miss.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_2_init.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_2_gslot_counter.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_1_is_miss.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_1_init.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_1_gslot_counter.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_0_is_miss.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_0_init.reset_RST(ARG_rst_in);
  INST_ret_ifc_dmhc_hash_units_0_gslot_counter.reset_RST(ARG_rst_in);
  INST_ret_ifc_delay_ff.reset_RST(ARG_rst_in);
  INST_ret_ifc_delay2_ff.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkMatchTable_ModuleL2SwitchDmac::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkMatchTable_ModuleL2SwitchDmac::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_ret_ifc_delay2_ff.dump_state(indent + 2u);
  INST_ret_ifc_delay_ff.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_gslots_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_gslots_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_gslots_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_gslots_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_hvals_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_hvals_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_hvals_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_hvals_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_evictee_mslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_0_g_table.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_0_gslot_counter.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_0_init.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_0_is_miss.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_1_g_table.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_1_gslot_counter.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_1_init.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_1_is_miss.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_2_g_table.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_2_gslot_counter.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_2_init.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_2_is_miss.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_3_g_table.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_3_gslot_counter.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_3_init.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_hash_units_3_is_miss.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_inited.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_is_hit_wire.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_abort.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_start_reg.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_start_reg_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_start_reg_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_start_wire.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_can_overlap.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_fired.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_overlap_pw.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_m_table.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_miss_service.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_counter.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_abort.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_start_wire.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_mslot_to_repair.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_gslots_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_gslots_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_gslots_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_gslots_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_hvals_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_hvals_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_hvals_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_hvals_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_new_mslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_rec_value.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_g_index.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_gslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_gslots_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_gslots_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_gslots_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_gslots_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_hvals_0.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_hvals_1.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_hvals_2.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_hvals_3.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_repair_mslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_stage.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_stage1_ff.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_stage2_ff.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_victim_g_index.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_victim_gslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_victim_mslot.dump_state(indent + 2u);
  INST_ret_ifc_dmhc_victim_mslot_addr.dump_state(indent + 2u);
  INST_ret_ifc_readDataFifo.dump_state(indent + 2u);
  INST_ret_ifc_readReqFifo.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkMatchTable_ModuleL2SwitchDmac::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 168u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_add_entry_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_add_entry_put___d1230", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h35975", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h36003", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h36031", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h36053", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h95759", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h95787", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h95815", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h95837", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_degree__h98626", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_0___d603", 28u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_1___d612", 28u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_2___d621", 28u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_gslots_3___d630", 28u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_evictee_mslot___d400", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_0_g_table_a_read____d264", 28u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_0_init__h386", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_1_g_table_a_read____d265", 28u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_2_g_table_a_read____d266", 28u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_hash_units_3_g_table_a_read____d267", 28u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_inited___d956", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_is_hit_wire_wget____d1202", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_is_hit_wire_whas____d1201", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_m_table_a_read____d61", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_miss_service__h117545", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_abort_wget____d366", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d367", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d396", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d953", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_abort_whas____d365", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_start_reg_1__h58276", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_start_reg__h99148", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_state_fired__h58278", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d392", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d395", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_mslot_to_repair___d64", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_0___d856", 28u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_1___d854", 28u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_2___d852", 28u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_gslots_3___d850", 28u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_new_mslot___d648", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_0___d276", 28u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_1___d274", 28u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_2___d272", 28u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_repair_gslots_3___d270", 28u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_38_EQ_0___d939", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v___1__h100806", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v___1__h116728", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v___1__h117497", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h100157", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h116638", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h116897", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h117027", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h117299", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h98751", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h99415", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h99978", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x2__h117629", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x2__h98807", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h98343", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_add_entry_put", 1u);
  num = INST_ret_ifc_delay2_ff.dump_VCD_defs(num);
  num = INST_ret_ifc_delay_ff.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_gslots_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_gslots_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_gslots_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_gslots_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_hvals_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_hvals_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_hvals_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_hvals_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_evictee_mslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_0_g_table.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_0_gslot_counter.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_0_init.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_0_is_miss.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_1_g_table.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_1_gslot_counter.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_1_init.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_1_is_miss.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_2_g_table.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_2_gslot_counter.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_2_init.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_2_is_miss.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_3_g_table.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_3_gslot_counter.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_3_init.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_hash_units_3_is_miss.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_inited.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_is_hit_wire.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_abort.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_start_reg.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_start_reg_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_start_reg_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_start_wire.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_can_overlap.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_fired.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_fired_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_overlap_pw.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_ldvn_state_set_pw.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_m_table.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_miss_service.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_counter.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_abort.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_start_reg.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_start_wire.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_fired.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_mslot_to_repair.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_gslots_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_gslots_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_gslots_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_gslots_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_hvals_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_hvals_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_hvals_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_hvals_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_new_mslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_rec_value.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_g_index.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_gslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_gslots_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_gslots_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_gslots_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_gslots_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_hvals_0.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_hvals_1.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_hvals_2.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_hvals_3.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_repair_mslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_stage.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_stage1_ff.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_stage2_ff.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_victim_g_index.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_victim_gslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_victim_mslot.dump_VCD_defs(num);
  num = INST_ret_ifc_dmhc_victim_mslot_addr.dump_VCD_defs(num);
  num = INST_ret_ifc_readDataFifo.dump_VCD_defs(num);
  num = INST_ret_ifc_readReqFifo.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::dump_VCD(tVCDDumpType dt,
						   unsigned int levels,
						   MOD_mkMatchTable_ModuleL2SwitchDmac &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::vcd_defs(tVCDDumpType dt,
						   MOD_mkMatchTable_ModuleL2SwitchDmac &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 28u);
    vcd_write_x(sim_hdl, num++, 28u);
    vcd_write_x(sim_hdl, num++, 28u);
    vcd_write_x(sim_hdl, num++, 28u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 28u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 28u);
    vcd_write_x(sim_hdl, num++, 28u);
    vcd_write_x(sim_hdl, num++, 28u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 28u);
    vcd_write_x(sim_hdl, num++, 28u);
    vcd_write_x(sim_hdl, num++, 28u);
    vcd_write_x(sim_hdl, num++, 28u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 28u);
    vcd_write_x(sim_hdl, num++, 28u);
    vcd_write_x(sim_hdl, num++, 28u);
    vcd_write_x(sim_hdl, num++, 28u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9) != DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9, 1u);
	backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_add_entry_put) != DEF_WILL_FIRE_add_entry_put)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_add_entry_put, 1u);
	backing.DEF_WILL_FIRE_add_entry_put = DEF_WILL_FIRE_add_entry_put;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_add_entry_put___d1230) != DEF__1_CONCAT_add_entry_put___d1230)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_add_entry_put___d1230, 65u);
	backing.DEF__1_CONCAT_add_entry_put___d1230 = DEF__1_CONCAT_add_entry_put___d1230;
      }
      ++num;
      if ((backing.DEF__read_degree__h35975) != DEF__read_degree__h35975)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h35975, 2u);
	backing.DEF__read_degree__h35975 = DEF__read_degree__h35975;
      }
      ++num;
      if ((backing.DEF__read_degree__h36003) != DEF__read_degree__h36003)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h36003, 2u);
	backing.DEF__read_degree__h36003 = DEF__read_degree__h36003;
      }
      ++num;
      if ((backing.DEF__read_degree__h36031) != DEF__read_degree__h36031)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h36031, 2u);
	backing.DEF__read_degree__h36031 = DEF__read_degree__h36031;
      }
      ++num;
      if ((backing.DEF__read_degree__h36053) != DEF__read_degree__h36053)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h36053, 2u);
	backing.DEF__read_degree__h36053 = DEF__read_degree__h36053;
      }
      ++num;
      if ((backing.DEF__read_degree__h95759) != DEF__read_degree__h95759)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h95759, 2u);
	backing.DEF__read_degree__h95759 = DEF__read_degree__h95759;
      }
      ++num;
      if ((backing.DEF__read_degree__h95787) != DEF__read_degree__h95787)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h95787, 2u);
	backing.DEF__read_degree__h95787 = DEF__read_degree__h95787;
      }
      ++num;
      if ((backing.DEF__read_degree__h95815) != DEF__read_degree__h95815)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h95815, 2u);
	backing.DEF__read_degree__h95815 = DEF__read_degree__h95815;
      }
      ++num;
      if ((backing.DEF__read_degree__h95837) != DEF__read_degree__h95837)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h95837, 2u);
	backing.DEF__read_degree__h95837 = DEF__read_degree__h95837;
      }
      ++num;
      if ((backing.DEF__read_degree__h98626) != DEF__read_degree__h98626)
      {
	vcd_write_val(sim_hdl, num, DEF__read_degree__h98626, 2u);
	backing.DEF__read_degree__h98626 = DEF__read_degree__h98626;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_0___d603) != DEF_ret_ifc_dmhc_evictee_gslots_0___d603)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_0___d603, 28u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_0___d603 = DEF_ret_ifc_dmhc_evictee_gslots_0___d603;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_1___d612) != DEF_ret_ifc_dmhc_evictee_gslots_1___d612)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_1___d612, 28u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_1___d612 = DEF_ret_ifc_dmhc_evictee_gslots_1___d612;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_2___d621) != DEF_ret_ifc_dmhc_evictee_gslots_2___d621)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_2___d621, 28u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_2___d621 = DEF_ret_ifc_dmhc_evictee_gslots_2___d621;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_gslots_3___d630) != DEF_ret_ifc_dmhc_evictee_gslots_3___d630)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_gslots_3___d630, 28u);
	backing.DEF_ret_ifc_dmhc_evictee_gslots_3___d630 = DEF_ret_ifc_dmhc_evictee_gslots_3___d630;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_evictee_mslot___d400) != DEF_ret_ifc_dmhc_evictee_mslot___d400)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_evictee_mslot___d400, 65u);
	backing.DEF_ret_ifc_dmhc_evictee_mslot___d400 = DEF_ret_ifc_dmhc_evictee_mslot___d400;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264) != DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264, 28u);
	backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_0_init__h386) != DEF_ret_ifc_dmhc_hash_units_0_init__h386)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_0_init__h386, 1u);
	backing.DEF_ret_ifc_dmhc_hash_units_0_init__h386 = DEF_ret_ifc_dmhc_hash_units_0_init__h386;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265) != DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265, 28u);
	backing.DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265 = DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266) != DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266, 28u);
	backing.DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266 = DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267) != DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267, 28u);
	backing.DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267 = DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_inited___d956) != DEF_ret_ifc_dmhc_inited___d956)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_inited___d956, 1u);
	backing.DEF_ret_ifc_dmhc_inited___d956 = DEF_ret_ifc_dmhc_inited___d956;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_is_hit_wire_wget____d1202) != DEF_ret_ifc_dmhc_is_hit_wire_wget____d1202)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_is_hit_wire_wget____d1202, 1u);
	backing.DEF_ret_ifc_dmhc_is_hit_wire_wget____d1202 = DEF_ret_ifc_dmhc_is_hit_wire_wget____d1202;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203) != DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203, 1u);
	backing.DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203 = DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_is_hit_wire_whas____d1201) != DEF_ret_ifc_dmhc_is_hit_wire_whas____d1201)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_is_hit_wire_whas____d1201, 1u);
	backing.DEF_ret_ifc_dmhc_is_hit_wire_whas____d1201 = DEF_ret_ifc_dmhc_is_hit_wire_whas____d1201;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_m_table_a_read____d61) != DEF_ret_ifc_dmhc_m_table_a_read____d61)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_m_table_a_read____d61, 65u);
	backing.DEF_ret_ifc_dmhc_m_table_a_read____d61 = DEF_ret_ifc_dmhc_m_table_a_read____d61;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_miss_service__h117545) != DEF_ret_ifc_dmhc_miss_service__h117545)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_miss_service__h117545, 1u);
	backing.DEF_ret_ifc_dmhc_miss_service__h117545 = DEF_ret_ifc_dmhc_miss_service__h117545;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d366) != DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d366)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d366, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d366 = DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d366;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d367) != DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d367)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d367, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d367 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d367;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d396) != DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d396)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d396, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d396 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d396;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d953) != DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d953)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d953, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d953 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d953;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d365) != DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d365)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d365, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d365 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d365;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h58276) != DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h58276)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h58276, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h58276 = DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h58276;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h99148) != DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h99148)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h99148, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h99148 = DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h99148;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h58278) != DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h58278)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h58278, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h58278 = DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h58278;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d392) != DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d392)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d392, 4u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d392 = DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d392;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d395) != DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d395)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d395, 1u);
	backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d395 = DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d395;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_mslot_to_repair___d64) != DEF_ret_ifc_dmhc_mslot_to_repair___d64)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_mslot_to_repair___d64, 65u);
	backing.DEF_ret_ifc_dmhc_mslot_to_repair___d64 = DEF_ret_ifc_dmhc_mslot_to_repair___d64;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_0___d856) != DEF_ret_ifc_dmhc_new_gslots_0___d856)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_0___d856, 28u);
	backing.DEF_ret_ifc_dmhc_new_gslots_0___d856 = DEF_ret_ifc_dmhc_new_gslots_0___d856;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_1___d854) != DEF_ret_ifc_dmhc_new_gslots_1___d854)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_1___d854, 28u);
	backing.DEF_ret_ifc_dmhc_new_gslots_1___d854 = DEF_ret_ifc_dmhc_new_gslots_1___d854;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_2___d852) != DEF_ret_ifc_dmhc_new_gslots_2___d852)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_2___d852, 28u);
	backing.DEF_ret_ifc_dmhc_new_gslots_2___d852 = DEF_ret_ifc_dmhc_new_gslots_2___d852;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_gslots_3___d850) != DEF_ret_ifc_dmhc_new_gslots_3___d850)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_gslots_3___d850, 28u);
	backing.DEF_ret_ifc_dmhc_new_gslots_3___d850 = DEF_ret_ifc_dmhc_new_gslots_3___d850;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_new_mslot___d648) != DEF_ret_ifc_dmhc_new_mslot___d648)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_new_mslot___d648, 65u);
	backing.DEF_ret_ifc_dmhc_new_mslot___d648 = DEF_ret_ifc_dmhc_new_mslot___d648;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_0___d276) != DEF_ret_ifc_dmhc_repair_gslots_0___d276)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_0___d276, 28u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_0___d276 = DEF_ret_ifc_dmhc_repair_gslots_0___d276;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_1___d274) != DEF_ret_ifc_dmhc_repair_gslots_1___d274)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_1___d274, 28u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_1___d274 = DEF_ret_ifc_dmhc_repair_gslots_1___d274;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_2___d272) != DEF_ret_ifc_dmhc_repair_gslots_2___d272)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_2___d272, 28u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_2___d272 = DEF_ret_ifc_dmhc_repair_gslots_2___d272;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_repair_gslots_3___d270) != DEF_ret_ifc_dmhc_repair_gslots_3___d270)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_repair_gslots_3___d270, 28u);
	backing.DEF_ret_ifc_dmhc_repair_gslots_3___d270 = DEF_ret_ifc_dmhc_repair_gslots_3___d270;
      }
      ++num;
      if ((backing.DEF_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_38_EQ_0___d939) != DEF_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_38_EQ_0___d939)
      {
	vcd_write_val(sim_hdl, num, DEF_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_38_EQ_0___d939, 1u);
	backing.DEF_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_38_EQ_0___d939 = DEF_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_38_EQ_0___d939;
      }
      ++num;
      if ((backing.DEF_v___1__h100806) != DEF_v___1__h100806)
      {
	vcd_write_val(sim_hdl, num, DEF_v___1__h100806, 64u);
	backing.DEF_v___1__h100806 = DEF_v___1__h100806;
      }
      ++num;
      if ((backing.DEF_v___1__h116728) != DEF_v___1__h116728)
      {
	vcd_write_val(sim_hdl, num, DEF_v___1__h116728, 64u);
	backing.DEF_v___1__h116728 = DEF_v___1__h116728;
      }
      ++num;
      if ((backing.DEF_v___1__h117497) != DEF_v___1__h117497)
      {
	vcd_write_val(sim_hdl, num, DEF_v___1__h117497, 64u);
	backing.DEF_v___1__h117497 = DEF_v___1__h117497;
      }
      ++num;
      if ((backing.DEF_v__h100157) != DEF_v__h100157)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h100157, 64u);
	backing.DEF_v__h100157 = DEF_v__h100157;
      }
      ++num;
      if ((backing.DEF_v__h116638) != DEF_v__h116638)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h116638, 64u);
	backing.DEF_v__h116638 = DEF_v__h116638;
      }
      ++num;
      if ((backing.DEF_v__h116897) != DEF_v__h116897)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h116897, 64u);
	backing.DEF_v__h116897 = DEF_v__h116897;
      }
      ++num;
      if ((backing.DEF_v__h117027) != DEF_v__h117027)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h117027, 64u);
	backing.DEF_v__h117027 = DEF_v__h117027;
      }
      ++num;
      if ((backing.DEF_v__h117299) != DEF_v__h117299)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h117299, 64u);
	backing.DEF_v__h117299 = DEF_v__h117299;
      }
      ++num;
      if ((backing.DEF_v__h98751) != DEF_v__h98751)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h98751, 64u);
	backing.DEF_v__h98751 = DEF_v__h98751;
      }
      ++num;
      if ((backing.DEF_v__h99415) != DEF_v__h99415)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h99415, 64u);
	backing.DEF_v__h99415 = DEF_v__h99415;
      }
      ++num;
      if ((backing.DEF_v__h99978) != DEF_v__h99978)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h99978, 64u);
	backing.DEF_v__h99978 = DEF_v__h99978;
      }
      ++num;
      if ((backing.DEF_x2__h117629) != DEF_x2__h117629)
      {
	vcd_write_val(sim_hdl, num, DEF_x2__h117629, 8u);
	backing.DEF_x2__h117629 = DEF_x2__h117629;
      }
      ++num;
      if ((backing.DEF_x2__h98807) != DEF_x2__h98807)
      {
	vcd_write_val(sim_hdl, num, DEF_x2__h98807, 8u);
	backing.DEF_x2__h98807 = DEF_x2__h98807;
      }
      ++num;
      if ((backing.DEF_x__h98343) != DEF_x__h98343)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h98343, 8u);
	backing.DEF_x__h98343 = DEF_x__h98343;
      }
      ++num;
      if ((backing.PORT_EN_add_entry_put) != PORT_EN_add_entry_put)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_add_entry_put, 1u);
	backing.PORT_EN_add_entry_put = PORT_EN_add_entry_put;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l107c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l41c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l52c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l60c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l138c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l149c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l182c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l192c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l201c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9, 1u);
      backing.DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 = DEF_WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_add_entry_put, 1u);
      backing.DEF_WILL_FIRE_add_entry_put = DEF_WILL_FIRE_add_entry_put;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_add_entry_put___d1230, 65u);
      backing.DEF__1_CONCAT_add_entry_put___d1230 = DEF__1_CONCAT_add_entry_put___d1230;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h35975, 2u);
      backing.DEF__read_degree__h35975 = DEF__read_degree__h35975;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h36003, 2u);
      backing.DEF__read_degree__h36003 = DEF__read_degree__h36003;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h36031, 2u);
      backing.DEF__read_degree__h36031 = DEF__read_degree__h36031;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h36053, 2u);
      backing.DEF__read_degree__h36053 = DEF__read_degree__h36053;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h95759, 2u);
      backing.DEF__read_degree__h95759 = DEF__read_degree__h95759;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h95787, 2u);
      backing.DEF__read_degree__h95787 = DEF__read_degree__h95787;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h95815, 2u);
      backing.DEF__read_degree__h95815 = DEF__read_degree__h95815;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h95837, 2u);
      backing.DEF__read_degree__h95837 = DEF__read_degree__h95837;
      vcd_write_val(sim_hdl, num++, DEF__read_degree__h98626, 2u);
      backing.DEF__read_degree__h98626 = DEF__read_degree__h98626;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_0___d603, 28u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_0___d603 = DEF_ret_ifc_dmhc_evictee_gslots_0___d603;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_1___d612, 28u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_1___d612 = DEF_ret_ifc_dmhc_evictee_gslots_1___d612;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_2___d621, 28u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_2___d621 = DEF_ret_ifc_dmhc_evictee_gslots_2___d621;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_gslots_3___d630, 28u);
      backing.DEF_ret_ifc_dmhc_evictee_gslots_3___d630 = DEF_ret_ifc_dmhc_evictee_gslots_3___d630;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_evictee_mslot___d400, 65u);
      backing.DEF_ret_ifc_dmhc_evictee_mslot___d400 = DEF_ret_ifc_dmhc_evictee_mslot___d400;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264, 28u);
      backing.DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264 = DEF_ret_ifc_dmhc_hash_units_0_g_table_a_read____d264;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_0_init__h386, 1u);
      backing.DEF_ret_ifc_dmhc_hash_units_0_init__h386 = DEF_ret_ifc_dmhc_hash_units_0_init__h386;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265, 28u);
      backing.DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265 = DEF_ret_ifc_dmhc_hash_units_1_g_table_a_read____d265;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266, 28u);
      backing.DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266 = DEF_ret_ifc_dmhc_hash_units_2_g_table_a_read____d266;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267, 28u);
      backing.DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267 = DEF_ret_ifc_dmhc_hash_units_3_g_table_a_read____d267;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_inited___d956, 1u);
      backing.DEF_ret_ifc_dmhc_inited___d956 = DEF_ret_ifc_dmhc_inited___d956;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_is_hit_wire_wget____d1202, 1u);
      backing.DEF_ret_ifc_dmhc_is_hit_wire_wget____d1202 = DEF_ret_ifc_dmhc_is_hit_wire_wget____d1202;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203, 1u);
      backing.DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203 = DEF_ret_ifc_dmhc_is_hit_wire_whas__201_AND_ret_ifc_ETC___d1203;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_is_hit_wire_whas____d1201, 1u);
      backing.DEF_ret_ifc_dmhc_is_hit_wire_whas____d1201 = DEF_ret_ifc_dmhc_is_hit_wire_whas____d1201;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_m_table_a_read____d61, 65u);
      backing.DEF_ret_ifc_dmhc_m_table_a_read____d61 = DEF_ret_ifc_dmhc_m_table_a_read____d61;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_miss_service__h117545, 1u);
      backing.DEF_ret_ifc_dmhc_miss_service__h117545 = DEF_ret_ifc_dmhc_miss_service__h117545;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d366, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d366 = DEF_ret_ifc_dmhc_mslot_replacement_abort_wget____d366;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d367, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d367 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d367;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d396, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d396 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d396;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d953, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d953 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas__65__ETC___d953;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d365, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d365 = DEF_ret_ifc_dmhc_mslot_replacement_abort_whas____d365;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h58276, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h58276 = DEF_ret_ifc_dmhc_mslot_replacement_start_reg_1__h58276;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h99148, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h99148 = DEF_ret_ifc_dmhc_mslot_replacement_start_reg__h99148;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h58278, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h58278 = DEF_ret_ifc_dmhc_mslot_replacement_state_fired__h58278;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d392, 4u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d392 = DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d392;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d395, 1u);
      backing.DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d395 = DEF_ret_ifc_dmhc_mslot_replacement_state_mkFSMstat_ETC___d395;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_mslot_to_repair___d64, 65u);
      backing.DEF_ret_ifc_dmhc_mslot_to_repair___d64 = DEF_ret_ifc_dmhc_mslot_to_repair___d64;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_0___d856, 28u);
      backing.DEF_ret_ifc_dmhc_new_gslots_0___d856 = DEF_ret_ifc_dmhc_new_gslots_0___d856;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_1___d854, 28u);
      backing.DEF_ret_ifc_dmhc_new_gslots_1___d854 = DEF_ret_ifc_dmhc_new_gslots_1___d854;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_2___d852, 28u);
      backing.DEF_ret_ifc_dmhc_new_gslots_2___d852 = DEF_ret_ifc_dmhc_new_gslots_2___d852;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_gslots_3___d850, 28u);
      backing.DEF_ret_ifc_dmhc_new_gslots_3___d850 = DEF_ret_ifc_dmhc_new_gslots_3___d850;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_new_mslot___d648, 65u);
      backing.DEF_ret_ifc_dmhc_new_mslot___d648 = DEF_ret_ifc_dmhc_new_mslot___d648;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_0___d276, 28u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_0___d276 = DEF_ret_ifc_dmhc_repair_gslots_0___d276;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_1___d274, 28u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_1___d274 = DEF_ret_ifc_dmhc_repair_gslots_1___d274;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_2___d272, 28u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_2___d272 = DEF_ret_ifc_dmhc_repair_gslots_2___d272;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_repair_gslots_3___d270, 28u);
      backing.DEF_ret_ifc_dmhc_repair_gslots_3___d270 = DEF_ret_ifc_dmhc_repair_gslots_3___d270;
      vcd_write_val(sim_hdl, num++, DEF_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_38_EQ_0___d939, 1u);
      backing.DEF_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_38_EQ_0___d939 = DEF_ret_ifc_dmhc_victim_gslot_37_BITS_1_TO_0_38_EQ_0___d939;
      vcd_write_val(sim_hdl, num++, DEF_v___1__h100806, 64u);
      backing.DEF_v___1__h100806 = DEF_v___1__h100806;
      vcd_write_val(sim_hdl, num++, DEF_v___1__h116728, 64u);
      backing.DEF_v___1__h116728 = DEF_v___1__h116728;
      vcd_write_val(sim_hdl, num++, DEF_v___1__h117497, 64u);
      backing.DEF_v___1__h117497 = DEF_v___1__h117497;
      vcd_write_val(sim_hdl, num++, DEF_v__h100157, 64u);
      backing.DEF_v__h100157 = DEF_v__h100157;
      vcd_write_val(sim_hdl, num++, DEF_v__h116638, 64u);
      backing.DEF_v__h116638 = DEF_v__h116638;
      vcd_write_val(sim_hdl, num++, DEF_v__h116897, 64u);
      backing.DEF_v__h116897 = DEF_v__h116897;
      vcd_write_val(sim_hdl, num++, DEF_v__h117027, 64u);
      backing.DEF_v__h117027 = DEF_v__h117027;
      vcd_write_val(sim_hdl, num++, DEF_v__h117299, 64u);
      backing.DEF_v__h117299 = DEF_v__h117299;
      vcd_write_val(sim_hdl, num++, DEF_v__h98751, 64u);
      backing.DEF_v__h98751 = DEF_v__h98751;
      vcd_write_val(sim_hdl, num++, DEF_v__h99415, 64u);
      backing.DEF_v__h99415 = DEF_v__h99415;
      vcd_write_val(sim_hdl, num++, DEF_v__h99978, 64u);
      backing.DEF_v__h99978 = DEF_v__h99978;
      vcd_write_val(sim_hdl, num++, DEF_x2__h117629, 8u);
      backing.DEF_x2__h117629 = DEF_x2__h117629;
      vcd_write_val(sim_hdl, num++, DEF_x2__h98807, 8u);
      backing.DEF_x2__h98807 = DEF_x2__h98807;
      vcd_write_val(sim_hdl, num++, DEF_x__h98343, 8u);
      backing.DEF_x__h98343 = DEF_x__h98343;
      vcd_write_val(sim_hdl, num++, PORT_EN_add_entry_put, 1u);
      backing.PORT_EN_add_entry_put = PORT_EN_add_entry_put;
    }
}

void MOD_mkMatchTable_ModuleL2SwitchDmac::vcd_prims(tVCDDumpType dt,
						    MOD_mkMatchTable_ModuleL2SwitchDmac &backing)
{
  INST_ret_ifc_delay2_ff.dump_VCD(dt, backing.INST_ret_ifc_delay2_ff);
  INST_ret_ifc_delay_ff.dump_VCD(dt, backing.INST_ret_ifc_delay_ff);
  INST_ret_ifc_dmhc_evictee_gslots_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_gslots_0);
  INST_ret_ifc_dmhc_evictee_gslots_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_gslots_1);
  INST_ret_ifc_dmhc_evictee_gslots_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_gslots_2);
  INST_ret_ifc_dmhc_evictee_gslots_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_gslots_3);
  INST_ret_ifc_dmhc_evictee_hvals_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_hvals_0);
  INST_ret_ifc_dmhc_evictee_hvals_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_hvals_1);
  INST_ret_ifc_dmhc_evictee_hvals_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_hvals_2);
  INST_ret_ifc_dmhc_evictee_hvals_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_hvals_3);
  INST_ret_ifc_dmhc_evictee_mslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_evictee_mslot);
  INST_ret_ifc_dmhc_hash_units_0_g_table.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_0_g_table);
  INST_ret_ifc_dmhc_hash_units_0_gslot_counter.dump_VCD(dt,
							backing.INST_ret_ifc_dmhc_hash_units_0_gslot_counter);
  INST_ret_ifc_dmhc_hash_units_0_init.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_0_init);
  INST_ret_ifc_dmhc_hash_units_0_is_miss.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_0_is_miss);
  INST_ret_ifc_dmhc_hash_units_1_g_table.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_1_g_table);
  INST_ret_ifc_dmhc_hash_units_1_gslot_counter.dump_VCD(dt,
							backing.INST_ret_ifc_dmhc_hash_units_1_gslot_counter);
  INST_ret_ifc_dmhc_hash_units_1_init.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_1_init);
  INST_ret_ifc_dmhc_hash_units_1_is_miss.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_1_is_miss);
  INST_ret_ifc_dmhc_hash_units_2_g_table.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_2_g_table);
  INST_ret_ifc_dmhc_hash_units_2_gslot_counter.dump_VCD(dt,
							backing.INST_ret_ifc_dmhc_hash_units_2_gslot_counter);
  INST_ret_ifc_dmhc_hash_units_2_init.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_2_init);
  INST_ret_ifc_dmhc_hash_units_2_is_miss.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_2_is_miss);
  INST_ret_ifc_dmhc_hash_units_3_g_table.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_3_g_table);
  INST_ret_ifc_dmhc_hash_units_3_gslot_counter.dump_VCD(dt,
							backing.INST_ret_ifc_dmhc_hash_units_3_gslot_counter);
  INST_ret_ifc_dmhc_hash_units_3_init.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_3_init);
  INST_ret_ifc_dmhc_hash_units_3_is_miss.dump_VCD(dt, backing.INST_ret_ifc_dmhc_hash_units_3_is_miss);
  INST_ret_ifc_dmhc_inited.dump_VCD(dt, backing.INST_ret_ifc_dmhc_inited);
  INST_ret_ifc_dmhc_is_hit_wire.dump_VCD(dt, backing.INST_ret_ifc_dmhc_is_hit_wire);
  INST_ret_ifc_dmhc_ldvn_abort.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_abort);
  INST_ret_ifc_dmhc_ldvn_start_reg.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_start_reg);
  INST_ret_ifc_dmhc_ldvn_start_reg_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_start_reg_1);
  INST_ret_ifc_dmhc_ldvn_start_reg_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_start_reg_2);
  INST_ret_ifc_dmhc_ldvn_start_wire.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_start_wire);
  INST_ret_ifc_dmhc_ldvn_state_can_overlap.dump_VCD(dt,
						    backing.INST_ret_ifc_dmhc_ldvn_state_can_overlap);
  INST_ret_ifc_dmhc_ldvn_state_fired.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_state_fired);
  INST_ret_ifc_dmhc_ldvn_state_fired_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_state_fired_1);
  INST_ret_ifc_dmhc_ldvn_state_mkFSMstate.dump_VCD(dt,
						   backing.INST_ret_ifc_dmhc_ldvn_state_mkFSMstate);
  INST_ret_ifc_dmhc_ldvn_state_overlap_pw.dump_VCD(dt,
						   backing.INST_ret_ifc_dmhc_ldvn_state_overlap_pw);
  INST_ret_ifc_dmhc_ldvn_state_set_pw.dump_VCD(dt, backing.INST_ret_ifc_dmhc_ldvn_state_set_pw);
  INST_ret_ifc_dmhc_m_table.dump_VCD(dt, backing.INST_ret_ifc_dmhc_m_table);
  INST_ret_ifc_dmhc_miss_service.dump_VCD(dt, backing.INST_ret_ifc_dmhc_miss_service);
  INST_ret_ifc_dmhc_mslot_counter.dump_VCD(dt, backing.INST_ret_ifc_dmhc_mslot_counter);
  INST_ret_ifc_dmhc_mslot_replacement_abort.dump_VCD(dt,
						     backing.INST_ret_ifc_dmhc_mslot_replacement_abort);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg.dump_VCD(dt,
							 backing.INST_ret_ifc_dmhc_mslot_replacement_start_reg);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_1.dump_VCD(dt,
							   backing.INST_ret_ifc_dmhc_mslot_replacement_start_reg_1);
  INST_ret_ifc_dmhc_mslot_replacement_start_reg_2.dump_VCD(dt,
							   backing.INST_ret_ifc_dmhc_mslot_replacement_start_reg_2);
  INST_ret_ifc_dmhc_mslot_replacement_start_wire.dump_VCD(dt,
							  backing.INST_ret_ifc_dmhc_mslot_replacement_start_wire);
  INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap.dump_VCD(dt,
								 backing.INST_ret_ifc_dmhc_mslot_replacement_state_can_overlap);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired.dump_VCD(dt,
							   backing.INST_ret_ifc_dmhc_mslot_replacement_state_fired);
  INST_ret_ifc_dmhc_mslot_replacement_state_fired_1.dump_VCD(dt,
							     backing.INST_ret_ifc_dmhc_mslot_replacement_state_fired_1);
  INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate.dump_VCD(dt,
								backing.INST_ret_ifc_dmhc_mslot_replacement_state_mkFSMstate);
  INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw.dump_VCD(dt,
								backing.INST_ret_ifc_dmhc_mslot_replacement_state_overlap_pw);
  INST_ret_ifc_dmhc_mslot_replacement_state_set_pw.dump_VCD(dt,
							    backing.INST_ret_ifc_dmhc_mslot_replacement_state_set_pw);
  INST_ret_ifc_dmhc_mslot_to_repair.dump_VCD(dt, backing.INST_ret_ifc_dmhc_mslot_to_repair);
  INST_ret_ifc_dmhc_new_gslots_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_gslots_0);
  INST_ret_ifc_dmhc_new_gslots_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_gslots_1);
  INST_ret_ifc_dmhc_new_gslots_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_gslots_2);
  INST_ret_ifc_dmhc_new_gslots_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_gslots_3);
  INST_ret_ifc_dmhc_new_hvals_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_hvals_0);
  INST_ret_ifc_dmhc_new_hvals_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_hvals_1);
  INST_ret_ifc_dmhc_new_hvals_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_hvals_2);
  INST_ret_ifc_dmhc_new_hvals_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_hvals_3);
  INST_ret_ifc_dmhc_new_mslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_new_mslot);
  INST_ret_ifc_dmhc_rec_value.dump_VCD(dt, backing.INST_ret_ifc_dmhc_rec_value);
  INST_ret_ifc_dmhc_repair_g_index.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_g_index);
  INST_ret_ifc_dmhc_repair_gslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_gslot);
  INST_ret_ifc_dmhc_repair_gslots_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_gslots_0);
  INST_ret_ifc_dmhc_repair_gslots_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_gslots_1);
  INST_ret_ifc_dmhc_repair_gslots_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_gslots_2);
  INST_ret_ifc_dmhc_repair_gslots_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_gslots_3);
  INST_ret_ifc_dmhc_repair_hvals_0.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_hvals_0);
  INST_ret_ifc_dmhc_repair_hvals_1.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_hvals_1);
  INST_ret_ifc_dmhc_repair_hvals_2.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_hvals_2);
  INST_ret_ifc_dmhc_repair_hvals_3.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_hvals_3);
  INST_ret_ifc_dmhc_repair_mslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_repair_mslot);
  INST_ret_ifc_dmhc_stage.dump_VCD(dt, backing.INST_ret_ifc_dmhc_stage);
  INST_ret_ifc_dmhc_stage1_ff.dump_VCD(dt, backing.INST_ret_ifc_dmhc_stage1_ff);
  INST_ret_ifc_dmhc_stage2_ff.dump_VCD(dt, backing.INST_ret_ifc_dmhc_stage2_ff);
  INST_ret_ifc_dmhc_victim_g_index.dump_VCD(dt, backing.INST_ret_ifc_dmhc_victim_g_index);
  INST_ret_ifc_dmhc_victim_gslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_victim_gslot);
  INST_ret_ifc_dmhc_victim_mslot.dump_VCD(dt, backing.INST_ret_ifc_dmhc_victim_mslot);
  INST_ret_ifc_dmhc_victim_mslot_addr.dump_VCD(dt, backing.INST_ret_ifc_dmhc_victim_mslot_addr);
  INST_ret_ifc_readDataFifo.dump_VCD(dt, backing.INST_ret_ifc_readDataFifo);
  INST_ret_ifc_readReqFifo.dump_VCD(dt, backing.INST_ret_ifc_readReqFifo);
}
