Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr  1 18:21:22 2025
| Host         : DESKTOP-JT3H499 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              25 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              44 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+---------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------+---------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | min_high[3]_i_1_n_0  | scan_cnt[2]_i_2_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | min_low[3]_i_1_n_0   | scan_cnt[2]_i_2_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | msec_high[3]_i_1_n_0 | scan_cnt[2]_i_2_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | msec_low[3]_i_1_n_0  | scan_cnt[2]_i_2_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sec_low[3]_i_1_n_0   | scan_cnt[2]_i_2_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | sec_high[3]_i_1_n_0  | scan_cnt[2]_i_2_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | running_reg_n_0      | scan_cnt[2]_i_2_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                      | scan_cnt[2]_i_2_n_0 |               11 |             25 |         2.27 |
+----------------+----------------------+---------------------+------------------+----------------+--------------+


