--------------- Build Started: 09/10/2015 19:12:08 Project: CapSense_5LP_test, Configuration: ARM GCC 4.8.4 Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Xwx47\AppData\Local\Cypress Semiconductor\PSoC Creator\3.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "C:\Users\Xwx47\Documents\PSoC Creator\CapSense_5LP_test\CapSense_5LP_test.cydsn\CapSense_5LP_test.cyprj" -d CY8C5888LTI-LP097 -s "C:\Users\Xwx47\Documents\PSoC Creator\CapSense_5LP_test\CapSense_5LP_test.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
ADD: pft.M0040: information: The following 5 pin(s) will be assigned a location by the fitter: \CapSense:CmodCH0(0)\, \CapSense:PortCH0(0)\, \CapSense:PortCH0(1)\, \CapSense:PortCH0(2)\, LED(0)
Analog Placement ...
Log: apr.M0058: The analog placement iterative improvement is 75% done. (App=cydsfit)
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Succeeded: 09/10/2015 19:14:56 ---------------
