[SNIPER] Running ['/home/kleber.kruger/donuts/sniper/record-trace', '-o', '/tmp/tmptkHOv1/run_benchmarks', '-v', '--roi', '-e', '1', '-s', '0', '-r', '1', '--follow', '--routine-tracing', '--', './fft', '-p', '1']
[SNIPER] Start
[SNIPER] Running ['bash', '-c', '/home/kleber.kruger/donuts/sniper/lib/sniper -c /home/kleber.kruger/donuts/sniper/config/base.cfg --general/total_cores=1 --general/output_dir=/home/kleber.kruger/donuts/sniper/test/fft --config=/home/kleber.kruger/donuts/sniper/config/paper-base.cfg --config=/home/kleber.kruger/donuts/sniper/config/paper-picl.cfg --config=/home/kleber.kruger/donuts/sniper/config/donuts.cfg --config=/home/kleber.kruger/donuts/sniper/config/donuts-test.cfg -g --general/magic=true -g --traceinput/stop_with_first_app=true -g --traceinput/restart_apps=false -g --traceinput/stop_with_first_app=false -g --traceinput/enabled=true -g --traceinput/emulate_syscalls=true -g --traceinput/num_apps=1 -g --traceinput/trace_prefix=/tmp/tmptkHOv1/run_benchmarks']
LOGGING TYPE 2
[RECORD-TRACE] Using the Pin frontend (sift/recorder)
[SIFT_RECORDER] Running /home/kleber.kruger/donuts/sniper/pin_kit/pin -mt -injection child -xyzzy -ifeellucky -follow_execv 1  -t /home/kleber.kruger/donuts/sniper/sift/recorder/obj-intel64/sift_recorder -verbose 1 -debug 0 -roi 1 -roi-mpi 0 -f 0 -d 0 -b 0 -o /tmp/tmptkHOv1/run_benchmarks -e 1 -s 0 -r 1 -pa 0 -rtntrace 1 -stop 0    -- ./fft -p 1
[SNIPER] --------------------------------------------------------------------------------
[SNIPER] Sniper using SIFT/trace-driven frontend
[SNIPER] Running pre-ROI region in  CACHE_ONLY mode
[SNIPER] Running application ROI in DETAILED mode
[SNIPER] Running post-ROI region in FAST_FORWARD mode
[SNIPER] --------------------------------------------------------------------------------
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
flushWriteBuffer | now: 122095
flushWriteBuffer | empty!
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
LOG | (1) latency = 125
ENDING EPOCH [1]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (82.81%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] 
   1 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
   2 [S 0] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] 
   3 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
   4 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] 
   5 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] 
   6 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] 
   7 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] [  0] 
   8 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
   9 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
  10 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
  11 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
  12 [M 1] [S 0] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] 
  13 [S 0] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
  14 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
  15 [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [M 1] [  0] 
============================================================
scanning set 1: 87.5%
scanning set 2: 87.5%
scanning set 3: 87.5%
scanning set 8: 87.5%
scanning set 9: 87.5%
scanning set 10: 87.5%
scanning set 11: 87.5%
scanning set 12: 87.5%
scanning set 14: 87.5%
scanning set 15: 87.5%
scanning set 0: 75.0%
scanning set 4: 75.0%
scanning set 5: 75.0%
scanning set 6: 75.0%
scanning set 7: 75.0%
scanning set 13: 75.0%
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
cache block [1] stored in write buffer 
EPOCH [1] PERSISTED.
STARTING [2]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] 
   1 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
   2 [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] 
   3 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
   4 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] 
   5 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] 
   6 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] 
   7 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] [  0] 
   8 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
   9 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
  10 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
  11 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
  12 [S 1] [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] 
  13 [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
  14 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
  15 [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [  0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 45) = 650
LOG AND STORE | dram_latency + log_latency = total_latency: (610 + 0) = 610
LOG AND STORE | dram_latency + log_latency = total_latency: (615 + 0) = 615
LOG AND STORE | dram_latency + log_latency = total_latency: (620 + 0) = 620
LOG AND STORE | dram_latency + log_latency = total_latency: (625 + 0) = 625
LOG AND STORE | dram_latency + log_latency = total_latency: (630 + 0) = 630
LOG AND STORE | dram_latency + log_latency = total_latency: (635 + 0) = 635
LOG AND STORE | dram_latency + log_latency = total_latency: (640 + 0) = 640
LOG AND STORE | dram_latency + log_latency = total_latency: (645 + 0) = 645
LOG AND STORE | dram_latency + log_latency = total_latency: (650 + 0) = 650
LOG AND STORE | dram_latency + log_latency = total_latency: (655 + 0) = 655
LOG AND STORE | dram_latency + log_latency = total_latency: (660 + 0) = 660
LOG AND STORE | dram_latency + log_latency = total_latency: (665 + 0) = 665
LOG AND STORE | dram_latency + log_latency = total_latency: (670 + 0) = 670
LOG AND STORE | dram_latency + log_latency = total_latency: (675 + 0) = 675
LOG AND STORE | dram_latency + log_latency = total_latency: (680 + 0) = 680
LOG AND STORE | dram_latency + log_latency = total_latency: (685 + 45) = 730
LOG AND STORE | dram_latency + log_latency = total_latency: (690 + 0) = 690
LOG AND STORE | dram_latency + log_latency = total_latency: (695 + 0) = 695
LOG AND STORE | dram_latency + log_latency = total_latency: (700 + 0) = 700
LOG AND STORE | dram_latency + log_latency = total_latency: (705 + 0) = 705
LOG AND STORE | dram_latency + log_latency = total_latency: (710 + 0) = 710
LOG AND STORE | dram_latency + log_latency = total_latency: (715 + 0) = 715
LOG AND STORE | dram_latency + log_latency = total_latency: (720 + 0) = 720
LOG AND STORE | dram_latency + log_latency = total_latency: (725 + 0) = 725
LOG AND STORE | dram_latency + log_latency = total_latency: (730 + 0) = 730
LOG AND STORE | dram_latency + log_latency = total_latency: (735 + 0) = 735
LOG AND STORE | dram_latency + log_latency = total_latency: (740 + 0) = 740
LOG AND STORE | dram_latency + log_latency = total_latency: (745 + 0) = 745
LOG AND STORE | dram_latency + log_latency = total_latency: (750 + 0) = 750
LOG AND STORE | dram_latency + log_latency = total_latency: (755 + 0) = 755
LOG AND STORE | dram_latency + log_latency = total_latency: (760 + 0) = 760
LOG AND STORE | dram_latency + log_latency = total_latency: (765 + 45) = 810
LOG AND STORE | dram_latency + log_latency = total_latency: (770 + 0) = 770
LOG AND STORE | dram_latency + log_latency = total_latency: (775 + 0) = 775
LOG AND STORE | dram_latency + log_latency = total_latency: (780 + 0) = 780
LOG AND STORE | dram_latency + log_latency = total_latency: (785 + 0) = 785
LOG AND STORE | dram_latency + log_latency = total_latency: (790 + 0) = 790
LOG AND STORE | dram_latency + log_latency = total_latency: (795 + 0) = 795
LOG AND STORE | dram_latency + log_latency = total_latency: (800 + 0) = 800
LOG AND STORE | dram_latency + log_latency = total_latency: (805 + 0) = 805
LOG AND STORE | dram_latency + log_latency = total_latency: (810 + 0) = 810
LOG AND STORE | dram_latency + log_latency = total_latency: (815 + 0) = 815
LOG AND STORE | dram_latency + log_latency = total_latency: (820 + 0) = 820
LOG AND STORE | dram_latency + log_latency = total_latency: (825 + 0) = 825
LOG AND STORE | dram_latency + log_latency = total_latency: (830 + 0) = 830
LOG AND STORE | dram_latency + log_latency = total_latency: (835 + 0) = 835
LOG AND STORE | dram_latency + log_latency = total_latency: (840 + 0) = 840
LOG AND STORE | dram_latency + log_latency = total_latency: (845 + 45) = 890
LOG AND STORE | dram_latency + log_latency = total_latency: (850 + 0) = 850
LOG AND STORE | dram_latency + log_latency = total_latency: (855 + 0) = 855
LOG AND STORE | dram_latency + log_latency = total_latency: (860 + 0) = 860
LOG AND STORE | dram_latency + log_latency = total_latency: (865 + 0) = 865
LOG AND STORE | dram_latency + log_latency = total_latency: (870 + 0) = 870
LOG AND STORE | dram_latency + log_latency = total_latency: (875 + 0) = 875
LOG AND STORE | dram_latency + log_latency = total_latency: (880 + 0) = 880
LOG AND STORE | dram_latency + log_latency = total_latency: (885 + 0) = 885
LOG AND STORE | dram_latency + log_latency = total_latency: (890 + 0) = 890
LOG AND STORE | dram_latency + log_latency = total_latency: (895 + 0) = 895
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
LOG | (2) latency = 125
ENDING EPOCH [2]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (29.69%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 2] [S 0] [M 2] [S 0] [S 1] [S 1] [M 2] [S 0] 
   1 [M 2] [M 2] [M 2] [S 0] [M 2] [S 1] [S 1] [S 0] 
   2 [S 0] [S 0] [S 0] [S 0] [M 2] [M 2] [S 0] [S 1] 
   3 [M 2] [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [M 2] 
   4 [S 0] [M 2] [S 1] [S 1] [S 1] [S 1] [M 2] [M 2] 
   5 [M 2] [M 2] [S 1] [S 1] [S 1] [S 1] [S 0] [M 2] 
   6 [M 2] [S 0] [S 1] [S 1] [S 1] [S 1] [M 2] [M 2] 
   7 [M 2] [S 0] [S 1] [S 1] [S 1] [S 1] [M 2] [M 2] 
   8 [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [M 2] 
   9 [M 2] [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 0] 
  10 [M 2] [M 2] [S 0] [S 0] [M 2] [S 1] [S 1] [S 0] 
  11 [M 2] [S 0] [S 0] [M 2] [S 0] [S 0] [M 2] [S 0] 
  12 [M 2] [S 0] [M 2] [S 0] [S 0] [M 2] [S 0] [S 1] 
  13 [S 0] [S 0] [M 2] [S 0] [S 1] [S 1] [S 1] [M 2] 
  14 [S 0] [S 0] [M 2] [S 0] [S 1] [S 1] [S 1] [S 0] 
  15 [M 2] [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 0: 37.5%
scanning set 4: 37.5%
scanning set 5: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 12: 37.5%
scanning set 2: 25.0%
scanning set 3: 25.0%
scanning set 13: 25.0%
scanning set 8: 12.5%
scanning set 9: 12.5%
scanning set 14: 12.5%
scanning set 15: 12.5%
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
cache block [2] stored in write buffer 
EPOCH [2] PERSISTED.
STARTING [3]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 2] [S 0] [S 2] [S 0] [S 1] [S 1] [S 2] [S 0] 
   1 [S 2] [S 2] [S 2] [S 0] [S 2] [S 1] [S 1] [S 0] 
   2 [S 0] [S 0] [S 0] [S 0] [S 2] [S 2] [S 0] [S 1] 
   3 [S 2] [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 2] 
   4 [S 0] [S 2] [S 1] [S 1] [S 1] [S 1] [S 2] [S 2] 
   5 [S 2] [S 2] [S 1] [S 1] [S 1] [S 1] [S 0] [S 2] 
   6 [S 2] [S 0] [S 1] [S 1] [S 1] [S 1] [S 2] [S 2] 
   7 [S 2] [S 0] [S 1] [S 1] [S 1] [S 1] [S 2] [S 2] 
   8 [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 1] [S 2] 
   9 [S 2] [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 0] 
  10 [S 2] [S 2] [S 0] [S 0] [S 2] [S 1] [S 1] [S 0] 
  11 [S 2] [S 0] [S 0] [S 2] [S 0] [S 0] [S 2] [S 0] 
  12 [S 2] [S 0] [S 2] [S 0] [S 0] [S 2] [S 0] [S 1] 
  13 [S 0] [S 0] [S 2] [S 0] [S 1] [S 1] [S 1] [S 2] 
  14 [S 0] [S 0] [S 2] [S 0] [S 1] [S 1] [S 1] [S 0] 
  15 [S 2] [S 0] [S 1] [S 1] [S 1] [S 1] [S 1] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 45) = 600
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
LOG | (3) latency = 125
ENDING EPOCH [3]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.16%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 3] [S 0] [S 2] [S 0] [M 3] [S 0] [M 3] [S 0] 
   1 [M 3] [M 3] [S 2] [S 0] [S 2] [S 0] [S 0] [S 0] 
   2 [S 0] [S 0] [M 3] [S 0] [S 0] [M 3] [S 0] [M 3] 
   3 [S 2] [S 0] [M 3] [S 0] [S 0] [M 3] [M 3] [S 2] 
   4 [S 0] [S 2] [S 0] [M 3] [M 3] [S 0] [S 2] [S 2] 
   5 [S 2] [S 2] [S 0] [M 3] [S 0] [M 3] [S 0] [S 2] 
   6 [S 2] [S 0] [S 0] [S 0] [M 3] [M 3] [S 2] [S 2] 
   7 [S 2] [S 0] [S 0] [M 3] [M 3] [S 0] [S 2] [S 2] 
   8 [S 0] [M 3] [S 0] [S 0] [M 3] [M 3] [S 1] [S 2] 
   9 [S 2] [S 0] [S 0] [M 3] [S 0] [M 3] [M 3] [S 0] 
  10 [M 3] [S 0] [S 0] [S 0] [M 3] [S 0] [M 3] [S 0] 
  11 [M 3] [S 0] [M 3] [M 3] [S 0] [S 0] [M 3] [S 0] 
  12 [M 3] [S 0] [S 0] [S 0] [M 3] [M 3] [S 0] [M 3] 
  13 [S 0] [S 0] [M 3] [S 0] [S 0] [M 3] [M 3] [S 0] 
  14 [S 0] [M 3] [S 0] [S 0] [M 3] [M 3] [S 0] [S 0] 
  15 [S 2] [S 0] [M 3] [M 3] [M 3] [S 0] [S 0] [S 0] 
============================================================
scanning set 11: 50.0%
scanning set 12: 50.0%
scanning set 0: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 10: 37.5%
scanning set 13: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 1: 25.0%
scanning set 4: 25.0%
scanning set 5: 25.0%
scanning set 6: 25.0%
scanning set 7: 25.0%
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
cache block [3] stored in write buffer 
EPOCH [3] PERSISTED.
STARTING [4]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 3] [S 0] [S 2] [S 0] [S 3] [S 0] [S 3] [S 0] 
   1 [S 3] [S 3] [S 2] [S 0] [S 2] [S 0] [S 0] [S 0] 
   2 [S 0] [S 0] [S 3] [S 0] [S 0] [S 3] [S 0] [S 3] 
   3 [S 2] [S 0] [S 3] [S 0] [S 0] [S 3] [S 3] [S 2] 
   4 [S 0] [S 2] [S 0] [S 3] [S 3] [S 0] [S 2] [S 2] 
   5 [S 2] [S 2] [S 0] [S 3] [S 0] [S 3] [S 0] [S 2] 
   6 [S 2] [S 0] [S 0] [S 0] [S 3] [S 3] [S 2] [S 2] 
   7 [S 2] [S 0] [S 0] [S 3] [S 3] [S 0] [S 2] [S 2] 
   8 [S 0] [S 3] [S 0] [S 0] [S 3] [S 3] [S 1] [S 2] 
   9 [S 2] [S 0] [S 0] [S 3] [S 0] [S 3] [S 3] [S 0] 
  10 [S 3] [S 0] [S 0] [S 0] [S 3] [S 0] [S 3] [S 0] 
  11 [S 3] [S 0] [S 3] [S 3] [S 0] [S 0] [S 3] [S 0] 
  12 [S 3] [S 0] [S 0] [S 0] [S 3] [S 3] [S 0] [S 3] 
  13 [S 0] [S 0] [S 3] [S 0] [S 0] [S 3] [S 3] [S 0] 
  14 [S 0] [S 3] [S 0] [S 0] [S 3] [S 3] [S 0] [S 0] 
  15 [S 2] [S 0] [S 3] [S 3] [S 3] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
LOG | (4) latency = 125
ENDING EPOCH [4]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (39.06%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 4] [S 0] [M 4] [S 0] [M 4] [S 0] [S 3] [S 0] 
   1 [M 4] [S 3] [M 4] [S 0] [M 4] [S 0] [S 0] [S 0] 
   2 [S 0] [S 0] [M 4] [S 0] [M 4] [S 0] [S 0] [M 4] 
   3 [M 4] [S 0] [M 4] [S 0] [S 0] [S 3] [S 3] [M 4] 
   4 [M 4] [S 0] [M 4] [S 3] [S 3] [S 0] [M 4] [M 4] 
   5 [M 4] [M 4] [S 0] [M 4] [S 0] [S 3] [M 4] [S 0] 
   6 [M 4] [S 0] [S 0] [S 0] [S 3] [S 3] [M 4] [M 4] 
   7 [M 4] [S 0] [S 0] [S 3] [S 3] [S 0] [M 4] [M 4] 
   8 [S 0] [M 4] [S 0] [S 0] [S 3] [S 3] [M 4] [M 4] 
   9 [M 4] [S 0] [S 0] [S 3] [S 0] [S 3] [S 3] [M 4] 
  10 [M 4] [M 4] [M 4] [S 0] [M 4] [S 0] [S 0] [S 0] 
  11 [M 4] [S 0] [M 4] [M 4] [S 0] [S 0] [M 4] [S 0] 
  12 [M 4] [S 0] [S 0] [S 0] [M 4] [S 0] [S 0] [M 4] 
  13 [S 0] [S 0] [S 3] [M 4] [M 4] [S 0] [S 0] [S 0] 
  14 [S 0] [M 4] [S 0] [S 0] [M 4] [M 4] [S 0] [S 0] 
  15 [M 4] [S 0] [M 4] [M 4] [S 3] [S 0] [S 0] [S 0] 
============================================================
scanning set 4: 50.0%
scanning set 5: 50.0%
scanning set 10: 50.0%
scanning set 11: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 8: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 9: 25.0%
scanning set 13: 25.0%
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
cache block [4] stored in write buffer 
EPOCH [4] PERSISTED.
STARTING [5]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 4] [S 0] [S 4] [S 0] [S 4] [S 0] [S 3] [S 0] 
   1 [S 4] [S 3] [S 4] [S 0] [S 4] [S 0] [S 0] [S 0] 
   2 [S 0] [S 0] [S 4] [S 0] [S 4] [S 0] [S 0] [S 4] 
   3 [S 4] [S 0] [S 4] [S 0] [S 0] [S 3] [S 3] [S 4] 
   4 [S 4] [S 0] [S 4] [S 3] [S 3] [S 0] [S 4] [S 4] 
   5 [S 4] [S 4] [S 0] [S 4] [S 0] [S 3] [S 4] [S 0] 
   6 [S 4] [S 0] [S 0] [S 0] [S 3] [S 3] [S 4] [S 4] 
   7 [S 4] [S 0] [S 0] [S 3] [S 3] [S 0] [S 4] [S 4] 
   8 [S 0] [S 4] [S 0] [S 0] [S 3] [S 3] [S 4] [S 4] 
   9 [S 4] [S 0] [S 0] [S 3] [S 0] [S 3] [S 3] [S 4] 
  10 [S 4] [S 4] [S 4] [S 0] [S 4] [S 0] [S 0] [S 0] 
  11 [S 4] [S 0] [S 4] [S 4] [S 0] [S 0] [S 4] [S 0] 
  12 [S 4] [S 0] [S 0] [S 0] [S 4] [S 0] [S 0] [S 4] 
  13 [S 0] [S 0] [S 3] [S 4] [S 4] [S 0] [S 0] [S 0] 
  14 [S 0] [S 4] [S 0] [S 0] [S 4] [S 4] [S 0] [S 0] 
  15 [S 4] [S 0] [S 4] [S 4] [S 3] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 45) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 45) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 45) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 0) = 605
LOG AND STORE | dram_latency + log_latency = total_latency: (610 + 0) = 610
LOG AND STORE | dram_latency + log_latency = total_latency: (615 + 0) = 615
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
LOG | (5) latency = 125
ENDING EPOCH [5]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (34.38%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 5] [S 0] [M 5] [S 0] [S 4] [S 0] [M 5] [S 0] 
   1 [S 4] [M 5] [M 5] [S 0] [M 5] [S 0] [S 0] [S 0] 
   2 [S 0] [S 0] [M 5] [S 0] [S 4] [S 0] [S 0] [M 5] 
   3 [S 4] [S 0] [S 4] [M 5] [S 0] [M 5] [S 0] [S 4] 
   4 [S 4] [S 0] [S 4] [M 5] [S 0] [S 0] [M 5] [S 4] 
   5 [S 4] [S 4] [S 0] [S 4] [M 5] [S 0] [M 5] [S 0] 
   6 [S 4] [S 0] [S 0] [M 5] [M 5] [M 5] [S 0] [S 4] 
   7 [S 4] [S 0] [S 0] [M 5] [M 5] [M 5] [S 4] [S 4] 
   8 [S 0] [M 5] [S 0] [M 5] [S 0] [M 5] [S 4] [S 4] 
   9 [S 4] [S 0] [M 5] [M 5] [S 0] [M 5] [S 3] [S 4] 
  10 [M 5] [M 5] [S 0] [S 0] [M 5] [S 0] [S 0] [M 5] 
  11 [M 5] [S 0] [M 5] [M 5] [S 0] [S 0] [S 4] [S 0] 
  12 [M 5] [M 5] [S 0] [S 0] [M 5] [S 0] [M 5] [S 0] 
  13 [S 0] [S 0] [M 5] [M 5] [M 5] [S 0] [S 0] [S 0] 
  14 [S 0] [S 4] [S 0] [M 5] [S 0] [S 0] [M 5] [S 0] 
  15 [S 4] [S 0] [S 4] [S 4] [M 5] [M 5] [S 0] [S 0] 
============================================================
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 2: 25.0%
scanning set 3: 25.0%
scanning set 4: 25.0%
scanning set 5: 25.0%
scanning set 14: 25.0%
scanning set 15: 25.0%
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
cache block [5] stored in write buffer 
EPOCH [5] PERSISTED.
STARTING [6]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 5] [S 0] [S 5] [S 0] [S 4] [S 0] [S 5] [S 0] 
   1 [S 4] [S 5] [S 5] [S 0] [S 5] [S 0] [S 0] [S 0] 
   2 [S 0] [S 0] [S 5] [S 0] [S 4] [S 0] [S 0] [S 5] 
   3 [S 4] [S 0] [S 4] [S 5] [S 0] [S 5] [S 0] [S 4] 
   4 [S 4] [S 0] [S 4] [S 5] [S 0] [S 0] [S 5] [S 4] 
   5 [S 4] [S 4] [S 0] [S 4] [S 5] [S 0] [S 5] [S 0] 
   6 [S 4] [S 0] [S 0] [S 5] [S 5] [S 5] [S 0] [S 4] 
   7 [S 4] [S 0] [S 0] [S 5] [S 5] [S 5] [S 4] [S 4] 
   8 [S 0] [S 5] [S 0] [S 5] [S 0] [S 5] [S 4] [S 4] 
   9 [S 4] [S 0] [S 5] [S 5] [S 0] [S 5] [S 3] [S 4] 
  10 [S 5] [S 5] [S 0] [S 0] [S 5] [S 0] [S 0] [S 5] 
  11 [S 5] [S 0] [S 5] [S 5] [S 0] [S 0] [S 4] [S 0] 
  12 [S 5] [S 5] [S 0] [S 0] [S 5] [S 0] [S 5] [S 0] 
  13 [S 0] [S 0] [S 5] [S 5] [S 5] [S 0] [S 0] [S 0] 
  14 [S 0] [S 4] [S 0] [S 5] [S 0] [S 0] [S 5] [S 0] 
  15 [S 4] [S 0] [S 4] [S 4] [S 5] [S 5] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 45) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 45) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 45) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG | (6) latency = 202
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
LOG | (6) latency = 125
ENDING EPOCH [6]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (37.50%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 6] [S 0] [S 5] [S 0] [M 6] [S 0] [M 6] [S 0] 
   1 [M 6] [M 6] [M 6] [S 0] [S 5] [S 0] [S 0] [S 0] 
   2 [S 0] [M 6] [M 6] [S 0] [M 6] [M 6] [S 0] [S 0] 
   3 [M 6] [S 0] [S 0] [S 5] [M 6] [S 5] [S 0] [M 6] 
   4 [M 6] [S 0] [S 4] [S 5] [S 0] [S 0] [S 5] [M 6] 
   5 [M 6] [M 6] [S 0] [S 4] [S 5] [S 0] [S 5] [S 0] 
   6 [M 6] [S 0] [S 0] [S 5] [S 5] [S 5] [S 0] [M 6] 
   7 [M 6] [S 0] [S 0] [S 5] [S 5] [S 5] [M 6] [S 0] 
   8 [M 6] [S 0] [M 6] [S 5] [S 0] [S 5] [S 0] [M 6] 
   9 [M 6] [S 0] [S 5] [S 0] [M 6] [S 0] [M 6] [S 0] 
  10 [M 6] [M 6] [S 0] [S 0] [S 0] [M 6] [S 0] [M 6] 
  11 [M 6] [S 0] [M 6] [M 6] [S 0] [S 0] [M 6] [S 0] 
  12 [M 6] [M 6] [S 0] [S 0] [M 6] [S 0] [M 6] [S 0] 
  13 [S 0] [S 0] [M 6] [M 6] [M 6] [S 0] [S 0] [S 0] 
  14 [S 0] [M 6] [S 0] [S 0] [M 6] [S 0] [M 6] [S 0] 
  15 [S 0] [S 0] [M 6] [M 6] [S 0] [S 5] [S 0] [M 6] 
============================================================
scanning set 2: 50.0%
scanning set 10: 50.0%
scanning set 11: 50.0%
scanning set 12: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 13: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 4: 25.0%
scanning set 5: 25.0%
scanning set 6: 25.0%
scanning set 7: 25.0%
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
cache block [6] stored in write buffer 
EPOCH [6] PERSISTED.
STARTING [7]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 6] [S 0] [S 5] [S 0] [S 6] [S 0] [S 6] [S 0] 
   1 [S 6] [S 6] [S 6] [S 0] [S 5] [S 0] [S 0] [S 0] 
   2 [S 0] [S 6] [S 6] [S 0] [S 6] [S 6] [S 0] [S 0] 
   3 [S 6] [S 0] [S 0] [S 5] [S 6] [S 5] [S 0] [S 6] 
   4 [S 6] [S 0] [S 4] [S 5] [S 0] [S 0] [S 5] [S 6] 
   5 [S 6] [S 6] [S 0] [S 4] [S 5] [S 0] [S 5] [S 0] 
   6 [S 6] [S 0] [S 0] [S 5] [S 5] [S 5] [S 0] [S 6] 
   7 [S 6] [S 0] [S 0] [S 5] [S 5] [S 5] [S 6] [S 0] 
   8 [S 6] [S 0] [S 6] [S 5] [S 0] [S 5] [S 0] [S 6] 
   9 [S 6] [S 0] [S 5] [S 0] [S 6] [S 0] [S 6] [S 0] 
  10 [S 6] [S 6] [S 0] [S 0] [S 0] [S 6] [S 0] [S 6] 
  11 [S 6] [S 0] [S 6] [S 6] [S 0] [S 0] [S 6] [S 0] 
  12 [S 6] [S 6] [S 0] [S 0] [S 6] [S 0] [S 6] [S 0] 
  13 [S 0] [S 0] [S 6] [S 6] [S 6] [S 0] [S 0] [S 0] 
  14 [S 0] [S 6] [S 0] [S 0] [S 6] [S 0] [S 6] [S 0] 
  15 [S 0] [S 0] [S 6] [S 6] [S 0] [S 5] [S 0] [S 6] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 45) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 45) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 45) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 0) = 605
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
flushWriteBuffer | now: 309324
flushWriteBuffer | empty!
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
LOG | (7) latency = 125
ENDING EPOCH [7]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (36.72%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 6] [S 0] [M 7] [S 0] [M 7] [S 0] [S 6] [S 0] 
   1 [M 7] [S 6] [S 6] [S 0] [M 7] [S 0] [S 0] [S 0] 
   2 [S 0] [M 7] [S 0] [S 0] [S 0] [M 7] [S 0] [M 7] 
   3 [S 6] [S 0] [S 0] [M 7] [S 6] [M 7] [M 7] [S 6] 
   4 [S 6] [M 7] [M 7] [S 0] [S 0] [S 0] [M 7] [M 7] 
   5 [S 6] [S 6] [S 0] [M 7] [M 7] [S 0] [M 7] [M 7] 
   6 [S 6] [S 0] [S 0] [M 7] [M 7] [M 7] [S 0] [S 6] 
   7 [S 6] [S 0] [M 7] [M 7] [M 7] [S 5] [S 6] [S 0] 
   8 [S 6] [S 0] [S 6] [M 7] [S 0] [M 7] [S 0] [S 6] 
   9 [S 6] [M 7] [S 0] [S 0] [S 6] [S 0] [M 7] [S 0] 
  10 [M 7] [M 7] [M 7] [S 0] [S 0] [S 0] [S 0] [M 7] 
  11 [M 7] [S 0] [M 7] [M 7] [S 0] [M 7] [S 0] [S 0] 
  12 [M 7] [S 0] [S 0] [S 0] [M 7] [S 0] [M 7] [S 0] 
  13 [S 0] [S 0] [M 7] [M 7] [S 6] [S 0] [S 0] [S 0] 
  14 [S 0] [M 7] [S 0] [S 0] [M 7] [S 0] [M 7] [S 0] 
  15 [S 0] [S 0] [M 7] [S 6] [S 0] [M 7] [S 0] [M 7] 
============================================================
scanning set 4: 50.0%
scanning set 5: 50.0%
scanning set 10: 50.0%
scanning set 11: 50.0%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 1: 25.0%
scanning set 8: 25.0%
scanning set 9: 25.0%
scanning set 13: 25.0%
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
cache block [7] stored in write buffer 
EPOCH [7] PERSISTED.
STARTING [8]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 6] [S 0] [S 7] [S 0] [S 7] [S 0] [S 6] [S 0] 
   1 [S 7] [S 6] [S 6] [S 0] [S 7] [S 0] [S 0] [S 0] 
   2 [S 0] [S 7] [S 0] [S 0] [S 0] [S 7] [S 0] [S 7] 
   3 [S 6] [S 0] [S 0] [S 7] [S 6] [S 7] [S 7] [S 6] 
   4 [S 6] [S 7] [S 7] [S 0] [S 0] [S 0] [S 7] [S 7] 
   5 [S 6] [S 6] [S 0] [S 7] [S 7] [S 0] [S 7] [S 7] 
   6 [S 6] [S 0] [S 0] [S 7] [S 7] [S 7] [S 0] [S 6] 
   7 [S 6] [S 0] [S 7] [S 7] [S 7] [S 5] [S 6] [S 0] 
   8 [S 6] [S 0] [S 6] [S 7] [S 0] [S 7] [S 0] [S 6] 
   9 [S 6] [S 7] [S 0] [S 0] [S 6] [S 0] [S 7] [S 0] 
  10 [S 7] [S 7] [S 7] [S 0] [S 0] [S 0] [S 0] [S 7] 
  11 [S 7] [S 0] [S 7] [S 7] [S 0] [S 7] [S 0] [S 0] 
  12 [S 7] [S 0] [S 0] [S 0] [S 7] [S 0] [S 7] [S 0] 
  13 [S 0] [S 0] [S 7] [S 7] [S 6] [S 0] [S 0] [S 0] 
  14 [S 0] [S 7] [S 0] [S 0] [S 7] [S 0] [S 7] [S 0] 
  15 [S 0] [S 0] [S 7] [S 6] [S 0] [S 7] [S 0] [S 7] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 45) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 45) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 45) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG | (8) latency = 186
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
[SNIPER] Enabling performance models
[SNIPER] Setting instrumentation mode to DETAILED
flushWriteBuffer | now: 339109
flushWriteBuffer | empty!
flushWriteBuffer | now: 340109
flushWriteBuffer | empty!
flushWriteBuffer | now: 341109
flushWriteBuffer | empty!
flushWriteBuffer | now: 342109
flushWriteBuffer | empty!
flushWriteBuffer | now: 343109
flushWriteBuffer | empty!
flushWriteBuffer | now: 344109
flushWriteBuffer | empty!
flushWriteBuffer | now: 345109
flushWriteBuffer | empty!
flushWriteBuffer | now: 346109
flushWriteBuffer | empty!
flushWriteBuffer | now: 347109
flushWriteBuffer | empty!
flushWriteBuffer | now: 348109
flushWriteBuffer | empty!
flushWriteBuffer | now: 349109
flushWriteBuffer | empty!
flushWriteBuffer | now: 350109
flushWriteBuffer | empty!
flushWriteBuffer | now: 351109
flushWriteBuffer | empty!
flushWriteBuffer | now: 352109
flushWriteBuffer | empty!
flushWriteBuffer | now: 353109
flushWriteBuffer | empty!
flushWriteBuffer | now: 354109
flushWriteBuffer | empty!
flushWriteBuffer | now: 355109
flushWriteBuffer | empty!
flushWriteBuffer | now: 356109
flushWriteBuffer | empty!
flushWriteBuffer | now: 357109
flushWriteBuffer | empty!
flushWriteBuffer | now: 358109
flushWriteBuffer | empty!
flushWriteBuffer | now: 359109
flushWriteBuffer | empty!
flushWriteBuffer | now: 360109
flushWriteBuffer | empty!
flushWriteBuffer | now: 361109
flushWriteBuffer | empty!
flushWriteBuffer | now: 362109
flushWriteBuffer | empty!
flushWriteBuffer | now: 363109
flushWriteBuffer | empty!
flushWriteBuffer | now: 364109
flushWriteBuffer | empty!
flushWriteBuffer | now: 365109
flushWriteBuffer | empty!
flushWriteBuffer | now: 366109
flushWriteBuffer | empty!
flushWriteBuffer | now: 367109
flushWriteBuffer | empty!
flushWriteBuffer | now: 368109
flushWriteBuffer | empty!
flushWriteBuffer | now: 369109
flushWriteBuffer | empty!
flushWriteBuffer | now: 370109
flushWriteBuffer | empty!
flushWriteBuffer | now: 371109
flushWriteBuffer | empty!
flushWriteBuffer | now: 372109
flushWriteBuffer | empty!
flushWriteBuffer | now: 373109
flushWriteBuffer | empty!
flushWriteBuffer | now: 374109
flushWriteBuffer | empty!
flushWriteBuffer | now: 375109
flushWriteBuffer | empty!
flushWriteBuffer | now: 376109
flushWriteBuffer | empty!
flushWriteBuffer | now: 377109
flushWriteBuffer | empty!
flushWriteBuffer | now: 378109
flushWriteBuffer | empty!
flushWriteBuffer | now: 379109
flushWriteBuffer | empty!
flushWriteBuffer | now: 380109
flushWriteBuffer | empty!
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 130
LOG | (8) latency = 130
LOG | (8) latency = 150
LOG | (8) latency = 155
LOG | (8) latency = 160
LOG | (8) latency = 165
LOG | (8) latency = 155
LOG | (8) latency = 160
LOG | (8) latency = 180
LOG | (8) latency = 185
LOG | (8) latency = 190
LOG | (8) latency = 195
LOG | (8) latency = 200
LOG | (8) latency = 205
LOG | (8) latency = 210
LOG | (8) latency = 200
LOG | (8) latency = 220
LOG | (8) latency = 225
LOG | (8) latency = 230
LOG | (8) latency = 235
LOG | (8) latency = 225
flushWriteBuffer | now: 381109
flushWriteBuffer | empty!
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 129
LOG | (8) latency = 134
LOG | (8) latency = 139
LOG | (8) latency = 143
LOG | (8) latency = 146
LOG | (8) latency = 135
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 129
LOG | (8) latency = 141
LOG | (8) latency = 145
LOG | (8) latency = 149
LOG | (8) latency = 154
LOG | (8) latency = 158
LOG | (8) latency = 163
LOG | (8) latency = 167
LOG | (8) latency = 172
LOG | (8) latency = 175
LOG | (8) latency = 178
LOG | (8) latency = 182
LOG | (8) latency = 187
LOG | (8) latency = 176
LOG | (8) latency = 195
LOG | (8) latency = 200
LOG | (8) latency = 204
LOG | (8) latency = 125
LOG | (8) latency = 128
LOG | (8) latency = 133
LOG | (8) latency = 138
LOG | (8) latency = 142
LOG | (8) latency = 125
LOG | (8) latency = 125
LOG | (8) latency = 128
LOG | (8) latency = 131
LOG | (8) latency = 141
LOG | (8) latency = 142
LOG | (8) latency = 147
LOG | (8) latency = 150
LOG | (8) latency = 155
LOG | (8) latency = 158
ENDING EPOCH [8]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (29.69%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 8] [M 8] [S 0] [S 0] [S 0] [M 8] [S 0] [S 0] 
   1 [S 7] [M 8] [M 8] [S 0] [S 0] [S 0] [S 0] [S 0] 
   2 [S 0] [M 8] [S 0] [S 0] [S 0] [M 8] [S 0] [S 7] 
   3 [S 0] [S 0] [S 0] [S 7] [S 0] [S 7] [S 7] [M 8] 
   4 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 7] [S 7] 
   5 [S 0] [S 0] [S 0] [S 0] [M 8] [S 0] [S 7] [S 7] 
   6 [S 0] [S 0] [S 0] [S 0] [M 8] [S 7] [S 0] [M 8] 
   7 [S 0] [M 8] [M 8] [S 0] [M 8] [S 0] [M 8] [S 0] 
   8 [M 8] [M 8] [M 8] [S 0] [S 0] [S 0] [S 0] [M 8] 
   9 [M 8] [S 0] [M 8] [S 0] [M 8] [S 0] [S 0] [S 0] 
  10 [M 8] [M 8] [S 0] [S 0] [S 0] [M 8] [S 0] [S 0] 
  11 [M 8] [S 0] [M 8] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [M 8] [S 0] [S 0] [S 0] [M 8] [S 0] [M 8] [S 0] 
  13 [S 0] [S 0] [M 8] [S 0] [M 8] [M 8] [S 0] [S 0] 
  14 [S 0] [M 8] [S 0] [S 0] [S 0] [S 0] [M 8] [S 0] 
  15 [S 0] [M 8] [S 0] [M 8] [M 8] [S 0] [S 0] [S 0] 
============================================================
scanning set 7: 50.0%
scanning set 8: 50.0%
scanning set 0: 37.5%
scanning set 9: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 1: 25.0%
scanning set 2: 25.0%
scanning set 6: 25.0%
scanning set 11: 25.0%
scanning set 14: 25.0%
scanning set 3: 12.5%
scanning set 5: 12.5%
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
cache block [8] stored in write buffer 
EPOCH [8] PERSISTED.
STARTING [9]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 8] [S 8] [S 0] [S 0] [S 0] [S 8] [S 0] [S 0] 
   1 [S 7] [S 8] [S 8] [S 0] [S 0] [S 0] [S 0] [S 0] 
   2 [S 0] [S 8] [S 0] [S 0] [S 0] [S 8] [S 0] [S 7] 
   3 [S 0] [S 0] [S 0] [S 7] [S 0] [S 7] [S 7] [S 8] 
   4 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 7] [S 7] 
   5 [S 0] [S 0] [S 0] [S 0] [S 8] [S 0] [S 7] [S 7] 
   6 [S 0] [S 0] [S 0] [S 0] [S 8] [S 7] [S 0] [S 8] 
   7 [S 0] [S 8] [S 8] [S 0] [S 8] [S 0] [S 8] [S 0] 
   8 [S 8] [S 8] [S 8] [S 0] [S 0] [S 0] [S 0] [S 8] 
   9 [S 8] [S 0] [S 8] [S 0] [S 8] [S 0] [S 0] [S 0] 
  10 [S 8] [S 8] [S 0] [S 0] [S 0] [S 8] [S 0] [S 0] 
  11 [S 8] [S 0] [S 8] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [S 8] [S 0] [S 0] [S 0] [S 8] [S 0] [S 8] [S 0] 
  13 [S 0] [S 0] [S 8] [S 0] [S 8] [S 8] [S 0] [S 0] 
  14 [S 0] [S 8] [S 0] [S 0] [S 0] [S 0] [S 8] [S 0] 
  15 [S 0] [S 8] [S 0] [S 8] [S 8] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (403 + 0) = 403
LOG AND STORE | dram_latency + log_latency = total_latency: (408 + 0) = 408
LOG AND STORE | dram_latency + log_latency = total_latency: (413 + 0) = 413
LOG AND STORE | dram_latency + log_latency = total_latency: (418 + 0) = 418
LOG AND STORE | dram_latency + log_latency = total_latency: (423 + 0) = 423
LOG AND STORE | dram_latency + log_latency = total_latency: (428 + 45) = 473
LOG AND STORE | dram_latency + log_latency = total_latency: (433 + 0) = 433
LOG AND STORE | dram_latency + log_latency = total_latency: (438 + 0) = 438
LOG AND STORE | dram_latency + log_latency = total_latency: (443 + 0) = 443
LOG AND STORE | dram_latency + log_latency = total_latency: (448 + 0) = 448
LOG AND STORE | dram_latency + log_latency = total_latency: (453 + 0) = 453
LOG AND STORE | dram_latency + log_latency = total_latency: (458 + 0) = 458
LOG AND STORE | dram_latency + log_latency = total_latency: (463 + 0) = 463
LOG AND STORE | dram_latency + log_latency = total_latency: (468 + 0) = 468
LOG AND STORE | dram_latency + log_latency = total_latency: (473 + 0) = 473
LOG AND STORE | dram_latency + log_latency = total_latency: (478 + 0) = 478
LOG AND STORE | dram_latency + log_latency = total_latency: (483 + 0) = 483
LOG AND STORE | dram_latency + log_latency = total_latency: (488 + 0) = 488
LOG AND STORE | dram_latency + log_latency = total_latency: (493 + 0) = 493
LOG AND STORE | dram_latency + log_latency = total_latency: (498 + 0) = 498
LOG AND STORE | dram_latency + log_latency = total_latency: (503 + 0) = 503
LOG AND STORE | dram_latency + log_latency = total_latency: (508 + 45) = 553
LOG AND STORE | dram_latency + log_latency = total_latency: (513 + 0) = 513
LOG AND STORE | dram_latency + log_latency = total_latency: (518 + 0) = 518
LOG AND STORE | dram_latency + log_latency = total_latency: (523 + 0) = 523
LOG AND STORE | dram_latency + log_latency = total_latency: (528 + 0) = 528
LOG AND STORE | dram_latency + log_latency = total_latency: (533 + 0) = 533
LOG AND STORE | dram_latency + log_latency = total_latency: (538 + 0) = 538
LOG AND STORE | dram_latency + log_latency = total_latency: (543 + 0) = 543
LOG AND STORE | dram_latency + log_latency = total_latency: (548 + 0) = 548
LOG AND STORE | dram_latency + log_latency = total_latency: (553 + 0) = 553
LOG AND STORE | dram_latency + log_latency = total_latency: (558 + 0) = 558
LOG AND STORE | dram_latency + log_latency = total_latency: (563 + 0) = 563
LOG AND STORE | dram_latency + log_latency = total_latency: (568 + 0) = 568
LOG AND STORE | dram_latency + log_latency = total_latency: (573 + 0) = 573
LOG AND STORE | dram_latency + log_latency = total_latency: (578 + 0) = 578
LOG AND STORE | dram_latency + log_latency = total_latency: (583 + 0) = 583
LOG AND STORE | dram_latency + log_latency = total_latency: (588 + 45) = 633
LOG | (9) latency = 353
LOG | (9) latency = 355
LOG | (9) latency = 359
LOG | (9) latency = 364
LOG | (9) latency = 368
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
flushWriteBuffer | now: 382109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 130
LOG | (9) latency = 132
LOG | (9) latency = 137
LOG | (9) latency = 141
LOG | (9) latency = 144
flushWriteBuffer | now: 383109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 127
LOG | (9) latency = 132
LOG | (9) latency = 125
LOG | (9) latency = 142
LOG | (9) latency = 130
LOG | (9) latency = 148
LOG | (9) latency = 150
flushWriteBuffer | now: 384109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 385109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 386109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 387109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 130
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 388109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 389109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 390109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 391109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 392109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 393109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 394109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 395109
flushWriteBuffer | empty!
flushWriteBuffer | now: 396109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 131
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 397109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 398109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 399109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
flushWriteBuffer | now: 400109
flushWriteBuffer | empty!
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 130
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 401109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 402109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 403109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 404109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 405109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 406109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 407109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 131
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 408109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 409109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 410109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 411109
flushWriteBuffer | empty!
flushWriteBuffer | now: 412109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 413109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 130
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 414109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 415109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 416109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 417109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 418109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 419109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 420109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 131
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 421109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 422109
flushWriteBuffer | empty!
flushWriteBuffer | now: 423109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 424109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 425109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 130
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 426109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 427109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 428109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 429109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 430109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 431109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 432109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 131
flushWriteBuffer | now: 433109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
flushWriteBuffer | now: 434109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 126
LOG | (9) latency = 127
LOG | (9) latency = 125
LOG | (9) latency = 129
LOG | (9) latency = 134
LOG | (9) latency = 137
LOG | (9) latency = 140
LOG | (9) latency = 144
LOG | (9) latency = 147
LOG | (9) latency = 151
LOG | (9) latency = 156
LOG | (9) latency = 160
LOG | (9) latency = 164
LOG | (9) latency = 167
LOG | (9) latency = 171
LOG | (9) latency = 174
LOG | (9) latency = 179
LOG | (9) latency = 183
LOG | (9) latency = 186
LOG | (9) latency = 153
LOG | (9) latency = 154
LOG | (9) latency = 159
LOG | (9) latency = 163
LOG | (9) latency = 167
LOG | (9) latency = 125
LOG | (9) latency = 128
LOG | (9) latency = 133
LOG | (9) latency = 137
LOG | (9) latency = 140
LOG | (9) latency = 145
LOG | (9) latency = 147
LOG | (9) latency = 144
LOG | (9) latency = 147
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 134
LOG | (9) latency = 139
LOG | (9) latency = 143
LOG | (9) latency = 144
flushWriteBuffer | now: 435109
flushWriteBuffer | empty!
flushWriteBuffer | now: 436109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 129
LOG | (9) latency = 134
LOG | (9) latency = 125
LOG | (9) latency = 144
LOG | (9) latency = 148
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 129
LOG | (9) latency = 133
LOG | (9) latency = 125
flushWriteBuffer | now: 437109
flushWriteBuffer | empty!
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 129
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 130
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 130
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
LOG | (9) latency = 125
ENDING EPOCH [9]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (28.12%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 9] [S 0] [S 0] [M 9] [M 9] [M 9] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [M 9] [M 9] [M 9] 
   2 [M 9] [S 0] [S 0] [S 0] [M 9] [M 9] [S 0] [M 9] 
   3 [S 0] [M 9] [S 0] [M 9] [S 0] [S 0] [S 0] [S 0] 
   4 [M 9] [S 0] [S 0] [S 0] [M 9] [S 0] [M 9] [M 9] 
   5 [S 0] [S 0] [M 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [M 9] [M 9] [S 0] [S 0] [S 0] [M 9] 
   7 [S 0] [M 9] [S 0] [S 0] [M 9] [S 0] [S 0] [S 0] 
   8 [S 0] [M 9] [S 0] [M 9] [S 0] [S 0] [M 9] [S 0] 
   9 [S 0] [S 0] [M 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [M 9] [S 0] [M 9] [S 0] [S 0] [S 0] [S 0] [M 9] 
  11 [S 0] [S 0] [M 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [M 9] [S 0] [M 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [S 0] [S 0] [S 0] [M 9] [M 9] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [M 9] [S 0] [S 0] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 1: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 10: 37.5%
scanning set 3: 25.0%
scanning set 7: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
scanning set 5: 12.5%
scanning set 9: 12.5%
scanning set 11: 12.5%
scanning set 15: 12.5%
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
cache block [9] stored in write buffer 
EPOCH [9] PERSISTED.
STARTING [10]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 9] [S 0] [S 0] [S 9] [S 9] [S 9] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] [S 9] [S 9] 
   2 [S 9] [S 0] [S 0] [S 0] [S 9] [S 9] [S 0] [S 9] 
   3 [S 0] [S 9] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] 
   4 [S 9] [S 0] [S 0] [S 0] [S 9] [S 0] [S 9] [S 9] 
   5 [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 9] [S 9] [S 0] [S 0] [S 0] [S 9] 
   7 [S 0] [S 9] [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] 
   8 [S 0] [S 9] [S 0] [S 9] [S 0] [S 0] [S 9] [S 0] 
   9 [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 9] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 9] 
  11 [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [S 9] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [S 0] [S 0] [S 0] [S 9] [S 9] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG | (10) latency = 310
LOG | (10) latency = 303
LOG | (10) latency = 297
LOG | (10) latency = 158
LOG | (10) latency = 155
LOG | (10) latency = 149
LOG | (10) latency = 154
flushWriteBuffer | now: 438109
flushWriteBuffer | empty!
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 130
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 130
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 125
LOG | (10) latency = 125
flushWriteBuffer | now: 439109
flushWriteBuffer | empty!
LOG | (10) latency = 125
LOG | (10) latency = 125
ENDING EPOCH [10]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 10] [S 0] [S 0] [M 10] [M 10] [M 10] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] [S 9] [M 10] 
   2 [M 10] [S 0] [M 10] [S 0] [M 10] [M 10] [S 0] [M 10] 
   3 [S 0] [S 9] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] 
   4 [S 9] [S 0] [M 10] [S 0] [M 10] [S 0] [M 10] [M 10] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 0] [M 10] [M 10] [M 10] [S 0] [S 0] [S 0] [M 10] 
   7 [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 10] [S 9] [S 0] [M 10] [S 0] [M 10] [M 10] [S 0] 
   9 [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 9] [S 0] [M 10] [S 0] [M 10] [S 0] [M 10] [M 10] 
  11 [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [M 10] [S 0] [M 10] [S 0] [M 10] [S 0] [S 0] [M 10] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [M 10] [S 0] [M 10] [M 10] [M 10] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
cache block [10] stored in write buffer 
EPOCH [10] PERSISTED.
STARTING [11]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 10] [S 0] [S 0] [S 10] [S 10] [S 10] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] [S 9] [S 10] 
   2 [S 10] [S 0] [S 10] [S 0] [S 10] [S 10] [S 0] [S 10] 
   3 [S 0] [S 9] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] 
   4 [S 9] [S 0] [S 10] [S 0] [S 10] [S 0] [S 10] [S 10] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 0] [S 10] [S 10] [S 10] [S 0] [S 0] [S 0] [S 10] 
   7 [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 10] [S 9] [S 0] [S 10] [S 0] [S 10] [S 10] [S 0] 
   9 [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 9] [S 0] [S 10] [S 0] [S 10] [S 0] [S 10] [S 10] 
  11 [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [S 10] [S 0] [S 10] [S 0] [S 10] [S 0] [S 0] [S 10] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [S 10] [S 0] [S 10] [S 10] [S 10] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 45) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 45) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (11) latency = 125
LOG | (11) latency = 125
LOG | (11) latency = 125
flushWriteBuffer | now: 440109
flushWriteBuffer | empty!
LOG | (11) latency = 125
LOG | (11) latency = 125
LOG | (11) latency = 125
LOG | (11) latency = 125
LOG | (11) latency = 125
ENDING EPOCH [11]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 11] [S 0] [S 0] [M 11] [M 11] [M 11] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] [M 11] 
   2 [M 11] [S 0] [M 11] [S 0] [M 11] [M 11] [S 0] [M 11] 
   3 [S 0] [S 9] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] 
   4 [S 9] [S 0] [M 11] [S 0] [M 11] [S 0] [M 11] [M 11] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 0] [M 11] [M 11] [M 11] [S 0] [S 0] [S 0] [M 11] 
   7 [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 11] [S 9] [S 0] [M 11] [S 0] [M 11] [M 11] [S 0] 
   9 [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 9] [S 0] [M 11] [S 0] [M 11] [S 0] [M 11] [M 11] 
  11 [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [M 11] [S 0] [M 11] [S 0] [M 11] [S 0] [S 0] [M 11] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [M 11] [S 0] [M 11] [M 11] [M 11] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
cache block [11] stored in write buffer 
EPOCH [11] PERSISTED.
STARTING [12]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 11] [S 0] [S 0] [S 11] [S 11] [S 11] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] [S 11] 
   2 [S 11] [S 0] [S 11] [S 0] [S 11] [S 11] [S 0] [S 11] 
   3 [S 0] [S 9] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] 
   4 [S 9] [S 0] [S 11] [S 0] [S 11] [S 0] [S 11] [S 11] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 0] [S 11] [S 11] [S 11] [S 0] [S 0] [S 0] [S 11] 
   7 [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 11] [S 9] [S 0] [S 11] [S 0] [S 11] [S 11] [S 0] 
   9 [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 9] [S 0] [S 11] [S 0] [S 11] [S 0] [S 11] [S 11] 
  11 [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [S 11] [S 0] [S 11] [S 0] [S 11] [S 0] [S 0] [S 11] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [S 11] [S 0] [S 11] [S 11] [S 11] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (12) latency = 125
flushWriteBuffer | now: 441109
flushWriteBuffer | empty!
LOG | (12) latency = 125
LOG | (12) latency = 125
LOG | (12) latency = 125
LOG | (12) latency = 125
LOG | (12) latency = 125
flushWriteBuffer | now: 442109
flushWriteBuffer | empty!
LOG | (12) latency = 125
LOG | (12) latency = 125
ENDING EPOCH [12]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 12] [S 0] [S 0] [M 12] [M 12] [M 12] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] [M 12] 
   2 [M 12] [S 0] [M 12] [S 0] [M 12] [M 12] [S 0] [M 12] 
   3 [S 0] [S 9] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] 
   4 [S 9] [S 0] [M 12] [S 0] [M 12] [S 0] [M 12] [M 12] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 0] [M 12] [M 12] [M 12] [S 0] [S 0] [S 0] [M 12] 
   7 [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 12] [S 0] [S 0] [M 12] [S 0] [M 12] [M 12] [S 0] 
   9 [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [M 12] [S 0] [M 12] [S 0] [M 12] [M 12] 
  11 [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [M 12] [S 0] [M 12] [S 0] [M 12] [S 0] [S 0] [M 12] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [M 12] [S 0] [M 12] [M 12] [M 12] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
cache block [12] stored in write buffer 
EPOCH [12] PERSISTED.
STARTING [13]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 12] [S 0] [S 0] [S 12] [S 12] [S 12] [S 0] 
   1 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 9] [S 12] 
   2 [S 12] [S 0] [S 12] [S 0] [S 12] [S 12] [S 0] [S 12] 
   3 [S 0] [S 9] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] 
   4 [S 9] [S 0] [S 12] [S 0] [S 12] [S 0] [S 12] [S 12] 
   5 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 0] [S 12] [S 12] [S 12] [S 0] [S 0] [S 0] [S 12] 
   7 [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 12] [S 0] [S 0] [S 12] [S 0] [S 12] [S 12] [S 0] 
   9 [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [S 12] [S 0] [S 12] [S 0] [S 12] [S 12] 
  11 [S 0] [S 0] [S 9] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [S 12] [S 0] [S 12] [S 0] [S 12] [S 0] [S 0] [S 12] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  14 [S 12] [S 0] [S 12] [S 12] [S 12] [S 0] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 125
flushWriteBuffer | now: 443109
flushWriteBuffer | empty!
LOG | (13) latency = 125
LOG | (13) latency = 129
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 129
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 130
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 129
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 129
LOG | (13) latency = 125
LOG | (13) latency = 125
flushWriteBuffer | now: 444109
flushWriteBuffer | empty!
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 130
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 125
LOG | (13) latency = 130
ENDING EPOCH [13]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (32.81%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 13] [S 0] [S 0] [S 12] [S 12] [M 13] [S 0] 
   1 [S 0] [M 13] [M 13] [S 0] [S 0] [S 0] [M 13] [M 13] 
   2 [M 13] [S 0] [M 13] [S 0] [M 13] [S 12] [S 0] [S 12] 
   3 [M 13] [S 9] [M 13] [S 0] [M 13] [S 0] [S 0] [S 0] 
   4 [S 9] [S 0] [M 13] [S 0] [S 12] [S 0] [M 13] [S 12] 
   5 [S 0] [S 0] [S 0] [M 13] [M 13] [S 0] [M 13] [S 0] 
   6 [S 0] [M 13] [M 13] [S 12] [S 0] [S 0] [S 0] [S 12] 
   7 [M 13] [S 9] [S 0] [S 0] [S 0] [S 0] [M 13] [M 13] 
   8 [M 13] [S 0] [S 0] [S 12] [S 0] [M 13] [S 12] [S 0] 
   9 [S 0] [M 13] [S 9] [M 13] [M 13] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [S 12] [S 0] [M 13] [S 0] [M 13] [S 12] 
  11 [S 0] [M 13] [S 0] [M 13] [S 0] [S 0] [M 13] [S 0] 
  12 [S 12] [S 0] [S 12] [S 0] [M 13] [S 0] [S 0] [M 13] 
  13 [M 13] [S 0] [S 0] [M 13] [S 0] [M 13] [S 0] [S 0] 
  14 [M 13] [S 0] [M 13] [S 12] [S 12] [S 0] [S 0] [S 0] 
  15 [S 0] [M 13] [S 0] [M 13] [S 0] [S 0] [M 13] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 8: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
cache block [13] stored in write buffer 
EPOCH [13] PERSISTED.
STARTING [14]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 0] [S 0] [S 12] [S 12] [S 13] [S 0] 
   1 [S 0] [S 13] [S 13] [S 0] [S 0] [S 0] [S 13] [S 13] 
   2 [S 13] [S 0] [S 13] [S 0] [S 13] [S 12] [S 0] [S 12] 
   3 [S 13] [S 9] [S 13] [S 0] [S 13] [S 0] [S 0] [S 0] 
   4 [S 9] [S 0] [S 13] [S 0] [S 12] [S 0] [S 13] [S 12] 
   5 [S 0] [S 0] [S 0] [S 13] [S 13] [S 0] [S 13] [S 0] 
   6 [S 0] [S 13] [S 13] [S 12] [S 0] [S 0] [S 0] [S 12] 
   7 [S 13] [S 9] [S 0] [S 0] [S 0] [S 0] [S 13] [S 13] 
   8 [S 13] [S 0] [S 0] [S 12] [S 0] [S 13] [S 12] [S 0] 
   9 [S 0] [S 13] [S 9] [S 13] [S 13] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [S 12] [S 0] [S 13] [S 0] [S 13] [S 12] 
  11 [S 0] [S 13] [S 0] [S 13] [S 0] [S 0] [S 13] [S 0] 
  12 [S 12] [S 0] [S 12] [S 0] [S 13] [S 0] [S 0] [S 13] 
  13 [S 13] [S 0] [S 0] [S 13] [S 0] [S 13] [S 0] [S 0] 
  14 [S 13] [S 0] [S 13] [S 12] [S 12] [S 0] [S 0] [S 0] 
  15 [S 0] [S 13] [S 0] [S 13] [S 0] [S 0] [S 13] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 45) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 45) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 45) = 605
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG | (14) latency = 343
LOG | (14) latency = 338
LOG | (14) latency = 332
LOG | (14) latency = 185
LOG | (14) latency = 179
LOG | (14) latency = 184
LOG | (14) latency = 177
LOG | (14) latency = 171
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 125
flushWriteBuffer | now: 445109
flushWriteBuffer | empty!
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 125
LOG | (14) latency = 125
ENDING EPOCH [14]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 0] [S 0] [S 12] [S 12] [S 13] [S 0] 
   1 [S 0] [M 14] [M 14] [S 0] [M 14] [S 0] [M 14] [M 14] 
   2 [M 14] [S 0] [S 13] [S 0] [S 13] [S 12] [S 0] [S 12] 
   3 [M 14] [S 9] [M 14] [S 0] [M 14] [M 14] [S 0] [S 0] 
   4 [S 0] [S 0] [S 13] [S 0] [S 12] [S 0] [S 13] [S 12] 
   5 [M 14] [S 0] [S 0] [M 14] [M 14] [S 0] [M 14] [S 0] 
   6 [S 0] [S 0] [S 13] [S 12] [S 0] [S 0] [S 0] [S 12] 
   7 [M 14] [S 0] [S 0] [M 14] [S 0] [S 0] [M 14] [M 14] 
   8 [S 13] [S 0] [S 0] [S 12] [S 0] [S 13] [S 12] [S 0] 
   9 [S 0] [M 14] [M 14] [M 14] [M 14] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [S 12] [S 0] [S 13] [S 0] [S 13] [S 12] 
  11 [M 14] [M 14] [S 0] [M 14] [S 0] [S 0] [M 14] [S 0] 
  12 [S 12] [S 0] [S 12] [S 0] [S 13] [S 0] [S 0] [S 13] 
  13 [M 14] [S 0] [S 0] [M 14] [M 14] [M 14] [S 0] [S 0] 
  14 [S 13] [S 0] [S 13] [S 12] [S 12] [S 0] [S 0] [S 0] 
  15 [S 0] [M 14] [S 0] [M 14] [S 0] [M 14] [M 14] [S 0] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
cache block [14] stored in write buffer 
EPOCH [14] PERSISTED.
STARTING [15]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 0] [S 0] [S 12] [S 12] [S 13] [S 0] 
   1 [S 0] [S 14] [S 14] [S 0] [S 14] [S 0] [S 14] [S 14] 
   2 [S 14] [S 0] [S 13] [S 0] [S 13] [S 12] [S 0] [S 12] 
   3 [S 14] [S 9] [S 14] [S 0] [S 14] [S 14] [S 0] [S 0] 
   4 [S 0] [S 0] [S 13] [S 0] [S 12] [S 0] [S 13] [S 12] 
   5 [S 14] [S 0] [S 0] [S 14] [S 14] [S 0] [S 14] [S 0] 
   6 [S 0] [S 0] [S 13] [S 12] [S 0] [S 0] [S 0] [S 12] 
   7 [S 14] [S 0] [S 0] [S 14] [S 0] [S 0] [S 14] [S 14] 
   8 [S 13] [S 0] [S 0] [S 12] [S 0] [S 13] [S 12] [S 0] 
   9 [S 0] [S 14] [S 14] [S 14] [S 14] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [S 12] [S 0] [S 13] [S 0] [S 13] [S 12] 
  11 [S 14] [S 14] [S 0] [S 14] [S 0] [S 0] [S 14] [S 0] 
  12 [S 12] [S 0] [S 12] [S 0] [S 13] [S 0] [S 0] [S 13] 
  13 [S 14] [S 0] [S 0] [S 14] [S 14] [S 14] [S 0] [S 0] 
  14 [S 13] [S 0] [S 13] [S 12] [S 12] [S 0] [S 0] [S 0] 
  15 [S 0] [S 14] [S 0] [S 14] [S 0] [S 14] [S 14] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 45) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 45) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 446109
flushWriteBuffer | empty!
LOG | (15) latency = 125
LOG | (15) latency = 125
LOG | (15) latency = 125
LOG | (15) latency = 125
LOG | (15) latency = 125
flushWriteBuffer | now: 447109
flushWriteBuffer | empty!
flushWriteBuffer | now: 448109
flushWriteBuffer | empty!
LOG | (15) latency = 125
ENDING EPOCH [15]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 0] [S 0] [S 12] [S 12] [S 13] [S 0] 
   1 [S 0] [M 15] [M 15] [S 0] [M 15] [S 0] [M 15] [S 14] 
   2 [M 15] [S 0] [S 13] [S 0] [S 13] [S 12] [S 0] [S 12] 
   3 [M 15] [S 9] [S 14] [S 0] [M 15] [M 15] [S 0] [S 0] 
   4 [S 0] [S 0] [S 13] [S 0] [S 12] [S 0] [S 13] [S 12] 
   5 [S 14] [S 0] [S 0] [M 15] [M 15] [S 0] [M 15] [S 0] 
   6 [S 0] [S 0] [S 13] [S 12] [S 0] [S 0] [S 0] [S 12] 
   7 [S 14] [S 0] [S 0] [M 15] [S 0] [S 0] [M 15] [M 15] 
   8 [S 13] [S 0] [S 0] [S 12] [S 0] [S 13] [S 12] [S 0] 
   9 [S 0] [M 15] [M 15] [S 14] [M 15] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [S 12] [S 0] [S 13] [S 0] [S 13] [S 12] 
  11 [S 14] [M 15] [S 0] [M 15] [S 0] [S 0] [M 15] [S 0] 
  12 [S 12] [S 0] [S 12] [S 0] [S 13] [S 0] [S 0] [S 13] 
  13 [S 14] [S 0] [S 0] [M 15] [M 15] [M 15] [S 0] [S 0] 
  14 [S 13] [S 0] [S 13] [S 12] [S 12] [S 0] [S 0] [S 0] 
  15 [S 0] [M 15] [S 0] [M 15] [S 0] [S 14] [M 15] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 2: 12.5%
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
cache block [15] stored in write buffer 
EPOCH [15] PERSISTED.
STARTING [16]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 0] [S 0] [S 12] [S 12] [S 13] [S 0] 
   1 [S 0] [S 15] [S 15] [S 0] [S 15] [S 0] [S 15] [S 14] 
   2 [S 15] [S 0] [S 13] [S 0] [S 13] [S 12] [S 0] [S 12] 
   3 [S 15] [S 9] [S 14] [S 0] [S 15] [S 15] [S 0] [S 0] 
   4 [S 0] [S 0] [S 13] [S 0] [S 12] [S 0] [S 13] [S 12] 
   5 [S 14] [S 0] [S 0] [S 15] [S 15] [S 0] [S 15] [S 0] 
   6 [S 0] [S 0] [S 13] [S 12] [S 0] [S 0] [S 0] [S 12] 
   7 [S 14] [S 0] [S 0] [S 15] [S 0] [S 0] [S 15] [S 15] 
   8 [S 13] [S 0] [S 0] [S 12] [S 0] [S 13] [S 12] [S 0] 
   9 [S 0] [S 15] [S 15] [S 14] [S 15] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [S 12] [S 0] [S 13] [S 0] [S 13] [S 12] 
  11 [S 14] [S 15] [S 0] [S 15] [S 0] [S 0] [S 15] [S 0] 
  12 [S 12] [S 0] [S 12] [S 0] [S 13] [S 0] [S 0] [S 13] 
  13 [S 14] [S 0] [S 0] [S 15] [S 15] [S 15] [S 0] [S 0] 
  14 [S 13] [S 0] [S 13] [S 12] [S 12] [S 0] [S 0] [S 0] 
  15 [S 0] [S 15] [S 0] [S 15] [S 0] [S 14] [S 15] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG | (16) latency = 125
LOG | (16) latency = 125
LOG | (16) latency = 125
LOG | (16) latency = 125
LOG | (16) latency = 125
LOG | (16) latency = 125
LOG | (16) latency = 125
LOG | (16) latency = 125
ENDING EPOCH [16]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 0] [S 0] [S 12] [S 12] [S 13] [S 0] 
   1 [S 0] [M 16] [M 16] [S 0] [M 16] [S 0] [M 16] [M 16] 
   2 [M 16] [S 0] [S 13] [S 0] [S 13] [S 12] [S 0] [S 12] 
   3 [M 16] [S 0] [M 16] [S 0] [M 16] [M 16] [S 0] [S 0] 
   4 [S 0] [S 0] [S 13] [S 0] [S 12] [S 0] [S 13] [S 12] 
   5 [M 16] [S 0] [S 0] [M 16] [M 16] [S 0] [M 16] [S 0] 
   6 [S 0] [S 0] [S 13] [S 12] [S 0] [S 0] [S 0] [S 12] 
   7 [M 16] [S 0] [S 0] [M 16] [S 0] [S 0] [M 16] [M 16] 
   8 [S 13] [S 0] [S 0] [S 12] [S 0] [S 13] [S 12] [S 0] 
   9 [S 0] [M 16] [M 16] [M 16] [M 16] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [S 12] [S 0] [S 13] [S 0] [S 13] [S 12] 
  11 [M 16] [M 16] [S 0] [M 16] [S 0] [S 0] [M 16] [S 0] 
  12 [S 12] [S 0] [S 12] [S 0] [S 13] [S 0] [S 0] [S 13] 
  13 [M 16] [S 0] [S 0] [M 16] [M 16] [M 16] [S 0] [S 0] 
  14 [S 13] [S 0] [S 13] [S 12] [S 12] [S 0] [S 0] [S 0] 
  15 [S 0] [M 16] [S 0] [M 16] [S 0] [M 16] [M 16] [S 0] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
cache block [16] stored in write buffer 
EPOCH [16] PERSISTED.
STARTING [17]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 13] [S 0] [S 0] [S 12] [S 12] [S 13] [S 0] 
   1 [S 0] [S 16] [S 16] [S 0] [S 16] [S 0] [S 16] [S 16] 
   2 [S 16] [S 0] [S 13] [S 0] [S 13] [S 12] [S 0] [S 12] 
   3 [S 16] [S 0] [S 16] [S 0] [S 16] [S 16] [S 0] [S 0] 
   4 [S 0] [S 0] [S 13] [S 0] [S 12] [S 0] [S 13] [S 12] 
   5 [S 16] [S 0] [S 0] [S 16] [S 16] [S 0] [S 16] [S 0] 
   6 [S 0] [S 0] [S 13] [S 12] [S 0] [S 0] [S 0] [S 12] 
   7 [S 16] [S 0] [S 0] [S 16] [S 0] [S 0] [S 16] [S 16] 
   8 [S 13] [S 0] [S 0] [S 12] [S 0] [S 13] [S 12] [S 0] 
   9 [S 0] [S 16] [S 16] [S 16] [S 16] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [S 12] [S 0] [S 13] [S 0] [S 13] [S 12] 
  11 [S 16] [S 16] [S 0] [S 16] [S 0] [S 0] [S 16] [S 0] 
  12 [S 12] [S 0] [S 12] [S 0] [S 13] [S 0] [S 0] [S 13] 
  13 [S 16] [S 0] [S 0] [S 16] [S 16] [S 16] [S 0] [S 0] 
  14 [S 13] [S 0] [S 13] [S 12] [S 12] [S 0] [S 0] [S 0] 
  15 [S 0] [S 16] [S 0] [S 16] [S 0] [S 16] [S 16] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (17) latency = 125
flushWriteBuffer | now: 449109
flushWriteBuffer | empty!
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 130
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 130
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 130
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 130
LOG | (17) latency = 125
LOG | (17) latency = 125
flushWriteBuffer | now: 450109
flushWriteBuffer | empty!
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 130
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 130
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 125
LOG | (17) latency = 130
ENDING EPOCH [17]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (29.69%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 17] [S 0] [S 0] [S 0] [M 17] [M 17] [S 0] 
   1 [S 0] [S 16] [S 16] [S 0] [M 17] [S 0] [S 16] [M 17] 
   2 [M 17] [S 0] [S 13] [S 0] [M 17] [M 17] [S 0] [M 17] 
   3 [S 16] [S 0] [M 17] [S 0] [S 16] [M 17] [S 0] [S 0] 
   4 [S 0] [M 17] [S 13] [S 0] [M 17] [S 0] [S 0] [M 17] 
   5 [M 17] [S 0] [S 0] [S 16] [S 16] [S 0] [S 16] [S 0] 
   6 [M 17] [S 0] [S 0] [M 17] [S 0] [S 0] [S 0] [M 17] 
   7 [M 17] [S 0] [S 0] [M 17] [S 0] [S 0] [S 16] [S 16] 
   8 [S 13] [S 0] [S 0] [M 17] [M 17] [S 13] [M 17] [S 0] 
   9 [S 0] [S 16] [M 17] [M 17] [S 16] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [M 17] [S 0] [M 17] [S 0] [S 13] [M 17] 
  11 [M 17] [S 16] [S 0] [S 16] [S 0] [S 0] [S 16] [S 0] 
  12 [M 17] [S 0] [M 17] [S 0] [S 13] [S 0] [S 0] [M 17] 
  13 [M 17] [S 0] [S 0] [S 16] [M 17] [S 16] [S 0] [S 0] 
  14 [S 13] [S 0] [M 17] [M 17] [M 17] [S 0] [S 0] [S 0] 
  15 [S 0] [S 16] [S 0] [S 16] [S 0] [M 17] [S 16] [S 0] 
============================================================
scanning set 2: 50.0%
scanning set 0: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 1: 25.0%
scanning set 3: 25.0%
scanning set 7: 25.0%
scanning set 9: 25.0%
scanning set 13: 25.0%
scanning set 5: 12.5%
scanning set 11: 12.5%
scanning set 15: 12.5%
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
cache block [17] stored in write buffer 
EPOCH [17] PERSISTED.
STARTING [18]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 17] [S 0] [S 0] [S 0] [S 17] [S 17] [S 0] 
   1 [S 0] [S 16] [S 16] [S 0] [S 17] [S 0] [S 16] [S 17] 
   2 [S 17] [S 0] [S 13] [S 0] [S 17] [S 17] [S 0] [S 17] 
   3 [S 16] [S 0] [S 17] [S 0] [S 16] [S 17] [S 0] [S 0] 
   4 [S 0] [S 17] [S 13] [S 0] [S 17] [S 0] [S 0] [S 17] 
   5 [S 17] [S 0] [S 0] [S 16] [S 16] [S 0] [S 16] [S 0] 
   6 [S 17] [S 0] [S 0] [S 17] [S 0] [S 0] [S 0] [S 17] 
   7 [S 17] [S 0] [S 0] [S 17] [S 0] [S 0] [S 16] [S 16] 
   8 [S 13] [S 0] [S 0] [S 17] [S 17] [S 13] [S 17] [S 0] 
   9 [S 0] [S 16] [S 17] [S 17] [S 16] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [S 17] [S 0] [S 17] [S 0] [S 13] [S 17] 
  11 [S 17] [S 16] [S 0] [S 16] [S 0] [S 0] [S 16] [S 0] 
  12 [S 17] [S 0] [S 17] [S 0] [S 13] [S 0] [S 0] [S 17] 
  13 [S 17] [S 0] [S 0] [S 16] [S 17] [S 16] [S 0] [S 0] 
  14 [S 13] [S 0] [S 17] [S 17] [S 17] [S 0] [S 0] [S 0] 
  15 [S 0] [S 16] [S 0] [S 16] [S 0] [S 17] [S 16] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 45) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 45) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG | (18) latency = 313
LOG | (18) latency = 307
LOG | (18) latency = 160
LOG | (18) latency = 154
LOG | (18) latency = 159
LOG | (18) latency = 152
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
flushWriteBuffer | now: 451109
flushWriteBuffer | empty!
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
LOG | (18) latency = 125
ENDING EPOCH [18]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 18] [S 0] [S 0] [S 0] [M 18] [M 18] [M 18] 
   1 [S 0] [S 16] [S 16] [S 0] [M 18] [S 0] [S 16] [S 17] 
   2 [M 18] [S 0] [M 18] [S 0] [M 18] [M 18] [S 0] [M 18] 
   3 [S 16] [S 0] [S 17] [S 0] [S 16] [S 17] [S 0] [S 0] 
   4 [S 0] [M 18] [M 18] [S 0] [M 18] [S 0] [S 0] [M 18] 
   5 [S 17] [S 0] [S 0] [S 16] [S 16] [S 0] [S 16] [S 0] 
   6 [M 18] [S 0] [S 0] [M 18] [M 18] [S 0] [S 0] [M 18] 
   7 [S 17] [S 0] [S 0] [S 17] [S 0] [S 0] [S 16] [S 16] 
   8 [S 13] [S 0] [S 0] [M 18] [M 18] [M 18] [M 18] [S 0] 
   9 [S 0] [S 16] [S 17] [S 17] [S 16] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [M 18] [S 0] [M 18] [S 0] [M 18] [M 18] 
  11 [S 17] [S 16] [S 0] [S 16] [S 0] [S 0] [S 16] [S 0] 
  12 [M 18] [S 0] [M 18] [S 0] [M 18] [S 0] [S 0] [M 18] 
  13 [S 17] [S 0] [S 0] [S 16] [S 17] [S 0] [S 0] [S 0] 
  14 [M 18] [S 0] [M 18] [M 18] [M 18] [S 0] [S 0] [S 0] 
  15 [S 0] [S 16] [S 0] [S 16] [S 0] [S 17] [S 16] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
cache block [18] stored in write buffer 
EPOCH [18] PERSISTED.
STARTING [19]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 18] [S 0] [S 0] [S 0] [S 18] [S 18] [S 18] 
   1 [S 0] [S 16] [S 16] [S 0] [S 18] [S 0] [S 16] [S 17] 
   2 [S 18] [S 0] [S 18] [S 0] [S 18] [S 18] [S 0] [S 18] 
   3 [S 16] [S 0] [S 17] [S 0] [S 16] [S 17] [S 0] [S 0] 
   4 [S 0] [S 18] [S 18] [S 0] [S 18] [S 0] [S 0] [S 18] 
   5 [S 17] [S 0] [S 0] [S 16] [S 16] [S 0] [S 16] [S 0] 
   6 [S 18] [S 0] [S 0] [S 18] [S 18] [S 0] [S 0] [S 18] 
   7 [S 17] [S 0] [S 0] [S 17] [S 0] [S 0] [S 16] [S 16] 
   8 [S 13] [S 0] [S 0] [S 18] [S 18] [S 18] [S 18] [S 0] 
   9 [S 0] [S 16] [S 17] [S 17] [S 16] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [S 18] [S 0] [S 18] [S 0] [S 18] [S 18] 
  11 [S 17] [S 16] [S 0] [S 16] [S 0] [S 0] [S 16] [S 0] 
  12 [S 18] [S 0] [S 18] [S 0] [S 18] [S 0] [S 0] [S 18] 
  13 [S 17] [S 0] [S 0] [S 16] [S 17] [S 0] [S 0] [S 0] 
  14 [S 18] [S 0] [S 18] [S 18] [S 18] [S 0] [S 0] [S 0] 
  15 [S 0] [S 16] [S 0] [S 16] [S 0] [S 17] [S 16] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 452109
flushWriteBuffer | empty!
LOG | (19) latency = 125
LOG | (19) latency = 125
LOG | (19) latency = 125
LOG | (19) latency = 125
LOG | (19) latency = 125
flushWriteBuffer | now: 453109
flushWriteBuffer | empty!
LOG | (19) latency = 125
LOG | (19) latency = 125
LOG | (19) latency = 125
ENDING EPOCH [19]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 19] [S 0] [S 0] [S 0] [M 19] [M 19] [M 19] 
   1 [S 0] [S 16] [S 16] [S 0] [M 19] [S 0] [S 16] [S 17] 
   2 [M 19] [S 0] [M 19] [S 0] [M 19] [M 19] [S 0] [M 19] 
   3 [S 16] [S 0] [S 17] [S 0] [S 16] [S 17] [S 0] [S 0] 
   4 [S 0] [M 19] [M 19] [S 0] [M 19] [S 0] [S 0] [M 19] 
   5 [S 17] [S 0] [S 0] [S 16] [S 16] [S 0] [S 16] [S 0] 
   6 [M 19] [S 0] [S 0] [M 19] [M 19] [S 0] [S 0] [M 19] 
   7 [S 17] [S 0] [S 0] [S 17] [S 0] [S 0] [S 16] [S 16] 
   8 [S 0] [S 0] [S 0] [M 19] [M 19] [M 19] [M 19] [S 0] 
   9 [S 0] [S 16] [S 17] [S 17] [S 16] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [M 19] [S 0] [M 19] [S 0] [M 19] [M 19] 
  11 [S 17] [S 16] [S 0] [S 16] [S 0] [S 0] [S 16] [S 0] 
  12 [M 19] [S 0] [M 19] [S 0] [M 19] [S 0] [S 0] [M 19] 
  13 [S 17] [S 0] [S 0] [S 16] [S 17] [S 0] [S 0] [S 0] 
  14 [M 19] [S 0] [M 19] [M 19] [M 19] [S 0] [S 0] [S 0] 
  15 [S 0] [S 16] [S 0] [S 16] [S 0] [S 17] [S 16] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
cache block [19] stored in write buffer 
EPOCH [19] PERSISTED.
STARTING [20]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 19] [S 0] [S 0] [S 0] [S 19] [S 19] [S 19] 
   1 [S 0] [S 16] [S 16] [S 0] [S 19] [S 0] [S 16] [S 17] 
   2 [S 19] [S 0] [S 19] [S 0] [S 19] [S 19] [S 0] [S 19] 
   3 [S 16] [S 0] [S 17] [S 0] [S 16] [S 17] [S 0] [S 0] 
   4 [S 0] [S 19] [S 19] [S 0] [S 19] [S 0] [S 0] [S 19] 
   5 [S 17] [S 0] [S 0] [S 16] [S 16] [S 0] [S 16] [S 0] 
   6 [S 19] [S 0] [S 0] [S 19] [S 19] [S 0] [S 0] [S 19] 
   7 [S 17] [S 0] [S 0] [S 17] [S 0] [S 0] [S 16] [S 16] 
   8 [S 0] [S 0] [S 0] [S 19] [S 19] [S 19] [S 19] [S 0] 
   9 [S 0] [S 16] [S 17] [S 17] [S 16] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [S 19] [S 0] [S 19] [S 0] [S 19] [S 19] 
  11 [S 17] [S 16] [S 0] [S 16] [S 0] [S 0] [S 16] [S 0] 
  12 [S 19] [S 0] [S 19] [S 0] [S 19] [S 0] [S 0] [S 19] 
  13 [S 17] [S 0] [S 0] [S 16] [S 17] [S 0] [S 0] [S 0] 
  14 [S 19] [S 0] [S 19] [S 19] [S 19] [S 0] [S 0] [S 0] 
  15 [S 0] [S 16] [S 0] [S 16] [S 0] [S 17] [S 16] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (20) latency = 125
LOG | (20) latency = 125
flushWriteBuffer | now: 454109
flushWriteBuffer | empty!
LOG | (20) latency = 125
LOG | (20) latency = 125
LOG | (20) latency = 125
LOG | (20) latency = 125
ENDING EPOCH [20]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 20] [S 0] [S 0] [S 0] [M 20] [S 19] [M 20] 
   1 [S 0] [S 16] [S 16] [S 0] [M 20] [S 0] [S 16] [S 17] 
   2 [M 20] [S 0] [M 20] [S 0] [S 19] [M 20] [S 0] [M 20] 
   3 [S 16] [S 0] [S 17] [S 0] [S 16] [S 17] [S 0] [S 0] 
   4 [S 0] [S 19] [M 20] [S 0] [M 20] [S 0] [S 0] [M 20] 
   5 [S 17] [S 0] [S 0] [S 16] [S 16] [S 0] [S 16] [S 0] 
   6 [M 20] [S 0] [S 0] [M 20] [M 20] [S 0] [S 0] [S 19] 
   7 [S 17] [S 0] [S 0] [S 17] [S 0] [S 0] [S 16] [S 16] 
   8 [S 0] [S 0] [S 0] [S 19] [M 20] [M 20] [M 20] [S 0] 
   9 [S 0] [S 16] [S 17] [S 17] [S 16] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [M 20] [S 0] [S 19] [S 0] [M 20] [M 20] 
  11 [S 17] [S 16] [S 0] [S 16] [S 0] [S 0] [S 16] [S 0] 
  12 [M 20] [S 0] [M 20] [S 0] [M 20] [S 0] [S 0] [S 19] 
  13 [S 17] [S 0] [S 0] [S 16] [S 17] [S 0] [S 0] [S 0] 
  14 [M 20] [S 0] [S 19] [M 20] [M 20] [S 0] [S 0] [S 0] 
  15 [S 0] [S 16] [S 0] [S 16] [S 0] [S 17] [S 0] [S 0] 
============================================================
scanning set 2: 50.0%
scanning set 0: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 1: 12.5%
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
cache block [20] stored in write buffer 
EPOCH [20] PERSISTED.
STARTING [21]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 20] [S 0] [S 0] [S 0] [S 20] [S 19] [S 20] 
   1 [S 0] [S 16] [S 16] [S 0] [S 20] [S 0] [S 16] [S 17] 
   2 [S 20] [S 0] [S 20] [S 0] [S 19] [S 20] [S 0] [S 20] 
   3 [S 16] [S 0] [S 17] [S 0] [S 16] [S 17] [S 0] [S 0] 
   4 [S 0] [S 19] [S 20] [S 0] [S 20] [S 0] [S 0] [S 20] 
   5 [S 17] [S 0] [S 0] [S 16] [S 16] [S 0] [S 16] [S 0] 
   6 [S 20] [S 0] [S 0] [S 20] [S 20] [S 0] [S 0] [S 19] 
   7 [S 17] [S 0] [S 0] [S 17] [S 0] [S 0] [S 16] [S 16] 
   8 [S 0] [S 0] [S 0] [S 19] [S 20] [S 20] [S 20] [S 0] 
   9 [S 0] [S 16] [S 17] [S 17] [S 16] [S 0] [S 0] [S 0] 
  10 [S 0] [S 0] [S 20] [S 0] [S 19] [S 0] [S 20] [S 20] 
  11 [S 17] [S 16] [S 0] [S 16] [S 0] [S 0] [S 16] [S 0] 
  12 [S 20] [S 0] [S 20] [S 0] [S 20] [S 0] [S 0] [S 19] 
  13 [S 17] [S 0] [S 0] [S 16] [S 17] [S 0] [S 0] [S 0] 
  14 [S 20] [S 0] [S 19] [S 20] [S 20] [S 0] [S 0] [S 0] 
  15 [S 0] [S 16] [S 0] [S 16] [S 0] [S 17] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 45) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 45) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (21) latency = 125
flushWriteBuffer | now: 455109
flushWriteBuffer | empty!
LOG | (21) latency = 125
LOG | (21) latency = 130
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 129
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 129
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 130
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 125
flushWriteBuffer | now: 456109
flushWriteBuffer | empty!
LOG | (21) latency = 125
LOG | (21) latency = 129
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 130
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 130
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 129
LOG | (21) latency = 125
LOG | (21) latency = 125
LOG | (21) latency = 125
ENDING EPOCH [21]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.16%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 20] [S 0] [S 0] [S 0] [S 20] [M 21] [M 21] 
   1 [S 0] [M 21] [M 21] [S 0] [M 21] [S 0] [M 21] [S 17] 
   2 [M 21] [S 0] [M 21] [S 0] [M 21] [S 20] [S 0] [S 20] 
   3 [M 21] [S 0] [M 21] [S 0] [M 21] [M 21] [S 0] [S 0] 
   4 [S 0] [M 21] [M 21] [S 0] [S 20] [S 0] [S 0] [S 20] 
   5 [S 17] [S 0] [S 0] [M 21] [M 21] [S 0] [M 21] [S 0] 
   6 [S 20] [S 0] [S 0] [S 20] [M 21] [S 0] [S 0] [M 21] 
   7 [M 21] [S 0] [S 0] [M 21] [S 0] [S 0] [M 21] [M 21] 
   8 [S 0] [S 0] [S 0] [M 21] [S 20] [M 21] [S 20] [S 0] 
   9 [S 0] [M 21] [S 17] [S 17] [M 21] [S 0] [S 0] [M 21] 
  10 [S 0] [S 0] [S 20] [S 0] [M 21] [S 0] [M 21] [S 20] 
  11 [S 17] [S 16] [M 21] [S 0] [S 0] [M 21] [M 21] [S 0] 
  12 [S 20] [S 0] [S 20] [S 0] [M 21] [S 0] [S 0] [M 21] 
  13 [M 21] [S 0] [S 0] [M 21] [S 0] [S 0] [M 21] [M 21] 
  14 [M 21] [S 0] [M 21] [S 20] [S 20] [S 0] [S 0] [S 0] 
  15 [S 0] [M 21] [S 0] [M 21] [S 0] [S 17] [S 0] [M 21] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 7: 50.0%
scanning set 13: 50.0%
scanning set 2: 37.5%
scanning set 5: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 8: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
cache block [21] stored in write buffer 
EPOCH [21] PERSISTED.
STARTING [22]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 20] [S 0] [S 0] [S 0] [S 20] [S 21] [S 21] 
   1 [S 0] [S 21] [S 21] [S 0] [S 21] [S 0] [S 21] [S 17] 
   2 [S 21] [S 0] [S 21] [S 0] [S 21] [S 20] [S 0] [S 20] 
   3 [S 21] [S 0] [S 21] [S 0] [S 21] [S 21] [S 0] [S 0] 
   4 [S 0] [S 21] [S 21] [S 0] [S 20] [S 0] [S 0] [S 20] 
   5 [S 17] [S 0] [S 0] [S 21] [S 21] [S 0] [S 21] [S 0] 
   6 [S 20] [S 0] [S 0] [S 20] [S 21] [S 0] [S 0] [S 21] 
   7 [S 21] [S 0] [S 0] [S 21] [S 0] [S 0] [S 21] [S 21] 
   8 [S 0] [S 0] [S 0] [S 21] [S 20] [S 21] [S 20] [S 0] 
   9 [S 0] [S 21] [S 17] [S 17] [S 21] [S 0] [S 0] [S 21] 
  10 [S 0] [S 0] [S 20] [S 0] [S 21] [S 0] [S 21] [S 20] 
  11 [S 17] [S 16] [S 21] [S 0] [S 0] [S 21] [S 21] [S 0] 
  12 [S 20] [S 0] [S 20] [S 0] [S 21] [S 0] [S 0] [S 21] 
  13 [S 21] [S 0] [S 0] [S 21] [S 0] [S 0] [S 21] [S 21] 
  14 [S 21] [S 0] [S 21] [S 20] [S 20] [S 0] [S 0] [S 0] 
  15 [S 0] [S 21] [S 0] [S 21] [S 0] [S 17] [S 0] [S 21] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 45) = 620
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG | (22) latency = 343
LOG | (22) latency = 348
LOG | (22) latency = 342
LOG | (22) latency = 316
flushWriteBuffer | now: 457109
flushWriteBuffer | empty!
flushWriteBuffer | now: 458109
flushWriteBuffer | empty!
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
LOG | (22) latency = 125
ENDING EPOCH [22]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 20] [S 0] [S 0] [S 0] [S 20] [S 21] [S 21] 
   1 [S 0] [M 22] [M 22] [S 0] [M 22] [S 0] [M 22] [M 22] 
   2 [M 22] [S 0] [S 21] [S 0] [S 21] [S 20] [S 0] [S 20] 
   3 [M 22] [S 0] [M 22] [S 0] [M 22] [M 22] [S 0] [S 0] 
   4 [S 0] [S 21] [S 21] [S 0] [S 20] [S 0] [S 0] [S 20] 
   5 [S 0] [M 22] [S 0] [M 22] [M 22] [S 0] [M 22] [S 0] 
   6 [S 20] [S 0] [S 0] [S 20] [S 21] [S 0] [S 0] [S 21] 
   7 [M 22] [S 0] [S 0] [M 22] [S 0] [S 0] [M 22] [M 22] 
   8 [S 0] [S 0] [S 0] [S 21] [S 20] [S 21] [S 20] [S 0] 
   9 [S 0] [M 22] [S 17] [M 22] [M 22] [S 0] [S 0] [M 22] 
  10 [S 0] [S 0] [S 20] [S 0] [S 21] [S 0] [S 21] [S 20] 
  11 [S 17] [M 22] [M 22] [S 0] [S 0] [M 22] [M 22] [S 0] 
  12 [S 20] [S 0] [S 20] [S 0] [S 21] [S 0] [S 0] [S 21] 
  13 [M 22] [S 0] [S 0] [M 22] [S 0] [S 0] [M 22] [M 22] 
  14 [S 21] [S 0] [S 21] [S 20] [S 20] [S 0] [S 0] [S 0] 
  15 [S 0] [M 22] [S 0] [M 22] [M 22] [S 0] [S 0] [M 22] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
cache block [22] stored in write buffer 
EPOCH [22] PERSISTED.
STARTING [23]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 20] [S 0] [S 0] [S 0] [S 20] [S 21] [S 21] 
   1 [S 0] [S 22] [S 22] [S 0] [S 22] [S 0] [S 22] [S 22] 
   2 [S 22] [S 0] [S 21] [S 0] [S 21] [S 20] [S 0] [S 20] 
   3 [S 22] [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] [S 0] 
   4 [S 0] [S 21] [S 21] [S 0] [S 20] [S 0] [S 0] [S 20] 
   5 [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] [S 22] [S 0] 
   6 [S 20] [S 0] [S 0] [S 20] [S 21] [S 0] [S 0] [S 21] 
   7 [S 22] [S 0] [S 0] [S 22] [S 0] [S 0] [S 22] [S 22] 
   8 [S 0] [S 0] [S 0] [S 21] [S 20] [S 21] [S 20] [S 0] 
   9 [S 0] [S 22] [S 17] [S 22] [S 22] [S 0] [S 0] [S 22] 
  10 [S 0] [S 0] [S 20] [S 0] [S 21] [S 0] [S 21] [S 20] 
  11 [S 17] [S 22] [S 22] [S 0] [S 0] [S 22] [S 22] [S 0] 
  12 [S 20] [S 0] [S 20] [S 0] [S 21] [S 0] [S 0] [S 21] 
  13 [S 22] [S 0] [S 0] [S 22] [S 0] [S 0] [S 22] [S 22] 
  14 [S 21] [S 0] [S 21] [S 20] [S 20] [S 0] [S 0] [S 0] 
  15 [S 0] [S 22] [S 0] [S 22] [S 22] [S 0] [S 0] [S 22] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 45) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 45) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (23) latency = 125
LOG | (23) latency = 125
flushWriteBuffer | now: 459109
flushWriteBuffer | empty!
LOG | (23) latency = 125
LOG | (23) latency = 125
LOG | (23) latency = 125
LOG | (23) latency = 125
ENDING EPOCH [23]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 20] [S 0] [S 0] [S 0] [S 20] [S 21] [S 21] 
   1 [S 0] [M 23] [M 23] [S 0] [M 23] [S 0] [M 23] [S 22] 
   2 [M 23] [S 0] [S 21] [S 0] [S 21] [S 20] [S 0] [S 20] 
   3 [M 23] [S 0] [M 23] [S 0] [M 23] [S 22] [S 0] [S 0] 
   4 [S 0] [S 21] [S 21] [S 0] [S 20] [S 0] [S 0] [S 20] 
   5 [S 0] [M 23] [S 0] [M 23] [M 23] [S 0] [S 22] [S 0] 
   6 [S 20] [S 0] [S 0] [S 20] [S 21] [S 0] [S 0] [S 21] 
   7 [M 23] [S 0] [S 0] [S 22] [S 0] [S 0] [M 23] [M 23] 
   8 [S 0] [S 0] [S 0] [S 21] [S 20] [S 21] [S 20] [S 0] 
   9 [S 0] [S 22] [S 0] [M 23] [M 23] [S 0] [S 0] [M 23] 
  10 [S 0] [S 0] [S 20] [S 0] [S 21] [S 0] [S 21] [S 20] 
  11 [S 17] [M 23] [S 22] [S 0] [S 0] [M 23] [M 23] [S 0] 
  12 [S 20] [S 0] [S 20] [S 0] [S 21] [S 0] [S 0] [S 21] 
  13 [M 23] [S 0] [S 0] [M 23] [S 0] [S 0] [S 22] [M 23] 
  14 [S 21] [S 0] [S 21] [S 0] [S 20] [S 0] [S 0] [S 0] 
  15 [S 0] [M 23] [S 0] [M 23] [M 23] [S 0] [S 0] [S 22] 
============================================================
scanning set 1: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 2: 12.5%
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
cache block [23] stored in write buffer 
EPOCH [23] PERSISTED.
STARTING [24]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 20] [S 0] [S 0] [S 0] [S 20] [S 21] [S 21] 
   1 [S 0] [S 23] [S 23] [S 0] [S 23] [S 0] [S 23] [S 22] 
   2 [S 23] [S 0] [S 21] [S 0] [S 21] [S 20] [S 0] [S 20] 
   3 [S 23] [S 0] [S 23] [S 0] [S 23] [S 22] [S 0] [S 0] 
   4 [S 0] [S 21] [S 21] [S 0] [S 20] [S 0] [S 0] [S 20] 
   5 [S 0] [S 23] [S 0] [S 23] [S 23] [S 0] [S 22] [S 0] 
   6 [S 20] [S 0] [S 0] [S 20] [S 21] [S 0] [S 0] [S 21] 
   7 [S 23] [S 0] [S 0] [S 22] [S 0] [S 0] [S 23] [S 23] 
   8 [S 0] [S 0] [S 0] [S 21] [S 20] [S 21] [S 20] [S 0] 
   9 [S 0] [S 22] [S 0] [S 23] [S 23] [S 0] [S 0] [S 23] 
  10 [S 0] [S 0] [S 20] [S 0] [S 21] [S 0] [S 21] [S 20] 
  11 [S 17] [S 23] [S 22] [S 0] [S 0] [S 23] [S 23] [S 0] 
  12 [S 20] [S 0] [S 20] [S 0] [S 21] [S 0] [S 0] [S 21] 
  13 [S 23] [S 0] [S 0] [S 23] [S 0] [S 0] [S 22] [S 23] 
  14 [S 21] [S 0] [S 21] [S 0] [S 20] [S 0] [S 0] [S 0] 
  15 [S 0] [S 23] [S 0] [S 23] [S 23] [S 0] [S 0] [S 22] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 45) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (24) latency = 125
flushWriteBuffer | now: 460109
flushWriteBuffer | empty!
LOG | (24) latency = 125
LOG | (24) latency = 125
LOG | (24) latency = 125
LOG | (24) latency = 125
LOG | (24) latency = 125
LOG | (24) latency = 125
flushWriteBuffer | now: 461109
flushWriteBuffer | empty!
LOG | (24) latency = 125
ENDING EPOCH [24]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 20] [S 0] [S 0] [S 0] [S 20] [S 21] [S 21] 
   1 [S 0] [M 24] [M 24] [S 0] [M 24] [S 0] [M 24] [M 24] 
   2 [M 24] [S 0] [S 21] [S 0] [S 21] [S 20] [S 0] [S 20] 
   3 [M 24] [S 0] [M 24] [S 0] [M 24] [M 24] [S 0] [S 0] 
   4 [S 0] [S 21] [S 21] [S 0] [S 20] [S 0] [S 0] [S 20] 
   5 [S 0] [M 24] [S 0] [M 24] [M 24] [S 0] [M 24] [S 0] 
   6 [S 20] [S 0] [S 0] [S 20] [S 21] [S 0] [S 0] [S 21] 
   7 [M 24] [S 0] [S 0] [M 24] [S 0] [S 0] [M 24] [M 24] 
   8 [S 0] [S 0] [S 0] [S 21] [S 20] [S 21] [S 20] [S 0] 
   9 [S 0] [M 24] [S 0] [M 24] [M 24] [S 0] [S 0] [M 24] 
  10 [S 0] [S 0] [S 20] [S 0] [S 21] [S 0] [S 21] [S 20] 
  11 [S 17] [M 24] [M 24] [S 0] [S 0] [M 24] [M 24] [S 0] 
  12 [S 20] [S 0] [S 20] [S 0] [S 21] [S 0] [S 0] [S 21] 
  13 [M 24] [S 0] [S 0] [M 24] [S 0] [S 0] [M 24] [M 24] 
  14 [S 21] [S 0] [S 21] [S 0] [S 20] [S 0] [S 0] [S 0] 
  15 [S 0] [M 24] [S 0] [M 24] [M 24] [S 0] [S 0] [M 24] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
cache block [24] stored in write buffer 
EPOCH [24] PERSISTED.
STARTING [25]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 20] [S 0] [S 0] [S 0] [S 20] [S 21] [S 21] 
   1 [S 0] [S 24] [S 24] [S 0] [S 24] [S 0] [S 24] [S 24] 
   2 [S 24] [S 0] [S 21] [S 0] [S 21] [S 20] [S 0] [S 20] 
   3 [S 24] [S 0] [S 24] [S 0] [S 24] [S 24] [S 0] [S 0] 
   4 [S 0] [S 21] [S 21] [S 0] [S 20] [S 0] [S 0] [S 20] 
   5 [S 0] [S 24] [S 0] [S 24] [S 24] [S 0] [S 24] [S 0] 
   6 [S 20] [S 0] [S 0] [S 20] [S 21] [S 0] [S 0] [S 21] 
   7 [S 24] [S 0] [S 0] [S 24] [S 0] [S 0] [S 24] [S 24] 
   8 [S 0] [S 0] [S 0] [S 21] [S 20] [S 21] [S 20] [S 0] 
   9 [S 0] [S 24] [S 0] [S 24] [S 24] [S 0] [S 0] [S 24] 
  10 [S 0] [S 0] [S 20] [S 0] [S 21] [S 0] [S 21] [S 20] 
  11 [S 17] [S 24] [S 24] [S 0] [S 0] [S 24] [S 24] [S 0] 
  12 [S 20] [S 0] [S 20] [S 0] [S 21] [S 0] [S 0] [S 21] 
  13 [S 24] [S 0] [S 0] [S 24] [S 0] [S 0] [S 24] [S 24] 
  14 [S 21] [S 0] [S 21] [S 0] [S 20] [S 0] [S 0] [S 0] 
  15 [S 0] [S 24] [S 0] [S 24] [S 24] [S 0] [S 0] [S 24] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 45) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 45) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 45) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 129
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 129
LOG | (25) latency = 125
LOG | (25) latency = 125
flushWriteBuffer | now: 462109
flushWriteBuffer | empty!
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 130
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 129
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 130
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 130
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 125
LOG | (25) latency = 130
LOG | (25) latency = 125
LOG | (25) latency = 125
flushWriteBuffer | now: 463109
flushWriteBuffer | empty!
LOG | (25) latency = 125
ENDING EPOCH [25]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (32.03%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 25] [S 0] [S 0] [S 0] [M 25] [M 25] [S 21] 
   1 [S 0] [S 24] [S 24] [S 0] [M 25] [S 0] [S 24] [M 25] 
   2 [M 25] [S 0] [S 21] [S 0] [M 25] [M 25] [S 0] [M 25] 
   3 [S 24] [S 0] [S 24] [S 0] [S 24] [M 25] [S 0] [S 0] 
   4 [S 0] [M 25] [M 25] [S 0] [M 25] [S 0] [S 0] [M 25] 
   5 [S 0] [M 25] [S 0] [S 24] [S 24] [S 0] [M 25] [S 0] 
   6 [M 25] [S 0] [S 0] [M 25] [S 21] [S 0] [S 0] [M 25] 
   7 [S 24] [S 0] [S 0] [M 25] [S 0] [S 0] [S 24] [S 24] 
   8 [S 0] [S 0] [S 0] [M 25] [M 25] [M 25] [M 25] [S 0] 
   9 [S 0] [M 25] [S 0] [M 25] [S 24] [S 0] [S 0] [S 24] 
  10 [S 0] [M 25] [M 25] [S 0] [S 21] [S 0] [S 21] [M 25] 
  11 [S 0] [M 25] [M 25] [S 0] [S 0] [S 24] [S 24] [S 0] 
  12 [M 25] [S 0] [M 25] [S 0] [S 21] [S 0] [S 0] [M 25] 
  13 [S 24] [S 0] [S 0] [S 24] [S 0] [S 0] [M 25] [S 24] 
  14 [M 25] [S 0] [M 25] [S 0] [M 25] [M 25] [S 0] [S 0] 
  15 [S 0] [S 24] [S 0] [S 24] [M 25] [S 0] [S 0] [M 25] 
============================================================
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 8: 50.0%
scanning set 14: 50.0%
scanning set 0: 37.5%
scanning set 6: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 1: 25.0%
scanning set 5: 25.0%
scanning set 9: 25.0%
scanning set 11: 25.0%
scanning set 15: 25.0%
scanning set 3: 12.5%
scanning set 7: 12.5%
scanning set 13: 12.5%
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
cache block [25] stored in write buffer 
EPOCH [25] PERSISTED.
STARTING [26]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 25] [S 0] [S 0] [S 0] [S 25] [S 25] [S 21] 
   1 [S 0] [S 24] [S 24] [S 0] [S 25] [S 0] [S 24] [S 25] 
   2 [S 25] [S 0] [S 21] [S 0] [S 25] [S 25] [S 0] [S 25] 
   3 [S 24] [S 0] [S 24] [S 0] [S 24] [S 25] [S 0] [S 0] 
   4 [S 0] [S 25] [S 25] [S 0] [S 25] [S 0] [S 0] [S 25] 
   5 [S 0] [S 25] [S 0] [S 24] [S 24] [S 0] [S 25] [S 0] 
   6 [S 25] [S 0] [S 0] [S 25] [S 21] [S 0] [S 0] [S 25] 
   7 [S 24] [S 0] [S 0] [S 25] [S 0] [S 0] [S 24] [S 24] 
   8 [S 0] [S 0] [S 0] [S 25] [S 25] [S 25] [S 25] [S 0] 
   9 [S 0] [S 25] [S 0] [S 25] [S 24] [S 0] [S 0] [S 24] 
  10 [S 0] [S 25] [S 25] [S 0] [S 21] [S 0] [S 21] [S 25] 
  11 [S 0] [S 25] [S 25] [S 0] [S 0] [S 24] [S 24] [S 0] 
  12 [S 25] [S 0] [S 25] [S 0] [S 21] [S 0] [S 0] [S 25] 
  13 [S 24] [S 0] [S 0] [S 24] [S 0] [S 0] [S 25] [S 24] 
  14 [S 25] [S 0] [S 25] [S 0] [S 25] [S 25] [S 0] [S 0] 
  15 [S 0] [S 24] [S 0] [S 24] [S 25] [S 0] [S 0] [S 25] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 45) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 45) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG | (26) latency = 323
LOG | (26) latency = 328
LOG | (26) latency = 322
LOG | (26) latency = 315
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
flushWriteBuffer | now: 464109
flushWriteBuffer | empty!
LOG | (26) latency = 125
LOG | (26) latency = 125
LOG | (26) latency = 125
ENDING EPOCH [26]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (24.22%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 26] [S 0] [S 0] [S 0] [M 26] [M 26] [M 26] 
   1 [S 0] [S 24] [S 24] [S 0] [M 26] [S 0] [S 24] [S 25] 
   2 [M 26] [S 0] [M 26] [S 0] [M 26] [M 26] [S 0] [M 26] 
   3 [S 24] [S 0] [S 24] [S 0] [S 24] [S 25] [S 0] [S 0] 
   4 [S 0] [M 26] [S 25] [S 0] [M 26] [S 0] [S 0] [M 26] 
   5 [S 0] [S 25] [S 0] [S 24] [S 24] [S 0] [S 25] [S 0] 
   6 [M 26] [S 0] [S 0] [M 26] [M 26] [S 0] [S 0] [M 26] 
   7 [S 24] [S 0] [S 0] [S 25] [S 0] [S 0] [S 24] [S 24] 
   8 [S 0] [S 0] [S 0] [M 26] [M 26] [S 25] [M 26] [S 0] 
   9 [S 0] [S 25] [S 0] [S 25] [S 24] [S 0] [S 0] [S 24] 
  10 [S 0] [M 26] [M 26] [S 0] [M 26] [S 0] [S 0] [M 26] 
  11 [S 0] [S 25] [S 25] [S 0] [S 0] [S 24] [S 24] [S 0] 
  12 [M 26] [S 0] [M 26] [S 0] [M 26] [S 0] [S 0] [M 26] 
  13 [S 24] [S 0] [S 0] [S 0] [S 0] [S 0] [S 25] [S 24] 
  14 [M 26] [S 0] [M 26] [S 0] [M 26] [S 25] [S 0] [S 0] 
  15 [S 0] [S 24] [S 0] [S 24] [S 25] [S 0] [S 0] [S 25] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 4: 37.5%
scanning set 8: 37.5%
scanning set 14: 37.5%
scanning set 1: 12.5%
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
cache block [26] stored in write buffer 
EPOCH [26] PERSISTED.
STARTING [27]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 26] [S 0] [S 0] [S 0] [S 26] [S 26] [S 26] 
   1 [S 0] [S 24] [S 24] [S 0] [S 26] [S 0] [S 24] [S 25] 
   2 [S 26] [S 0] [S 26] [S 0] [S 26] [S 26] [S 0] [S 26] 
   3 [S 24] [S 0] [S 24] [S 0] [S 24] [S 25] [S 0] [S 0] 
   4 [S 0] [S 26] [S 25] [S 0] [S 26] [S 0] [S 0] [S 26] 
   5 [S 0] [S 25] [S 0] [S 24] [S 24] [S 0] [S 25] [S 0] 
   6 [S 26] [S 0] [S 0] [S 26] [S 26] [S 0] [S 0] [S 26] 
   7 [S 24] [S 0] [S 0] [S 25] [S 0] [S 0] [S 24] [S 24] 
   8 [S 0] [S 0] [S 0] [S 26] [S 26] [S 25] [S 26] [S 0] 
   9 [S 0] [S 25] [S 0] [S 25] [S 24] [S 0] [S 0] [S 24] 
  10 [S 0] [S 26] [S 26] [S 0] [S 26] [S 0] [S 0] [S 26] 
  11 [S 0] [S 25] [S 25] [S 0] [S 0] [S 24] [S 24] [S 0] 
  12 [S 26] [S 0] [S 26] [S 0] [S 26] [S 0] [S 0] [S 26] 
  13 [S 24] [S 0] [S 0] [S 0] [S 0] [S 0] [S 25] [S 24] 
  14 [S 26] [S 0] [S 26] [S 0] [S 26] [S 25] [S 0] [S 0] 
  15 [S 0] [S 24] [S 0] [S 24] [S 25] [S 0] [S 0] [S 25] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG | (27) latency = 125
LOG | (27) latency = 125
flushWriteBuffer | now: 465109
flushWriteBuffer | empty!
LOG | (27) latency = 125
LOG | (27) latency = 125
LOG | (27) latency = 125
LOG | (27) latency = 125
LOG | (27) latency = 125
flushWriteBuffer | now: 466109
flushWriteBuffer | empty!
LOG | (27) latency = 125
ENDING EPOCH [27]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 27] [S 0] [S 0] [S 0] [M 27] [M 27] [M 27] 
   1 [S 0] [S 24] [S 24] [S 0] [M 27] [S 0] [S 24] [S 25] 
   2 [M 27] [S 0] [M 27] [S 0] [M 27] [M 27] [S 0] [M 27] 
   3 [S 24] [S 0] [S 24] [S 0] [S 24] [S 25] [S 0] [S 0] 
   4 [S 0] [M 27] [M 27] [S 0] [M 27] [S 0] [S 0] [M 27] 
   5 [S 0] [S 25] [S 0] [S 24] [S 24] [S 0] [S 25] [S 0] 
   6 [M 27] [S 0] [S 0] [M 27] [M 27] [S 0] [S 0] [M 27] 
   7 [S 24] [S 0] [S 0] [S 25] [S 0] [S 0] [S 24] [S 24] 
   8 [S 0] [S 0] [S 0] [M 27] [M 27] [M 27] [M 27] [S 0] 
   9 [S 0] [S 25] [S 0] [S 25] [S 24] [S 0] [S 0] [S 24] 
  10 [S 0] [M 27] [M 27] [S 0] [M 27] [S 0] [S 0] [M 27] 
  11 [S 0] [S 25] [S 25] [S 0] [S 0] [S 24] [S 24] [S 0] 
  12 [M 27] [S 0] [M 27] [S 0] [M 27] [S 0] [S 0] [M 27] 
  13 [S 24] [S 0] [S 0] [S 0] [S 0] [S 0] [S 25] [S 24] 
  14 [M 27] [S 0] [M 27] [S 0] [M 27] [M 27] [S 0] [S 0] 
  15 [S 0] [S 24] [S 0] [S 24] [S 25] [S 0] [S 0] [S 25] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
cache block [27] stored in write buffer 
EPOCH [27] PERSISTED.
STARTING [28]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 27] [S 0] [S 0] [S 0] [S 27] [S 27] [S 27] 
   1 [S 0] [S 24] [S 24] [S 0] [S 27] [S 0] [S 24] [S 25] 
   2 [S 27] [S 0] [S 27] [S 0] [S 27] [S 27] [S 0] [S 27] 
   3 [S 24] [S 0] [S 24] [S 0] [S 24] [S 25] [S 0] [S 0] 
   4 [S 0] [S 27] [S 27] [S 0] [S 27] [S 0] [S 0] [S 27] 
   5 [S 0] [S 25] [S 0] [S 24] [S 24] [S 0] [S 25] [S 0] 
   6 [S 27] [S 0] [S 0] [S 27] [S 27] [S 0] [S 0] [S 27] 
   7 [S 24] [S 0] [S 0] [S 25] [S 0] [S 0] [S 24] [S 24] 
   8 [S 0] [S 0] [S 0] [S 27] [S 27] [S 27] [S 27] [S 0] 
   9 [S 0] [S 25] [S 0] [S 25] [S 24] [S 0] [S 0] [S 24] 
  10 [S 0] [S 27] [S 27] [S 0] [S 27] [S 0] [S 0] [S 27] 
  11 [S 0] [S 25] [S 25] [S 0] [S 0] [S 24] [S 24] [S 0] 
  12 [S 27] [S 0] [S 27] [S 0] [S 27] [S 0] [S 0] [S 27] 
  13 [S 24] [S 0] [S 0] [S 0] [S 0] [S 0] [S 25] [S 24] 
  14 [S 27] [S 0] [S 27] [S 0] [S 27] [S 27] [S 0] [S 0] 
  15 [S 0] [S 24] [S 0] [S 24] [S 25] [S 0] [S 0] [S 25] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 45) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 45) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (28) latency = 125
LOG | (28) latency = 125
LOG | (28) latency = 125
LOG | (28) latency = 125
flushWriteBuffer | now: 467109
flushWriteBuffer | empty!
LOG | (28) latency = 125
LOG | (28) latency = 125
ENDING EPOCH [28]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 28] [S 0] [S 0] [S 0] [M 28] [S 27] [M 28] 
   1 [S 0] [S 24] [S 24] [S 0] [M 28] [S 0] [S 24] [S 25] 
   2 [M 28] [S 0] [M 28] [S 0] [S 27] [M 28] [S 0] [M 28] 
   3 [S 24] [S 0] [S 24] [S 0] [S 24] [S 25] [S 0] [S 0] 
   4 [S 0] [S 27] [M 28] [S 0] [M 28] [S 0] [S 0] [M 28] 
   5 [S 0] [S 25] [S 0] [S 24] [S 24] [S 0] [S 25] [S 0] 
   6 [M 28] [S 0] [S 0] [M 28] [M 28] [S 0] [S 0] [S 27] 
   7 [S 24] [S 0] [S 0] [S 25] [S 0] [S 0] [S 24] [S 24] 
   8 [S 0] [S 0] [S 0] [S 27] [M 28] [M 28] [M 28] [S 0] 
   9 [S 0] [S 25] [S 0] [S 25] [S 24] [S 0] [S 0] [S 24] 
  10 [S 0] [M 28] [S 27] [S 0] [M 28] [S 0] [S 0] [M 28] 
  11 [S 0] [S 25] [S 25] [S 0] [S 0] [S 24] [S 24] [S 0] 
  12 [M 28] [S 0] [M 28] [S 0] [M 28] [S 0] [S 0] [S 27] 
  13 [S 24] [S 0] [S 0] [S 0] [S 0] [S 0] [S 25] [S 24] 
  14 [S 27] [S 0] [M 28] [S 0] [M 28] [M 28] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 24] [S 25] [S 0] [S 0] [S 25] 
============================================================
scanning set 2: 50.0%
scanning set 0: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 1: 12.5%
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
cache block [28] stored in write buffer 
EPOCH [28] PERSISTED.
STARTING [29]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 28] [S 0] [S 0] [S 0] [S 28] [S 27] [S 28] 
   1 [S 0] [S 24] [S 24] [S 0] [S 28] [S 0] [S 24] [S 25] 
   2 [S 28] [S 0] [S 28] [S 0] [S 27] [S 28] [S 0] [S 28] 
   3 [S 24] [S 0] [S 24] [S 0] [S 24] [S 25] [S 0] [S 0] 
   4 [S 0] [S 27] [S 28] [S 0] [S 28] [S 0] [S 0] [S 28] 
   5 [S 0] [S 25] [S 0] [S 24] [S 24] [S 0] [S 25] [S 0] 
   6 [S 28] [S 0] [S 0] [S 28] [S 28] [S 0] [S 0] [S 27] 
   7 [S 24] [S 0] [S 0] [S 25] [S 0] [S 0] [S 24] [S 24] 
   8 [S 0] [S 0] [S 0] [S 27] [S 28] [S 28] [S 28] [S 0] 
   9 [S 0] [S 25] [S 0] [S 25] [S 24] [S 0] [S 0] [S 24] 
  10 [S 0] [S 28] [S 27] [S 0] [S 28] [S 0] [S 0] [S 28] 
  11 [S 0] [S 25] [S 25] [S 0] [S 0] [S 24] [S 24] [S 0] 
  12 [S 28] [S 0] [S 28] [S 0] [S 28] [S 0] [S 0] [S 27] 
  13 [S 24] [S 0] [S 0] [S 0] [S 0] [S 0] [S 25] [S 24] 
  14 [S 27] [S 0] [S 28] [S 0] [S 28] [S 28] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 24] [S 25] [S 0] [S 0] [S 25] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 45) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 45) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 129
LOG | (29) latency = 125
flushWriteBuffer | now: 468109
flushWriteBuffer | empty!
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 129
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 130
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 129
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 130
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 130
LOG | (29) latency = 125
LOG | (29) latency = 125
flushWriteBuffer | now: 469109
flushWriteBuffer | empty!
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 129
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
LOG | (29) latency = 125
ENDING EPOCH [29]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.94%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 28] [S 0] [S 0] [S 0] [S 28] [M 29] [M 29] 
   1 [S 0] [M 29] [M 29] [S 0] [M 29] [S 0] [M 29] [S 25] 
   2 [M 29] [S 0] [M 29] [S 0] [M 29] [S 28] [S 0] [S 28] 
   3 [M 29] [S 0] [M 29] [S 0] [M 29] [M 29] [S 0] [S 0] 
   4 [S 0] [M 29] [M 29] [S 0] [S 28] [S 0] [S 0] [S 28] 
   5 [S 0] [M 29] [S 0] [M 29] [M 29] [S 0] [M 29] [S 0] 
   6 [S 28] [S 0] [S 0] [S 28] [M 29] [S 0] [S 0] [M 29] 
   7 [M 29] [S 0] [S 0] [S 25] [S 0] [S 0] [M 29] [M 29] 
   8 [S 0] [S 0] [S 0] [M 29] [S 28] [M 29] [S 28] [S 0] 
   9 [S 0] [M 29] [S 0] [S 25] [M 29] [M 29] [S 0] [M 29] 
  10 [S 0] [S 28] [M 29] [S 0] [M 29] [S 0] [S 0] [S 28] 
  11 [S 0] [S 25] [S 25] [M 29] [M 29] [S 0] [M 29] [S 0] 
  12 [S 28] [S 0] [S 28] [S 0] [M 29] [S 0] [S 0] [M 29] 
  13 [M 29] [S 0] [S 0] [S 0] [S 0] [S 0] [M 29] [M 29] 
  14 [M 29] [S 0] [S 28] [S 0] [S 28] [M 29] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [M 29] [M 29] [M 29] [S 0] [M 29] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 9: 50.0%
scanning set 15: 50.0%
scanning set 2: 37.5%
scanning set 7: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 8: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
cache block [29] stored in write buffer 
EPOCH [29] PERSISTED.
STARTING [30]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 28] [S 0] [S 0] [S 0] [S 28] [S 29] [S 29] 
   1 [S 0] [S 29] [S 29] [S 0] [S 29] [S 0] [S 29] [S 25] 
   2 [S 29] [S 0] [S 29] [S 0] [S 29] [S 28] [S 0] [S 28] 
   3 [S 29] [S 0] [S 29] [S 0] [S 29] [S 29] [S 0] [S 0] 
   4 [S 0] [S 29] [S 29] [S 0] [S 28] [S 0] [S 0] [S 28] 
   5 [S 0] [S 29] [S 0] [S 29] [S 29] [S 0] [S 29] [S 0] 
   6 [S 28] [S 0] [S 0] [S 28] [S 29] [S 0] [S 0] [S 29] 
   7 [S 29] [S 0] [S 0] [S 25] [S 0] [S 0] [S 29] [S 29] 
   8 [S 0] [S 0] [S 0] [S 29] [S 28] [S 29] [S 28] [S 0] 
   9 [S 0] [S 29] [S 0] [S 25] [S 29] [S 29] [S 0] [S 29] 
  10 [S 0] [S 28] [S 29] [S 0] [S 29] [S 0] [S 0] [S 28] 
  11 [S 0] [S 25] [S 25] [S 29] [S 29] [S 0] [S 29] [S 0] 
  12 [S 28] [S 0] [S 28] [S 0] [S 29] [S 0] [S 0] [S 29] 
  13 [S 29] [S 0] [S 0] [S 0] [S 0] [S 0] [S 29] [S 29] 
  14 [S 29] [S 0] [S 28] [S 0] [S 28] [S 29] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 29] [S 29] [S 29] [S 0] [S 29] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 45) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 45) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 45) = 625
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG | (30) latency = 360
LOG | (30) latency = 353
LOG | (30) latency = 347
LOG | (30) latency = 200
LOG | (30) latency = 190
LOG | (30) latency = 125
LOG | (30) latency = 125
flushWriteBuffer | now: 470109
flushWriteBuffer | empty!
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 125
LOG | (30) latency = 125
ENDING EPOCH [30]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 28] [S 0] [S 0] [S 0] [S 28] [S 29] [S 29] 
   1 [S 0] [M 30] [M 30] [S 0] [M 30] [S 0] [M 30] [M 30] 
   2 [M 30] [S 0] [S 29] [S 0] [S 29] [S 28] [S 0] [S 28] 
   3 [M 30] [S 0] [M 30] [S 0] [M 30] [M 30] [S 0] [S 0] 
   4 [S 0] [S 29] [S 29] [S 0] [S 28] [S 0] [S 0] [S 28] 
   5 [S 0] [M 30] [S 0] [M 30] [M 30] [S 0] [M 30] [S 0] 
   6 [S 28] [S 0] [S 0] [S 28] [S 29] [S 0] [S 0] [S 29] 
   7 [M 30] [S 0] [S 0] [M 30] [S 0] [S 0] [M 30] [M 30] 
   8 [S 0] [S 0] [S 0] [S 29] [S 28] [S 29] [S 28] [S 0] 
   9 [S 0] [M 30] [S 0] [S 25] [M 30] [M 30] [S 0] [M 30] 
  10 [S 0] [S 28] [S 29] [S 0] [S 29] [S 0] [S 0] [S 28] 
  11 [S 0] [S 25] [M 30] [M 30] [M 30] [S 0] [M 30] [S 0] 
  12 [S 28] [S 0] [S 28] [S 0] [S 29] [S 0] [S 0] [S 29] 
  13 [M 30] [S 0] [M 30] [S 0] [S 0] [S 0] [M 30] [M 30] 
  14 [S 29] [S 0] [S 28] [S 0] [S 28] [S 29] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [M 30] [M 30] [M 30] [S 0] [M 30] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
cache block [30] stored in write buffer 
EPOCH [30] PERSISTED.
STARTING [31]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 28] [S 0] [S 0] [S 0] [S 28] [S 29] [S 29] 
   1 [S 0] [S 30] [S 30] [S 0] [S 30] [S 0] [S 30] [S 30] 
   2 [S 30] [S 0] [S 29] [S 0] [S 29] [S 28] [S 0] [S 28] 
   3 [S 30] [S 0] [S 30] [S 0] [S 30] [S 30] [S 0] [S 0] 
   4 [S 0] [S 29] [S 29] [S 0] [S 28] [S 0] [S 0] [S 28] 
   5 [S 0] [S 30] [S 0] [S 30] [S 30] [S 0] [S 30] [S 0] 
   6 [S 28] [S 0] [S 0] [S 28] [S 29] [S 0] [S 0] [S 29] 
   7 [S 30] [S 0] [S 0] [S 30] [S 0] [S 0] [S 30] [S 30] 
   8 [S 0] [S 0] [S 0] [S 29] [S 28] [S 29] [S 28] [S 0] 
   9 [S 0] [S 30] [S 0] [S 25] [S 30] [S 30] [S 0] [S 30] 
  10 [S 0] [S 28] [S 29] [S 0] [S 29] [S 0] [S 0] [S 28] 
  11 [S 0] [S 25] [S 30] [S 30] [S 30] [S 0] [S 30] [S 0] 
  12 [S 28] [S 0] [S 28] [S 0] [S 29] [S 0] [S 0] [S 29] 
  13 [S 30] [S 0] [S 30] [S 0] [S 0] [S 0] [S 30] [S 30] 
  14 [S 29] [S 0] [S 28] [S 0] [S 28] [S 29] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 30] [S 30] [S 30] [S 0] [S 30] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 45) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 45) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 471109
flushWriteBuffer | empty!
LOG | (31) latency = 125
LOG | (31) latency = 125
LOG | (31) latency = 125
LOG | (31) latency = 125
LOG | (31) latency = 125
LOG | (31) latency = 125
ENDING EPOCH [31]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 28] [S 0] [S 0] [S 0] [S 28] [S 29] [S 29] 
   1 [S 0] [M 31] [S 30] [S 0] [M 31] [S 0] [M 31] [M 31] 
   2 [M 31] [S 0] [S 29] [S 0] [S 29] [S 28] [S 0] [S 28] 
   3 [M 31] [S 0] [M 31] [S 0] [M 31] [S 30] [S 0] [S 0] 
   4 [S 0] [S 29] [S 29] [S 0] [S 28] [S 0] [S 0] [S 28] 
   5 [S 0] [S 30] [S 0] [M 31] [M 31] [S 0] [M 31] [S 0] 
   6 [S 28] [S 0] [S 0] [S 28] [S 29] [S 0] [S 0] [S 29] 
   7 [S 30] [S 0] [S 0] [M 31] [S 0] [S 0] [M 31] [M 31] 
   8 [S 0] [S 0] [S 0] [S 29] [S 28] [S 29] [S 28] [S 0] 
   9 [S 0] [S 30] [S 0] [S 0] [M 31] [M 31] [S 0] [M 31] 
  10 [S 0] [S 28] [S 29] [S 0] [S 29] [S 0] [S 0] [S 28] 
  11 [S 0] [S 25] [M 31] [M 31] [M 31] [S 0] [S 30] [S 0] 
  12 [S 28] [S 0] [S 28] [S 0] [S 29] [S 0] [S 0] [S 29] 
  13 [M 31] [S 0] [M 31] [S 0] [S 0] [S 0] [S 30] [M 31] 
  14 [S 29] [S 0] [S 28] [S 0] [S 0] [S 29] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [M 31] [S 30] [M 31] [S 0] [M 31] 
============================================================
scanning set 1: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 2: 12.5%
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
cache block [31] stored in write buffer 
EPOCH [31] PERSISTED.
STARTING [32]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 28] [S 0] [S 0] [S 0] [S 28] [S 29] [S 29] 
   1 [S 0] [S 31] [S 30] [S 0] [S 31] [S 0] [S 31] [S 31] 
   2 [S 31] [S 0] [S 29] [S 0] [S 29] [S 28] [S 0] [S 28] 
   3 [S 31] [S 0] [S 31] [S 0] [S 31] [S 30] [S 0] [S 0] 
   4 [S 0] [S 29] [S 29] [S 0] [S 28] [S 0] [S 0] [S 28] 
   5 [S 0] [S 30] [S 0] [S 31] [S 31] [S 0] [S 31] [S 0] 
   6 [S 28] [S 0] [S 0] [S 28] [S 29] [S 0] [S 0] [S 29] 
   7 [S 30] [S 0] [S 0] [S 31] [S 0] [S 0] [S 31] [S 31] 
   8 [S 0] [S 0] [S 0] [S 29] [S 28] [S 29] [S 28] [S 0] 
   9 [S 0] [S 30] [S 0] [S 0] [S 31] [S 31] [S 0] [S 31] 
  10 [S 0] [S 28] [S 29] [S 0] [S 29] [S 0] [S 0] [S 28] 
  11 [S 0] [S 25] [S 31] [S 31] [S 31] [S 0] [S 30] [S 0] 
  12 [S 28] [S 0] [S 28] [S 0] [S 29] [S 0] [S 0] [S 29] 
  13 [S 31] [S 0] [S 31] [S 0] [S 0] [S 0] [S 30] [S 31] 
  14 [S 29] [S 0] [S 28] [S 0] [S 0] [S 29] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 31] [S 30] [S 31] [S 0] [S 31] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 45) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
flushWriteBuffer | now: 472109
flushWriteBuffer | empty!
LOG | (32) latency = 125
LOG | (32) latency = 125
LOG | (32) latency = 125
LOG | (32) latency = 125
LOG | (32) latency = 125
flushWriteBuffer | now: 473109
flushWriteBuffer | empty!
LOG | (32) latency = 125
LOG | (32) latency = 125
LOG | (32) latency = 125
ENDING EPOCH [32]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 28] [S 0] [S 0] [S 0] [S 28] [S 29] [S 29] 
   1 [S 0] [M 32] [M 32] [S 0] [M 32] [S 0] [M 32] [M 32] 
   2 [M 32] [S 0] [S 29] [S 0] [S 29] [S 28] [S 0] [S 28] 
   3 [M 32] [S 0] [M 32] [S 0] [M 32] [M 32] [S 0] [S 0] 
   4 [S 0] [S 29] [S 29] [S 0] [S 28] [S 0] [S 0] [S 28] 
   5 [S 0] [M 32] [S 0] [M 32] [M 32] [S 0] [M 32] [S 0] 
   6 [S 28] [S 0] [S 0] [S 28] [S 29] [S 0] [S 0] [S 29] 
   7 [M 32] [S 0] [S 0] [M 32] [S 0] [S 0] [M 32] [M 32] 
   8 [S 0] [S 0] [S 0] [S 29] [S 28] [S 29] [S 28] [S 0] 
   9 [S 0] [M 32] [S 0] [S 0] [M 32] [M 32] [S 0] [M 32] 
  10 [S 0] [S 28] [S 29] [S 0] [S 29] [S 0] [S 0] [S 28] 
  11 [S 0] [S 25] [M 32] [M 32] [M 32] [S 0] [M 32] [S 0] 
  12 [S 28] [S 0] [S 28] [S 0] [S 29] [S 0] [S 0] [S 29] 
  13 [M 32] [S 0] [M 32] [S 0] [S 0] [S 0] [M 32] [M 32] 
  14 [S 29] [S 0] [S 28] [S 0] [S 0] [S 29] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [M 32] [M 32] [M 32] [S 0] [M 32] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
cache block [32] stored in write buffer 
EPOCH [32] PERSISTED.
STARTING [33]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 28] [S 0] [S 0] [S 0] [S 28] [S 29] [S 29] 
   1 [S 0] [S 32] [S 32] [S 0] [S 32] [S 0] [S 32] [S 32] 
   2 [S 32] [S 0] [S 29] [S 0] [S 29] [S 28] [S 0] [S 28] 
   3 [S 32] [S 0] [S 32] [S 0] [S 32] [S 32] [S 0] [S 0] 
   4 [S 0] [S 29] [S 29] [S 0] [S 28] [S 0] [S 0] [S 28] 
   5 [S 0] [S 32] [S 0] [S 32] [S 32] [S 0] [S 32] [S 0] 
   6 [S 28] [S 0] [S 0] [S 28] [S 29] [S 0] [S 0] [S 29] 
   7 [S 32] [S 0] [S 0] [S 32] [S 0] [S 0] [S 32] [S 32] 
   8 [S 0] [S 0] [S 0] [S 29] [S 28] [S 29] [S 28] [S 0] 
   9 [S 0] [S 32] [S 0] [S 0] [S 32] [S 32] [S 0] [S 32] 
  10 [S 0] [S 28] [S 29] [S 0] [S 29] [S 0] [S 0] [S 28] 
  11 [S 0] [S 25] [S 32] [S 32] [S 32] [S 0] [S 32] [S 0] 
  12 [S 28] [S 0] [S 28] [S 0] [S 29] [S 0] [S 0] [S 29] 
  13 [S 32] [S 0] [S 32] [S 0] [S 0] [S 0] [S 32] [S 32] 
  14 [S 29] [S 0] [S 28] [S 0] [S 0] [S 29] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 32] [S 32] [S 32] [S 0] [S 32] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 45) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 45) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 45) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (33) latency = 125
LOG | (33) latency = 125
flushWriteBuffer | now: 474109
flushWriteBuffer | empty!
LOG | (33) latency = 125
LOG | (33) latency = 129
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 129
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 130
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 129
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 130
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 130
flushWriteBuffer | now: 475109
flushWriteBuffer | empty!
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 129
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 125
LOG | (33) latency = 130
LOG | (33) latency = 125
LOG | (33) latency = 125
ENDING EPOCH [33]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (34.38%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 33] [S 0] [S 0] [S 0] [M 33] [M 33] [M 33] 
   1 [S 0] [S 32] [M 33] [S 0] [M 33] [S 0] [S 32] [M 33] 
   2 [M 33] [S 0] [S 29] [S 0] [M 33] [M 33] [S 0] [M 33] 
   3 [S 32] [S 0] [S 32] [S 0] [S 32] [M 33] [S 0] [S 0] 
   4 [S 0] [M 33] [M 33] [S 0] [M 33] [S 0] [S 0] [M 33] 
   5 [S 0] [M 33] [S 0] [S 32] [S 32] [S 0] [S 32] [S 0] 
   6 [M 33] [S 0] [S 0] [M 33] [M 33] [S 0] [S 0] [M 33] 
   7 [M 33] [S 0] [S 0] [M 33] [S 0] [S 0] [S 32] [S 32] 
   8 [S 0] [S 0] [S 0] [M 33] [M 33] [M 33] [M 33] [S 0] 
   9 [S 0] [M 33] [S 0] [S 0] [S 32] [S 32] [S 0] [S 32] 
  10 [S 0] [M 33] [M 33] [M 33] [S 29] [S 0] [S 0] [M 33] 
  11 [S 0] [S 0] [M 33] [S 32] [S 32] [S 0] [M 33] [S 0] 
  12 [M 33] [S 0] [M 33] [S 0] [S 29] [S 0] [S 0] [M 33] 
  13 [S 32] [S 0] [M 33] [S 0] [S 0] [S 0] [M 33] [S 32] 
  14 [M 33] [M 33] [M 33] [S 0] [S 0] [M 33] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 32] [M 33] [S 32] [S 0] [S 32] 
============================================================
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 14: 50.0%
scanning set 1: 37.5%
scanning set 12: 37.5%
scanning set 7: 25.0%
scanning set 11: 25.0%
scanning set 13: 25.0%
scanning set 3: 12.5%
scanning set 5: 12.5%
scanning set 9: 12.5%
scanning set 15: 12.5%
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
cache block [33] stored in write buffer 
EPOCH [33] PERSISTED.
STARTING [34]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [S 33] [S 33] 
   1 [S 0] [S 32] [S 33] [S 0] [S 33] [S 0] [S 32] [S 33] 
   2 [S 33] [S 0] [S 29] [S 0] [S 33] [S 33] [S 0] [S 33] 
   3 [S 32] [S 0] [S 32] [S 0] [S 32] [S 33] [S 0] [S 0] 
   4 [S 0] [S 33] [S 33] [S 0] [S 33] [S 0] [S 0] [S 33] 
   5 [S 0] [S 33] [S 0] [S 32] [S 32] [S 0] [S 32] [S 0] 
   6 [S 33] [S 0] [S 0] [S 33] [S 33] [S 0] [S 0] [S 33] 
   7 [S 33] [S 0] [S 0] [S 33] [S 0] [S 0] [S 32] [S 32] 
   8 [S 0] [S 0] [S 0] [S 33] [S 33] [S 33] [S 33] [S 0] 
   9 [S 0] [S 33] [S 0] [S 0] [S 32] [S 32] [S 0] [S 32] 
  10 [S 0] [S 33] [S 33] [S 33] [S 29] [S 0] [S 0] [S 33] 
  11 [S 0] [S 0] [S 33] [S 32] [S 32] [S 0] [S 33] [S 0] 
  12 [S 33] [S 0] [S 33] [S 0] [S 29] [S 0] [S 0] [S 33] 
  13 [S 32] [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [S 32] 
  14 [S 33] [S 33] [S 33] [S 0] [S 0] [S 33] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 32] [S 33] [S 32] [S 0] [S 32] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 45) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 45) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG | (34) latency = 198
LOG | (34) latency = 188
LOG | (34) latency = 125
LOG | (34) latency = 125
flushWriteBuffer | now: 476109
flushWriteBuffer | empty!
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 125
LOG | (34) latency = 125
flushWriteBuffer | now: 477109
flushWriteBuffer | empty!
LOG | (34) latency = 125
ENDING EPOCH [34]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 34] [S 0] [S 0] [S 0] [M 34] [M 34] [M 34] 
   1 [S 0] [S 32] [S 33] [S 0] [M 34] [S 0] [S 32] [S 33] 
   2 [M 34] [S 0] [M 34] [S 0] [M 34] [M 34] [S 0] [M 34] 
   3 [S 32] [S 0] [S 32] [S 0] [S 32] [S 33] [S 0] [S 0] 
   4 [S 0] [M 34] [M 34] [S 0] [M 34] [S 0] [S 0] [M 34] 
   5 [S 0] [S 33] [S 0] [S 32] [S 32] [S 0] [S 32] [S 0] 
   6 [M 34] [S 0] [S 0] [M 34] [M 34] [S 0] [S 0] [M 34] 
   7 [S 33] [S 0] [S 0] [S 33] [S 0] [S 0] [S 32] [S 32] 
   8 [S 0] [S 0] [S 0] [M 34] [M 34] [M 34] [M 34] [S 0] 
   9 [S 0] [S 33] [S 0] [S 0] [S 32] [S 32] [S 0] [S 32] 
  10 [S 0] [M 34] [M 34] [M 34] [S 0] [S 0] [S 0] [M 34] 
  11 [S 0] [S 0] [S 33] [S 32] [S 32] [S 0] [S 33] [S 0] 
  12 [M 34] [S 0] [M 34] [S 0] [M 34] [S 0] [S 0] [M 34] 
  13 [S 32] [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [S 0] 
  14 [M 34] [M 34] [M 34] [S 0] [S 0] [M 34] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 32] [S 33] [S 32] [S 0] [S 32] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
cache block [34] stored in write buffer 
EPOCH [34] PERSISTED.
STARTING [35]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 34] [S 0] [S 0] [S 0] [S 34] [S 34] [S 34] 
   1 [S 0] [S 32] [S 33] [S 0] [S 34] [S 0] [S 32] [S 33] 
   2 [S 34] [S 0] [S 34] [S 0] [S 34] [S 34] [S 0] [S 34] 
   3 [S 32] [S 0] [S 32] [S 0] [S 32] [S 33] [S 0] [S 0] 
   4 [S 0] [S 34] [S 34] [S 0] [S 34] [S 0] [S 0] [S 34] 
   5 [S 0] [S 33] [S 0] [S 32] [S 32] [S 0] [S 32] [S 0] 
   6 [S 34] [S 0] [S 0] [S 34] [S 34] [S 0] [S 0] [S 34] 
   7 [S 33] [S 0] [S 0] [S 33] [S 0] [S 0] [S 32] [S 32] 
   8 [S 0] [S 0] [S 0] [S 34] [S 34] [S 34] [S 34] [S 0] 
   9 [S 0] [S 33] [S 0] [S 0] [S 32] [S 32] [S 0] [S 32] 
  10 [S 0] [S 34] [S 34] [S 34] [S 0] [S 0] [S 0] [S 34] 
  11 [S 0] [S 0] [S 33] [S 32] [S 32] [S 0] [S 33] [S 0] 
  12 [S 34] [S 0] [S 34] [S 0] [S 34] [S 0] [S 0] [S 34] 
  13 [S 32] [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [S 0] 
  14 [S 34] [S 34] [S 34] [S 0] [S 0] [S 34] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 32] [S 33] [S 32] [S 0] [S 32] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 45) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 45) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (35) latency = 125
LOG | (35) latency = 125
LOG | (35) latency = 125
LOG | (35) latency = 125
flushWriteBuffer | now: 478109
flushWriteBuffer | empty!
LOG | (35) latency = 125
LOG | (35) latency = 125
LOG | (35) latency = 125
LOG | (35) latency = 125
ENDING EPOCH [35]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 35] [S 0] [S 0] [S 0] [M 35] [M 35] [M 35] 
   1 [S 0] [S 32] [S 33] [S 0] [M 35] [S 0] [S 32] [S 33] 
   2 [M 35] [S 0] [M 35] [S 0] [M 35] [M 35] [S 0] [M 35] 
   3 [S 32] [S 0] [S 32] [S 0] [S 32] [S 33] [S 0] [S 0] 
   4 [S 0] [M 35] [M 35] [S 0] [M 35] [S 0] [S 0] [M 35] 
   5 [S 0] [S 33] [S 0] [S 32] [S 32] [S 0] [S 32] [S 0] 
   6 [M 35] [S 0] [S 0] [M 35] [M 35] [S 0] [S 0] [M 35] 
   7 [S 33] [S 0] [S 0] [S 33] [S 0] [S 0] [S 32] [S 32] 
   8 [S 0] [S 0] [S 0] [M 35] [M 35] [M 35] [M 35] [S 0] 
   9 [S 0] [S 33] [S 0] [S 0] [S 32] [S 32] [S 0] [S 32] 
  10 [S 0] [M 35] [M 35] [M 35] [S 0] [S 0] [S 0] [M 35] 
  11 [S 0] [S 0] [S 33] [S 32] [S 32] [S 0] [S 33] [S 0] 
  12 [M 35] [S 0] [M 35] [S 0] [M 35] [S 0] [S 0] [M 35] 
  13 [S 32] [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [S 0] 
  14 [M 35] [M 35] [M 35] [S 0] [S 0] [M 35] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 32] [S 33] [S 32] [S 0] [S 32] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
cache block [35] stored in write buffer 
EPOCH [35] PERSISTED.
STARTING [36]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 35] [S 0] [S 0] [S 0] [S 35] [S 35] [S 35] 
   1 [S 0] [S 32] [S 33] [S 0] [S 35] [S 0] [S 32] [S 33] 
   2 [S 35] [S 0] [S 35] [S 0] [S 35] [S 35] [S 0] [S 35] 
   3 [S 32] [S 0] [S 32] [S 0] [S 32] [S 33] [S 0] [S 0] 
   4 [S 0] [S 35] [S 35] [S 0] [S 35] [S 0] [S 0] [S 35] 
   5 [S 0] [S 33] [S 0] [S 32] [S 32] [S 0] [S 32] [S 0] 
   6 [S 35] [S 0] [S 0] [S 35] [S 35] [S 0] [S 0] [S 35] 
   7 [S 33] [S 0] [S 0] [S 33] [S 0] [S 0] [S 32] [S 32] 
   8 [S 0] [S 0] [S 0] [S 35] [S 35] [S 35] [S 35] [S 0] 
   9 [S 0] [S 33] [S 0] [S 0] [S 32] [S 32] [S 0] [S 32] 
  10 [S 0] [S 35] [S 35] [S 35] [S 0] [S 0] [S 0] [S 35] 
  11 [S 0] [S 0] [S 33] [S 32] [S 32] [S 0] [S 33] [S 0] 
  12 [S 35] [S 0] [S 35] [S 0] [S 35] [S 0] [S 0] [S 35] 
  13 [S 32] [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [S 0] 
  14 [S 35] [S 35] [S 35] [S 0] [S 0] [S 35] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 32] [S 33] [S 32] [S 0] [S 32] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 45) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 45) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 45) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (36) latency = 125
LOG | (36) latency = 125
flushWriteBuffer | now: 479109
flushWriteBuffer | empty!
LOG | (36) latency = 125
LOG | (36) latency = 125
LOG | (36) latency = 125
LOG | (36) latency = 125
LOG | (36) latency = 125
flushWriteBuffer | now: 480109
flushWriteBuffer | empty!
LOG | (36) latency = 125
ENDING EPOCH [36]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 36] [S 0] [S 0] [S 0] [M 36] [M 36] [M 36] 
   1 [S 0] [S 32] [S 33] [S 0] [M 36] [S 0] [S 32] [S 33] 
   2 [M 36] [S 0] [M 36] [S 0] [M 36] [M 36] [S 0] [M 36] 
   3 [S 32] [S 0] [S 32] [S 0] [S 32] [S 33] [S 0] [S 0] 
   4 [S 0] [M 36] [M 36] [S 0] [M 36] [S 0] [S 0] [M 36] 
   5 [S 0] [S 33] [S 0] [S 32] [S 32] [S 0] [S 32] [S 0] 
   6 [M 36] [S 0] [S 0] [M 36] [M 36] [S 0] [S 0] [M 36] 
   7 [S 33] [S 0] [S 0] [S 33] [S 0] [S 0] [S 32] [S 32] 
   8 [S 0] [S 0] [S 0] [M 36] [M 36] [M 36] [M 36] [S 0] 
   9 [S 0] [S 33] [S 0] [S 0] [S 32] [S 32] [S 0] [S 32] 
  10 [S 0] [M 36] [M 36] [M 36] [S 0] [S 0] [S 0] [M 36] 
  11 [S 0] [S 0] [S 33] [S 32] [S 32] [S 0] [S 33] [S 0] 
  12 [M 36] [S 0] [M 36] [S 0] [M 36] [S 0] [S 0] [M 36] 
  13 [S 32] [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [S 0] 
  14 [M 36] [M 36] [M 36] [S 0] [S 0] [M 36] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 32] [S 33] [S 32] [S 0] [S 32] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
cache block [36] stored in write buffer 
EPOCH [36] PERSISTED.
STARTING [37]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 36] [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] 
   1 [S 0] [S 32] [S 33] [S 0] [S 36] [S 0] [S 32] [S 33] 
   2 [S 36] [S 0] [S 36] [S 0] [S 36] [S 36] [S 0] [S 36] 
   3 [S 32] [S 0] [S 32] [S 0] [S 32] [S 33] [S 0] [S 0] 
   4 [S 0] [S 36] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
   5 [S 0] [S 33] [S 0] [S 32] [S 32] [S 0] [S 32] [S 0] 
   6 [S 36] [S 0] [S 0] [S 36] [S 36] [S 0] [S 0] [S 36] 
   7 [S 33] [S 0] [S 0] [S 33] [S 0] [S 0] [S 32] [S 32] 
   8 [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] [S 36] [S 0] 
   9 [S 0] [S 33] [S 0] [S 0] [S 32] [S 32] [S 0] [S 32] 
  10 [S 0] [S 36] [S 36] [S 36] [S 0] [S 0] [S 0] [S 36] 
  11 [S 0] [S 0] [S 33] [S 32] [S 32] [S 0] [S 33] [S 0] 
  12 [S 36] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
  13 [S 32] [S 0] [S 33] [S 0] [S 0] [S 0] [S 33] [S 0] 
  14 [S 36] [S 36] [S 36] [S 0] [S 0] [S 36] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 32] [S 33] [S 32] [S 0] [S 32] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 45) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 45) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (37) latency = 299
LOG | (37) latency = 293
LOG | (37) latency = 286
LOG | (37) latency = 139
LOG | (37) latency = 133
LOG | (37) latency = 138
LOG | (37) latency = 131
LOG | (37) latency = 125
LOG | (37) latency = 125
LOG | (37) latency = 125
LOG | (37) latency = 130
LOG | (37) latency = 125
LOG | (37) latency = 125
LOG | (37) latency = 125
LOG | (37) latency = 125
LOG | (37) latency = 129
LOG | (37) latency = 125
LOG | (37) latency = 125
LOG | (37) latency = 125
LOG | (37) latency = 125
LOG | (37) latency = 130
LOG | (37) latency = 125
LOG | (37) latency = 125
flushWriteBuffer | now: 481109
flushWriteBuffer | empty!
LOG | (37) latency = 125
LOG | (37) latency = 125
LOG | (37) latency = 130
LOG | (37) latency = 125
LOG | (37) latency = 125
LOG | (37) latency = 125
LOG | (37) latency = 125
LOG | (37) latency = 129
LOG | (37) latency = 125
ENDING EPOCH [37]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (21.09%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 36] [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] 
   1 [S 0] [M 37] [M 37] [S 0] [M 37] [S 0] [M 37] [S 33] 
   2 [M 37] [S 0] [S 36] [S 0] [S 36] [S 36] [S 0] [S 36] 
   3 [M 37] [S 0] [M 37] [S 0] [M 37] [S 33] [S 0] [S 0] 
   4 [S 0] [S 36] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
   5 [S 0] [S 33] [S 0] [M 37] [M 37] [S 0] [M 37] [S 0] 
   6 [S 36] [S 0] [S 0] [S 36] [S 36] [S 0] [S 0] [S 36] 
   7 [M 37] [S 0] [S 0] [M 37] [S 0] [S 0] [M 37] [M 37] 
   8 [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] [S 36] [S 0] 
   9 [M 37] [S 33] [S 0] [S 0] [S 32] [M 37] [S 0] [M 37] 
  10 [S 0] [S 36] [S 36] [S 36] [S 0] [S 0] [S 0] [S 36] 
  11 [S 0] [S 0] [S 33] [M 37] [M 37] [S 0] [S 33] [M 37] 
  12 [S 36] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
  13 [M 37] [S 0] [M 37] [S 0] [M 37] [S 0] [S 0] [S 0] 
  14 [S 36] [S 36] [S 36] [S 0] [S 0] [S 36] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [M 37] [S 33] [M 37] [S 0] [M 37] 
============================================================
scanning set 1: 50.0%
scanning set 7: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 2: 12.5%
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
cache block [37] stored in write buffer 
EPOCH [37] PERSISTED.
STARTING [38]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 36] [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] 
   1 [S 0] [S 37] [S 37] [S 0] [S 37] [S 0] [S 37] [S 33] 
   2 [S 37] [S 0] [S 36] [S 0] [S 36] [S 36] [S 0] [S 36] 
   3 [S 37] [S 0] [S 37] [S 0] [S 37] [S 33] [S 0] [S 0] 
   4 [S 0] [S 36] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
   5 [S 0] [S 33] [S 0] [S 37] [S 37] [S 0] [S 37] [S 0] 
   6 [S 36] [S 0] [S 0] [S 36] [S 36] [S 0] [S 0] [S 36] 
   7 [S 37] [S 0] [S 0] [S 37] [S 0] [S 0] [S 37] [S 37] 
   8 [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] [S 36] [S 0] 
   9 [S 37] [S 33] [S 0] [S 0] [S 32] [S 37] [S 0] [S 37] 
  10 [S 0] [S 36] [S 36] [S 36] [S 0] [S 0] [S 0] [S 36] 
  11 [S 0] [S 0] [S 33] [S 37] [S 37] [S 0] [S 33] [S 37] 
  12 [S 36] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
  13 [S 37] [S 0] [S 37] [S 0] [S 37] [S 0] [S 0] [S 0] 
  14 [S 36] [S 36] [S 36] [S 0] [S 0] [S 36] [S 0] [S 0] 
  15 [S 0] [S 0] [S 0] [S 37] [S 33] [S 37] [S 0] [S 37] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 45) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG | (38) latency = 233
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 130
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 125
flushWriteBuffer | now: 482109
flushWriteBuffer | empty!
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 125
LOG | (38) latency = 125
ENDING EPOCH [38]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 36] [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] 
   1 [S 0] [M 38] [M 38] [S 0] [M 38] [S 0] [M 38] [M 38] 
   2 [M 38] [S 0] [S 36] [S 0] [S 36] [S 36] [S 0] [S 36] 
   3 [M 38] [S 0] [M 38] [S 0] [M 38] [M 38] [S 0] [S 0] 
   4 [S 0] [S 36] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
   5 [S 0] [M 38] [S 0] [M 38] [M 38] [S 0] [M 38] [S 0] 
   6 [S 36] [S 0] [S 0] [S 36] [S 36] [S 0] [S 0] [S 36] 
   7 [M 38] [S 0] [S 0] [M 38] [S 0] [S 0] [M 38] [M 38] 
   8 [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] [S 36] [S 0] 
   9 [M 38] [S 33] [S 0] [S 0] [M 38] [M 38] [S 0] [M 38] 
  10 [S 0] [S 36] [S 36] [S 36] [S 0] [S 0] [S 0] [S 36] 
  11 [S 0] [S 0] [S 33] [M 38] [M 38] [S 0] [M 38] [M 38] 
  12 [S 36] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
  13 [M 38] [S 0] [M 38] [S 0] [M 38] [M 38] [S 0] [S 0] 
  14 [S 36] [S 36] [S 36] [S 0] [S 0] [S 36] [S 0] [S 0] 
  15 [S 0] [S 0] [M 38] [M 38] [S 0] [M 38] [S 0] [M 38] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
cache block [38] stored in write buffer 
EPOCH [38] PERSISTED.
STARTING [39]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 36] [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] 
   1 [S 0] [S 38] [S 38] [S 0] [S 38] [S 0] [S 38] [S 38] 
   2 [S 38] [S 0] [S 36] [S 0] [S 36] [S 36] [S 0] [S 36] 
   3 [S 38] [S 0] [S 38] [S 0] [S 38] [S 38] [S 0] [S 0] 
   4 [S 0] [S 36] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
   5 [S 0] [S 38] [S 0] [S 38] [S 38] [S 0] [S 38] [S 0] 
   6 [S 36] [S 0] [S 0] [S 36] [S 36] [S 0] [S 0] [S 36] 
   7 [S 38] [S 0] [S 0] [S 38] [S 0] [S 0] [S 38] [S 38] 
   8 [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] [S 36] [S 0] 
   9 [S 38] [S 33] [S 0] [S 0] [S 38] [S 38] [S 0] [S 38] 
  10 [S 0] [S 36] [S 36] [S 36] [S 0] [S 0] [S 0] [S 36] 
  11 [S 0] [S 0] [S 33] [S 38] [S 38] [S 0] [S 38] [S 38] 
  12 [S 36] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
  13 [S 38] [S 0] [S 38] [S 0] [S 38] [S 38] [S 0] [S 0] 
  14 [S 36] [S 36] [S 36] [S 0] [S 0] [S 36] [S 0] [S 0] 
  15 [S 0] [S 0] [S 38] [S 38] [S 0] [S 38] [S 0] [S 38] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 45) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 45) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 45) = 580
flushWriteBuffer | now: 483109
flushWriteBuffer | empty!
flushWriteBuffer | now: 484109
flushWriteBuffer | empty!
LOG | (39) latency = 125
LOG | (39) latency = 125
LOG | (39) latency = 125
LOG | (39) latency = 125
LOG | (39) latency = 125
LOG | (39) latency = 125
ENDING EPOCH [39]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 36] [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] 
   1 [S 0] [M 39] [M 39] [S 0] [M 39] [S 0] [M 39] [S 38] 
   2 [M 39] [S 0] [S 36] [S 0] [S 36] [S 36] [S 0] [S 36] 
   3 [M 39] [S 0] [S 38] [S 0] [M 39] [M 39] [S 0] [S 0] 
   4 [S 0] [S 36] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
   5 [S 0] [S 38] [S 0] [M 39] [M 39] [S 0] [M 39] [S 0] 
   6 [S 36] [S 0] [S 0] [S 36] [S 36] [S 0] [S 0] [S 36] 
   7 [M 39] [S 0] [S 0] [S 38] [S 0] [S 0] [M 39] [M 39] 
   8 [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] [S 36] [S 0] 
   9 [M 39] [S 0] [S 0] [S 0] [M 39] [M 39] [S 0] [S 38] 
  10 [S 0] [S 36] [S 36] [S 36] [S 0] [S 0] [S 0] [S 36] 
  11 [S 0] [S 0] [S 33] [M 39] [M 39] [S 0] [S 38] [M 39] 
  12 [S 36] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
  13 [M 39] [S 0] [S 38] [S 0] [M 39] [M 39] [S 0] [S 0] 
  14 [S 36] [S 36] [S 36] [S 0] [S 0] [S 36] [S 0] [S 0] 
  15 [S 0] [S 0] [M 39] [M 39] [S 0] [S 38] [S 0] [M 39] 
============================================================
scanning set 1: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 2: 12.5%
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
cache block [39] stored in write buffer 
EPOCH [39] PERSISTED.
STARTING [40]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 36] [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] 
   1 [S 0] [S 39] [S 39] [S 0] [S 39] [S 0] [S 39] [S 38] 
   2 [S 39] [S 0] [S 36] [S 0] [S 36] [S 36] [S 0] [S 36] 
   3 [S 39] [S 0] [S 38] [S 0] [S 39] [S 39] [S 0] [S 0] 
   4 [S 0] [S 36] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
   5 [S 0] [S 38] [S 0] [S 39] [S 39] [S 0] [S 39] [S 0] 
   6 [S 36] [S 0] [S 0] [S 36] [S 36] [S 0] [S 0] [S 36] 
   7 [S 39] [S 0] [S 0] [S 38] [S 0] [S 0] [S 39] [S 39] 
   8 [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] [S 36] [S 0] 
   9 [S 39] [S 0] [S 0] [S 0] [S 39] [S 39] [S 0] [S 38] 
  10 [S 0] [S 36] [S 36] [S 36] [S 0] [S 0] [S 0] [S 36] 
  11 [S 0] [S 0] [S 33] [S 39] [S 39] [S 0] [S 38] [S 39] 
  12 [S 36] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
  13 [S 39] [S 0] [S 38] [S 0] [S 39] [S 39] [S 0] [S 0] 
  14 [S 36] [S 36] [S 36] [S 0] [S 0] [S 36] [S 0] [S 0] 
  15 [S 0] [S 0] [S 39] [S 39] [S 0] [S 38] [S 0] [S 39] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (40) latency = 125
LOG | (40) latency = 125
LOG | (40) latency = 125
LOG | (40) latency = 125
flushWriteBuffer | now: 485109
flushWriteBuffer | empty!
LOG | (40) latency = 125
LOG | (40) latency = 125
LOG | (40) latency = 125
LOG | (40) latency = 125
ENDING EPOCH [40]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 36] [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] 
   1 [S 0] [M 40] [M 40] [S 0] [M 40] [S 0] [M 40] [M 40] 
   2 [M 40] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
   3 [M 40] [S 0] [M 40] [S 0] [M 40] [M 40] [S 0] [S 0] 
   4 [S 0] [S 36] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
   5 [S 0] [M 40] [S 0] [M 40] [M 40] [S 0] [M 40] [S 0] 
   6 [S 36] [S 0] [S 0] [S 36] [S 36] [S 0] [S 0] [S 36] 
   7 [M 40] [S 0] [S 0] [M 40] [S 0] [S 0] [M 40] [M 40] 
   8 [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] [S 36] [S 0] 
   9 [M 40] [S 0] [S 0] [S 0] [M 40] [M 40] [S 0] [M 40] 
  10 [S 0] [S 36] [S 36] [S 36] [S 0] [S 0] [S 0] [S 36] 
  11 [S 0] [S 0] [S 33] [M 40] [M 40] [S 0] [M 40] [M 40] 
  12 [S 36] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
  13 [M 40] [S 0] [M 40] [S 0] [M 40] [M 40] [S 0] [S 0] 
  14 [S 36] [S 36] [S 36] [S 0] [S 0] [S 36] [S 0] [S 0] 
  15 [S 0] [S 0] [M 40] [M 40] [S 0] [M 40] [S 0] [M 40] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
cache block [40] stored in write buffer 
EPOCH [40] PERSISTED.
STARTING [41]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 36] [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] 
   1 [S 0] [S 40] [S 40] [S 0] [S 40] [S 0] [S 40] [S 40] 
   2 [S 40] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
   3 [S 40] [S 0] [S 40] [S 0] [S 40] [S 40] [S 0] [S 0] 
   4 [S 0] [S 36] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
   5 [S 0] [S 40] [S 0] [S 40] [S 40] [S 0] [S 40] [S 0] 
   6 [S 36] [S 0] [S 0] [S 36] [S 36] [S 0] [S 0] [S 36] 
   7 [S 40] [S 0] [S 0] [S 40] [S 0] [S 0] [S 40] [S 40] 
   8 [S 0] [S 0] [S 0] [S 36] [S 36] [S 36] [S 36] [S 0] 
   9 [S 40] [S 0] [S 0] [S 0] [S 40] [S 40] [S 0] [S 40] 
  10 [S 0] [S 36] [S 36] [S 36] [S 0] [S 0] [S 0] [S 36] 
  11 [S 0] [S 0] [S 33] [S 40] [S 40] [S 0] [S 40] [S 40] 
  12 [S 36] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
  13 [S 40] [S 0] [S 40] [S 0] [S 40] [S 40] [S 0] [S 0] 
  14 [S 36] [S 36] [S 36] [S 0] [S 0] [S 36] [S 0] [S 0] 
  15 [S 0] [S 0] [S 40] [S 40] [S 0] [S 40] [S 0] [S 40] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (41) latency = 125
LOG | (41) latency = 125
flushWriteBuffer | now: 486109
flushWriteBuffer | empty!
LOG | (41) latency = 125
LOG | (41) latency = 127
LOG | (41) latency = 131
LOG | (41) latency = 136
LOG | (41) latency = 140
LOG | (41) latency = 145
LOG | (41) latency = 149
LOG | (41) latency = 153
LOG | (41) latency = 157
LOG | (41) latency = 161
LOG | (41) latency = 165
LOG | (41) latency = 169
LOG | (41) latency = 171
LOG | (41) latency = 175
LOG | (41) latency = 177
LOG | (41) latency = 182
LOG | (41) latency = 186
LOG | (41) latency = 190
LOG | (41) latency = 178
LOG | (41) latency = 198
LOG | (41) latency = 201
LOG | (41) latency = 125
LOG | (41) latency = 129
LOG | (41) latency = 125
LOG | (41) latency = 129
LOG | (41) latency = 131
flushWriteBuffer | now: 487109
flushWriteBuffer | empty!
flushWriteBuffer | now: 488109
flushWriteBuffer | empty!
LOG | (41) latency = 125
LOG | (41) latency = 125
LOG | (41) latency = 125
LOG | (41) latency = 125
LOG | (41) latency = 125
LOG | (41) latency = 125
LOG | (41) latency = 125
LOG | (41) latency = 129
ENDING EPOCH [41]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (21.88%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 41] [S 0] [S 0] [S 0] [M 41] [S 36] [S 36] 
   1 [M 41] [S 40] [S 40] [S 0] [M 41] [S 0] [S 40] [M 41] 
   2 [M 41] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] [M 41] 
   3 [M 41] [S 0] [M 41] [S 0] [S 0] [M 41] [S 0] [M 41] 
   4 [M 41] [S 36] [S 36] [S 0] [S 0] [S 0] [M 41] [S 0] 
   5 [S 0] [M 41] [S 0] [S 40] [S 40] [S 0] [S 40] [M 41] 
   6 [M 41] [S 0] [S 0] [S 0] [S 36] [S 0] [S 0] [M 41] 
   7 [M 41] [S 0] [S 0] [M 41] [S 0] [S 0] [S 0] [S 0] 
   8 [S 0] [S 0] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] 
   9 [S 40] [S 0] [S 0] [M 41] [M 41] [S 40] [S 0] [M 41] 
  10 [S 0] [S 36] [S 36] [S 0] [S 0] [S 0] [S 0] [S 36] 
  11 [S 0] [S 0] [S 0] [S 40] [S 40] [S 0] [M 41] [S 40] 
  12 [S 36] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
  13 [S 40] [S 0] [M 41] [S 0] [S 40] [M 41] [S 0] [S 0] 
  14 [S 36] [S 36] [S 36] [S 0] [S 0] [S 36] [S 0] [S 0] 
  15 [S 0] [M 41] [M 41] [S 40] [S 0] [M 41] [S 0] [S 40] 
============================================================
scanning set 3: 50.0%
scanning set 1: 37.5%
scanning set 9: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 2: 25.0%
scanning set 4: 25.0%
scanning set 5: 25.0%
scanning set 6: 25.0%
scanning set 7: 25.0%
scanning set 13: 25.0%
scanning set 11: 12.5%
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
cache block [41] stored in write buffer 
EPOCH [41] PERSISTED.
STARTING [42]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 41] [S 0] [S 0] [S 0] [S 41] [S 36] [S 36] 
   1 [S 41] [S 40] [S 40] [S 0] [S 41] [S 0] [S 40] [S 41] 
   2 [S 41] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] [S 41] 
   3 [S 41] [S 0] [S 41] [S 0] [S 0] [S 41] [S 0] [S 41] 
   4 [S 41] [S 36] [S 36] [S 0] [S 0] [S 0] [S 41] [S 0] 
   5 [S 0] [S 41] [S 0] [S 40] [S 40] [S 0] [S 40] [S 41] 
   6 [S 41] [S 0] [S 0] [S 0] [S 36] [S 0] [S 0] [S 41] 
   7 [S 41] [S 0] [S 0] [S 41] [S 0] [S 0] [S 0] [S 0] 
   8 [S 0] [S 0] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] 
   9 [S 40] [S 0] [S 0] [S 41] [S 41] [S 40] [S 0] [S 41] 
  10 [S 0] [S 36] [S 36] [S 0] [S 0] [S 0] [S 0] [S 36] 
  11 [S 0] [S 0] [S 0] [S 40] [S 40] [S 0] [S 41] [S 40] 
  12 [S 36] [S 0] [S 36] [S 0] [S 36] [S 0] [S 0] [S 36] 
  13 [S 40] [S 0] [S 41] [S 0] [S 40] [S 41] [S 0] [S 0] 
  14 [S 36] [S 36] [S 36] [S 0] [S 0] [S 36] [S 0] [S 0] 
  15 [S 0] [S 41] [S 41] [S 40] [S 0] [S 41] [S 0] [S 40] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (374 + 0) = 374
LOG AND STORE | dram_latency + log_latency = total_latency: (379 + 0) = 379
LOG AND STORE | dram_latency + log_latency = total_latency: (384 + 0) = 384
LOG AND STORE | dram_latency + log_latency = total_latency: (389 + 45) = 434
LOG AND STORE | dram_latency + log_latency = total_latency: (394 + 0) = 394
LOG AND STORE | dram_latency + log_latency = total_latency: (399 + 0) = 399
LOG AND STORE | dram_latency + log_latency = total_latency: (404 + 0) = 404
LOG AND STORE | dram_latency + log_latency = total_latency: (409 + 0) = 409
LOG AND STORE | dram_latency + log_latency = total_latency: (414 + 0) = 414
LOG AND STORE | dram_latency + log_latency = total_latency: (419 + 0) = 419
LOG AND STORE | dram_latency + log_latency = total_latency: (424 + 0) = 424
LOG AND STORE | dram_latency + log_latency = total_latency: (429 + 0) = 429
LOG AND STORE | dram_latency + log_latency = total_latency: (434 + 0) = 434
LOG AND STORE | dram_latency + log_latency = total_latency: (439 + 0) = 439
LOG AND STORE | dram_latency + log_latency = total_latency: (444 + 0) = 444
LOG AND STORE | dram_latency + log_latency = total_latency: (449 + 0) = 449
LOG AND STORE | dram_latency + log_latency = total_latency: (454 + 0) = 454
LOG AND STORE | dram_latency + log_latency = total_latency: (459 + 0) = 459
LOG AND STORE | dram_latency + log_latency = total_latency: (464 + 0) = 464
LOG AND STORE | dram_latency + log_latency = total_latency: (469 + 45) = 514
LOG AND STORE | dram_latency + log_latency = total_latency: (474 + 0) = 474
LOG AND STORE | dram_latency + log_latency = total_latency: (479 + 0) = 479
LOG AND STORE | dram_latency + log_latency = total_latency: (484 + 0) = 484
LOG AND STORE | dram_latency + log_latency = total_latency: (489 + 0) = 489
LOG AND STORE | dram_latency + log_latency = total_latency: (494 + 0) = 494
LOG AND STORE | dram_latency + log_latency = total_latency: (499 + 0) = 499
LOG AND STORE | dram_latency + log_latency = total_latency: (504 + 0) = 504
LOG AND STORE | dram_latency + log_latency = total_latency: (509 + 0) = 509
LOG | (42) latency = 270
LOG | (42) latency = 270
LOG | (42) latency = 271
LOG | (42) latency = 276
LOG | (42) latency = 278
LOG | (42) latency = 280
LOG | (42) latency = 281
flushWriteBuffer | now: 489109
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 490109
flushWriteBuffer | empty!
flushWriteBuffer | now: 491109
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 492109
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 493109
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 128
LOG | (42) latency = 131
LOG | (42) latency = 135
LOG | (42) latency = 137
LOG | (42) latency = 141
LOG | (42) latency = 143
LOG | (42) latency = 145
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 494109
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 495109
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 127
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 496109
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 497109
flushWriteBuffer | empty!
flushWriteBuffer | now: 498109
flushWriteBuffer | empty!
flushWriteBuffer | now: 499109
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 500109
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 501109
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 127
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 502109
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 503109
flushWriteBuffer | empty!
flushWriteBuffer | now: 504109
flushWriteBuffer | empty!
flushWriteBuffer | now: 505109
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 506109
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 507109
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 127
LOG | (42) latency = 125
flushWriteBuffer | now: 508109
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
LOG | (42) latency = 125
flushWriteBuffer | now: 509109
flushWriteBuffer | empty!
flushWriteBuffer | now: 510109
flushWriteBuffer | empty!
flushWriteBuffer | now: 511109
flushWriteBuffer | empty!
LOG | (42) latency = 125
flushWriteBuffer | now: 512109
flushWriteBuffer | empty!
LOG | (42) latency = 125
LOG | (42) latency = 125
ENDING EPOCH [42]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (30.47%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 42] [S 0] [M 42] [M 42] [M 42] [S 0] [S 0] 
   1 [M 42] [S 0] [S 0] [S 0] [M 42] [M 42] [S 0] [M 42] 
   2 [M 42] [S 0] [S 0] [S 0] [S 0] [S 0] [M 42] [M 42] 
   3 [M 42] [M 42] [S 0] [S 0] [S 0] [S 0] [S 0] [M 42] 
   4 [M 42] [S 0] [M 42] [M 42] [S 0] [S 0] [M 42] [S 0] 
   5 [S 0] [M 42] [S 0] [S 0] [S 0] [S 0] [M 42] [M 42] 
   6 [M 42] [M 42] [S 0] [S 0] [S 0] [S 0] [S 0] [M 42] 
   7 [M 42] [S 0] [S 0] [S 0] [M 42] [S 0] [S 0] [S 0] 
   8 [S 0] [S 0] [S 0] [S 0] [S 0] [M 42] [S 0] [S 0] 
   9 [S 0] [S 0] [S 0] [S 41] [S 41] [M 42] [S 0] [S 41] 
  10 [S 0] [S 0] [S 0] [S 0] [M 42] [S 0] [S 0] [M 42] 
  11 [M 42] [S 0] [S 0] [S 40] [M 42] [S 0] [S 41] [S 0] 
  12 [S 0] [S 0] [S 0] [S 0] [S 36] [S 0] [S 0] [M 42] 
  13 [S 0] [S 0] [S 41] [S 0] [M 42] [S 41] [S 0] [S 0] 
  14 [M 42] [M 42] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  15 [S 0] [M 42] [M 42] [S 0] [S 0] [M 42] [S 0] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 1: 50.0%
scanning set 4: 50.0%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 6: 37.5%
scanning set 15: 37.5%
scanning set 7: 25.0%
scanning set 10: 25.0%
scanning set 11: 25.0%
scanning set 14: 25.0%
scanning set 8: 12.5%
scanning set 9: 12.5%
scanning set 12: 12.5%
scanning set 13: 12.5%
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
cache block [42] stored in write buffer 
EPOCH [42] PERSISTED.
STARTING [43]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 42] [S 0] [S 42] [S 42] [S 42] [S 0] [S 0] 
   1 [S 42] [S 0] [S 0] [S 0] [S 42] [S 42] [S 0] [S 42] 
   2 [S 42] [S 0] [S 0] [S 0] [S 0] [S 0] [S 42] [S 42] 
   3 [S 42] [S 42] [S 0] [S 0] [S 0] [S 0] [S 0] [S 42] 
   4 [S 42] [S 0] [S 42] [S 42] [S 0] [S 0] [S 42] [S 0] 
   5 [S 0] [S 42] [S 0] [S 0] [S 0] [S 0] [S 42] [S 42] 
   6 [S 42] [S 42] [S 0] [S 0] [S 0] [S 0] [S 0] [S 42] 
   7 [S 42] [S 0] [S 0] [S 0] [S 42] [S 0] [S 0] [S 0] 
   8 [S 0] [S 0] [S 0] [S 0] [S 0] [S 42] [S 0] [S 0] 
   9 [S 0] [S 0] [S 0] [S 41] [S 41] [S 42] [S 0] [S 41] 
  10 [S 0] [S 0] [S 0] [S 0] [S 42] [S 0] [S 0] [S 42] 
  11 [S 42] [S 0] [S 0] [S 40] [S 42] [S 0] [S 41] [S 0] 
  12 [S 0] [S 0] [S 0] [S 0] [S 36] [S 0] [S 0] [S 42] 
  13 [S 0] [S 0] [S 41] [S 0] [S 42] [S 41] [S 0] [S 0] 
  14 [S 42] [S 42] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  15 [S 0] [S 42] [S 42] [S 0] [S 0] [S 42] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 513109
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 127
LOG | (43) latency = 125
flushWriteBuffer | now: 514109
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 515109
flushWriteBuffer | empty!
flushWriteBuffer | now: 516109
flushWriteBuffer | empty!
flushWriteBuffer | now: 517109
flushWriteBuffer | empty!
LOG | (43) latency = 125
flushWriteBuffer | now: 518109
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 519109
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 127
LOG | (43) latency = 125
flushWriteBuffer | now: 520109
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 521109
flushWriteBuffer | empty!
flushWriteBuffer | now: 522109
flushWriteBuffer | empty!
flushWriteBuffer | now: 523109
flushWriteBuffer | empty!
LOG | (43) latency = 125
flushWriteBuffer | now: 524109
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 525109
flushWriteBuffer | empty!
flushWriteBuffer | now: 526109
flushWriteBuffer | empty!
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 127
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
LOG | (43) latency = 125
flushWriteBuffer | now: 527109
flushWriteBuffer | empty!
LOG | (43) latency = 125
ENDING EPOCH [43]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (28.91%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 43] [S 0] [S 42] [M 43] [M 43] [S 0] [S 0] 
   1 [S 0] [S 0] [M 43] [S 0] [M 43] [M 43] [S 0] [S 42] 
   2 [M 43] [M 43] [S 0] [M 43] [S 0] [S 0] [M 43] [S 0] 
   3 [M 43] [M 43] [S 0] [S 0] [S 0] [M 43] [S 0] [M 43] 
   4 [M 43] [S 0] [M 43] [M 43] [S 0] [S 0] [S 0] [S 0] 
   5 [S 0] [M 43] [S 0] [S 0] [M 43] [S 0] [S 0] [S 0] 
   6 [M 43] [S 42] [S 0] [S 0] [S 0] [S 0] [S 0] [M 43] 
   7 [M 43] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 0] [M 43] [S 0] [S 0] [S 0] [M 43] [S 0] [S 0] 
   9 [S 0] [M 43] [S 0] [S 0] [S 0] [S 42] [S 0] [M 43] 
  10 [S 0] [S 0] [S 0] [S 0] [S 42] [M 43] [S 0] [S 42] 
  11 [S 42] [S 0] [S 0] [M 43] [S 42] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [M 43] [M 43] [S 0] [S 0] [S 42] 
  13 [S 0] [S 0] [M 43] [M 43] [S 42] [S 0] [S 0] [S 0] 
  14 [S 42] [S 42] [S 0] [M 43] [S 0] [S 0] [M 43] [S 0] 
  15 [M 43] [M 43] [S 42] [S 0] [M 43] [S 0] [S 0] [S 0] 
============================================================
scanning set 2: 50.0%
scanning set 3: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 4: 37.5%
scanning set 15: 37.5%
scanning set 5: 25.0%
scanning set 6: 25.0%
scanning set 8: 25.0%
scanning set 9: 25.0%
scanning set 12: 25.0%
scanning set 13: 25.0%
scanning set 14: 25.0%
scanning set 7: 12.5%
scanning set 10: 12.5%
scanning set 11: 12.5%
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
cache block [43] stored in write buffer 
EPOCH [43] PERSISTED.
STARTING [44]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 43] [S 0] [S 42] [S 43] [S 43] [S 0] [S 0] 
   1 [S 0] [S 0] [S 43] [S 0] [S 43] [S 43] [S 0] [S 42] 
   2 [S 43] [S 43] [S 0] [S 43] [S 0] [S 0] [S 43] [S 0] 
   3 [S 43] [S 43] [S 0] [S 0] [S 0] [S 43] [S 0] [S 43] 
   4 [S 43] [S 0] [S 43] [S 43] [S 0] [S 0] [S 0] [S 0] 
   5 [S 0] [S 43] [S 0] [S 0] [S 43] [S 0] [S 0] [S 0] 
   6 [S 43] [S 42] [S 0] [S 0] [S 0] [S 0] [S 0] [S 43] 
   7 [S 43] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 0] [S 43] [S 0] [S 0] [S 0] [S 43] [S 0] [S 0] 
   9 [S 0] [S 43] [S 0] [S 0] [S 0] [S 42] [S 0] [S 43] 
  10 [S 0] [S 0] [S 0] [S 0] [S 42] [S 43] [S 0] [S 42] 
  11 [S 42] [S 0] [S 0] [S 43] [S 42] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 43] [S 43] [S 0] [S 0] [S 42] 
  13 [S 0] [S 0] [S 43] [S 43] [S 42] [S 0] [S 0] [S 0] 
  14 [S 42] [S 42] [S 0] [S 43] [S 0] [S 0] [S 43] [S 0] 
  15 [S 43] [S 43] [S 42] [S 0] [S 43] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 45) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 45) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 45) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
flushWriteBuffer | now: 528109
flushWriteBuffer | empty!
flushWriteBuffer | now: 529109
flushWriteBuffer | empty!
LOG | (44) latency = 125
flushWriteBuffer | now: 530109
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 531109
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 127
flushWriteBuffer | now: 532109
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 533109
flushWriteBuffer | empty!
LOG | (44) latency = 125
flushWriteBuffer | now: 534109
flushWriteBuffer | empty!
flushWriteBuffer | now: 535109
flushWriteBuffer | empty!
flushWriteBuffer | now: 536109
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 537109
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 538109
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 127
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 539109
flushWriteBuffer | empty!
flushWriteBuffer | now: 540109
flushWriteBuffer | empty!
flushWriteBuffer | now: 541109
flushWriteBuffer | empty!
flushWriteBuffer | now: 542109
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 543109
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 127
flushWriteBuffer | now: 544109
flushWriteBuffer | empty!
flushWriteBuffer | now: 545109
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 546109
flushWriteBuffer | empty!
flushWriteBuffer | now: 547109
flushWriteBuffer | empty!
flushWriteBuffer | now: 548109
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
flushWriteBuffer | now: 549109
flushWriteBuffer | empty!
LOG | (44) latency = 125
LOG | (44) latency = 125
LOG | (44) latency = 125
ENDING EPOCH [44]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (30.47%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 44] [S 0] [M 44] [M 44] [M 44] [S 0] [S 0] 
   1 [M 44] [S 0] [M 44] [S 0] [M 44] [S 0] [S 0] [M 44] 
   2 [M 44] [M 44] [S 0] [S 0] [S 0] [M 44] [S 0] [S 0] 
   3 [M 44] [S 0] [S 0] [S 0] [S 0] [M 44] [S 0] [M 44] 
   4 [M 44] [S 0] [M 44] [S 43] [S 0] [S 0] [S 0] [S 0] 
   5 [M 44] [S 0] [S 0] [S 0] [S 43] [S 0] [S 0] [S 0] 
   6 [M 44] [M 44] [S 0] [S 0] [S 0] [S 0] [S 0] [M 44] 
   7 [S 0] [S 0] [M 44] [S 0] [M 44] [S 0] [S 0] [S 0] 
   8 [S 0] [S 0] [M 44] [S 0] [S 0] [S 43] [S 0] [S 0] 
   9 [S 0] [S 43] [S 0] [S 0] [S 0] [M 44] [S 0] [S 43] 
  10 [S 0] [S 0] [S 0] [S 0] [M 44] [S 43] [S 0] [M 44] 
  11 [M 44] [S 0] [S 0] [S 43] [M 44] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [M 44] [M 44] [S 0] [S 0] [M 44] 
  13 [S 0] [S 0] [S 0] [M 44] [S 0] [S 0] [M 44] [M 44] 
  14 [S 0] [S 0] [S 0] [S 43] [S 0] [M 44] [M 44] [S 0] 
  15 [S 0] [M 44] [S 0] [S 0] [M 44] [S 0] [M 44] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 1: 50.0%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 6: 37.5%
scanning set 12: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 4: 25.0%
scanning set 7: 25.0%
scanning set 10: 25.0%
scanning set 11: 25.0%
scanning set 14: 25.0%
scanning set 5: 12.5%
scanning set 8: 12.5%
scanning set 9: 12.5%
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
cache block [44] stored in write buffer 
EPOCH [44] PERSISTED.
STARTING [45]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 44] [S 0] [S 44] [S 44] [S 44] [S 0] [S 0] 
   1 [S 44] [S 0] [S 44] [S 0] [S 44] [S 0] [S 0] [S 44] 
   2 [S 44] [S 44] [S 0] [S 0] [S 0] [S 44] [S 0] [S 0] 
   3 [S 44] [S 0] [S 0] [S 0] [S 0] [S 44] [S 0] [S 44] 
   4 [S 44] [S 0] [S 44] [S 43] [S 0] [S 0] [S 0] [S 0] 
   5 [S 44] [S 0] [S 0] [S 0] [S 43] [S 0] [S 0] [S 0] 
   6 [S 44] [S 44] [S 0] [S 0] [S 0] [S 0] [S 0] [S 44] 
   7 [S 0] [S 0] [S 44] [S 0] [S 44] [S 0] [S 0] [S 0] 
   8 [S 0] [S 0] [S 44] [S 0] [S 0] [S 43] [S 0] [S 0] 
   9 [S 0] [S 43] [S 0] [S 0] [S 0] [S 44] [S 0] [S 43] 
  10 [S 0] [S 0] [S 0] [S 0] [S 44] [S 43] [S 0] [S 44] 
  11 [S 44] [S 0] [S 0] [S 43] [S 44] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 44] [S 44] [S 0] [S 0] [S 44] 
  13 [S 0] [S 0] [S 0] [S 44] [S 0] [S 0] [S 44] [S 44] 
  14 [S 0] [S 0] [S 0] [S 43] [S 0] [S 44] [S 44] [S 0] 
  15 [S 0] [S 44] [S 0] [S 0] [S 44] [S 0] [S 44] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 45) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 45) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG | (45) latency = 125
LOG | (45) latency = 125
flushWriteBuffer | now: 550109
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 127
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
flushWriteBuffer | now: 551109
flushWriteBuffer | empty!
flushWriteBuffer | now: 552109
flushWriteBuffer | empty!
flushWriteBuffer | now: 553109
flushWriteBuffer | empty!
flushWriteBuffer | now: 554109
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
flushWriteBuffer | now: 555109
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
flushWriteBuffer | now: 556109
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 127
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
flushWriteBuffer | now: 557109
flushWriteBuffer | empty!
LOG | (45) latency = 125
flushWriteBuffer | now: 558109
flushWriteBuffer | empty!
flushWriteBuffer | now: 559109
flushWriteBuffer | empty!
flushWriteBuffer | now: 560109
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
flushWriteBuffer | now: 561109
flushWriteBuffer | empty!
flushWriteBuffer | now: 562109
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 128
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
flushWriteBuffer | now: 563109
flushWriteBuffer | empty!
LOG | (45) latency = 125
flushWriteBuffer | now: 564109
flushWriteBuffer | empty!
flushWriteBuffer | now: 565109
flushWriteBuffer | empty!
flushWriteBuffer | now: 566109
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
flushWriteBuffer | now: 567109
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
flushWriteBuffer | now: 568109
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 127
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
flushWriteBuffer | now: 569109
flushWriteBuffer | empty!
LOG | (45) latency = 125
flushWriteBuffer | now: 570109
flushWriteBuffer | empty!
flushWriteBuffer | now: 571109
flushWriteBuffer | empty!
LOG | (45) latency = 125
flushWriteBuffer | now: 572109
flushWriteBuffer | empty!
LOG | (45) latency = 125
LOG | (45) latency = 125
LOG | (45) latency = 125
ENDING EPOCH [45]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (32.03%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 45] [S 0] [S 44] [M 45] [M 45] [S 0] [S 0] 
   1 [M 45] [S 0] [S 0] [M 45] [M 45] [S 0] [S 0] [S 0] 
   2 [M 45] [S 0] [M 45] [S 0] [S 0] [S 0] [S 0] [M 45] 
   3 [M 45] [S 0] [S 0] [S 0] [S 0] [M 45] [S 0] [M 45] 
   4 [M 45] [S 0] [M 45] [M 45] [S 0] [M 45] [S 0] [S 0] 
   5 [S 0] [M 45] [S 0] [S 0] [S 0] [S 0] [M 45] [M 45] 
   6 [M 45] [S 0] [S 0] [S 0] [S 0] [S 0] [M 45] [M 45] 
   7 [M 45] [S 0] [M 45] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 45] [S 0] [M 45] [S 0] [S 0] [M 45] [S 0] [S 0] 
   9 [S 0] [M 45] [S 0] [S 0] [S 0] [M 45] [S 0] [M 45] 
  10 [S 0] [S 0] [S 0] [S 0] [S 44] [M 45] [S 0] [M 45] 
  11 [M 45] [S 0] [S 0] [M 45] [S 44] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [M 45] [S 44] [S 0] [S 0] [S 44] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [M 45] [S 44] [S 44] 
  14 [S 0] [S 0] [S 0] [S 0] [M 45] [S 44] [S 0] [M 45] 
  15 [S 0] [M 45] [M 45] [S 0] [S 0] [M 45] [S 0] [S 0] 
============================================================
scanning set 4: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 15: 37.5%
scanning set 7: 25.0%
scanning set 10: 25.0%
scanning set 11: 25.0%
scanning set 14: 25.0%
scanning set 12: 12.5%
scanning set 13: 12.5%
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
cache block [45] stored in write buffer 
EPOCH [45] PERSISTED.
STARTING [46]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 45] [S 0] [S 44] [S 45] [S 45] [S 0] [S 0] 
   1 [S 45] [S 0] [S 0] [S 45] [S 45] [S 0] [S 0] [S 0] 
   2 [S 45] [S 0] [S 45] [S 0] [S 0] [S 0] [S 0] [S 45] 
   3 [S 45] [S 0] [S 0] [S 0] [S 0] [S 45] [S 0] [S 45] 
   4 [S 45] [S 0] [S 45] [S 45] [S 0] [S 45] [S 0] [S 0] 
   5 [S 0] [S 45] [S 0] [S 0] [S 0] [S 0] [S 45] [S 45] 
   6 [S 45] [S 0] [S 0] [S 0] [S 0] [S 0] [S 45] [S 45] 
   7 [S 45] [S 0] [S 45] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 45] [S 0] [S 45] [S 0] [S 0] [S 45] [S 0] [S 0] 
   9 [S 0] [S 45] [S 0] [S 0] [S 0] [S 45] [S 0] [S 45] 
  10 [S 0] [S 0] [S 0] [S 0] [S 44] [S 45] [S 0] [S 45] 
  11 [S 45] [S 0] [S 0] [S 45] [S 44] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 45] [S 44] [S 0] [S 0] [S 44] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 45] [S 44] [S 44] 
  14 [S 0] [S 0] [S 0] [S 0] [S 45] [S 44] [S 0] [S 45] 
  15 [S 0] [S 45] [S 45] [S 0] [S 0] [S 45] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 45) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 45) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 45) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
flushWriteBuffer | now: 573109
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 574109
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 127
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 575109
flushWriteBuffer | empty!
flushWriteBuffer | now: 576109
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 577109
flushWriteBuffer | empty!
flushWriteBuffer | now: 578109
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 579109
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 580109
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 127
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 581109
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 582109
flushWriteBuffer | empty!
flushWriteBuffer | now: 583109
flushWriteBuffer | empty!
flushWriteBuffer | now: 584109
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 585109
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 586109
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 127
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 587109
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 588109
flushWriteBuffer | empty!
flushWriteBuffer | now: 589109
flushWriteBuffer | empty!
flushWriteBuffer | now: 590109
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 591109
flushWriteBuffer | empty!
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
LOG | (46) latency = 125
flushWriteBuffer | now: 592109
flushWriteBuffer | empty!
LOG | (46) latency = 125
ENDING EPOCH [46]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (28.91%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 45] [S 0] [M 46] [M 46] [M 46] [S 0] [S 0] 
   1 [M 46] [S 0] [S 0] [S 45] [M 46] [M 46] [S 0] [S 0] 
   2 [M 46] [M 46] [S 0] [M 46] [S 0] [S 0] [S 0] [S 0] 
   3 [M 46] [S 0] [S 0] [S 0] [S 0] [M 46] [S 0] [M 46] 
   4 [M 46] [S 0] [S 0] [M 46] [S 0] [M 46] [S 0] [S 0] 
   5 [S 0] [M 46] [S 0] [S 0] [M 46] [S 0] [S 0] [S 0] 
   6 [M 46] [S 0] [S 0] [S 0] [S 0] [M 46] [M 46] [M 46] 
   7 [M 46] [S 0] [S 0] [M 46] [M 46] [S 0] [S 0] [S 0] 
   8 [M 46] [S 0] [M 46] [S 0] [S 0] [S 0] [S 0] [S 0] 
   9 [S 0] [S 45] [S 0] [S 0] [S 0] [M 46] [S 0] [M 46] 
  10 [S 0] [S 0] [S 0] [S 0] [M 46] [S 45] [S 0] [S 45] 
  11 [S 45] [S 0] [S 0] [S 45] [M 46] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 45] [M 46] [S 0] [S 0] [M 46] 
  13 [S 0] [M 46] [S 0] [S 0] [M 46] [S 45] [S 0] [S 0] 
  14 [M 46] [S 0] [S 0] [S 0] [S 45] [S 0] [S 0] [S 45] 
  15 [M 46] [M 46] [S 45] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 6: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 4: 37.5%
scanning set 7: 37.5%
scanning set 5: 25.0%
scanning set 8: 25.0%
scanning set 9: 25.0%
scanning set 12: 25.0%
scanning set 13: 25.0%
scanning set 15: 25.0%
scanning set 10: 12.5%
scanning set 11: 12.5%
scanning set 14: 12.5%
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
cache block [46] stored in write buffer 
EPOCH [46] PERSISTED.
STARTING [47]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 45] [S 0] [S 46] [S 46] [S 46] [S 0] [S 0] 
   1 [S 46] [S 0] [S 0] [S 45] [S 46] [S 46] [S 0] [S 0] 
   2 [S 46] [S 46] [S 0] [S 46] [S 0] [S 0] [S 0] [S 0] 
   3 [S 46] [S 0] [S 0] [S 0] [S 0] [S 46] [S 0] [S 46] 
   4 [S 46] [S 0] [S 0] [S 46] [S 0] [S 46] [S 0] [S 0] 
   5 [S 0] [S 46] [S 0] [S 0] [S 46] [S 0] [S 0] [S 0] 
   6 [S 46] [S 0] [S 0] [S 0] [S 0] [S 46] [S 46] [S 46] 
   7 [S 46] [S 0] [S 0] [S 46] [S 46] [S 0] [S 0] [S 0] 
   8 [S 46] [S 0] [S 46] [S 0] [S 0] [S 0] [S 0] [S 0] 
   9 [S 0] [S 45] [S 0] [S 0] [S 0] [S 46] [S 0] [S 46] 
  10 [S 0] [S 0] [S 0] [S 0] [S 46] [S 45] [S 0] [S 45] 
  11 [S 45] [S 0] [S 0] [S 45] [S 46] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 45] [S 46] [S 0] [S 0] [S 46] 
  13 [S 0] [S 46] [S 0] [S 0] [S 46] [S 45] [S 0] [S 0] 
  14 [S 46] [S 0] [S 0] [S 0] [S 45] [S 0] [S 0] [S 45] 
  15 [S 46] [S 46] [S 45] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 45) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 45) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 127
LOG | (47) latency = 125
flushWriteBuffer | now: 593109
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 594109
flushWriteBuffer | empty!
flushWriteBuffer | now: 595109
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 596109
flushWriteBuffer | empty!
flushWriteBuffer | now: 597109
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 598109
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 599109
flushWriteBuffer | empty!
LOG | (47) latency = 127
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 600109
flushWriteBuffer | empty!
flushWriteBuffer | now: 601109
flushWriteBuffer | empty!
flushWriteBuffer | now: 602109
flushWriteBuffer | empty!
flushWriteBuffer | now: 603109
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 604109
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 127
flushWriteBuffer | now: 605109
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 606109
flushWriteBuffer | empty!
flushWriteBuffer | now: 607109
flushWriteBuffer | empty!
flushWriteBuffer | now: 608109
flushWriteBuffer | empty!
flushWriteBuffer | now: 609109
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 610109
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 611109
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 127
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 612109
flushWriteBuffer | empty!
flushWriteBuffer | now: 613109
flushWriteBuffer | empty!
flushWriteBuffer | now: 614109
flushWriteBuffer | empty!
flushWriteBuffer | now: 615109
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
flushWriteBuffer | now: 616109
flushWriteBuffer | empty!
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
LOG | (47) latency = 125
ENDING EPOCH [47]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (32.03%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 47] [M 47] [S 0] [S 0] [M 47] [S 0] [S 0] 
   1 [S 0] [S 0] [M 47] [M 47] [M 47] [S 0] [S 0] [S 0] 
   2 [M 47] [S 46] [S 0] [S 46] [S 0] [M 47] [S 0] [S 0] 
   3 [S 46] [S 0] [S 0] [S 0] [S 0] [M 47] [S 0] [M 47] 
   4 [M 47] [S 0] [S 0] [M 47] [S 0] [S 0] [M 47] [S 0] 
   5 [M 47] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 47] 
   6 [M 47] [S 0] [S 0] [S 0] [S 0] [M 47] [S 0] [M 47] 
   7 [S 0] [S 0] [S 0] [M 47] [M 47] [S 0] [S 0] [S 0] 
   8 [M 47] [M 47] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   9 [S 0] [M 47] [S 0] [S 0] [S 0] [M 47] [S 0] [S 46] 
  10 [S 0] [S 0] [S 0] [S 0] [M 47] [M 47] [S 0] [M 47] 
  11 [M 47] [S 0] [S 0] [M 47] [M 47] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [M 47] [S 46] [S 0] [S 0] [M 47] 
  13 [S 0] [S 0] [M 47] [M 47] [S 46] [S 0] [S 0] [S 0] 
  14 [S 0] [M 47] [S 0] [M 47] [S 0] [S 0] [M 47] [S 0] 
  15 [S 0] [M 47] [S 0] [S 0] [M 47] [M 47] [M 47] [S 0] 
============================================================
scanning set 15: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 14: 37.5%
scanning set 2: 25.0%
scanning set 3: 25.0%
scanning set 5: 25.0%
scanning set 7: 25.0%
scanning set 8: 25.0%
scanning set 9: 25.0%
scanning set 12: 25.0%
scanning set 13: 25.0%
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
cache block [47] stored in write buffer 
EPOCH [47] PERSISTED.
STARTING [48]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 47] [S 47] [S 0] [S 0] [S 47] [S 0] [S 0] 
   1 [S 0] [S 0] [S 47] [S 47] [S 47] [S 0] [S 0] [S 0] 
   2 [S 47] [S 46] [S 0] [S 46] [S 0] [S 47] [S 0] [S 0] 
   3 [S 46] [S 0] [S 0] [S 0] [S 0] [S 47] [S 0] [S 47] 
   4 [S 47] [S 0] [S 0] [S 47] [S 0] [S 0] [S 47] [S 0] 
   5 [S 47] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 47] 
   6 [S 47] [S 0] [S 0] [S 0] [S 0] [S 47] [S 0] [S 47] 
   7 [S 0] [S 0] [S 0] [S 47] [S 47] [S 0] [S 0] [S 0] 
   8 [S 47] [S 47] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   9 [S 0] [S 47] [S 0] [S 0] [S 0] [S 47] [S 0] [S 46] 
  10 [S 0] [S 0] [S 0] [S 0] [S 47] [S 47] [S 0] [S 47] 
  11 [S 47] [S 0] [S 0] [S 47] [S 47] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 47] [S 46] [S 0] [S 0] [S 47] 
  13 [S 0] [S 0] [S 47] [S 47] [S 46] [S 0] [S 0] [S 0] 
  14 [S 0] [S 47] [S 0] [S 47] [S 0] [S 0] [S 47] [S 0] 
  15 [S 0] [S 47] [S 0] [S 0] [S 47] [S 47] [S 47] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 45) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 45) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 45) = 605
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
flushWriteBuffer | now: 617109
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 127
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 618109
flushWriteBuffer | empty!
LOG | (48) latency = 125
flushWriteBuffer | now: 619109
flushWriteBuffer | empty!
flushWriteBuffer | now: 620109
flushWriteBuffer | empty!
flushWriteBuffer | now: 621109
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 622109
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 623109
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 127
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 624109
flushWriteBuffer | empty!
LOG | (48) latency = 125
flushWriteBuffer | now: 625109
flushWriteBuffer | empty!
flushWriteBuffer | now: 626109
flushWriteBuffer | empty!
LOG | (48) latency = 125
flushWriteBuffer | now: 627109
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 628109
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 629109
flushWriteBuffer | empty!
flushWriteBuffer | now: 630109
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 127
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 631109
flushWriteBuffer | empty!
flushWriteBuffer | now: 632109
flushWriteBuffer | empty!
flushWriteBuffer | now: 633109
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 634109
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 635109
flushWriteBuffer | empty!
flushWriteBuffer | now: 636109
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 127
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 637109
flushWriteBuffer | empty!
LOG | (48) latency = 125
flushWriteBuffer | now: 638109
flushWriteBuffer | empty!
flushWriteBuffer | now: 639109
flushWriteBuffer | empty!
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
LOG | (48) latency = 125
flushWriteBuffer | now: 640109
flushWriteBuffer | empty!
LOG | (48) latency = 125
ENDING EPOCH [48]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (31.25%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 48] [S 0] [S 0] [S 0] [S 0] [M 48] [S 0] [M 48] 
   1 [S 0] [M 48] [S 47] [M 48] [M 48] [S 0] [S 0] [S 0] 
   2 [M 48] [M 48] [S 0] [M 48] [S 0] [S 0] [S 0] [M 48] 
   3 [M 48] [M 48] [S 0] [S 0] [S 0] [M 48] [S 0] [M 48] 
   4 [M 48] [S 0] [S 0] [M 48] [S 0] [S 0] [M 48] [S 0] 
   5 [S 0] [M 48] [S 0] [S 0] [S 0] [S 0] [M 48] [S 47] 
   6 [M 48] [M 48] [S 0] [S 0] [S 0] [M 48] [S 0] [M 48] 
   7 [M 48] [M 48] [S 0] [M 48] [S 0] [S 0] [S 0] [S 0] 
   8 [S 0] [S 0] [M 48] [S 0] [S 0] [M 48] [S 0] [S 0] 
   9 [S 0] [M 48] [S 0] [S 0] [S 0] [S 47] [S 0] [M 48] 
  10 [S 0] [S 0] [S 0] [S 0] [S 47] [M 48] [S 0] [S 47] 
  11 [S 47] [S 0] [S 0] [M 48] [S 47] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [M 48] [M 48] [S 0] [S 0] [S 47] 
  13 [S 0] [S 0] [S 0] [S 47] [S 0] [S 0] [M 48] [M 48] 
  14 [S 0] [S 0] [S 0] [S 47] [S 0] [M 48] [S 47] [S 0] 
  15 [S 0] [M 48] [S 0] [S 0] [M 48] [M 48] [S 47] [S 0] 
============================================================
scanning set 2: 50.0%
scanning set 3: 50.0%
scanning set 6: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 4: 37.5%
scanning set 7: 37.5%
scanning set 15: 37.5%
scanning set 5: 25.0%
scanning set 8: 25.0%
scanning set 9: 25.0%
scanning set 12: 25.0%
scanning set 13: 25.0%
scanning set 10: 12.5%
scanning set 11: 12.5%
scanning set 14: 12.5%
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
cache block [48] stored in write buffer 
EPOCH [48] PERSISTED.
STARTING [49]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 48] [S 0] [S 0] [S 0] [S 0] [S 48] [S 0] [S 48] 
   1 [S 0] [S 48] [S 47] [S 48] [S 48] [S 0] [S 0] [S 0] 
   2 [S 48] [S 48] [S 0] [S 48] [S 0] [S 0] [S 0] [S 48] 
   3 [S 48] [S 48] [S 0] [S 0] [S 0] [S 48] [S 0] [S 48] 
   4 [S 48] [S 0] [S 0] [S 48] [S 0] [S 0] [S 48] [S 0] 
   5 [S 0] [S 48] [S 0] [S 0] [S 0] [S 0] [S 48] [S 47] 
   6 [S 48] [S 48] [S 0] [S 0] [S 0] [S 48] [S 0] [S 48] 
   7 [S 48] [S 48] [S 0] [S 48] [S 0] [S 0] [S 0] [S 0] 
   8 [S 0] [S 0] [S 48] [S 0] [S 0] [S 48] [S 0] [S 0] 
   9 [S 0] [S 48] [S 0] [S 0] [S 0] [S 47] [S 0] [S 48] 
  10 [S 0] [S 0] [S 0] [S 0] [S 47] [S 48] [S 0] [S 47] 
  11 [S 47] [S 0] [S 0] [S 48] [S 47] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 48] [S 48] [S 0] [S 0] [S 47] 
  13 [S 0] [S 0] [S 0] [S 47] [S 0] [S 0] [S 48] [S 48] 
  14 [S 0] [S 0] [S 0] [S 47] [S 0] [S 48] [S 47] [S 0] 
  15 [S 0] [S 48] [S 0] [S 0] [S 48] [S 48] [S 47] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 45) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 45) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 641109
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 128
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 642109
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 643109
flushWriteBuffer | empty!
flushWriteBuffer | now: 644109
flushWriteBuffer | empty!
LOG | (49) latency = 125
flushWriteBuffer | now: 645109
flushWriteBuffer | empty!
LOG | (49) latency = 125
flushWriteBuffer | now: 646109
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 647109
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 127
flushWriteBuffer | now: 648109
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 649109
flushWriteBuffer | empty!
flushWriteBuffer | now: 650109
flushWriteBuffer | empty!
flushWriteBuffer | now: 651109
flushWriteBuffer | empty!
LOG | (49) latency = 125
flushWriteBuffer | now: 652109
flushWriteBuffer | empty!
flushWriteBuffer | now: 653109
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 127
flushWriteBuffer | now: 654109
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 655109
flushWriteBuffer | empty!
flushWriteBuffer | now: 656109
flushWriteBuffer | empty!
flushWriteBuffer | now: 657109
flushWriteBuffer | empty!
flushWriteBuffer | now: 658109
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
LOG | (49) latency = 125
flushWriteBuffer | now: 659109
flushWriteBuffer | empty!
LOG | (49) latency = 125
LOG | (49) latency = 125
ENDING EPOCH [49]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (28.91%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 49] [S 0] [S 0] [M 49] [M 49] [S 0] [S 0] 
   1 [S 0] [S 0] [M 49] [S 0] [M 49] [M 49] [S 0] [S 0] 
   2 [M 49] [S 48] [S 0] [M 49] [S 0] [S 0] [S 0] [M 49] 
   3 [S 0] [M 49] [S 0] [S 0] [S 0] [M 49] [S 0] [M 49] 
   4 [M 49] [S 0] [M 49] [M 49] [S 0] [S 0] [M 49] [S 0] 
   5 [M 49] [M 49] [S 0] [S 0] [M 49] [S 0] [S 0] [S 0] 
   6 [M 49] [S 0] [S 0] [S 0] [S 0] [M 49] [S 0] [M 49] 
   7 [M 49] [M 49] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 0] [S 0] [S 48] [S 0] [S 0] [M 49] [S 0] [S 0] 
   9 [S 0] [S 48] [S 0] [S 0] [S 0] [M 49] [S 0] [S 48] 
  10 [S 0] [S 0] [S 0] [S 0] [M 49] [S 48] [S 0] [M 49] 
  11 [M 49] [S 0] [S 0] [S 48] [M 49] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 48] [S 48] [S 0] [S 0] [M 49] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [M 49] [S 48] [S 48] 
  14 [S 0] [S 0] [S 0] [S 0] [M 49] [S 48] [S 0] [M 49] 
  15 [S 0] [M 49] [S 0] [S 0] [S 0] [M 49] [M 49] [S 0] 
============================================================
scanning set 4: 50.0%
scanning set 0: 37.5%
scanning set 1: 37.5%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 6: 37.5%
scanning set 15: 37.5%
scanning set 7: 25.0%
scanning set 10: 25.0%
scanning set 11: 25.0%
scanning set 14: 25.0%
scanning set 8: 12.5%
scanning set 9: 12.5%
scanning set 12: 12.5%
scanning set 13: 12.5%
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
cache block [49] stored in write buffer 
EPOCH [49] PERSISTED.
STARTING [50]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 49] [S 0] [S 0] [S 49] [S 49] [S 0] [S 0] 
   1 [S 0] [S 0] [S 49] [S 0] [S 49] [S 49] [S 0] [S 0] 
   2 [S 49] [S 48] [S 0] [S 49] [S 0] [S 0] [S 0] [S 49] 
   3 [S 0] [S 49] [S 0] [S 0] [S 0] [S 49] [S 0] [S 49] 
   4 [S 49] [S 0] [S 49] [S 49] [S 0] [S 0] [S 49] [S 0] 
   5 [S 49] [S 49] [S 0] [S 0] [S 49] [S 0] [S 0] [S 0] 
   6 [S 49] [S 0] [S 0] [S 0] [S 0] [S 49] [S 0] [S 49] 
   7 [S 49] [S 49] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 0] [S 0] [S 48] [S 0] [S 0] [S 49] [S 0] [S 0] 
   9 [S 0] [S 48] [S 0] [S 0] [S 0] [S 49] [S 0] [S 48] 
  10 [S 0] [S 0] [S 0] [S 0] [S 49] [S 48] [S 0] [S 49] 
  11 [S 49] [S 0] [S 0] [S 48] [S 49] [S 0] [S 0] [S 0] 
  12 [S 0] [S 0] [S 0] [S 48] [S 48] [S 0] [S 0] [S 49] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 49] [S 48] [S 48] 
  14 [S 0] [S 0] [S 0] [S 0] [S 49] [S 48] [S 0] [S 49] 
  15 [S 0] [S 49] [S 0] [S 0] [S 0] [S 49] [S 49] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 127
flushWriteBuffer | now: 660109
flushWriteBuffer | empty!
flushWriteBuffer | now: 661109
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 662109
flushWriteBuffer | empty!
flushWriteBuffer | now: 663109
flushWriteBuffer | empty!
flushWriteBuffer | now: 664109
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 665109
flushWriteBuffer | empty!
flushWriteBuffer | now: 666109
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 127
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 667109
flushWriteBuffer | empty!
flushWriteBuffer | now: 668109
flushWriteBuffer | empty!
flushWriteBuffer | now: 669109
flushWriteBuffer | empty!
LOG | (50) latency = 125
flushWriteBuffer | now: 670109
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 671109
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 127
flushWriteBuffer | now: 672109
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 673109
flushWriteBuffer | empty!
flushWriteBuffer | now: 674109
flushWriteBuffer | empty!
flushWriteBuffer | now: 675109
flushWriteBuffer | empty!
flushWriteBuffer | now: 676109
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 677109
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 678109
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 127
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 679109
flushWriteBuffer | empty!
flushWriteBuffer | now: 680109
flushWriteBuffer | empty!
flushWriteBuffer | now: 681109
flushWriteBuffer | empty!
flushWriteBuffer | now: 682109
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
flushWriteBuffer | now: 683109
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 129
LOG | (50) latency = 134
LOG | (50) latency = 137
LOG | (50) latency = 140
LOG | (50) latency = 144
LOG | (50) latency = 147
LOG | (50) latency = 151
LOG | (50) latency = 156
LOG | (50) latency = 159
LOG | (50) latency = 162
LOG | (50) latency = 166
LOG | (50) latency = 169
LOG | (50) latency = 173
LOG | (50) latency = 177
LOG | (50) latency = 180
LOG | (50) latency = 163
flushWriteBuffer | now: 684109
flushWriteBuffer | empty!
flushWriteBuffer | now: 685109
flushWriteBuffer | empty!
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 128
LOG | (50) latency = 125
LOG | (50) latency = 128
LOG | (50) latency = 130
LOG | (50) latency = 131
LOG | (50) latency = 135
LOG | (50) latency = 139
LOG | (50) latency = 143
LOG | (50) latency = 146
LOG | (50) latency = 151
LOG | (50) latency = 151
LOG | (50) latency = 125
LOG | (50) latency = 130
LOG | (50) latency = 134
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 130
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
LOG | (50) latency = 125
ENDING EPOCH [50]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (40.62%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 50] [M 50] [S 0] [M 50] [M 50] [S 0] 
   1 [S 0] [S 0] [M 50] [S 0] [M 50] [S 0] [S 0] [M 50] 
   2 [M 50] [S 0] [S 0] [S 0] [S 0] [M 50] [M 50] [M 50] 
   3 [S 0] [M 50] [S 0] [S 0] [S 0] [M 50] [S 0] [M 50] 
   4 [M 50] [S 0] [M 50] [M 50] [M 50] [S 0] [S 0] [S 0] 
   5 [M 50] [M 50] [S 0] [S 0] [S 0] [S 0] [S 0] [M 50] 
   6 [M 50] [S 0] [M 50] [S 0] [S 0] [M 50] [S 0] [M 50] 
   7 [S 0] [M 50] [S 0] [M 50] [S 0] [S 0] [S 0] [S 0] 
   8 [M 50] [M 50] [M 50] [S 0] [S 0] [S 0] [M 50] [S 0] 
   9 [S 0] [M 50] [S 0] [S 0] [S 0] [M 50] [S 0] [M 50] 
  10 [S 0] [S 0] [S 0] [S 0] [S 0] [M 50] [M 50] [M 50] 
  11 [M 50] [S 0] [S 0] [M 50] [S 0] [S 0] [S 0] [S 0] 
  12 [M 50] [S 0] [S 0] [M 50] [M 50] [S 0] [S 0] [M 50] 
  13 [S 0] [M 50] [M 50] [S 0] [M 50] [S 0] [S 0] [S 0] 
  14 [M 50] [M 50] [M 50] [S 0] [S 0] [S 0] [S 0] [S 0] 
  15 [M 50] [M 50] [M 50] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 12: 50.0%
scanning set 1: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 9: 37.5%
scanning set 10: 37.5%
scanning set 13: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
scanning set 7: 25.0%
scanning set 11: 25.0%
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
cache block [50] stored in write buffer 
EPOCH [50] PERSISTED.
STARTING [51]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 50] [S 50] [S 0] [S 50] [S 50] [S 0] 
   1 [S 0] [S 0] [S 50] [S 0] [S 50] [S 0] [S 0] [S 50] 
   2 [S 50] [S 0] [S 0] [S 0] [S 0] [S 50] [S 50] [S 50] 
   3 [S 0] [S 50] [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] 
   4 [S 50] [S 0] [S 50] [S 50] [S 50] [S 0] [S 0] [S 0] 
   5 [S 50] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 50] 
   6 [S 50] [S 0] [S 50] [S 0] [S 0] [S 50] [S 0] [S 50] 
   7 [S 0] [S 50] [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] 
   8 [S 50] [S 50] [S 50] [S 0] [S 0] [S 0] [S 50] [S 0] 
   9 [S 0] [S 50] [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] 
  10 [S 0] [S 0] [S 0] [S 0] [S 0] [S 50] [S 50] [S 50] 
  11 [S 50] [S 0] [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] 
  12 [S 50] [S 0] [S 0] [S 50] [S 50] [S 0] [S 0] [S 50] 
  13 [S 0] [S 50] [S 50] [S 0] [S 50] [S 0] [S 0] [S 0] 
  14 [S 50] [S 50] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] 
  15 [S 50] [S 50] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 45) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 45) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 45) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 0) = 605
LOG AND STORE | dram_latency + log_latency = total_latency: (610 + 45) = 655
LOG AND STORE | dram_latency + log_latency = total_latency: (615 + 0) = 615
LOG AND STORE | dram_latency + log_latency = total_latency: (620 + 0) = 620
LOG AND STORE | dram_latency + log_latency = total_latency: (625 + 0) = 625
LOG | (51) latency = 390
LOG | (51) latency = 383
LOG | (51) latency = 377
LOG | (51) latency = 230
LOG | (51) latency = 224
LOG | (51) latency = 229
LOG | (51) latency = 222
LOG | (51) latency = 216
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 130
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 130
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 130
LOG | (51) latency = 125
LOG | (51) latency = 125
flushWriteBuffer | now: 686109
flushWriteBuffer | empty!
flushWriteBuffer | now: 687109
flushWriteBuffer | empty!
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 130
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
LOG | (51) latency = 125
ENDING EPOCH [51]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 51] [S 50] [M 51] [M 51] [M 51] [S 0] 
   1 [S 0] [S 0] [S 50] [S 0] [M 51] [S 0] [S 0] [S 50] 
   2 [M 51] [M 51] [S 0] [M 51] [S 0] [M 51] [M 51] [S 50] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] 
   4 [M 51] [M 51] [M 51] [S 0] [M 51] [S 0] [S 0] [S 0] 
   5 [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 50] 
   6 [S 50] [S 0] [M 51] [S 0] [M 51] [M 51] [M 51] [S 0] 
   7 [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] 
   8 [M 51] [M 51] [S 50] [M 51] [S 0] [S 0] [M 51] [S 0] 
   9 [S 0] [S 50] [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] 
  10 [M 51] [S 0] [S 0] [S 0] [S 0] [M 51] [M 51] [M 51] 
  11 [S 50] [S 0] [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] 
  12 [M 51] [S 0] [S 0] [M 51] [M 51] [S 0] [M 51] [S 50] 
  13 [S 0] [S 50] [S 50] [S 0] [S 50] [S 0] [S 0] [S 0] 
  14 [M 51] [M 51] [M 51] [S 0] [S 0] [M 51] [S 0] [S 0] 
  15 [S 50] [S 50] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
cache block [51] stored in write buffer 
EPOCH [51] PERSISTED.
STARTING [52]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 51] [S 50] [S 51] [S 51] [S 51] [S 0] 
   1 [S 0] [S 0] [S 50] [S 0] [S 51] [S 0] [S 0] [S 50] 
   2 [S 51] [S 51] [S 0] [S 51] [S 0] [S 51] [S 51] [S 50] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] 
   4 [S 51] [S 51] [S 51] [S 0] [S 51] [S 0] [S 0] [S 0] 
   5 [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 50] 
   6 [S 50] [S 0] [S 51] [S 0] [S 51] [S 51] [S 51] [S 0] 
   7 [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] 
   8 [S 51] [S 51] [S 50] [S 51] [S 0] [S 0] [S 51] [S 0] 
   9 [S 0] [S 50] [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] 
  10 [S 51] [S 0] [S 0] [S 0] [S 0] [S 51] [S 51] [S 51] 
  11 [S 50] [S 0] [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] 
  12 [S 51] [S 0] [S 0] [S 51] [S 51] [S 0] [S 51] [S 50] 
  13 [S 0] [S 50] [S 50] [S 0] [S 50] [S 0] [S 0] [S 0] 
  14 [S 51] [S 51] [S 51] [S 0] [S 0] [S 51] [S 0] [S 0] 
  15 [S 50] [S 50] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 45) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 45) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (52) latency = 125
LOG | (52) latency = 125
LOG | (52) latency = 125
LOG | (52) latency = 125
LOG | (52) latency = 125
LOG | (52) latency = 125
flushWriteBuffer | now: 688109
flushWriteBuffer | empty!
LOG | (52) latency = 125
LOG | (52) latency = 125
ENDING EPOCH [52]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 52] [S 0] [M 52] [M 52] [M 52] [S 0] 
   1 [S 0] [S 0] [S 50] [S 0] [M 52] [S 0] [S 0] [S 0] 
   2 [M 52] [M 52] [S 0] [M 52] [S 0] [M 52] [M 52] [S 50] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] 
   4 [M 52] [M 52] [M 52] [S 0] [M 52] [S 0] [S 0] [S 0] 
   5 [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 50] [S 0] [M 52] [S 0] [M 52] [M 52] [M 52] [S 0] 
   7 [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] 
   8 [M 52] [M 52] [S 50] [M 52] [S 0] [S 0] [M 52] [S 0] 
   9 [S 0] [S 50] [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] 
  10 [M 52] [S 0] [S 0] [S 0] [S 0] [M 52] [M 52] [M 52] 
  11 [S 50] [S 0] [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] 
  12 [M 52] [S 0] [S 0] [M 52] [M 52] [S 0] [M 52] [S 0] 
  13 [S 0] [S 0] [S 50] [S 0] [S 50] [S 0] [S 0] [S 0] 
  14 [M 52] [M 52] [M 52] [S 0] [S 0] [M 52] [S 0] [S 0] 
  15 [S 50] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
cache block [52] stored in write buffer 
EPOCH [52] PERSISTED.
STARTING [53]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 52] [S 0] [S 52] [S 52] [S 52] [S 0] 
   1 [S 0] [S 0] [S 50] [S 0] [S 52] [S 0] [S 0] [S 0] 
   2 [S 52] [S 52] [S 0] [S 52] [S 0] [S 52] [S 52] [S 50] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] 
   4 [S 52] [S 52] [S 52] [S 0] [S 52] [S 0] [S 0] [S 0] 
   5 [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 50] [S 0] [S 52] [S 0] [S 52] [S 52] [S 52] [S 0] 
   7 [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] 
   8 [S 52] [S 52] [S 50] [S 52] [S 0] [S 0] [S 52] [S 0] 
   9 [S 0] [S 50] [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] 
  10 [S 52] [S 0] [S 0] [S 0] [S 0] [S 52] [S 52] [S 52] 
  11 [S 50] [S 0] [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] 
  12 [S 52] [S 0] [S 0] [S 52] [S 52] [S 0] [S 52] [S 0] 
  13 [S 0] [S 0] [S 50] [S 0] [S 50] [S 0] [S 0] [S 0] 
  14 [S 52] [S 52] [S 52] [S 0] [S 0] [S 52] [S 0] [S 0] 
  15 [S 50] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 45) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 45) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (53) latency = 125
LOG | (53) latency = 125
LOG | (53) latency = 125
flushWriteBuffer | now: 689109
flushWriteBuffer | empty!
LOG | (53) latency = 125
LOG | (53) latency = 125
LOG | (53) latency = 125
LOG | (53) latency = 125
LOG | (53) latency = 125
ENDING EPOCH [53]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 53] [S 0] [M 53] [M 53] [M 53] [S 0] 
   1 [S 0] [S 0] [S 50] [S 0] [M 53] [S 0] [S 0] [S 0] 
   2 [M 53] [M 53] [S 0] [M 53] [S 0] [M 53] [M 53] [S 50] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] 
   4 [M 53] [M 53] [M 53] [S 0] [M 53] [S 0] [S 0] [S 0] 
   5 [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [M 53] [S 0] [M 53] [M 53] [M 53] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [M 53] [M 53] [S 50] [M 53] [S 0] [S 0] [M 53] [S 0] 
   9 [S 0] [S 50] [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] 
  10 [M 53] [S 0] [S 0] [S 0] [S 0] [M 53] [M 53] [M 53] 
  11 [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [M 53] [S 0] [S 0] [M 53] [M 53] [S 0] [M 53] [S 0] 
  13 [S 0] [S 0] [S 50] [S 0] [S 50] [S 0] [S 0] [S 0] 
  14 [M 53] [M 53] [M 53] [S 0] [S 0] [M 53] [S 0] [S 0] 
  15 [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
cache block [53] stored in write buffer 
EPOCH [53] PERSISTED.
STARTING [54]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 53] [S 0] [S 53] [S 53] [S 53] [S 0] 
   1 [S 0] [S 0] [S 50] [S 0] [S 53] [S 0] [S 0] [S 0] 
   2 [S 53] [S 53] [S 0] [S 53] [S 0] [S 53] [S 53] [S 50] 
   3 [S 0] [S 0] [S 0] [S 0] [S 0] [S 50] [S 0] [S 50] 
   4 [S 53] [S 53] [S 53] [S 0] [S 53] [S 0] [S 0] [S 0] 
   5 [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 53] [S 0] [S 53] [S 53] [S 53] [S 0] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 53] [S 53] [S 50] [S 53] [S 0] [S 0] [S 53] [S 0] 
   9 [S 0] [S 50] [S 0] [S 0] [S 0] [S 50] [S 0] [S 0] 
  10 [S 53] [S 0] [S 0] [S 0] [S 0] [S 53] [S 53] [S 53] 
  11 [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
  12 [S 53] [S 0] [S 0] [S 53] [S 53] [S 0] [S 53] [S 0] 
  13 [S 0] [S 0] [S 50] [S 0] [S 50] [S 0] [S 0] [S 0] 
  14 [S 53] [S 53] [S 53] [S 0] [S 0] [S 53] [S 0] [S 0] 
  15 [S 0] [S 50] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 45) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 45) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (54) latency = 125
flushWriteBuffer | now: 690109
flushWriteBuffer | empty!
flushWriteBuffer | now: 691109
flushWriteBuffer | empty!
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 129
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 129
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 130
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 129
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 129
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 130
LOG | (54) latency = 125
LOG | (54) latency = 125
flushWriteBuffer | now: 692109
flushWriteBuffer | empty!
LOG | (54) latency = 125
LOG | (54) latency = 125
LOG | (54) latency = 130
ENDING EPOCH [54]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (39.06%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 54] [S 0] [M 54] [M 54] [S 53] [S 0] 
   1 [M 54] [S 0] [M 54] [S 0] [M 54] [S 0] [M 54] [S 0] 
   2 [M 54] [M 54] [S 0] [M 54] [S 0] [M 54] [S 53] [S 0] 
   3 [S 0] [S 0] [S 0] [M 54] [M 54] [M 54] [S 0] [S 50] 
   4 [M 54] [M 54] [M 54] [S 0] [S 53] [S 0] [S 0] [S 0] 
   5 [S 0] [S 50] [M 54] [M 54] [S 0] [M 54] [S 0] [S 0] 
   6 [S 0] [S 0] [S 53] [S 0] [M 54] [M 54] [M 54] [S 0] 
   7 [M 54] [S 0] [S 0] [S 0] [M 54] [M 54] [S 0] [S 0] 
   8 [M 54] [M 54] [S 0] [M 54] [S 0] [S 0] [S 53] [S 0] 
   9 [S 0] [S 0] [M 54] [M 54] [S 0] [S 50] [M 54] [S 0] 
  10 [M 54] [S 0] [S 0] [S 0] [S 0] [M 54] [S 53] [M 54] 
  11 [M 54] [M 54] [S 0] [S 0] [S 0] [S 0] [M 54] [S 0] 
  12 [S 53] [S 0] [S 0] [M 54] [M 54] [S 0] [M 54] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [M 54] [M 54] [M 54] [S 0] 
  14 [M 54] [M 54] [S 53] [S 0] [S 0] [M 54] [S 0] [S 0] 
  15 [S 0] [M 54] [S 0] [S 0] [S 0] [M 54] [S 0] [M 54] 
============================================================
scanning set 1: 50.0%
scanning set 2: 50.0%
scanning set 0: 37.5%
scanning set 3: 37.5%
scanning set 4: 37.5%
scanning set 5: 37.5%
scanning set 6: 37.5%
scanning set 7: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 12: 37.5%
scanning set 13: 37.5%
scanning set 14: 37.5%
scanning set 15: 37.5%
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
cache block [54] stored in write buffer 
EPOCH [54] PERSISTED.
STARTING [55]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 54] [S 0] [S 54] [S 54] [S 53] [S 0] 
   1 [S 54] [S 0] [S 54] [S 0] [S 54] [S 0] [S 54] [S 0] 
   2 [S 54] [S 54] [S 0] [S 54] [S 0] [S 54] [S 53] [S 0] 
   3 [S 0] [S 0] [S 0] [S 54] [S 54] [S 54] [S 0] [S 50] 
   4 [S 54] [S 54] [S 54] [S 0] [S 53] [S 0] [S 0] [S 0] 
   5 [S 0] [S 50] [S 54] [S 54] [S 0] [S 54] [S 0] [S 0] 
   6 [S 0] [S 0] [S 53] [S 0] [S 54] [S 54] [S 54] [S 0] 
   7 [S 54] [S 0] [S 0] [S 0] [S 54] [S 54] [S 0] [S 0] 
   8 [S 54] [S 54] [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] 
   9 [S 0] [S 0] [S 54] [S 54] [S 0] [S 50] [S 54] [S 0] 
  10 [S 54] [S 0] [S 0] [S 0] [S 0] [S 54] [S 53] [S 54] 
  11 [S 54] [S 54] [S 0] [S 0] [S 0] [S 0] [S 54] [S 0] 
  12 [S 53] [S 0] [S 0] [S 54] [S 54] [S 0] [S 54] [S 0] 
  13 [S 0] [S 0] [S 0] [S 0] [S 54] [S 54] [S 54] [S 0] 
  14 [S 54] [S 54] [S 53] [S 0] [S 0] [S 54] [S 0] [S 0] 
  15 [S 0] [S 54] [S 0] [S 0] [S 0] [S 54] [S 0] [S 54] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 45) = 610
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 0) = 605
LOG AND STORE | dram_latency + log_latency = total_latency: (610 + 0) = 610
LOG AND STORE | dram_latency + log_latency = total_latency: (615 + 0) = 615
LOG AND STORE | dram_latency + log_latency = total_latency: (620 + 0) = 620
LOG | (55) latency = 373
LOG | (55) latency = 367
LOG | (55) latency = 220
LOG | (55) latency = 214
LOG | (55) latency = 219
LOG | (55) latency = 212
LOG | (55) latency = 206
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 125
flushWriteBuffer | now: 693109
flushWriteBuffer | empty!
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 125
LOG | (55) latency = 125
ENDING EPOCH [55]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 54] [S 0] [S 54] [S 54] [S 53] [S 0] 
   1 [M 55] [S 0] [M 55] [S 0] [M 55] [M 55] [M 55] [S 0] 
   2 [M 55] [S 54] [S 0] [S 54] [S 0] [S 54] [S 53] [S 0] 
   3 [S 0] [S 0] [S 0] [M 55] [M 55] [M 55] [M 55] [S 50] 
   4 [S 54] [S 54] [S 54] [S 0] [S 53] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [M 55] [M 55] [S 0] [M 55] [M 55] [S 0] 
   6 [S 0] [S 0] [S 53] [S 0] [S 54] [S 54] [S 54] [S 0] 
   7 [M 55] [S 0] [S 0] [S 0] [M 55] [M 55] [S 0] [M 55] 
   8 [S 54] [S 54] [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] 
   9 [S 0] [S 0] [M 55] [M 55] [S 0] [M 55] [M 55] [S 0] 
  10 [S 54] [S 0] [S 0] [S 0] [S 0] [S 54] [S 53] [S 54] 
  11 [M 55] [M 55] [S 0] [S 0] [S 0] [S 0] [M 55] [M 55] 
  12 [S 53] [S 0] [S 0] [S 54] [S 54] [S 0] [S 54] [S 0] 
  13 [S 0] [S 0] [S 0] [M 55] [M 55] [M 55] [M 55] [S 0] 
  14 [S 54] [S 54] [S 53] [S 0] [S 0] [S 54] [S 0] [S 0] 
  15 [S 0] [M 55] [S 0] [S 0] [M 55] [M 55] [S 0] [M 55] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
cache block [55] stored in write buffer 
EPOCH [55] PERSISTED.
STARTING [56]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 54] [S 0] [S 54] [S 54] [S 53] [S 0] 
   1 [S 55] [S 0] [S 55] [S 0] [S 55] [S 55] [S 55] [S 0] 
   2 [S 55] [S 54] [S 0] [S 54] [S 0] [S 54] [S 53] [S 0] 
   3 [S 0] [S 0] [S 0] [S 55] [S 55] [S 55] [S 55] [S 50] 
   4 [S 54] [S 54] [S 54] [S 0] [S 53] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 55] [S 55] [S 0] [S 55] [S 55] [S 0] 
   6 [S 0] [S 0] [S 53] [S 0] [S 54] [S 54] [S 54] [S 0] 
   7 [S 55] [S 0] [S 0] [S 0] [S 55] [S 55] [S 0] [S 55] 
   8 [S 54] [S 54] [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] 
   9 [S 0] [S 0] [S 55] [S 55] [S 0] [S 55] [S 55] [S 0] 
  10 [S 54] [S 0] [S 0] [S 0] [S 0] [S 54] [S 53] [S 54] 
  11 [S 55] [S 55] [S 0] [S 0] [S 0] [S 0] [S 55] [S 55] 
  12 [S 53] [S 0] [S 0] [S 54] [S 54] [S 0] [S 54] [S 0] 
  13 [S 0] [S 0] [S 0] [S 55] [S 55] [S 55] [S 55] [S 0] 
  14 [S 54] [S 54] [S 53] [S 0] [S 0] [S 54] [S 0] [S 0] 
  15 [S 0] [S 55] [S 0] [S 0] [S 55] [S 55] [S 0] [S 55] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 45) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 45) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 694109
flushWriteBuffer | empty!
LOG | (56) latency = 125
LOG | (56) latency = 125
LOG | (56) latency = 125
LOG | (56) latency = 125
LOG | (56) latency = 125
flushWriteBuffer | now: 695109
flushWriteBuffer | empty!
LOG | (56) latency = 125
ENDING EPOCH [56]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 54] [S 0] [S 54] [S 54] [S 53] [S 0] 
   1 [M 56] [S 0] [M 56] [S 0] [M 56] [S 55] [M 56] [S 0] 
   2 [M 56] [S 54] [S 0] [S 54] [S 0] [S 54] [S 53] [S 0] 
   3 [S 0] [S 0] [S 0] [M 56] [S 55] [M 56] [M 56] [S 50] 
   4 [S 54] [S 54] [S 54] [S 0] [S 53] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [M 56] [M 56] [S 0] [M 56] [S 55] [S 0] 
   6 [S 0] [S 0] [S 53] [S 0] [S 54] [S 54] [S 54] [S 0] 
   7 [M 56] [S 0] [S 0] [S 0] [M 56] [S 55] [S 0] [M 56] 
   8 [S 54] [S 54] [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] 
   9 [S 0] [S 0] [M 56] [M 56] [S 0] [M 56] [S 55] [S 0] 
  10 [S 54] [S 0] [S 0] [S 0] [S 0] [S 54] [S 53] [S 54] 
  11 [M 56] [M 56] [S 0] [S 0] [S 0] [S 0] [M 56] [S 55] 
  12 [S 53] [S 0] [S 0] [S 54] [S 54] [S 0] [S 54] [S 0] 
  13 [S 0] [S 0] [S 0] [M 56] [M 56] [S 55] [M 56] [S 0] 
  14 [S 54] [S 54] [S 0] [S 0] [S 0] [S 54] [S 0] [S 0] 
  15 [S 0] [M 56] [S 0] [S 0] [S 55] [M 56] [S 0] [M 56] 
============================================================
scanning set 1: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 2: 12.5%
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
cache block [56] stored in write buffer 
EPOCH [56] PERSISTED.
STARTING [57]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 54] [S 0] [S 54] [S 54] [S 53] [S 0] 
   1 [S 56] [S 0] [S 56] [S 0] [S 56] [S 55] [S 56] [S 0] 
   2 [S 56] [S 54] [S 0] [S 54] [S 0] [S 54] [S 53] [S 0] 
   3 [S 0] [S 0] [S 0] [S 56] [S 55] [S 56] [S 56] [S 50] 
   4 [S 54] [S 54] [S 54] [S 0] [S 53] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 56] [S 56] [S 0] [S 56] [S 55] [S 0] 
   6 [S 0] [S 0] [S 53] [S 0] [S 54] [S 54] [S 54] [S 0] 
   7 [S 56] [S 0] [S 0] [S 0] [S 56] [S 55] [S 0] [S 56] 
   8 [S 54] [S 54] [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] 
   9 [S 0] [S 0] [S 56] [S 56] [S 0] [S 56] [S 55] [S 0] 
  10 [S 54] [S 0] [S 0] [S 0] [S 0] [S 54] [S 53] [S 54] 
  11 [S 56] [S 56] [S 0] [S 0] [S 0] [S 0] [S 56] [S 55] 
  12 [S 53] [S 0] [S 0] [S 54] [S 54] [S 0] [S 54] [S 0] 
  13 [S 0] [S 0] [S 0] [S 56] [S 56] [S 55] [S 56] [S 0] 
  14 [S 54] [S 54] [S 0] [S 0] [S 0] [S 54] [S 0] [S 0] 
  15 [S 0] [S 56] [S 0] [S 0] [S 55] [S 56] [S 0] [S 56] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 45) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 45) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (57) latency = 125
LOG | (57) latency = 125
LOG | (57) latency = 125
LOG | (57) latency = 125
LOG | (57) latency = 125
flushWriteBuffer | now: 696109
flushWriteBuffer | empty!
LOG | (57) latency = 125
LOG | (57) latency = 125
LOG | (57) latency = 125
ENDING EPOCH [57]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 54] [S 0] [S 54] [S 54] [S 53] [S 0] 
   1 [M 57] [S 0] [M 57] [S 0] [M 57] [M 57] [M 57] [S 0] 
   2 [M 57] [S 54] [S 0] [S 54] [S 0] [S 54] [S 53] [S 0] 
   3 [S 0] [S 0] [S 0] [M 57] [M 57] [M 57] [M 57] [S 0] 
   4 [S 54] [S 54] [S 54] [S 0] [S 53] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [M 57] [M 57] [S 0] [M 57] [M 57] [S 0] 
   6 [S 0] [S 0] [S 53] [S 0] [S 54] [S 54] [S 54] [S 0] 
   7 [M 57] [S 0] [S 0] [S 0] [M 57] [M 57] [S 0] [M 57] 
   8 [S 54] [S 54] [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] 
   9 [S 0] [S 0] [M 57] [M 57] [S 0] [M 57] [M 57] [S 0] 
  10 [S 54] [S 0] [S 0] [S 0] [S 0] [S 54] [S 53] [S 54] 
  11 [M 57] [M 57] [S 0] [S 0] [S 0] [S 0] [M 57] [M 57] 
  12 [S 53] [S 0] [S 0] [S 54] [S 54] [S 0] [S 54] [S 0] 
  13 [S 0] [S 0] [S 0] [M 57] [M 57] [M 57] [M 57] [S 0] 
  14 [S 54] [S 54] [S 0] [S 0] [S 0] [S 54] [S 0] [S 0] 
  15 [S 0] [M 57] [S 0] [S 0] [M 57] [M 57] [S 0] [M 57] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
cache block [57] stored in write buffer 
EPOCH [57] PERSISTED.
STARTING [58]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 54] [S 0] [S 54] [S 54] [S 53] [S 0] 
   1 [S 57] [S 0] [S 57] [S 0] [S 57] [S 57] [S 57] [S 0] 
   2 [S 57] [S 54] [S 0] [S 54] [S 0] [S 54] [S 53] [S 0] 
   3 [S 0] [S 0] [S 0] [S 57] [S 57] [S 57] [S 57] [S 0] 
   4 [S 54] [S 54] [S 54] [S 0] [S 53] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 57] [S 57] [S 0] [S 57] [S 57] [S 0] 
   6 [S 0] [S 0] [S 53] [S 0] [S 54] [S 54] [S 54] [S 0] 
   7 [S 57] [S 0] [S 0] [S 0] [S 57] [S 57] [S 0] [S 57] 
   8 [S 54] [S 54] [S 0] [S 54] [S 0] [S 0] [S 53] [S 0] 
   9 [S 0] [S 0] [S 57] [S 57] [S 0] [S 57] [S 57] [S 0] 
  10 [S 54] [S 0] [S 0] [S 0] [S 0] [S 54] [S 53] [S 54] 
  11 [S 57] [S 57] [S 0] [S 0] [S 0] [S 0] [S 57] [S 57] 
  12 [S 53] [S 0] [S 0] [S 54] [S 54] [S 0] [S 54] [S 0] 
  13 [S 0] [S 0] [S 0] [S 57] [S 57] [S 57] [S 57] [S 0] 
  14 [S 54] [S 54] [S 0] [S 0] [S 0] [S 54] [S 0] [S 0] 
  15 [S 0] [S 57] [S 0] [S 0] [S 57] [S 57] [S 0] [S 57] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 45) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 45) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (58) latency = 125
LOG | (58) latency = 125
flushWriteBuffer | now: 697109
flushWriteBuffer | empty!
flushWriteBuffer | now: 698109
flushWriteBuffer | empty!
LOG | (58) latency = 125
LOG | (58) latency = 130
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 130
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 130
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 130
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 130
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 130
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 125
LOG | (58) latency = 130
ENDING EPOCH [58]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (29.69%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 58] [S 0] [M 58] [S 54] [M 58] [S 0] 
   1 [S 57] [S 0] [S 57] [S 0] [M 58] [M 58] [S 57] [S 0] 
   2 [M 58] [M 58] [S 0] [M 58] [S 0] [S 0] [M 58] [S 0] 
   3 [S 0] [S 0] [S 0] [S 57] [M 58] [S 57] [M 58] [S 0] 
   4 [S 54] [M 58] [M 58] [S 0] [M 58] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 57] [S 57] [S 0] [S 57] [M 58] [S 0] 
   6 [S 0] [S 0] [M 58] [M 58] [S 0] [M 58] [S 54] [S 0] 
   7 [S 57] [S 0] [S 0] [S 0] [S 57] [M 58] [S 0] [M 58] 
   8 [M 58] [M 58] [S 0] [S 54] [S 0] [S 0] [M 58] [S 0] 
   9 [S 0] [S 0] [S 57] [S 57] [S 0] [M 58] [M 58] [S 0] 
  10 [M 58] [S 0] [S 0] [S 0] [S 0] [M 58] [M 58] [S 54] 
  11 [S 57] [S 57] [S 0] [S 0] [S 0] [S 0] [S 57] [M 58] 
  12 [M 58] [S 0] [M 58] [S 54] [M 58] [S 0] [S 54] [S 0] 
  13 [S 0] [S 0] [S 0] [M 58] [S 57] [M 58] [S 57] [S 0] 
  14 [M 58] [M 58] [S 0] [S 0] [S 0] [M 58] [S 0] [S 0] 
  15 [S 0] [S 57] [S 0] [S 0] [M 58] [S 57] [S 0] [S 57] 
============================================================
scanning set 2: 50.0%
scanning set 0: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 1: 25.0%
scanning set 3: 25.0%
scanning set 7: 25.0%
scanning set 9: 25.0%
scanning set 13: 25.0%
scanning set 5: 12.5%
scanning set 11: 12.5%
scanning set 15: 12.5%
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
cache block [58] stored in write buffer 
EPOCH [58] PERSISTED.
STARTING [59]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 58] [S 0] [S 58] [S 54] [S 58] [S 0] 
   1 [S 57] [S 0] [S 57] [S 0] [S 58] [S 58] [S 57] [S 0] 
   2 [S 58] [S 58] [S 0] [S 58] [S 0] [S 0] [S 58] [S 0] 
   3 [S 0] [S 0] [S 0] [S 57] [S 58] [S 57] [S 58] [S 0] 
   4 [S 54] [S 58] [S 58] [S 0] [S 58] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 57] [S 57] [S 0] [S 57] [S 58] [S 0] 
   6 [S 0] [S 0] [S 58] [S 58] [S 0] [S 58] [S 54] [S 0] 
   7 [S 57] [S 0] [S 0] [S 0] [S 57] [S 58] [S 0] [S 58] 
   8 [S 58] [S 58] [S 0] [S 54] [S 0] [S 0] [S 58] [S 0] 
   9 [S 0] [S 0] [S 57] [S 57] [S 0] [S 58] [S 58] [S 0] 
  10 [S 58] [S 0] [S 0] [S 0] [S 0] [S 58] [S 58] [S 54] 
  11 [S 57] [S 57] [S 0] [S 0] [S 0] [S 0] [S 57] [S 58] 
  12 [S 58] [S 0] [S 58] [S 54] [S 58] [S 0] [S 54] [S 0] 
  13 [S 0] [S 0] [S 0] [S 58] [S 57] [S 58] [S 57] [S 0] 
  14 [S 58] [S 58] [S 0] [S 0] [S 0] [S 58] [S 0] [S 0] 
  15 [S 0] [S 57] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG | (59) latency = 313
LOG | (59) latency = 307
LOG | (59) latency = 160
LOG | (59) latency = 154
LOG | (59) latency = 159
LOG | (59) latency = 152
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
flushWriteBuffer | now: 699109
flushWriteBuffer | empty!
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
LOG | (59) latency = 125
ENDING EPOCH [59]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 59] [S 0] [M 59] [M 59] [M 59] [S 0] 
   1 [S 57] [S 0] [S 57] [S 0] [M 59] [S 58] [S 57] [S 0] 
   2 [M 59] [M 59] [S 0] [M 59] [S 0] [S 0] [M 59] [M 59] 
   3 [S 0] [S 0] [S 0] [S 57] [S 58] [S 57] [S 58] [S 0] 
   4 [M 59] [M 59] [M 59] [S 0] [M 59] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 57] [S 57] [S 0] [S 57] [S 58] [S 0] 
   6 [S 0] [S 0] [M 59] [M 59] [S 0] [M 59] [S 54] [M 59] 
   7 [S 57] [S 0] [S 0] [S 0] [S 57] [S 58] [S 0] [S 58] 
   8 [M 59] [M 59] [S 0] [M 59] [S 0] [S 0] [M 59] [S 0] 
   9 [S 0] [S 0] [S 57] [S 57] [S 0] [S 58] [S 58] [S 0] 
  10 [M 59] [S 0] [S 0] [S 0] [S 0] [M 59] [M 59] [M 59] 
  11 [S 57] [S 57] [S 0] [S 0] [S 0] [S 0] [S 57] [S 58] 
  12 [M 59] [S 0] [M 59] [M 59] [M 59] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 58] [S 0] [S 58] [S 57] [S 0] 
  14 [M 59] [M 59] [S 0] [S 0] [S 0] [M 59] [S 0] [M 59] 
  15 [S 0] [S 57] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
cache block [59] stored in write buffer 
EPOCH [59] PERSISTED.
STARTING [60]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 59] [S 0] [S 59] [S 59] [S 59] [S 0] 
   1 [S 57] [S 0] [S 57] [S 0] [S 59] [S 58] [S 57] [S 0] 
   2 [S 59] [S 59] [S 0] [S 59] [S 0] [S 0] [S 59] [S 59] 
   3 [S 0] [S 0] [S 0] [S 57] [S 58] [S 57] [S 58] [S 0] 
   4 [S 59] [S 59] [S 59] [S 0] [S 59] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 57] [S 57] [S 0] [S 57] [S 58] [S 0] 
   6 [S 0] [S 0] [S 59] [S 59] [S 0] [S 59] [S 54] [S 59] 
   7 [S 57] [S 0] [S 0] [S 0] [S 57] [S 58] [S 0] [S 58] 
   8 [S 59] [S 59] [S 0] [S 59] [S 0] [S 0] [S 59] [S 0] 
   9 [S 0] [S 0] [S 57] [S 57] [S 0] [S 58] [S 58] [S 0] 
  10 [S 59] [S 0] [S 0] [S 0] [S 0] [S 59] [S 59] [S 59] 
  11 [S 57] [S 57] [S 0] [S 0] [S 0] [S 0] [S 57] [S 58] 
  12 [S 59] [S 0] [S 59] [S 59] [S 59] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 58] [S 0] [S 58] [S 57] [S 0] 
  14 [S 59] [S 59] [S 0] [S 0] [S 0] [S 59] [S 0] [S 59] 
  15 [S 0] [S 57] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 45) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 45) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 45) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 700109
flushWriteBuffer | empty!
LOG | (60) latency = 125
LOG | (60) latency = 125
LOG | (60) latency = 125
LOG | (60) latency = 125
LOG | (60) latency = 125
LOG | (60) latency = 125
flushWriteBuffer | now: 701109
flushWriteBuffer | empty!
LOG | (60) latency = 125
LOG | (60) latency = 125
ENDING EPOCH [60]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 60] [S 0] [M 60] [M 60] [M 60] [S 0] 
   1 [S 57] [S 0] [S 57] [S 0] [M 60] [S 58] [S 57] [S 0] 
   2 [M 60] [M 60] [S 0] [M 60] [S 0] [S 0] [M 60] [M 60] 
   3 [S 0] [S 0] [S 0] [S 57] [S 58] [S 57] [S 58] [S 0] 
   4 [M 60] [M 60] [M 60] [S 0] [M 60] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 57] [S 57] [S 0] [S 57] [S 58] [S 0] 
   6 [S 0] [S 0] [M 60] [M 60] [S 0] [M 60] [S 0] [M 60] 
   7 [S 57] [S 0] [S 0] [S 0] [S 57] [S 58] [S 0] [S 58] 
   8 [M 60] [M 60] [S 0] [M 60] [S 0] [S 0] [M 60] [S 0] 
   9 [S 0] [S 0] [S 57] [S 57] [S 0] [S 58] [S 58] [S 0] 
  10 [M 60] [S 0] [S 0] [S 0] [S 0] [M 60] [M 60] [M 60] 
  11 [S 57] [S 57] [S 0] [S 0] [S 0] [S 0] [S 57] [S 58] 
  12 [M 60] [S 0] [M 60] [M 60] [M 60] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 58] [S 0] [S 58] [S 57] [S 0] 
  14 [M 60] [M 60] [S 0] [S 0] [S 0] [M 60] [S 0] [M 60] 
  15 [S 0] [S 57] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
cache block [60] stored in write buffer 
EPOCH [60] PERSISTED.
STARTING [61]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 60] [S 0] [S 60] [S 60] [S 60] [S 0] 
   1 [S 57] [S 0] [S 57] [S 0] [S 60] [S 58] [S 57] [S 0] 
   2 [S 60] [S 60] [S 0] [S 60] [S 0] [S 0] [S 60] [S 60] 
   3 [S 0] [S 0] [S 0] [S 57] [S 58] [S 57] [S 58] [S 0] 
   4 [S 60] [S 60] [S 60] [S 0] [S 60] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 57] [S 57] [S 0] [S 57] [S 58] [S 0] 
   6 [S 0] [S 0] [S 60] [S 60] [S 0] [S 60] [S 0] [S 60] 
   7 [S 57] [S 0] [S 0] [S 0] [S 57] [S 58] [S 0] [S 58] 
   8 [S 60] [S 60] [S 0] [S 60] [S 0] [S 0] [S 60] [S 0] 
   9 [S 0] [S 0] [S 57] [S 57] [S 0] [S 58] [S 58] [S 0] 
  10 [S 60] [S 0] [S 0] [S 0] [S 0] [S 60] [S 60] [S 60] 
  11 [S 57] [S 57] [S 0] [S 0] [S 0] [S 0] [S 57] [S 58] 
  12 [S 60] [S 0] [S 60] [S 60] [S 60] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 58] [S 0] [S 58] [S 57] [S 0] 
  14 [S 60] [S 60] [S 0] [S 0] [S 0] [S 60] [S 0] [S 60] 
  15 [S 0] [S 57] [S 0] [S 0] [S 58] [S 57] [S 0] [S 57] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 45) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 45) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (61) latency = 125
LOG | (61) latency = 125
LOG | (61) latency = 125
flushWriteBuffer | now: 702109
flushWriteBuffer | empty!
flushWriteBuffer | now: 703109
flushWriteBuffer | empty!
LOG | (61) latency = 125
LOG | (61) latency = 125
LOG | (61) latency = 125
ENDING EPOCH [61]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 61] [S 0] [S 60] [M 61] [M 61] [S 0] 
   1 [S 57] [S 0] [S 57] [S 0] [M 61] [S 58] [S 57] [S 0] 
   2 [M 61] [M 61] [S 0] [S 60] [S 0] [S 0] [M 61] [M 61] 
   3 [S 0] [S 0] [S 0] [S 57] [S 58] [S 57] [S 58] [S 0] 
   4 [M 61] [S 60] [M 61] [S 0] [M 61] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 57] [S 57] [S 0] [S 57] [S 58] [S 0] 
   6 [S 0] [S 0] [M 61] [M 61] [S 0] [S 60] [S 0] [M 61] 
   7 [S 57] [S 0] [S 0] [S 0] [S 57] [S 58] [S 0] [S 58] 
   8 [S 60] [M 61] [S 0] [M 61] [S 0] [S 0] [M 61] [S 0] 
   9 [S 0] [S 0] [S 57] [S 57] [S 0] [S 58] [S 58] [S 0] 
  10 [S 60] [S 0] [S 0] [S 0] [S 0] [M 61] [M 61] [M 61] 
  11 [S 57] [S 57] [S 0] [S 0] [S 0] [S 0] [S 57] [S 58] 
  12 [M 61] [S 0] [M 61] [M 61] [S 60] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 58] [S 0] [S 58] [S 57] [S 0] 
  14 [M 61] [S 60] [S 0] [S 0] [S 0] [M 61] [S 0] [M 61] 
  15 [S 0] [S 57] [S 0] [S 0] [S 58] [S 57] [S 0] [S 0] 
============================================================
scanning set 2: 50.0%
scanning set 0: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 1: 12.5%
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
cache block [61] stored in write buffer 
EPOCH [61] PERSISTED.
STARTING [62]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 61] [S 0] [S 60] [S 61] [S 61] [S 0] 
   1 [S 57] [S 0] [S 57] [S 0] [S 61] [S 58] [S 57] [S 0] 
   2 [S 61] [S 61] [S 0] [S 60] [S 0] [S 0] [S 61] [S 61] 
   3 [S 0] [S 0] [S 0] [S 57] [S 58] [S 57] [S 58] [S 0] 
   4 [S 61] [S 60] [S 61] [S 0] [S 61] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 57] [S 57] [S 0] [S 57] [S 58] [S 0] 
   6 [S 0] [S 0] [S 61] [S 61] [S 0] [S 60] [S 0] [S 61] 
   7 [S 57] [S 0] [S 0] [S 0] [S 57] [S 58] [S 0] [S 58] 
   8 [S 60] [S 61] [S 0] [S 61] [S 0] [S 0] [S 61] [S 0] 
   9 [S 0] [S 0] [S 57] [S 57] [S 0] [S 58] [S 58] [S 0] 
  10 [S 60] [S 0] [S 0] [S 0] [S 0] [S 61] [S 61] [S 61] 
  11 [S 57] [S 57] [S 0] [S 0] [S 0] [S 0] [S 57] [S 58] 
  12 [S 61] [S 0] [S 61] [S 61] [S 60] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 0] [S 58] [S 0] [S 58] [S 57] [S 0] 
  14 [S 61] [S 60] [S 0] [S 0] [S 0] [S 61] [S 0] [S 61] 
  15 [S 0] [S 57] [S 0] [S 0] [S 58] [S 57] [S 0] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 45) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 130
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 129
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 129
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 130
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 129
LOG | (62) latency = 125
LOG | (62) latency = 125
flushWriteBuffer | now: 704109
flushWriteBuffer | empty!
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 130
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 130
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 129
LOG | (62) latency = 125
LOG | (62) latency = 125
LOG | (62) latency = 125
ENDING EPOCH [62]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.16%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 61] [S 0] [M 62] [M 62] [S 61] [S 0] 
   1 [M 62] [S 0] [M 62] [S 0] [M 62] [S 58] [M 62] [S 0] 
   2 [M 62] [S 61] [S 0] [M 62] [S 0] [S 0] [S 61] [M 62] 
   3 [S 0] [S 0] [S 0] [M 62] [M 62] [M 62] [M 62] [S 0] 
   4 [M 62] [M 62] [S 61] [S 0] [S 61] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [M 62] [M 62] [S 0] [M 62] [S 58] [S 0] 
   6 [S 0] [S 0] [S 61] [S 61] [S 0] [M 62] [S 0] [M 62] 
   7 [M 62] [S 0] [S 0] [S 0] [M 62] [M 62] [S 0] [M 62] 
   8 [M 62] [S 61] [S 0] [M 62] [S 0] [S 0] [S 61] [S 0] 
   9 [S 0] [M 62] [M 62] [M 62] [S 0] [S 58] [S 58] [S 0] 
  10 [M 62] [S 0] [S 0] [S 0] [S 0] [S 61] [S 61] [M 62] 
  11 [M 62] [S 57] [M 62] [M 62] [S 0] [S 0] [S 0] [S 58] 
  12 [S 61] [S 0] [S 61] [M 62] [M 62] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [M 62] [S 0] [S 0] [M 62] [M 62] [M 62] 
  14 [S 61] [M 62] [S 0] [S 0] [S 0] [S 61] [S 0] [M 62] 
  15 [S 0] [M 62] [S 0] [S 0] [S 58] [M 62] [M 62] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 7: 50.0%
scanning set 13: 50.0%
scanning set 2: 37.5%
scanning set 5: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 8: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
cache block [62] stored in write buffer 
EPOCH [62] PERSISTED.
STARTING [63]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 61] [S 0] [S 62] [S 62] [S 61] [S 0] 
   1 [S 62] [S 0] [S 62] [S 0] [S 62] [S 58] [S 62] [S 0] 
   2 [S 62] [S 61] [S 0] [S 62] [S 0] [S 0] [S 61] [S 62] 
   3 [S 0] [S 0] [S 0] [S 62] [S 62] [S 62] [S 62] [S 0] 
   4 [S 62] [S 62] [S 61] [S 0] [S 61] [S 0] [S 0] [S 0] 
   5 [S 0] [S 0] [S 62] [S 62] [S 0] [S 62] [S 58] [S 0] 
   6 [S 0] [S 0] [S 61] [S 61] [S 0] [S 62] [S 0] [S 62] 
   7 [S 62] [S 0] [S 0] [S 0] [S 62] [S 62] [S 0] [S 62] 
   8 [S 62] [S 61] [S 0] [S 62] [S 0] [S 0] [S 61] [S 0] 
   9 [S 0] [S 62] [S 62] [S 62] [S 0] [S 58] [S 58] [S 0] 
  10 [S 62] [S 0] [S 0] [S 0] [S 0] [S 61] [S 61] [S 62] 
  11 [S 62] [S 57] [S 62] [S 62] [S 0] [S 0] [S 0] [S 58] 
  12 [S 61] [S 0] [S 61] [S 62] [S 62] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 62] [S 0] [S 0] [S 62] [S 62] [S 62] 
  14 [S 61] [S 62] [S 0] [S 0] [S 0] [S 61] [S 0] [S 62] 
  15 [S 0] [S 62] [S 0] [S 0] [S 58] [S 62] [S 62] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 45) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 45) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 45) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG | (63) latency = 343
LOG | (63) latency = 348
LOG | (63) latency = 342
LOG | (63) latency = 316
flushWriteBuffer | now: 705109
flushWriteBuffer | empty!
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
LOG | (63) latency = 125
flushWriteBuffer | now: 706109
flushWriteBuffer | empty!
LOG | (63) latency = 125
LOG | (63) latency = 125
ENDING EPOCH [63]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 61] [S 0] [S 62] [S 62] [S 61] [S 0] 
   1 [M 63] [S 0] [M 63] [S 0] [M 63] [M 63] [M 63] [S 0] 
   2 [M 63] [S 61] [S 0] [S 62] [S 0] [S 0] [S 61] [S 62] 
   3 [S 0] [S 0] [S 0] [M 63] [M 63] [M 63] [M 63] [S 0] 
   4 [S 62] [S 62] [S 61] [S 0] [S 61] [S 0] [S 0] [S 0] 
   5 [S 0] [M 63] [M 63] [M 63] [S 0] [M 63] [S 0] [S 0] 
   6 [S 0] [S 0] [S 61] [S 61] [S 0] [S 62] [S 0] [S 62] 
   7 [M 63] [S 0] [S 0] [S 0] [M 63] [M 63] [S 0] [M 63] 
   8 [S 62] [S 61] [S 0] [S 62] [S 0] [S 0] [S 61] [S 0] 
   9 [S 0] [M 63] [M 63] [M 63] [S 0] [S 58] [M 63] [S 0] 
  10 [S 62] [S 0] [S 0] [S 0] [S 0] [S 61] [S 61] [S 62] 
  11 [M 63] [M 63] [M 63] [M 63] [S 0] [S 0] [S 0] [S 58] 
  12 [S 61] [S 0] [S 61] [S 62] [S 62] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [M 63] [S 0] [S 0] [M 63] [M 63] [M 63] 
  14 [S 61] [S 62] [S 0] [S 0] [S 0] [S 61] [S 0] [S 62] 
  15 [S 0] [M 63] [M 63] [S 0] [S 0] [M 63] [M 63] [S 0] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
cache block [63] stored in write buffer 
EPOCH [63] PERSISTED.
STARTING [64]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 61] [S 0] [S 62] [S 62] [S 61] [S 0] 
   1 [S 63] [S 0] [S 63] [S 0] [S 63] [S 63] [S 63] [S 0] 
   2 [S 63] [S 61] [S 0] [S 62] [S 0] [S 0] [S 61] [S 62] 
   3 [S 0] [S 0] [S 0] [S 63] [S 63] [S 63] [S 63] [S 0] 
   4 [S 62] [S 62] [S 61] [S 0] [S 61] [S 0] [S 0] [S 0] 
   5 [S 0] [S 63] [S 63] [S 63] [S 0] [S 63] [S 0] [S 0] 
   6 [S 0] [S 0] [S 61] [S 61] [S 0] [S 62] [S 0] [S 62] 
   7 [S 63] [S 0] [S 0] [S 0] [S 63] [S 63] [S 0] [S 63] 
   8 [S 62] [S 61] [S 0] [S 62] [S 0] [S 0] [S 61] [S 0] 
   9 [S 0] [S 63] [S 63] [S 63] [S 0] [S 58] [S 63] [S 0] 
  10 [S 62] [S 0] [S 0] [S 0] [S 0] [S 61] [S 61] [S 62] 
  11 [S 63] [S 63] [S 63] [S 63] [S 0] [S 0] [S 0] [S 58] 
  12 [S 61] [S 0] [S 61] [S 62] [S 62] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 63] [S 0] [S 0] [S 63] [S 63] [S 63] 
  14 [S 61] [S 62] [S 0] [S 0] [S 0] [S 61] [S 0] [S 62] 
  15 [S 0] [S 63] [S 63] [S 0] [S 0] [S 63] [S 63] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (64) latency = 125
LOG | (64) latency = 125
LOG | (64) latency = 125
flushWriteBuffer | now: 707109
flushWriteBuffer | empty!
LOG | (64) latency = 125
LOG | (64) latency = 125
LOG | (64) latency = 125
ENDING EPOCH [64]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 61] [S 0] [S 62] [S 62] [S 61] [S 0] 
   1 [M 64] [S 0] [M 64] [S 0] [M 64] [S 63] [M 64] [S 0] 
   2 [M 64] [S 61] [S 0] [S 62] [S 0] [S 0] [S 61] [S 62] 
   3 [S 0] [S 0] [S 0] [M 64] [M 64] [M 64] [S 63] [S 0] 
   4 [S 62] [S 62] [S 61] [S 0] [S 61] [S 0] [S 0] [S 0] 
   5 [S 0] [M 64] [M 64] [S 63] [S 0] [M 64] [S 0] [S 0] 
   6 [S 0] [S 0] [S 61] [S 61] [S 0] [S 62] [S 0] [S 62] 
   7 [M 64] [S 0] [S 0] [S 0] [M 64] [M 64] [S 0] [S 63] 
   8 [S 62] [S 61] [S 0] [S 62] [S 0] [S 0] [S 61] [S 0] 
   9 [S 0] [M 64] [S 63] [M 64] [S 0] [S 0] [M 64] [S 0] 
  10 [S 62] [S 0] [S 0] [S 0] [S 0] [S 61] [S 61] [S 62] 
  11 [M 64] [M 64] [S 63] [M 64] [S 0] [S 0] [S 0] [S 58] 
  12 [S 61] [S 0] [S 61] [S 62] [S 62] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [M 64] [S 0] [S 0] [M 64] [M 64] [S 63] 
  14 [S 0] [S 62] [S 0] [S 0] [S 0] [S 61] [S 0] [S 62] 
  15 [S 0] [M 64] [M 64] [S 0] [S 0] [M 64] [S 63] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 2: 12.5%
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
cache block [64] stored in write buffer 
EPOCH [64] PERSISTED.
STARTING [65]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 61] [S 0] [S 62] [S 62] [S 61] [S 0] 
   1 [S 64] [S 0] [S 64] [S 0] [S 64] [S 63] [S 64] [S 0] 
   2 [S 64] [S 61] [S 0] [S 62] [S 0] [S 0] [S 61] [S 62] 
   3 [S 0] [S 0] [S 0] [S 64] [S 64] [S 64] [S 63] [S 0] 
   4 [S 62] [S 62] [S 61] [S 0] [S 61] [S 0] [S 0] [S 0] 
   5 [S 0] [S 64] [S 64] [S 63] [S 0] [S 64] [S 0] [S 0] 
   6 [S 0] [S 0] [S 61] [S 61] [S 0] [S 62] [S 0] [S 62] 
   7 [S 64] [S 0] [S 0] [S 0] [S 64] [S 64] [S 0] [S 63] 
   8 [S 62] [S 61] [S 0] [S 62] [S 0] [S 0] [S 61] [S 0] 
   9 [S 0] [S 64] [S 63] [S 64] [S 0] [S 0] [S 64] [S 0] 
  10 [S 62] [S 0] [S 0] [S 0] [S 0] [S 61] [S 61] [S 62] 
  11 [S 64] [S 64] [S 63] [S 64] [S 0] [S 0] [S 0] [S 58] 
  12 [S 61] [S 0] [S 61] [S 62] [S 62] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 64] [S 0] [S 0] [S 64] [S 64] [S 63] 
  14 [S 0] [S 62] [S 0] [S 0] [S 0] [S 61] [S 0] [S 62] 
  15 [S 0] [S 64] [S 64] [S 0] [S 0] [S 64] [S 63] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 45) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 45) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (65) latency = 125
LOG | (65) latency = 125
flushWriteBuffer | now: 708109
flushWriteBuffer | empty!
LOG | (65) latency = 125
LOG | (65) latency = 125
LOG | (65) latency = 125
LOG | (65) latency = 125
LOG | (65) latency = 125
LOG | (65) latency = 125
ENDING EPOCH [65]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 61] [S 0] [S 62] [S 62] [S 61] [S 0] 
   1 [M 65] [S 0] [M 65] [S 0] [M 65] [M 65] [M 65] [S 0] 
   2 [M 65] [S 61] [S 0] [S 62] [S 0] [S 0] [S 61] [S 62] 
   3 [S 0] [S 0] [S 0] [M 65] [M 65] [M 65] [M 65] [S 0] 
   4 [S 62] [S 62] [S 61] [S 0] [S 61] [S 0] [S 0] [S 0] 
   5 [S 0] [M 65] [M 65] [M 65] [S 0] [M 65] [S 0] [S 0] 
   6 [S 0] [S 0] [S 61] [S 61] [S 0] [S 62] [S 0] [S 62] 
   7 [M 65] [S 0] [S 0] [S 0] [M 65] [M 65] [S 0] [M 65] 
   8 [S 62] [S 61] [S 0] [S 62] [S 0] [S 0] [S 61] [S 0] 
   9 [S 0] [M 65] [M 65] [M 65] [S 0] [S 0] [M 65] [S 0] 
  10 [S 62] [S 0] [S 0] [S 0] [S 0] [S 61] [S 61] [S 62] 
  11 [M 65] [M 65] [M 65] [M 65] [S 0] [S 0] [S 0] [S 58] 
  12 [S 61] [S 0] [S 61] [S 62] [S 62] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [M 65] [S 0] [S 0] [M 65] [M 65] [M 65] 
  14 [S 0] [S 62] [S 0] [S 0] [S 0] [S 61] [S 0] [S 62] 
  15 [S 0] [M 65] [M 65] [S 0] [S 0] [M 65] [M 65] [S 0] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
cache block [65] stored in write buffer 
EPOCH [65] PERSISTED.
STARTING [66]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 61] [S 0] [S 62] [S 62] [S 61] [S 0] 
   1 [S 65] [S 0] [S 65] [S 0] [S 65] [S 65] [S 65] [S 0] 
   2 [S 65] [S 61] [S 0] [S 62] [S 0] [S 0] [S 61] [S 62] 
   3 [S 0] [S 0] [S 0] [S 65] [S 65] [S 65] [S 65] [S 0] 
   4 [S 62] [S 62] [S 61] [S 0] [S 61] [S 0] [S 0] [S 0] 
   5 [S 0] [S 65] [S 65] [S 65] [S 0] [S 65] [S 0] [S 0] 
   6 [S 0] [S 0] [S 61] [S 61] [S 0] [S 62] [S 0] [S 62] 
   7 [S 65] [S 0] [S 0] [S 0] [S 65] [S 65] [S 0] [S 65] 
   8 [S 62] [S 61] [S 0] [S 62] [S 0] [S 0] [S 61] [S 0] 
   9 [S 0] [S 65] [S 65] [S 65] [S 0] [S 0] [S 65] [S 0] 
  10 [S 62] [S 0] [S 0] [S 0] [S 0] [S 61] [S 61] [S 62] 
  11 [S 65] [S 65] [S 65] [S 65] [S 0] [S 0] [S 0] [S 58] 
  12 [S 61] [S 0] [S 61] [S 62] [S 62] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 65] [S 0] [S 0] [S 65] [S 65] [S 65] 
  14 [S 0] [S 62] [S 0] [S 0] [S 0] [S 61] [S 0] [S 62] 
  15 [S 0] [S 65] [S 65] [S 0] [S 0] [S 65] [S 65] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 709109
flushWriteBuffer | empty!
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 129
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 129
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 130
LOG | (66) latency = 125
LOG | (66) latency = 125
flushWriteBuffer | now: 710109
flushWriteBuffer | empty!
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 129
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 130
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 130
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 130
LOG | (66) latency = 125
LOG | (66) latency = 125
LOG | (66) latency = 125
ENDING EPOCH [66]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (32.03%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 66] [S 0] [M 66] [S 62] [M 66] [S 0] 
   1 [S 65] [S 0] [S 65] [S 0] [M 66] [M 66] [S 65] [S 0] 
   2 [M 66] [M 66] [S 0] [M 66] [S 0] [S 0] [M 66] [S 62] 
   3 [S 0] [S 0] [S 0] [S 65] [S 65] [S 65] [M 66] [S 0] 
   4 [M 66] [M 66] [M 66] [S 0] [M 66] [S 0] [S 0] [S 0] 
   5 [S 0] [M 66] [S 65] [M 66] [S 0] [S 65] [S 0] [S 0] 
   6 [S 0] [S 0] [M 66] [M 66] [S 0] [M 66] [S 0] [S 62] 
   7 [S 65] [S 0] [S 0] [S 0] [S 65] [S 65] [S 0] [M 66] 
   8 [M 66] [M 66] [S 0] [M 66] [S 0] [S 0] [M 66] [S 0] 
   9 [S 0] [S 65] [M 66] [S 65] [S 0] [S 0] [M 66] [S 0] 
  10 [S 62] [S 0] [S 0] [S 0] [M 66] [M 66] [M 66] [S 62] 
  11 [S 65] [M 66] [M 66] [S 65] [S 0] [S 0] [S 0] [S 0] 
  12 [M 66] [S 0] [M 66] [S 62] [M 66] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 65] [S 0] [S 0] [S 65] [S 65] [M 66] 
  14 [S 0] [M 66] [S 0] [M 66] [S 0] [M 66] [S 0] [M 66] 
  15 [S 0] [S 65] [M 66] [S 0] [S 0] [S 65] [M 66] [S 0] 
============================================================
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 8: 50.0%
scanning set 14: 50.0%
scanning set 0: 37.5%
scanning set 6: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 1: 25.0%
scanning set 5: 25.0%
scanning set 9: 25.0%
scanning set 11: 25.0%
scanning set 15: 25.0%
scanning set 3: 12.5%
scanning set 7: 12.5%
scanning set 13: 12.5%
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
cache block [66] stored in write buffer 
EPOCH [66] PERSISTED.
STARTING [67]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 66] [S 0] [S 66] [S 62] [S 66] [S 0] 
   1 [S 65] [S 0] [S 65] [S 0] [S 66] [S 66] [S 65] [S 0] 
   2 [S 66] [S 66] [S 0] [S 66] [S 0] [S 0] [S 66] [S 62] 
   3 [S 0] [S 0] [S 0] [S 65] [S 65] [S 65] [S 66] [S 0] 
   4 [S 66] [S 66] [S 66] [S 0] [S 66] [S 0] [S 0] [S 0] 
   5 [S 0] [S 66] [S 65] [S 66] [S 0] [S 65] [S 0] [S 0] 
   6 [S 0] [S 0] [S 66] [S 66] [S 0] [S 66] [S 0] [S 62] 
   7 [S 65] [S 0] [S 0] [S 0] [S 65] [S 65] [S 0] [S 66] 
   8 [S 66] [S 66] [S 0] [S 66] [S 0] [S 0] [S 66] [S 0] 
   9 [S 0] [S 65] [S 66] [S 65] [S 0] [S 0] [S 66] [S 0] 
  10 [S 62] [S 0] [S 0] [S 0] [S 66] [S 66] [S 66] [S 62] 
  11 [S 65] [S 66] [S 66] [S 65] [S 0] [S 0] [S 0] [S 0] 
  12 [S 66] [S 0] [S 66] [S 62] [S 66] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 65] [S 0] [S 0] [S 65] [S 65] [S 66] 
  14 [S 0] [S 66] [S 0] [S 66] [S 0] [S 66] [S 0] [S 66] 
  15 [S 0] [S 65] [S 66] [S 0] [S 0] [S 65] [S 66] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 45) = 610
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG | (67) latency = 323
LOG | (67) latency = 328
LOG | (67) latency = 322
LOG | (67) latency = 315
flushWriteBuffer | now: 711109
flushWriteBuffer | empty!
flushWriteBuffer | now: 712109
flushWriteBuffer | empty!
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
LOG | (67) latency = 125
ENDING EPOCH [67]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (24.22%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 67] [S 0] [M 67] [M 67] [M 67] [S 0] 
   1 [S 65] [S 0] [S 65] [S 0] [M 67] [S 66] [S 65] [S 0] 
   2 [M 67] [M 67] [S 0] [M 67] [S 0] [S 0] [M 67] [M 67] 
   3 [S 0] [S 0] [S 0] [S 65] [S 65] [S 65] [S 66] [S 0] 
   4 [S 66] [M 67] [M 67] [S 0] [M 67] [S 0] [S 0] [S 0] 
   5 [S 0] [S 66] [S 65] [S 66] [S 0] [S 65] [S 0] [S 0] 
   6 [S 0] [S 0] [M 67] [M 67] [S 0] [M 67] [S 0] [M 67] 
   7 [S 65] [S 0] [S 0] [S 0] [S 65] [S 65] [S 0] [S 66] 
   8 [M 67] [M 67] [S 0] [S 66] [S 0] [S 0] [M 67] [S 0] 
   9 [S 0] [S 65] [S 66] [S 65] [S 0] [S 0] [S 66] [S 0] 
  10 [M 67] [S 0] [S 0] [S 0] [M 67] [M 67] [M 67] [S 0] 
  11 [S 65] [S 66] [S 66] [S 65] [S 0] [S 0] [S 0] [S 0] 
  12 [M 67] [S 0] [M 67] [M 67] [M 67] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 65] [S 0] [S 0] [S 65] [S 0] [S 66] 
  14 [S 0] [M 67] [S 0] [S 66] [S 0] [M 67] [S 0] [M 67] 
  15 [S 0] [S 65] [S 66] [S 0] [S 0] [S 65] [S 66] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 4: 37.5%
scanning set 8: 37.5%
scanning set 14: 37.5%
scanning set 1: 12.5%
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
cache block [67] stored in write buffer 
EPOCH [67] PERSISTED.
STARTING [68]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 67] [S 0] [S 67] [S 67] [S 67] [S 0] 
   1 [S 65] [S 0] [S 65] [S 0] [S 67] [S 66] [S 65] [S 0] 
   2 [S 67] [S 67] [S 0] [S 67] [S 0] [S 0] [S 67] [S 67] 
   3 [S 0] [S 0] [S 0] [S 65] [S 65] [S 65] [S 66] [S 0] 
   4 [S 66] [S 67] [S 67] [S 0] [S 67] [S 0] [S 0] [S 0] 
   5 [S 0] [S 66] [S 65] [S 66] [S 0] [S 65] [S 0] [S 0] 
   6 [S 0] [S 0] [S 67] [S 67] [S 0] [S 67] [S 0] [S 67] 
   7 [S 65] [S 0] [S 0] [S 0] [S 65] [S 65] [S 0] [S 66] 
   8 [S 67] [S 67] [S 0] [S 66] [S 0] [S 0] [S 67] [S 0] 
   9 [S 0] [S 65] [S 66] [S 65] [S 0] [S 0] [S 66] [S 0] 
  10 [S 67] [S 0] [S 0] [S 0] [S 67] [S 67] [S 67] [S 0] 
  11 [S 65] [S 66] [S 66] [S 65] [S 0] [S 0] [S 0] [S 0] 
  12 [S 67] [S 0] [S 67] [S 67] [S 67] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 65] [S 0] [S 0] [S 65] [S 0] [S 66] 
  14 [S 0] [S 67] [S 0] [S 66] [S 0] [S 67] [S 0] [S 67] 
  15 [S 0] [S 65] [S 66] [S 0] [S 0] [S 65] [S 66] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 45) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 45) = 565
LOG | (68) latency = 125
LOG | (68) latency = 125
LOG | (68) latency = 125
flushWriteBuffer | now: 713109
flushWriteBuffer | empty!
LOG | (68) latency = 125
LOG | (68) latency = 125
LOG | (68) latency = 125
LOG | (68) latency = 125
LOG | (68) latency = 125
ENDING EPOCH [68]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 68] [S 0] [M 68] [M 68] [M 68] [S 0] 
   1 [S 65] [S 0] [S 65] [S 0] [M 68] [S 66] [S 65] [S 0] 
   2 [M 68] [M 68] [S 0] [M 68] [S 0] [S 0] [M 68] [M 68] 
   3 [S 0] [S 0] [S 0] [S 65] [S 65] [S 65] [S 66] [S 0] 
   4 [M 68] [M 68] [M 68] [S 0] [M 68] [S 0] [S 0] [S 0] 
   5 [S 0] [S 66] [S 65] [S 66] [S 0] [S 65] [S 0] [S 0] 
   6 [S 0] [S 0] [M 68] [M 68] [S 0] [M 68] [S 0] [M 68] 
   7 [S 65] [S 0] [S 0] [S 0] [S 65] [S 65] [S 0] [S 66] 
   8 [M 68] [M 68] [S 0] [M 68] [S 0] [S 0] [M 68] [S 0] 
   9 [S 0] [S 65] [S 66] [S 65] [S 0] [S 0] [S 66] [S 0] 
  10 [M 68] [S 0] [S 0] [S 0] [M 68] [M 68] [M 68] [S 0] 
  11 [S 65] [S 66] [S 66] [S 65] [S 0] [S 0] [S 0] [S 0] 
  12 [M 68] [S 0] [M 68] [M 68] [M 68] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 65] [S 0] [S 0] [S 65] [S 0] [S 66] 
  14 [S 0] [M 68] [S 0] [M 68] [S 0] [M 68] [S 0] [M 68] 
  15 [S 0] [S 65] [S 66] [S 0] [S 0] [S 65] [S 66] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
cache block [68] stored in write buffer 
EPOCH [68] PERSISTED.
STARTING [69]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 68] [S 0] [S 68] [S 68] [S 68] [S 0] 
   1 [S 65] [S 0] [S 65] [S 0] [S 68] [S 66] [S 65] [S 0] 
   2 [S 68] [S 68] [S 0] [S 68] [S 0] [S 0] [S 68] [S 68] 
   3 [S 0] [S 0] [S 0] [S 65] [S 65] [S 65] [S 66] [S 0] 
   4 [S 68] [S 68] [S 68] [S 0] [S 68] [S 0] [S 0] [S 0] 
   5 [S 0] [S 66] [S 65] [S 66] [S 0] [S 65] [S 0] [S 0] 
   6 [S 0] [S 0] [S 68] [S 68] [S 0] [S 68] [S 0] [S 68] 
   7 [S 65] [S 0] [S 0] [S 0] [S 65] [S 65] [S 0] [S 66] 
   8 [S 68] [S 68] [S 0] [S 68] [S 0] [S 0] [S 68] [S 0] 
   9 [S 0] [S 65] [S 66] [S 65] [S 0] [S 0] [S 66] [S 0] 
  10 [S 68] [S 0] [S 0] [S 0] [S 68] [S 68] [S 68] [S 0] 
  11 [S 65] [S 66] [S 66] [S 65] [S 0] [S 0] [S 0] [S 0] 
  12 [S 68] [S 0] [S 68] [S 68] [S 68] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 65] [S 0] [S 0] [S 65] [S 0] [S 66] 
  14 [S 0] [S 68] [S 0] [S 68] [S 0] [S 68] [S 0] [S 68] 
  15 [S 0] [S 65] [S 66] [S 0] [S 0] [S 65] [S 66] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 714109
flushWriteBuffer | empty!
flushWriteBuffer | now: 715109
flushWriteBuffer | empty!
LOG | (69) latency = 125
LOG | (69) latency = 125
LOG | (69) latency = 125
LOG | (69) latency = 125
LOG | (69) latency = 125
LOG | (69) latency = 125
ENDING EPOCH [69]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 69] [S 0] [S 68] [M 69] [M 69] [S 0] 
   1 [S 65] [S 0] [S 65] [S 0] [M 69] [S 66] [S 65] [S 0] 
   2 [M 69] [M 69] [S 0] [S 68] [S 0] [S 0] [M 69] [M 69] 
   3 [S 0] [S 0] [S 0] [S 65] [S 65] [S 65] [S 66] [S 0] 
   4 [M 69] [S 68] [M 69] [S 0] [M 69] [S 0] [S 0] [S 0] 
   5 [S 0] [S 66] [S 65] [S 66] [S 0] [S 65] [S 0] [S 0] 
   6 [S 0] [S 0] [M 69] [M 69] [S 0] [S 68] [S 0] [M 69] 
   7 [S 65] [S 0] [S 0] [S 0] [S 65] [S 65] [S 0] [S 66] 
   8 [S 68] [M 69] [S 0] [M 69] [S 0] [S 0] [M 69] [S 0] 
   9 [S 0] [S 65] [S 66] [S 65] [S 0] [S 0] [S 66] [S 0] 
  10 [M 69] [S 0] [S 0] [S 0] [M 69] [S 68] [M 69] [S 0] 
  11 [S 65] [S 66] [S 66] [S 65] [S 0] [S 0] [S 0] [S 0] 
  12 [M 69] [S 0] [M 69] [M 69] [S 68] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 65] [S 0] [S 0] [S 65] [S 0] [S 66] 
  14 [S 0] [M 69] [S 0] [M 69] [S 0] [M 69] [S 0] [S 68] 
  15 [S 0] [S 65] [S 66] [S 0] [S 0] [S 0] [S 66] [S 0] 
============================================================
scanning set 2: 50.0%
scanning set 0: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 1: 12.5%
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
cache block [69] stored in write buffer 
EPOCH [69] PERSISTED.
STARTING [70]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 69] [S 0] [S 68] [S 69] [S 69] [S 0] 
   1 [S 65] [S 0] [S 65] [S 0] [S 69] [S 66] [S 65] [S 0] 
   2 [S 69] [S 69] [S 0] [S 68] [S 0] [S 0] [S 69] [S 69] 
   3 [S 0] [S 0] [S 0] [S 65] [S 65] [S 65] [S 66] [S 0] 
   4 [S 69] [S 68] [S 69] [S 0] [S 69] [S 0] [S 0] [S 0] 
   5 [S 0] [S 66] [S 65] [S 66] [S 0] [S 65] [S 0] [S 0] 
   6 [S 0] [S 0] [S 69] [S 69] [S 0] [S 68] [S 0] [S 69] 
   7 [S 65] [S 0] [S 0] [S 0] [S 65] [S 65] [S 0] [S 66] 
   8 [S 68] [S 69] [S 0] [S 69] [S 0] [S 0] [S 69] [S 0] 
   9 [S 0] [S 65] [S 66] [S 65] [S 0] [S 0] [S 66] [S 0] 
  10 [S 69] [S 0] [S 0] [S 0] [S 69] [S 68] [S 69] [S 0] 
  11 [S 65] [S 66] [S 66] [S 65] [S 0] [S 0] [S 0] [S 0] 
  12 [S 69] [S 0] [S 69] [S 69] [S 68] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 65] [S 0] [S 0] [S 65] [S 0] [S 66] 
  14 [S 0] [S 69] [S 0] [S 69] [S 0] [S 69] [S 0] [S 68] 
  15 [S 0] [S 65] [S 66] [S 0] [S 0] [S 0] [S 66] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 45) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 129
LOG | (70) latency = 125
LOG | (70) latency = 125
flushWriteBuffer | now: 716109
flushWriteBuffer | empty!
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 129
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 130
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 129
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 130
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 130
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 125
LOG | (70) latency = 129
LOG | (70) latency = 125
LOG | (70) latency = 125
flushWriteBuffer | now: 717109
flushWriteBuffer | empty!
flushWriteBuffer | now: 718109
flushWriteBuffer | empty!
LOG | (70) latency = 125
LOG | (70) latency = 125
ENDING EPOCH [70]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.94%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 69] [S 0] [M 70] [M 70] [S 69] [S 0] 
   1 [M 70] [S 0] [M 70] [S 0] [M 70] [S 66] [M 70] [S 0] 
   2 [M 70] [S 69] [S 0] [M 70] [S 0] [S 0] [S 69] [M 70] 
   3 [S 0] [S 0] [S 0] [M 70] [M 70] [M 70] [M 70] [S 0] 
   4 [M 70] [M 70] [S 69] [S 0] [S 69] [S 0] [S 0] [S 0] 
   5 [S 0] [M 70] [M 70] [M 70] [S 0] [M 70] [S 0] [S 0] 
   6 [S 0] [S 0] [S 69] [S 69] [S 0] [M 70] [S 0] [M 70] 
   7 [M 70] [S 0] [S 0] [S 0] [M 70] [M 70] [S 0] [S 66] 
   8 [M 70] [S 69] [S 0] [M 70] [S 0] [S 0] [S 69] [S 0] 
   9 [S 0] [M 70] [M 70] [M 70] [M 70] [S 0] [S 66] [S 0] 
  10 [M 70] [S 0] [S 0] [S 0] [S 69] [M 70] [S 69] [S 0] 
  11 [M 70] [S 66] [S 66] [S 0] [S 0] [M 70] [M 70] [S 0] 
  12 [S 69] [S 0] [S 69] [M 70] [M 70] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [M 70] [S 0] [S 0] [M 70] [S 0] [M 70] 
  14 [S 0] [S 69] [S 0] [M 70] [S 0] [S 69] [S 0] [M 70] 
  15 [S 0] [M 70] [M 70] [S 0] [M 70] [S 0] [M 70] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 9: 50.0%
scanning set 15: 50.0%
scanning set 2: 37.5%
scanning set 7: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 8: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
cache block [70] stored in write buffer 
EPOCH [70] PERSISTED.
STARTING [71]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 69] [S 0] [S 70] [S 70] [S 69] [S 0] 
   1 [S 70] [S 0] [S 70] [S 0] [S 70] [S 66] [S 70] [S 0] 
   2 [S 70] [S 69] [S 0] [S 70] [S 0] [S 0] [S 69] [S 70] 
   3 [S 0] [S 0] [S 0] [S 70] [S 70] [S 70] [S 70] [S 0] 
   4 [S 70] [S 70] [S 69] [S 0] [S 69] [S 0] [S 0] [S 0] 
   5 [S 0] [S 70] [S 70] [S 70] [S 0] [S 70] [S 0] [S 0] 
   6 [S 0] [S 0] [S 69] [S 69] [S 0] [S 70] [S 0] [S 70] 
   7 [S 70] [S 0] [S 0] [S 0] [S 70] [S 70] [S 0] [S 66] 
   8 [S 70] [S 69] [S 0] [S 70] [S 0] [S 0] [S 69] [S 0] 
   9 [S 0] [S 70] [S 70] [S 70] [S 70] [S 0] [S 66] [S 0] 
  10 [S 70] [S 0] [S 0] [S 0] [S 69] [S 70] [S 69] [S 0] 
  11 [S 70] [S 66] [S 66] [S 0] [S 0] [S 70] [S 70] [S 0] 
  12 [S 69] [S 0] [S 69] [S 70] [S 70] [S 0] [S 0] [S 0] 
  13 [S 0] [S 0] [S 70] [S 0] [S 0] [S 70] [S 0] [S 70] 
  14 [S 0] [S 69] [S 0] [S 70] [S 0] [S 69] [S 0] [S 70] 
  15 [S 0] [S 70] [S 70] [S 0] [S 70] [S 0] [S 70] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 45) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 45) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 45) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG | (71) latency = 360
LOG | (71) latency = 353
LOG | (71) latency = 347
LOG | (71) latency = 200
LOG | (71) latency = 190
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 125
flushWriteBuffer | now: 719109
flushWriteBuffer | empty!
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 125
LOG | (71) latency = 125
ENDING EPOCH [71]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 69] [S 0] [S 70] [S 70] [S 69] [S 0] 
   1 [M 71] [S 0] [M 71] [S 0] [M 71] [M 71] [M 71] [S 0] 
   2 [M 71] [S 69] [S 0] [S 70] [S 0] [S 0] [S 69] [S 70] 
   3 [S 0] [S 0] [S 0] [M 71] [M 71] [M 71] [M 71] [S 0] 
   4 [S 70] [S 70] [S 69] [S 0] [S 69] [S 0] [S 0] [S 0] 
   5 [S 0] [M 71] [M 71] [M 71] [S 0] [M 71] [S 0] [S 0] 
   6 [S 0] [S 0] [S 69] [S 69] [S 0] [S 70] [S 0] [S 70] 
   7 [M 71] [S 0] [S 0] [S 0] [M 71] [M 71] [S 0] [M 71] 
   8 [S 70] [S 69] [S 0] [S 70] [S 0] [S 0] [S 69] [S 0] 
   9 [S 0] [M 71] [M 71] [M 71] [M 71] [S 0] [S 66] [S 0] 
  10 [S 70] [S 0] [S 0] [S 0] [S 69] [S 70] [S 69] [S 0] 
  11 [M 71] [S 66] [M 71] [S 0] [S 0] [M 71] [M 71] [S 0] 
  12 [S 69] [S 0] [S 69] [S 70] [S 70] [S 0] [S 0] [S 0] 
  13 [S 0] [M 71] [M 71] [S 0] [S 0] [M 71] [S 0] [M 71] 
  14 [S 0] [S 69] [S 0] [S 70] [S 0] [S 69] [S 0] [S 70] 
  15 [S 0] [M 71] [M 71] [S 0] [M 71] [S 0] [M 71] [S 0] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
cache block [71] stored in write buffer 
EPOCH [71] PERSISTED.
STARTING [72]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 69] [S 0] [S 70] [S 70] [S 69] [S 0] 
   1 [S 71] [S 0] [S 71] [S 0] [S 71] [S 71] [S 71] [S 0] 
   2 [S 71] [S 69] [S 0] [S 70] [S 0] [S 0] [S 69] [S 70] 
   3 [S 0] [S 0] [S 0] [S 71] [S 71] [S 71] [S 71] [S 0] 
   4 [S 70] [S 70] [S 69] [S 0] [S 69] [S 0] [S 0] [S 0] 
   5 [S 0] [S 71] [S 71] [S 71] [S 0] [S 71] [S 0] [S 0] 
   6 [S 0] [S 0] [S 69] [S 69] [S 0] [S 70] [S 0] [S 70] 
   7 [S 71] [S 0] [S 0] [S 0] [S 71] [S 71] [S 0] [S 71] 
   8 [S 70] [S 69] [S 0] [S 70] [S 0] [S 0] [S 69] [S 0] 
   9 [S 0] [S 71] [S 71] [S 71] [S 71] [S 0] [S 66] [S 0] 
  10 [S 70] [S 0] [S 0] [S 0] [S 69] [S 70] [S 69] [S 0] 
  11 [S 71] [S 66] [S 71] [S 0] [S 0] [S 71] [S 71] [S 0] 
  12 [S 69] [S 0] [S 69] [S 70] [S 70] [S 0] [S 0] [S 0] 
  13 [S 0] [S 71] [S 71] [S 0] [S 0] [S 71] [S 0] [S 71] 
  14 [S 0] [S 69] [S 0] [S 70] [S 0] [S 69] [S 0] [S 70] 
  15 [S 0] [S 71] [S 71] [S 0] [S 71] [S 0] [S 71] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (72) latency = 125
LOG | (72) latency = 125
LOG | (72) latency = 125
LOG | (72) latency = 125
LOG | (72) latency = 125
LOG | (72) latency = 125
ENDING EPOCH [72]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 69] [S 0] [S 70] [S 70] [S 69] [S 0] 
   1 [S 71] [S 0] [M 72] [S 0] [M 72] [M 72] [M 72] [S 0] 
   2 [M 72] [S 69] [S 0] [S 70] [S 0] [S 0] [S 69] [S 70] 
   3 [S 0] [S 0] [S 0] [M 72] [M 72] [M 72] [S 71] [S 0] 
   4 [S 70] [S 70] [S 69] [S 0] [S 69] [S 0] [S 0] [S 0] 
   5 [S 0] [S 71] [M 72] [M 72] [S 0] [M 72] [S 0] [S 0] 
   6 [S 0] [S 0] [S 69] [S 69] [S 0] [S 70] [S 0] [S 70] 
   7 [M 72] [S 0] [S 0] [S 0] [M 72] [S 71] [S 0] [M 72] 
   8 [S 70] [S 69] [S 0] [S 70] [S 0] [S 0] [S 69] [S 0] 
   9 [S 0] [M 72] [S 71] [M 72] [M 72] [S 0] [S 0] [S 0] 
  10 [S 70] [S 0] [S 0] [S 0] [S 69] [S 70] [S 69] [S 0] 
  11 [S 71] [S 66] [M 72] [S 0] [S 0] [M 72] [M 72] [S 0] 
  12 [S 69] [S 0] [S 69] [S 70] [S 70] [S 0] [S 0] [S 0] 
  13 [S 0] [M 72] [M 72] [S 0] [S 0] [M 72] [S 0] [S 71] 
  14 [S 0] [S 69] [S 0] [S 70] [S 0] [S 0] [S 0] [S 70] 
  15 [S 0] [M 72] [S 71] [S 0] [M 72] [S 0] [M 72] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 2: 12.5%
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
cache block [72] stored in write buffer 
EPOCH [72] PERSISTED.
STARTING [73]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 69] [S 0] [S 70] [S 70] [S 69] [S 0] 
   1 [S 71] [S 0] [S 72] [S 0] [S 72] [S 72] [S 72] [S 0] 
   2 [S 72] [S 69] [S 0] [S 70] [S 0] [S 0] [S 69] [S 70] 
   3 [S 0] [S 0] [S 0] [S 72] [S 72] [S 72] [S 71] [S 0] 
   4 [S 70] [S 70] [S 69] [S 0] [S 69] [S 0] [S 0] [S 0] 
   5 [S 0] [S 71] [S 72] [S 72] [S 0] [S 72] [S 0] [S 0] 
   6 [S 0] [S 0] [S 69] [S 69] [S 0] [S 70] [S 0] [S 70] 
   7 [S 72] [S 0] [S 0] [S 0] [S 72] [S 71] [S 0] [S 72] 
   8 [S 70] [S 69] [S 0] [S 70] [S 0] [S 0] [S 69] [S 0] 
   9 [S 0] [S 72] [S 71] [S 72] [S 72] [S 0] [S 0] [S 0] 
  10 [S 70] [S 0] [S 0] [S 0] [S 69] [S 70] [S 69] [S 0] 
  11 [S 71] [S 66] [S 72] [S 0] [S 0] [S 72] [S 72] [S 0] 
  12 [S 69] [S 0] [S 69] [S 70] [S 70] [S 0] [S 0] [S 0] 
  13 [S 0] [S 72] [S 72] [S 0] [S 0] [S 72] [S 0] [S 71] 
  14 [S 0] [S 69] [S 0] [S 70] [S 0] [S 0] [S 0] [S 70] 
  15 [S 0] [S 72] [S 71] [S 0] [S 72] [S 0] [S 72] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 45) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 45) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
flushWriteBuffer | now: 720109
flushWriteBuffer | empty!
LOG | (73) latency = 125
LOG | (73) latency = 125
LOG | (73) latency = 125
LOG | (73) latency = 125
LOG | (73) latency = 125
LOG | (73) latency = 125
flushWriteBuffer | now: 721109
flushWriteBuffer | empty!
flushWriteBuffer | now: 722109
flushWriteBuffer | empty!
LOG | (73) latency = 125
LOG | (73) latency = 125
ENDING EPOCH [73]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 69] [S 0] [S 70] [S 70] [S 69] [S 0] 
   1 [M 73] [S 0] [M 73] [S 0] [M 73] [M 73] [M 73] [S 0] 
   2 [M 73] [S 69] [S 0] [S 70] [S 0] [S 0] [S 69] [S 70] 
   3 [S 0] [S 0] [S 0] [M 73] [M 73] [M 73] [M 73] [S 0] 
   4 [S 70] [S 70] [S 69] [S 0] [S 69] [S 0] [S 0] [S 0] 
   5 [S 0] [M 73] [M 73] [M 73] [S 0] [M 73] [S 0] [S 0] 
   6 [S 0] [S 0] [S 69] [S 69] [S 0] [S 70] [S 0] [S 70] 
   7 [M 73] [S 0] [S 0] [S 0] [M 73] [M 73] [S 0] [M 73] 
   8 [S 70] [S 69] [S 0] [S 70] [S 0] [S 0] [S 69] [S 0] 
   9 [S 0] [M 73] [M 73] [M 73] [M 73] [S 0] [S 0] [S 0] 
  10 [S 70] [S 0] [S 0] [S 0] [S 69] [S 70] [S 69] [S 0] 
  11 [M 73] [S 66] [M 73] [S 0] [S 0] [M 73] [M 73] [S 0] 
  12 [S 69] [S 0] [S 69] [S 70] [S 70] [S 0] [S 0] [S 0] 
  13 [S 0] [M 73] [M 73] [S 0] [S 0] [M 73] [S 0] [M 73] 
  14 [S 0] [S 69] [S 0] [S 70] [S 0] [S 0] [S 0] [S 70] 
  15 [S 0] [M 73] [M 73] [S 0] [M 73] [S 0] [M 73] [S 0] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
cache block [73] stored in write buffer 
EPOCH [73] PERSISTED.
STARTING [74]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 69] [S 0] [S 70] [S 70] [S 69] [S 0] 
   1 [S 73] [S 0] [S 73] [S 0] [S 73] [S 73] [S 73] [S 0] 
   2 [S 73] [S 69] [S 0] [S 70] [S 0] [S 0] [S 69] [S 70] 
   3 [S 0] [S 0] [S 0] [S 73] [S 73] [S 73] [S 73] [S 0] 
   4 [S 70] [S 70] [S 69] [S 0] [S 69] [S 0] [S 0] [S 0] 
   5 [S 0] [S 73] [S 73] [S 73] [S 0] [S 73] [S 0] [S 0] 
   6 [S 0] [S 0] [S 69] [S 69] [S 0] [S 70] [S 0] [S 70] 
   7 [S 73] [S 0] [S 0] [S 0] [S 73] [S 73] [S 0] [S 73] 
   8 [S 70] [S 69] [S 0] [S 70] [S 0] [S 0] [S 69] [S 0] 
   9 [S 0] [S 73] [S 73] [S 73] [S 73] [S 0] [S 0] [S 0] 
  10 [S 70] [S 0] [S 0] [S 0] [S 69] [S 70] [S 69] [S 0] 
  11 [S 73] [S 66] [S 73] [S 0] [S 0] [S 73] [S 73] [S 0] 
  12 [S 69] [S 0] [S 69] [S 70] [S 70] [S 0] [S 0] [S 0] 
  13 [S 0] [S 73] [S 73] [S 0] [S 0] [S 73] [S 0] [S 73] 
  14 [S 0] [S 69] [S 0] [S 70] [S 0] [S 0] [S 0] [S 70] 
  15 [S 0] [S 73] [S 73] [S 0] [S 73] [S 0] [S 73] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 129
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 129
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 130
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 129
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 130
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 130
LOG | (74) latency = 125
LOG | (74) latency = 125
flushWriteBuffer | now: 723109
flushWriteBuffer | empty!
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 129
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 125
LOG | (74) latency = 130
LOG | (74) latency = 125
LOG | (74) latency = 125
ENDING EPOCH [74]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (34.38%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 74] [S 0] [M 74] [M 74] [M 74] [S 0] 
   1 [M 74] [S 0] [S 73] [S 0] [M 74] [M 74] [S 73] [S 0] 
   2 [M 74] [M 74] [S 0] [M 74] [S 0] [S 0] [M 74] [S 70] 
   3 [S 0] [S 0] [S 0] [S 73] [S 73] [S 73] [M 74] [S 0] 
   4 [M 74] [M 74] [M 74] [S 0] [M 74] [S 0] [S 0] [S 0] 
   5 [S 0] [M 74] [S 73] [S 73] [S 0] [S 73] [S 0] [S 0] 
   6 [S 0] [S 0] [M 74] [M 74] [S 0] [M 74] [S 0] [M 74] 
   7 [S 73] [S 0] [S 0] [S 0] [S 73] [M 74] [S 0] [M 74] 
   8 [M 74] [M 74] [S 0] [M 74] [S 0] [S 0] [M 74] [S 0] 
   9 [S 0] [S 73] [M 74] [S 73] [S 73] [S 0] [S 0] [S 0] 
  10 [S 70] [M 74] [S 0] [S 0] [M 74] [M 74] [M 74] [S 0] 
  11 [M 74] [S 0] [M 74] [S 0] [S 0] [S 73] [S 73] [S 0] 
  12 [M 74] [S 0] [M 74] [S 70] [M 74] [S 0] [S 0] [S 0] 
  13 [S 0] [M 74] [S 73] [S 0] [S 0] [S 73] [S 0] [M 74] 
  14 [S 0] [M 74] [S 0] [M 74] [M 74] [S 0] [S 0] [M 74] 
  15 [S 0] [S 73] [M 74] [S 0] [S 73] [S 0] [S 73] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 14: 50.0%
scanning set 1: 37.5%
scanning set 12: 37.5%
scanning set 7: 25.0%
scanning set 11: 25.0%
scanning set 13: 25.0%
scanning set 3: 12.5%
scanning set 5: 12.5%
scanning set 9: 12.5%
scanning set 15: 12.5%
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
cache block [74] stored in write buffer 
EPOCH [74] PERSISTED.
STARTING [75]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 74] [S 0] [S 74] [S 74] [S 74] [S 0] 
   1 [S 74] [S 0] [S 73] [S 0] [S 74] [S 74] [S 73] [S 0] 
   2 [S 74] [S 74] [S 0] [S 74] [S 0] [S 0] [S 74] [S 70] 
   3 [S 0] [S 0] [S 0] [S 73] [S 73] [S 73] [S 74] [S 0] 
   4 [S 74] [S 74] [S 74] [S 0] [S 74] [S 0] [S 0] [S 0] 
   5 [S 0] [S 74] [S 73] [S 73] [S 0] [S 73] [S 0] [S 0] 
   6 [S 0] [S 0] [S 74] [S 74] [S 0] [S 74] [S 0] [S 74] 
   7 [S 73] [S 0] [S 0] [S 0] [S 73] [S 74] [S 0] [S 74] 
   8 [S 74] [S 74] [S 0] [S 74] [S 0] [S 0] [S 74] [S 0] 
   9 [S 0] [S 73] [S 74] [S 73] [S 73] [S 0] [S 0] [S 0] 
  10 [S 70] [S 74] [S 0] [S 0] [S 74] [S 74] [S 74] [S 0] 
  11 [S 74] [S 0] [S 74] [S 0] [S 0] [S 73] [S 73] [S 0] 
  12 [S 74] [S 0] [S 74] [S 70] [S 74] [S 0] [S 0] [S 0] 
  13 [S 0] [S 74] [S 73] [S 0] [S 0] [S 73] [S 0] [S 74] 
  14 [S 0] [S 74] [S 0] [S 74] [S 74] [S 0] [S 0] [S 74] 
  15 [S 0] [S 73] [S 74] [S 0] [S 73] [S 0] [S 73] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 45) = 610
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG | (75) latency = 198
LOG | (75) latency = 188
LOG | (75) latency = 125
LOG | (75) latency = 125
flushWriteBuffer | now: 724109
flushWriteBuffer | empty!
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 125
LOG | (75) latency = 125
ENDING EPOCH [75]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 75] [S 0] [M 75] [M 75] [M 75] [S 0] 
   1 [S 74] [S 0] [S 73] [S 0] [M 75] [S 74] [S 73] [S 0] 
   2 [M 75] [M 75] [S 0] [M 75] [S 0] [S 0] [M 75] [M 75] 
   3 [S 0] [S 0] [S 0] [S 73] [S 73] [S 73] [S 74] [S 0] 
   4 [M 75] [M 75] [M 75] [S 0] [M 75] [S 0] [S 0] [S 0] 
   5 [S 0] [S 74] [S 73] [S 73] [S 0] [S 73] [S 0] [S 0] 
   6 [S 0] [S 0] [M 75] [M 75] [S 0] [M 75] [S 0] [M 75] 
   7 [S 73] [S 0] [S 0] [S 0] [S 73] [S 74] [S 0] [S 74] 
   8 [M 75] [M 75] [S 0] [M 75] [S 0] [S 0] [M 75] [S 0] 
   9 [S 0] [S 73] [S 74] [S 73] [S 73] [S 0] [S 0] [S 0] 
  10 [S 0] [M 75] [S 0] [S 0] [M 75] [M 75] [M 75] [S 0] 
  11 [S 74] [S 0] [S 74] [S 0] [S 0] [S 73] [S 73] [S 0] 
  12 [M 75] [S 0] [M 75] [M 75] [M 75] [S 0] [S 0] [S 0] 
  13 [S 0] [S 74] [S 0] [S 0] [S 0] [S 73] [S 0] [S 74] 
  14 [S 0] [M 75] [S 0] [M 75] [M 75] [S 0] [S 0] [M 75] 
  15 [S 0] [S 73] [S 74] [S 0] [S 73] [S 0] [S 73] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
cache block [75] stored in write buffer 
EPOCH [75] PERSISTED.
STARTING [76]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 75] [S 0] [S 75] [S 75] [S 75] [S 0] 
   1 [S 74] [S 0] [S 73] [S 0] [S 75] [S 74] [S 73] [S 0] 
   2 [S 75] [S 75] [S 0] [S 75] [S 0] [S 0] [S 75] [S 75] 
   3 [S 0] [S 0] [S 0] [S 73] [S 73] [S 73] [S 74] [S 0] 
   4 [S 75] [S 75] [S 75] [S 0] [S 75] [S 0] [S 0] [S 0] 
   5 [S 0] [S 74] [S 73] [S 73] [S 0] [S 73] [S 0] [S 0] 
   6 [S 0] [S 0] [S 75] [S 75] [S 0] [S 75] [S 0] [S 75] 
   7 [S 73] [S 0] [S 0] [S 0] [S 73] [S 74] [S 0] [S 74] 
   8 [S 75] [S 75] [S 0] [S 75] [S 0] [S 0] [S 75] [S 0] 
   9 [S 0] [S 73] [S 74] [S 73] [S 73] [S 0] [S 0] [S 0] 
  10 [S 0] [S 75] [S 0] [S 0] [S 75] [S 75] [S 75] [S 0] 
  11 [S 74] [S 0] [S 74] [S 0] [S 0] [S 73] [S 73] [S 0] 
  12 [S 75] [S 0] [S 75] [S 75] [S 75] [S 0] [S 0] [S 0] 
  13 [S 0] [S 74] [S 0] [S 0] [S 0] [S 73] [S 0] [S 74] 
  14 [S 0] [S 75] [S 0] [S 75] [S 75] [S 0] [S 0] [S 75] 
  15 [S 0] [S 73] [S 74] [S 0] [S 73] [S 0] [S 73] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 45) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 45) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 725109
flushWriteBuffer | empty!
flushWriteBuffer | now: 726109
flushWriteBuffer | empty!
LOG | (76) latency = 125
LOG | (76) latency = 125
LOG | (76) latency = 125
LOG | (76) latency = 125
LOG | (76) latency = 125
LOG | (76) latency = 125
LOG | (76) latency = 125
LOG | (76) latency = 125
ENDING EPOCH [76]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 76] [S 0] [M 76] [M 76] [M 76] [S 0] 
   1 [S 74] [S 0] [S 73] [S 0] [M 76] [S 74] [S 73] [S 0] 
   2 [M 76] [M 76] [S 0] [M 76] [S 0] [S 0] [M 76] [M 76] 
   3 [S 0] [S 0] [S 0] [S 73] [S 73] [S 73] [S 74] [S 0] 
   4 [M 76] [M 76] [M 76] [S 0] [M 76] [S 0] [S 0] [S 0] 
   5 [S 0] [S 74] [S 73] [S 73] [S 0] [S 73] [S 0] [S 0] 
   6 [S 0] [S 0] [M 76] [M 76] [S 0] [M 76] [S 0] [M 76] 
   7 [S 73] [S 0] [S 0] [S 0] [S 73] [S 74] [S 0] [S 74] 
   8 [M 76] [M 76] [S 0] [M 76] [S 0] [S 0] [M 76] [S 0] 
   9 [S 0] [S 73] [S 74] [S 73] [S 73] [S 0] [S 0] [S 0] 
  10 [S 0] [M 76] [S 0] [S 0] [M 76] [M 76] [M 76] [S 0] 
  11 [S 74] [S 0] [S 74] [S 0] [S 0] [S 73] [S 73] [S 0] 
  12 [M 76] [S 0] [M 76] [M 76] [M 76] [S 0] [S 0] [S 0] 
  13 [S 0] [S 74] [S 0] [S 0] [S 0] [S 73] [S 0] [S 74] 
  14 [S 0] [M 76] [S 0] [M 76] [M 76] [S 0] [S 0] [M 76] 
  15 [S 0] [S 73] [S 74] [S 0] [S 73] [S 0] [S 73] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
cache block [76] stored in write buffer 
EPOCH [76] PERSISTED.
STARTING [77]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 76] [S 0] [S 76] [S 76] [S 76] [S 0] 
   1 [S 74] [S 0] [S 73] [S 0] [S 76] [S 74] [S 73] [S 0] 
   2 [S 76] [S 76] [S 0] [S 76] [S 0] [S 0] [S 76] [S 76] 
   3 [S 0] [S 0] [S 0] [S 73] [S 73] [S 73] [S 74] [S 0] 
   4 [S 76] [S 76] [S 76] [S 0] [S 76] [S 0] [S 0] [S 0] 
   5 [S 0] [S 74] [S 73] [S 73] [S 0] [S 73] [S 0] [S 0] 
   6 [S 0] [S 0] [S 76] [S 76] [S 0] [S 76] [S 0] [S 76] 
   7 [S 73] [S 0] [S 0] [S 0] [S 73] [S 74] [S 0] [S 74] 
   8 [S 76] [S 76] [S 0] [S 76] [S 0] [S 0] [S 76] [S 0] 
   9 [S 0] [S 73] [S 74] [S 73] [S 73] [S 0] [S 0] [S 0] 
  10 [S 0] [S 76] [S 0] [S 0] [S 76] [S 76] [S 76] [S 0] 
  11 [S 74] [S 0] [S 74] [S 0] [S 0] [S 73] [S 73] [S 0] 
  12 [S 76] [S 0] [S 76] [S 76] [S 76] [S 0] [S 0] [S 0] 
  13 [S 0] [S 74] [S 0] [S 0] [S 0] [S 73] [S 0] [S 74] 
  14 [S 0] [S 76] [S 0] [S 76] [S 76] [S 0] [S 0] [S 76] 
  15 [S 0] [S 73] [S 74] [S 0] [S 73] [S 0] [S 73] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (77) latency = 125
LOG | (77) latency = 125
flushWriteBuffer | now: 727109
flushWriteBuffer | empty!
LOG | (77) latency = 125
LOG | (77) latency = 125
LOG | (77) latency = 125
LOG | (77) latency = 125
LOG | (77) latency = 125
LOG | (77) latency = 125
ENDING EPOCH [77]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 77] [S 0] [M 77] [M 77] [M 77] [S 0] 
   1 [S 74] [S 0] [S 73] [S 0] [M 77] [S 74] [S 73] [S 0] 
   2 [M 77] [M 77] [S 0] [M 77] [S 0] [S 0] [M 77] [M 77] 
   3 [S 0] [S 0] [S 0] [S 73] [S 73] [S 73] [S 74] [S 0] 
   4 [M 77] [M 77] [M 77] [S 0] [M 77] [S 0] [S 0] [S 0] 
   5 [S 0] [S 74] [S 73] [S 73] [S 0] [S 73] [S 0] [S 0] 
   6 [S 0] [S 0] [M 77] [M 77] [S 0] [M 77] [S 0] [M 77] 
   7 [S 73] [S 0] [S 0] [S 0] [S 73] [S 74] [S 0] [S 74] 
   8 [M 77] [M 77] [S 0] [M 77] [S 0] [S 0] [M 77] [S 0] 
   9 [S 0] [S 73] [S 74] [S 73] [S 73] [S 0] [S 0] [S 0] 
  10 [S 0] [M 77] [S 0] [S 0] [M 77] [M 77] [M 77] [S 0] 
  11 [S 74] [S 0] [S 74] [S 0] [S 0] [S 73] [S 73] [S 0] 
  12 [M 77] [S 0] [M 77] [M 77] [M 77] [S 0] [S 0] [S 0] 
  13 [S 0] [S 74] [S 0] [S 0] [S 0] [S 73] [S 0] [S 74] 
  14 [S 0] [M 77] [S 0] [M 77] [M 77] [S 0] [S 0] [M 77] 
  15 [S 0] [S 73] [S 74] [S 0] [S 73] [S 0] [S 73] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
cache block [77] stored in write buffer 
EPOCH [77] PERSISTED.
STARTING [78]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] 
   1 [S 74] [S 0] [S 73] [S 0] [S 77] [S 74] [S 73] [S 0] 
   2 [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] 
   3 [S 0] [S 0] [S 0] [S 73] [S 73] [S 73] [S 74] [S 0] 
   4 [S 77] [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 0] 
   5 [S 0] [S 74] [S 73] [S 73] [S 0] [S 73] [S 0] [S 0] 
   6 [S 0] [S 0] [S 77] [S 77] [S 0] [S 77] [S 0] [S 77] 
   7 [S 73] [S 0] [S 0] [S 0] [S 73] [S 74] [S 0] [S 74] 
   8 [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 77] [S 0] 
   9 [S 0] [S 73] [S 74] [S 73] [S 73] [S 0] [S 0] [S 0] 
  10 [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] [S 77] [S 0] 
  11 [S 74] [S 0] [S 74] [S 0] [S 0] [S 73] [S 73] [S 0] 
  12 [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] [S 0] [S 0] 
  13 [S 0] [S 74] [S 0] [S 0] [S 0] [S 73] [S 0] [S 74] 
  14 [S 0] [S 77] [S 0] [S 77] [S 77] [S 0] [S 0] [S 77] 
  15 [S 0] [S 73] [S 74] [S 0] [S 73] [S 0] [S 73] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (78) latency = 299
LOG | (78) latency = 293
LOG | (78) latency = 286
flushWriteBuffer | now: 728109
flushWriteBuffer | empty!
flushWriteBuffer | now: 729109
flushWriteBuffer | empty!
LOG | (78) latency = 139
LOG | (78) latency = 133
LOG | (78) latency = 138
LOG | (78) latency = 131
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 130
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 129
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 130
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 130
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 125
LOG | (78) latency = 129
LOG | (78) latency = 125
ENDING EPOCH [78]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (21.09%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] 
   1 [M 78] [S 0] [M 78] [S 0] [M 78] [S 74] [M 78] [S 0] 
   2 [M 78] [S 77] [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] 
   3 [S 0] [S 0] [S 0] [M 78] [M 78] [M 78] [S 74] [S 0] 
   4 [S 77] [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 0] 
   5 [S 0] [S 74] [M 78] [M 78] [S 0] [M 78] [S 0] [S 0] 
   6 [S 0] [S 0] [S 77] [S 77] [S 0] [S 77] [S 0] [S 77] 
   7 [M 78] [S 0] [S 0] [S 0] [M 78] [M 78] [S 0] [M 78] 
   8 [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 77] [S 0] 
   9 [S 0] [M 78] [S 74] [S 73] [M 78] [S 0] [S 0] [M 78] 
  10 [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] [S 77] [S 0] 
  11 [S 74] [S 0] [S 74] [S 0] [M 78] [M 78] [M 78] [S 0] 
  12 [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] [S 0] [S 0] 
  13 [S 0] [M 78] [S 0] [M 78] [S 0] [M 78] [S 0] [S 0] 
  14 [S 0] [S 77] [S 0] [S 77] [S 77] [S 0] [S 0] [S 77] 
  15 [S 0] [M 78] [S 74] [S 0] [M 78] [S 0] [M 78] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 7: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 2: 12.5%
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
cache block [78] stored in write buffer 
EPOCH [78] PERSISTED.
STARTING [79]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] 
   1 [S 78] [S 0] [S 78] [S 0] [S 78] [S 74] [S 78] [S 0] 
   2 [S 78] [S 77] [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] 
   3 [S 0] [S 0] [S 0] [S 78] [S 78] [S 78] [S 74] [S 0] 
   4 [S 77] [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 0] 
   5 [S 0] [S 74] [S 78] [S 78] [S 0] [S 78] [S 0] [S 0] 
   6 [S 0] [S 0] [S 77] [S 77] [S 0] [S 77] [S 0] [S 77] 
   7 [S 78] [S 0] [S 0] [S 0] [S 78] [S 78] [S 0] [S 78] 
   8 [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 77] [S 0] 
   9 [S 0] [S 78] [S 74] [S 73] [S 78] [S 0] [S 0] [S 78] 
  10 [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] [S 77] [S 0] 
  11 [S 74] [S 0] [S 74] [S 0] [S 78] [S 78] [S 78] [S 0] 
  12 [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] [S 0] [S 0] 
  13 [S 0] [S 78] [S 0] [S 78] [S 0] [S 78] [S 0] [S 0] 
  14 [S 0] [S 77] [S 0] [S 77] [S 77] [S 0] [S 0] [S 77] 
  15 [S 0] [S 78] [S 74] [S 0] [S 78] [S 0] [S 78] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG | (79) latency = 233
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 130
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
flushWriteBuffer | now: 730109
flushWriteBuffer | empty!
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
LOG | (79) latency = 125
ENDING EPOCH [79]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] 
   1 [M 79] [S 0] [M 79] [S 0] [M 79] [M 79] [M 79] [S 0] 
   2 [M 79] [S 77] [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] 
   3 [S 0] [S 0] [S 0] [M 79] [M 79] [M 79] [M 79] [S 0] 
   4 [S 77] [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 0] 
   5 [S 0] [M 79] [M 79] [M 79] [S 0] [M 79] [S 0] [S 0] 
   6 [S 0] [S 0] [S 77] [S 77] [S 0] [S 77] [S 0] [S 77] 
   7 [M 79] [S 0] [S 0] [S 0] [M 79] [M 79] [S 0] [M 79] 
   8 [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 77] [S 0] 
   9 [S 0] [M 79] [S 74] [M 79] [M 79] [S 0] [S 0] [M 79] 
  10 [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] [S 77] [S 0] 
  11 [M 79] [S 0] [S 74] [S 0] [M 79] [M 79] [M 79] [S 0] 
  12 [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] [S 0] [S 0] 
  13 [S 0] [M 79] [S 0] [M 79] [M 79] [M 79] [S 0] [S 0] 
  14 [S 0] [S 77] [S 0] [S 77] [S 77] [S 0] [S 0] [S 77] 
  15 [M 79] [M 79] [S 0] [S 0] [M 79] [S 0] [M 79] [S 0] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
cache block [79] stored in write buffer 
EPOCH [79] PERSISTED.
STARTING [80]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] 
   1 [S 79] [S 0] [S 79] [S 0] [S 79] [S 79] [S 79] [S 0] 
   2 [S 79] [S 77] [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] 
   3 [S 0] [S 0] [S 0] [S 79] [S 79] [S 79] [S 79] [S 0] 
   4 [S 77] [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 0] 
   5 [S 0] [S 79] [S 79] [S 79] [S 0] [S 79] [S 0] [S 0] 
   6 [S 0] [S 0] [S 77] [S 77] [S 0] [S 77] [S 0] [S 77] 
   7 [S 79] [S 0] [S 0] [S 0] [S 79] [S 79] [S 0] [S 79] 
   8 [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 77] [S 0] 
   9 [S 0] [S 79] [S 74] [S 79] [S 79] [S 0] [S 0] [S 79] 
  10 [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] [S 77] [S 0] 
  11 [S 79] [S 0] [S 74] [S 0] [S 79] [S 79] [S 79] [S 0] 
  12 [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] [S 0] [S 0] 
  13 [S 0] [S 79] [S 0] [S 79] [S 79] [S 79] [S 0] [S 0] 
  14 [S 0] [S 77] [S 0] [S 77] [S 77] [S 0] [S 0] [S 77] 
  15 [S 79] [S 79] [S 0] [S 0] [S 79] [S 0] [S 79] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 45) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 45) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 731109
flushWriteBuffer | empty!
LOG | (80) latency = 125
LOG | (80) latency = 125
LOG | (80) latency = 125
LOG | (80) latency = 125
LOG | (80) latency = 125
LOG | (80) latency = 125
ENDING EPOCH [80]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] 
   1 [M 80] [S 0] [M 80] [S 0] [M 80] [S 79] [M 80] [S 0] 
   2 [M 80] [S 77] [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] 
   3 [S 0] [S 0] [S 0] [M 80] [S 79] [M 80] [M 80] [S 0] 
   4 [S 77] [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 0] 
   5 [S 0] [S 79] [M 80] [M 80] [S 0] [M 80] [S 0] [S 0] 
   6 [S 0] [S 0] [S 77] [S 77] [S 0] [S 77] [S 0] [S 77] 
   7 [M 80] [S 0] [S 0] [S 0] [M 80] [M 80] [S 0] [S 79] 
   8 [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 77] [S 0] 
   9 [S 0] [S 79] [S 0] [M 80] [M 80] [S 0] [S 0] [M 80] 
  10 [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] [S 77] [S 0] 
  11 [S 79] [S 0] [S 74] [S 0] [M 80] [M 80] [M 80] [S 0] 
  12 [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] [S 0] [S 0] 
  13 [S 0] [S 79] [S 0] [M 80] [M 80] [M 80] [S 0] [S 0] 
  14 [S 0] [S 77] [S 0] [S 77] [S 77] [S 0] [S 0] [S 77] 
  15 [M 80] [M 80] [S 0] [S 0] [S 79] [S 0] [M 80] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 2: 12.5%
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
cache block [80] stored in write buffer 
EPOCH [80] PERSISTED.
STARTING [81]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] 
   1 [S 80] [S 0] [S 80] [S 0] [S 80] [S 79] [S 80] [S 0] 
   2 [S 80] [S 77] [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] 
   3 [S 0] [S 0] [S 0] [S 80] [S 79] [S 80] [S 80] [S 0] 
   4 [S 77] [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 0] 
   5 [S 0] [S 79] [S 80] [S 80] [S 0] [S 80] [S 0] [S 0] 
   6 [S 0] [S 0] [S 77] [S 77] [S 0] [S 77] [S 0] [S 77] 
   7 [S 80] [S 0] [S 0] [S 0] [S 80] [S 80] [S 0] [S 79] 
   8 [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 77] [S 0] 
   9 [S 0] [S 79] [S 0] [S 80] [S 80] [S 0] [S 0] [S 80] 
  10 [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] [S 77] [S 0] 
  11 [S 79] [S 0] [S 74] [S 0] [S 80] [S 80] [S 80] [S 0] 
  12 [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] [S 0] [S 0] 
  13 [S 0] [S 79] [S 0] [S 80] [S 80] [S 80] [S 0] [S 0] 
  14 [S 0] [S 77] [S 0] [S 77] [S 77] [S 0] [S 0] [S 77] 
  15 [S 80] [S 80] [S 0] [S 0] [S 79] [S 0] [S 80] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 45) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 45) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
flushWriteBuffer | now: 732109
flushWriteBuffer | empty!
flushWriteBuffer | now: 733109
flushWriteBuffer | empty!
LOG | (81) latency = 125
LOG | (81) latency = 125
LOG | (81) latency = 125
LOG | (81) latency = 125
LOG | (81) latency = 125
LOG | (81) latency = 125
LOG | (81) latency = 125
LOG | (81) latency = 125
ENDING EPOCH [81]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] 
   1 [M 81] [S 0] [M 81] [S 0] [M 81] [M 81] [M 81] [S 0] 
   2 [M 81] [S 77] [S 0] [S 77] [S 0] [S 0] [S 0] [S 77] 
   3 [S 0] [S 0] [S 0] [M 81] [M 81] [M 81] [M 81] [S 0] 
   4 [S 77] [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 0] 
   5 [S 0] [M 81] [M 81] [M 81] [S 0] [M 81] [S 0] [S 0] 
   6 [S 0] [S 0] [S 77] [S 77] [S 0] [S 77] [S 0] [S 77] 
   7 [M 81] [S 0] [S 0] [S 0] [M 81] [M 81] [S 0] [M 81] 
   8 [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 77] [S 0] 
   9 [S 0] [M 81] [S 0] [M 81] [M 81] [S 0] [S 0] [M 81] 
  10 [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] [S 77] [S 0] 
  11 [M 81] [S 0] [S 74] [S 0] [M 81] [M 81] [M 81] [S 0] 
  12 [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] [S 0] [S 0] 
  13 [S 0] [M 81] [S 0] [M 81] [M 81] [M 81] [S 0] [S 0] 
  14 [S 0] [S 77] [S 0] [S 77] [S 77] [S 0] [S 0] [S 77] 
  15 [M 81] [M 81] [S 0] [S 0] [M 81] [S 0] [M 81] [S 0] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
cache block [81] stored in write buffer 
EPOCH [81] PERSISTED.
STARTING [82]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] 
   1 [S 81] [S 0] [S 81] [S 0] [S 81] [S 81] [S 81] [S 0] 
   2 [S 81] [S 77] [S 0] [S 77] [S 0] [S 0] [S 0] [S 77] 
   3 [S 0] [S 0] [S 0] [S 81] [S 81] [S 81] [S 81] [S 0] 
   4 [S 77] [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 0] 
   5 [S 0] [S 81] [S 81] [S 81] [S 0] [S 81] [S 0] [S 0] 
   6 [S 0] [S 0] [S 77] [S 77] [S 0] [S 77] [S 0] [S 77] 
   7 [S 81] [S 0] [S 0] [S 0] [S 81] [S 81] [S 0] [S 81] 
   8 [S 77] [S 77] [S 0] [S 77] [S 0] [S 0] [S 77] [S 0] 
   9 [S 0] [S 81] [S 0] [S 81] [S 81] [S 0] [S 0] [S 81] 
  10 [S 0] [S 77] [S 0] [S 0] [S 77] [S 77] [S 77] [S 0] 
  11 [S 81] [S 0] [S 74] [S 0] [S 81] [S 81] [S 81] [S 0] 
  12 [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] [S 0] [S 0] 
  13 [S 0] [S 81] [S 0] [S 81] [S 81] [S 81] [S 0] [S 0] 
  14 [S 0] [S 77] [S 0] [S 77] [S 77] [S 0] [S 0] [S 77] 
  15 [S 81] [S 81] [S 0] [S 0] [S 81] [S 0] [S 81] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 45) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 45) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (82) latency = 125
LOG | (82) latency = 125
flushWriteBuffer | now: 734109
flushWriteBuffer | empty!
LOG | (82) latency = 125
LOG | (82) latency = 127
LOG | (82) latency = 131
LOG | (82) latency = 135
LOG | (82) latency = 140
LOG | (82) latency = 145
LOG | (82) latency = 149
LOG | (82) latency = 153
LOG | (82) latency = 157
LOG | (82) latency = 161
LOG | (82) latency = 166
LOG | (82) latency = 168
LOG | (82) latency = 172
LOG | (82) latency = 174
LOG | (82) latency = 179
LOG | (82) latency = 183
LOG | (82) latency = 187
LOG | (82) latency = 190
LOG | (82) latency = 195
LOG | (82) latency = 198
LOG | (82) latency = 125
LOG | (82) latency = 129
LOG | (82) latency = 132
LOG | (82) latency = 136
LOG | (82) latency = 139
LOG | (82) latency = 125
flushWriteBuffer | now: 735109
flushWriteBuffer | empty!
flushWriteBuffer | now: 736109
flushWriteBuffer | empty!
LOG | (82) latency = 125
LOG | (82) latency = 125
LOG | (82) latency = 125
LOG | (82) latency = 125
LOG | (82) latency = 125
LOG | (82) latency = 125
LOG | (82) latency = 129
ENDING EPOCH [82]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (21.09%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 82] [S 0] [M 82] [S 77] [S 0] [S 0] 
   1 [S 81] [M 82] [S 81] [S 0] [M 82] [M 82] [S 81] [S 0] 
   2 [M 82] [M 82] [S 0] [S 77] [S 0] [S 0] [S 0] [S 77] 
   3 [S 0] [M 82] [S 0] [M 82] [M 82] [S 0] [M 82] [S 0] 
   4 [S 77] [S 77] [M 82] [S 0] [S 0] [S 0] [S 0] [M 82] 
   5 [S 0] [M 82] [S 81] [S 81] [S 0] [S 81] [S 0] [M 82] 
   6 [S 0] [S 0] [M 82] [S 0] [S 0] [S 77] [S 0] [S 77] 
   7 [M 82] [S 0] [S 0] [S 0] [S 0] [S 81] [S 0] [M 82] 
   8 [S 77] [S 0] [S 0] [S 77] [S 0] [S 0] [S 0] [S 0] 
   9 [S 0] [M 82] [S 0] [M 82] [S 81] [S 0] [M 82] [S 81] 
  10 [S 0] [S 0] [S 0] [S 0] [S 77] [S 77] [S 77] [S 0] 
  11 [M 82] [S 0] [S 0] [S 0] [S 81] [S 81] [S 81] [S 0] 
  12 [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] [S 0] [S 0] 
  13 [S 0] [M 82] [S 0] [S 81] [M 82] [S 81] [S 0] [S 0] 
  14 [S 0] [S 0] [S 0] [S 77] [S 77] [S 0] [S 0] [S 77] 
  15 [M 82] [M 82] [S 0] [S 0] [M 82] [S 0] [S 81] [S 0] 
============================================================
scanning set 3: 50.0%
scanning set 1: 37.5%
scanning set 9: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 2: 25.0%
scanning set 4: 25.0%
scanning set 5: 25.0%
scanning set 7: 25.0%
scanning set 13: 25.0%
scanning set 6: 12.5%
scanning set 11: 12.5%
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
cache block [82] stored in write buffer 
EPOCH [82] PERSISTED.
STARTING [83]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 82] [S 0] [S 82] [S 77] [S 0] [S 0] 
   1 [S 81] [S 82] [S 81] [S 0] [S 82] [S 82] [S 81] [S 0] 
   2 [S 82] [S 82] [S 0] [S 77] [S 0] [S 0] [S 0] [S 77] 
   3 [S 0] [S 82] [S 0] [S 82] [S 82] [S 0] [S 82] [S 0] 
   4 [S 77] [S 77] [S 82] [S 0] [S 0] [S 0] [S 0] [S 82] 
   5 [S 0] [S 82] [S 81] [S 81] [S 0] [S 81] [S 0] [S 82] 
   6 [S 0] [S 0] [S 82] [S 0] [S 0] [S 77] [S 0] [S 77] 
   7 [S 82] [S 0] [S 0] [S 0] [S 0] [S 81] [S 0] [S 82] 
   8 [S 77] [S 0] [S 0] [S 77] [S 0] [S 0] [S 0] [S 0] 
   9 [S 0] [S 82] [S 0] [S 82] [S 81] [S 0] [S 82] [S 81] 
  10 [S 0] [S 0] [S 0] [S 0] [S 77] [S 77] [S 77] [S 0] 
  11 [S 82] [S 0] [S 0] [S 0] [S 81] [S 81] [S 81] [S 0] 
  12 [S 77] [S 0] [S 77] [S 77] [S 77] [S 0] [S 0] [S 0] 
  13 [S 0] [S 82] [S 0] [S 81] [S 82] [S 81] [S 0] [S 0] 
  14 [S 0] [S 0] [S 0] [S 77] [S 77] [S 0] [S 0] [S 77] 
  15 [S 82] [S 82] [S 0] [S 0] [S 82] [S 0] [S 81] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (374 + 0) = 374
LOG AND STORE | dram_latency + log_latency = total_latency: (379 + 0) = 379
LOG AND STORE | dram_latency + log_latency = total_latency: (384 + 0) = 384
LOG AND STORE | dram_latency + log_latency = total_latency: (389 + 0) = 389
LOG AND STORE | dram_latency + log_latency = total_latency: (394 + 0) = 394
LOG AND STORE | dram_latency + log_latency = total_latency: (399 + 0) = 399
LOG AND STORE | dram_latency + log_latency = total_latency: (404 + 0) = 404
LOG AND STORE | dram_latency + log_latency = total_latency: (409 + 0) = 409
LOG AND STORE | dram_latency + log_latency = total_latency: (414 + 0) = 414
LOG AND STORE | dram_latency + log_latency = total_latency: (419 + 0) = 419
LOG AND STORE | dram_latency + log_latency = total_latency: (424 + 0) = 424
LOG AND STORE | dram_latency + log_latency = total_latency: (429 + 0) = 429
LOG AND STORE | dram_latency + log_latency = total_latency: (434 + 45) = 479
LOG AND STORE | dram_latency + log_latency = total_latency: (439 + 0) = 439
LOG AND STORE | dram_latency + log_latency = total_latency: (444 + 0) = 444
LOG AND STORE | dram_latency + log_latency = total_latency: (449 + 0) = 449
LOG AND STORE | dram_latency + log_latency = total_latency: (454 + 0) = 454
LOG AND STORE | dram_latency + log_latency = total_latency: (459 + 0) = 459
LOG AND STORE | dram_latency + log_latency = total_latency: (464 + 0) = 464
LOG AND STORE | dram_latency + log_latency = total_latency: (469 + 0) = 469
LOG AND STORE | dram_latency + log_latency = total_latency: (474 + 0) = 474
LOG AND STORE | dram_latency + log_latency = total_latency: (479 + 0) = 479
LOG AND STORE | dram_latency + log_latency = total_latency: (484 + 0) = 484
LOG AND STORE | dram_latency + log_latency = total_latency: (489 + 0) = 489
LOG AND STORE | dram_latency + log_latency = total_latency: (494 + 0) = 494
LOG AND STORE | dram_latency + log_latency = total_latency: (499 + 0) = 499
LOG AND STORE | dram_latency + log_latency = total_latency: (504 + 0) = 504
LOG | (83) latency = 265
LOG | (83) latency = 265
LOG | (83) latency = 266
LOG | (83) latency = 271
LOG | (83) latency = 273
LOG | (83) latency = 275
LOG | (83) latency = 276
LOG | (83) latency = 125
flushWriteBuffer | now: 737109
flushWriteBuffer | empty!
flushWriteBuffer | now: 738109
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 739109
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 740109
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 741109
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 127
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 742109
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 743109
flushWriteBuffer | empty!
flushWriteBuffer | now: 744109
flushWriteBuffer | empty!
flushWriteBuffer | now: 745109
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 127
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 746109
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 747109
flushWriteBuffer | empty!
flushWriteBuffer | now: 748109
flushWriteBuffer | empty!
flushWriteBuffer | now: 749109
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 127
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 750109
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 751109
flushWriteBuffer | empty!
flushWriteBuffer | now: 752109
flushWriteBuffer | empty!
flushWriteBuffer | now: 753109
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 127
LOG | (83) latency = 125
flushWriteBuffer | now: 754109
flushWriteBuffer | empty!
flushWriteBuffer | now: 755109
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
LOG | (83) latency = 125
flushWriteBuffer | now: 756109
flushWriteBuffer | empty!
flushWriteBuffer | now: 757109
flushWriteBuffer | empty!
LOG | (83) latency = 125
LOG | (83) latency = 127
flushWriteBuffer | now: 758109
flushWriteBuffer | empty!
LOG | (83) latency = 125
ENDING EPOCH [83]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (37.50%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [M 83] [M 83] [S 0] [M 83] [S 0] [S 0] [M 83] 
   1 [M 83] [M 83] [S 0] [S 0] [M 83] [M 83] [S 0] [S 0] 
   2 [M 83] [M 83] [M 83] [S 0] [M 83] [S 0] [S 0] [S 0] 
   3 [S 0] [M 83] [M 83] [M 83] [S 0] [S 0] [S 0] [S 0] 
   4 [M 83] [M 83] [M 83] [S 0] [S 0] [S 0] [S 0] [M 83] 
   5 [S 0] [S 82] [M 83] [S 81] [S 0] [M 83] [S 0] [M 83] 
   6 [S 0] [S 0] [M 83] [S 0] [M 83] [S 0] [S 0] [M 83] 
   7 [M 83] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [M 83] 
   8 [M 83] [S 0] [S 0] [M 83] [S 0] [S 0] [S 0] [S 0] 
   9 [M 83] [S 82] [S 0] [S 82] [M 83] [S 0] [S 82] [S 81] 
  10 [S 0] [S 0] [S 0] [S 0] [M 83] [M 83] [M 83] [S 0] 
  11 [S 82] [M 83] [S 0] [S 0] [M 83] [S 81] [S 81] [M 83] 
  12 [M 83] [S 0] [S 0] [S 77] [M 83] [S 0] [S 0] [S 0] 
  13 [S 0] [S 82] [S 0] [M 83] [S 82] [S 0] [S 0] [M 83] 
  14 [S 0] [S 0] [M 83] [M 83] [M 83] [S 0] [S 0] [S 0] 
  15 [M 83] [M 83] [M 83] [S 0] [S 0] [S 0] [S 0] [M 83] 
============================================================
scanning set 0: 50.0%
scanning set 1: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 15: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 6: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 14: 37.5%
scanning set 7: 25.0%
scanning set 8: 25.0%
scanning set 9: 25.0%
scanning set 12: 25.0%
scanning set 13: 25.0%
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
cache block [83] stored in write buffer 
EPOCH [83] PERSISTED.
STARTING [84]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 83] [S 83] [S 0] [S 83] [S 0] [S 0] [S 83] 
   1 [S 83] [S 83] [S 0] [S 0] [S 83] [S 83] [S 0] [S 0] 
   2 [S 83] [S 83] [S 83] [S 0] [S 83] [S 0] [S 0] [S 0] 
   3 [S 0] [S 83] [S 83] [S 83] [S 0] [S 0] [S 0] [S 0] 
   4 [S 83] [S 83] [S 83] [S 0] [S 0] [S 0] [S 0] [S 83] 
   5 [S 0] [S 82] [S 83] [S 81] [S 0] [S 83] [S 0] [S 83] 
   6 [S 0] [S 0] [S 83] [S 0] [S 83] [S 0] [S 0] [S 83] 
   7 [S 83] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 83] 
   8 [S 83] [S 0] [S 0] [S 83] [S 0] [S 0] [S 0] [S 0] 
   9 [S 83] [S 82] [S 0] [S 82] [S 83] [S 0] [S 82] [S 81] 
  10 [S 0] [S 0] [S 0] [S 0] [S 83] [S 83] [S 83] [S 0] 
  11 [S 82] [S 83] [S 0] [S 0] [S 83] [S 81] [S 81] [S 83] 
  12 [S 83] [S 0] [S 0] [S 77] [S 83] [S 0] [S 0] [S 0] 
  13 [S 0] [S 82] [S 0] [S 83] [S 82] [S 0] [S 0] [S 83] 
  14 [S 0] [S 0] [S 83] [S 83] [S 83] [S 0] [S 0] [S 0] 
  15 [S 83] [S 83] [S 83] [S 0] [S 0] [S 0] [S 0] [S 83] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 45) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 45) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 45) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 0) = 605
LOG | (84) latency = 201
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
flushWriteBuffer | now: 759109
flushWriteBuffer | empty!
flushWriteBuffer | now: 760109
flushWriteBuffer | empty!
flushWriteBuffer | now: 761109
flushWriteBuffer | empty!
flushWriteBuffer | now: 762109
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 128
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
flushWriteBuffer | now: 763109
flushWriteBuffer | empty!
LOG | (84) latency = 125
flushWriteBuffer | now: 764109
flushWriteBuffer | empty!
flushWriteBuffer | now: 765109
flushWriteBuffer | empty!
flushWriteBuffer | now: 766109
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 127
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
flushWriteBuffer | now: 767109
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 125
flushWriteBuffer | now: 768109
flushWriteBuffer | empty!
flushWriteBuffer | now: 769109
flushWriteBuffer | empty!
flushWriteBuffer | now: 770109
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 127
LOG | (84) latency = 125
LOG | (84) latency = 125
flushWriteBuffer | now: 771109
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
flushWriteBuffer | now: 772109
flushWriteBuffer | empty!
flushWriteBuffer | now: 773109
flushWriteBuffer | empty!
flushWriteBuffer | now: 774109
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 128
LOG | (84) latency = 125
flushWriteBuffer | now: 775109
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
flushWriteBuffer | now: 776109
flushWriteBuffer | empty!
flushWriteBuffer | now: 777109
flushWriteBuffer | empty!
flushWriteBuffer | now: 778109
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 127
flushWriteBuffer | now: 779109
flushWriteBuffer | empty!
flushWriteBuffer | now: 780109
flushWriteBuffer | empty!
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
LOG | (84) latency = 125
flushWriteBuffer | now: 781109
flushWriteBuffer | empty!
flushWriteBuffer | now: 782109
flushWriteBuffer | empty!
flushWriteBuffer | now: 783109
flushWriteBuffer | empty!
LOG | (84) latency = 125
ENDING EPOCH [84]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (42.19%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 84] [S 83] [M 84] [S 0] [M 84] [S 0] [S 0] [M 84] 
   1 [M 84] [M 84] [S 0] [M 84] [M 84] [S 83] [S 0] [S 0] 
   2 [M 84] [M 84] [M 84] [S 0] [S 83] [S 0] [M 84] [S 0] 
   3 [S 0] [M 84] [M 84] [M 84] [S 0] [S 0] [S 0] [M 84] 
   4 [S 83] [S 83] [M 84] [S 0] [S 0] [M 84] [M 84] [M 84] 
   5 [S 0] [M 84] [S 83] [M 84] [S 0] [S 83] [M 84] [S 83] 
   6 [M 84] [M 84] [S 83] [S 0] [S 83] [S 0] [M 84] [M 84] 
   7 [M 84] [M 84] [M 84] [S 0] [S 0] [S 0] [M 84] [S 83] 
   8 [S 83] [S 0] [M 84] [S 83] [M 84] [M 84] [S 0] [S 0] 
   9 [S 83] [M 84] [S 0] [M 84] [S 83] [S 0] [S 82] [M 84] 
  10 [M 84] [S 0] [S 0] [M 84] [S 83] [S 83] [S 83] [M 84] 
  11 [S 82] [S 83] [S 0] [M 84] [S 83] [M 84] [M 84] [S 83] 
  12 [S 83] [S 0] [S 0] [M 84] [S 83] [S 0] [M 84] [M 84] 
  13 [S 0] [M 84] [S 0] [S 83] [M 84] [S 0] [M 84] [S 83] 
  14 [M 84] [S 0] [S 83] [S 83] [S 83] [M 84] [S 0] [S 0] 
  15 [S 83] [M 84] [S 83] [M 84] [S 0] [M 84] [S 0] [S 83] 
============================================================
scanning set 0: 50.0%
scanning set 1: 50.0%
scanning set 2: 50.0%
scanning set 3: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 7: 50.0%
scanning set 5: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 12: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 14: 25.0%
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
cache block [84] stored in write buffer 
EPOCH [84] PERSISTED.
STARTING [85]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 84] [S 83] [S 84] [S 0] [S 84] [S 0] [S 0] [S 84] 
   1 [S 84] [S 84] [S 0] [S 84] [S 84] [S 83] [S 0] [S 0] 
   2 [S 84] [S 84] [S 84] [S 0] [S 83] [S 0] [S 84] [S 0] 
   3 [S 0] [S 84] [S 84] [S 84] [S 0] [S 0] [S 0] [S 84] 
   4 [S 83] [S 83] [S 84] [S 0] [S 0] [S 84] [S 84] [S 84] 
   5 [S 0] [S 84] [S 83] [S 84] [S 0] [S 83] [S 84] [S 83] 
   6 [S 84] [S 84] [S 83] [S 0] [S 83] [S 0] [S 84] [S 84] 
   7 [S 84] [S 84] [S 84] [S 0] [S 0] [S 0] [S 84] [S 83] 
   8 [S 83] [S 0] [S 84] [S 83] [S 84] [S 84] [S 0] [S 0] 
   9 [S 83] [S 84] [S 0] [S 84] [S 83] [S 0] [S 82] [S 84] 
  10 [S 84] [S 0] [S 0] [S 84] [S 83] [S 83] [S 83] [S 84] 
  11 [S 82] [S 83] [S 0] [S 84] [S 83] [S 84] [S 84] [S 83] 
  12 [S 83] [S 0] [S 0] [S 84] [S 83] [S 0] [S 84] [S 84] 
  13 [S 0] [S 84] [S 0] [S 83] [S 84] [S 0] [S 84] [S 83] 
  14 [S 84] [S 0] [S 83] [S 83] [S 83] [S 84] [S 0] [S 0] 
  15 [S 83] [S 84] [S 83] [S 84] [S 0] [S 84] [S 0] [S 83] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 45) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 45) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 45) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 0) = 605
LOG AND STORE | dram_latency + log_latency = total_latency: (610 + 0) = 610
LOG AND STORE | dram_latency + log_latency = total_latency: (615 + 45) = 660
LOG AND STORE | dram_latency + log_latency = total_latency: (620 + 0) = 620
LOG AND STORE | dram_latency + log_latency = total_latency: (625 + 0) = 625
LOG AND STORE | dram_latency + log_latency = total_latency: (630 + 0) = 630
LOG AND STORE | dram_latency + log_latency = total_latency: (635 + 0) = 635
LOG | (85) latency = 397
LOG | (85) latency = 234
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
flushWriteBuffer | now: 784109
flushWriteBuffer | empty!
LOG | (85) latency = 125
flushWriteBuffer | now: 785109
flushWriteBuffer | empty!
LOG | (85) latency = 125
flushWriteBuffer | now: 786109
flushWriteBuffer | empty!
flushWriteBuffer | now: 787109
flushWriteBuffer | empty!
LOG | (85) latency = 125
LOG | (85) latency = 128
LOG | (85) latency = 125
LOG | (85) latency = 125
flushWriteBuffer | now: 788109
flushWriteBuffer | empty!
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
flushWriteBuffer | now: 789109
flushWriteBuffer | empty!
flushWriteBuffer | now: 790109
flushWriteBuffer | empty!
flushWriteBuffer | now: 791109
flushWriteBuffer | empty!
LOG | (85) latency = 125
LOG | (85) latency = 127
LOG | (85) latency = 125
LOG | (85) latency = 125
flushWriteBuffer | now: 792109
flushWriteBuffer | empty!
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
flushWriteBuffer | now: 793109
flushWriteBuffer | empty!
flushWriteBuffer | now: 794109
flushWriteBuffer | empty!
flushWriteBuffer | now: 795109
flushWriteBuffer | empty!
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 128
flushWriteBuffer | now: 796109
flushWriteBuffer | empty!
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
flushWriteBuffer | now: 797109
flushWriteBuffer | empty!
flushWriteBuffer | now: 798109
flushWriteBuffer | empty!
flushWriteBuffer | now: 799109
flushWriteBuffer | empty!
flushWriteBuffer | now: 800109
flushWriteBuffer | empty!
LOG | (85) latency = 125
LOG | (85) latency = 127
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
LOG | (85) latency = 125
flushWriteBuffer | now: 801109
flushWriteBuffer | empty!
flushWriteBuffer | now: 802109
flushWriteBuffer | empty!
flushWriteBuffer | now: 803109
flushWriteBuffer | empty!
flushWriteBuffer | now: 804109
flushWriteBuffer | empty!
LOG | (85) latency = 125
LOG | (85) latency = 127
LOG | (85) latency = 125
ENDING EPOCH [85]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (37.50%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 85] [M 85] [M 85] [S 0] [M 85] [S 0] [S 0] [S 84] 
   1 [S 84] [S 84] [S 0] [M 85] [M 85] [M 85] [S 0] [S 0] 
   2 [M 85] [S 84] [M 85] [S 0] [M 85] [S 0] [M 85] [S 0] 
   3 [S 0] [M 85] [M 85] [M 85] [S 0] [S 0] [S 0] [M 85] 
   4 [M 85] [M 85] [S 84] [S 0] [S 0] [M 85] [S 84] [M 85] 
   5 [S 0] [S 84] [M 85] [S 84] [S 0] [S 83] [S 84] [M 85] 
   6 [S 84] [S 84] [M 85] [S 0] [M 85] [S 0] [S 84] [S 84] 
   7 [S 84] [S 84] [S 84] [S 0] [S 0] [M 85] [M 85] [S 0] 
   8 [M 85] [S 0] [S 84] [M 85] [S 84] [M 85] [S 0] [S 0] 
   9 [M 85] [S 84] [M 85] [S 84] [S 83] [S 0] [M 85] [S 84] 
  10 [S 84] [S 0] [M 85] [S 84] [M 85] [S 83] [S 83] [S 84] 
  11 [M 85] [M 85] [S 0] [S 84] [S 83] [S 84] [S 84] [S 83] 
  12 [M 85] [M 85] [S 0] [S 84] [S 83] [M 85] [S 84] [S 84] 
  13 [M 85] [S 84] [M 85] [M 85] [S 84] [S 0] [S 84] [S 83] 
  14 [S 84] [M 85] [S 83] [M 85] [S 83] [S 84] [M 85] [S 0] 
  15 [M 85] [M 85] [S 0] [S 84] [S 0] [S 84] [M 85] [M 85] 
============================================================
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 3: 50.0%
scanning set 4: 50.0%
scanning set 15: 50.0%
scanning set 1: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 12: 37.5%
scanning set 13: 37.5%
scanning set 14: 37.5%
scanning set 5: 25.0%
scanning set 6: 25.0%
scanning set 7: 25.0%
scanning set 10: 25.0%
scanning set 11: 25.0%
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
cache block [85] stored in write buffer 
EPOCH [85] PERSISTED.
STARTING [86]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 85] [S 85] [S 85] [S 0] [S 85] [S 0] [S 0] [S 84] 
   1 [S 84] [S 84] [S 0] [S 85] [S 85] [S 85] [S 0] [S 0] 
   2 [S 85] [S 84] [S 85] [S 0] [S 85] [S 0] [S 85] [S 0] 
   3 [S 0] [S 85] [S 85] [S 85] [S 0] [S 0] [S 0] [S 85] 
   4 [S 85] [S 85] [S 84] [S 0] [S 0] [S 85] [S 84] [S 85] 
   5 [S 0] [S 84] [S 85] [S 84] [S 0] [S 83] [S 84] [S 85] 
   6 [S 84] [S 84] [S 85] [S 0] [S 85] [S 0] [S 84] [S 84] 
   7 [S 84] [S 84] [S 84] [S 0] [S 0] [S 85] [S 85] [S 0] 
   8 [S 85] [S 0] [S 84] [S 85] [S 84] [S 85] [S 0] [S 0] 
   9 [S 85] [S 84] [S 85] [S 84] [S 83] [S 0] [S 85] [S 84] 
  10 [S 84] [S 0] [S 85] [S 84] [S 85] [S 83] [S 83] [S 84] 
  11 [S 85] [S 85] [S 0] [S 84] [S 83] [S 84] [S 84] [S 83] 
  12 [S 85] [S 85] [S 0] [S 84] [S 83] [S 85] [S 84] [S 84] 
  13 [S 85] [S 84] [S 85] [S 85] [S 84] [S 0] [S 84] [S 83] 
  14 [S 84] [S 85] [S 83] [S 85] [S 83] [S 84] [S 85] [S 0] 
  15 [S 85] [S 85] [S 0] [S 84] [S 0] [S 84] [S 85] [S 85] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 45) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 45) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 45) = 630
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 0) = 605
LOG | (86) latency = 201
LOG | (86) latency = 125
LOG | (86) latency = 125
flushWriteBuffer | now: 805109
flushWriteBuffer | empty!
LOG | (86) latency = 125
LOG | (86) latency = 125
flushWriteBuffer | now: 806109
flushWriteBuffer | empty!
flushWriteBuffer | now: 807109
flushWriteBuffer | empty!
flushWriteBuffer | now: 808109
flushWriteBuffer | empty!
LOG | (86) latency = 125
LOG | (86) latency = 127
LOG | (86) latency = 125
LOG | (86) latency = 125
flushWriteBuffer | now: 809109
flushWriteBuffer | empty!
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
flushWriteBuffer | now: 810109
flushWriteBuffer | empty!
flushWriteBuffer | now: 811109
flushWriteBuffer | empty!
flushWriteBuffer | now: 812109
flushWriteBuffer | empty!
LOG | (86) latency = 125
LOG | (86) latency = 127
LOG | (86) latency = 125
flushWriteBuffer | now: 813109
flushWriteBuffer | empty!
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
flushWriteBuffer | now: 814109
flushWriteBuffer | empty!
flushWriteBuffer | now: 815109
flushWriteBuffer | empty!
flushWriteBuffer | now: 816109
flushWriteBuffer | empty!
LOG | (86) latency = 125
LOG | (86) latency = 127
flushWriteBuffer | now: 817109
flushWriteBuffer | empty!
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
flushWriteBuffer | now: 818109
flushWriteBuffer | empty!
flushWriteBuffer | now: 819109
flushWriteBuffer | empty!
flushWriteBuffer | now: 820109
flushWriteBuffer | empty!
flushWriteBuffer | now: 821109
flushWriteBuffer | empty!
LOG | (86) latency = 125
LOG | (86) latency = 127
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
LOG | (86) latency = 125
flushWriteBuffer | now: 822109
flushWriteBuffer | empty!
LOG | (86) latency = 125
flushWriteBuffer | now: 823109
flushWriteBuffer | empty!
flushWriteBuffer | now: 824109
flushWriteBuffer | empty!
flushWriteBuffer | now: 825109
flushWriteBuffer | empty!
LOG | (86) latency = 125
LOG | (86) latency = 127
LOG | (86) latency = 125
ENDING EPOCH [86]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (37.50%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 85] [M 86] [M 86] [S 0] [M 86] [S 0] [S 0] [M 86] 
   1 [M 86] [M 86] [S 0] [S 85] [M 86] [M 86] [S 0] [S 0] 
   2 [M 86] [M 86] [M 86] [S 0] [M 86] [S 0] [S 85] [S 0] 
   3 [S 0] [M 86] [S 85] [M 86] [S 0] [S 0] [S 0] [M 86] 
   4 [M 86] [S 85] [M 86] [S 0] [S 0] [S 85] [M 86] [M 86] 
   5 [S 0] [S 84] [S 85] [M 86] [S 0] [M 86] [M 86] [S 85] 
   6 [M 86] [S 84] [S 85] [S 0] [S 85] [S 0] [M 86] [M 86] 
   7 [S 84] [M 86] [M 86] [S 0] [S 0] [S 85] [S 85] [S 0] 
   8 [S 85] [S 0] [M 86] [S 85] [M 86] [S 85] [S 0] [S 0] 
   9 [S 85] [S 84] [S 85] [S 84] [M 86] [S 0] [S 85] [M 86] 
  10 [M 86] [S 0] [S 85] [S 84] [S 85] [M 86] [M 86] [S 84] 
  11 [S 85] [S 85] [S 0] [S 84] [M 86] [M 86] [S 84] [M 86] 
  12 [S 85] [S 85] [S 0] [S 84] [M 86] [S 85] [M 86] [S 84] 
  13 [S 85] [M 86] [S 85] [S 85] [S 84] [S 0] [S 84] [M 86] 
  14 [M 86] [S 85] [M 86] [S 85] [M 86] [S 84] [S 85] [S 0] 
  15 [S 85] [M 86] [S 0] [M 86] [S 0] [M 86] [M 86] [S 85] 
============================================================
scanning set 0: 50.0%
scanning set 1: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 15: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 6: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 14: 37.5%
scanning set 7: 25.0%
scanning set 8: 25.0%
scanning set 9: 25.0%
scanning set 12: 25.0%
scanning set 13: 25.0%
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
cache block [86] stored in write buffer 
EPOCH [86] PERSISTED.
STARTING [87]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 85] [S 86] [S 86] [S 0] [S 86] [S 0] [S 0] [S 86] 
   1 [S 86] [S 86] [S 0] [S 85] [S 86] [S 86] [S 0] [S 0] 
   2 [S 86] [S 86] [S 86] [S 0] [S 86] [S 0] [S 85] [S 0] 
   3 [S 0] [S 86] [S 85] [S 86] [S 0] [S 0] [S 0] [S 86] 
   4 [S 86] [S 85] [S 86] [S 0] [S 0] [S 85] [S 86] [S 86] 
   5 [S 0] [S 84] [S 85] [S 86] [S 0] [S 86] [S 86] [S 85] 
   6 [S 86] [S 84] [S 85] [S 0] [S 85] [S 0] [S 86] [S 86] 
   7 [S 84] [S 86] [S 86] [S 0] [S 0] [S 85] [S 85] [S 0] 
   8 [S 85] [S 0] [S 86] [S 85] [S 86] [S 85] [S 0] [S 0] 
   9 [S 85] [S 84] [S 85] [S 84] [S 86] [S 0] [S 85] [S 86] 
  10 [S 86] [S 0] [S 85] [S 84] [S 85] [S 86] [S 86] [S 84] 
  11 [S 85] [S 85] [S 0] [S 84] [S 86] [S 86] [S 84] [S 86] 
  12 [S 85] [S 85] [S 0] [S 84] [S 86] [S 85] [S 86] [S 84] 
  13 [S 85] [S 86] [S 85] [S 85] [S 84] [S 0] [S 84] [S 86] 
  14 [S 86] [S 85] [S 86] [S 85] [S 86] [S 84] [S 85] [S 0] 
  15 [S 85] [S 86] [S 0] [S 86] [S 0] [S 86] [S 86] [S 85] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 45) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 45) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 45) = 630
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 0) = 605
LOG | (87) latency = 201
LOG | (87) latency = 125
LOG | (87) latency = 125
flushWriteBuffer | now: 826109
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 125
flushWriteBuffer | now: 827109
flushWriteBuffer | empty!
flushWriteBuffer | now: 828109
flushWriteBuffer | empty!
flushWriteBuffer | now: 829109
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 127
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
flushWriteBuffer | now: 830109
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
flushWriteBuffer | now: 831109
flushWriteBuffer | empty!
flushWriteBuffer | now: 832109
flushWriteBuffer | empty!
flushWriteBuffer | now: 833109
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 127
LOG | (87) latency = 125
flushWriteBuffer | now: 834109
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
flushWriteBuffer | now: 835109
flushWriteBuffer | empty!
flushWriteBuffer | now: 836109
flushWriteBuffer | empty!
flushWriteBuffer | now: 837109
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 127
flushWriteBuffer | now: 838109
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
flushWriteBuffer | now: 839109
flushWriteBuffer | empty!
flushWriteBuffer | now: 840109
flushWriteBuffer | empty!
flushWriteBuffer | now: 841109
flushWriteBuffer | empty!
flushWriteBuffer | now: 842109
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 128
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
flushWriteBuffer | now: 843109
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 125
flushWriteBuffer | now: 844109
flushWriteBuffer | empty!
flushWriteBuffer | now: 845109
flushWriteBuffer | empty!
flushWriteBuffer | now: 846109
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 127
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
flushWriteBuffer | now: 847109
flushWriteBuffer | empty!
LOG | (87) latency = 125
LOG | (87) latency = 125
LOG | (87) latency = 125
flushWriteBuffer | now: 848109
flushWriteBuffer | empty!
flushWriteBuffer | now: 849109
flushWriteBuffer | empty!
flushWriteBuffer | now: 850109
flushWriteBuffer | empty!
LOG | (87) latency = 125
ENDING EPOCH [87]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (42.19%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 87] [S 86] [M 87] [S 0] [M 87] [S 0] [S 0] [M 87] 
   1 [M 87] [M 87] [S 0] [M 87] [M 87] [S 86] [S 0] [S 0] 
   2 [M 87] [S 86] [M 87] [S 0] [M 87] [S 0] [M 87] [S 0] 
   3 [S 0] [M 87] [M 87] [M 87] [S 0] [S 0] [S 0] [M 87] 
   4 [M 87] [M 87] [S 86] [S 0] [S 0] [M 87] [S 86] [M 87] 
   5 [S 0] [M 87] [M 87] [S 86] [S 0] [S 86] [S 86] [M 87] 
   6 [M 87] [M 87] [M 87] [S 0] [M 87] [S 0] [S 86] [S 86] 
   7 [M 87] [S 86] [M 87] [S 0] [S 0] [M 87] [S 0] [M 87] 
   8 [M 87] [S 0] [S 86] [M 87] [S 86] [M 87] [S 0] [S 0] 
   9 [S 85] [M 87] [M 87] [M 87] [S 86] [S 0] [S 85] [S 86] 
  10 [S 86] [S 0] [M 87] [M 87] [S 85] [S 86] [S 86] [M 87] 
  11 [M 87] [S 85] [S 0] [M 87] [S 86] [S 86] [M 87] [S 86] 
  12 [S 85] [M 87] [S 0] [M 87] [S 86] [S 85] [S 86] [M 87] 
  13 [M 87] [S 86] [S 85] [S 85] [M 87] [S 0] [M 87] [S 86] 
  14 [S 86] [S 85] [S 86] [S 85] [S 86] [M 87] [M 87] [S 0] 
  15 [M 87] [M 87] [S 0] [S 86] [S 0] [S 86] [S 86] [M 87] 
============================================================
scanning set 0: 50.0%
scanning set 1: 50.0%
scanning set 2: 50.0%
scanning set 3: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 7: 50.0%
scanning set 5: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 10: 37.5%
scanning set 11: 37.5%
scanning set 12: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 14: 25.0%
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
cache block [87] stored in write buffer 
EPOCH [87] PERSISTED.
STARTING [88]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 87] [S 86] [S 87] [S 0] [S 87] [S 0] [S 0] [S 87] 
   1 [S 87] [S 87] [S 0] [S 87] [S 87] [S 86] [S 0] [S 0] 
   2 [S 87] [S 86] [S 87] [S 0] [S 87] [S 0] [S 87] [S 0] 
   3 [S 0] [S 87] [S 87] [S 87] [S 0] [S 0] [S 0] [S 87] 
   4 [S 87] [S 87] [S 86] [S 0] [S 0] [S 87] [S 86] [S 87] 
   5 [S 0] [S 87] [S 87] [S 86] [S 0] [S 86] [S 86] [S 87] 
   6 [S 87] [S 87] [S 87] [S 0] [S 87] [S 0] [S 86] [S 86] 
   7 [S 87] [S 86] [S 87] [S 0] [S 0] [S 87] [S 0] [S 87] 
   8 [S 87] [S 0] [S 86] [S 87] [S 86] [S 87] [S 0] [S 0] 
   9 [S 85] [S 87] [S 87] [S 87] [S 86] [S 0] [S 85] [S 86] 
  10 [S 86] [S 0] [S 87] [S 87] [S 85] [S 86] [S 86] [S 87] 
  11 [S 87] [S 85] [S 0] [S 87] [S 86] [S 86] [S 87] [S 86] 
  12 [S 85] [S 87] [S 0] [S 87] [S 86] [S 85] [S 86] [S 87] 
  13 [S 87] [S 86] [S 85] [S 85] [S 87] [S 0] [S 87] [S 86] 
  14 [S 86] [S 85] [S 86] [S 85] [S 86] [S 87] [S 87] [S 0] 
  15 [S 87] [S 87] [S 0] [S 86] [S 0] [S 86] [S 86] [S 87] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 45) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 45) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 45) = 630
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 0) = 595
LOG AND STORE | dram_latency + log_latency = total_latency: (600 + 0) = 600
LOG AND STORE | dram_latency + log_latency = total_latency: (605 + 0) = 605
LOG AND STORE | dram_latency + log_latency = total_latency: (610 + 0) = 610
LOG AND STORE | dram_latency + log_latency = total_latency: (615 + 0) = 615
LOG AND STORE | dram_latency + log_latency = total_latency: (620 + 0) = 620
LOG AND STORE | dram_latency + log_latency = total_latency: (625 + 0) = 625
LOG AND STORE | dram_latency + log_latency = total_latency: (630 + 0) = 630
LOG AND STORE | dram_latency + log_latency = total_latency: (635 + 0) = 635
LOG | (88) latency = 397
LOG | (88) latency = 234
LOG | (88) latency = 125
flushWriteBuffer | now: 851109
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
flushWriteBuffer | now: 852109
flushWriteBuffer | empty!
LOG | (88) latency = 125
flushWriteBuffer | now: 853109
flushWriteBuffer | empty!
flushWriteBuffer | now: 854109
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 128
flushWriteBuffer | now: 855109
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
flushWriteBuffer | now: 856109
flushWriteBuffer | empty!
flushWriteBuffer | now: 857109
flushWriteBuffer | empty!
flushWriteBuffer | now: 858109
flushWriteBuffer | empty!
flushWriteBuffer | now: 859109
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 127
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
flushWriteBuffer | now: 860109
flushWriteBuffer | empty!
flushWriteBuffer | now: 861109
flushWriteBuffer | empty!
flushWriteBuffer | now: 862109
flushWriteBuffer | empty!
flushWriteBuffer | now: 863109
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 127
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
flushWriteBuffer | now: 864109
flushWriteBuffer | empty!
LOG | (88) latency = 125
flushWriteBuffer | now: 865109
flushWriteBuffer | empty!
flushWriteBuffer | now: 866109
flushWriteBuffer | empty!
flushWriteBuffer | now: 867109
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 127
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
flushWriteBuffer | now: 868109
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 125
LOG | (88) latency = 125
flushWriteBuffer | now: 869109
flushWriteBuffer | empty!
flushWriteBuffer | now: 870109
flushWriteBuffer | empty!
flushWriteBuffer | now: 871109
flushWriteBuffer | empty!
LOG | (88) latency = 125
LOG | (88) latency = 129
LOG | (88) latency = 132
LOG | (88) latency = 135
LOG | (88) latency = 140
LOG | (88) latency = 143
LOG | (88) latency = 147
LOG | (88) latency = 152
LOG | (88) latency = 154
LOG | (88) latency = 158
LOG | (88) latency = 162
LOG | (88) latency = 164
ENDING EPOCH [88]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (38.28%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [M 88] [M 88] [M 88] [S 0] [M 88] [S 0] [S 0] [S 87] 
   1 [S 87] [M 88] [S 0] [M 88] [M 88] [M 88] [S 0] [S 0] 
   2 [M 88] [M 88] [M 88] [S 0] [M 88] [S 0] [S 87] [S 0] 
   3 [S 0] [M 88] [M 88] [M 88] [S 0] [S 0] [S 0] [M 88] 
   4 [S 0] [S 0] [S 0] [S 0] [S 0] [M 88] [M 88] [M 88] 
   5 [S 0] [M 88] [S 87] [M 88] [S 0] [M 88] [S 0] [S 87] 
   6 [S 0] [S 87] [S 87] [S 0] [S 87] [S 0] [M 88] [M 88] 
   7 [M 88] [M 88] [S 87] [S 0] [S 0] [S 0] [S 0] [S 87] 
   8 [M 88] [S 0] [M 88] [S 87] [M 88] [S 87] [S 0] [S 0] 
   9 [M 88] [S 87] [S 87] [S 87] [M 88] [S 0] [M 88] [S 86] 
  10 [S 86] [S 0] [S 87] [S 87] [M 88] [S 86] [M 88] [S 87] 
  11 [S 87] [M 88] [S 0] [S 87] [M 88] [S 86] [S 87] [S 86] 
  12 [M 88] [S 87] [S 0] [S 87] [M 88] [M 88] [S 86] [S 87] 
  13 [S 87] [S 0] [M 88] [M 88] [S 87] [S 0] [S 87] [M 88] 
  14 [S 86] [M 88] [S 0] [M 88] [M 88] [S 87] [S 87] [S 0] 
  15 [S 87] [M 88] [M 88] [S 0] [S 0] [M 88] [M 88] [S 87] 
============================================================
scanning set 0: 50.0%
scanning set 1: 50.0%
scanning set 2: 50.0%
scanning set 3: 50.0%
scanning set 15: 50.0%
scanning set 4: 37.5%
scanning set 5: 37.5%
scanning set 8: 37.5%
scanning set 9: 37.5%
scanning set 12: 37.5%
scanning set 13: 37.5%
scanning set 14: 37.5%
scanning set 6: 25.0%
scanning set 7: 25.0%
scanning set 10: 25.0%
scanning set 11: 25.0%
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
cache block [88] stored in write buffer 
EPOCH [88] PERSISTED.
STARTING [89]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 88] [S 88] [S 88] [S 0] [S 88] [S 0] [S 0] [S 87] 
   1 [S 87] [S 88] [S 0] [S 88] [S 88] [S 88] [S 0] [S 0] 
   2 [S 88] [S 88] [S 88] [S 0] [S 88] [S 0] [S 87] [S 0] 
   3 [S 0] [S 88] [S 88] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [S 0] [S 0] [S 0] [S 0] [S 0] [S 88] [S 88] [S 88] 
   5 [S 0] [S 88] [S 87] [S 88] [S 0] [S 88] [S 0] [S 87] 
   6 [S 0] [S 87] [S 87] [S 0] [S 87] [S 0] [S 88] [S 88] 
   7 [S 88] [S 88] [S 87] [S 0] [S 0] [S 0] [S 0] [S 87] 
   8 [S 88] [S 0] [S 88] [S 87] [S 88] [S 87] [S 0] [S 0] 
   9 [S 88] [S 87] [S 87] [S 87] [S 88] [S 0] [S 88] [S 86] 
  10 [S 86] [S 0] [S 87] [S 87] [S 88] [S 86] [S 88] [S 87] 
  11 [S 87] [S 88] [S 0] [S 87] [S 88] [S 86] [S 87] [S 86] 
  12 [S 88] [S 87] [S 0] [S 87] [S 88] [S 88] [S 86] [S 87] 
  13 [S 87] [S 0] [S 88] [S 88] [S 87] [S 0] [S 87] [S 88] 
  14 [S 86] [S 88] [S 0] [S 88] [S 88] [S 87] [S 87] [S 0] 
  15 [S 87] [S 88] [S 88] [S 0] [S 0] [S 88] [S 88] [S 87] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (409 + 0) = 409
LOG AND STORE | dram_latency + log_latency = total_latency: (414 + 0) = 414
LOG AND STORE | dram_latency + log_latency = total_latency: (419 + 0) = 419
LOG AND STORE | dram_latency + log_latency = total_latency: (424 + 0) = 424
LOG AND STORE | dram_latency + log_latency = total_latency: (429 + 0) = 429
LOG AND STORE | dram_latency + log_latency = total_latency: (434 + 45) = 479
LOG AND STORE | dram_latency + log_latency = total_latency: (439 + 0) = 439
LOG AND STORE | dram_latency + log_latency = total_latency: (444 + 0) = 444
LOG AND STORE | dram_latency + log_latency = total_latency: (449 + 0) = 449
LOG AND STORE | dram_latency + log_latency = total_latency: (454 + 0) = 454
LOG AND STORE | dram_latency + log_latency = total_latency: (459 + 0) = 459
LOG AND STORE | dram_latency + log_latency = total_latency: (464 + 0) = 464
LOG AND STORE | dram_latency + log_latency = total_latency: (469 + 0) = 469
LOG AND STORE | dram_latency + log_latency = total_latency: (474 + 0) = 474
LOG AND STORE | dram_latency + log_latency = total_latency: (479 + 0) = 479
LOG AND STORE | dram_latency + log_latency = total_latency: (484 + 0) = 484
LOG AND STORE | dram_latency + log_latency = total_latency: (489 + 0) = 489
LOG AND STORE | dram_latency + log_latency = total_latency: (494 + 0) = 494
LOG AND STORE | dram_latency + log_latency = total_latency: (499 + 0) = 499
LOG AND STORE | dram_latency + log_latency = total_latency: (504 + 0) = 504
LOG AND STORE | dram_latency + log_latency = total_latency: (509 + 0) = 509
LOG AND STORE | dram_latency + log_latency = total_latency: (514 + 45) = 559
LOG AND STORE | dram_latency + log_latency = total_latency: (519 + 0) = 519
LOG AND STORE | dram_latency + log_latency = total_latency: (524 + 0) = 524
LOG AND STORE | dram_latency + log_latency = total_latency: (529 + 0) = 529
LOG AND STORE | dram_latency + log_latency = total_latency: (534 + 0) = 534
LOG AND STORE | dram_latency + log_latency = total_latency: (539 + 0) = 539
LOG AND STORE | dram_latency + log_latency = total_latency: (544 + 0) = 544
LOG AND STORE | dram_latency + log_latency = total_latency: (549 + 0) = 549
LOG AND STORE | dram_latency + log_latency = total_latency: (554 + 0) = 554
LOG AND STORE | dram_latency + log_latency = total_latency: (559 + 0) = 559
LOG AND STORE | dram_latency + log_latency = total_latency: (564 + 0) = 564
LOG AND STORE | dram_latency + log_latency = total_latency: (569 + 0) = 569
LOG AND STORE | dram_latency + log_latency = total_latency: (574 + 0) = 574
LOG AND STORE | dram_latency + log_latency = total_latency: (579 + 0) = 579
LOG AND STORE | dram_latency + log_latency = total_latency: (584 + 0) = 584
LOG AND STORE | dram_latency + log_latency = total_latency: (589 + 0) = 589
LOG AND STORE | dram_latency + log_latency = total_latency: (594 + 45) = 639
LOG AND STORE | dram_latency + log_latency = total_latency: (599 + 0) = 599
LOG AND STORE | dram_latency + log_latency = total_latency: (604 + 0) = 604
LOG AND STORE | dram_latency + log_latency = total_latency: (609 + 0) = 609
LOG AND STORE | dram_latency + log_latency = total_latency: (614 + 0) = 614
LOG AND STORE | dram_latency + log_latency = total_latency: (619 + 0) = 619
LOG AND STORE | dram_latency + log_latency = total_latency: (624 + 0) = 624
LOG AND STORE | dram_latency + log_latency = total_latency: (629 + 0) = 629
LOG AND STORE | dram_latency + log_latency = total_latency: (634 + 0) = 634
LOG AND STORE | dram_latency + log_latency = total_latency: (639 + 0) = 639
LOG AND STORE | dram_latency + log_latency = total_latency: (644 + 0) = 644
LOG AND STORE | dram_latency + log_latency = total_latency: (649 + 0) = 649
LOG | (89) latency = 414
LOG | (89) latency = 418
LOG | (89) latency = 422
LOG | (89) latency = 426
LOG | (89) latency = 393
LOG | (89) latency = 396
LOG | (89) latency = 400
LOG | (89) latency = 253
LOG | (89) latency = 255
LOG | (89) latency = 257
LOG | (89) latency = 258
LOG | (89) latency = 262
LOG | (89) latency = 267
LOG | (89) latency = 270
LOG | (89) latency = 274
LOG | (89) latency = 279
LOG | (89) latency = 278
flushWriteBuffer | now: 872109
flushWriteBuffer | empty!
flushWriteBuffer | now: 873109
flushWriteBuffer | empty!
LOG | (89) latency = 125
LOG | (89) latency = 129
LOG | (89) latency = 134
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 129
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 130
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 130
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 130
LOG | (89) latency = 125
LOG | (89) latency = 125
flushWriteBuffer | now: 874109
flushWriteBuffer | empty!
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 130
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 125
LOG | (89) latency = 130
ENDING EPOCH [89]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (23.44%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 88] [M 89] [M 89] [M 89] [M 89] [S 0] 
   1 [S 0] [S 88] [S 0] [S 0] [M 89] [S 0] [S 0] [S 0] 
   2 [M 89] [M 89] [M 89] [S 0] [M 89] [S 0] [S 0] [S 0] 
   3 [S 0] [M 89] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [S 0] [S 0] [M 89] [M 89] [S 0] [S 0] [M 89] [M 89] 
   5 [S 0] [M 89] [S 87] [S 88] [S 0] [S 88] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [M 89] [M 89] [S 0] [S 0] [M 89] 
   7 [S 88] [S 88] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 88] [S 0] [M 89] [S 0] [S 88] [M 89] [M 89] [S 0] 
   9 [S 88] [S 87] [S 87] [S 87] [S 88] [S 0] [S 88] [S 0] 
  10 [M 89] [S 0] [S 87] [M 89] [S 88] [S 0] [S 88] [M 89] 
  11 [S 87] [S 88] [S 0] [S 87] [S 88] [S 86] [S 87] [S 86] 
  12 [S 88] [M 89] [S 0] [M 89] [S 88] [S 88] [S 0] [M 89] 
  13 [S 87] [S 0] [S 88] [S 88] [S 0] [S 0] [S 87] [S 88] 
  14 [S 0] [M 89] [S 0] [S 88] [S 88] [M 89] [M 89] [S 0] 
  15 [S 0] [S 88] [S 88] [S 0] [S 0] [S 88] [S 88] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 1: 12.5%
scanning set 3: 12.5%
scanning set 5: 12.5%
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
cache block [89] stored in write buffer 
EPOCH [89] PERSISTED.
STARTING [90]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 88] [S 89] [S 89] [S 89] [S 89] [S 0] 
   1 [S 0] [S 88] [S 0] [S 0] [S 89] [S 0] [S 0] [S 0] 
   2 [S 89] [S 89] [S 89] [S 0] [S 89] [S 0] [S 0] [S 0] 
   3 [S 0] [S 89] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [S 0] [S 0] [S 89] [S 89] [S 0] [S 0] [S 89] [S 89] 
   5 [S 0] [S 89] [S 87] [S 88] [S 0] [S 88] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 89] [S 89] [S 0] [S 0] [S 89] 
   7 [S 88] [S 88] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 88] [S 0] [S 89] [S 0] [S 88] [S 89] [S 89] [S 0] 
   9 [S 88] [S 87] [S 87] [S 87] [S 88] [S 0] [S 88] [S 0] 
  10 [S 89] [S 0] [S 87] [S 89] [S 88] [S 0] [S 88] [S 89] 
  11 [S 87] [S 88] [S 0] [S 87] [S 88] [S 86] [S 87] [S 86] 
  12 [S 88] [S 89] [S 0] [S 89] [S 88] [S 88] [S 0] [S 89] 
  13 [S 87] [S 0] [S 88] [S 88] [S 0] [S 0] [S 87] [S 88] 
  14 [S 0] [S 89] [S 0] [S 88] [S 88] [S 89] [S 89] [S 0] 
  15 [S 0] [S 88] [S 88] [S 0] [S 0] [S 88] [S 88] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG | (90) latency = 273
LOG | (90) latency = 267
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 130
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 125
LOG | (90) latency = 125
ENDING EPOCH [90]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 90] [M 90] [S 89] [M 90] [M 90] [S 0] 
   1 [S 0] [S 88] [S 0] [S 0] [M 90] [S 0] [S 0] [S 0] 
   2 [M 90] [M 90] [M 90] [M 90] [M 90] [S 0] [S 0] [S 0] 
   3 [S 0] [S 89] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [S 0] [S 0] [M 90] [M 90] [S 0] [S 0] [M 90] [M 90] 
   5 [S 0] [S 89] [S 87] [S 88] [S 0] [S 88] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [M 90] [M 90] [M 90] [S 0] [M 90] 
   7 [S 88] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 88] [M 90] [M 90] [S 0] [S 88] [M 90] [M 90] [S 0] 
   9 [S 88] [S 87] [S 87] [S 87] [S 88] [S 0] [S 88] [S 0] 
  10 [M 90] [S 0] [M 90] [M 90] [S 0] [S 0] [S 88] [M 90] 
  11 [S 87] [S 88] [S 0] [S 87] [S 88] [S 86] [S 87] [S 0] 
  12 [S 0] [M 90] [S 0] [M 90] [S 88] [M 90] [S 0] [M 90] 
  13 [S 87] [S 0] [S 88] [S 88] [S 0] [S 0] [S 0] [S 88] 
  14 [S 0] [M 90] [S 0] [M 90] [S 0] [M 90] [M 90] [S 0] 
  15 [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] [S 88] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
cache block [90] stored in write buffer 
EPOCH [90] PERSISTED.
STARTING [91]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 90] [S 90] [S 89] [S 90] [S 90] [S 0] 
   1 [S 0] [S 88] [S 0] [S 0] [S 90] [S 0] [S 0] [S 0] 
   2 [S 90] [S 90] [S 90] [S 90] [S 90] [S 0] [S 0] [S 0] 
   3 [S 0] [S 89] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [S 0] [S 0] [S 90] [S 90] [S 0] [S 0] [S 90] [S 90] 
   5 [S 0] [S 89] [S 87] [S 88] [S 0] [S 88] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 90] [S 90] [S 90] [S 0] [S 90] 
   7 [S 88] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 88] [S 90] [S 90] [S 0] [S 88] [S 90] [S 90] [S 0] 
   9 [S 88] [S 87] [S 87] [S 87] [S 88] [S 0] [S 88] [S 0] 
  10 [S 90] [S 0] [S 90] [S 90] [S 0] [S 0] [S 88] [S 90] 
  11 [S 87] [S 88] [S 0] [S 87] [S 88] [S 86] [S 87] [S 0] 
  12 [S 0] [S 90] [S 0] [S 90] [S 88] [S 90] [S 0] [S 90] 
  13 [S 87] [S 0] [S 88] [S 88] [S 0] [S 0] [S 0] [S 88] 
  14 [S 0] [S 90] [S 0] [S 90] [S 0] [S 90] [S 90] [S 0] 
  15 [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] [S 88] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 45) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 45) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (91) latency = 299
LOG | (91) latency = 300
flushWriteBuffer | now: 875109
flushWriteBuffer | empty!
LOG | (91) latency = 125
LOG | (91) latency = 125
LOG | (91) latency = 125
LOG | (91) latency = 125
flushWriteBuffer | now: 876109
flushWriteBuffer | empty!
LOG | (91) latency = 125
LOG | (91) latency = 125
LOG | (91) latency = 125
LOG | (91) latency = 125
ENDING EPOCH [91]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 91] [M 91] [S 0] [M 91] [M 91] [S 0] 
   1 [S 0] [S 88] [S 0] [S 0] [M 91] [S 0] [S 0] [S 0] 
   2 [M 91] [M 91] [M 91] [M 91] [M 91] [S 0] [S 0] [S 0] 
   3 [S 0] [S 89] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [S 0] [S 0] [M 91] [M 91] [S 0] [S 0] [M 91] [M 91] 
   5 [S 0] [S 89] [S 0] [S 88] [S 0] [S 88] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [M 91] [M 91] [M 91] [S 0] [M 91] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 88] [M 91] [M 91] [S 0] [S 0] [M 91] [M 91] [S 0] 
   9 [S 88] [S 0] [S 87] [S 87] [S 88] [S 0] [S 88] [S 0] 
  10 [M 91] [S 0] [M 91] [M 91] [S 0] [S 0] [S 88] [M 91] 
  11 [S 87] [S 88] [S 0] [S 87] [S 88] [S 86] [S 87] [S 0] 
  12 [S 0] [M 91] [S 0] [M 91] [S 88] [M 91] [S 0] [M 91] 
  13 [S 87] [S 0] [S 88] [S 88] [S 0] [S 0] [S 0] [S 88] 
  14 [S 0] [M 91] [S 0] [M 91] [S 0] [M 91] [M 91] [S 0] 
  15 [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] [S 88] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
cache block [91] stored in write buffer 
EPOCH [91] PERSISTED.
STARTING [92]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 91] [S 91] [S 0] [S 91] [S 91] [S 0] 
   1 [S 0] [S 88] [S 0] [S 0] [S 91] [S 0] [S 0] [S 0] 
   2 [S 91] [S 91] [S 91] [S 91] [S 91] [S 0] [S 0] [S 0] 
   3 [S 0] [S 89] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [S 0] [S 0] [S 91] [S 91] [S 0] [S 0] [S 91] [S 91] 
   5 [S 0] [S 89] [S 0] [S 88] [S 0] [S 88] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 91] [S 91] [S 91] [S 0] [S 91] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 88] [S 91] [S 91] [S 0] [S 0] [S 91] [S 91] [S 0] 
   9 [S 88] [S 0] [S 87] [S 87] [S 88] [S 0] [S 88] [S 0] 
  10 [S 91] [S 0] [S 91] [S 91] [S 0] [S 0] [S 88] [S 91] 
  11 [S 87] [S 88] [S 0] [S 87] [S 88] [S 86] [S 87] [S 0] 
  12 [S 0] [S 91] [S 0] [S 91] [S 88] [S 91] [S 0] [S 91] 
  13 [S 87] [S 0] [S 88] [S 88] [S 0] [S 0] [S 0] [S 88] 
  14 [S 0] [S 91] [S 0] [S 91] [S 0] [S 91] [S 91] [S 0] 
  15 [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] [S 88] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 45) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 45) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (92) latency = 125
flushWriteBuffer | now: 877109
flushWriteBuffer | empty!
LOG | (92) latency = 125
LOG | (92) latency = 125
LOG | (92) latency = 125
LOG | (92) latency = 125
LOG | (92) latency = 125
ENDING EPOCH [92]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 92] [M 92] [S 0] [M 92] [S 91] [S 0] 
   1 [S 0] [S 88] [S 0] [S 0] [M 92] [S 0] [S 0] [S 0] 
   2 [M 92] [M 92] [M 92] [M 92] [S 91] [S 0] [S 0] [S 0] 
   3 [S 0] [S 89] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [S 0] [S 0] [S 91] [M 92] [S 0] [S 0] [M 92] [M 92] 
   5 [S 0] [S 89] [S 0] [S 88] [S 0] [S 88] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [M 92] [M 92] [M 92] [S 0] [S 91] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 88] [M 92] [M 92] [S 0] [S 0] [M 92] [S 91] [S 0] 
   9 [S 88] [S 0] [S 87] [S 87] [S 88] [S 0] [S 88] [S 0] 
  10 [M 92] [S 0] [M 92] [S 91] [S 0] [S 0] [S 0] [M 92] 
  11 [S 87] [S 88] [S 0] [S 87] [S 88] [S 0] [S 87] [S 0] 
  12 [S 0] [S 91] [S 0] [M 92] [S 88] [M 92] [S 0] [M 92] 
  13 [S 87] [S 0] [S 88] [S 88] [S 0] [S 0] [S 0] [S 88] 
  14 [S 0] [S 91] [S 0] [M 92] [S 0] [M 92] [M 92] [S 0] 
  15 [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] [S 88] [S 0] 
============================================================
scanning set 2: 50.0%
scanning set 0: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 1: 12.5%
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
cache block [92] stored in write buffer 
EPOCH [92] PERSISTED.
STARTING [93]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 92] [S 92] [S 0] [S 92] [S 91] [S 0] 
   1 [S 0] [S 88] [S 0] [S 0] [S 92] [S 0] [S 0] [S 0] 
   2 [S 92] [S 92] [S 92] [S 92] [S 91] [S 0] [S 0] [S 0] 
   3 [S 0] [S 89] [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] 
   4 [S 0] [S 0] [S 91] [S 92] [S 0] [S 0] [S 92] [S 92] 
   5 [S 0] [S 89] [S 0] [S 88] [S 0] [S 88] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 92] [S 92] [S 92] [S 0] [S 91] 
   7 [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] [S 0] 
   8 [S 88] [S 92] [S 92] [S 0] [S 0] [S 92] [S 91] [S 0] 
   9 [S 88] [S 0] [S 87] [S 87] [S 88] [S 0] [S 88] [S 0] 
  10 [S 92] [S 0] [S 92] [S 91] [S 0] [S 0] [S 0] [S 92] 
  11 [S 87] [S 88] [S 0] [S 87] [S 88] [S 0] [S 87] [S 0] 
  12 [S 0] [S 91] [S 0] [S 92] [S 88] [S 92] [S 0] [S 92] 
  13 [S 87] [S 0] [S 88] [S 88] [S 0] [S 0] [S 0] [S 88] 
  14 [S 0] [S 91] [S 0] [S 92] [S 0] [S 92] [S 92] [S 0] 
  15 [S 0] [S 88] [S 0] [S 0] [S 0] [S 88] [S 88] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 45) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 45) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
flushWriteBuffer | now: 878109
flushWriteBuffer | empty!
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 129
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 129
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 130
LOG | (93) latency = 125
LOG | (93) latency = 125
flushWriteBuffer | now: 879109
flushWriteBuffer | empty!
flushWriteBuffer | now: 880109
flushWriteBuffer | empty!
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 129
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 129
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 130
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 125
LOG | (93) latency = 130
ENDING EPOCH [93]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (32.81%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 93] [S 92] [S 0] [S 92] [M 93] [S 0] 
   1 [M 93] [M 93] [S 0] [S 0] [M 93] [S 0] [S 0] [M 93] 
   2 [M 93] [S 92] [S 92] [M 93] [M 93] [S 0] [S 0] [S 0] 
   3 [S 0] [S 89] [S 0] [M 93] [S 0] [M 93] [M 93] [S 0] 
   4 [S 0] [S 0] [M 93] [S 92] [S 0] [S 0] [S 92] [M 93] 
   5 [M 93] [S 89] [S 0] [M 93] [M 93] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 92] [S 92] [M 93] [S 0] [M 93] 
   7 [S 0] [S 0] [S 0] [M 93] [M 93] [M 93] [S 0] [S 0] 
   8 [S 0] [M 93] [S 92] [S 0] [S 0] [S 92] [M 93] [S 0] 
   9 [M 93] [S 0] [M 93] [S 0] [S 88] [S 0] [M 93] [S 0] 
  10 [S 92] [S 0] [M 93] [M 93] [S 0] [S 0] [S 0] [S 92] 
  11 [S 0] [M 93] [S 0] [M 93] [S 88] [S 0] [M 93] [S 0] 
  12 [S 0] [M 93] [S 0] [S 92] [S 0] [M 93] [S 0] [S 92] 
  13 [M 93] [S 0] [M 93] [S 0] [S 0] [S 0] [S 0] [M 93] 
  14 [S 0] [M 93] [S 0] [M 93] [S 0] [S 92] [S 92] [S 0] 
  15 [S 0] [M 93] [S 0] [S 0] [S 0] [M 93] [M 93] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 2: 37.5%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 8: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
cache block [93] stored in write buffer 
EPOCH [93] PERSISTED.
STARTING [94]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 93] [S 92] [S 0] [S 92] [S 93] [S 0] 
   1 [S 93] [S 93] [S 0] [S 0] [S 93] [S 0] [S 0] [S 93] 
   2 [S 93] [S 92] [S 92] [S 93] [S 93] [S 0] [S 0] [S 0] 
   3 [S 0] [S 89] [S 0] [S 93] [S 0] [S 93] [S 93] [S 0] 
   4 [S 0] [S 0] [S 93] [S 92] [S 0] [S 0] [S 92] [S 93] 
   5 [S 93] [S 89] [S 0] [S 93] [S 93] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 92] [S 92] [S 93] [S 0] [S 93] 
   7 [S 0] [S 0] [S 0] [S 93] [S 93] [S 93] [S 0] [S 0] 
   8 [S 0] [S 93] [S 92] [S 0] [S 0] [S 92] [S 93] [S 0] 
   9 [S 93] [S 0] [S 93] [S 0] [S 88] [S 0] [S 93] [S 0] 
  10 [S 92] [S 0] [S 93] [S 93] [S 0] [S 0] [S 0] [S 92] 
  11 [S 0] [S 93] [S 0] [S 93] [S 88] [S 0] [S 93] [S 0] 
  12 [S 0] [S 93] [S 0] [S 92] [S 0] [S 93] [S 0] [S 92] 
  13 [S 93] [S 0] [S 93] [S 0] [S 0] [S 0] [S 0] [S 93] 
  14 [S 0] [S 93] [S 0] [S 93] [S 0] [S 92] [S 92] [S 0] 
  15 [S 0] [S 93] [S 0] [S 0] [S 0] [S 93] [S 93] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 45) = 620
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG | (94) latency = 343
LOG | (94) latency = 338
LOG | (94) latency = 332
LOG | (94) latency = 185
LOG | (94) latency = 179
LOG | (94) latency = 184
LOG | (94) latency = 177
LOG | (94) latency = 171
flushWriteBuffer | now: 881109
flushWriteBuffer | empty!
LOG | (94) latency = 125
LOG | (94) latency = 125
LOG | (94) latency = 125
LOG | (94) latency = 125
LOG | (94) latency = 125
LOG | (94) latency = 125
LOG | (94) latency = 125
LOG | (94) latency = 125
LOG | (94) latency = 125
ENDING EPOCH [94]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 93] [S 92] [S 0] [S 92] [S 93] [S 0] 
   1 [M 94] [M 94] [S 0] [S 0] [M 94] [M 94] [S 0] [M 94] 
   2 [M 94] [S 92] [S 92] [S 93] [S 93] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 94] [M 94] [M 94] [M 94] [S 0] 
   4 [S 0] [S 0] [S 93] [S 92] [S 0] [S 0] [S 92] [S 93] 
   5 [M 94] [S 0] [S 0] [M 94] [M 94] [S 0] [M 94] [S 0] 
   6 [S 0] [S 0] [S 0] [S 92] [S 92] [S 93] [S 0] [S 93] 
   7 [S 0] [S 0] [S 0] [M 94] [M 94] [M 94] [S 0] [M 94] 
   8 [S 0] [S 93] [S 92] [S 0] [S 0] [S 92] [S 93] [S 0] 
   9 [M 94] [S 0] [M 94] [S 0] [M 94] [S 0] [M 94] [S 0] 
  10 [S 92] [S 0] [S 93] [S 93] [S 0] [S 0] [S 0] [S 92] 
  11 [S 0] [M 94] [S 0] [M 94] [M 94] [S 0] [M 94] [S 0] 
  12 [S 0] [S 93] [S 0] [S 92] [S 0] [S 93] [S 0] [S 92] 
  13 [M 94] [S 0] [M 94] [S 0] [S 0] [M 94] [S 0] [M 94] 
  14 [S 0] [S 93] [S 0] [S 93] [S 0] [S 92] [S 92] [S 0] 
  15 [S 0] [M 94] [S 0] [S 0] [M 94] [M 94] [M 94] [S 0] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
cache block [94] stored in write buffer 
EPOCH [94] PERSISTED.
STARTING [95]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 93] [S 92] [S 0] [S 92] [S 93] [S 0] 
   1 [S 94] [S 94] [S 0] [S 0] [S 94] [S 94] [S 0] [S 94] 
   2 [S 94] [S 92] [S 92] [S 93] [S 93] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 94] [S 94] [S 94] [S 94] [S 0] 
   4 [S 0] [S 0] [S 93] [S 92] [S 0] [S 0] [S 92] [S 93] 
   5 [S 94] [S 0] [S 0] [S 94] [S 94] [S 0] [S 94] [S 0] 
   6 [S 0] [S 0] [S 0] [S 92] [S 92] [S 93] [S 0] [S 93] 
   7 [S 0] [S 0] [S 0] [S 94] [S 94] [S 94] [S 0] [S 94] 
   8 [S 0] [S 93] [S 92] [S 0] [S 0] [S 92] [S 93] [S 0] 
   9 [S 94] [S 0] [S 94] [S 0] [S 94] [S 0] [S 94] [S 0] 
  10 [S 92] [S 0] [S 93] [S 93] [S 0] [S 0] [S 0] [S 92] 
  11 [S 0] [S 94] [S 0] [S 94] [S 94] [S 0] [S 94] [S 0] 
  12 [S 0] [S 93] [S 0] [S 92] [S 0] [S 93] [S 0] [S 92] 
  13 [S 94] [S 0] [S 94] [S 0] [S 0] [S 94] [S 0] [S 94] 
  14 [S 0] [S 93] [S 0] [S 93] [S 0] [S 92] [S 92] [S 0] 
  15 [S 0] [S 94] [S 0] [S 0] [S 94] [S 94] [S 94] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 45) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 45) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (95) latency = 125
LOG | (95) latency = 125
flushWriteBuffer | now: 882109
flushWriteBuffer | empty!
LOG | (95) latency = 125
LOG | (95) latency = 125
LOG | (95) latency = 125
LOG | (95) latency = 125
ENDING EPOCH [95]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 93] [S 92] [S 0] [S 92] [S 93] [S 0] 
   1 [M 95] [M 95] [S 0] [S 0] [S 94] [M 95] [S 0] [M 95] 
   2 [M 95] [S 92] [S 92] [S 93] [S 93] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 95] [M 95] [M 95] [S 94] [S 0] 
   4 [S 0] [S 0] [S 93] [S 92] [S 0] [S 0] [S 92] [S 93] 
   5 [M 95] [S 0] [S 0] [M 95] [M 95] [S 0] [S 94] [S 0] 
   6 [S 0] [S 0] [S 0] [S 92] [S 92] [S 93] [S 0] [S 93] 
   7 [S 0] [S 0] [S 0] [M 95] [M 95] [S 94] [S 0] [M 95] 
   8 [S 0] [S 93] [S 92] [S 0] [S 0] [S 92] [S 93] [S 0] 
   9 [S 94] [S 0] [M 95] [S 0] [M 95] [S 0] [M 95] [S 0] 
  10 [S 92] [S 0] [S 93] [S 93] [S 0] [S 0] [S 0] [S 92] 
  11 [S 0] [M 95] [S 0] [M 95] [S 94] [S 0] [M 95] [S 0] 
  12 [S 0] [S 93] [S 0] [S 92] [S 0] [S 93] [S 0] [S 92] 
  13 [M 95] [S 0] [M 95] [S 0] [S 0] [M 95] [S 0] [S 94] 
  14 [S 0] [S 93] [S 0] [S 93] [S 0] [S 0] [S 92] [S 0] 
  15 [S 0] [M 95] [S 0] [S 0] [S 94] [M 95] [M 95] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 2: 12.5%
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
cache block [95] stored in write buffer 
EPOCH [95] PERSISTED.
STARTING [96]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 93] [S 92] [S 0] [S 92] [S 93] [S 0] 
   1 [S 95] [S 95] [S 0] [S 0] [S 94] [S 95] [S 0] [S 95] 
   2 [S 95] [S 92] [S 92] [S 93] [S 93] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 95] [S 95] [S 95] [S 94] [S 0] 
   4 [S 0] [S 0] [S 93] [S 92] [S 0] [S 0] [S 92] [S 93] 
   5 [S 95] [S 0] [S 0] [S 95] [S 95] [S 0] [S 94] [S 0] 
   6 [S 0] [S 0] [S 0] [S 92] [S 92] [S 93] [S 0] [S 93] 
   7 [S 0] [S 0] [S 0] [S 95] [S 95] [S 94] [S 0] [S 95] 
   8 [S 0] [S 93] [S 92] [S 0] [S 0] [S 92] [S 93] [S 0] 
   9 [S 94] [S 0] [S 95] [S 0] [S 95] [S 0] [S 95] [S 0] 
  10 [S 92] [S 0] [S 93] [S 93] [S 0] [S 0] [S 0] [S 92] 
  11 [S 0] [S 95] [S 0] [S 95] [S 94] [S 0] [S 95] [S 0] 
  12 [S 0] [S 93] [S 0] [S 92] [S 0] [S 93] [S 0] [S 92] 
  13 [S 95] [S 0] [S 95] [S 0] [S 0] [S 95] [S 0] [S 94] 
  14 [S 0] [S 93] [S 0] [S 93] [S 0] [S 0] [S 92] [S 0] 
  15 [S 0] [S 95] [S 0] [S 0] [S 94] [S 95] [S 95] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 45) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (96) latency = 125
flushWriteBuffer | now: 883109
flushWriteBuffer | empty!
LOG | (96) latency = 125
LOG | (96) latency = 125
LOG | (96) latency = 125
LOG | (96) latency = 125
LOG | (96) latency = 125
flushWriteBuffer | now: 884109
flushWriteBuffer | empty!
LOG | (96) latency = 125
LOG | (96) latency = 125
ENDING EPOCH [96]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 93] [S 92] [S 0] [S 92] [S 93] [S 0] 
   1 [M 96] [M 96] [S 0] [S 0] [M 96] [M 96] [S 0] [M 96] 
   2 [M 96] [S 92] [S 92] [S 93] [S 93] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 96] [M 96] [M 96] [M 96] [S 0] 
   4 [S 0] [S 0] [S 93] [S 92] [S 0] [S 0] [S 92] [S 93] 
   5 [M 96] [S 0] [S 0] [M 96] [M 96] [S 0] [M 96] [S 0] 
   6 [S 0] [S 0] [S 0] [S 92] [S 92] [S 93] [S 0] [S 93] 
   7 [S 0] [S 0] [S 0] [M 96] [M 96] [M 96] [S 0] [M 96] 
   8 [S 0] [S 93] [S 92] [S 0] [S 0] [S 92] [S 93] [S 0] 
   9 [M 96] [S 0] [M 96] [S 0] [M 96] [S 0] [M 96] [S 0] 
  10 [S 92] [S 0] [S 93] [S 93] [S 0] [S 0] [S 0] [S 92] 
  11 [S 0] [M 96] [S 0] [M 96] [M 96] [S 0] [M 96] [S 0] 
  12 [S 0] [S 93] [S 0] [S 92] [S 0] [S 93] [S 0] [S 92] 
  13 [M 96] [S 0] [M 96] [S 0] [S 0] [M 96] [S 0] [M 96] 
  14 [S 0] [S 93] [S 0] [S 93] [S 0] [S 0] [S 92] [S 0] 
  15 [S 0] [M 96] [S 0] [S 0] [M 96] [M 96] [M 96] [S 0] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
cache block [96] stored in write buffer 
EPOCH [96] PERSISTED.
STARTING [97]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 93] [S 92] [S 0] [S 92] [S 93] [S 0] 
   1 [S 96] [S 96] [S 0] [S 0] [S 96] [S 96] [S 0] [S 96] 
   2 [S 96] [S 92] [S 92] [S 93] [S 93] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 96] [S 96] [S 96] [S 96] [S 0] 
   4 [S 0] [S 0] [S 93] [S 92] [S 0] [S 0] [S 92] [S 93] 
   5 [S 96] [S 0] [S 0] [S 96] [S 96] [S 0] [S 96] [S 0] 
   6 [S 0] [S 0] [S 0] [S 92] [S 92] [S 93] [S 0] [S 93] 
   7 [S 0] [S 0] [S 0] [S 96] [S 96] [S 96] [S 0] [S 96] 
   8 [S 0] [S 93] [S 92] [S 0] [S 0] [S 92] [S 93] [S 0] 
   9 [S 96] [S 0] [S 96] [S 0] [S 96] [S 0] [S 96] [S 0] 
  10 [S 92] [S 0] [S 93] [S 93] [S 0] [S 0] [S 0] [S 92] 
  11 [S 0] [S 96] [S 0] [S 96] [S 96] [S 0] [S 96] [S 0] 
  12 [S 0] [S 93] [S 0] [S 92] [S 0] [S 93] [S 0] [S 92] 
  13 [S 96] [S 0] [S 96] [S 0] [S 0] [S 96] [S 0] [S 96] 
  14 [S 0] [S 93] [S 0] [S 93] [S 0] [S 0] [S 92] [S 0] 
  15 [S 0] [S 96] [S 0] [S 0] [S 96] [S 96] [S 96] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 45) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 45) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 130
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
flushWriteBuffer | now: 885109
flushWriteBuffer | empty!
LOG | (97) latency = 125
LOG | (97) latency = 130
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 130
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 130
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 130
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 130
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 125
LOG | (97) latency = 130
ENDING EPOCH [97]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (29.69%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 97] [M 97] [S 0] [S 0] [M 97] [S 0] 
   1 [S 96] [S 96] [S 0] [S 0] [M 97] [M 97] [S 0] [S 96] 
   2 [M 97] [M 97] [M 97] [S 93] [M 97] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 96] [M 97] [S 96] [M 97] [S 0] 
   4 [S 0] [S 0] [M 97] [M 97] [S 0] [S 0] [M 97] [S 93] 
   5 [S 96] [S 0] [S 0] [S 96] [S 96] [S 0] [M 97] [S 0] 
   6 [S 0] [S 0] [S 0] [M 97] [M 97] [S 93] [S 0] [M 97] 
   7 [S 0] [S 0] [S 0] [S 96] [S 96] [M 97] [S 0] [M 97] 
   8 [S 0] [S 93] [M 97] [S 0] [S 0] [M 97] [M 97] [S 0] 
   9 [M 97] [S 0] [S 96] [S 0] [M 97] [S 0] [S 96] [S 0] 
  10 [M 97] [S 0] [S 93] [S 93] [S 0] [M 97] [S 0] [M 97] 
  11 [S 0] [S 96] [S 0] [S 96] [M 97] [S 0] [S 96] [S 0] 
  12 [S 0] [M 97] [S 0] [M 97] [S 0] [S 93] [S 0] [M 97] 
  13 [S 96] [S 0] [S 96] [S 0] [S 0] [M 97] [S 0] [M 97] 
  14 [S 0] [M 97] [S 0] [M 97] [S 0] [S 0] [M 97] [S 0] 
  15 [S 0] [S 96] [S 0] [S 0] [M 97] [S 96] [S 96] [S 0] 
============================================================
scanning set 2: 50.0%
scanning set 0: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 1: 25.0%
scanning set 3: 25.0%
scanning set 7: 25.0%
scanning set 9: 25.0%
scanning set 13: 25.0%
scanning set 5: 12.5%
scanning set 11: 12.5%
scanning set 15: 12.5%
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
cache block [97] stored in write buffer 
EPOCH [97] PERSISTED.
STARTING [98]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 97] [S 97] [S 0] [S 0] [S 97] [S 0] 
   1 [S 96] [S 96] [S 0] [S 0] [S 97] [S 97] [S 0] [S 96] 
   2 [S 97] [S 97] [S 97] [S 93] [S 97] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 96] [S 97] [S 96] [S 97] [S 0] 
   4 [S 0] [S 0] [S 97] [S 97] [S 0] [S 0] [S 97] [S 93] 
   5 [S 96] [S 0] [S 0] [S 96] [S 96] [S 0] [S 97] [S 0] 
   6 [S 0] [S 0] [S 0] [S 97] [S 97] [S 93] [S 0] [S 97] 
   7 [S 0] [S 0] [S 0] [S 96] [S 96] [S 97] [S 0] [S 97] 
   8 [S 0] [S 93] [S 97] [S 0] [S 0] [S 97] [S 97] [S 0] 
   9 [S 97] [S 0] [S 96] [S 0] [S 97] [S 0] [S 96] [S 0] 
  10 [S 97] [S 0] [S 93] [S 93] [S 0] [S 97] [S 0] [S 97] 
  11 [S 0] [S 96] [S 0] [S 96] [S 97] [S 0] [S 96] [S 0] 
  12 [S 0] [S 97] [S 0] [S 97] [S 0] [S 93] [S 0] [S 97] 
  13 [S 96] [S 0] [S 96] [S 0] [S 0] [S 97] [S 0] [S 97] 
  14 [S 0] [S 97] [S 0] [S 97] [S 0] [S 0] [S 97] [S 0] 
  15 [S 0] [S 96] [S 0] [S 0] [S 97] [S 96] [S 96] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 45) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 45) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 45) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG | (98) latency = 313
LOG | (98) latency = 307
flushWriteBuffer | now: 886109
flushWriteBuffer | empty!
LOG | (98) latency = 160
LOG | (98) latency = 154
LOG | (98) latency = 159
LOG | (98) latency = 152
LOG | (98) latency = 125
LOG | (98) latency = 125
LOG | (98) latency = 125
LOG | (98) latency = 125
LOG | (98) latency = 125
LOG | (98) latency = 125
flushWriteBuffer | now: 887109
flushWriteBuffer | empty!
LOG | (98) latency = 125
LOG | (98) latency = 125
LOG | (98) latency = 125
ENDING EPOCH [98]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 98] [M 98] [M 98] [S 0] [M 98] [S 0] 
   1 [S 96] [S 96] [S 0] [S 0] [S 97] [M 98] [S 0] [S 96] 
   2 [M 98] [M 98] [M 98] [M 98] [M 98] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 96] [S 97] [S 96] [S 97] [S 0] 
   4 [S 0] [S 0] [M 98] [M 98] [S 0] [S 0] [M 98] [M 98] 
   5 [S 96] [S 0] [S 0] [S 96] [S 96] [S 0] [S 97] [S 0] 
   6 [S 0] [S 0] [S 0] [M 98] [M 98] [M 98] [S 0] [M 98] 
   7 [S 0] [S 0] [S 0] [S 96] [S 96] [S 97] [S 0] [S 97] 
   8 [S 0] [M 98] [M 98] [S 0] [S 0] [M 98] [M 98] [S 0] 
   9 [S 97] [S 0] [S 96] [S 0] [S 97] [S 0] [S 96] [S 0] 
  10 [M 98] [S 0] [S 0] [M 98] [S 0] [M 98] [S 0] [M 98] 
  11 [S 0] [S 96] [S 0] [S 96] [S 97] [S 0] [S 96] [S 0] 
  12 [S 0] [M 98] [S 0] [M 98] [S 0] [M 98] [S 0] [M 98] 
  13 [S 0] [S 0] [S 96] [S 0] [S 0] [S 97] [S 0] [S 97] 
  14 [S 0] [M 98] [S 0] [M 98] [M 98] [S 0] [M 98] [S 0] 
  15 [S 0] [S 96] [S 0] [S 0] [S 97] [S 96] [S 96] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
cache block [98] stored in write buffer 
EPOCH [98] PERSISTED.
STARTING [99]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 98] [S 98] [S 98] [S 0] [S 98] [S 0] 
   1 [S 96] [S 96] [S 0] [S 0] [S 97] [S 98] [S 0] [S 96] 
   2 [S 98] [S 98] [S 98] [S 98] [S 98] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 96] [S 97] [S 96] [S 97] [S 0] 
   4 [S 0] [S 0] [S 98] [S 98] [S 0] [S 0] [S 98] [S 98] 
   5 [S 96] [S 0] [S 0] [S 96] [S 96] [S 0] [S 97] [S 0] 
   6 [S 0] [S 0] [S 0] [S 98] [S 98] [S 98] [S 0] [S 98] 
   7 [S 0] [S 0] [S 0] [S 96] [S 96] [S 97] [S 0] [S 97] 
   8 [S 0] [S 98] [S 98] [S 0] [S 0] [S 98] [S 98] [S 0] 
   9 [S 97] [S 0] [S 96] [S 0] [S 97] [S 0] [S 96] [S 0] 
  10 [S 98] [S 0] [S 0] [S 98] [S 0] [S 98] [S 0] [S 98] 
  11 [S 0] [S 96] [S 0] [S 96] [S 97] [S 0] [S 96] [S 0] 
  12 [S 0] [S 98] [S 0] [S 98] [S 0] [S 98] [S 0] [S 98] 
  13 [S 0] [S 0] [S 96] [S 0] [S 0] [S 97] [S 0] [S 97] 
  14 [S 0] [S 98] [S 0] [S 98] [S 98] [S 0] [S 98] [S 0] 
  15 [S 0] [S 96] [S 0] [S 0] [S 97] [S 96] [S 96] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 45) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 45) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (99) latency = 125
LOG | (99) latency = 125
flushWriteBuffer | now: 888109
flushWriteBuffer | empty!
LOG | (99) latency = 125
LOG | (99) latency = 125
LOG | (99) latency = 125
LOG | (99) latency = 125
LOG | (99) latency = 125
flushWriteBuffer | now: 889109
flushWriteBuffer | empty!
LOG | (99) latency = 125
ENDING EPOCH [99]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 99] [M 99] [M 99] [S 0] [M 99] [S 0] 
   1 [S 96] [S 96] [S 0] [S 0] [S 97] [M 99] [S 0] [S 96] 
   2 [M 99] [M 99] [M 99] [M 99] [M 99] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 96] [S 97] [S 96] [S 97] [S 0] 
   4 [S 0] [S 0] [M 99] [M 99] [S 0] [S 0] [M 99] [M 99] 
   5 [S 96] [S 0] [S 0] [S 96] [S 96] [S 0] [S 97] [S 0] 
   6 [S 0] [S 0] [S 0] [M 99] [M 99] [M 99] [S 0] [M 99] 
   7 [S 0] [S 0] [S 0] [S 96] [S 96] [S 97] [S 0] [S 97] 
   8 [S 0] [M 99] [M 99] [S 0] [S 0] [M 99] [M 99] [S 0] 
   9 [S 97] [S 0] [S 96] [S 0] [S 97] [S 0] [S 96] [S 0] 
  10 [M 99] [S 0] [S 0] [M 99] [S 0] [M 99] [S 0] [M 99] 
  11 [S 0] [S 96] [S 0] [S 96] [S 97] [S 0] [S 96] [S 0] 
  12 [S 0] [M 99] [S 0] [M 99] [S 0] [M 99] [S 0] [M 99] 
  13 [S 0] [S 0] [S 96] [S 0] [S 0] [S 97] [S 0] [S 97] 
  14 [S 0] [M 99] [S 0] [M 99] [M 99] [S 0] [M 99] [S 0] 
  15 [S 0] [S 96] [S 0] [S 0] [S 97] [S 96] [S 96] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
cache block [99] stored in write buffer 
EPOCH [99] PERSISTED.
STARTING [100]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 99] [S 99] [S 99] [S 0] [S 99] [S 0] 
   1 [S 96] [S 96] [S 0] [S 0] [S 97] [S 99] [S 0] [S 96] 
   2 [S 99] [S 99] [S 99] [S 99] [S 99] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 96] [S 97] [S 96] [S 97] [S 0] 
   4 [S 0] [S 0] [S 99] [S 99] [S 0] [S 0] [S 99] [S 99] 
   5 [S 96] [S 0] [S 0] [S 96] [S 96] [S 0] [S 97] [S 0] 
   6 [S 0] [S 0] [S 0] [S 99] [S 99] [S 99] [S 0] [S 99] 
   7 [S 0] [S 0] [S 0] [S 96] [S 96] [S 97] [S 0] [S 97] 
   8 [S 0] [S 99] [S 99] [S 0] [S 0] [S 99] [S 99] [S 0] 
   9 [S 97] [S 0] [S 96] [S 0] [S 97] [S 0] [S 96] [S 0] 
  10 [S 99] [S 0] [S 0] [S 99] [S 0] [S 99] [S 0] [S 99] 
  11 [S 0] [S 96] [S 0] [S 96] [S 97] [S 0] [S 96] [S 0] 
  12 [S 0] [S 99] [S 0] [S 99] [S 0] [S 99] [S 0] [S 99] 
  13 [S 0] [S 0] [S 96] [S 0] [S 0] [S 97] [S 0] [S 97] 
  14 [S 0] [S 99] [S 0] [S 99] [S 99] [S 0] [S 99] [S 0] 
  15 [S 0] [S 96] [S 0] [S 0] [S 97] [S 96] [S 96] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 45) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 45) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (100) latency = 125
LOG | (100) latency = 125
LOG | (100) latency = 125
LOG | (100) latency = 125
LOG | (100) latency = 125
flushWriteBuffer | now: 890109
flushWriteBuffer | empty!
LOG | (100) latency = 125
ENDING EPOCH [100]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 99] [M 100] [M 100] [S 0] [M 100] [S 0] 
   1 [S 96] [S 96] [S 0] [S 0] [S 97] [M 100] [S 0] [S 96] 
   2 [M 100] [M 100] [M 100] [M 100] [S 99] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 96] [S 97] [S 96] [S 97] [S 0] 
   4 [S 0] [S 0] [S 99] [M 100] [S 0] [S 0] [M 100] [M 100] 
   5 [S 96] [S 0] [S 0] [S 96] [S 96] [S 0] [S 97] [S 0] 
   6 [S 0] [S 0] [S 0] [M 100] [M 100] [M 100] [S 0] [S 99] 
   7 [S 0] [S 0] [S 0] [S 96] [S 96] [S 97] [S 0] [S 97] 
   8 [S 0] [M 100] [M 100] [S 0] [S 0] [M 100] [S 99] [S 0] 
   9 [S 97] [S 0] [S 96] [S 0] [S 97] [S 0] [S 96] [S 0] 
  10 [M 100] [S 0] [S 0] [M 100] [S 0] [M 100] [S 0] [S 99] 
  11 [S 0] [S 96] [S 0] [S 96] [S 97] [S 0] [S 96] [S 0] 
  12 [S 0] [S 99] [S 0] [M 100] [S 0] [M 100] [S 0] [M 100] 
  13 [S 0] [S 0] [S 96] [S 0] [S 0] [S 97] [S 0] [S 97] 
  14 [S 0] [M 100] [S 0] [S 99] [M 100] [S 0] [M 100] [S 0] 
  15 [S 0] [S 96] [S 0] [S 0] [S 97] [S 0] [S 96] [S 0] 
============================================================
scanning set 2: 50.0%
scanning set 0: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 1: 12.5%
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
cache block [100] stored in write buffer 
EPOCH [100] PERSISTED.
STARTING [101]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 99] [S 100] [S 100] [S 0] [S 100] [S 0] 
   1 [S 96] [S 96] [S 0] [S 0] [S 97] [S 100] [S 0] [S 96] 
   2 [S 100] [S 100] [S 100] [S 100] [S 99] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 96] [S 97] [S 96] [S 97] [S 0] 
   4 [S 0] [S 0] [S 99] [S 100] [S 0] [S 0] [S 100] [S 100] 
   5 [S 96] [S 0] [S 0] [S 96] [S 96] [S 0] [S 97] [S 0] 
   6 [S 0] [S 0] [S 0] [S 100] [S 100] [S 100] [S 0] [S 99] 
   7 [S 0] [S 0] [S 0] [S 96] [S 96] [S 97] [S 0] [S 97] 
   8 [S 0] [S 100] [S 100] [S 0] [S 0] [S 100] [S 99] [S 0] 
   9 [S 97] [S 0] [S 96] [S 0] [S 97] [S 0] [S 96] [S 0] 
  10 [S 100] [S 0] [S 0] [S 100] [S 0] [S 100] [S 0] [S 99] 
  11 [S 0] [S 96] [S 0] [S 96] [S 97] [S 0] [S 96] [S 0] 
  12 [S 0] [S 99] [S 0] [S 100] [S 0] [S 100] [S 0] [S 100] 
  13 [S 0] [S 0] [S 96] [S 0] [S 0] [S 97] [S 0] [S 97] 
  14 [S 0] [S 100] [S 0] [S 99] [S 100] [S 0] [S 100] [S 0] 
  15 [S 0] [S 96] [S 0] [S 0] [S 97] [S 0] [S 96] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 45) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 45) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 130
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 129
LOG | (101) latency = 125
LOG | (101) latency = 125
flushWriteBuffer | now: 891109
flushWriteBuffer | empty!
flushWriteBuffer | now: 892109
flushWriteBuffer | empty!
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 129
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 130
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 129
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 130
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 130
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 129
LOG | (101) latency = 125
LOG | (101) latency = 125
LOG | (101) latency = 125
ENDING EPOCH [101]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.16%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 101] [S 100] [M 101] [S 0] [S 100] [S 0] 
   1 [M 101] [M 101] [S 0] [S 0] [S 97] [M 101] [S 0] [M 101] 
   2 [M 101] [S 100] [S 100] [M 101] [M 101] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 101] [M 101] [M 101] [M 101] [S 0] 
   4 [S 0] [S 0] [M 101] [S 100] [S 0] [S 0] [S 100] [M 101] 
   5 [M 101] [S 0] [S 0] [M 101] [M 101] [S 0] [S 97] [S 0] 
   6 [S 0] [S 0] [S 0] [S 100] [S 100] [M 101] [S 0] [M 101] 
   7 [S 0] [S 0] [S 0] [M 101] [M 101] [M 101] [S 0] [M 101] 
   8 [S 0] [M 101] [S 100] [S 0] [S 0] [S 100] [M 101] [S 0] 
   9 [S 97] [S 0] [M 101] [M 101] [S 97] [S 0] [M 101] [S 0] 
  10 [S 100] [S 0] [S 0] [M 101] [S 0] [S 100] [S 0] [M 101] 
  11 [M 101] [S 96] [S 0] [S 0] [S 97] [M 101] [M 101] [S 0] 
  12 [S 0] [M 101] [S 0] [S 100] [S 0] [M 101] [S 0] [S 100] 
  13 [S 0] [M 101] [M 101] [M 101] [S 0] [S 0] [S 0] [M 101] 
  14 [S 0] [S 100] [S 0] [M 101] [M 101] [S 0] [S 100] [S 0] 
  15 [M 101] [M 101] [S 0] [S 0] [S 97] [S 0] [M 101] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 7: 50.0%
scanning set 13: 50.0%
scanning set 2: 37.5%
scanning set 5: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 15: 37.5%
scanning set 0: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 8: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
cache block [101] stored in write buffer 
EPOCH [101] PERSISTED.
STARTING [102]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 101] [S 100] [S 101] [S 0] [S 100] [S 0] 
   1 [S 101] [S 101] [S 0] [S 0] [S 97] [S 101] [S 0] [S 101] 
   2 [S 101] [S 100] [S 100] [S 101] [S 101] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 101] [S 101] [S 101] [S 101] [S 0] 
   4 [S 0] [S 0] [S 101] [S 100] [S 0] [S 0] [S 100] [S 101] 
   5 [S 101] [S 0] [S 0] [S 101] [S 101] [S 0] [S 97] [S 0] 
   6 [S 0] [S 0] [S 0] [S 100] [S 100] [S 101] [S 0] [S 101] 
   7 [S 0] [S 0] [S 0] [S 101] [S 101] [S 101] [S 0] [S 101] 
   8 [S 0] [S 101] [S 100] [S 0] [S 0] [S 100] [S 101] [S 0] 
   9 [S 97] [S 0] [S 101] [S 101] [S 97] [S 0] [S 101] [S 0] 
  10 [S 100] [S 0] [S 0] [S 101] [S 0] [S 100] [S 0] [S 101] 
  11 [S 101] [S 96] [S 0] [S 0] [S 97] [S 101] [S 101] [S 0] 
  12 [S 0] [S 101] [S 0] [S 100] [S 0] [S 101] [S 0] [S 100] 
  13 [S 0] [S 101] [S 101] [S 101] [S 0] [S 0] [S 0] [S 101] 
  14 [S 0] [S 100] [S 0] [S 101] [S 101] [S 0] [S 100] [S 0] 
  15 [S 101] [S 101] [S 0] [S 0] [S 97] [S 0] [S 101] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 45) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 45) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 45) = 635
LOG | (102) latency = 343
LOG | (102) latency = 348
LOG | (102) latency = 342
LOG | (102) latency = 316
LOG | (102) latency = 125
LOG | (102) latency = 125
LOG | (102) latency = 125
flushWriteBuffer | now: 893109
flushWriteBuffer | empty!
LOG | (102) latency = 125
LOG | (102) latency = 125
LOG | (102) latency = 125
LOG | (102) latency = 125
LOG | (102) latency = 125
LOG | (102) latency = 125
ENDING EPOCH [102]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 101] [S 100] [S 101] [S 0] [S 100] [S 0] 
   1 [M 102] [M 102] [S 0] [S 0] [M 102] [M 102] [S 0] [M 102] 
   2 [M 102] [S 100] [S 100] [S 101] [S 101] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 102] [M 102] [M 102] [M 102] [S 0] 
   4 [S 0] [S 0] [S 101] [S 100] [S 0] [S 0] [S 100] [S 101] 
   5 [M 102] [M 102] [S 0] [M 102] [M 102] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 100] [S 100] [S 101] [S 0] [S 101] 
   7 [S 0] [S 0] [S 0] [M 102] [M 102] [M 102] [S 0] [M 102] 
   8 [S 0] [S 101] [S 100] [S 0] [S 0] [S 100] [S 101] [S 0] 
   9 [M 102] [S 0] [M 102] [M 102] [S 97] [S 0] [M 102] [S 0] 
  10 [S 100] [S 0] [S 0] [S 101] [S 0] [S 100] [S 0] [S 101] 
  11 [M 102] [M 102] [S 0] [S 0] [S 97] [M 102] [M 102] [S 0] 
  12 [S 0] [S 101] [S 0] [S 100] [S 0] [S 101] [S 0] [S 100] 
  13 [S 0] [M 102] [M 102] [M 102] [S 0] [S 0] [S 0] [M 102] 
  14 [S 0] [S 100] [S 0] [S 101] [S 101] [S 0] [S 100] [S 0] 
  15 [M 102] [M 102] [M 102] [S 0] [S 0] [S 0] [M 102] [S 0] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
cache block [102] stored in write buffer 
EPOCH [102] PERSISTED.
STARTING [103]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 101] [S 100] [S 101] [S 0] [S 100] [S 0] 
   1 [S 102] [S 102] [S 0] [S 0] [S 102] [S 102] [S 0] [S 102] 
   2 [S 102] [S 100] [S 100] [S 101] [S 101] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 102] [S 102] [S 102] [S 102] [S 0] 
   4 [S 0] [S 0] [S 101] [S 100] [S 0] [S 0] [S 100] [S 101] 
   5 [S 102] [S 102] [S 0] [S 102] [S 102] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 100] [S 100] [S 101] [S 0] [S 101] 
   7 [S 0] [S 0] [S 0] [S 102] [S 102] [S 102] [S 0] [S 102] 
   8 [S 0] [S 101] [S 100] [S 0] [S 0] [S 100] [S 101] [S 0] 
   9 [S 102] [S 0] [S 102] [S 102] [S 97] [S 0] [S 102] [S 0] 
  10 [S 100] [S 0] [S 0] [S 101] [S 0] [S 100] [S 0] [S 101] 
  11 [S 102] [S 102] [S 0] [S 0] [S 97] [S 102] [S 102] [S 0] 
  12 [S 0] [S 101] [S 0] [S 100] [S 0] [S 101] [S 0] [S 100] 
  13 [S 0] [S 102] [S 102] [S 102] [S 0] [S 0] [S 0] [S 102] 
  14 [S 0] [S 100] [S 0] [S 101] [S 101] [S 0] [S 100] [S 0] 
  15 [S 102] [S 102] [S 102] [S 0] [S 0] [S 0] [S 102] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
flushWriteBuffer | now: 894109
flushWriteBuffer | empty!
LOG | (103) latency = 125
LOG | (103) latency = 125
LOG | (103) latency = 125
LOG | (103) latency = 125
LOG | (103) latency = 125
flushWriteBuffer | now: 895109
flushWriteBuffer | empty!
LOG | (103) latency = 125
ENDING EPOCH [103]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 101] [S 100] [S 101] [S 0] [S 100] [S 0] 
   1 [M 103] [M 103] [S 0] [S 0] [S 102] [M 103] [S 0] [M 103] 
   2 [M 103] [S 100] [S 100] [S 101] [S 101] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 103] [S 102] [M 103] [M 103] [S 0] 
   4 [S 0] [S 0] [S 101] [S 100] [S 0] [S 0] [S 100] [S 101] 
   5 [M 103] [M 103] [S 0] [M 103] [S 102] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 100] [S 100] [S 101] [S 0] [S 101] 
   7 [S 0] [S 0] [S 0] [M 103] [M 103] [M 103] [S 0] [S 102] 
   8 [S 0] [S 101] [S 100] [S 0] [S 0] [S 100] [S 101] [S 0] 
   9 [M 103] [S 0] [M 103] [M 103] [S 0] [S 0] [S 102] [S 0] 
  10 [S 100] [S 0] [S 0] [S 101] [S 0] [S 100] [S 0] [S 101] 
  11 [S 102] [M 103] [S 0] [S 0] [S 97] [M 103] [M 103] [S 0] 
  12 [S 0] [S 101] [S 0] [S 100] [S 0] [S 101] [S 0] [S 100] 
  13 [S 0] [S 102] [M 103] [M 103] [S 0] [S 0] [S 0] [M 103] 
  14 [S 0] [S 100] [S 0] [S 101] [S 101] [S 0] [S 0] [S 0] 
  15 [S 102] [M 103] [M 103] [S 0] [S 0] [S 0] [M 103] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 2: 12.5%
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
cache block [103] stored in write buffer 
EPOCH [103] PERSISTED.
STARTING [104]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 101] [S 100] [S 101] [S 0] [S 100] [S 0] 
   1 [S 103] [S 103] [S 0] [S 0] [S 102] [S 103] [S 0] [S 103] 
   2 [S 103] [S 100] [S 100] [S 101] [S 101] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 103] [S 102] [S 103] [S 103] [S 0] 
   4 [S 0] [S 0] [S 101] [S 100] [S 0] [S 0] [S 100] [S 101] 
   5 [S 103] [S 103] [S 0] [S 103] [S 102] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 100] [S 100] [S 101] [S 0] [S 101] 
   7 [S 0] [S 0] [S 0] [S 103] [S 103] [S 103] [S 0] [S 102] 
   8 [S 0] [S 101] [S 100] [S 0] [S 0] [S 100] [S 101] [S 0] 
   9 [S 103] [S 0] [S 103] [S 103] [S 0] [S 0] [S 102] [S 0] 
  10 [S 100] [S 0] [S 0] [S 101] [S 0] [S 100] [S 0] [S 101] 
  11 [S 102] [S 103] [S 0] [S 0] [S 97] [S 103] [S 103] [S 0] 
  12 [S 0] [S 101] [S 0] [S 100] [S 0] [S 101] [S 0] [S 100] 
  13 [S 0] [S 102] [S 103] [S 103] [S 0] [S 0] [S 0] [S 103] 
  14 [S 0] [S 100] [S 0] [S 101] [S 101] [S 0] [S 0] [S 0] 
  15 [S 102] [S 103] [S 103] [S 0] [S 0] [S 0] [S 103] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 45) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (104) latency = 125
LOG | (104) latency = 125
LOG | (104) latency = 125
LOG | (104) latency = 125
flushWriteBuffer | now: 896109
flushWriteBuffer | empty!
LOG | (104) latency = 125
LOG | (104) latency = 125
LOG | (104) latency = 125
LOG | (104) latency = 125
ENDING EPOCH [104]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 101] [S 100] [S 101] [S 0] [S 100] [S 0] 
   1 [M 104] [M 104] [S 0] [S 0] [M 104] [M 104] [S 0] [M 104] 
   2 [M 104] [S 100] [S 100] [S 101] [S 101] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 104] [M 104] [M 104] [M 104] [S 0] 
   4 [S 0] [S 0] [S 101] [S 100] [S 0] [S 0] [S 100] [S 101] 
   5 [M 104] [M 104] [S 0] [M 104] [M 104] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 100] [S 100] [S 101] [S 0] [S 101] 
   7 [S 0] [S 0] [S 0] [M 104] [M 104] [M 104] [S 0] [M 104] 
   8 [S 0] [S 101] [S 100] [S 0] [S 0] [S 100] [S 101] [S 0] 
   9 [M 104] [S 0] [M 104] [M 104] [S 0] [S 0] [M 104] [S 0] 
  10 [S 100] [S 0] [S 0] [S 101] [S 0] [S 100] [S 0] [S 101] 
  11 [M 104] [M 104] [S 0] [S 0] [S 97] [M 104] [M 104] [S 0] 
  12 [S 0] [S 101] [S 0] [S 100] [S 0] [S 101] [S 0] [S 100] 
  13 [S 0] [M 104] [M 104] [M 104] [S 0] [S 0] [S 0] [M 104] 
  14 [S 0] [S 100] [S 0] [S 101] [S 101] [S 0] [S 0] [S 0] 
  15 [M 104] [M 104] [M 104] [S 0] [S 0] [S 0] [M 104] [S 0] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
cache block [104] stored in write buffer 
EPOCH [104] PERSISTED.
STARTING [105]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 101] [S 100] [S 101] [S 0] [S 100] [S 0] 
   1 [S 104] [S 104] [S 0] [S 0] [S 104] [S 104] [S 0] [S 104] 
   2 [S 104] [S 100] [S 100] [S 101] [S 101] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 104] [S 104] [S 104] [S 104] [S 0] 
   4 [S 0] [S 0] [S 101] [S 100] [S 0] [S 0] [S 100] [S 101] 
   5 [S 104] [S 104] [S 0] [S 104] [S 104] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 100] [S 100] [S 101] [S 0] [S 101] 
   7 [S 0] [S 0] [S 0] [S 104] [S 104] [S 104] [S 0] [S 104] 
   8 [S 0] [S 101] [S 100] [S 0] [S 0] [S 100] [S 101] [S 0] 
   9 [S 104] [S 0] [S 104] [S 104] [S 0] [S 0] [S 104] [S 0] 
  10 [S 100] [S 0] [S 0] [S 101] [S 0] [S 100] [S 0] [S 101] 
  11 [S 104] [S 104] [S 0] [S 0] [S 97] [S 104] [S 104] [S 0] 
  12 [S 0] [S 101] [S 0] [S 100] [S 0] [S 101] [S 0] [S 100] 
  13 [S 0] [S 104] [S 104] [S 104] [S 0] [S 0] [S 0] [S 104] 
  14 [S 0] [S 100] [S 0] [S 101] [S 101] [S 0] [S 0] [S 0] 
  15 [S 104] [S 104] [S 104] [S 0] [S 0] [S 0] [S 104] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 45) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 45) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (105) latency = 125
flushWriteBuffer | now: 897109
flushWriteBuffer | empty!
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 129
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 129
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 130
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 129
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 130
LOG | (105) latency = 125
LOG | (105) latency = 125
flushWriteBuffer | now: 898109
flushWriteBuffer | empty!
flushWriteBuffer | now: 899109
flushWriteBuffer | empty!
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 130
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 130
LOG | (105) latency = 125
LOG | (105) latency = 125
LOG | (105) latency = 125
ENDING EPOCH [105]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (32.03%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 105] [M 105] [S 101] [S 0] [M 105] [S 0] 
   1 [S 104] [S 104] [S 0] [S 0] [M 105] [M 105] [S 0] [S 104] 
   2 [M 105] [M 105] [M 105] [S 101] [M 105] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 104] [M 105] [S 104] [S 104] [S 0] 
   4 [S 0] [S 0] [M 105] [M 105] [S 0] [S 0] [M 105] [M 105] 
   5 [S 104] [M 105] [S 0] [S 104] [M 105] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [M 105] [M 105] [S 101] [S 0] [M 105] 
   7 [S 0] [S 0] [S 0] [S 104] [S 104] [S 104] [S 0] [M 105] 
   8 [S 0] [M 105] [M 105] [S 0] [S 0] [M 105] [M 105] [S 0] 
   9 [M 105] [S 0] [S 104] [S 104] [S 0] [S 0] [M 105] [S 0] 
  10 [M 105] [M 105] [S 0] [S 101] [S 0] [M 105] [S 0] [S 101] 
  11 [M 105] [M 105] [S 0] [S 0] [S 0] [S 104] [S 104] [S 0] 
  12 [S 0] [M 105] [S 0] [M 105] [S 0] [S 101] [S 0] [M 105] 
  13 [S 0] [M 105] [S 104] [S 104] [S 0] [S 0] [S 0] [S 104] 
  14 [S 0] [M 105] [S 0] [M 105] [M 105] [S 0] [S 0] [M 105] 
  15 [M 105] [S 104] [M 105] [S 0] [S 0] [S 0] [S 104] [S 0] 
============================================================
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 8: 50.0%
scanning set 14: 50.0%
scanning set 0: 37.5%
scanning set 6: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 1: 25.0%
scanning set 5: 25.0%
scanning set 9: 25.0%
scanning set 11: 25.0%
scanning set 15: 25.0%
scanning set 3: 12.5%
scanning set 7: 12.5%
scanning set 13: 12.5%
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
cache block [105] stored in write buffer 
EPOCH [105] PERSISTED.
STARTING [106]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 105] [S 105] [S 101] [S 0] [S 105] [S 0] 
   1 [S 104] [S 104] [S 0] [S 0] [S 105] [S 105] [S 0] [S 104] 
   2 [S 105] [S 105] [S 105] [S 101] [S 105] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 104] [S 105] [S 104] [S 104] [S 0] 
   4 [S 0] [S 0] [S 105] [S 105] [S 0] [S 0] [S 105] [S 105] 
   5 [S 104] [S 105] [S 0] [S 104] [S 105] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 105] [S 105] [S 101] [S 0] [S 105] 
   7 [S 0] [S 0] [S 0] [S 104] [S 104] [S 104] [S 0] [S 105] 
   8 [S 0] [S 105] [S 105] [S 0] [S 0] [S 105] [S 105] [S 0] 
   9 [S 105] [S 0] [S 104] [S 104] [S 0] [S 0] [S 105] [S 0] 
  10 [S 105] [S 105] [S 0] [S 101] [S 0] [S 105] [S 0] [S 101] 
  11 [S 105] [S 105] [S 0] [S 0] [S 0] [S 104] [S 104] [S 0] 
  12 [S 0] [S 105] [S 0] [S 105] [S 0] [S 101] [S 0] [S 105] 
  13 [S 0] [S 105] [S 104] [S 104] [S 0] [S 0] [S 0] [S 104] 
  14 [S 0] [S 105] [S 0] [S 105] [S 105] [S 0] [S 0] [S 105] 
  15 [S 105] [S 104] [S 105] [S 0] [S 0] [S 0] [S 104] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 45) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 45) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 45) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG | (106) latency = 323
LOG | (106) latency = 328
LOG | (106) latency = 322
LOG | (106) latency = 315
LOG | (106) latency = 125
LOG | (106) latency = 125
LOG | (106) latency = 125
LOG | (106) latency = 125
LOG | (106) latency = 125
LOG | (106) latency = 125
LOG | (106) latency = 125
flushWriteBuffer | now: 900109
flushWriteBuffer | empty!
LOG | (106) latency = 125
ENDING EPOCH [106]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (24.22%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 106] [M 106] [M 106] [S 0] [M 106] [S 0] 
   1 [S 104] [S 104] [S 0] [S 0] [S 105] [M 106] [S 0] [S 104] 
   2 [M 106] [M 106] [M 106] [M 106] [M 106] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 104] [S 105] [S 104] [S 104] [S 0] 
   4 [S 0] [S 0] [M 106] [M 106] [S 0] [S 0] [M 106] [S 105] 
   5 [S 104] [S 105] [S 0] [S 104] [S 105] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [M 106] [M 106] [M 106] [S 0] [M 106] 
   7 [S 0] [S 0] [S 0] [S 104] [S 104] [S 104] [S 0] [S 105] 
   8 [S 0] [S 105] [M 106] [S 0] [S 0] [M 106] [M 106] [S 0] 
   9 [S 105] [S 0] [S 104] [S 104] [S 0] [S 0] [S 105] [S 0] 
  10 [M 106] [M 106] [S 0] [S 0] [S 0] [M 106] [S 0] [M 106] 
  11 [S 105] [S 105] [S 0] [S 0] [S 0] [S 104] [S 104] [S 0] 
  12 [S 0] [M 106] [S 0] [M 106] [S 0] [M 106] [S 0] [M 106] 
  13 [S 0] [S 105] [S 0] [S 104] [S 0] [S 0] [S 0] [S 104] 
  14 [S 0] [M 106] [S 0] [M 106] [M 106] [S 0] [S 0] [S 105] 
  15 [S 105] [S 104] [S 105] [S 0] [S 0] [S 0] [S 104] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 6: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 4: 37.5%
scanning set 8: 37.5%
scanning set 14: 37.5%
scanning set 1: 12.5%
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
cache block [106] stored in write buffer 
EPOCH [106] PERSISTED.
STARTING [107]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 106] [S 106] [S 106] [S 0] [S 106] [S 0] 
   1 [S 104] [S 104] [S 0] [S 0] [S 105] [S 106] [S 0] [S 104] 
   2 [S 106] [S 106] [S 106] [S 106] [S 106] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 104] [S 105] [S 104] [S 104] [S 0] 
   4 [S 0] [S 0] [S 106] [S 106] [S 0] [S 0] [S 106] [S 105] 
   5 [S 104] [S 105] [S 0] [S 104] [S 105] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 106] [S 106] [S 106] [S 0] [S 106] 
   7 [S 0] [S 0] [S 0] [S 104] [S 104] [S 104] [S 0] [S 105] 
   8 [S 0] [S 105] [S 106] [S 0] [S 0] [S 106] [S 106] [S 0] 
   9 [S 105] [S 0] [S 104] [S 104] [S 0] [S 0] [S 105] [S 0] 
  10 [S 106] [S 106] [S 0] [S 0] [S 0] [S 106] [S 0] [S 106] 
  11 [S 105] [S 105] [S 0] [S 0] [S 0] [S 104] [S 104] [S 0] 
  12 [S 0] [S 106] [S 0] [S 106] [S 0] [S 106] [S 0] [S 106] 
  13 [S 0] [S 105] [S 0] [S 104] [S 0] [S 0] [S 0] [S 104] 
  14 [S 0] [S 106] [S 0] [S 106] [S 106] [S 0] [S 0] [S 105] 
  15 [S 105] [S 104] [S 105] [S 0] [S 0] [S 0] [S 104] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 45) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 45) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG | (107) latency = 125
LOG | (107) latency = 125
LOG | (107) latency = 125
LOG | (107) latency = 125
LOG | (107) latency = 125
flushWriteBuffer | now: 901109
flushWriteBuffer | empty!
LOG | (107) latency = 125
LOG | (107) latency = 125
LOG | (107) latency = 125
ENDING EPOCH [107]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 107] [M 107] [M 107] [S 0] [M 107] [S 0] 
   1 [S 104] [S 104] [S 0] [S 0] [S 105] [M 107] [S 0] [S 104] 
   2 [M 107] [M 107] [M 107] [M 107] [M 107] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 104] [S 105] [S 104] [S 104] [S 0] 
   4 [S 0] [S 0] [M 107] [M 107] [S 0] [S 0] [M 107] [M 107] 
   5 [S 104] [S 105] [S 0] [S 104] [S 105] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [M 107] [M 107] [M 107] [S 0] [M 107] 
   7 [S 0] [S 0] [S 0] [S 104] [S 104] [S 104] [S 0] [S 105] 
   8 [S 0] [M 107] [M 107] [S 0] [S 0] [M 107] [M 107] [S 0] 
   9 [S 105] [S 0] [S 104] [S 104] [S 0] [S 0] [S 105] [S 0] 
  10 [M 107] [M 107] [S 0] [S 0] [S 0] [M 107] [S 0] [M 107] 
  11 [S 105] [S 105] [S 0] [S 0] [S 0] [S 104] [S 104] [S 0] 
  12 [S 0] [M 107] [S 0] [M 107] [S 0] [M 107] [S 0] [M 107] 
  13 [S 0] [S 105] [S 0] [S 104] [S 0] [S 0] [S 0] [S 104] 
  14 [S 0] [M 107] [S 0] [M 107] [M 107] [S 0] [S 0] [M 107] 
  15 [S 105] [S 104] [S 105] [S 0] [S 0] [S 0] [S 104] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
cache block [107] stored in write buffer 
EPOCH [107] PERSISTED.
STARTING [108]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 107] [S 107] [S 107] [S 0] [S 107] [S 0] 
   1 [S 104] [S 104] [S 0] [S 0] [S 105] [S 107] [S 0] [S 104] 
   2 [S 107] [S 107] [S 107] [S 107] [S 107] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 104] [S 105] [S 104] [S 104] [S 0] 
   4 [S 0] [S 0] [S 107] [S 107] [S 0] [S 0] [S 107] [S 107] 
   5 [S 104] [S 105] [S 0] [S 104] [S 105] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 107] [S 107] [S 107] [S 0] [S 107] 
   7 [S 0] [S 0] [S 0] [S 104] [S 104] [S 104] [S 0] [S 105] 
   8 [S 0] [S 107] [S 107] [S 0] [S 0] [S 107] [S 107] [S 0] 
   9 [S 105] [S 0] [S 104] [S 104] [S 0] [S 0] [S 105] [S 0] 
  10 [S 107] [S 107] [S 0] [S 0] [S 0] [S 107] [S 0] [S 107] 
  11 [S 105] [S 105] [S 0] [S 0] [S 0] [S 104] [S 104] [S 0] 
  12 [S 0] [S 107] [S 0] [S 107] [S 0] [S 107] [S 0] [S 107] 
  13 [S 0] [S 105] [S 0] [S 104] [S 0] [S 0] [S 0] [S 104] 
  14 [S 0] [S 107] [S 0] [S 107] [S 107] [S 0] [S 0] [S 107] 
  15 [S 105] [S 104] [S 105] [S 0] [S 0] [S 0] [S 104] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 45) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 45) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (108) latency = 125
LOG | (108) latency = 125
flushWriteBuffer | now: 902109
flushWriteBuffer | empty!
flushWriteBuffer | now: 903109
flushWriteBuffer | empty!
LOG | (108) latency = 125
LOG | (108) latency = 125
LOG | (108) latency = 125
LOG | (108) latency = 125
ENDING EPOCH [108]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 107] [M 108] [M 108] [S 0] [M 108] [S 0] 
   1 [S 104] [S 104] [S 0] [S 0] [S 105] [M 108] [S 0] [S 104] 
   2 [M 108] [M 108] [M 108] [M 108] [S 107] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 104] [S 105] [S 104] [S 104] [S 0] 
   4 [S 0] [S 0] [S 107] [M 108] [S 0] [S 0] [M 108] [M 108] 
   5 [S 104] [S 105] [S 0] [S 104] [S 105] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [M 108] [M 108] [M 108] [S 0] [S 107] 
   7 [S 0] [S 0] [S 0] [S 104] [S 104] [S 104] [S 0] [S 105] 
   8 [S 0] [M 108] [M 108] [S 0] [S 0] [M 108] [S 107] [S 0] 
   9 [S 105] [S 0] [S 104] [S 104] [S 0] [S 0] [S 105] [S 0] 
  10 [S 107] [M 108] [S 0] [S 0] [S 0] [M 108] [S 0] [M 108] 
  11 [S 105] [S 105] [S 0] [S 0] [S 0] [S 104] [S 104] [S 0] 
  12 [S 0] [S 107] [S 0] [M 108] [S 0] [M 108] [S 0] [M 108] 
  13 [S 0] [S 105] [S 0] [S 104] [S 0] [S 0] [S 0] [S 104] 
  14 [S 0] [M 108] [S 0] [M 108] [S 107] [S 0] [S 0] [M 108] 
  15 [S 105] [S 0] [S 105] [S 0] [S 0] [S 0] [S 104] [S 0] 
============================================================
scanning set 2: 50.0%
scanning set 0: 37.5%
scanning set 4: 37.5%
scanning set 6: 37.5%
scanning set 8: 37.5%
scanning set 10: 37.5%
scanning set 12: 37.5%
scanning set 14: 37.5%
scanning set 1: 12.5%
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
cache block [108] stored in write buffer 
EPOCH [108] PERSISTED.
STARTING [109]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 107] [S 108] [S 108] [S 0] [S 108] [S 0] 
   1 [S 104] [S 104] [S 0] [S 0] [S 105] [S 108] [S 0] [S 104] 
   2 [S 108] [S 108] [S 108] [S 108] [S 107] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 104] [S 105] [S 104] [S 104] [S 0] 
   4 [S 0] [S 0] [S 107] [S 108] [S 0] [S 0] [S 108] [S 108] 
   5 [S 104] [S 105] [S 0] [S 104] [S 105] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 108] [S 108] [S 108] [S 0] [S 107] 
   7 [S 0] [S 0] [S 0] [S 104] [S 104] [S 104] [S 0] [S 105] 
   8 [S 0] [S 108] [S 108] [S 0] [S 0] [S 108] [S 107] [S 0] 
   9 [S 105] [S 0] [S 104] [S 104] [S 0] [S 0] [S 105] [S 0] 
  10 [S 107] [S 108] [S 0] [S 0] [S 0] [S 108] [S 0] [S 108] 
  11 [S 105] [S 105] [S 0] [S 0] [S 0] [S 104] [S 104] [S 0] 
  12 [S 0] [S 107] [S 0] [S 108] [S 0] [S 108] [S 0] [S 108] 
  13 [S 0] [S 105] [S 0] [S 104] [S 0] [S 0] [S 0] [S 104] 
  14 [S 0] [S 108] [S 0] [S 108] [S 107] [S 0] [S 0] [S 108] 
  15 [S 105] [S 0] [S 105] [S 0] [S 0] [S 0] [S 104] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 45) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 45) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 129
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 129
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 130
LOG | (109) latency = 125
LOG | (109) latency = 125
flushWriteBuffer | now: 904109
flushWriteBuffer | empty!
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 129
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 130
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 130
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 129
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
LOG | (109) latency = 125
ENDING EPOCH [109]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (35.94%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 109] [S 108] [M 109] [S 0] [S 108] [S 0] 
   1 [M 109] [M 109] [S 0] [S 0] [S 105] [M 109] [S 0] [M 109] 
   2 [M 109] [S 108] [S 108] [M 109] [M 109] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 109] [M 109] [M 109] [M 109] [S 0] 
   4 [S 0] [S 0] [M 109] [S 108] [S 0] [S 0] [S 108] [M 109] 
   5 [M 109] [M 109] [S 0] [M 109] [M 109] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 108] [S 108] [M 109] [S 0] [M 109] 
   7 [S 0] [S 0] [S 0] [M 109] [M 109] [M 109] [S 0] [S 105] 
   8 [S 0] [M 109] [S 108] [S 0] [S 0] [S 108] [M 109] [S 0] 
   9 [S 105] [S 0] [M 109] [M 109] [S 0] [S 0] [M 109] [M 109] 
  10 [M 109] [S 108] [S 0] [S 0] [S 0] [S 108] [S 0] [M 109] 
  11 [S 105] [S 105] [S 0] [M 109] [S 0] [S 0] [M 109] [M 109] 
  12 [S 0] [M 109] [S 0] [S 108] [S 0] [M 109] [S 0] [S 108] 
  13 [S 0] [M 109] [S 0] [M 109] [S 0] [S 0] [S 0] [M 109] 
  14 [S 0] [S 108] [S 0] [S 108] [M 109] [S 0] [S 0] [M 109] 
  15 [M 109] [S 0] [M 109] [S 0] [M 109] [S 0] [M 109] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 9: 50.0%
scanning set 15: 50.0%
scanning set 2: 37.5%
scanning set 7: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 0: 25.0%
scanning set 4: 25.0%
scanning set 6: 25.0%
scanning set 8: 25.0%
scanning set 10: 25.0%
scanning set 12: 25.0%
scanning set 14: 25.0%
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
cache block [109] stored in write buffer 
EPOCH [109] PERSISTED.
STARTING [110]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 109] [S 108] [S 109] [S 0] [S 108] [S 0] 
   1 [S 109] [S 109] [S 0] [S 0] [S 105] [S 109] [S 0] [S 109] 
   2 [S 109] [S 108] [S 108] [S 109] [S 109] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 109] [S 109] [S 109] [S 109] [S 0] 
   4 [S 0] [S 0] [S 109] [S 108] [S 0] [S 0] [S 108] [S 109] 
   5 [S 109] [S 109] [S 0] [S 109] [S 109] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 0] [S 109] 
   7 [S 0] [S 0] [S 0] [S 109] [S 109] [S 109] [S 0] [S 105] 
   8 [S 0] [S 109] [S 108] [S 0] [S 0] [S 108] [S 109] [S 0] 
   9 [S 105] [S 0] [S 109] [S 109] [S 0] [S 0] [S 109] [S 109] 
  10 [S 109] [S 108] [S 0] [S 0] [S 0] [S 108] [S 0] [S 109] 
  11 [S 105] [S 105] [S 0] [S 109] [S 0] [S 0] [S 109] [S 109] 
  12 [S 0] [S 109] [S 0] [S 108] [S 0] [S 109] [S 0] [S 108] 
  13 [S 0] [S 109] [S 0] [S 109] [S 0] [S 0] [S 0] [S 109] 
  14 [S 0] [S 108] [S 0] [S 108] [S 109] [S 0] [S 0] [S 109] 
  15 [S 109] [S 0] [S 109] [S 0] [S 109] [S 0] [S 109] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 45) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 45) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG AND STORE | dram_latency + log_latency = total_latency: (590 + 0) = 590
LOG AND STORE | dram_latency + log_latency = total_latency: (595 + 45) = 640
LOG | (110) latency = 360
LOG | (110) latency = 353
LOG | (110) latency = 347
LOG | (110) latency = 200
LOG | (110) latency = 190
flushWriteBuffer | now: 905109
flushWriteBuffer | empty!
LOG | (110) latency = 125
LOG | (110) latency = 125
LOG | (110) latency = 125
LOG | (110) latency = 125
LOG | (110) latency = 125
flushWriteBuffer | now: 906109
flushWriteBuffer | empty!
LOG | (110) latency = 125
LOG | (110) latency = 125
ENDING EPOCH [110]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 109] [S 108] [S 109] [S 0] [S 108] [S 0] 
   1 [M 110] [M 110] [S 0] [S 0] [M 110] [M 110] [S 0] [M 110] 
   2 [M 110] [S 108] [S 108] [S 109] [S 109] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 110] [M 110] [M 110] [M 110] [S 0] 
   4 [S 0] [S 0] [S 109] [S 108] [S 0] [S 0] [S 108] [S 109] 
   5 [M 110] [M 110] [S 0] [M 110] [M 110] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 0] [S 109] 
   7 [S 0] [S 0] [S 0] [M 110] [M 110] [M 110] [S 0] [M 110] 
   8 [S 0] [S 109] [S 108] [S 0] [S 0] [S 108] [S 109] [S 0] 
   9 [S 105] [S 0] [M 110] [M 110] [S 0] [S 0] [M 110] [M 110] 
  10 [S 109] [S 108] [S 0] [S 0] [S 0] [S 108] [S 0] [S 109] 
  11 [M 110] [S 105] [S 0] [M 110] [S 0] [S 0] [M 110] [M 110] 
  12 [S 0] [S 109] [S 0] [S 108] [S 0] [S 109] [S 0] [S 108] 
  13 [S 0] [M 110] [S 0] [M 110] [S 0] [S 0] [M 110] [M 110] 
  14 [S 0] [S 108] [S 0] [S 108] [S 109] [S 0] [S 0] [S 109] 
  15 [M 110] [S 0] [M 110] [S 0] [M 110] [S 0] [M 110] [S 0] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
cache block [110] stored in write buffer 
EPOCH [110] PERSISTED.
STARTING [111]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 109] [S 108] [S 109] [S 0] [S 108] [S 0] 
   1 [S 110] [S 110] [S 0] [S 0] [S 110] [S 110] [S 0] [S 110] 
   2 [S 110] [S 108] [S 108] [S 109] [S 109] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 110] [S 110] [S 110] [S 110] [S 0] 
   4 [S 0] [S 0] [S 109] [S 108] [S 0] [S 0] [S 108] [S 109] 
   5 [S 110] [S 110] [S 0] [S 110] [S 110] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 0] [S 109] 
   7 [S 0] [S 0] [S 0] [S 110] [S 110] [S 110] [S 0] [S 110] 
   8 [S 0] [S 109] [S 108] [S 0] [S 0] [S 108] [S 109] [S 0] 
   9 [S 105] [S 0] [S 110] [S 110] [S 0] [S 0] [S 110] [S 110] 
  10 [S 109] [S 108] [S 0] [S 0] [S 0] [S 108] [S 0] [S 109] 
  11 [S 110] [S 105] [S 0] [S 110] [S 0] [S 0] [S 110] [S 110] 
  12 [S 0] [S 109] [S 0] [S 108] [S 0] [S 109] [S 0] [S 108] 
  13 [S 0] [S 110] [S 0] [S 110] [S 0] [S 0] [S 110] [S 110] 
  14 [S 0] [S 108] [S 0] [S 108] [S 109] [S 0] [S 0] [S 109] 
  15 [S 110] [S 0] [S 110] [S 0] [S 110] [S 0] [S 110] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 45) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (111) latency = 125
LOG | (111) latency = 125
LOG | (111) latency = 125
flushWriteBuffer | now: 907109
flushWriteBuffer | empty!
LOG | (111) latency = 125
LOG | (111) latency = 125
LOG | (111) latency = 125
ENDING EPOCH [111]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 109] [S 108] [S 109] [S 0] [S 108] [S 0] 
   1 [S 110] [M 111] [S 0] [S 0] [M 111] [M 111] [S 0] [M 111] 
   2 [M 111] [S 108] [S 108] [S 109] [S 109] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 111] [S 110] [M 111] [M 111] [S 0] 
   4 [S 0] [S 0] [S 109] [S 108] [S 0] [S 0] [S 108] [S 109] 
   5 [M 111] [S 110] [S 0] [M 111] [M 111] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 0] [S 109] 
   7 [S 0] [S 0] [S 0] [M 111] [M 111] [S 110] [S 0] [M 111] 
   8 [S 0] [S 109] [S 108] [S 0] [S 0] [S 108] [S 109] [S 0] 
   9 [S 0] [S 0] [M 111] [M 111] [S 0] [S 0] [S 110] [M 111] 
  10 [S 109] [S 108] [S 0] [S 0] [S 0] [S 108] [S 0] [S 109] 
  11 [M 111] [S 105] [S 0] [M 111] [S 0] [S 0] [S 110] [M 111] 
  12 [S 0] [S 109] [S 0] [S 108] [S 0] [S 109] [S 0] [S 108] 
  13 [S 0] [S 110] [S 0] [M 111] [S 0] [S 0] [M 111] [M 111] 
  14 [S 0] [S 0] [S 0] [S 108] [S 109] [S 0] [S 0] [S 109] 
  15 [M 111] [S 0] [S 110] [S 0] [M 111] [S 0] [M 111] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 2: 12.5%
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
cache block [111] stored in write buffer 
EPOCH [111] PERSISTED.
STARTING [112]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 109] [S 108] [S 109] [S 0] [S 108] [S 0] 
   1 [S 110] [S 111] [S 0] [S 0] [S 111] [S 111] [S 0] [S 111] 
   2 [S 111] [S 108] [S 108] [S 109] [S 109] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 111] [S 110] [S 111] [S 111] [S 0] 
   4 [S 0] [S 0] [S 109] [S 108] [S 0] [S 0] [S 108] [S 109] 
   5 [S 111] [S 110] [S 0] [S 111] [S 111] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 0] [S 109] 
   7 [S 0] [S 0] [S 0] [S 111] [S 111] [S 110] [S 0] [S 111] 
   8 [S 0] [S 109] [S 108] [S 0] [S 0] [S 108] [S 109] [S 0] 
   9 [S 0] [S 0] [S 111] [S 111] [S 0] [S 0] [S 110] [S 111] 
  10 [S 109] [S 108] [S 0] [S 0] [S 0] [S 108] [S 0] [S 109] 
  11 [S 111] [S 105] [S 0] [S 111] [S 0] [S 0] [S 110] [S 111] 
  12 [S 0] [S 109] [S 0] [S 108] [S 0] [S 109] [S 0] [S 108] 
  13 [S 0] [S 110] [S 0] [S 111] [S 0] [S 0] [S 111] [S 111] 
  14 [S 0] [S 0] [S 0] [S 108] [S 109] [S 0] [S 0] [S 109] 
  15 [S 111] [S 0] [S 110] [S 0] [S 111] [S 0] [S 111] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 45) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (112) latency = 125
LOG | (112) latency = 125
flushWriteBuffer | now: 908109
flushWriteBuffer | empty!
LOG | (112) latency = 125
LOG | (112) latency = 125
LOG | (112) latency = 125
LOG | (112) latency = 125
LOG | (112) latency = 125
flushWriteBuffer | now: 909109
flushWriteBuffer | empty!
LOG | (112) latency = 125
ENDING EPOCH [112]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 109] [S 108] [S 109] [S 0] [S 108] [S 0] 
   1 [M 112] [M 112] [S 0] [S 0] [M 112] [M 112] [S 0] [M 112] 
   2 [M 112] [S 108] [S 108] [S 109] [S 109] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 112] [M 112] [M 112] [M 112] [S 0] 
   4 [S 0] [S 0] [S 109] [S 108] [S 0] [S 0] [S 108] [S 109] 
   5 [M 112] [M 112] [S 0] [M 112] [M 112] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 0] [S 109] 
   7 [S 0] [S 0] [S 0] [M 112] [M 112] [M 112] [S 0] [M 112] 
   8 [S 0] [S 109] [S 108] [S 0] [S 0] [S 108] [S 109] [S 0] 
   9 [S 0] [S 0] [M 112] [M 112] [S 0] [S 0] [M 112] [M 112] 
  10 [S 109] [S 108] [S 0] [S 0] [S 0] [S 108] [S 0] [S 109] 
  11 [M 112] [S 105] [S 0] [M 112] [S 0] [S 0] [M 112] [M 112] 
  12 [S 0] [S 109] [S 0] [S 108] [S 0] [S 109] [S 0] [S 108] 
  13 [S 0] [M 112] [S 0] [M 112] [S 0] [S 0] [M 112] [M 112] 
  14 [S 0] [S 0] [S 0] [S 108] [S 109] [S 0] [S 0] [S 109] 
  15 [M 112] [S 0] [M 112] [S 0] [M 112] [S 0] [M 112] [S 0] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
cache block [112] stored in write buffer 
EPOCH [112] PERSISTED.
STARTING [113]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 109] [S 108] [S 109] [S 0] [S 108] [S 0] 
   1 [S 112] [S 112] [S 0] [S 0] [S 112] [S 112] [S 0] [S 112] 
   2 [S 112] [S 108] [S 108] [S 109] [S 109] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 112] [S 112] [S 112] [S 112] [S 0] 
   4 [S 0] [S 0] [S 109] [S 108] [S 0] [S 0] [S 108] [S 109] 
   5 [S 112] [S 112] [S 0] [S 112] [S 112] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 108] [S 108] [S 109] [S 0] [S 109] 
   7 [S 0] [S 0] [S 0] [S 112] [S 112] [S 112] [S 0] [S 112] 
   8 [S 0] [S 109] [S 108] [S 0] [S 0] [S 108] [S 109] [S 0] 
   9 [S 0] [S 0] [S 112] [S 112] [S 0] [S 0] [S 112] [S 112] 
  10 [S 109] [S 108] [S 0] [S 0] [S 0] [S 108] [S 0] [S 109] 
  11 [S 112] [S 105] [S 0] [S 112] [S 0] [S 0] [S 112] [S 112] 
  12 [S 0] [S 109] [S 0] [S 108] [S 0] [S 109] [S 0] [S 108] 
  13 [S 0] [S 112] [S 0] [S 112] [S 0] [S 0] [S 112] [S 112] 
  14 [S 0] [S 0] [S 0] [S 108] [S 109] [S 0] [S 0] [S 109] 
  15 [S 112] [S 0] [S 112] [S 0] [S 112] [S 0] [S 112] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 45) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 45) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 129
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 129
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 130
LOG | (113) latency = 125
LOG | (113) latency = 125
flushWriteBuffer | now: 910109
flushWriteBuffer | empty!
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 129
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 130
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 130
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 129
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 125
LOG | (113) latency = 130
LOG | (113) latency = 125
LOG | (113) latency = 125
ENDING EPOCH [113]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (34.38%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 113] [M 113] [M 113] [S 0] [M 113] [S 0] 
   1 [M 113] [S 112] [S 0] [S 0] [M 113] [M 113] [S 0] [S 112] 
   2 [M 113] [M 113] [M 113] [S 109] [M 113] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 112] [M 113] [S 112] [S 112] [S 0] 
   4 [S 0] [S 0] [M 113] [M 113] [S 0] [S 0] [M 113] [M 113] 
   5 [S 112] [M 113] [S 0] [S 112] [S 112] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [M 113] [M 113] [M 113] [S 0] [M 113] 
   7 [S 0] [S 0] [S 0] [S 112] [S 112] [M 113] [S 0] [M 113] 
   8 [S 0] [M 113] [M 113] [S 0] [S 0] [M 113] [M 113] [S 0] 
   9 [S 0] [S 0] [S 112] [S 112] [S 0] [S 0] [M 113] [S 112] 
  10 [M 113] [M 113] [S 0] [S 0] [S 0] [M 113] [M 113] [S 109] 
  11 [M 113] [S 0] [S 0] [S 112] [S 0] [S 0] [M 113] [S 112] 
  12 [S 0] [M 113] [S 0] [M 113] [S 0] [S 109] [S 0] [M 113] 
  13 [S 0] [M 113] [S 0] [S 112] [S 0] [S 0] [M 113] [S 112] 
  14 [S 0] [S 0] [M 113] [M 113] [M 113] [S 0] [S 0] [M 113] 
  15 [S 112] [S 0] [M 113] [S 0] [S 112] [S 0] [S 112] [S 0] 
============================================================
scanning set 0: 50.0%
scanning set 2: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 14: 50.0%
scanning set 1: 37.5%
scanning set 12: 37.5%
scanning set 7: 25.0%
scanning set 11: 25.0%
scanning set 13: 25.0%
scanning set 3: 12.5%
scanning set 5: 12.5%
scanning set 9: 12.5%
scanning set 15: 12.5%
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
cache block [113] stored in write buffer 
EPOCH [113] PERSISTED.
STARTING [114]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 113] [S 113] [S 113] [S 0] [S 113] [S 0] 
   1 [S 113] [S 112] [S 0] [S 0] [S 113] [S 113] [S 0] [S 112] 
   2 [S 113] [S 113] [S 113] [S 109] [S 113] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 112] [S 113] [S 112] [S 112] [S 0] 
   4 [S 0] [S 0] [S 113] [S 113] [S 0] [S 0] [S 113] [S 113] 
   5 [S 112] [S 113] [S 0] [S 112] [S 112] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 113] [S 113] [S 113] [S 0] [S 113] 
   7 [S 0] [S 0] [S 0] [S 112] [S 112] [S 113] [S 0] [S 113] 
   8 [S 0] [S 113] [S 113] [S 0] [S 0] [S 113] [S 113] [S 0] 
   9 [S 0] [S 0] [S 112] [S 112] [S 0] [S 0] [S 113] [S 112] 
  10 [S 113] [S 113] [S 0] [S 0] [S 0] [S 113] [S 113] [S 109] 
  11 [S 113] [S 0] [S 0] [S 112] [S 0] [S 0] [S 113] [S 112] 
  12 [S 0] [S 113] [S 0] [S 113] [S 0] [S 109] [S 0] [S 113] 
  13 [S 0] [S 113] [S 0] [S 112] [S 0] [S 0] [S 113] [S 112] 
  14 [S 0] [S 0] [S 113] [S 113] [S 113] [S 0] [S 0] [S 113] 
  15 [S 112] [S 0] [S 113] [S 0] [S 112] [S 0] [S 112] [S 0] 
============================================================
flushWriteBuffer | now: 911109
flushWriteBuffer | empty!
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 45) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 45) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 45) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (540 + 0) = 540
LOG AND STORE | dram_latency + log_latency = total_latency: (545 + 0) = 545
LOG AND STORE | dram_latency + log_latency = total_latency: (550 + 0) = 550
LOG AND STORE | dram_latency + log_latency = total_latency: (555 + 0) = 555
LOG AND STORE | dram_latency + log_latency = total_latency: (560 + 0) = 560
LOG AND STORE | dram_latency + log_latency = total_latency: (565 + 0) = 565
LOG AND STORE | dram_latency + log_latency = total_latency: (570 + 0) = 570
LOG AND STORE | dram_latency + log_latency = total_latency: (575 + 0) = 575
LOG AND STORE | dram_latency + log_latency = total_latency: (580 + 0) = 580
LOG AND STORE | dram_latency + log_latency = total_latency: (585 + 0) = 585
LOG | (114) latency = 198
LOG | (114) latency = 188
LOG | (114) latency = 125
LOG | (114) latency = 125
LOG | (114) latency = 125
LOG | (114) latency = 125
flushWriteBuffer | now: 912109
flushWriteBuffer | empty!
LOG | (114) latency = 125
LOG | (114) latency = 125
LOG | (114) latency = 125
LOG | (114) latency = 125
ENDING EPOCH [114]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 114] [M 114] [M 114] [S 0] [M 114] [S 0] 
   1 [S 113] [S 112] [S 0] [S 0] [S 113] [M 114] [S 0] [S 112] 
   2 [M 114] [M 114] [M 114] [M 114] [M 114] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 112] [S 113] [S 112] [S 112] [S 0] 
   4 [S 0] [S 0] [M 114] [M 114] [S 0] [S 0] [M 114] [M 114] 
   5 [S 112] [S 113] [S 0] [S 112] [S 112] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [M 114] [M 114] [M 114] [S 0] [M 114] 
   7 [S 0] [S 0] [S 0] [S 112] [S 112] [S 113] [S 0] [S 113] 
   8 [S 0] [M 114] [M 114] [S 0] [S 0] [M 114] [M 114] [S 0] 
   9 [S 0] [S 0] [S 112] [S 112] [S 0] [S 0] [S 113] [S 112] 
  10 [M 114] [M 114] [S 0] [S 0] [S 0] [M 114] [M 114] [S 0] 
  11 [S 113] [S 0] [S 0] [S 112] [S 0] [S 0] [S 113] [S 112] 
  12 [S 0] [M 114] [S 0] [M 114] [S 0] [M 114] [S 0] [M 114] 
  13 [S 0] [S 113] [S 0] [S 0] [S 0] [S 0] [S 113] [S 112] 
  14 [S 0] [S 0] [M 114] [M 114] [M 114] [S 0] [S 0] [M 114] 
  15 [S 112] [S 0] [S 113] [S 0] [S 112] [S 0] [S 112] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
cache block [114] stored in write buffer 
EPOCH [114] PERSISTED.
STARTING [115]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 114] [S 114] [S 114] [S 0] [S 114] [S 0] 
   1 [S 113] [S 112] [S 0] [S 0] [S 113] [S 114] [S 0] [S 112] 
   2 [S 114] [S 114] [S 114] [S 114] [S 114] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 112] [S 113] [S 112] [S 112] [S 0] 
   4 [S 0] [S 0] [S 114] [S 114] [S 0] [S 0] [S 114] [S 114] 
   5 [S 112] [S 113] [S 0] [S 112] [S 112] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 114] [S 114] [S 114] [S 0] [S 114] 
   7 [S 0] [S 0] [S 0] [S 112] [S 112] [S 113] [S 0] [S 113] 
   8 [S 0] [S 114] [S 114] [S 0] [S 0] [S 114] [S 114] [S 0] 
   9 [S 0] [S 0] [S 112] [S 112] [S 0] [S 0] [S 113] [S 112] 
  10 [S 114] [S 114] [S 0] [S 0] [S 0] [S 114] [S 114] [S 0] 
  11 [S 113] [S 0] [S 0] [S 112] [S 0] [S 0] [S 113] [S 112] 
  12 [S 0] [S 114] [S 0] [S 114] [S 0] [S 114] [S 0] [S 114] 
  13 [S 0] [S 113] [S 0] [S 0] [S 0] [S 0] [S 113] [S 112] 
  14 [S 0] [S 0] [S 114] [S 114] [S 114] [S 0] [S 0] [S 114] 
  15 [S 112] [S 0] [S 113] [S 0] [S 112] [S 0] [S 112] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 45) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 45) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (115) latency = 125
LOG | (115) latency = 125
flushWriteBuffer | now: 913109
flushWriteBuffer | empty!
LOG | (115) latency = 125
LOG | (115) latency = 125
LOG | (115) latency = 125
LOG | (115) latency = 125
LOG | (115) latency = 125
flushWriteBuffer | now: 914109
flushWriteBuffer | empty!
LOG | (115) latency = 125
ENDING EPOCH [115]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 115] [M 115] [M 115] [S 0] [M 115] [S 0] 
   1 [S 113] [S 112] [S 0] [S 0] [S 113] [M 115] [S 0] [S 112] 
   2 [M 115] [M 115] [M 115] [M 115] [M 115] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 112] [S 113] [S 112] [S 112] [S 0] 
   4 [S 0] [S 0] [M 115] [M 115] [S 0] [S 0] [M 115] [M 115] 
   5 [S 112] [S 113] [S 0] [S 112] [S 112] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [M 115] [M 115] [M 115] [S 0] [M 115] 
   7 [S 0] [S 0] [S 0] [S 112] [S 112] [S 113] [S 0] [S 113] 
   8 [S 0] [M 115] [M 115] [S 0] [S 0] [M 115] [M 115] [S 0] 
   9 [S 0] [S 0] [S 112] [S 112] [S 0] [S 0] [S 113] [S 112] 
  10 [M 115] [M 115] [S 0] [S 0] [S 0] [M 115] [M 115] [S 0] 
  11 [S 113] [S 0] [S 0] [S 112] [S 0] [S 0] [S 113] [S 112] 
  12 [S 0] [M 115] [S 0] [M 115] [S 0] [M 115] [S 0] [M 115] 
  13 [S 0] [S 113] [S 0] [S 0] [S 0] [S 0] [S 113] [S 112] 
  14 [S 0] [S 0] [M 115] [M 115] [M 115] [S 0] [S 0] [M 115] 
  15 [S 112] [S 0] [S 113] [S 0] [S 112] [S 0] [S 112] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
cache block [115] stored in write buffer 
EPOCH [115] PERSISTED.
STARTING [116]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 115] [S 115] [S 115] [S 0] [S 115] [S 0] 
   1 [S 113] [S 112] [S 0] [S 0] [S 113] [S 115] [S 0] [S 112] 
   2 [S 115] [S 115] [S 115] [S 115] [S 115] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 112] [S 113] [S 112] [S 112] [S 0] 
   4 [S 0] [S 0] [S 115] [S 115] [S 0] [S 0] [S 115] [S 115] 
   5 [S 112] [S 113] [S 0] [S 112] [S 112] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 115] [S 115] [S 115] [S 0] [S 115] 
   7 [S 0] [S 0] [S 0] [S 112] [S 112] [S 113] [S 0] [S 113] 
   8 [S 0] [S 115] [S 115] [S 0] [S 0] [S 115] [S 115] [S 0] 
   9 [S 0] [S 0] [S 112] [S 112] [S 0] [S 0] [S 113] [S 112] 
  10 [S 115] [S 115] [S 0] [S 0] [S 0] [S 115] [S 115] [S 0] 
  11 [S 113] [S 0] [S 0] [S 112] [S 0] [S 0] [S 113] [S 112] 
  12 [S 0] [S 115] [S 0] [S 115] [S 0] [S 115] [S 0] [S 115] 
  13 [S 0] [S 113] [S 0] [S 0] [S 0] [S 0] [S 113] [S 112] 
  14 [S 0] [S 0] [S 115] [S 115] [S 115] [S 0] [S 0] [S 115] 
  15 [S 112] [S 0] [S 113] [S 0] [S 112] [S 0] [S 112] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 45) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 45) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (116) latency = 125
LOG | (116) latency = 125
LOG | (116) latency = 125
LOG | (116) latency = 125
flushWriteBuffer | now: 915109
flushWriteBuffer | empty!
LOG | (116) latency = 125
LOG | (116) latency = 125
LOG | (116) latency = 125
LOG | (116) latency = 125
ENDING EPOCH [116]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [M 116] [M 116] [M 116] [S 0] [M 116] [S 0] 
   1 [S 113] [S 112] [S 0] [S 0] [S 113] [M 116] [S 0] [S 112] 
   2 [M 116] [M 116] [M 116] [M 116] [M 116] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 112] [S 113] [S 112] [S 112] [S 0] 
   4 [S 0] [S 0] [M 116] [M 116] [S 0] [S 0] [M 116] [M 116] 
   5 [S 112] [S 113] [S 0] [S 112] [S 112] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [M 116] [M 116] [M 116] [S 0] [M 116] 
   7 [S 0] [S 0] [S 0] [S 112] [S 112] [S 113] [S 0] [S 113] 
   8 [S 0] [M 116] [M 116] [S 0] [S 0] [M 116] [M 116] [S 0] 
   9 [S 0] [S 0] [S 112] [S 112] [S 0] [S 0] [S 113] [S 112] 
  10 [M 116] [M 116] [S 0] [S 0] [S 0] [M 116] [M 116] [S 0] 
  11 [S 113] [S 0] [S 0] [S 112] [S 0] [S 0] [S 113] [S 112] 
  12 [S 0] [M 116] [S 0] [M 116] [S 0] [M 116] [S 0] [M 116] 
  13 [S 0] [S 113] [S 0] [S 0] [S 0] [S 0] [S 113] [S 112] 
  14 [S 0] [S 0] [M 116] [M 116] [M 116] [S 0] [S 0] [M 116] 
  15 [S 112] [S 0] [S 113] [S 0] [S 112] [S 0] [S 112] [S 0] 
============================================================
scanning set 2: 62.5%
scanning set 0: 50.0%
scanning set 4: 50.0%
scanning set 6: 50.0%
scanning set 8: 50.0%
scanning set 10: 50.0%
scanning set 12: 50.0%
scanning set 14: 50.0%
scanning set 1: 12.5%
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
cache block [116] stored in write buffer 
EPOCH [116] PERSISTED.
STARTING [117]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] [S 0] 
   1 [S 113] [S 112] [S 0] [S 0] [S 113] [S 116] [S 0] [S 112] 
   2 [S 116] [S 116] [S 116] [S 116] [S 116] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 112] [S 113] [S 112] [S 112] [S 0] 
   4 [S 0] [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] 
   5 [S 112] [S 113] [S 0] [S 112] [S 112] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] 
   7 [S 0] [S 0] [S 0] [S 112] [S 112] [S 113] [S 0] [S 113] 
   8 [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] [S 0] 
   9 [S 0] [S 0] [S 112] [S 112] [S 0] [S 0] [S 113] [S 112] 
  10 [S 116] [S 116] [S 0] [S 0] [S 0] [S 116] [S 116] [S 0] 
  11 [S 113] [S 0] [S 0] [S 112] [S 0] [S 0] [S 113] [S 112] 
  12 [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] 
  13 [S 0] [S 113] [S 0] [S 0] [S 0] [S 0] [S 113] [S 112] 
  14 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 0] [S 116] 
  15 [S 112] [S 0] [S 113] [S 0] [S 112] [S 0] [S 112] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 45) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 45) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 45) = 580
LOG | (117) latency = 299
LOG | (117) latency = 293
LOG | (117) latency = 286
LOG | (117) latency = 139
LOG | (117) latency = 133
LOG | (117) latency = 138
LOG | (117) latency = 131
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 130
LOG | (117) latency = 125
flushWriteBuffer | now: 916109
flushWriteBuffer | empty!
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 129
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 130
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 130
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 125
LOG | (117) latency = 129
LOG | (117) latency = 125
ENDING EPOCH [117]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (21.09%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] [S 0] 
   1 [M 117] [M 117] [S 0] [S 0] [S 113] [M 117] [S 0] [M 117] 
   2 [M 117] [S 116] [S 116] [S 116] [S 116] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 117] [S 113] [M 117] [M 117] [S 0] 
   4 [S 0] [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] 
   5 [M 117] [S 113] [S 0] [M 117] [M 117] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] 
   7 [S 0] [S 0] [S 0] [M 117] [M 117] [M 117] [S 0] [M 117] 
   8 [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] [S 0] 
   9 [S 0] [M 117] [S 112] [M 117] [S 0] [S 0] [S 113] [M 117] 
  10 [S 116] [S 116] [S 0] [S 0] [S 0] [S 116] [S 116] [S 0] 
  11 [S 113] [S 0] [M 117] [M 117] [S 0] [S 0] [S 113] [M 117] 
  12 [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [M 117] [M 117] [M 117] 
  14 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 0] [S 116] 
  15 [M 117] [S 0] [S 113] [S 0] [M 117] [S 0] [M 117] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 7: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 2: 12.5%
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
cache block [117] stored in write buffer 
EPOCH [117] PERSISTED.
STARTING [118]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] [S 0] 
   1 [S 117] [S 117] [S 0] [S 0] [S 113] [S 117] [S 0] [S 117] 
   2 [S 117] [S 116] [S 116] [S 116] [S 116] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 117] [S 113] [S 117] [S 117] [S 0] 
   4 [S 0] [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] 
   5 [S 117] [S 113] [S 0] [S 117] [S 117] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] 
   7 [S 0] [S 0] [S 0] [S 117] [S 117] [S 117] [S 0] [S 117] 
   8 [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] [S 0] 
   9 [S 0] [S 117] [S 112] [S 117] [S 0] [S 0] [S 113] [S 117] 
  10 [S 116] [S 116] [S 0] [S 0] [S 0] [S 116] [S 116] [S 0] 
  11 [S 113] [S 0] [S 117] [S 117] [S 0] [S 0] [S 113] [S 117] 
  12 [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] 
  13 [S 0] [S 0] [S 0] [S 0] [S 0] [S 117] [S 117] [S 117] 
  14 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 0] [S 116] 
  15 [S 117] [S 0] [S 113] [S 0] [S 117] [S 0] [S 117] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 45) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG | (118) latency = 233
LOG | (118) latency = 125
LOG | (118) latency = 125
LOG | (118) latency = 130
LOG | (118) latency = 125
LOG | (118) latency = 125
flushWriteBuffer | now: 917109
flushWriteBuffer | empty!
LOG | (118) latency = 125
LOG | (118) latency = 125
LOG | (118) latency = 125
LOG | (118) latency = 125
LOG | (118) latency = 125
LOG | (118) latency = 125
flushWriteBuffer | now: 918109
flushWriteBuffer | empty!
LOG | (118) latency = 125
LOG | (118) latency = 125
LOG | (118) latency = 125
ENDING EPOCH [118]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] [S 0] 
   1 [M 118] [M 118] [S 0] [S 0] [M 118] [M 118] [S 0] [M 118] 
   2 [M 118] [S 116] [S 116] [S 116] [S 116] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 118] [M 118] [M 118] [M 118] [S 0] 
   4 [S 0] [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] 
   5 [M 118] [M 118] [S 0] [M 118] [M 118] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] 
   7 [S 0] [S 0] [S 0] [M 118] [M 118] [M 118] [S 0] [M 118] 
   8 [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] [S 0] 
   9 [S 0] [M 118] [M 118] [M 118] [S 0] [S 0] [S 113] [M 118] 
  10 [S 116] [S 116] [S 0] [S 0] [S 0] [S 116] [S 116] [S 0] 
  11 [S 113] [S 0] [M 118] [M 118] [S 0] [S 0] [M 118] [M 118] 
  12 [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] 
  13 [M 118] [S 0] [S 0] [S 0] [S 0] [M 118] [M 118] [M 118] 
  14 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 0] [S 116] 
  15 [M 118] [S 0] [S 0] [M 118] [M 118] [S 0] [M 118] [S 0] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
cache block [118] stored in write buffer 
EPOCH [118] PERSISTED.
STARTING [119]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] [S 0] 
   1 [S 118] [S 118] [S 0] [S 0] [S 118] [S 118] [S 0] [S 118] 
   2 [S 118] [S 116] [S 116] [S 116] [S 116] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 118] [S 118] [S 118] [S 118] [S 0] 
   4 [S 0] [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] 
   5 [S 118] [S 118] [S 0] [S 118] [S 118] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] 
   7 [S 0] [S 0] [S 0] [S 118] [S 118] [S 118] [S 0] [S 118] 
   8 [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] [S 0] 
   9 [S 0] [S 118] [S 118] [S 118] [S 0] [S 0] [S 113] [S 118] 
  10 [S 116] [S 116] [S 0] [S 0] [S 0] [S 116] [S 116] [S 0] 
  11 [S 113] [S 0] [S 118] [S 118] [S 0] [S 0] [S 118] [S 118] 
  12 [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] 
  13 [S 118] [S 0] [S 0] [S 0] [S 0] [S 118] [S 118] [S 118] 
  14 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 0] [S 116] 
  15 [S 118] [S 0] [S 0] [S 118] [S 118] [S 0] [S 118] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 45) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 45) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (119) latency = 125
LOG | (119) latency = 125
flushWriteBuffer | now: 919109
flushWriteBuffer | empty!
LOG | (119) latency = 125
LOG | (119) latency = 125
LOG | (119) latency = 125
LOG | (119) latency = 125
ENDING EPOCH [119]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (20.31%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] [S 0] 
   1 [M 119] [M 119] [S 0] [S 0] [S 118] [M 119] [S 0] [M 119] 
   2 [M 119] [S 116] [S 116] [S 116] [S 116] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 119] [M 119] [M 119] [S 118] [S 0] 
   4 [S 0] [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] 
   5 [M 119] [S 118] [S 0] [M 119] [M 119] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] 
   7 [S 0] [S 0] [S 0] [M 119] [M 119] [M 119] [S 0] [S 118] 
   8 [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] [S 0] 
   9 [S 0] [M 119] [M 119] [S 118] [S 0] [S 0] [S 0] [M 119] 
  10 [S 116] [S 116] [S 0] [S 0] [S 0] [S 116] [S 116] [S 0] 
  11 [S 113] [S 0] [M 119] [M 119] [S 0] [S 0] [S 118] [M 119] 
  12 [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] 
  13 [M 119] [S 0] [S 0] [S 0] [S 0] [M 119] [S 118] [M 119] 
  14 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 0] [S 116] 
  15 [M 119] [S 0] [S 0] [M 119] [S 118] [S 0] [M 119] [S 0] 
============================================================
scanning set 1: 50.0%
scanning set 3: 37.5%
scanning set 5: 37.5%
scanning set 7: 37.5%
scanning set 9: 37.5%
scanning set 11: 37.5%
scanning set 13: 37.5%
scanning set 15: 37.5%
scanning set 2: 12.5%
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
cache block [119] stored in write buffer 
EPOCH [119] PERSISTED.
STARTING [120]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] [S 0] 
   1 [S 119] [S 119] [S 0] [S 0] [S 118] [S 119] [S 0] [S 119] 
   2 [S 119] [S 116] [S 116] [S 116] [S 116] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 119] [S 119] [S 119] [S 118] [S 0] 
   4 [S 0] [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] 
   5 [S 119] [S 118] [S 0] [S 119] [S 119] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] 
   7 [S 0] [S 0] [S 0] [S 119] [S 119] [S 119] [S 0] [S 118] 
   8 [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] [S 0] 
   9 [S 0] [S 119] [S 119] [S 118] [S 0] [S 0] [S 0] [S 119] 
  10 [S 116] [S 116] [S 0] [S 0] [S 0] [S 116] [S 116] [S 0] 
  11 [S 113] [S 0] [S 119] [S 119] [S 0] [S 0] [S 118] [S 119] 
  12 [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] 
  13 [S 119] [S 0] [S 0] [S 0] [S 0] [S 119] [S 118] [S 119] 
  14 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 0] [S 116] 
  15 [S 119] [S 0] [S 0] [S 119] [S 118] [S 0] [S 119] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 45) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 0) = 410
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 45) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 0) = 490
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG | (120) latency = 125
LOG | (120) latency = 125
flushWriteBuffer | now: 920109
flushWriteBuffer | empty!
flushWriteBuffer | now: 921109
flushWriteBuffer | empty!
LOG | (120) latency = 125
LOG | (120) latency = 125
LOG | (120) latency = 125
LOG | (120) latency = 125
LOG | (120) latency = 125
LOG | (120) latency = 125
ENDING EPOCH [120]... (reason: CACHE_SET_THRESHOLD)
============================================================
Cache L3 (26.56%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] [S 0] 
   1 [M 120] [M 120] [S 0] [S 0] [M 120] [M 120] [S 0] [M 120] 
   2 [M 120] [S 0] [S 116] [S 116] [S 116] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [M 120] [M 120] [M 120] [M 120] [S 0] 
   4 [S 0] [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] 
   5 [M 120] [M 120] [S 0] [M 120] [M 120] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] 
   7 [S 0] [S 0] [S 0] [M 120] [M 120] [M 120] [S 0] [M 120] 
   8 [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] [S 0] 
   9 [S 0] [M 120] [M 120] [M 120] [S 0] [S 0] [S 0] [M 120] 
  10 [S 116] [S 116] [S 0] [S 0] [S 0] [S 116] [S 116] [S 0] 
  11 [S 113] [S 0] [M 120] [M 120] [S 0] [S 0] [M 120] [M 120] 
  12 [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] 
  13 [M 120] [S 0] [S 0] [S 0] [S 0] [M 120] [M 120] [M 120] 
  14 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 0] [S 116] 
  15 [M 120] [S 0] [S 0] [M 120] [M 120] [S 0] [M 120] [S 0] 
============================================================
scanning set 1: 62.5%
scanning set 3: 50.0%
scanning set 5: 50.0%
scanning set 7: 50.0%
scanning set 9: 50.0%
scanning set 11: 50.0%
scanning set 13: 50.0%
scanning set 15: 50.0%
scanning set 2: 12.5%
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
cache block [120] stored in write buffer 
EPOCH [120] PERSISTED.
STARTING [121]...
============================================================
Cache L3 (0.00%)
------------------------------------------------------------
      0   1   2   3   4   5   6   7  
------------------------------------------------------------
   0 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] [S 0] 
   1 [S 120] [S 120] [S 0] [S 0] [S 120] [S 120] [S 0] [S 120] 
   2 [S 120] [S 0] [S 116] [S 116] [S 116] [S 0] [S 0] [S 0] 
   3 [S 0] [S 0] [S 0] [S 120] [S 120] [S 120] [S 120] [S 0] 
   4 [S 0] [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] 
   5 [S 120] [S 120] [S 0] [S 120] [S 120] [S 0] [S 0] [S 0] 
   6 [S 0] [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 116] 
   7 [S 0] [S 0] [S 0] [S 120] [S 120] [S 120] [S 0] [S 120] 
   8 [S 0] [S 116] [S 116] [S 0] [S 0] [S 116] [S 116] [S 0] 
   9 [S 0] [S 120] [S 120] [S 120] [S 0] [S 0] [S 0] [S 120] 
  10 [S 116] [S 116] [S 0] [S 0] [S 0] [S 116] [S 116] [S 0] 
  11 [S 113] [S 0] [S 120] [S 120] [S 0] [S 0] [S 120] [S 120] 
  12 [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] [S 0] [S 116] 
  13 [S 120] [S 0] [S 0] [S 0] [S 0] [S 120] [S 120] [S 120] 
  14 [S 0] [S 0] [S 116] [S 116] [S 116] [S 0] [S 0] [S 116] 
  15 [S 120] [S 0] [S 0] [S 120] [S 120] [S 0] [S 120] [S 0] 
============================================================
LOG AND STORE | dram_latency + log_latency = total_latency: (370 + 0) = 370
LOG AND STORE | dram_latency + log_latency = total_latency: (375 + 0) = 375
LOG AND STORE | dram_latency + log_latency = total_latency: (380 + 0) = 380
LOG AND STORE | dram_latency + log_latency = total_latency: (385 + 0) = 385
LOG AND STORE | dram_latency + log_latency = total_latency: (390 + 0) = 390
LOG AND STORE | dram_latency + log_latency = total_latency: (395 + 0) = 395
LOG AND STORE | dram_latency + log_latency = total_latency: (400 + 0) = 400
LOG AND STORE | dram_latency + log_latency = total_latency: (405 + 0) = 405
LOG AND STORE | dram_latency + log_latency = total_latency: (410 + 45) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (415 + 0) = 415
LOG AND STORE | dram_latency + log_latency = total_latency: (420 + 0) = 420
LOG AND STORE | dram_latency + log_latency = total_latency: (425 + 0) = 425
LOG AND STORE | dram_latency + log_latency = total_latency: (430 + 0) = 430
LOG AND STORE | dram_latency + log_latency = total_latency: (435 + 0) = 435
LOG AND STORE | dram_latency + log_latency = total_latency: (440 + 0) = 440
LOG AND STORE | dram_latency + log_latency = total_latency: (445 + 0) = 445
LOG AND STORE | dram_latency + log_latency = total_latency: (450 + 0) = 450
LOG AND STORE | dram_latency + log_latency = total_latency: (455 + 0) = 455
LOG AND STORE | dram_latency + log_latency = total_latency: (460 + 0) = 460
LOG AND STORE | dram_latency + log_latency = total_latency: (465 + 0) = 465
LOG AND STORE | dram_latency + log_latency = total_latency: (470 + 0) = 470
LOG AND STORE | dram_latency + log_latency = total_latency: (475 + 0) = 475
LOG AND STORE | dram_latency + log_latency = total_latency: (480 + 0) = 480
LOG AND STORE | dram_latency + log_latency = total_latency: (485 + 0) = 485
LOG AND STORE | dram_latency + log_latency = total_latency: (490 + 45) = 535
LOG AND STORE | dram_latency + log_latency = total_latency: (495 + 0) = 495
LOG AND STORE | dram_latency + log_latency = total_latency: (500 + 0) = 500
LOG AND STORE | dram_latency + log_latency = total_latency: (505 + 0) = 505
LOG AND STORE | dram_latency + log_latency = total_latency: (510 + 0) = 510
LOG AND STORE | dram_latency + log_latency = total_latency: (515 + 0) = 515
LOG AND STORE | dram_latency + log_latency = total_latency: (520 + 0) = 520
LOG AND STORE | dram_latency + log_latency = total_latency: (525 + 0) = 525
LOG AND STORE | dram_latency + log_latency = total_latency: (530 + 0) = 530
LOG AND STORE | dram_latency + log_latency = total_latency: (535 + 0) = 535
LOG | (121) latency = 125
LOG | (121) latency = 125
LOG | (121) latency = 125
LOG | (121) latency = 127
LOG | (121) latency = 131
LOG | (121) latency = 136
LOG | (121) latency = 140
LOG | (121) latency = 145
LOG | (121) latency = 149
LOG | (121) latency = 153
LOG | (121) latency = 157
LOG | (121) latency = 161
LOG | (121) latency = 166
LOG | (121) latency = 169
LOG | (121) latency = 172
LOG | (121) latency = 177
LOG | (121) latency = 179
LOG | (121) latency = 184
LOG | (121) latency = 188
LOG | (121) latency = 191
LOG | (121) latency = 196
LOG | (121) latency = 200
LOG | (121) latency = 203
LOG | (121) latency = 206
LOG | (121) latency = 211
LOG | (121) latency = 125
LOG | (121) latency = 128
LOG | (121) latency = 132
flushWriteBuffer | now: 922109
flushWriteBuffer | empty!
flushWriteBuffer | now: 923109
flushWriteBuffer | empty!
LOG | (121) latency = 125
LOG | (121) latency = 125
LOG | (121) latency = 128
LOG | (121) latency = 132
LOG | (121) latency = 136
LOG | (121) latency = 134
LOG | (121) latency = 134
LOG | (121) latency = 138
LOG | (121) latency = 142
LOG | (121) latency = 147
LOG | (121) latency = 152
LOG | (121) latency = 156
LOG | (121) latency = 160
LOG | (121) latency = 165
LOG | (121) latency = 170
LOG | (121) latency = 159
LOG | (121) latency = 178
LOG | (121) latency = 167
LOG | (121) latency = 125
LOG | (121) latency = 129
LOG | (121) latency = 125
LOG | (121) latency = 125
LOG | (121) latency = 130
LOG | (121) latency = 134
LOG | (121) latency = 137
LOG | (121) latency = 142
LOG | (121) latency = 147
[SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 1.44 seconds
[SNIPER] Simulated 1.3M instructions, 1.8M cycles, 0.68 IPC
[SNIPER] Simulation speed 870.9 KIPS (870.9 KIPS / target core - 1148.2ns/instr)
[SNIPER] Sampling: executed 63.30% of simulated time in detailed mode
[SNIPER] Setting instrumentation mode to FAST_FORWARD
[TRACE:0] -- DONE --

FFT with Blocking Transpose
   1024 Complex Doubles
   1 Processors
   65536 Cache lines
   16 Byte line size
   4096 Bytes per page


                 PROCESS STATISTICS
            Computation      Transpose     Transpose
 Proc          Time            Time        Fraction
    0               488            152       0.31148

                 TIMING INFORMATION
Start time                        :      -1844408298
Initialization finish time        :      -1844407885
Overall finish time               :      -1844407397
Total time with initialization    :              901
Total time without initialization :              488
Overall transpose time            :              152
Overall transpose fraction        :          0.31148

[SNIPER] End
[SNIPER] Elapsed time: 6.45 seconds
