--
--	Conversion of Squit-Proto.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun May 05 16:11:44 2024
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__SENSE_IPAN_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__SENSE_IPAN_net_0 : bit;
TERMINAL Net_786 : bit;
SIGNAL tmpIO_0__SENSE_IPAN_net_0 : bit;
TERMINAL tmpSIOVREF__SENSE_IPAN_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__SENSE_IPAN_net_0 : bit;
SIGNAL tmpOE__SENSE_VCC_net_0 : bit;
SIGNAL tmpFB_0__SENSE_VCC_net_0 : bit;
TERMINAL Net_40 : bit;
SIGNAL tmpIO_0__SENSE_VCC_net_0 : bit;
TERMINAL tmpSIOVREF__SENSE_VCC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SENSE_VCC_net_0 : bit;
SIGNAL tmpOE__ADXL_Z_net_0 : bit;
SIGNAL tmpFB_0__ADXL_Z_net_0 : bit;
TERMINAL Net_43 : bit;
SIGNAL tmpIO_0__ADXL_Z_net_0 : bit;
TERMINAL tmpSIOVREF__ADXL_Z_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ADXL_Z_net_0 : bit;
SIGNAL tmpOE__ADXL_Y_net_0 : bit;
SIGNAL tmpFB_0__ADXL_Y_net_0 : bit;
TERMINAL Net_42 : bit;
SIGNAL tmpIO_0__ADXL_Y_net_0 : bit;
TERMINAL tmpSIOVREF__ADXL_Y_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ADXL_Y_net_0 : bit;
SIGNAL tmpOE__ADXL_X_net_0 : bit;
SIGNAL tmpFB_0__ADXL_X_net_0 : bit;
TERMINAL Net_41 : bit;
SIGNAL tmpIO_0__ADXL_X_net_0 : bit;
TERMINAL tmpSIOVREF__ADXL_X_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ADXL_X_net_0 : bit;
SIGNAL tmpOE__ANAPOS_OUTPUT_net_0 : bit;
SIGNAL tmpFB_0__ANAPOS_OUTPUT_net_0 : bit;
TERMINAL Net_1463 : bit;
SIGNAL tmpIO_0__ANAPOS_OUTPUT_net_0 : bit;
TERMINAL tmpSIOVREF__ANAPOS_OUTPUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ANAPOS_OUTPUT_net_0 : bit;
TERMINAL \ADC:Net_690\ : bit;
TERMINAL \ADC:Net_35\ : bit;
TERMINAL \ADC:Net_34\ : bit;
TERMINAL \ADC:Net_677\ : bit;
SIGNAL \ADC:Net_488\ : bit;
TERMINAL Net_216 : bit;
TERMINAL \ADC:Net_520\ : bit;
SIGNAL \ADC:Net_481\ : bit;
SIGNAL \ADC:Net_482\ : bit;
SIGNAL \ADC:mod_reset\ : bit;
SIGNAL \ADC:Net_93\ : bit;
TERMINAL \ADC:Net_573\ : bit;
TERMINAL \ADC:Net_41\ : bit;
TERMINAL \ADC:Net_109\ : bit;
SIGNAL \ADC:aclock\ : bit;
SIGNAL \ADC:mod_dat_3\ : bit;
SIGNAL \ADC:mod_dat_2\ : bit;
SIGNAL \ADC:mod_dat_1\ : bit;
SIGNAL \ADC:mod_dat_0\ : bit;
SIGNAL \ADC:Net_245_7\ : bit;
SIGNAL \ADC:Net_245_6\ : bit;
SIGNAL \ADC:Net_245_5\ : bit;
SIGNAL \ADC:Net_245_4\ : bit;
SIGNAL \ADC:Net_245_3\ : bit;
SIGNAL \ADC:Net_245_2\ : bit;
SIGNAL \ADC:Net_245_1\ : bit;
SIGNAL \ADC:Net_245_0\ : bit;
TERMINAL \ADC:Net_352\ : bit;
TERMINAL \ADC:Net_257\ : bit;
TERMINAL \ADC:Net_249\ : bit;
TERMINAL VREF_sig : bit;
SIGNAL Net_388 : bit;
SIGNAL \ADC:Net_250\ : bit;
SIGNAL \ADC:Net_252\ : bit;
SIGNAL \ADC:soc\ : bit;
SIGNAL \ADC:Net_268\ : bit;
SIGNAL \ADC:Net_270\ : bit;
SIGNAL \UART_USB:Net_9\ : bit;
SIGNAL \UART_USB:Net_61\ : bit;
SIGNAL \UART_USB:BUART:clock_op\ : bit;
SIGNAL \UART_USB:BUART:reset_reg\ : bit;
SIGNAL Net_424 : bit;
SIGNAL \UART_USB:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_USB:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_USB:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_USB:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_USB:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_USB:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_USB:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_USB:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_USB:BUART:reset_reg_dp\ : bit;
SIGNAL \UART_USB:BUART:reset_sr\ : bit;
SIGNAL \UART_USB:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_1861 : bit;
SIGNAL \UART_USB:BUART:txn\ : bit;
SIGNAL Net_381 : bit;
SIGNAL \UART_USB:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_382 : bit;
SIGNAL \UART_USB:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_USB:BUART:tx_state_1\ : bit;
SIGNAL \UART_USB:BUART:tx_state_0\ : bit;
SIGNAL \UART_USB:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_USB:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:tx_shift_out\ : bit;
SIGNAL \UART_USB:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_USB:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_USB:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:counter_load\ : bit;
SIGNAL \UART_USB:BUART:tx_state_2\ : bit;
SIGNAL \UART_USB:BUART:tx_bitclk\ : bit;
SIGNAL \UART_USB:BUART:counter_load_not\ : bit;
SIGNAL \UART_USB:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_USB:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_USB:BUART:sc_out_7\ : bit;
SIGNAL \UART_USB:BUART:sc_out_6\ : bit;
SIGNAL \UART_USB:BUART:sc_out_5\ : bit;
SIGNAL \UART_USB:BUART:sc_out_4\ : bit;
SIGNAL \UART_USB:BUART:sc_out_3\ : bit;
SIGNAL \UART_USB:BUART:sc_out_2\ : bit;
SIGNAL \UART_USB:BUART:sc_out_1\ : bit;
SIGNAL \UART_USB:BUART:sc_out_0\ : bit;
SIGNAL \UART_USB:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_USB:BUART:tx_status_6\ : bit;
SIGNAL \UART_USB:BUART:tx_status_5\ : bit;
SIGNAL \UART_USB:BUART:tx_status_4\ : bit;
SIGNAL \UART_USB:BUART:tx_status_0\ : bit;
SIGNAL \UART_USB:BUART:tx_status_1\ : bit;
SIGNAL \UART_USB:BUART:tx_status_2\ : bit;
SIGNAL \UART_USB:BUART:tx_status_3\ : bit;
SIGNAL Net_379 : bit;
SIGNAL \UART_USB:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_USB:BUART:tx_mark\ : bit;
SIGNAL \UART_USB:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_USB:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_USB:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_USB:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_USB:BUART:rx_state_1\ : bit;
SIGNAL \UART_USB:BUART:rx_state_0\ : bit;
SIGNAL \UART_USB:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_USB:BUART:rx_postpoll\ : bit;
SIGNAL \UART_USB:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_USB:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:hd_shift_out\ : bit;
SIGNAL \UART_USB:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_USB:BUART:rx_fifofull\ : bit;
SIGNAL \UART_USB:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_USB:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_USB:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:rx_counter_load\ : bit;
SIGNAL \UART_USB:BUART:rx_state_3\ : bit;
SIGNAL \UART_USB:BUART:rx_state_2\ : bit;
SIGNAL \UART_USB:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_USB:BUART:rx_count_2\ : bit;
SIGNAL \UART_USB:BUART:rx_count_1\ : bit;
SIGNAL \UART_USB:BUART:rx_count_0\ : bit;
SIGNAL \UART_USB:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_USB:BUART:rx_count_6\ : bit;
SIGNAL \UART_USB:BUART:rx_count_5\ : bit;
SIGNAL \UART_USB:BUART:rx_count_4\ : bit;
SIGNAL \UART_USB:BUART:rx_count_3\ : bit;
SIGNAL \UART_USB:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_USB:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_USB:BUART:rx_bitclk\ : bit;
SIGNAL \UART_USB:BUART:rx_state_stop1_reg\ : bit;
SIGNAL Net_376 : bit;
SIGNAL \UART_USB:BUART:rx_status_0\ : bit;
SIGNAL \UART_USB:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_USB:BUART:rx_status_1\ : bit;
SIGNAL \UART_USB:BUART:rx_status_2\ : bit;
SIGNAL \UART_USB:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_USB:BUART:rx_status_3\ : bit;
SIGNAL \UART_USB:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_USB:BUART:rx_status_4\ : bit;
SIGNAL \UART_USB:BUART:rx_status_5\ : bit;
SIGNAL \UART_USB:BUART:rx_status_6\ : bit;
SIGNAL \UART_USB:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_378 : bit;
SIGNAL \UART_USB:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_USB:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_USB:BUART:rx_break_status\ : bit;
SIGNAL \UART_USB:BUART:sRX:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \UART_USB:BUART:rx_address_detected\ : bit;
SIGNAL \UART_USB:BUART:rx_last\ : bit;
SIGNAL \UART_USB:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_USB:BUART:sRX:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_6\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_5\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_4\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_3\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODIN1_6\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_2\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODIN1_5\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_1\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODIN1_4\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:newa_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODIN1_3\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_6\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_5\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_4\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_3\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_2\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_1\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:newb_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:dataa_6\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:dataa_5\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:dataa_4\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:dataa_3\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:dataa_2\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:dataa_1\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:dataa_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:datab_6\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:datab_5\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:datab_4\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:datab_3\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:datab_2\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:datab_1\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:datab_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_6\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_6\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_5\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_5\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_4\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_4\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_3\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_3\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_2\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_2\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_1\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_1\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:lta_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_1:g2:a0:gta_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:eq\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:MODULE_2:eq\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \UART_USB:BUART:sRX:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \UART_USB:BUART:sRX:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL tmpOE__PSOC_RX_net_0 : bit;
SIGNAL tmpIO_0__PSOC_RX_net_0 : bit;
TERMINAL tmpSIOVREF__PSOC_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PSOC_RX_net_0 : bit;
SIGNAL tmpOE__PSOC_TX_net_0 : bit;
SIGNAL tmpFB_0__PSOC_TX_net_0 : bit;
SIGNAL tmpIO_0__PSOC_TX_net_0 : bit;
TERMINAL tmpSIOVREF__PSOC_TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PSOC_TX_net_0 : bit;
SIGNAL tmpOE__VREF_net_0 : bit;
SIGNAL tmpFB_0__VREF_net_0 : bit;
SIGNAL tmpIO_0__VREF_net_0 : bit;
TERMINAL tmpSIOVREF__VREF_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VREF_net_0 : bit;
SIGNAL \Control_Reg_LED:clk\ : bit;
SIGNAL \Control_Reg_LED:rst\ : bit;
SIGNAL Net_492 : bit;
SIGNAL \Control_Reg_LED:control_out_0\ : bit;
SIGNAL Net_426 : bit;
SIGNAL \Control_Reg_LED:control_out_1\ : bit;
SIGNAL Net_1266 : bit;
SIGNAL \Control_Reg_LED:control_out_2\ : bit;
SIGNAL Net_693 : bit;
SIGNAL \Control_Reg_LED:control_out_3\ : bit;
SIGNAL Net_1116 : bit;
SIGNAL \Control_Reg_LED:control_out_4\ : bit;
SIGNAL Net_1117 : bit;
SIGNAL \Control_Reg_LED:control_out_5\ : bit;
SIGNAL Net_1118 : bit;
SIGNAL \Control_Reg_LED:control_out_6\ : bit;
SIGNAL Net_1119 : bit;
SIGNAL \Control_Reg_LED:control_out_7\ : bit;
SIGNAL \Control_Reg_LED:control_7\ : bit;
SIGNAL \Control_Reg_LED:control_6\ : bit;
SIGNAL \Control_Reg_LED:control_5\ : bit;
SIGNAL \Control_Reg_LED:control_4\ : bit;
SIGNAL \Control_Reg_LED:control_3\ : bit;
SIGNAL \Control_Reg_LED:control_2\ : bit;
SIGNAL \Control_Reg_LED:control_1\ : bit;
SIGNAL \Control_Reg_LED:control_0\ : bit;
SIGNAL tmpOE__LED_OK_net_0 : bit;
SIGNAL Net_404 : bit;
SIGNAL tmpFB_0__LED_OK_net_0 : bit;
SIGNAL tmpIO_0__LED_OK_net_0 : bit;
TERMINAL tmpSIOVREF__LED_OK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_OK_net_0 : bit;
TERMINAL Net_2353 : bit;
TERMINAL HOME_TILT_ABSV : bit;
TERMINAL HOME_PAN_ABSV : bit;
TERMINAL Net_785 : bit;
SIGNAL CLK_1500Hz : bit;
SIGNAL Net_391 : bit;
SIGNAL Net_2324 : bit;
SIGNAL \Status_Reg_BUTTON:status_0\ : bit;
SIGNAL Net_1368 : bit;
SIGNAL \Status_Reg_BUTTON:status_1\ : bit;
SIGNAL Net_677 : bit;
SIGNAL \Status_Reg_BUTTON:status_2\ : bit;
SIGNAL Net_678 : bit;
SIGNAL \Status_Reg_BUTTON:status_3\ : bit;
SIGNAL \Status_Reg_BUTTON:status_4\ : bit;
SIGNAL \Status_Reg_BUTTON:status_5\ : bit;
SIGNAL \Status_Reg_BUTTON:status_6\ : bit;
SIGNAL \Status_Reg_BUTTON:status_7\ : bit;
SIGNAL Net_1284 : bit;
SIGNAL CLK_100Hz : bit;
SIGNAL \Counter_LED:Net_82\ : bit;
SIGNAL \Counter_LED:Net_91\ : bit;
SIGNAL Net_334 : bit;
SIGNAL \Counter_LED:Net_48\ : bit;
SIGNAL \Counter_LED:Net_47\ : bit;
SIGNAL \Counter_LED:Net_42\ : bit;
SIGNAL Net_1406 : bit;
SIGNAL Net_2472 : bit;
SIGNAL \Counter_LED:Net_89\ : bit;
SIGNAL \Counter_LED:Net_95\ : bit;
SIGNAL \Counter_LED:Net_102\ : bit;
SIGNAL tmpOE__LED_FAULT_net_0 : bit;
SIGNAL tmpFB_0__LED_FAULT_net_0 : bit;
SIGNAL tmpIO_0__LED_FAULT_net_0 : bit;
TERMINAL tmpSIOVREF__LED_FAULT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_FAULT_net_0 : bit;
SIGNAL \Control_Reg_SYS:clk\ : bit;
SIGNAL \Control_Reg_SYS:rst\ : bit;
SIGNAL Net_533 : bit;
SIGNAL \Control_Reg_SYS:control_out_0\ : bit;
SIGNAL Net_535 : bit;
SIGNAL \Control_Reg_SYS:control_out_1\ : bit;
SIGNAL Net_547 : bit;
SIGNAL \Control_Reg_SYS:control_out_2\ : bit;
SIGNAL Net_603 : bit;
SIGNAL \Control_Reg_SYS:control_out_3\ : bit;
SIGNAL Net_596 : bit;
SIGNAL \Control_Reg_SYS:control_out_4\ : bit;
SIGNAL Net_597 : bit;
SIGNAL \Control_Reg_SYS:control_out_5\ : bit;
SIGNAL Net_598 : bit;
SIGNAL \Control_Reg_SYS:control_out_6\ : bit;
SIGNAL Net_599 : bit;
SIGNAL \Control_Reg_SYS:control_out_7\ : bit;
SIGNAL \Control_Reg_SYS:control_7\ : bit;
SIGNAL \Control_Reg_SYS:control_6\ : bit;
SIGNAL \Control_Reg_SYS:control_5\ : bit;
SIGNAL \Control_Reg_SYS:control_4\ : bit;
SIGNAL \Control_Reg_SYS:control_3\ : bit;
SIGNAL \Control_Reg_SYS:control_2\ : bit;
SIGNAL \Control_Reg_SYS:control_1\ : bit;
SIGNAL \Control_Reg_SYS:control_0\ : bit;
SIGNAL tmpOE__V5_PHER_nSHDN_net_0 : bit;
SIGNAL tmpFB_0__V5_PHER_nSHDN_net_0 : bit;
SIGNAL tmpIO_0__V5_PHER_nSHDN_net_0 : bit;
TERMINAL tmpSIOVREF__V5_PHER_nSHDN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__V5_PHER_nSHDN_net_0 : bit;
SIGNAL tmpOE__V3_nSHDN_net_0 : bit;
SIGNAL tmpFB_0__V3_nSHDN_net_0 : bit;
SIGNAL tmpIO_0__V3_nSHDN_net_0 : bit;
TERMINAL tmpSIOVREF__V3_nSHDN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__V3_nSHDN_net_0 : bit;
SIGNAL tmpOE__LED_WIFI_OK_net_0 : bit;
SIGNAL tmpFB_0__LED_WIFI_OK_net_0 : bit;
SIGNAL tmpIO_0__LED_WIFI_OK_net_0 : bit;
TERMINAL tmpSIOVREF__LED_WIFI_OK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_WIFI_OK_net_0 : bit;
SIGNAL tmpOE__LED_WIFI_FAULT_net_0 : bit;
SIGNAL tmpFB_0__LED_WIFI_FAULT_net_0 : bit;
SIGNAL tmpIO_0__LED_WIFI_FAULT_net_0 : bit;
TERMINAL tmpSIOVREF__LED_WIFI_FAULT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_WIFI_FAULT_net_0 : bit;
SIGNAL tmpOE__SENSE_ITILT_net_0 : bit;
SIGNAL tmpFB_0__SENSE_ITILT_net_0 : bit;
SIGNAL tmpIO_0__SENSE_ITILT_net_0 : bit;
TERMINAL tmpSIOVREF__SENSE_ITILT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SENSE_ITILT_net_0 : bit;
SIGNAL tmpOE__HOME_PAN_net_0 : bit;
SIGNAL tmpFB_0__HOME_PAN_net_0 : bit;
SIGNAL tmpIO_0__HOME_PAN_net_0 : bit;
TERMINAL tmpSIOVREF__HOME_PAN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HOME_PAN_net_0 : bit;
SIGNAL tmpOE__ADXL_ST_net_0 : bit;
SIGNAL tmpFB_0__ADXL_ST_net_0 : bit;
SIGNAL tmpIO_0__ADXL_ST_net_0 : bit;
TERMINAL tmpSIOVREF__ADXL_ST_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ADXL_ST_net_0 : bit;
SIGNAL tmpOE__nBUTTON_PUSH_net_0 : bit;
SIGNAL tmpIO_0__nBUTTON_PUSH_net_0 : bit;
TERMINAL tmpSIOVREF__nBUTTON_PUSH_net_0 : bit;
SIGNAL tmpINTERRUPT_0__nBUTTON_PUSH_net_0 : bit;
TERMINAL Net_608 : bit;
TERMINAL Net_609 : bit;
TERMINAL Net_894 : bit;
TERMINAL Net_692 : bit;
TERMINAL Net_893 : bit;
TERMINAL Net_906 : bit;
TERMINAL Net_907 : bit;
SIGNAL tmpOE__nBUTTON_CW_net_0 : bit;
SIGNAL tmpIO_0__nBUTTON_CW_net_0 : bit;
TERMINAL tmpSIOVREF__nBUTTON_CW_net_0 : bit;
SIGNAL tmpINTERRUPT_0__nBUTTON_CW_net_0 : bit;
SIGNAL Net_1255 : bit;
SIGNAL \I2C_COULOMB:sda_x_wire\ : bit;
SIGNAL \I2C_COULOMB:Net_643_1\ : bit;
SIGNAL \I2C_COULOMB:Net_697\ : bit;
SIGNAL \I2C_COULOMB:bus_clk\ : bit;
SIGNAL \I2C_COULOMB:Net_1109_0\ : bit;
SIGNAL \I2C_COULOMB:Net_1109_1\ : bit;
SIGNAL \I2C_COULOMB:Net_643_0\ : bit;
SIGNAL \I2C_COULOMB:Net_643_2\ : bit;
SIGNAL \I2C_COULOMB:scl_x_wire\ : bit;
SIGNAL \I2C_COULOMB:Net_969\ : bit;
SIGNAL \I2C_COULOMB:Net_968\ : bit;
SIGNAL \I2C_COULOMB:udb_clk\ : bit;
SIGNAL Net_1748 : bit;
SIGNAL \I2C_COULOMB:Net_973\ : bit;
SIGNAL Net_1749 : bit;
SIGNAL \I2C_COULOMB:Net_974\ : bit;
SIGNAL \I2C_COULOMB:scl_yfb\ : bit;
SIGNAL \I2C_COULOMB:sda_yfb\ : bit;
SIGNAL \I2C_COULOMB:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL Net_1726 : bit;
SIGNAL \I2C_COULOMB:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL Net_1727 : bit;
SIGNAL \I2C_COULOMB:timeout_clk\ : bit;
SIGNAL Net_1754 : bit;
SIGNAL \I2C_COULOMB:Net_975\ : bit;
SIGNAL Net_1752 : bit;
SIGNAL Net_1753 : bit;
SIGNAL tmpOE__CC_SDA_net_0 : bit;
SIGNAL tmpFB_0__CC_SDA_net_0 : bit;
TERMINAL tmpSIOVREF__CC_SDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CC_SDA_net_0 : bit;
SIGNAL tmpOE__LORA_SETA_net_0 : bit;
SIGNAL Net_2701 : bit;
SIGNAL tmpFB_0__LORA_SETA_net_0 : bit;
SIGNAL tmpIO_0__LORA_SETA_net_0 : bit;
TERMINAL tmpSIOVREF__LORA_SETA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LORA_SETA_net_0 : bit;
SIGNAL Net_1297 : bit;
SIGNAL Net_989 : bit;
TERMINAL Net_903 : bit;
TERMINAL Net_2849 : bit;
TERMINAL Net_905 : bit;
SIGNAL tmpOE__nBUTTON_CCW_net_0 : bit;
SIGNAL tmpIO_0__nBUTTON_CCW_net_0 : bit;
TERMINAL tmpSIOVREF__nBUTTON_CCW_net_0 : bit;
SIGNAL tmpINTERRUPT_0__nBUTTON_CCW_net_0 : bit;
TERMINAL Net_922 : bit;
TERMINAL Net_923 : bit;
SIGNAL tmpOE__TILT_MOT_FL_net_0 : bit;
SIGNAL Net_2266 : bit;
SIGNAL tmpIO_0__TILT_MOT_FL_net_0 : bit;
TERMINAL tmpSIOVREF__TILT_MOT_FL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TILT_MOT_FL_net_0 : bit;
TERMINAL Net_919 : bit;
TERMINAL Net_920 : bit;
TERMINAL Net_921 : bit;
SIGNAL \Control_Reg_BUZ:clk\ : bit;
SIGNAL \Control_Reg_BUZ:rst\ : bit;
SIGNAL \Control_Reg_BUZ:control_out_0\ : bit;
SIGNAL Net_1122 : bit;
SIGNAL \Control_Reg_BUZ:control_out_1\ : bit;
SIGNAL Net_1123 : bit;
SIGNAL \Control_Reg_BUZ:control_out_2\ : bit;
SIGNAL Net_1124 : bit;
SIGNAL \Control_Reg_BUZ:control_out_3\ : bit;
SIGNAL Net_1125 : bit;
SIGNAL \Control_Reg_BUZ:control_out_4\ : bit;
SIGNAL Net_1126 : bit;
SIGNAL \Control_Reg_BUZ:control_out_5\ : bit;
SIGNAL Net_1127 : bit;
SIGNAL \Control_Reg_BUZ:control_out_6\ : bit;
SIGNAL Net_1128 : bit;
SIGNAL \Control_Reg_BUZ:control_out_7\ : bit;
SIGNAL \Control_Reg_BUZ:control_7\ : bit;
SIGNAL \Control_Reg_BUZ:control_6\ : bit;
SIGNAL \Control_Reg_BUZ:control_5\ : bit;
SIGNAL \Control_Reg_BUZ:control_4\ : bit;
SIGNAL \Control_Reg_BUZ:control_3\ : bit;
SIGNAL \Control_Reg_BUZ:control_2\ : bit;
SIGNAL \Control_Reg_BUZ:control_1\ : bit;
SIGNAL \Control_Reg_BUZ:control_0\ : bit;
SIGNAL tmpOE__BUZ_net_0 : bit;
SIGNAL tmpFB_0__BUZ_net_0 : bit;
SIGNAL tmpIO_0__BUZ_net_0 : bit;
TERMINAL tmpSIOVREF__BUZ_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BUZ_net_0 : bit;
SIGNAL tmpOE__MOT_SLEEPn_net_0 : bit;
SIGNAL Net_1020 : bit;
SIGNAL tmpFB_0__MOT_SLEEPn_net_0 : bit;
SIGNAL tmpIO_0__MOT_SLEEPn_net_0 : bit;
TERMINAL tmpSIOVREF__MOT_SLEEPn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOT_SLEEPn_net_0 : bit;
SIGNAL \Control_Reg_MOTOR:clk\ : bit;
SIGNAL \Control_Reg_MOTOR:rst\ : bit;
SIGNAL \Control_Reg_MOTOR:control_out_0\ : bit;
SIGNAL Net_1131 : bit;
SIGNAL \Control_Reg_MOTOR:control_out_1\ : bit;
SIGNAL Net_1132 : bit;
SIGNAL \Control_Reg_MOTOR:control_out_2\ : bit;
SIGNAL Net_1133 : bit;
SIGNAL \Control_Reg_MOTOR:control_out_3\ : bit;
SIGNAL Net_1134 : bit;
SIGNAL \Control_Reg_MOTOR:control_out_4\ : bit;
SIGNAL Net_1135 : bit;
SIGNAL \Control_Reg_MOTOR:control_out_5\ : bit;
SIGNAL Net_1136 : bit;
SIGNAL \Control_Reg_MOTOR:control_out_6\ : bit;
SIGNAL Net_1137 : bit;
SIGNAL \Control_Reg_MOTOR:control_out_7\ : bit;
SIGNAL \Control_Reg_MOTOR:control_7\ : bit;
SIGNAL \Control_Reg_MOTOR:control_6\ : bit;
SIGNAL \Control_Reg_MOTOR:control_5\ : bit;
SIGNAL \Control_Reg_MOTOR:control_4\ : bit;
SIGNAL \Control_Reg_MOTOR:control_3\ : bit;
SIGNAL \Control_Reg_MOTOR:control_2\ : bit;
SIGNAL \Control_Reg_MOTOR:control_1\ : bit;
SIGNAL \Control_Reg_MOTOR:control_0\ : bit;
SIGNAL tmpOE__PAN_MOT_FL_net_0 : bit;
SIGNAL Net_2265 : bit;
SIGNAL tmpIO_0__PAN_MOT_FL_net_0 : bit;
TERMINAL tmpSIOVREF__PAN_MOT_FL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PAN_MOT_FL_net_0 : bit;
SIGNAL Net_1314 : bit;
SIGNAL \PWM_MOTOR_PAN:Net_107\ : bit;
SIGNAL \PWM_MOTOR_PAN:Net_113\ : bit;
SIGNAL Net_1149 : bit;
SIGNAL \PWM_MOTOR_PAN:Net_63\ : bit;
SIGNAL \PWM_MOTOR_PAN:Net_57\ : bit;
SIGNAL \PWM_MOTOR_PAN:Net_54\ : bit;
SIGNAL Net_2206 : bit;
SIGNAL Net_1151 : bit;
SIGNAL Net_1150 : bit;
SIGNAL Net_1153 : bit;
SIGNAL \PWM_MOTOR_PAN:Net_114\ : bit;
SIGNAL tmpOE__PAN_MOT_IN1_net_0 : bit;
SIGNAL tmpFB_0__PAN_MOT_IN1_net_0 : bit;
SIGNAL tmpIO_0__PAN_MOT_IN1_net_0 : bit;
TERMINAL tmpSIOVREF__PAN_MOT_IN1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PAN_MOT_IN1_net_0 : bit;
SIGNAL tmpOE__PAN_MOT_IN2_net_0 : bit;
SIGNAL Net_1105 : bit;
SIGNAL tmpFB_0__PAN_MOT_IN2_net_0 : bit;
SIGNAL tmpIO_0__PAN_MOT_IN2_net_0 : bit;
TERMINAL tmpSIOVREF__PAN_MOT_IN2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PAN_MOT_IN2_net_0 : bit;
SIGNAL Net_1171 : bit;
SIGNAL \QuadDec_PAN:Net_1129\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_PAN:Net_1275\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_PAN:Net_1251\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:Net_102\ : bit;
SIGNAL CLK_20MHz : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_PAN:Net_1260\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_PAN:Net_1264\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_PAN:Net_1203\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_PAN:Net_1290\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:sync_clock\ : bit;
SIGNAL Net_1168 : bit;
SIGNAL \QuadDec_PAN:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_1169 : bit;
SIGNAL \QuadDec_PAN:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_PAN:Net_1232\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:error\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_PAN:Net_530\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_PAN:Net_611\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:status_6\ : bit;
SIGNAL \QuadDec_PAN:Net_1151\ : bit;
SIGNAL \QuadDec_PAN:Net_1248\ : bit;
SIGNAL \QuadDec_PAN:Net_1229\ : bit;
SIGNAL \QuadDec_PAN:Net_1272\ : bit;
SIGNAL \QuadDec_PAN:Net_1287\ : bit;
SIGNAL tmpOE__PAN_ENCA_net_0 : bit;
SIGNAL tmpIO_0__PAN_ENCA_net_0 : bit;
TERMINAL tmpSIOVREF__PAN_ENCA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PAN_ENCA_net_0 : bit;
SIGNAL tmpOE__PAN_ENCB_net_0 : bit;
SIGNAL tmpIO_0__PAN_ENCB_net_0 : bit;
TERMINAL tmpSIOVREF__PAN_ENCB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PAN_ENCB_net_0 : bit;
SIGNAL Net_2726 : bit;
SIGNAL tmpOE__ITG_INT_net_0 : bit;
SIGNAL Net_2138 : bit;
SIGNAL tmpIO_0__ITG_INT_net_0 : bit;
TERMINAL tmpSIOVREF__ITG_INT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ITG_INT_net_0 : bit;
SIGNAL \Status_Reg_SYS:status_0\ : bit;
SIGNAL Net_1251 : bit;
SIGNAL \Status_Reg_SYS:status_1\ : bit;
SIGNAL Net_1252 : bit;
SIGNAL \Status_Reg_SYS:status_2\ : bit;
SIGNAL Net_1253 : bit;
SIGNAL \Status_Reg_SYS:status_3\ : bit;
SIGNAL \Status_Reg_SYS:status_4\ : bit;
SIGNAL \Status_Reg_SYS:status_5\ : bit;
SIGNAL \Status_Reg_SYS:status_6\ : bit;
SIGNAL \Status_Reg_SYS:status_7\ : bit;
SIGNAL tmpOE__BAT_FAULTn_net_0 : bit;
SIGNAL tmpIO_0__BAT_FAULTn_net_0 : bit;
TERMINAL tmpSIOVREF__BAT_FAULTn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BAT_FAULTn_net_0 : bit;
SIGNAL tmpOE__BAT_CHRGn_net_0 : bit;
SIGNAL tmpIO_0__BAT_CHRGn_net_0 : bit;
TERMINAL tmpSIOVREF__BAT_CHRGn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BAT_CHRGn_net_0 : bit;
SIGNAL tmpOE__TILT_ENCA_net_0 : bit;
SIGNAL Net_1782 : bit;
SIGNAL tmpIO_0__TILT_ENCA_net_0 : bit;
TERMINAL tmpSIOVREF__TILT_ENCA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TILT_ENCA_net_0 : bit;
TERMINAL \WaveDAC8:Net_211\ : bit;
SIGNAL \WaveDAC8:Net_279\ : bit;
TERMINAL \WaveDAC8:Net_189\ : bit;
TERMINAL \WaveDAC8:Net_256\ : bit;
TERMINAL \WaveDAC8:Net_190\ : bit;
TERMINAL \WaveDAC8:Net_254\ : bit;
SIGNAL \WaveDAC8:Net_183\ : bit;
SIGNAL Net_2645 : bit;
SIGNAL \WaveDAC8:Net_107\ : bit;
SIGNAL Net_2646 : bit;
SIGNAL \WaveDAC8:demux:tmp__demux_0_reg\ : bit;
SIGNAL \WaveDAC8:Net_134\ : bit;
SIGNAL \WaveDAC8:Net_336\ : bit;
SIGNAL \WaveDAC8:demux:tmp__demux_1_reg\ : bit;
SIGNAL \WaveDAC8:VDAC8:Net_83\ : bit;
SIGNAL \WaveDAC8:VDAC8:Net_81\ : bit;
SIGNAL \WaveDAC8:VDAC8:Net_82\ : bit;
TERMINAL \WaveDAC8:VDAC8:Net_77\ : bit;
TERMINAL \WaveDAC8:BuffAmp:Net_29\ : bit;
TERMINAL \WaveDAC8:Net_247\ : bit;
SIGNAL \WaveDAC8:Net_280\ : bit;
SIGNAL \WaveDAC8:Net_80\ : bit;
SIGNAL \WaveDAC8:cydff_1\ : bit;
SIGNAL Net_2643 : bit;
SIGNAL \Control_Reg_WS:clk\ : bit;
SIGNAL \Control_Reg_WS:rst\ : bit;
SIGNAL \Control_Reg_WS:control_out_0\ : bit;
SIGNAL Net_2816 : bit;
SIGNAL \Control_Reg_WS:control_out_1\ : bit;
SIGNAL Net_2817 : bit;
SIGNAL \Control_Reg_WS:control_out_2\ : bit;
SIGNAL Net_2819 : bit;
SIGNAL \Control_Reg_WS:control_out_3\ : bit;
SIGNAL Net_2821 : bit;
SIGNAL \Control_Reg_WS:control_out_4\ : bit;
SIGNAL Net_2822 : bit;
SIGNAL \Control_Reg_WS:control_out_5\ : bit;
SIGNAL Net_2823 : bit;
SIGNAL \Control_Reg_WS:control_out_6\ : bit;
SIGNAL Net_2824 : bit;
SIGNAL \Control_Reg_WS:control_out_7\ : bit;
SIGNAL \Control_Reg_WS:control_7\ : bit;
SIGNAL \Control_Reg_WS:control_6\ : bit;
SIGNAL \Control_Reg_WS:control_5\ : bit;
SIGNAL \Control_Reg_WS:control_4\ : bit;
SIGNAL \Control_Reg_WS:control_3\ : bit;
SIGNAL \Control_Reg_WS:control_2\ : bit;
SIGNAL \Control_Reg_WS:control_1\ : bit;
SIGNAL \Control_Reg_WS:control_0\ : bit;
SIGNAL Net_1788 : bit;
SIGNAL \QuadDec_TILT:Net_1129\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_TILT:Net_1275\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_TILT:Net_1251\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_TILT:Net_1260\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_TILT:Net_1264\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_TILT:Net_1203\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TILT:Net_1290\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:sync_clock\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_1783 : bit;
SIGNAL \QuadDec_TILT:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_TILT:Net_1232\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:error\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_TILT:Net_530\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_TILT:Net_611\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:status_6\ : bit;
SIGNAL \QuadDec_TILT:Net_1151\ : bit;
SIGNAL \QuadDec_TILT:Net_1248\ : bit;
SIGNAL \QuadDec_TILT:Net_1229\ : bit;
SIGNAL \QuadDec_TILT:Net_1272\ : bit;
SIGNAL \QuadDec_TILT:Net_1287\ : bit;
SIGNAL \VDAC8_ANAPOS:Net_83\ : bit;
SIGNAL \VDAC8_ANAPOS:Net_81\ : bit;
SIGNAL \VDAC8_ANAPOS:Net_82\ : bit;
TERMINAL \VDAC8_ANAPOS:Net_77\ : bit;
TERMINAL \PGA_ASTIM:Net_17\ : bit;
SIGNAL \PGA_ASTIM:Net_37\ : bit;
SIGNAL \PGA_ASTIM:Net_40\ : bit;
SIGNAL \PGA_ASTIM:Net_38\ : bit;
SIGNAL \PGA_ASTIM:Net_39\ : bit;
SIGNAL \PGA_ASTIM:Net_41\ : bit;
TERMINAL Net_1386 : bit;
TERMINAL \PGA_ASTIM:Net_75\ : bit;
SIGNAL tmpOE__ASTIM_OUTPUT_net_0 : bit;
SIGNAL tmpFB_0__ASTIM_OUTPUT_net_0 : bit;
SIGNAL tmpIO_0__ASTIM_OUTPUT_net_0 : bit;
TERMINAL tmpSIOVREF__ASTIM_OUTPUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ASTIM_OUTPUT_net_0 : bit;
SIGNAL tmpOE__DEBUG_LED_net_0 : bit;
SIGNAL tmpFB_0__DEBUG_LED_net_0 : bit;
SIGNAL tmpIO_0__DEBUG_LED_net_0 : bit;
TERMINAL tmpSIOVREF__DEBUG_LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DEBUG_LED_net_0 : bit;
SIGNAL tmpOE__CC_SCL_net_0 : bit;
SIGNAL tmpFB_0__CC_SCL_net_0 : bit;
TERMINAL tmpSIOVREF__CC_SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CC_SCL_net_0 : bit;
SIGNAL tmpOE__CC_nALCC_net_0 : bit;
SIGNAL tmpIO_0__CC_nALCC_net_0 : bit;
TERMINAL tmpSIOVREF__CC_nALCC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CC_nALCC_net_0 : bit;
SIGNAL tmpOE__TILT_ENCB_net_0 : bit;
SIGNAL tmpIO_0__TILT_ENCB_net_0 : bit;
TERMINAL tmpSIOVREF__TILT_ENCB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TILT_ENCB_net_0 : bit;
SIGNAL Net_1790 : bit;
SIGNAL \PWM_MOTOR_TILT:Net_107\ : bit;
SIGNAL \PWM_MOTOR_TILT:Net_113\ : bit;
SIGNAL Net_1789 : bit;
SIGNAL \PWM_MOTOR_TILT:Net_63\ : bit;
SIGNAL \PWM_MOTOR_TILT:Net_57\ : bit;
SIGNAL \PWM_MOTOR_TILT:Net_54\ : bit;
SIGNAL Net_2199 : bit;
SIGNAL Net_1808 : bit;
SIGNAL Net_1805 : bit;
SIGNAL Net_1810 : bit;
SIGNAL \PWM_MOTOR_TILT:Net_114\ : bit;
SIGNAL tmpOE__TILT_MOT_IN1_net_0 : bit;
SIGNAL tmpFB_0__TILT_MOT_IN1_net_0 : bit;
SIGNAL tmpIO_0__TILT_MOT_IN1_net_0 : bit;
TERMINAL tmpSIOVREF__TILT_MOT_IN1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TILT_MOT_IN1_net_0 : bit;
SIGNAL tmpOE__TILT_MOT_IN2_net_0 : bit;
SIGNAL Net_1802 : bit;
SIGNAL tmpFB_0__TILT_MOT_IN2_net_0 : bit;
SIGNAL tmpIO_0__TILT_MOT_IN2_net_0 : bit;
TERMINAL tmpSIOVREF__TILT_MOT_IN2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TILT_MOT_IN2_net_0 : bit;
SIGNAL cydff_2 : bit;
SIGNAL Net_2239 : bit;
SIGNAL \Status_Reg_MOTORS:status_0\ : bit;
SIGNAL \Status_Reg_MOTORS:status_1\ : bit;
SIGNAL \Status_Reg_MOTORS:status_2\ : bit;
SIGNAL \Status_Reg_MOTORS:status_3\ : bit;
SIGNAL \Status_Reg_MOTORS:status_4\ : bit;
SIGNAL \Status_Reg_MOTORS:status_5\ : bit;
SIGNAL \Status_Reg_MOTORS:status_6\ : bit;
SIGNAL \Status_Reg_MOTORS:status_7\ : bit;
SIGNAL Net_2269 : bit;
SIGNAL Net_2482 : bit;
SIGNAL tmpOE__LORA_RX_net_0 : bit;
SIGNAL Net_2487 : bit;
SIGNAL tmpIO_0__LORA_RX_net_0 : bit;
TERMINAL tmpSIOVREF__LORA_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LORA_RX_net_0 : bit;
SIGNAL tmpOE__LORA_TX_net_0 : bit;
SIGNAL tmpFB_0__LORA_TX_net_0 : bit;
SIGNAL tmpIO_0__LORA_TX_net_0 : bit;
TERMINAL tmpSIOVREF__LORA_TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LORA_TX_net_0 : bit;
SIGNAL tmpOE__HOME_TILT_net_0 : bit;
SIGNAL tmpFB_0__HOME_TILT_net_0 : bit;
SIGNAL tmpIO_0__HOME_TILT_net_0 : bit;
TERMINAL tmpSIOVREF__HOME_TILT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HOME_TILT_net_0 : bit;
SIGNAL tmpOE__OLED_4D_RX_net_0 : bit;
SIGNAL tmpFB_0__OLED_4D_RX_net_0 : bit;
SIGNAL tmpIO_0__OLED_4D_RX_net_0 : bit;
TERMINAL tmpSIOVREF__OLED_4D_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OLED_4D_RX_net_0 : bit;
SIGNAL tmpOE__OLED_4D_TX_net_0 : bit;
SIGNAL Net_2530 : bit;
SIGNAL tmpIO_0__OLED_4D_TX_net_0 : bit;
TERMINAL tmpSIOVREF__OLED_4D_TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__OLED_4D_TX_net_0 : bit;
SIGNAL \Control_Reg_LORA:clk\ : bit;
SIGNAL \Control_Reg_LORA:rst\ : bit;
SIGNAL \Control_Reg_LORA:control_out_0\ : bit;
SIGNAL Net_2760 : bit;
SIGNAL \Control_Reg_LORA:control_out_1\ : bit;
SIGNAL Net_2752 : bit;
SIGNAL \Control_Reg_LORA:control_out_2\ : bit;
SIGNAL Net_2753 : bit;
SIGNAL \Control_Reg_LORA:control_out_3\ : bit;
SIGNAL Net_2754 : bit;
SIGNAL \Control_Reg_LORA:control_out_4\ : bit;
SIGNAL Net_2755 : bit;
SIGNAL \Control_Reg_LORA:control_out_5\ : bit;
SIGNAL Net_2756 : bit;
SIGNAL \Control_Reg_LORA:control_out_6\ : bit;
SIGNAL Net_2757 : bit;
SIGNAL \Control_Reg_LORA:control_out_7\ : bit;
SIGNAL \Control_Reg_LORA:control_7\ : bit;
SIGNAL \Control_Reg_LORA:control_6\ : bit;
SIGNAL \Control_Reg_LORA:control_5\ : bit;
SIGNAL \Control_Reg_LORA:control_4\ : bit;
SIGNAL \Control_Reg_LORA:control_3\ : bit;
SIGNAL \Control_Reg_LORA:control_2\ : bit;
SIGNAL \Control_Reg_LORA:control_1\ : bit;
SIGNAL \Control_Reg_LORA:control_0\ : bit;
SIGNAL tmpOE__LORA_CTSn_net_0 : bit;
SIGNAL Net_2514 : bit;
SIGNAL tmpIO_0__LORA_CTSn_net_0 : bit;
TERMINAL tmpSIOVREF__LORA_CTSn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LORA_CTSn_net_0 : bit;
SIGNAL tmpOE__LORA_RTSn_net_0 : bit;
SIGNAL Net_2839 : bit;
SIGNAL tmpFB_0__LORA_RTSn_net_0 : bit;
SIGNAL tmpIO_0__LORA_RTSn_net_0 : bit;
TERMINAL tmpSIOVREF__LORA_RTSn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LORA_RTSn_net_0 : bit;
SIGNAL Net_2795 : bit;
SIGNAL tmpOE__IMU_UM7_RX_net_0 : bit;
SIGNAL tmpFB_0__IMU_UM7_RX_net_0 : bit;
SIGNAL tmpIO_0__IMU_UM7_RX_net_0 : bit;
TERMINAL tmpSIOVREF__IMU_UM7_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IMU_UM7_RX_net_0 : bit;
SIGNAL tmpOE__IMU_UM7_TX_net_0 : bit;
SIGNAL Net_2794 : bit;
SIGNAL tmpIO_0__IMU_UM7_TX_net_0 : bit;
TERMINAL tmpSIOVREF__IMU_UM7_TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IMU_UM7_TX_net_0 : bit;
SIGNAL tmpOE__LORA_RESET_SETB_net_0 : bit;
SIGNAL Net_2698 : bit;
SIGNAL tmpFB_0__LORA_RESET_SETB_net_0 : bit;
SIGNAL tmpIO_0__LORA_RESET_SETB_net_0 : bit;
TERMINAL tmpSIOVREF__LORA_RESET_SETB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LORA_RESET_SETB_net_0 : bit;
SIGNAL tmpOE__ITG_CS_NEW_net_0 : bit;
SIGNAL Net_2751 : bit;
SIGNAL tmpFB_0__ITG_CS_NEW_net_0 : bit;
SIGNAL tmpIO_0__ITG_CS_NEW_net_0 : bit;
TERMINAL tmpSIOVREF__ITG_CS_NEW_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ITG_CS_NEW_net_0 : bit;
SIGNAL \Control_Reg_LORA_RESET:clk\ : bit;
SIGNAL \Control_Reg_LORA_RESET:rst\ : bit;
SIGNAL \Control_Reg_LORA_RESET:control_out_0\ : bit;
SIGNAL Net_2770 : bit;
SIGNAL \Control_Reg_LORA_RESET:control_out_1\ : bit;
SIGNAL Net_2771 : bit;
SIGNAL \Control_Reg_LORA_RESET:control_out_2\ : bit;
SIGNAL Net_2772 : bit;
SIGNAL \Control_Reg_LORA_RESET:control_out_3\ : bit;
SIGNAL Net_2773 : bit;
SIGNAL \Control_Reg_LORA_RESET:control_out_4\ : bit;
SIGNAL Net_2774 : bit;
SIGNAL \Control_Reg_LORA_RESET:control_out_5\ : bit;
SIGNAL Net_2775 : bit;
SIGNAL \Control_Reg_LORA_RESET:control_out_6\ : bit;
SIGNAL Net_2776 : bit;
SIGNAL \Control_Reg_LORA_RESET:control_out_7\ : bit;
SIGNAL \Control_Reg_LORA_RESET:control_7\ : bit;
SIGNAL \Control_Reg_LORA_RESET:control_6\ : bit;
SIGNAL \Control_Reg_LORA_RESET:control_5\ : bit;
SIGNAL \Control_Reg_LORA_RESET:control_4\ : bit;
SIGNAL \Control_Reg_LORA_RESET:control_3\ : bit;
SIGNAL \Control_Reg_LORA_RESET:control_2\ : bit;
SIGNAL \Control_Reg_LORA_RESET:control_1\ : bit;
SIGNAL \Control_Reg_LORA_RESET:control_0\ : bit;
SIGNAL Net_2785 : bit;
SIGNAL \FreqDiv_TORQUESTAT:not_last_reset\ : bit;
SIGNAL Net_2789 : bit;
SIGNAL Net_2788 : bit;
SIGNAL \FreqDiv_TORQUESTAT:count_4\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:count_3\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:count_2\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:count_1\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:count_0\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_31\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_30\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_29\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_28\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_27\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_26\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_25\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_24\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_23\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_22\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_21\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_20\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_19\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_18\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_17\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_16\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_15\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_14\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_13\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_12\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_11\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_10\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_9\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_8\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_7\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_6\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_5\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_4\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_3\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_2\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_1\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:b_0\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODIN2_4\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODIN2_3\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODIN2_2\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODIN2_1\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODIN2_0\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL CLK_25Hz : bit;
SIGNAL cydff_1 : bit;
SIGNAL Net_2829 : bit;
SIGNAL Net_2830 : bit;
SIGNAL cydff_4 : bit;
SIGNAL Net_2832 : bit;
SIGNAL \UART_USB:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_USB:BUART:txn\\D\ : bit;
SIGNAL \UART_USB:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_USB:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_USB:BUART:tx_state_2\\D\ : bit;
SIGNAL \UART_USB:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_379D : bit;
SIGNAL \UART_USB:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_USB:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_USB:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_last\\D\ : bit;
SIGNAL \UART_USB:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \QuadDec_PAN:Net_1251\\D\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_PAN:Net_1203\\D\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_PAN:bQuadDec:state_0\\D\ : bit;
SIGNAL \WaveDAC8:cydff_1\\D\ : bit;
SIGNAL \QuadDec_TILT:Net_1251\\D\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_TILT:Net_1203\\D\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_TILT:bQuadDec:state_0\\D\ : bit;
SIGNAL cydff_2D : bit;
SIGNAL Net_2785D : bit;
SIGNAL \FreqDiv_TORQUESTAT:not_last_reset\\D\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:count_4\\D\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:count_3\\D\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:count_2\\D\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:count_1\\D\ : bit;
SIGNAL \FreqDiv_TORQUESTAT:count_0\\D\ : bit;
SIGNAL cydff_1D : bit;
SIGNAL cydff_4D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__SENSE_IPAN_net_0 <=  ('1') ;

Net_1861 <= (not \UART_USB:BUART:txn\);

\UART_USB:BUART:counter_load_not\ <= ((not \UART_USB:BUART:tx_bitclk\ and \UART_USB:BUART:tx_state_2\)
	OR \UART_USB:BUART:tx_state_0\
	OR \UART_USB:BUART:tx_state_1\);

\UART_USB:BUART:tx_bitclk_enable_pre\ <= (not \UART_USB:BUART:tx_bitclk_dp\);

\UART_USB:BUART:tx_status_0\ <= ((not \UART_USB:BUART:tx_state_1\ and not \UART_USB:BUART:tx_state_0\ and \UART_USB:BUART:tx_fifo_empty\ and \UART_USB:BUART:tx_state_2\ and \UART_USB:BUART:tx_bitclk\));

\UART_USB:BUART:tx_status_2\ <= (not \UART_USB:BUART:tx_fifo_notfull\);

\UART_USB:BUART:tx_mark\\D\ <= ((not \UART_USB:BUART:reset_reg\ and \UART_USB:BUART:tx_mark\));

\UART_USB:BUART:tx_state_2\\D\ <= ((not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_state_2\ and not \UART_USB:BUART:tx_counter_dp\ and \UART_USB:BUART:tx_state_1\ and \UART_USB:BUART:tx_bitclk\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_state_2\ and \UART_USB:BUART:tx_state_1\ and \UART_USB:BUART:tx_state_0\ and \UART_USB:BUART:tx_bitclk\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_state_1\ and \UART_USB:BUART:tx_state_0\ and \UART_USB:BUART:tx_state_2\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_state_0\ and \UART_USB:BUART:tx_state_1\ and \UART_USB:BUART:tx_state_2\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_bitclk\ and \UART_USB:BUART:tx_state_2\));

\UART_USB:BUART:tx_state_1\\D\ <= ((not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_state_1\ and not \UART_USB:BUART:tx_state_2\ and \UART_USB:BUART:tx_state_0\ and \UART_USB:BUART:tx_bitclk\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_state_0\ and \UART_USB:BUART:tx_state_1\ and \UART_USB:BUART:tx_counter_dp\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_state_0\ and \UART_USB:BUART:tx_state_1\ and \UART_USB:BUART:tx_state_2\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_bitclk\ and \UART_USB:BUART:tx_state_1\));

\UART_USB:BUART:tx_state_0\\D\ <= ((not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_state_1\ and not \UART_USB:BUART:tx_fifo_empty\ and not \UART_USB:BUART:tx_state_2\ and not \UART_USB:BUART:tx_bitclk\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_state_1\ and not \UART_USB:BUART:tx_state_0\ and not \UART_USB:BUART:tx_fifo_empty\ and \UART_USB:BUART:tx_bitclk\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_fifo_empty\ and \UART_USB:BUART:tx_state_0\ and \UART_USB:BUART:tx_state_2\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_state_1\ and \UART_USB:BUART:tx_state_0\ and \UART_USB:BUART:tx_state_2\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_bitclk\ and \UART_USB:BUART:tx_state_0\));

\UART_USB:BUART:txn\\D\ <= ((not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_state_0\ and not \UART_USB:BUART:tx_shift_out\ and not \UART_USB:BUART:tx_state_2\ and \UART_USB:BUART:tx_state_1\ and \UART_USB:BUART:tx_bitclk\ and \UART_USB:BUART:tx_counter_dp\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_state_1\ and not \UART_USB:BUART:tx_state_2\ and not \UART_USB:BUART:tx_bitclk\ and \UART_USB:BUART:tx_state_0\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_state_1\ and not \UART_USB:BUART:tx_shift_out\ and not \UART_USB:BUART:tx_state_2\ and \UART_USB:BUART:tx_state_0\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:tx_bitclk\ and \UART_USB:BUART:txn\ and \UART_USB:BUART:tx_state_1\)
	OR (not \UART_USB:BUART:reset_reg\ and \UART_USB:BUART:txn\ and \UART_USB:BUART:tx_state_2\));

\UART_USB:BUART:tx_parity_bit\\D\ <= ((not \UART_USB:BUART:tx_state_0\ and \UART_USB:BUART:txn\ and \UART_USB:BUART:tx_parity_bit\)
	OR (not \UART_USB:BUART:tx_state_1\ and not \UART_USB:BUART:tx_state_0\ and \UART_USB:BUART:tx_parity_bit\)
	OR \UART_USB:BUART:tx_parity_bit\);

\UART_USB:BUART:rx_counter_load\ <= ((not \UART_USB:BUART:rx_state_1\ and not \UART_USB:BUART:rx_state_0\ and not \UART_USB:BUART:rx_state_3\ and not \UART_USB:BUART:rx_state_2\));

\UART_USB:BUART:rx_bitclk_pre\ <= ((not \UART_USB:BUART:rx_count_2\ and not \UART_USB:BUART:rx_count_1\ and not \UART_USB:BUART:rx_count_0\));

\UART_USB:BUART:rx_state_stop1_reg\\D\ <= (not \UART_USB:BUART:rx_state_2\
	OR not \UART_USB:BUART:rx_state_3\
	OR \UART_USB:BUART:rx_state_0\
	OR \UART_USB:BUART:rx_state_1\);

\UART_USB:BUART:rx_status_4\ <= ((\UART_USB:BUART:rx_load_fifo\ and \UART_USB:BUART:rx_fifofull\));

\UART_USB:BUART:rx_status_5\ <= ((\UART_USB:BUART:rx_fifonotempty\ and \UART_USB:BUART:rx_state_stop1_reg\));

\UART_USB:BUART:rx_stop_bit_error\\D\ <= ((not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:rx_state_1\ and not \UART_USB:BUART:rx_state_0\ and not Net_376 and \UART_USB:BUART:rx_bitclk_enable\ and \UART_USB:BUART:rx_state_3\ and \UART_USB:BUART:rx_state_2\));

\UART_USB:BUART:rx_load_fifo\\D\ <= ((not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:rx_state_1\ and not \UART_USB:BUART:rx_state_0\ and not \UART_USB:BUART:rx_state_2\ and \UART_USB:BUART:rx_bitclk_enable\ and \UART_USB:BUART:rx_state_3\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:rx_state_1\ and not \UART_USB:BUART:rx_state_3\ and not \UART_USB:BUART:rx_state_2\ and not \UART_USB:BUART:rx_count_6\ and not \UART_USB:BUART:rx_count_4\ and \UART_USB:BUART:rx_state_0\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:rx_state_1\ and not \UART_USB:BUART:rx_state_3\ and not \UART_USB:BUART:rx_state_2\ and not \UART_USB:BUART:rx_count_6\ and not \UART_USB:BUART:rx_count_5\ and \UART_USB:BUART:rx_state_0\));

\UART_USB:BUART:rx_state_3\\D\ <= ((not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:rx_state_1\ and not \UART_USB:BUART:rx_state_2\ and not \UART_USB:BUART:rx_count_6\ and not \UART_USB:BUART:rx_count_4\ and \UART_USB:BUART:rx_state_0\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:rx_state_1\ and not \UART_USB:BUART:rx_state_2\ and not \UART_USB:BUART:rx_count_6\ and not \UART_USB:BUART:rx_count_5\ and \UART_USB:BUART:rx_state_0\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:rx_bitclk_enable\ and \UART_USB:BUART:rx_state_3\)
	OR (not \UART_USB:BUART:reset_reg\ and \UART_USB:BUART:rx_state_1\ and \UART_USB:BUART:rx_state_3\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:rx_state_2\ and \UART_USB:BUART:rx_state_3\)
	OR (not \UART_USB:BUART:reset_reg\ and \UART_USB:BUART:rx_state_0\ and \UART_USB:BUART:rx_state_3\));

\UART_USB:BUART:rx_state_2\\D\ <= ((not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:rx_state_1\ and not \UART_USB:BUART:rx_state_0\ and not \UART_USB:BUART:rx_state_3\ and not \UART_USB:BUART:rx_state_2\ and not Net_376 and \UART_USB:BUART:rx_last\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:rx_state_1\ and not \UART_USB:BUART:rx_state_0\ and not \UART_USB:BUART:rx_state_2\ and \UART_USB:BUART:rx_bitclk_enable\ and \UART_USB:BUART:rx_state_3\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:rx_state_1\ and not \UART_USB:BUART:rx_state_3\ and not \UART_USB:BUART:rx_count_6\ and not \UART_USB:BUART:rx_count_4\ and \UART_USB:BUART:rx_state_0\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:rx_state_1\ and not \UART_USB:BUART:rx_state_3\ and not \UART_USB:BUART:rx_count_6\ and not \UART_USB:BUART:rx_count_5\ and \UART_USB:BUART:rx_state_0\)
	OR (not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:rx_bitclk_enable\ and \UART_USB:BUART:rx_state_2\)
	OR (not \UART_USB:BUART:reset_reg\ and \UART_USB:BUART:rx_state_1\ and \UART_USB:BUART:rx_state_2\)
	OR (not \UART_USB:BUART:reset_reg\ and \UART_USB:BUART:rx_state_0\ and \UART_USB:BUART:rx_state_2\));

\UART_USB:BUART:rx_state_1\\D\ <= ((not \UART_USB:BUART:reset_reg\ and \UART_USB:BUART:rx_state_1\));

\UART_USB:BUART:rx_state_0\\D\ <= ((not \UART_USB:BUART:reset_reg\ and not \UART_USB:BUART:rx_state_1\ and not \UART_USB:BUART:rx_state_3\ and not Net_376 and \UART_USB:BUART:rx_bitclk_enable\ and \UART_USB:BUART:rx_state_2\)
	OR (not \UART_USB:BUART:reset_reg\ and \UART_USB:BUART:rx_state_0\ and \UART_USB:BUART:rx_count_5\ and \UART_USB:BUART:rx_count_4\)
	OR (not \UART_USB:BUART:reset_reg\ and \UART_USB:BUART:rx_state_0\ and \UART_USB:BUART:rx_count_6\)
	OR (not \UART_USB:BUART:reset_reg\ and \UART_USB:BUART:rx_state_0\ and \UART_USB:BUART:rx_state_3\)
	OR (not \UART_USB:BUART:reset_reg\ and \UART_USB:BUART:rx_state_1\ and \UART_USB:BUART:rx_state_0\)
	OR (not \UART_USB:BUART:reset_reg\ and \UART_USB:BUART:rx_state_0\ and \UART_USB:BUART:rx_state_2\));

\UART_USB:BUART:rx_last\\D\ <= ((not \UART_USB:BUART:reset_reg\ and Net_376));

\UART_USB:BUART:rx_address_detected\\D\ <= ((not \UART_USB:BUART:reset_reg\ and \UART_USB:BUART:rx_address_detected\));

\UART_USB:BUART:rx_parity_bit\\D\ <= ((not \UART_USB:BUART:rx_state_0\ and not \UART_USB:BUART:rx_state_2\ and \UART_USB:BUART:rx_parity_bit\)
	OR (\UART_USB:BUART:rx_state_2\ and Net_376 and \UART_USB:BUART:rx_parity_bit\)
	OR \UART_USB:BUART:rx_parity_bit\);

Net_1297 <= ((CLK_1500Hz and Net_989));

\QuadDec_PAN:Cnt16:CounterUDB:reload\ <= (\QuadDec_PAN:Cnt16:CounterUDB:underflow\
	OR \QuadDec_PAN:Cnt16:CounterUDB:overflow\
	OR \QuadDec_PAN:Net_1260\);

\QuadDec_PAN:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_PAN:Cnt16:CounterUDB:prevCompare\ and \QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_PAN:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_PAN:Cnt16:CounterUDB:overflow\));

\QuadDec_PAN:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_PAN:Cnt16:CounterUDB:underflow\));

\QuadDec_PAN:Cnt16:CounterUDB:tc_i\ <= (\QuadDec_PAN:Cnt16:CounterUDB:underflow\
	OR \QuadDec_PAN:Cnt16:CounterUDB:overflow\);

\QuadDec_PAN:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_PAN:Cnt16:CounterUDB:control_7\ and \QuadDec_PAN:Net_1203\));

\QuadDec_PAN:bQuadDec:state_3\\D\ <= ((not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:quad_A_filt\ and not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:bQuadDec:quad_B_filt\ and \QuadDec_PAN:bQuadDec:state_1\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:quad_B_filt\ and not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_1\ and \QuadDec_PAN:bQuadDec:quad_A_filt\ and \QuadDec_PAN:bQuadDec:state_0\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:quad_A_filt\ and not \QuadDec_PAN:bQuadDec:quad_B_filt\ and not \QuadDec_PAN:bQuadDec:error\ and \QuadDec_PAN:bQuadDec:state_1\ and \QuadDec_PAN:bQuadDec:state_0\)
	OR (not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_1\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:bQuadDec:quad_A_filt\ and \QuadDec_PAN:bQuadDec:quad_B_filt\));

\QuadDec_PAN:bQuadDec:state_2\\D\ <= ((\QuadDec_PAN:bQuadDec:error\ and \QuadDec_PAN:bQuadDec:state_0\)
	OR (\QuadDec_PAN:Net_1260\ and \QuadDec_PAN:bQuadDec:state_0\)
	OR (\QuadDec_PAN:bQuadDec:error\ and \QuadDec_PAN:bQuadDec:state_1\)
	OR (\QuadDec_PAN:Net_1260\ and \QuadDec_PAN:bQuadDec:state_1\)
	OR (\QuadDec_PAN:Net_1260\ and \QuadDec_PAN:bQuadDec:error\));

\QuadDec_PAN:bQuadDec:state_1\\D\ <= ((not \QuadDec_PAN:bQuadDec:quad_B_filt\ and not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_1\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:state_1\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:bQuadDec:quad_A_filt\ and \QuadDec_PAN:bQuadDec:error\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:error\ and \QuadDec_PAN:bQuadDec:quad_A_filt\ and \QuadDec_PAN:bQuadDec:quad_B_filt\ and \QuadDec_PAN:bQuadDec:state_0\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:error\ and \QuadDec_PAN:bQuadDec:quad_A_filt\ and \QuadDec_PAN:bQuadDec:state_1\));

\QuadDec_PAN:bQuadDec:state_0\\D\ <= ((not \QuadDec_PAN:bQuadDec:quad_A_filt\ and not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_1\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:state_1\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:bQuadDec:quad_B_filt\ and \QuadDec_PAN:bQuadDec:error\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:error\ and \QuadDec_PAN:bQuadDec:quad_A_filt\ and \QuadDec_PAN:bQuadDec:quad_B_filt\ and \QuadDec_PAN:bQuadDec:state_1\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:error\ and \QuadDec_PAN:bQuadDec:quad_B_filt\ and \QuadDec_PAN:bQuadDec:state_0\));

\QuadDec_PAN:Net_1251\\D\ <= ((not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:quad_B_filt\ and not \QuadDec_PAN:bQuadDec:error\ and \QuadDec_PAN:bQuadDec:quad_A_filt\ and \QuadDec_PAN:bQuadDec:state_1\ and \QuadDec_PAN:bQuadDec:state_0\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:quad_A_filt\ and not \QuadDec_PAN:bQuadDec:quad_B_filt\ and not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:bQuadDec:state_1\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_1\ and \QuadDec_PAN:bQuadDec:quad_A_filt\ and \QuadDec_PAN:bQuadDec:quad_B_filt\ and \QuadDec_PAN:bQuadDec:state_0\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:state_1\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:Net_1251\ and \QuadDec_PAN:bQuadDec:error\)
	OR (not \QuadDec_PAN:bQuadDec:quad_A_filt\ and not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_1\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:error\ and \QuadDec_PAN:Net_1251\ and \QuadDec_PAN:bQuadDec:quad_A_filt\ and \QuadDec_PAN:bQuadDec:state_0\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:quad_B_filt\ and not \QuadDec_PAN:bQuadDec:error\ and \QuadDec_PAN:Net_1251\ and \QuadDec_PAN:bQuadDec:state_1\)
	OR (not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_1\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:Net_1251\ and \QuadDec_PAN:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_PAN:bQuadDec:quad_A_filt\ and not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_1\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:Net_1251\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:quad_A_filt\ and not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:Net_1251\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_1\ and \QuadDec_PAN:Net_1251\ and \QuadDec_PAN:bQuadDec:quad_B_filt\));

\QuadDec_PAN:Net_1203\\D\ <= ((not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:state_1\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:Net_1203\ and \QuadDec_PAN:bQuadDec:error\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:quad_B_filt\ and not \QuadDec_PAN:bQuadDec:error\ and \QuadDec_PAN:bQuadDec:quad_A_filt\ and \QuadDec_PAN:bQuadDec:state_1\ and \QuadDec_PAN:bQuadDec:state_0\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:quad_A_filt\ and not \QuadDec_PAN:bQuadDec:error\ and \QuadDec_PAN:bQuadDec:quad_B_filt\ and \QuadDec_PAN:bQuadDec:state_1\ and \QuadDec_PAN:bQuadDec:state_0\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:quad_A_filt\ and not \QuadDec_PAN:bQuadDec:quad_B_filt\ and not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:bQuadDec:state_1\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:bQuadDec:quad_A_filt\ and \QuadDec_PAN:bQuadDec:quad_B_filt\ and \QuadDec_PAN:bQuadDec:state_1\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:quad_A_filt\ and not \QuadDec_PAN:bQuadDec:quad_B_filt\ and not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_1\ and \QuadDec_PAN:bQuadDec:state_0\)
	OR (not \QuadDec_PAN:Net_1260\ and not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_1\ and \QuadDec_PAN:bQuadDec:quad_A_filt\ and \QuadDec_PAN:bQuadDec:quad_B_filt\ and \QuadDec_PAN:bQuadDec:state_0\)
	OR (not \QuadDec_PAN:bQuadDec:quad_B_filt\ and not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_1\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_PAN:bQuadDec:quad_A_filt\ and not \QuadDec_PAN:bQuadDec:error\ and not \QuadDec_PAN:bQuadDec:state_1\ and not \QuadDec_PAN:bQuadDec:state_0\ and \QuadDec_PAN:bQuadDec:quad_B_filt\));

\QuadDec_PAN:Net_530\ <= ((not \QuadDec_PAN:Net_1264\ and \QuadDec_PAN:Net_1275\ and \QuadDec_PAN:Net_1251\));

\QuadDec_PAN:Net_611\ <= ((not \QuadDec_PAN:Net_1251\ and not \QuadDec_PAN:Net_1264\ and \QuadDec_PAN:Net_1275\));

\WaveDAC8:Net_183\ <= ((not \WaveDAC8:Net_134\ and \WaveDAC8:Net_279\));

\WaveDAC8:Net_107\ <= ((\WaveDAC8:Net_279\ and \WaveDAC8:Net_134\));

\QuadDec_TILT:Cnt16:CounterUDB:reload\ <= (\QuadDec_TILT:Cnt16:CounterUDB:underflow\
	OR \QuadDec_TILT:Cnt16:CounterUDB:overflow\
	OR \QuadDec_TILT:Net_1260\);

\QuadDec_TILT:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_TILT:Cnt16:CounterUDB:prevCompare\ and \QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_TILT:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_TILT:Cnt16:CounterUDB:overflow\));

\QuadDec_TILT:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_TILT:Cnt16:CounterUDB:underflow\));

\QuadDec_TILT:Cnt16:CounterUDB:tc_i\ <= (\QuadDec_TILT:Cnt16:CounterUDB:underflow\
	OR \QuadDec_TILT:Cnt16:CounterUDB:overflow\);

\QuadDec_TILT:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_TILT:Cnt16:CounterUDB:control_7\ and \QuadDec_TILT:Net_1203\));

\QuadDec_TILT:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_TILT:bQuadDec:quad_A_delayed_0\ and \QuadDec_TILT:bQuadDec:quad_A_delayed_1\ and \QuadDec_TILT:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_TILT:bQuadDec:quad_A_delayed_2\ and \QuadDec_TILT:bQuadDec:quad_A_filt\)
	OR (\QuadDec_TILT:bQuadDec:quad_A_delayed_1\ and \QuadDec_TILT:bQuadDec:quad_A_filt\)
	OR (\QuadDec_TILT:bQuadDec:quad_A_delayed_0\ and \QuadDec_TILT:bQuadDec:quad_A_filt\));

\QuadDec_TILT:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_TILT:bQuadDec:quad_B_delayed_0\ and \QuadDec_TILT:bQuadDec:quad_B_delayed_1\ and \QuadDec_TILT:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_TILT:bQuadDec:quad_B_delayed_2\ and \QuadDec_TILT:bQuadDec:quad_B_filt\)
	OR (\QuadDec_TILT:bQuadDec:quad_B_delayed_1\ and \QuadDec_TILT:bQuadDec:quad_B_filt\)
	OR (\QuadDec_TILT:bQuadDec:quad_B_delayed_0\ and \QuadDec_TILT:bQuadDec:quad_B_filt\));

\QuadDec_TILT:bQuadDec:state_3\\D\ <= ((not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:quad_A_filt\ and not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:bQuadDec:quad_B_filt\ and \QuadDec_TILT:bQuadDec:state_1\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:quad_B_filt\ and not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_1\ and \QuadDec_TILT:bQuadDec:quad_A_filt\ and \QuadDec_TILT:bQuadDec:state_0\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:quad_A_filt\ and not \QuadDec_TILT:bQuadDec:quad_B_filt\ and not \QuadDec_TILT:bQuadDec:error\ and \QuadDec_TILT:bQuadDec:state_1\ and \QuadDec_TILT:bQuadDec:state_0\)
	OR (not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_1\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:bQuadDec:quad_A_filt\ and \QuadDec_TILT:bQuadDec:quad_B_filt\));

\QuadDec_TILT:bQuadDec:state_2\\D\ <= ((\QuadDec_TILT:bQuadDec:error\ and \QuadDec_TILT:bQuadDec:state_0\)
	OR (\QuadDec_TILT:Net_1260\ and \QuadDec_TILT:bQuadDec:state_0\)
	OR (\QuadDec_TILT:bQuadDec:error\ and \QuadDec_TILT:bQuadDec:state_1\)
	OR (\QuadDec_TILT:Net_1260\ and \QuadDec_TILT:bQuadDec:state_1\)
	OR (\QuadDec_TILT:Net_1260\ and \QuadDec_TILT:bQuadDec:error\));

\QuadDec_TILT:bQuadDec:state_1\\D\ <= ((not \QuadDec_TILT:bQuadDec:quad_B_filt\ and not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_1\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:state_1\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:bQuadDec:quad_A_filt\ and \QuadDec_TILT:bQuadDec:error\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:error\ and \QuadDec_TILT:bQuadDec:quad_A_filt\ and \QuadDec_TILT:bQuadDec:quad_B_filt\ and \QuadDec_TILT:bQuadDec:state_0\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:error\ and \QuadDec_TILT:bQuadDec:quad_A_filt\ and \QuadDec_TILT:bQuadDec:state_1\));

\QuadDec_TILT:bQuadDec:state_0\\D\ <= ((not \QuadDec_TILT:bQuadDec:quad_A_filt\ and not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_1\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:state_1\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:bQuadDec:quad_B_filt\ and \QuadDec_TILT:bQuadDec:error\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:error\ and \QuadDec_TILT:bQuadDec:quad_A_filt\ and \QuadDec_TILT:bQuadDec:quad_B_filt\ and \QuadDec_TILT:bQuadDec:state_1\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:error\ and \QuadDec_TILT:bQuadDec:quad_B_filt\ and \QuadDec_TILT:bQuadDec:state_0\));

\QuadDec_TILT:Net_1251\\D\ <= ((not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:quad_B_filt\ and not \QuadDec_TILT:bQuadDec:error\ and \QuadDec_TILT:bQuadDec:quad_A_filt\ and \QuadDec_TILT:bQuadDec:state_1\ and \QuadDec_TILT:bQuadDec:state_0\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:quad_A_filt\ and not \QuadDec_TILT:bQuadDec:quad_B_filt\ and not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:bQuadDec:state_1\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_1\ and \QuadDec_TILT:bQuadDec:quad_A_filt\ and \QuadDec_TILT:bQuadDec:quad_B_filt\ and \QuadDec_TILT:bQuadDec:state_0\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:state_1\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:Net_1251\ and \QuadDec_TILT:bQuadDec:error\)
	OR (not \QuadDec_TILT:bQuadDec:quad_A_filt\ and not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_1\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:error\ and \QuadDec_TILT:Net_1251\ and \QuadDec_TILT:bQuadDec:quad_A_filt\ and \QuadDec_TILT:bQuadDec:state_0\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:quad_B_filt\ and not \QuadDec_TILT:bQuadDec:error\ and \QuadDec_TILT:Net_1251\ and \QuadDec_TILT:bQuadDec:state_1\)
	OR (not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_1\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:Net_1251\ and \QuadDec_TILT:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_TILT:bQuadDec:quad_A_filt\ and not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_1\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:Net_1251\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:quad_A_filt\ and not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:Net_1251\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_1\ and \QuadDec_TILT:Net_1251\ and \QuadDec_TILT:bQuadDec:quad_B_filt\));

\QuadDec_TILT:Net_1203\\D\ <= ((not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:state_1\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:Net_1203\ and \QuadDec_TILT:bQuadDec:error\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:quad_B_filt\ and not \QuadDec_TILT:bQuadDec:error\ and \QuadDec_TILT:bQuadDec:quad_A_filt\ and \QuadDec_TILT:bQuadDec:state_1\ and \QuadDec_TILT:bQuadDec:state_0\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:quad_A_filt\ and not \QuadDec_TILT:bQuadDec:error\ and \QuadDec_TILT:bQuadDec:quad_B_filt\ and \QuadDec_TILT:bQuadDec:state_1\ and \QuadDec_TILT:bQuadDec:state_0\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:quad_A_filt\ and not \QuadDec_TILT:bQuadDec:quad_B_filt\ and not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:bQuadDec:state_1\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:bQuadDec:quad_A_filt\ and \QuadDec_TILT:bQuadDec:quad_B_filt\ and \QuadDec_TILT:bQuadDec:state_1\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:quad_A_filt\ and not \QuadDec_TILT:bQuadDec:quad_B_filt\ and not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_1\ and \QuadDec_TILT:bQuadDec:state_0\)
	OR (not \QuadDec_TILT:Net_1260\ and not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_1\ and \QuadDec_TILT:bQuadDec:quad_A_filt\ and \QuadDec_TILT:bQuadDec:quad_B_filt\ and \QuadDec_TILT:bQuadDec:state_0\)
	OR (not \QuadDec_TILT:bQuadDec:quad_B_filt\ and not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_1\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_TILT:bQuadDec:quad_A_filt\ and not \QuadDec_TILT:bQuadDec:error\ and not \QuadDec_TILT:bQuadDec:state_1\ and not \QuadDec_TILT:bQuadDec:state_0\ and \QuadDec_TILT:bQuadDec:quad_B_filt\));

\QuadDec_TILT:Net_530\ <= ((not \QuadDec_TILT:Net_1264\ and \QuadDec_TILT:Net_1275\ and \QuadDec_TILT:Net_1251\));

\QuadDec_TILT:Net_611\ <= ((not \QuadDec_TILT:Net_1251\ and not \QuadDec_TILT:Net_1264\ and \QuadDec_TILT:Net_1275\));

Net_1802 <= (not Net_2199);

Net_1105 <= (not Net_2206);

Net_2239 <= (not Net_404);

Net_2785D <= ((\FreqDiv_TORQUESTAT:count_4\ and \FreqDiv_TORQUESTAT:count_3\ and \FreqDiv_TORQUESTAT:count_2\ and \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_0\)
	OR (not \FreqDiv_TORQUESTAT:count_0\ and Net_2785)
	OR (not \FreqDiv_TORQUESTAT:count_1\ and Net_2785)
	OR (not \FreqDiv_TORQUESTAT:count_2\ and Net_2785)
	OR (not \FreqDiv_TORQUESTAT:count_3\ and Net_2785)
	OR not \FreqDiv_TORQUESTAT:not_last_reset\);

\FreqDiv_TORQUESTAT:count_4\\D\ <= ((not \FreqDiv_TORQUESTAT:count_4\ and \FreqDiv_TORQUESTAT:not_last_reset\ and \FreqDiv_TORQUESTAT:count_3\ and \FreqDiv_TORQUESTAT:count_2\ and \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_0\)
	OR (not \FreqDiv_TORQUESTAT:count_0\ and \FreqDiv_TORQUESTAT:count_4\)
	OR (not \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_4\)
	OR (not \FreqDiv_TORQUESTAT:count_2\ and \FreqDiv_TORQUESTAT:count_4\)
	OR (not \FreqDiv_TORQUESTAT:count_3\ and \FreqDiv_TORQUESTAT:count_4\)
	OR (not \FreqDiv_TORQUESTAT:not_last_reset\ and \FreqDiv_TORQUESTAT:count_4\));

\FreqDiv_TORQUESTAT:count_3\\D\ <= ((not \FreqDiv_TORQUESTAT:count_3\ and \FreqDiv_TORQUESTAT:not_last_reset\ and \FreqDiv_TORQUESTAT:count_2\ and \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_0\)
	OR (not \FreqDiv_TORQUESTAT:count_0\ and \FreqDiv_TORQUESTAT:count_3\)
	OR (not \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_3\)
	OR (not \FreqDiv_TORQUESTAT:count_2\ and \FreqDiv_TORQUESTAT:count_3\)
	OR (not \FreqDiv_TORQUESTAT:not_last_reset\ and \FreqDiv_TORQUESTAT:count_3\));

\FreqDiv_TORQUESTAT:count_2\\D\ <= ((not \FreqDiv_TORQUESTAT:count_2\ and \FreqDiv_TORQUESTAT:not_last_reset\ and \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_0\)
	OR (not \FreqDiv_TORQUESTAT:count_0\ and \FreqDiv_TORQUESTAT:count_2\)
	OR (not \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:count_2\)
	OR (not \FreqDiv_TORQUESTAT:not_last_reset\ and \FreqDiv_TORQUESTAT:count_2\));

\FreqDiv_TORQUESTAT:count_1\\D\ <= ((not \FreqDiv_TORQUESTAT:count_1\ and \FreqDiv_TORQUESTAT:not_last_reset\ and \FreqDiv_TORQUESTAT:count_0\)
	OR (not \FreqDiv_TORQUESTAT:count_0\ and \FreqDiv_TORQUESTAT:count_1\)
	OR (not \FreqDiv_TORQUESTAT:not_last_reset\ and \FreqDiv_TORQUESTAT:count_1\));

\FreqDiv_TORQUESTAT:count_0\\D\ <= ((not \FreqDiv_TORQUESTAT:count_0\ and \FreqDiv_TORQUESTAT:not_last_reset\)
	OR (not \FreqDiv_TORQUESTAT:not_last_reset\ and \FreqDiv_TORQUESTAT:count_0\));

Net_2829 <= (not cydff_1);

Net_2832 <= (not CLK_25Hz);

SENSE_IPAN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SENSE_IPAN_net_0),
		analog=>Net_786,
		io=>(tmpIO_0__SENSE_IPAN_net_0),
		siovref=>(tmpSIOVREF__SENSE_IPAN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SENSE_IPAN_net_0);
SENSE_VCC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1e4f20c8-114d-4239-9366-1a6542bf55db",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SENSE_VCC_net_0),
		analog=>Net_40,
		io=>(tmpIO_0__SENSE_VCC_net_0),
		siovref=>(tmpSIOVREF__SENSE_VCC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SENSE_VCC_net_0);
ADXL_Z:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7b23f3a3-4c8a-4d43-89ae-d03a5fe6ebaf",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ADXL_Z_net_0),
		analog=>Net_43,
		io=>(tmpIO_0__ADXL_Z_net_0),
		siovref=>(tmpSIOVREF__ADXL_Z_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ADXL_Z_net_0);
ADXL_Y:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b497c8ab-c4f8-4c07-a28a-293e34843a0c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ADXL_Y_net_0),
		analog=>Net_42,
		io=>(tmpIO_0__ADXL_Y_net_0),
		siovref=>(tmpSIOVREF__ADXL_Y_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ADXL_Y_net_0);
ADXL_X:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d7b2b2c9-e238-4959-91a0-18330834a962",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ADXL_X_net_0),
		analog=>Net_41,
		io=>(tmpIO_0__ADXL_X_net_0),
		siovref=>(tmpSIOVREF__ADXL_X_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ADXL_X_net_0);
ANAPOS_OUTPUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8a886a-fc73-40da-a712-753a4714b453",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ANAPOS_OUTPUT_net_0),
		analog=>Net_1463,
		io=>(tmpIO_0__ANAPOS_OUTPUT_net_0),
		siovref=>(tmpSIOVREF__ANAPOS_OUTPUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ANAPOS_OUTPUT_net_0);
\ADC:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_690\,
		signal2=>\ADC:Net_35\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_34\);
\ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_677\,
		signal2=>\ADC:Net_34\);
\ADC:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>12)
	PORT MAP(aclock=>\ADC:Net_488\,
		vplus=>Net_216,
		vminus=>\ADC:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC:Net_93\,
		ext_pin_1=>\ADC:Net_573\,
		ext_pin_2=>\ADC:Net_41\,
		ext_vssa=>\ADC:Net_109\,
		qtz_ref=>\ADC:Net_677\,
		dec_clock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		dout_udb=>(\ADC:Net_245_7\, \ADC:Net_245_6\, \ADC:Net_245_5\, \ADC:Net_245_4\,
			\ADC:Net_245_3\, \ADC:Net_245_2\, \ADC:Net_245_1\, \ADC:Net_245_0\));
\ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_352\);
\ADC:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_109\,
		signal2=>\ADC:Net_352\);
\ADC:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d4ba298c-68cb-4b7e-b9e7-f0a3d2bfafb6/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:Net_93\,
		dig_domain_out=>open);
\ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_257\);
\ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_41\,
		signal2=>\ADC:Net_257\);
\ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_573\,
		signal2=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_520\,
		signal2=>VREF_sig);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_388);
\ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d4ba298c-68cb-4b7e-b9e7-f0a3d2bfafb6/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"277777777.777778",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC:Net_488\,
		dig_domain_out=>open);
\ADC:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		ext_start=>tmpOE__SENSE_IPAN_net_0,
		mod_reset=>\ADC:mod_reset\,
		interrupt=>Net_388);
\UART_USB:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_USB:Net_9\,
		dig_domain_out=>open);
\UART_USB:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_USB:Net_9\,
		enable=>tmpOE__SENSE_IPAN_net_0,
		clock_out=>\UART_USB:BUART:clock_op\);
\UART_USB:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_USB:BUART:reset_reg\,
		clk=>\UART_USB:BUART:clock_op\,
		cs_addr=>(\UART_USB:BUART:tx_state_1\, \UART_USB:BUART:tx_state_0\, \UART_USB:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_USB:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_USB:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_USB:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_USB:BUART:reset_reg\,
		clk=>\UART_USB:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_USB:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\UART_USB:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\UART_USB:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_USB:BUART:sc_out_7\, \UART_USB:BUART:sc_out_6\, \UART_USB:BUART:sc_out_5\, \UART_USB:BUART:sc_out_4\,
			\UART_USB:BUART:sc_out_3\, \UART_USB:BUART:sc_out_2\, \UART_USB:BUART:sc_out_1\, \UART_USB:BUART:sc_out_0\));
\UART_USB:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_USB:BUART:reset_reg\,
		clock=>\UART_USB:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_USB:BUART:tx_fifo_notfull\,
			\UART_USB:BUART:tx_status_2\, \UART_USB:BUART:tx_fifo_empty\, \UART_USB:BUART:tx_status_0\),
		interrupt=>\UART_USB:BUART:tx_interrupt_out\);
\UART_USB:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_USB:BUART:reset_reg\,
		clk=>\UART_USB:BUART:clock_op\,
		cs_addr=>(\UART_USB:BUART:rx_state_1\, \UART_USB:BUART:rx_state_0\, \UART_USB:BUART:rx_bitclk_enable\),
		route_si=>Net_376,
		route_ci=>zero,
		f0_load=>\UART_USB:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_USB:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_USB:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_USB:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_USB:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_USB:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_USB:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_USB:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_USB:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110001",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_USB:BUART:clock_op\,
		reset=>\UART_USB:BUART:reset_reg\,
		load=>\UART_USB:BUART:rx_counter_load\,
		enable=>tmpOE__SENSE_IPAN_net_0,
		count=>(\UART_USB:BUART:rx_count_6\, \UART_USB:BUART:rx_count_5\, \UART_USB:BUART:rx_count_4\, \UART_USB:BUART:rx_count_3\,
			\UART_USB:BUART:rx_count_2\, \UART_USB:BUART:rx_count_1\, \UART_USB:BUART:rx_count_0\),
		tc=>\UART_USB:BUART:rx_count7_tc\);
\UART_USB:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_USB:BUART:reset_reg\,
		clock=>\UART_USB:BUART:clock_op\,
		status=>(zero, \UART_USB:BUART:rx_status_5\, \UART_USB:BUART:rx_status_4\, \UART_USB:BUART:rx_status_3\,
			\UART_USB:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_USB:BUART:rx_interrupt_out\);
PSOC_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_376,
		analog=>(open),
		io=>(tmpIO_0__PSOC_RX_net_0),
		siovref=>(tmpSIOVREF__PSOC_RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PSOC_RX_net_0);
PSOC_TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_1861,
		fb=>(tmpFB_0__PSOC_TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__PSOC_TX_net_0),
		siovref=>(tmpSIOVREF__PSOC_TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PSOC_TX_net_0);
VREF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3151ed63-901f-40ac-ab1f-c99b56eb2dcd",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VREF_net_0),
		analog=>VREF_sig,
		io=>(tmpIO_0__VREF_net_0),
		siovref=>(tmpSIOVREF__VREF_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VREF_net_0);
\Control_Reg_LED:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_LED:control_7\, \Control_Reg_LED:control_6\, \Control_Reg_LED:control_5\, \Control_Reg_LED:control_4\,
			Net_693, Net_1266, Net_426, Net_492));
LED_OK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8585c6d0-1afb-4de8-a49b-a51e5062b18f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_404,
		fb=>(tmpFB_0__LED_OK_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_OK_net_0),
		siovref=>(tmpSIOVREF__LED_OK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_OK_net_0);
AMuxSeq:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>9,
		hw_control=>'0',
		one_active=>'1',
		init_mux_sel=>"000000000",
		api_type=>1,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_2353, HOME_TILT_ABSV, HOME_PAN_ABSV, Net_43,
			Net_42, Net_41, Net_40, Net_785,
			Net_786),
		hw_ctrl_en=>(others => zero),
		vout=>Net_216);
isr_CTRL:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>CLK_1500Hz);
Clock_CTRL:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"96809c05-31ec-4e83-9db7-a625d499011f",
		source_clock_id=>"",
		divisor=>0,
		period=>"666666666666.667",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>CLK_1500Hz,
		dig_domain_out=>Net_391);
\Status_Reg_BUTTON:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_1284,
		status=>(zero, zero, zero, zero,
			zero, Net_678, Net_677, Net_1368));
\Counter_LED:CounterHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>CLK_100Hz,
		kill=>zero,
		enable=>zero,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_2472,
		compare=>\Counter_LED:Net_47\,
		interrupt=>\Counter_LED:Net_42\);
LED_FAULT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d6c92319-8134-4712-b790-874f01999c96",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_426,
		fb=>(tmpFB_0__LED_FAULT_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_FAULT_net_0),
		siovref=>(tmpSIOVREF__LED_FAULT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_FAULT_net_0);
\Control_Reg_SYS:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_SYS:control_7\, \Control_Reg_SYS:control_6\, \Control_Reg_SYS:control_5\, \Control_Reg_SYS:control_4\,
			\Control_Reg_SYS:control_3\, Net_547, Net_535, Net_533));
V5_PHER_nSHDN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6dc464ef-8a8c-4844-b749-902ca620a40c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_533,
		fb=>(tmpFB_0__V5_PHER_nSHDN_net_0),
		analog=>(open),
		io=>(tmpIO_0__V5_PHER_nSHDN_net_0),
		siovref=>(tmpSIOVREF__V5_PHER_nSHDN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__V5_PHER_nSHDN_net_0);
V3_nSHDN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dc29294b-f8d3-4bb6-aabf-514e7b773c40",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_535,
		fb=>(tmpFB_0__V3_nSHDN_net_0),
		analog=>(open),
		io=>(tmpIO_0__V3_nSHDN_net_0),
		siovref=>(tmpSIOVREF__V3_nSHDN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__V3_nSHDN_net_0);
LED_WIFI_OK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"31ee5473-bcee-4a3c-b6ca-8601ef9b6b4e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_1266,
		fb=>(tmpFB_0__LED_WIFI_OK_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_WIFI_OK_net_0),
		siovref=>(tmpSIOVREF__LED_WIFI_OK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_WIFI_OK_net_0);
LED_WIFI_FAULT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e8b7ce7d-db8f-45c2-9744-04f92f9ebb38",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_693,
		fb=>(tmpFB_0__LED_WIFI_FAULT_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_WIFI_FAULT_net_0),
		siovref=>(tmpSIOVREF__LED_WIFI_FAULT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_WIFI_FAULT_net_0);
SENSE_ITILT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f86de07f-e47d-45fd-85c7-4412185ce01b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SENSE_ITILT_net_0),
		analog=>Net_785,
		io=>(tmpIO_0__SENSE_ITILT_net_0),
		siovref=>(tmpSIOVREF__SENSE_ITILT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SENSE_ITILT_net_0);
HOME_PAN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d4b42c1c-dbd0-4215-ac50-ce5814d58140",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__HOME_PAN_net_0),
		analog=>HOME_PAN_ABSV,
		io=>(tmpIO_0__HOME_PAN_net_0),
		siovref=>(tmpSIOVREF__HOME_PAN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HOME_PAN_net_0);
ADXL_ST:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1b6546c6-9b0f-46df-9222-08a17bf84adb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_547,
		fb=>(tmpFB_0__ADXL_ST_net_0),
		analog=>(open),
		io=>(tmpIO_0__ADXL_ST_net_0),
		siovref=>(tmpSIOVREF__ADXL_ST_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ADXL_ST_net_0);
nBUTTON_PUSH:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5d2c3560-86fd-457e-9ff6-08d703fb68be",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"01",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_1368,
		analog=>(open),
		io=>(tmpIO_0__nBUTTON_PUSH_net_0),
		siovref=>(tmpSIOVREF__nBUTTON_PUSH_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__nBUTTON_PUSH_net_0);
SW_PUSH:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_608, Net_609));
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_894);
R:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_692, Net_893));
VDD:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_893);
SW_CW:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_906, Net_907));
nBUTTON_CW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0025a344-f123-4259-8def-63d1d4896827",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"01",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_677,
		analog=>(open),
		io=>(tmpIO_0__nBUTTON_CW_net_0),
		siovref=>(tmpSIOVREF__nBUTTON_CW_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__nBUTTON_CW_net_0);
Clock_SPI:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"29133c7f-5793-4b3b-b451-0cd37df3f20b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1255,
		dig_domain_out=>open);
\I2C_COULOMB:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\I2C_COULOMB:Net_697\);
\I2C_COULOMB:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C_COULOMB:bus_clk\,
		scl_in=>\I2C_COULOMB:Net_1109_0\,
		sda_in=>\I2C_COULOMB:Net_1109_1\,
		scl_out=>\I2C_COULOMB:Net_643_0\,
		sda_out=>\I2C_COULOMB:sda_x_wire\,
		interrupt=>\I2C_COULOMB:Net_697\);
\I2C_COULOMB:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"686852b0-cd21-4c1d-8741-3e259a68f961/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_COULOMB:bus_clk\,
		dig_domain_out=>open);
\I2C_COULOMB:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_COULOMB:Net_643_0\,
		oe=>tmpOE__SENSE_IPAN_net_0,
		y=>Net_1726,
		yfb=>\I2C_COULOMB:Net_1109_0\);
\I2C_COULOMB:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_COULOMB:sda_x_wire\,
		oe=>tmpOE__SENSE_IPAN_net_0,
		y=>Net_1727,
		yfb=>\I2C_COULOMB:Net_1109_1\);
CC_SDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ed24c43-4747-4b72-8fd1-4a8f71fe234f",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CC_SDA_net_0),
		analog=>(open),
		io=>Net_1727,
		siovref=>(tmpSIOVREF__CC_SDA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CC_SDA_net_0);
LORA_SETA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4717cb34-7940-4003-9f44-04bd662d4ed7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_2701,
		fb=>(tmpFB_0__LORA_SETA_net_0),
		analog=>(open),
		io=>(tmpIO_0__LORA_SETA_net_0),
		siovref=>(tmpSIOVREF__LORA_SETA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LORA_SETA_net_0);
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_903, Net_2849));
VDD_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2849);
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_905);
nBUTTON_CCW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f299cea4-eae8-44f1-9f96-9f818cb3852e",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"01",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_678,
		analog=>(open),
		io=>(tmpIO_0__nBUTTON_CCW_net_0),
		siovref=>(tmpSIOVREF__nBUTTON_CCW_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__nBUTTON_CCW_net_0);
SW_CCW:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_922, Net_923));
TILT_MOT_FL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f9c9b793-303b-47a5-bc35-ce6ffc05f3e5",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_2266,
		analog=>(open),
		io=>(tmpIO_0__TILT_MOT_FL_net_0),
		siovref=>(tmpSIOVREF__TILT_MOT_FL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TILT_MOT_FL_net_0);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"043d393f-b255-4ffd-9061-583ca33f01a5",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1284,
		dig_domain_out=>open);
R_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_919, Net_920));
VDD_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_920);
GND_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_921);
\Control_Reg_BUZ:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_BUZ:control_7\, \Control_Reg_BUZ:control_6\, \Control_Reg_BUZ:control_5\, \Control_Reg_BUZ:control_4\,
			\Control_Reg_BUZ:control_3\, \Control_Reg_BUZ:control_2\, \Control_Reg_BUZ:control_1\, Net_989));
BUZ:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"04f5d8ab-78ba-4565-9107-ddc62a4fb5d9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_1297,
		fb=>(tmpFB_0__BUZ_net_0),
		analog=>(open),
		io=>(tmpIO_0__BUZ_net_0),
		siovref=>(tmpSIOVREF__BUZ_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BUZ_net_0);
MOT_SLEEPn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8613fe86-8921-4b48-b9e2-225dbe5147b1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_1020,
		fb=>(tmpFB_0__MOT_SLEEPn_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOT_SLEEPn_net_0),
		siovref=>(tmpSIOVREF__MOT_SLEEPn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOT_SLEEPn_net_0);
\Control_Reg_MOTOR:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_MOTOR:control_7\, \Control_Reg_MOTOR:control_6\, \Control_Reg_MOTOR:control_5\, \Control_Reg_MOTOR:control_4\,
			\Control_Reg_MOTOR:control_3\, \Control_Reg_MOTOR:control_2\, \Control_Reg_MOTOR:control_1\, Net_1020));
PAN_MOT_FL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5a38e5d2-a357-4855-911c-b52b5874fd3b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_2265,
		analog=>(open),
		io=>(tmpIO_0__PAN_MOT_FL_net_0),
		siovref=>(tmpSIOVREF__PAN_MOT_FL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PAN_MOT_FL_net_0);
\PWM_MOTOR_PAN:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1314,
		kill=>zero,
		enable=>tmpOE__SENSE_IPAN_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_MOTOR_PAN:Net_63\,
		compare=>Net_2206,
		interrupt=>\PWM_MOTOR_PAN:Net_54\);
PAN_MOT_IN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b7dac4dc-21e8-49c0-902c-bf60c2f1af48",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_2206,
		fb=>(tmpFB_0__PAN_MOT_IN1_net_0),
		analog=>(open),
		io=>(tmpIO_0__PAN_MOT_IN1_net_0),
		siovref=>(tmpSIOVREF__PAN_MOT_IN1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PAN_MOT_IN1_net_0);
PAN_MOT_IN2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a33835fc-7964-4430-8251-a3c77976448c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_1105,
		fb=>(tmpFB_0__PAN_MOT_IN2_net_0),
		analog=>(open),
		io=>(tmpIO_0__PAN_MOT_IN2_net_0),
		siovref=>(tmpSIOVREF__PAN_MOT_IN2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PAN_MOT_IN2_net_0);
\QuadDec_PAN:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1171);
\QuadDec_PAN:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>CLK_20MHz,
		enable=>tmpOE__SENSE_IPAN_net_0,
		clock_out=>\QuadDec_PAN:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_PAN:Cnt16:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>CLK_20MHz,
		enable=>tmpOE__SENSE_IPAN_net_0,
		clock_out=>\QuadDec_PAN:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_PAN:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec_PAN:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_PAN:Cnt16:CounterUDB:control_7\, \QuadDec_PAN:Cnt16:CounterUDB:control_6\, \QuadDec_PAN:Cnt16:CounterUDB:control_5\, \QuadDec_PAN:Cnt16:CounterUDB:control_4\,
			\QuadDec_PAN:Cnt16:CounterUDB:control_3\, \QuadDec_PAN:Cnt16:CounterUDB:control_2\, \QuadDec_PAN:Cnt16:CounterUDB:control_1\, \QuadDec_PAN:Cnt16:CounterUDB:control_0\));
\QuadDec_PAN:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_PAN:Net_1260\,
		clock=>\QuadDec_PAN:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_PAN:Cnt16:CounterUDB:status_6\, \QuadDec_PAN:Cnt16:CounterUDB:status_5\, zero, \QuadDec_PAN:Cnt16:CounterUDB:status_3\,
			\QuadDec_PAN:Cnt16:CounterUDB:status_2\, \QuadDec_PAN:Cnt16:CounterUDB:underflow\, \QuadDec_PAN:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_PAN:Cnt16:Net_43\);
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_PAN:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_PAN:Net_1251\, \QuadDec_PAN:Cnt16:CounterUDB:count_enable\, \QuadDec_PAN:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_PAN:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_PAN:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_PAN:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_PAN:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_PAN:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_PAN:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_PAN:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_PAN:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_PAN:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_PAN:Net_1251\, \QuadDec_PAN:Cnt16:CounterUDB:count_enable\, \QuadDec_PAN:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_PAN:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_PAN:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_PAN:Cnt16:CounterUDB:underflow\,
		ff0=>\QuadDec_PAN:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_PAN:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_PAN:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_PAN:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_PAN:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_PAN:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>CLK_20MHz,
		enable=>tmpOE__SENSE_IPAN_net_0,
		clock_out=>\QuadDec_PAN:bQuadDec:sync_clock\);
\QuadDec_PAN:bQuadDec:genblk1:DelayQuadA\:cy_dff
	PORT MAP(d=>Net_1168,
		clk=>\QuadDec_PAN:bQuadDec:sync_clock\,
		q=>\QuadDec_PAN:bQuadDec:quad_A_filt\);
\QuadDec_PAN:bQuadDec:genblk1:DelayQuadB\:cy_dff
	PORT MAP(d=>Net_1169,
		clk=>\QuadDec_PAN:bQuadDec:sync_clock\,
		q=>\QuadDec_PAN:bQuadDec:quad_B_filt\);
\QuadDec_PAN:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec_PAN:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec_PAN:bQuadDec:error\,
			\QuadDec_PAN:Net_1260\, \QuadDec_PAN:Net_611\, \QuadDec_PAN:Net_530\),
		interrupt=>Net_1171);
PAN_ENCA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3a05c507-5472-484c-b046-f8c3864f508a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_1168,
		analog=>(open),
		io=>(tmpIO_0__PAN_ENCA_net_0),
		siovref=>(tmpSIOVREF__PAN_ENCA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PAN_ENCA_net_0);
PAN_ENCB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"db4a77ba-74d9-4cd9-a623-ea74c1d68034",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_1169,
		analog=>(open),
		io=>(tmpIO_0__PAN_ENCB_net_0),
		siovref=>(tmpSIOVREF__PAN_ENCB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PAN_ENCB_net_0);
ITG_INT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5f659609-eb63-477c-809d-2552d9d04dbf",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_2138,
		analog=>(open),
		io=>(tmpIO_0__ITG_INT_net_0),
		siovref=>(tmpSIOVREF__ITG_INT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ITG_INT_net_0);
\Status_Reg_SYS:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_1255,
		status=>(zero, zero, zero, zero,
			Net_2138, Net_1253, Net_1252, Net_1251));
BAT_FAULTn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"33a62370-3e45-4b43-9e70-6cd0170c189e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_1251,
		analog=>(open),
		io=>(tmpIO_0__BAT_FAULTn_net_0),
		siovref=>(tmpSIOVREF__BAT_FAULTn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BAT_FAULTn_net_0);
BAT_CHRGn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0a329f56-250e-4e20-8bb3-77e4f3b9be95",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_1252,
		analog=>(open),
		io=>(tmpIO_0__BAT_CHRGn_net_0),
		siovref=>(tmpSIOVREF__BAT_CHRGn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BAT_CHRGn_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"be7a34f5-60c6-4a6c-ab21-8cc17ddb114a",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1314,
		dig_domain_out=>open);
TILT_ENCA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e4847169-dc83-4b1b-a195-979f30f61fa7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_1782,
		analog=>(open),
		io=>(tmpIO_0__TILT_ENCA_net_0),
		siovref=>(tmpSIOVREF__TILT_ENCA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TILT_ENCA_net_0);
isr_BUTTON:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_1368);
\WaveDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC8:Net_211\);
\WaveDAC8:DacClk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c54d9b1a-bf5f-4dce-befc-b7660f6d96ef/77086516-855e-4b7b-abbe-47b22f8543de",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\WaveDAC8:Net_279\,
		dig_domain_out=>open);
\WaveDAC8:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC8:Net_189\,
		signal2=>\WaveDAC8:Net_256\);
\WaveDAC8:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC8:Net_190\,
		signal2=>\WaveDAC8:Net_211\);
\WaveDAC8:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC8:Net_254\);
\WaveDAC8:Wave1_DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\WaveDAC8:Net_183\,
		trq=>zero,
		nrq=>Net_2645);
\WaveDAC8:Wave2_DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\WaveDAC8:Net_107\,
		trq=>zero,
		nrq=>Net_2646);
\WaveDAC8:VDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>\WaveDAC8:Net_279\,
		strobe_udb=>\WaveDAC8:Net_279\,
		vout=>\WaveDAC8:Net_189\,
		iout=>\WaveDAC8:VDAC8:Net_77\);
\WaveDAC8:VDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC8:VDAC8:Net_77\);
\WaveDAC8:BuffAmp:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\WaveDAC8:Net_256\,
		vminus=>\WaveDAC8:BuffAmp:Net_29\,
		vout=>\WaveDAC8:Net_247\);
\WaveDAC8:BuffAmp:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC8:BuffAmp:Net_29\,
		signal2=>\WaveDAC8:Net_247\);
\WaveDAC8:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>Net_2353,
		signal2=>\WaveDAC8:Net_247\);
\Control_Reg_WS:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_WS:control_7\, \Control_Reg_WS:control_6\, \Control_Reg_WS:control_5\, \Control_Reg_WS:control_4\,
			\Control_Reg_WS:control_3\, \Control_Reg_WS:control_2\, \Control_Reg_WS:control_1\, Net_2643));
Clock_SYS:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a1481aa1-1fbc-4819-a33f-f92dd9f179c6",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>CLK_100Hz,
		dig_domain_out=>open);
\QuadDec_TILT:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1788);
\QuadDec_TILT:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>CLK_20MHz,
		enable=>tmpOE__SENSE_IPAN_net_0,
		clock_out=>\QuadDec_TILT:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_TILT:Cnt16:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>CLK_20MHz,
		enable=>tmpOE__SENSE_IPAN_net_0,
		clock_out=>\QuadDec_TILT:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_TILT:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec_TILT:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_TILT:Cnt16:CounterUDB:control_7\, \QuadDec_TILT:Cnt16:CounterUDB:control_6\, \QuadDec_TILT:Cnt16:CounterUDB:control_5\, \QuadDec_TILT:Cnt16:CounterUDB:control_4\,
			\QuadDec_TILT:Cnt16:CounterUDB:control_3\, \QuadDec_TILT:Cnt16:CounterUDB:control_2\, \QuadDec_TILT:Cnt16:CounterUDB:control_1\, \QuadDec_TILT:Cnt16:CounterUDB:control_0\));
\QuadDec_TILT:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_TILT:Net_1260\,
		clock=>\QuadDec_TILT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_TILT:Cnt16:CounterUDB:status_6\, \QuadDec_TILT:Cnt16:CounterUDB:status_5\, zero, \QuadDec_TILT:Cnt16:CounterUDB:status_3\,
			\QuadDec_TILT:Cnt16:CounterUDB:status_2\, \QuadDec_TILT:Cnt16:CounterUDB:underflow\, \QuadDec_TILT:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_TILT:Cnt16:Net_43\);
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_TILT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_TILT:Net_1251\, \QuadDec_TILT:Cnt16:CounterUDB:count_enable\, \QuadDec_TILT:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_TILT:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_TILT:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_TILT:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_TILT:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_TILT:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_TILT:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_TILT:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_TILT:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_TILT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_TILT:Net_1251\, \QuadDec_TILT:Cnt16:CounterUDB:count_enable\, \QuadDec_TILT:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_TILT:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_TILT:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_TILT:Cnt16:CounterUDB:underflow\,
		ff0=>\QuadDec_TILT:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_TILT:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_TILT:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_TILT:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_TILT:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_TILT:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>CLK_20MHz,
		enable=>tmpOE__SENSE_IPAN_net_0,
		clock_out=>\QuadDec_TILT:bQuadDec:sync_clock\);
\QuadDec_TILT:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_1782,
		clk=>\QuadDec_TILT:bQuadDec:sync_clock\,
		q=>\QuadDec_TILT:bQuadDec:quad_A_delayed_0\);
\QuadDec_TILT:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_TILT:bQuadDec:sync_clock\,
		q=>\QuadDec_TILT:bQuadDec:quad_A_delayed_1\);
\QuadDec_TILT:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_TILT:bQuadDec:sync_clock\,
		q=>\QuadDec_TILT:bQuadDec:quad_A_delayed_2\);
\QuadDec_TILT:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_1783,
		clk=>\QuadDec_TILT:bQuadDec:sync_clock\,
		q=>\QuadDec_TILT:bQuadDec:quad_B_delayed_0\);
\QuadDec_TILT:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_TILT:bQuadDec:sync_clock\,
		q=>\QuadDec_TILT:bQuadDec:quad_B_delayed_1\);
\QuadDec_TILT:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_TILT:bQuadDec:sync_clock\,
		q=>\QuadDec_TILT:bQuadDec:quad_B_delayed_2\);
\QuadDec_TILT:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec_TILT:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec_TILT:bQuadDec:error\,
			\QuadDec_TILT:Net_1260\, \QuadDec_TILT:Net_611\, \QuadDec_TILT:Net_530\),
		interrupt=>Net_1788);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"da6d57a6-4d17-4e78-b04d-bc18691ad367",
		source_clock_id=>"",
		divisor=>0,
		period=>"50000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>CLK_20MHz,
		dig_domain_out=>open);
\VDAC8_ANAPOS:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_1463,
		iout=>\VDAC8_ANAPOS:Net_77\);
\VDAC8_ANAPOS:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC8_ANAPOS:Net_77\);
\PGA_ASTIM:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>\PGA_ASTIM:Net_17\,
		vin=>Net_2353,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>zero,
		modout_sync=>\PGA_ASTIM:Net_41\,
		vout=>Net_1386);
\PGA_ASTIM:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\PGA_ASTIM:Net_17\,
		signal2=>VREF_sig);
\PGA_ASTIM:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\PGA_ASTIM:Net_75\);
ASTIM_OUTPUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"45b0931c-d7a4-49b5-8bf5-e26d2044f8bb",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ASTIM_OUTPUT_net_0),
		analog=>Net_1386,
		io=>(tmpIO_0__ASTIM_OUTPUT_net_0),
		siovref=>(tmpSIOVREF__ASTIM_OUTPUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ASTIM_OUTPUT_net_0);
DEBUG_LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ab582a80-b28e-4294-bed8-07d30ca3289d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_492,
		fb=>(tmpFB_0__DEBUG_LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__DEBUG_LED_net_0),
		siovref=>(tmpSIOVREF__DEBUG_LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DEBUG_LED_net_0);
isr_Ticks:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>CLK_100Hz);
CC_SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"48e26532-c6bf-45ff-bfea-929beed66bf5",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CC_SCL_net_0),
		analog=>(open),
		io=>Net_1726,
		siovref=>(tmpSIOVREF__CC_SCL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CC_SCL_net_0);
CC_nALCC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b6af813-2074-43b2-97b2-1938a6e03fd4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_1253,
		analog=>(open),
		io=>(tmpIO_0__CC_nALCC_net_0),
		siovref=>(tmpSIOVREF__CC_nALCC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CC_nALCC_net_0);
TILT_ENCB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a7df3e1e-69c7-44ea-b8f9-79fde383af7f",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_1783,
		analog=>(open),
		io=>(tmpIO_0__TILT_ENCB_net_0),
		siovref=>(tmpSIOVREF__TILT_ENCB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TILT_ENCB_net_0);
\PWM_MOTOR_TILT:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1790,
		kill=>zero,
		enable=>tmpOE__SENSE_IPAN_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_MOTOR_TILT:Net_63\,
		compare=>Net_2199,
		interrupt=>\PWM_MOTOR_TILT:Net_54\);
TILT_MOT_IN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"efa35816-ed01-4320-a52e-fd845aaf0ea7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_2199,
		fb=>(tmpFB_0__TILT_MOT_IN1_net_0),
		analog=>(open),
		io=>(tmpIO_0__TILT_MOT_IN1_net_0),
		siovref=>(tmpSIOVREF__TILT_MOT_IN1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TILT_MOT_IN1_net_0);
TILT_MOT_IN2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3a681e77-ed1d-41ac-b9a2-8d4fcfa8f1b7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_1802,
		fb=>(tmpFB_0__TILT_MOT_IN2_net_0),
		analog=>(open),
		io=>(tmpIO_0__TILT_MOT_IN2_net_0),
		siovref=>(tmpSIOVREF__TILT_MOT_IN2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TILT_MOT_IN2_net_0);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2a21f85d-1bc2-4911-9fb8-047a8bb7a220",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1790,
		dig_domain_out=>open);
\Status_Reg_MOTORS:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_2269,
		status=>(zero, zero, zero, zero,
			zero, zero, Net_2266, Net_2265));
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"009ab3d0-80ae-4232-a552-83312ea6af5c",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2269,
		dig_domain_out=>open);
isr_EVENTS_IDENTIF:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>CLK_100Hz);
LORA_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"85a763ee-eec0-4962-9c60-ea7a255f05c0",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_2487,
		analog=>(open),
		io=>(tmpIO_0__LORA_RX_net_0),
		siovref=>(tmpSIOVREF__LORA_RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LORA_RX_net_0);
LORA_TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7e507874-0336-41f6-b62c-304f5d80055a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>zero,
		fb=>(tmpFB_0__LORA_TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__LORA_TX_net_0),
		siovref=>(tmpSIOVREF__LORA_TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LORA_TX_net_0);
HOME_TILT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"642e8355-88c2-4785-b15a-42a32f9a7bd6",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__HOME_TILT_net_0),
		analog=>HOME_TILT_ABSV,
		io=>(tmpIO_0__HOME_TILT_net_0),
		siovref=>(tmpSIOVREF__HOME_TILT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HOME_TILT_net_0);
isr_CLU_EXEC:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>CLK_100Hz);
OLED_4D_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3639e5ac-cecd-42ff-bcaa-12620bb047f4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>zero,
		fb=>(tmpFB_0__OLED_4D_RX_net_0),
		analog=>(open),
		io=>(tmpIO_0__OLED_4D_RX_net_0),
		siovref=>(tmpSIOVREF__OLED_4D_RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OLED_4D_RX_net_0);
OLED_4D_TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"04b8d679-6a5e-4da3-bb54-e95ceffd8230",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_2530,
		analog=>(open),
		io=>(tmpIO_0__OLED_4D_TX_net_0),
		siovref=>(tmpSIOVREF__OLED_4D_TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OLED_4D_TX_net_0);
\Control_Reg_LORA:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_LORA:control_7\, \Control_Reg_LORA:control_6\, \Control_Reg_LORA:control_5\, \Control_Reg_LORA:control_4\,
			\Control_Reg_LORA:control_3\, \Control_Reg_LORA:control_2\, \Control_Reg_LORA:control_1\, Net_2701));
LORA_CTSn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"34a8b019-417d-4531-9fe8-bd1a2ee191c2",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"01",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_2514,
		analog=>(open),
		io=>(tmpIO_0__LORA_CTSn_net_0),
		siovref=>(tmpSIOVREF__LORA_CTSn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LORA_CTSn_net_0);
LORA_RTSn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"05c90d7a-4a83-498d-a37b-6271834b110d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>tmpOE__SENSE_IPAN_net_0,
		fb=>(tmpFB_0__LORA_RTSn_net_0),
		analog=>(open),
		io=>(tmpIO_0__LORA_RTSn_net_0),
		siovref=>(tmpSIOVREF__LORA_RTSn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LORA_RTSn_net_0);
IMU_UM7_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"17330419-c534-4d80-ad88-64c02684dc79",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>zero,
		fb=>(tmpFB_0__IMU_UM7_RX_net_0),
		analog=>(open),
		io=>(tmpIO_0__IMU_UM7_RX_net_0),
		siovref=>(tmpSIOVREF__IMU_UM7_RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IMU_UM7_RX_net_0);
IMU_UM7_TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d139b22b-91c5-436b-b6c0-2a6a4792d560",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>(zero),
		fb=>Net_2794,
		analog=>(open),
		io=>(tmpIO_0__IMU_UM7_TX_net_0),
		siovref=>(tmpSIOVREF__IMU_UM7_TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IMU_UM7_TX_net_0);
LORA_RESET_SETB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9af850f6-65cd-416c-882e-0818e3231893",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>Net_2698,
		fb=>(tmpFB_0__LORA_RESET_SETB_net_0),
		analog=>(open),
		io=>(tmpIO_0__LORA_RESET_SETB_net_0),
		siovref=>(tmpSIOVREF__LORA_RESET_SETB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LORA_RESET_SETB_net_0);
ITG_CS_NEW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"80deeed4-537a-411d-8e12-9d1a4da4ba1d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(tmpOE__SENSE_IPAN_net_0),
		y=>tmpOE__SENSE_IPAN_net_0,
		fb=>(tmpFB_0__ITG_CS_NEW_net_0),
		analog=>(open),
		io=>(tmpIO_0__ITG_CS_NEW_net_0),
		siovref=>(tmpSIOVREF__ITG_CS_NEW_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SENSE_IPAN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SENSE_IPAN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ITG_CS_NEW_net_0);
\Control_Reg_LORA_RESET:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_LORA_RESET:control_7\, \Control_Reg_LORA_RESET:control_6\, \Control_Reg_LORA_RESET:control_5\, \Control_Reg_LORA_RESET:control_4\,
			\Control_Reg_LORA_RESET:control_3\, \Control_Reg_LORA_RESET:control_2\, \Control_Reg_LORA_RESET:control_1\, Net_2698));
isr_TORQUESTAT:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2785);
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_TORQUESTAT:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
isr_LIMIT_CTRL:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>CLK_100Hz);
isr_FAULT_CTRL:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>CLK_25Hz);
\UART_USB:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:reset_reg\);
\UART_USB:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:txn\\D\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:txn\);
\UART_USB:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:tx_state_1\\D\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:tx_state_1\);
\UART_USB:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:tx_state_0\\D\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:tx_state_0\);
\UART_USB:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:tx_state_2\\D\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:tx_state_2\);
\UART_USB:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:tx_bitclk_enable_pre\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:tx_bitclk\);
Net_379:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_USB:BUART:clock_op\,
		q=>Net_379);
\UART_USB:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:tx_ctrl_mark_last\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:tx_ctrl_mark_last\);
\UART_USB:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:tx_mark\\D\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:tx_mark\);
\UART_USB:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:tx_parity_bit\\D\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:tx_parity_bit\);
\UART_USB:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:rx_state_1\\D\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_state_1\);
\UART_USB:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:rx_state_0\\D\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_state_0\);
\UART_USB:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:rx_load_fifo\\D\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_load_fifo\);
\UART_USB:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:rx_state_3\\D\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_state_3\);
\UART_USB:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:rx_state_2\\D\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_state_2\);
\UART_USB:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:rx_bitclk_pre\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_bitclk_enable\);
\UART_USB:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_state_stop1_reg\);
\UART_USB:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_markspace_status\);
\UART_USB:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_status_2\);
\UART_USB:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_status_3\);
\UART_USB:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_addr_match_status\);
\UART_USB:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:rx_markspace_pre\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_markspace_pre\);
\UART_USB:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:rx_parity_error_pre\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_parity_error_pre\);
\UART_USB:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_break_status\);
\UART_USB:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:rx_address_detected\\D\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_address_detected\);
\UART_USB:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:rx_last\\D\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_last\);
\UART_USB:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_USB:BUART:rx_parity_bit\\D\,
		clk=>\UART_USB:BUART:clock_op\,
		q=>\UART_USB:BUART:rx_parity_bit\);
\QuadDec_PAN:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_PAN:Net_1251\\D\,
		clk=>\QuadDec_PAN:bQuadDec:sync_clock\,
		q=>\QuadDec_PAN:Net_1251\);
\QuadDec_PAN:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec_PAN:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_PAN:Cnt16:CounterUDB:prevCapture\);
\QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_PAN:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_PAN:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_PAN:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_PAN:Cnt16:CounterUDB:underflow\,
		clk=>\QuadDec_PAN:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_PAN:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_PAN:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_PAN:Cnt16:CounterUDB:tc_i\,
		clk=>\QuadDec_PAN:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_PAN:Net_1275\);
\QuadDec_PAN:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_PAN:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_PAN:Cnt16:CounterUDB:prevCompare\);
\QuadDec_PAN:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_PAN:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_PAN:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_PAN:Net_1264\);
\QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_PAN:Net_1203\,
		clk=>\QuadDec_PAN:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_PAN:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_PAN:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_PAN:Net_1203\\D\,
		clk=>\QuadDec_PAN:bQuadDec:sync_clock\,
		q=>\QuadDec_PAN:Net_1203\);
\QuadDec_PAN:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_PAN:bQuadDec:state_2\\D\,
		clk=>\QuadDec_PAN:bQuadDec:sync_clock\,
		q=>\QuadDec_PAN:Net_1260\);
\QuadDec_PAN:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_PAN:bQuadDec:state_3\\D\,
		clk=>\QuadDec_PAN:bQuadDec:sync_clock\,
		q=>\QuadDec_PAN:bQuadDec:error\);
\QuadDec_PAN:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_PAN:bQuadDec:state_1\\D\,
		clk=>\QuadDec_PAN:bQuadDec:sync_clock\,
		q=>\QuadDec_PAN:bQuadDec:state_1\);
\QuadDec_PAN:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_PAN:bQuadDec:state_0\\D\,
		clk=>\QuadDec_PAN:bQuadDec:sync_clock\,
		q=>\QuadDec_PAN:bQuadDec:state_0\);
\WaveDAC8:cydff_1\:cy_dff
	PORT MAP(d=>Net_2643,
		clk=>\WaveDAC8:Net_279\,
		q=>\WaveDAC8:Net_134\);
\QuadDec_TILT:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:Net_1251\\D\,
		clk=>\QuadDec_TILT:bQuadDec:sync_clock\,
		q=>\QuadDec_TILT:Net_1251\);
\QuadDec_TILT:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec_TILT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_TILT:Cnt16:CounterUDB:prevCapture\);
\QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_TILT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_TILT:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:Cnt16:CounterUDB:underflow\,
		clk=>\QuadDec_TILT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_TILT:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_TILT:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:Cnt16:CounterUDB:tc_i\,
		clk=>\QuadDec_TILT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_TILT:Net_1275\);
\QuadDec_TILT:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_TILT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_TILT:Cnt16:CounterUDB:prevCompare\);
\QuadDec_TILT:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_TILT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_TILT:Net_1264\);
\QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:Net_1203\,
		clk=>\QuadDec_TILT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_TILT:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_TILT:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:Net_1203\\D\,
		clk=>\QuadDec_TILT:bQuadDec:sync_clock\,
		q=>\QuadDec_TILT:Net_1203\);
\QuadDec_TILT:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_TILT:bQuadDec:sync_clock\,
		q=>\QuadDec_TILT:bQuadDec:quad_A_filt\);
\QuadDec_TILT:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_TILT:bQuadDec:sync_clock\,
		q=>\QuadDec_TILT:bQuadDec:quad_B_filt\);
\QuadDec_TILT:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:bQuadDec:state_2\\D\,
		clk=>\QuadDec_TILT:bQuadDec:sync_clock\,
		q=>\QuadDec_TILT:Net_1260\);
\QuadDec_TILT:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:bQuadDec:state_3\\D\,
		clk=>\QuadDec_TILT:bQuadDec:sync_clock\,
		q=>\QuadDec_TILT:bQuadDec:error\);
\QuadDec_TILT:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:bQuadDec:state_1\\D\,
		clk=>\QuadDec_TILT:bQuadDec:sync_clock\,
		q=>\QuadDec_TILT:bQuadDec:state_1\);
\QuadDec_TILT:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_TILT:bQuadDec:state_0\\D\,
		clk=>\QuadDec_TILT:bQuadDec:sync_clock\,
		q=>\QuadDec_TILT:bQuadDec:state_0\);
cydff_2:cy_dff
	PORT MAP(d=>Net_2239,
		clk=>Net_2472,
		q=>Net_404);
Net_2785:cy_dff
	PORT MAP(d=>Net_2785D,
		clk=>CLK_100Hz,
		q=>Net_2785);
\FreqDiv_TORQUESTAT:not_last_reset\:cy_dff
	PORT MAP(d=>tmpOE__SENSE_IPAN_net_0,
		clk=>CLK_100Hz,
		q=>\FreqDiv_TORQUESTAT:not_last_reset\);
\FreqDiv_TORQUESTAT:count_4\:cy_dff
	PORT MAP(d=>\FreqDiv_TORQUESTAT:count_4\\D\,
		clk=>CLK_100Hz,
		q=>\FreqDiv_TORQUESTAT:count_4\);
\FreqDiv_TORQUESTAT:count_3\:cy_dff
	PORT MAP(d=>\FreqDiv_TORQUESTAT:count_3\\D\,
		clk=>CLK_100Hz,
		q=>\FreqDiv_TORQUESTAT:count_3\);
\FreqDiv_TORQUESTAT:count_2\:cy_dff
	PORT MAP(d=>\FreqDiv_TORQUESTAT:count_2\\D\,
		clk=>CLK_100Hz,
		q=>\FreqDiv_TORQUESTAT:count_2\);
\FreqDiv_TORQUESTAT:count_1\:cy_dff
	PORT MAP(d=>\FreqDiv_TORQUESTAT:count_1\\D\,
		clk=>CLK_100Hz,
		q=>\FreqDiv_TORQUESTAT:count_1\);
\FreqDiv_TORQUESTAT:count_0\:cy_dff
	PORT MAP(d=>\FreqDiv_TORQUESTAT:count_0\\D\,
		clk=>CLK_100Hz,
		q=>\FreqDiv_TORQUESTAT:count_0\);
cydff_1:cy_dff
	PORT MAP(d=>Net_2829,
		clk=>CLK_100Hz,
		q=>cydff_1);
cydff_4:cy_dff
	PORT MAP(d=>Net_2832,
		clk=>cydff_1,
		q=>CLK_25Hz);

END R_T_L;
