           
           Efinix FPGA Placement and Routing.
           Version: 2024.1.163 
           Compiled: Jun 25 2024.
           
           Copyright (C) 2013 - 2024 Efinix, Inc. All rights reserved.

           
           The Tool Is Based on VPR of University of Toronto,
           a free open source code under MIT license.
           
           
INFO     : Running Placement and Routing for Family "Trion", Device "T20Q144" ...
           
           ***** Beginning stage routing graph generation ... *****
INFO     : Read ipin pattern from C:/Efinity/2024.1/arch/./ipin_oph.xml
INFO     : Finished parsing ipin pattern file 'C:/Efinity/2024.1/arch/./ipin_oph.xdb'.
INFO     : Finished parsing switch_block file 'C:/Efinity/2024.1/arch/.\sb_connectivity_subset.xdb'.
INFO     : BuildGraph process took 5.45224 seconds.
INFO     : 	BuildGraph process took 5.35938 seconds (approximately) in total CPU time.
INFO     : BuildGraph process virtual memory usage: begin = 132.748 MB, end = 509.504 MB, delta = 376.756 MB
INFO     : 	BuildGraph process peak virtual memory usage = 514.148 MB
INFO     : BuildGraph process resident set memory usage: begin = 136.92 MB, end = 507.236 MB, delta = 370.316 MB
INFO     : 	BuildGraph process peak resident set memory usage = 511.628 MB
INFO     : check rr_graph process took 0.104937 seconds.
INFO     : 	check rr_graph process took 0.09375 seconds (approximately) in total CPU time.
INFO     : check rr_graph process virtual memory usage: begin = 547.516 MB, end = 547.516 MB, delta = 0 MB
INFO     : 	check rr_graph process peak virtual memory usage = 557.904 MB
INFO     : check rr_graph process resident set memory usage: begin = 545.176 MB, end = 545.228 MB, delta = 0.052 MB
INFO     : 	check rr_graph process peak resident set memory usage = 555.584 MB
INFO     : Generated 1176848 RR nodes and 4445696 RR edges
INFO     : This design has 0 global control net(s). See C:/Efinity/Embedded/Lab2/outflow\Lab2.route.rpt for details.
INFO     : Routing graph took 5.65393 seconds.
INFO     : 	Routing graph took 5.53125 seconds (approximately) in total CPU time.
INFO     : Routing graph virtual memory usage: begin = 130.728 MB, end = 508.352 MB, delta = 377.624 MB
INFO     : 	Routing graph peak virtual memory usage = 557.904 MB
INFO     : Routing graph resident set memory usage: begin = 135.964 MB, end = 506.204 MB, delta = 370.24 MB
INFO     : 	Routing graph peak resident set memory usage = 555.584 MB
           ***** Ending stage routing graph generation *****
           
           ***** Beginning stage routing ... *****
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:58] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:58] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:58] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:59] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:59] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:59] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:60] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:60] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:60] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:61] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:61] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:61] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_RESET'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:62] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:62] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:62] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_RESET'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:63] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:63] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:63] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:64] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:64] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:64] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:65] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:65] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:65] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_UPDATE'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:66] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:66] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:66] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_UPDATE'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:67] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:67] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:67] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:68] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:68] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:68] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:69] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:69] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:69] Unable to run 'set_input_delay' constraint due to warnings found
INFO     : SDC file 'C:/Efinity/Embedded/Lab2/Lab2.pt.sdc' parsed successfully.
INFO     : 1 clocks (including virtual clocks), 2 inputs and 6 outputs were constrained.
INFO     :  ---------      -------     --------------      -------------
INFO     :  Iteration      Overuse     Crit Path (ns)      Calc Time (s)
INFO     :  ---------      -------     --------------      -------------
INFO     :          1        18452              14.71               2.62
INFO     :          2         1893              21.95               2.53
INFO     :          3          405              22.58               1.86
INFO     :          4            8              23.05                1.2
INFO     :          5            1              23.14               1.07
INFO     :          6            1              23.14              0.854
INFO     :          7            0              23.14              0.641
           
INFO     : Successfully routed netlist after 7 routing iterations and 41092996 heapops
INFO     : Completed net delay value cross check successfully.
           ***** Beginning stage routing check ... *****
           ***** Ending stage routing check *****
           
INFO     : Serial number (magic cookie) for the routing is: 1318659719
INFO     : Netlist fully routed.
INFO     : Successfully created FPGA route file 'C:/Efinity/Embedded/Lab2/outflow/Lab2.route'
INFO     : Routing took 12.2593 seconds.
INFO     : 	Routing took 12.125 seconds (approximately) in total CPU time.
INFO     : Routing virtual memory usage: begin = 508.352 MB, end = 528.768 MB, delta = 20.416 MB
INFO     : 	Routing peak virtual memory usage = 664.328 MB
INFO     : Routing resident set memory usage: begin = 506.204 MB, end = 522.844 MB, delta = 16.64 MB
INFO     : 	Routing peak resident set memory usage = 643.912 MB
           ***** Ending stage routing *****
           
           ***** Beginning stage final timing analysis ... *****
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:58] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:58] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:58] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:59] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:59] set_output_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:59] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:60] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:60] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:60] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:61] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:61] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:61] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_RESET'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:62] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:62] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:62] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_RESET'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:63] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:63] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:63] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:64] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:64] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:64] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:65] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:65] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:65] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_UPDATE'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:66] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:66] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:66] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : No ports matched 'jtag_inst1_UPDATE'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:67] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:67] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:67] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:68] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:68] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:68] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:69] No clocks matched 'jtag_inst1_TCK'
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:69] set_input_delay: No valid clock found for -clock
WARNING  : [SDC C:/Efinity/Embedded/Lab2/Lab2.pt.sdc:69] Unable to run 'set_input_delay' constraint due to warnings found
INFO     : SDC file 'C:/Efinity/Embedded/Lab2/Lab2.pt.sdc' parsed successfully.
INFO     : 1 clocks (including virtual clocks), 2 inputs and 6 outputs were constrained.
Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
io_systemClk    23.258        42.996         (R-R)

Geomean max period: 23.258

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
  io_systemClk     io_systemClk        50.000           26.742           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
  io_systemClk     io_systemClk        0.000            0.086            (R-R)

INFO     : Write Timing Report to "C:/Efinity/Embedded/Lab2/outflow\Lab2.timing.rpt" ...
INFO     : final timing analysis took 0.634213 seconds.
INFO     : 	final timing analysis took 0.546875 seconds (approximately) in total CPU time.
INFO     : final timing analysis virtual memory usage: begin = 530.144 MB, end = 550.552 MB, delta = 20.408 MB
INFO     : 	final timing analysis peak virtual memory usage = 664.328 MB
INFO     : final timing analysis resident set memory usage: begin = 523.312 MB, end = 546.528 MB, delta = 23.216 MB
INFO     : 	final timing analysis peak resident set memory usage = 643.912 MB
           ***** Ending stage final timing analysis *****
           
           ***** Beginning stage bitstream generation ... *****
INFO     : Reading core interface constraints file "C:/Efinity/Embedded/Lab2/outflow/Lab2.interface.csv"
INFO     : Successfully read core interface constraints file "C:/Efinity/Embedded/Lab2/outflow/Lab2.interface.csv"
INFO     : Finished writing bitstream file C:/Efinity/Embedded/Lab2/work_pnr\Lab2.lbf.
INFO     : Bitstream generation took 0.754416 seconds.
INFO     : 	Bitstream generation took 0.75 seconds (approximately) in total CPU time.
INFO     : Bitstream generation virtual memory usage: begin = 550.552 MB, end = 584.572 MB, delta = 34.02 MB
INFO     : 	Bitstream generation peak virtual memory usage = 664.328 MB
INFO     : Bitstream generation resident set memory usage: begin = 546.556 MB, end = 580.08 MB, delta = 33.524 MB
INFO     : 	Bitstream generation peak resident set memory usage = 643.912 MB
           ***** Ending stage bitstream generation *****
           
INFO     : The entire flow of EFX_PNR took 44.9618 seconds.
INFO     : 	The entire flow of EFX_PNR took 52.4375 seconds (approximately) in total CPU time.
INFO     : The entire flow of EFX_PNR virtual memory usage: begin = 4.548 MB, end = 80.708 MB, delta = 76.16 MB
INFO     : 	The entire flow of EFX_PNR peak virtual memory usage = 664.328 MB
INFO     : The entire flow of EFX_PNR resident set memory usage: begin = 13.044 MB, end = 86.132 MB, delta = 73.088 MB
INFO     : 	The entire flow of EFX_PNR peak resident set memory usage = 643.912 MB
