// Seed: 1775545019
module module_0 (
    input wire id_0,
    input uwire id_1,
    input supply0 id_2,
    input wor id_3,
    output supply1 id_4,
    output wor id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wire id_10
);
  assign module_1.id_4 = 0;
  initial id_5 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply0 id_2,
    input tri0 id_3,
    input uwire id_4,
    output wor id_5,
    output wor id_6,
    output supply1 id_7,
    output supply1 id_8,
    output supply0 id_9,
    output supply0 id_10,
    output tri0 id_11,
    input tri0 id_12
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_3,
      id_11,
      id_9,
      id_4,
      id_12,
      id_4,
      id_3,
      id_1
  );
endmodule
