<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
   <name preferredWidth="192" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="394" />
   <clocksource preferredWidth="393" />
   <frequency preferredWidth="381" />
  </columns>
 </clocktable>
 <window x="108" y="0" width="1476" height="1080" />
 <library expandedCategories="Project,Library" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="0" path="_PROJECT_NAME_" />
</preferences>
