{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653384062756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653384062756 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU4k 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"CPU4k\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653384062916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653384062974 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653384062974 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|pll7\" as MAX 10 PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[1\] -86.4 degrees -90.0 degrees " "Can't achieve requested value -86.4 degrees for clock output lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[1\] of parameter phase shift -- achieved value of -90.0 degrees" {  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 8316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1653384063088 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[0\] port" {  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 8315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653384063088 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[1\] 8 5 -90 -3125 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of -90 degrees (-3125 ps) for lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[1\] port" {  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 8316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653384063088 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[2\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[2\] port" {  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 8317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653384063088 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[3\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[3\] port" {  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 8318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1653384063088 ""}  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 8315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1653384063088 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653384063517 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653384063543 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653384063918 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 28545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653384063974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 28547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653384063974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 28549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653384063974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 28551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653384063974 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653384063974 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1653384063975 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1653384063975 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1653384063975 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1653384063976 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653384063995 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1653384065172 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 212 " "No exact pin location assignment(s) for 36 pins of 212 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1653384065975 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_d7j1 " "Entity dcfifo_d7j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1653384068504 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1653384068504 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'CPU/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1653384068823 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'CPU/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1653384068851 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'CPU/synthesis/submodules/lt24_hires_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1653384068869 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'CPU/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1653384068951 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lt24_hires:our_PC\|lt24_hires_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] MAX10_CLK1_50 " "Register lt24_hires:our_PC\|lt24_hires_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1653384069229 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1653384069229 "|DE10_LITE_Golden_Top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653384069231 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1653384069231 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: our_PC\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: our_PC\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1653384069489 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: our_PC\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: our_PC\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1653384069489 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: our_PC\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: our_PC\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1653384069489 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: our_PC\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: our_PC\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1653384069489 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1653384069489 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1653384069491 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1653384069491 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1653384069491 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1653384069491 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1653384069492 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653384069493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653384069493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653384069493 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1653384069493 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653384070733 ""}  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 8315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653384070733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[1\] (placed in counter C3 of PLL_1) " "Automatically promoted node lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[1\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653384070733 ""}  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 8315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653384070733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653384070733 ""}  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 8315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653384070733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|wire_pll7_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653384070733 ""}  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 8315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653384070733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653384070733 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 28512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653384070733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653384070733 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 27546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653384070733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653384070733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 27792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653384070733 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653384070733 ""}  } { { "pzdyqx.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 27631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653384070733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653384070734 ""}  } { { "pzdyqx.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 27653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653384070734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lt24_hires:our_PC\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node lt24_hires:our_PC\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653384070734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[6\] " "Destination node lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/db/cntr_mka.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 3371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653384070734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[5\] " "Destination node lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/db/cntr_mka.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 3372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653384070734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[4\] " "Destination node lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/db/cntr_mka.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 3373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653384070734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[3\] " "Destination node lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/db/cntr_mka.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 3374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653384070734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[2\] " "Destination node lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/db/cntr_mka.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 3375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653384070734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[1\] " "Destination node lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/db/cntr_mka.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 3376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653384070734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[0\] " "Destination node lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/db/cntr_mka.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 3377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653384070734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[6\] " "Destination node lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[6\]" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/db/cntr_2l6.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 3394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653384070734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[5\] " "Destination node lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[5\]" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/db/cntr_2l6.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 3395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653384070734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[4\] " "Destination node lt24_hires:our_PC\|lt24_hires_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[4\]" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/db/cntr_2l6.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 3396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653384070734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1653384070734 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653384070734 ""}  } { { "CPU/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653384070734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lt24_hires:our_PC\|lt24_hires_nios2_gen2_0:nios2_gen2_0\|lt24_hires_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node lt24_hires:our_PC\|lt24_hires_nios2_gen2_0:nios2_gen2_0\|lt24_hires_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653384070735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lt24_hires:our_PC\|lt24_hires_nios2_gen2_0:nios2_gen2_0\|lt24_hires_nios2_gen2_0_cpu:cpu\|lt24_hires_nios2_gen2_0_cpu_nios2_oci:the_lt24_hires_nios2_gen2_0_cpu_nios2_oci\|lt24_hires_nios2_gen2_0_cpu_nios2_oci_debug:the_lt24_hires_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node lt24_hires:our_PC\|lt24_hires_nios2_gen2_0:nios2_gen2_0\|lt24_hires_nios2_gen2_0_cpu:cpu\|lt24_hires_nios2_gen2_0_cpu_nios2_oci:the_lt24_hires_nios2_gen2_0_cpu_nios2_oci\|lt24_hires_nios2_gen2_0_cpu_nios2_oci_debug:the_lt24_hires_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lt24_hires:our_PC\|lt24_hires_nios2_gen2_0:nios2_gen2_0\|lt24_hires_nios2_gen2_0_cpu:cpu\|lt24_hires_nios2_gen2_0_cpu_nios2_oci:the_lt24_hires_nios2_gen2_0_cpu_nios2_oci\|lt24_hires_nios2_gen2_0_cpu_nios2_oci_debug:the_lt24_hires_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 4567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653384070735 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653384070735 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 11040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653384070735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lt24_hires:our_PC\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lt24_hires:our_PC\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653384070735 ""}  } { { "CPU/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 8668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653384070735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lt24_hires:our_PC\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lt24_hires:our_PC\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653384070735 ""}  } { { "CPU/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 8672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653384070735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lt24_hires:our_PC\|altera_reset_controller:rst_controller_003\|merged_reset~0  " "Automatically promoted node lt24_hires:our_PC\|altera_reset_controller:rst_controller_003\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653384070735 ""}  } { { "CPU/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 12840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653384070735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653384070735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|readdata\[0\]~1 " "Destination node lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|readdata\[0\]~1" {  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 266 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 18737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653384070735 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653384070735 ""}  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 282 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 8346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653384070735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653384073506 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653384073528 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653384073530 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653384073560 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1653384073633 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1653384073634 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1653384073634 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653384073635 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653384073680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653384076149 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "60 Block RAM " "Packed 60 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1653384076170 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1653384076170 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1653384076170 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1653384076170 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1653384076170 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1653384076170 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653384076170 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 2.5V 0 0 36 " "Number of I/O pins in group: 36 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 36 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1653384076333 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1653384076333 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1653384076333 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653384076334 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653384076334 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 11 25 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653384076334 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 28 20 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653384076334 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 26 22 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653384076334 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 30 10 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653384076334 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 40 20 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653384076334 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 41 11 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653384076334 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653384076334 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1653384076334 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1653384076334 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"lt24_hires:our_PC\|lt24_hires_altpll_0:altpll_0\|lt24_hires_altpll_0_altpll_8km2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 150 -1 0 } } { "CPU/synthesis/submodules/lt24_hires_altpll_0.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/submodules/lt24_hires_altpll_0.v" 302 0 0 } } { "CPU/synthesis/lt24_hires.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/CPU/synthesis/lt24_hires.v" 353 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 219 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 50 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1653384076629 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1653384077784 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1653384077784 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653384077785 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1653384077836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653384081615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653384084961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653384085167 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653384098306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653384098306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653384106953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653384112371 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653384112371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653384113870 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1653384113870 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653384113870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653384113873 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.41 " "Total time spent on timing analysis during the Fitter is 1.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653384114475 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653384114650 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1653384114650 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653384121791 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653384121800 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1653384121800 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653384128287 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653384131621 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1653384133120 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "54 MAX 10 " "54 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3-V LVTTL F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_DOUT 3.3-V LVTTL W10 " "Pin LT24_ADC_DOUT uses I/O standard 3.3-V LVTTL at W10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LT24_ADC_DOUT } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_DOUT" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_PENIRQ_N 3.3-V LVTTL V10 " "Pin LT24_ADC_PENIRQ_N uses I/O standard 3.3-V LVTTL at V10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LT24_ADC_PENIRQ_N } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_PENIRQ_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_BUSY 3.3-V LVTTL V9 " "Pin LT24_ADC_BUSY uses I/O standard 3.3-V LVTTL at V9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LT24_ADC_BUSY } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_BUSY" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653384133268 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1653384133268 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "54 " "Following 54 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/DE10_LITE_Golden_Top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/" { { 0 { 0 ""} 0 1244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1653384133272 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1653384133272 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/output_files/CPU4k.fit.smsg " "Generated suppressed messages file C:/Users/vanno/OneDrive/Documents/GitKraken/3D_Graphic_Engine/lt24_fullHD_sdram_cache/Hardware/output_files/CPU4k.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653384134216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5853 " "Peak virtual memory: 5853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653384137422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 11:22:17 2022 " "Processing ended: Tue May 24 11:22:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653384137422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653384137422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653384137422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653384137422 ""}
