`include "pyc_reg.v"
`include "pyc_fifo.v"

`include "pyc_byte_mem.v"

`include "pyc_sync_mem.v"
`include "pyc_sync_mem_dp.v"
`include "pyc_async_fifo.v"
`include "pyc_cdc_sync.v"

// Generated by pycc (pyCircuit)
// Module: comb_alu

module comb_alu (
  input [31:0] a,
  input [31:0] b,
  input [2:0] op,
  output [31:0] result,
  output zero,
  output carry
);

wire [31:0] a__case01_comb_alu__L12; // pyc.name="a__case01_comb_alu__L12"
wire [31:0] add_r__case01_comb_alu__L16; // pyc.name="add_r__case01_comb_alu__L16"
wire [31:0] and_r__case01_comb_alu__L18; // pyc.name="and_r__case01_comb_alu__L18"
wire [31:0] b__case01_comb_alu__L13; // pyc.name="b__case01_comb_alu__L13"
wire carry__case01_comb_alu__L51; // pyc.name="carry__case01_comb_alu__L51"
wire [30:0] lo__case01_comb_alu__L37; // pyc.name="lo__case01_comb_alu__L37"
wire [29:0] lo__case01_comb_alu__L37_2; // pyc.name="lo__case01_comb_alu__L37"
wire [27:0] lo__case01_comb_alu__L37_3; // pyc.name="lo__case01_comb_alu__L37"
wire [23:0] lo__case01_comb_alu__L37_4; // pyc.name="lo__case01_comb_alu__L37"
wire [15:0] lo__case01_comb_alu__L37_5; // pyc.name="lo__case01_comb_alu__L37"
wire [2:0] op__case01_comb_alu__L14; // pyc.name="op__case01_comb_alu__L14"
wire [31:0] or_r__case01_comb_alu__L19; // pyc.name="or_r__case01_comb_alu__L19"
wire [31:0] pyc_add_9; // op=pyc.add
wire [31:0] pyc_and_11; // op=pyc.and
wire [31:0] pyc_comb_69; // op=pyc.comb
wire pyc_comb_70; // op=pyc.comb
wire pyc_comb_71; // op=pyc.comb
wire [31:0] pyc_constant_1; // op=pyc.constant
wire [2:0] pyc_constant_2; // op=pyc.constant
wire [2:0] pyc_constant_3; // op=pyc.constant
wire [2:0] pyc_constant_4; // op=pyc.constant
wire [2:0] pyc_constant_5; // op=pyc.constant
wire [2:0] pyc_constant_6; // op=pyc.constant
wire [2:0] pyc_constant_7; // op=pyc.constant
wire [2:0] pyc_constant_8; // op=pyc.constant
wire pyc_eq_51; // op=pyc.eq
wire pyc_eq_53; // op=pyc.eq
wire pyc_eq_55; // op=pyc.eq
wire pyc_eq_57; // op=pyc.eq
wire pyc_eq_59; // op=pyc.eq
wire pyc_eq_61; // op=pyc.eq
wire pyc_eq_63; // op=pyc.eq
wire pyc_eq_65; // op=pyc.eq
wire pyc_extract_14; // op=pyc.extract
wire pyc_extract_15; // op=pyc.extract
wire [4:0] pyc_extract_20; // op=pyc.extract
wire pyc_extract_22; // op=pyc.extract
wire pyc_extract_25; // op=pyc.extract
wire pyc_extract_28; // op=pyc.extract
wire pyc_extract_31; // op=pyc.extract
wire pyc_extract_34; // op=pyc.extract
wire [30:0] pyc_extract_36; // op=pyc.extract
wire [29:0] pyc_extract_39; // op=pyc.extract
wire [27:0] pyc_extract_42; // op=pyc.extract
wire [23:0] pyc_extract_45; // op=pyc.extract
wire [15:0] pyc_extract_48; // op=pyc.extract
wire pyc_extract_67; // op=pyc.extract
wire pyc_mux_18; // op=pyc.mux
wire [31:0] pyc_mux_23; // op=pyc.mux
wire [31:0] pyc_mux_26; // op=pyc.mux
wire [31:0] pyc_mux_29; // op=pyc.mux
wire [31:0] pyc_mux_32; // op=pyc.mux
wire [31:0] pyc_mux_35; // op=pyc.mux
wire [31:0] pyc_mux_38; // op=pyc.mux
wire [31:0] pyc_mux_41; // op=pyc.mux
wire [31:0] pyc_mux_44; // op=pyc.mux
wire [31:0] pyc_mux_47; // op=pyc.mux
wire [31:0] pyc_mux_50; // op=pyc.mux
wire [31:0] pyc_mux_52; // op=pyc.mux
wire [31:0] pyc_mux_54; // op=pyc.mux
wire [31:0] pyc_mux_56; // op=pyc.mux
wire [31:0] pyc_mux_58; // op=pyc.mux
wire [31:0] pyc_mux_60; // op=pyc.mux
wire [31:0] pyc_mux_62; // op=pyc.mux
wire [31:0] pyc_mux_64; // op=pyc.mux
wire [31:0] pyc_or_12; // op=pyc.or
wire [31:0] pyc_shli_21; // op=pyc.shli
wire [31:0] pyc_shli_24; // op=pyc.shli
wire [31:0] pyc_shli_27; // op=pyc.shli
wire [31:0] pyc_shli_30; // op=pyc.shli
wire [31:0] pyc_shli_33; // op=pyc.shli
wire [31:0] pyc_sub_10; // op=pyc.sub
wire pyc_ult_17; // op=pyc.ult
wire [31:0] pyc_xor_13; // op=pyc.xor
wire pyc_xor_16; // op=pyc.xor
wire pyc_xor_66; // op=pyc.xor
wire pyc_xor_68; // op=pyc.xor
wire [31:0] pyc_zext_19; // op=pyc.zext
wire [31:0] pyc_zext_37; // op=pyc.zext
wire [31:0] pyc_zext_40; // op=pyc.zext
wire [31:0] pyc_zext_43; // op=pyc.zext
wire [31:0] pyc_zext_46; // op=pyc.zext
wire [31:0] pyc_zext_49; // op=pyc.zext
wire [31:0] result__case01_comb_alu__L41; // pyc.name="result__case01_comb_alu__L41"
wire [31:0] result__case01_comb_alu__L42; // pyc.name="result__case01_comb_alu__L42"
wire [31:0] result__case01_comb_alu__L43; // pyc.name="result__case01_comb_alu__L43"
wire [31:0] result__case01_comb_alu__L44; // pyc.name="result__case01_comb_alu__L44"
wire [31:0] result__case01_comb_alu__L45; // pyc.name="result__case01_comb_alu__L45"
wire [31:0] result__case01_comb_alu__L46; // pyc.name="result__case01_comb_alu__L46"
wire [31:0] result__case01_comb_alu__L47; // pyc.name="result__case01_comb_alu__L47"
wire [31:0] result__case01_comb_alu__L48; // pyc.name="result__case01_comb_alu__L48"
wire sa__case01_comb_alu__L22; // pyc.name="sa__case01_comb_alu__L22"
wire sb__case01_comb_alu__L23; // pyc.name="sb__case01_comb_alu__L23"
wire sd__case01_comb_alu__L24; // pyc.name="sd__case01_comb_alu__L24"
wire [4:0] sh__case01_comb_alu__L30; // pyc.name="sh__case01_comb_alu__L30"
wire [31:0] sll_r__case01_comb_alu__L29; // pyc.name="sll_r__case01_comb_alu__L29"
wire [31:0] sll_r__case01_comb_alu__L33; // pyc.name="sll_r__case01_comb_alu__L33"
wire [31:0] sll_r__case01_comb_alu__L33_2; // pyc.name="sll_r__case01_comb_alu__L33"
wire [31:0] sll_r__case01_comb_alu__L33_3; // pyc.name="sll_r__case01_comb_alu__L33"
wire [31:0] sll_r__case01_comb_alu__L33_4; // pyc.name="sll_r__case01_comb_alu__L33"
wire [31:0] sll_r__case01_comb_alu__L33_5; // pyc.name="sll_r__case01_comb_alu__L33"
wire slt_1__case01_comb_alu__L26; // pyc.name="slt_1__case01_comb_alu__L26"
wire [31:0] slt_r__case01_comb_alu__L27; // pyc.name="slt_r__case01_comb_alu__L27"
wire [31:0] srl_r__case01_comb_alu__L35; // pyc.name="srl_r__case01_comb_alu__L35"
wire [31:0] srl_r__case01_comb_alu__L39; // pyc.name="srl_r__case01_comb_alu__L39"
wire [31:0] srl_r__case01_comb_alu__L39_2; // pyc.name="srl_r__case01_comb_alu__L39"
wire [31:0] srl_r__case01_comb_alu__L39_3; // pyc.name="srl_r__case01_comb_alu__L39"
wire [31:0] srl_r__case01_comb_alu__L39_4; // pyc.name="srl_r__case01_comb_alu__L39"
wire [31:0] srl_r__case01_comb_alu__L39_5; // pyc.name="srl_r__case01_comb_alu__L39"
wire [31:0] sub_r__case01_comb_alu__L17; // pyc.name="sub_r__case01_comb_alu__L17"
wire [31:0] t__case01_comb_alu__L32; // pyc.name="t__case01_comb_alu__L32"
wire [31:0] t__case01_comb_alu__L32_2; // pyc.name="t__case01_comb_alu__L32"
wire [31:0] t__case01_comb_alu__L32_3; // pyc.name="t__case01_comb_alu__L32"
wire [31:0] t__case01_comb_alu__L32_4; // pyc.name="t__case01_comb_alu__L32"
wire [31:0] t__case01_comb_alu__L32_5; // pyc.name="t__case01_comb_alu__L32"
wire [31:0] t__case01_comb_alu__L38; // pyc.name="t__case01_comb_alu__L38"
wire [31:0] t__case01_comb_alu__L38_2; // pyc.name="t__case01_comb_alu__L38"
wire [31:0] t__case01_comb_alu__L38_3; // pyc.name="t__case01_comb_alu__L38"
wire [31:0] t__case01_comb_alu__L38_4; // pyc.name="t__case01_comb_alu__L38"
wire [31:0] t__case01_comb_alu__L38_5; // pyc.name="t__case01_comb_alu__L38"
wire ult__case01_comb_alu__L25; // pyc.name="ult__case01_comb_alu__L25"
wire [31:0] xor_r__case01_comb_alu__L20; // pyc.name="xor_r__case01_comb_alu__L20"
wire zero__case01_comb_alu__L50; // pyc.name="zero__case01_comb_alu__L50"

// --- Combinational (netlist)
assign pyc_constant_1 = 32'd0;
assign pyc_constant_2 = 3'd1;
assign pyc_constant_3 = 3'd2;
assign pyc_constant_4 = 3'd3;
assign pyc_constant_5 = 3'd4;
assign pyc_constant_6 = 3'd5;
assign pyc_constant_7 = 3'd6;
assign pyc_constant_8 = 3'd7;
assign a__case01_comb_alu__L12 = a;
assign b__case01_comb_alu__L13 = b;
assign op__case01_comb_alu__L14 = op;
assign pyc_add_9 = (a__case01_comb_alu__L12 + b__case01_comb_alu__L13);
assign add_r__case01_comb_alu__L16 = pyc_add_9;
assign pyc_sub_10 = (a__case01_comb_alu__L12 - b__case01_comb_alu__L13);
assign sub_r__case01_comb_alu__L17 = pyc_sub_10;
assign pyc_and_11 = (a__case01_comb_alu__L12 & b__case01_comb_alu__L13);
assign and_r__case01_comb_alu__L18 = pyc_and_11;
assign pyc_or_12 = (a__case01_comb_alu__L12 | b__case01_comb_alu__L13);
assign or_r__case01_comb_alu__L19 = pyc_or_12;
assign pyc_xor_13 = (a__case01_comb_alu__L12 ^ b__case01_comb_alu__L13);
assign xor_r__case01_comb_alu__L20 = pyc_xor_13;
assign pyc_extract_14 = a__case01_comb_alu__L12[31];
assign sa__case01_comb_alu__L22 = pyc_extract_14;
assign pyc_extract_15 = b__case01_comb_alu__L13[31];
assign sb__case01_comb_alu__L23 = pyc_extract_15;
assign pyc_xor_16 = (sa__case01_comb_alu__L22 ^ sb__case01_comb_alu__L23);
assign sd__case01_comb_alu__L24 = pyc_xor_16;
assign pyc_ult_17 = (a__case01_comb_alu__L12 < b__case01_comb_alu__L13);
assign ult__case01_comb_alu__L25 = pyc_ult_17;
assign pyc_mux_18 = (sd__case01_comb_alu__L24 ? sa__case01_comb_alu__L22 : ult__case01_comb_alu__L25);
assign slt_1__case01_comb_alu__L26 = pyc_mux_18;
assign pyc_zext_19 = {{31{1'b0}}, slt_1__case01_comb_alu__L26};
assign slt_r__case01_comb_alu__L27 = pyc_zext_19;
assign sll_r__case01_comb_alu__L29 = a__case01_comb_alu__L12;
assign pyc_extract_20 = b__case01_comb_alu__L13[4:0];
assign sh__case01_comb_alu__L30 = pyc_extract_20;
assign pyc_shli_21 = (sll_r__case01_comb_alu__L29 << 1);
assign t__case01_comb_alu__L32 = pyc_shli_21;
assign pyc_extract_22 = sh__case01_comb_alu__L30[0];
assign pyc_mux_23 = (pyc_extract_22 ? t__case01_comb_alu__L32 : sll_r__case01_comb_alu__L29);
assign sll_r__case01_comb_alu__L33 = pyc_mux_23;
assign pyc_shli_24 = (sll_r__case01_comb_alu__L33 << 2);
assign t__case01_comb_alu__L32_2 = pyc_shli_24;
assign pyc_extract_25 = sh__case01_comb_alu__L30[1];
assign pyc_mux_26 = (pyc_extract_25 ? t__case01_comb_alu__L32_2 : sll_r__case01_comb_alu__L33);
assign sll_r__case01_comb_alu__L33_2 = pyc_mux_26;
assign pyc_shli_27 = (sll_r__case01_comb_alu__L33_2 << 4);
assign t__case01_comb_alu__L32_3 = pyc_shli_27;
assign pyc_extract_28 = sh__case01_comb_alu__L30[2];
assign pyc_mux_29 = (pyc_extract_28 ? t__case01_comb_alu__L32_3 : sll_r__case01_comb_alu__L33_2);
assign sll_r__case01_comb_alu__L33_3 = pyc_mux_29;
assign pyc_shli_30 = (sll_r__case01_comb_alu__L33_3 << 8);
assign t__case01_comb_alu__L32_4 = pyc_shli_30;
assign pyc_extract_31 = sh__case01_comb_alu__L30[3];
assign pyc_mux_32 = (pyc_extract_31 ? t__case01_comb_alu__L32_4 : sll_r__case01_comb_alu__L33_3);
assign sll_r__case01_comb_alu__L33_4 = pyc_mux_32;
assign pyc_shli_33 = (sll_r__case01_comb_alu__L33_4 << 16);
assign t__case01_comb_alu__L32_5 = pyc_shli_33;
assign pyc_extract_34 = sh__case01_comb_alu__L30[4];
assign pyc_mux_35 = (pyc_extract_34 ? t__case01_comb_alu__L32_5 : sll_r__case01_comb_alu__L33_4);
assign sll_r__case01_comb_alu__L33_5 = pyc_mux_35;
assign srl_r__case01_comb_alu__L35 = a__case01_comb_alu__L12;
assign pyc_extract_36 = srl_r__case01_comb_alu__L35[31:1];
assign lo__case01_comb_alu__L37 = pyc_extract_36;
assign pyc_zext_37 = {{1{1'b0}}, lo__case01_comb_alu__L37};
assign t__case01_comb_alu__L38 = pyc_zext_37;
assign pyc_mux_38 = (pyc_extract_22 ? t__case01_comb_alu__L38 : srl_r__case01_comb_alu__L35);
assign srl_r__case01_comb_alu__L39 = pyc_mux_38;
assign pyc_extract_39 = srl_r__case01_comb_alu__L39[31:2];
assign lo__case01_comb_alu__L37_2 = pyc_extract_39;
assign pyc_zext_40 = {{2{1'b0}}, lo__case01_comb_alu__L37_2};
assign t__case01_comb_alu__L38_2 = pyc_zext_40;
assign pyc_mux_41 = (pyc_extract_25 ? t__case01_comb_alu__L38_2 : srl_r__case01_comb_alu__L39);
assign srl_r__case01_comb_alu__L39_2 = pyc_mux_41;
assign pyc_extract_42 = srl_r__case01_comb_alu__L39_2[31:4];
assign lo__case01_comb_alu__L37_3 = pyc_extract_42;
assign pyc_zext_43 = {{4{1'b0}}, lo__case01_comb_alu__L37_3};
assign t__case01_comb_alu__L38_3 = pyc_zext_43;
assign pyc_mux_44 = (pyc_extract_28 ? t__case01_comb_alu__L38_3 : srl_r__case01_comb_alu__L39_2);
assign srl_r__case01_comb_alu__L39_3 = pyc_mux_44;
assign pyc_extract_45 = srl_r__case01_comb_alu__L39_3[31:8];
assign lo__case01_comb_alu__L37_4 = pyc_extract_45;
assign pyc_zext_46 = {{8{1'b0}}, lo__case01_comb_alu__L37_4};
assign t__case01_comb_alu__L38_4 = pyc_zext_46;
assign pyc_mux_47 = (pyc_extract_31 ? t__case01_comb_alu__L38_4 : srl_r__case01_comb_alu__L39_3);
assign srl_r__case01_comb_alu__L39_4 = pyc_mux_47;
assign pyc_extract_48 = srl_r__case01_comb_alu__L39_4[31:16];
assign lo__case01_comb_alu__L37_5 = pyc_extract_48;
assign pyc_zext_49 = {{16{1'b0}}, lo__case01_comb_alu__L37_5};
assign t__case01_comb_alu__L38_5 = pyc_zext_49;
assign pyc_mux_50 = (pyc_extract_34 ? t__case01_comb_alu__L38_5 : srl_r__case01_comb_alu__L39_4);
assign srl_r__case01_comb_alu__L39_5 = pyc_mux_50;
assign result__case01_comb_alu__L41 = add_r__case01_comb_alu__L16;
assign pyc_eq_51 = (op__case01_comb_alu__L14 == pyc_constant_2);
assign pyc_mux_52 = (pyc_eq_51 ? sub_r__case01_comb_alu__L17 : result__case01_comb_alu__L41);
assign result__case01_comb_alu__L42 = pyc_mux_52;
assign pyc_eq_53 = (op__case01_comb_alu__L14 == pyc_constant_3);
assign pyc_mux_54 = (pyc_eq_53 ? and_r__case01_comb_alu__L18 : result__case01_comb_alu__L42);
assign result__case01_comb_alu__L43 = pyc_mux_54;
assign pyc_eq_55 = (op__case01_comb_alu__L14 == pyc_constant_4);
assign pyc_mux_56 = (pyc_eq_55 ? or_r__case01_comb_alu__L19 : result__case01_comb_alu__L43);
assign result__case01_comb_alu__L44 = pyc_mux_56;
assign pyc_eq_57 = (op__case01_comb_alu__L14 == pyc_constant_5);
assign pyc_mux_58 = (pyc_eq_57 ? xor_r__case01_comb_alu__L20 : result__case01_comb_alu__L44);
assign result__case01_comb_alu__L45 = pyc_mux_58;
assign pyc_eq_59 = (op__case01_comb_alu__L14 == pyc_constant_6);
assign pyc_mux_60 = (pyc_eq_59 ? slt_r__case01_comb_alu__L27 : result__case01_comb_alu__L45);
assign result__case01_comb_alu__L46 = pyc_mux_60;
assign pyc_eq_61 = (op__case01_comb_alu__L14 == pyc_constant_7);
assign pyc_mux_62 = (pyc_eq_61 ? sll_r__case01_comb_alu__L33_5 : result__case01_comb_alu__L46);
assign result__case01_comb_alu__L47 = pyc_mux_62;
assign pyc_eq_63 = (op__case01_comb_alu__L14 == pyc_constant_8);
assign pyc_mux_64 = (pyc_eq_63 ? srl_r__case01_comb_alu__L39_5 : result__case01_comb_alu__L47);
assign result__case01_comb_alu__L48 = pyc_mux_64;
assign pyc_eq_65 = (result__case01_comb_alu__L48 == pyc_constant_1);
assign zero__case01_comb_alu__L50 = pyc_eq_65;
assign pyc_xor_66 = (pyc_extract_14 ^ pyc_extract_15);
assign pyc_extract_67 = result__case01_comb_alu__L48[31];
assign pyc_xor_68 = (pyc_xor_66 ^ pyc_extract_67);
assign carry__case01_comb_alu__L51 = pyc_xor_68;
assign pyc_comb_69 = result__case01_comb_alu__L48;
assign pyc_comb_70 = zero__case01_comb_alu__L50;
assign pyc_comb_71 = carry__case01_comb_alu__L51;

assign result = pyc_comb_69;
assign zero = pyc_comb_70;
assign carry = pyc_comb_71;

endmodule

