// Seed: 2608026336
program module_0 (
    output wand id_0,
    output wand id_1,
    input supply0 id_2
);
  logic id_4;
  module_2 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
  assign module_1.id_0  = 0;
endprogram
module module_1 (
    output tri0  id_0,
    output logic id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  wand  id_4
);
  always @* begin : LABEL_0
    id_1 <= id_4;
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4
  );
endmodule
module module_2 (
    output tri1 id_0,
    input  wor  id_1,
    input  wand id_2,
    input  tri  id_3,
    input  tri0 id_4
);
  wire id_6;
  assign id_0 = -1'd0;
  wire id_7;
endmodule
