\hypertarget{struct_l_p_i2_c___type}{}\doxysection{LPI2\+C\+\_\+\+Type Struct Reference}
\label{struct_l_p_i2_c___type}\index{LPI2C\_Type@{LPI2C\_Type}}


LPI2C -\/ Size of Registers Arrays.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_ab20ff3f0387cbcc2652477ed5d2702df}{VERID}}
\begin{DoxyCompactList}\small\item\em Version ID Register, offset\+: 0x0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a96563b10e1e91f05203f88047408044a}{PARAM}}
\begin{DoxyCompactList}\small\item\em Parameter Register, offset\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}{RESERVED\+\_\+0}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a27af4e9f888f0b7b1e8da7e002d98798}{MCR}}
\begin{DoxyCompactList}\small\item\em Master Control Register, offset\+: 0x10. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_acdd4c1b5466be103fb2bb2a225b1d3a9}{MSR}}
\begin{DoxyCompactList}\small\item\em Master Status Register, offset\+: 0x14. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_ab8c726eadd1fbefee006fc4d595f26bc}{MIER}}
\begin{DoxyCompactList}\small\item\em Master Interrupt Enable Register, offset\+: 0x18. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a963631a2c470013a0fd4b97e10381535}{MDER}}
\begin{DoxyCompactList}\small\item\em Master DMA Enable Register, offset\+: 0x1C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a3a06e19017eba3d47fa6ae1b66f5c125}{MCFGR0}}
\begin{DoxyCompactList}\small\item\em Master Configuration Register 0, offset\+: 0x20. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_ae64ebaf82a7d6a12ea1f21ac4db1f1a1}{MCFGR1}}
\begin{DoxyCompactList}\small\item\em Master Configuration Register 1, offset\+: 0x24. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a567d67714fab529426ac871c199b5bb2}{MCFGR2}}
\begin{DoxyCompactList}\small\item\em Master Configuration Register 2, offset\+: 0x28. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a72e6cfa5882bc6fe32b6a809f5a37aa2}{MCFGR3}}
\begin{DoxyCompactList}\small\item\em Master Configuration Register 3, offset\+: 0x2C. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a751eb9bad252d2a0d98a9d0f0c8ae7d4}{RESERVED\+\_\+1}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_afa7299e9ed4b3ca07839307ce503e2c8}{MDMR}}
\begin{DoxyCompactList}\small\item\em Master Data Match Register, offset\+: 0x40. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_acc19a07675d1806592b3ed4a92f91e1c}{RESERVED\+\_\+2}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_abc04dda9d74befbceb2baad724fb360c}{MCCR0}}
\begin{DoxyCompactList}\small\item\em Master Clock Configuration Register 0, offset\+: 0x48. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a2e4cf360c8569570721315e4ec5efee5}{RESERVED\+\_\+3}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a86ac063ec76d708c9220a2035b07c0c9}{MCCR1}}
\begin{DoxyCompactList}\small\item\em Master Clock Configuration Register 1, offset\+: 0x50. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a6ea8e8615e2c3fed17a661c8b53db8a9}{RESERVED\+\_\+4}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_ae6e733484a7baa0440c6164876a16537}{MFCR}}
\begin{DoxyCompactList}\small\item\em Master FIFO Control Register, offset\+: 0x58. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_ae9abba9074d1b057f0ffff4c692c0cc7}{MFSR}}
\begin{DoxyCompactList}\small\item\em Master FIFO Status Register, offset\+: 0x5C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a7347c547e4b06bd0d1b5350f1a62667a}{MTDR}}
\begin{DoxyCompactList}\small\item\em Master Transmit Data Register, offset\+: 0x60. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a51a38c56684a021d102c1575bd875354}{RESERVED\+\_\+5}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_af14fc478c3361f4546a4cfbbafc0903f}{MRDR}}
\begin{DoxyCompactList}\small\item\em Master Receive Data Register, offset\+: 0x70. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a300a16de42ab3ebc3daf49c843728c0c}{RESERVED\+\_\+6}} \mbox{[}156\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a64a95891ad3e904dd5548112539c1c98}{SCR}}
\begin{DoxyCompactList}\small\item\em Slave Control Register, offset\+: 0x110. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a8a868e5e76b52ced04c536be3dee08ec}{SSR}}
\begin{DoxyCompactList}\small\item\em Slave Status Register, offset\+: 0x114. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a3e45fbe57545267269bd3509b20d761d}{SIER}}
\begin{DoxyCompactList}\small\item\em Slave Interrupt Enable Register, offset\+: 0x118. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a176231ca5d97d2d1e3ba93afa182721b}{SDER}}
\begin{DoxyCompactList}\small\item\em Slave DMA Enable Register, offset\+: 0x11C. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a8175c27b3d085b7964ab23dd09c22289}{RESERVED\+\_\+7}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_aa4724a28092236bb957f4bfb4f0cce19}{SCFGR1}}
\begin{DoxyCompactList}\small\item\em Slave Configuration Register 1, offset\+: 0x124. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_aa48a84131d08e89776a09c2751ac1062}{SCFGR2}}
\begin{DoxyCompactList}\small\item\em Slave Configuration Register 2, offset\+: 0x128. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a93e2c25b19e481f25f9a0a3b1864c28a}{RESERVED\+\_\+8}} \mbox{[}20\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a1941e8d08719929db29baeb708c0024a}{SAMR}}
\begin{DoxyCompactList}\small\item\em Slave Address Match Register, offset\+: 0x140. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_ac5f68e8b53165bf442b9b624dc87170e}{RESERVED\+\_\+9}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_ac33d160fe813167d1fa59eb9cc94023f}{SASR}}
\begin{DoxyCompactList}\small\item\em Slave Address Status Register, offset\+: 0x150. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a119dc7c5c615050a0c49c6f5f857f1d4}{STAR}}
\begin{DoxyCompactList}\small\item\em Slave Transmit ACK Register, offset\+: 0x154. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_adfc826e83f6003964d91efdf8a872a80}{RESERVED\+\_\+10}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a9c48b18f9f210b03a6ce03f7b67f549d}{STDR}}
\begin{DoxyCompactList}\small\item\em Slave Transmit Data Register, offset\+: 0x160. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_ada40b647c762cc59bc9f99cd015ab8c7}{RESERVED\+\_\+11}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_l_p_i2_c___type_a145ca4d32dd019b934be3156ffa5d960}{SRDR}}
\begin{DoxyCompactList}\small\item\em Slave Receive Data Register, offset\+: 0x170. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
LPI2C -\/ Size of Registers Arrays. 

LPI2C -\/ Register Layout Typedef 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_l_p_i2_c___type_abc04dda9d74befbceb2baad724fb360c}\label{struct_l_p_i2_c___type_abc04dda9d74befbceb2baad724fb360c}} 
\index{LPI2C\_Type@{LPI2C\_Type}!MCCR0@{MCCR0}}
\index{MCCR0@{MCCR0}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{MCCR0}{MCCR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCCR0}



Master Clock Configuration Register 0, offset\+: 0x48. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_a86ac063ec76d708c9220a2035b07c0c9}\label{struct_l_p_i2_c___type_a86ac063ec76d708c9220a2035b07c0c9}} 
\index{LPI2C\_Type@{LPI2C\_Type}!MCCR1@{MCCR1}}
\index{MCCR1@{MCCR1}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{MCCR1}{MCCR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCCR1}



Master Clock Configuration Register 1, offset\+: 0x50. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_a3a06e19017eba3d47fa6ae1b66f5c125}\label{struct_l_p_i2_c___type_a3a06e19017eba3d47fa6ae1b66f5c125}} 
\index{LPI2C\_Type@{LPI2C\_Type}!MCFGR0@{MCFGR0}}
\index{MCFGR0@{MCFGR0}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{MCFGR0}{MCFGR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCFGR0}



Master Configuration Register 0, offset\+: 0x20. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_ae64ebaf82a7d6a12ea1f21ac4db1f1a1}\label{struct_l_p_i2_c___type_ae64ebaf82a7d6a12ea1f21ac4db1f1a1}} 
\index{LPI2C\_Type@{LPI2C\_Type}!MCFGR1@{MCFGR1}}
\index{MCFGR1@{MCFGR1}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{MCFGR1}{MCFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCFGR1}



Master Configuration Register 1, offset\+: 0x24. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_a567d67714fab529426ac871c199b5bb2}\label{struct_l_p_i2_c___type_a567d67714fab529426ac871c199b5bb2}} 
\index{LPI2C\_Type@{LPI2C\_Type}!MCFGR2@{MCFGR2}}
\index{MCFGR2@{MCFGR2}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{MCFGR2}{MCFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCFGR2}



Master Configuration Register 2, offset\+: 0x28. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_a72e6cfa5882bc6fe32b6a809f5a37aa2}\label{struct_l_p_i2_c___type_a72e6cfa5882bc6fe32b6a809f5a37aa2}} 
\index{LPI2C\_Type@{LPI2C\_Type}!MCFGR3@{MCFGR3}}
\index{MCFGR3@{MCFGR3}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{MCFGR3}{MCFGR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCFGR3}



Master Configuration Register 3, offset\+: 0x2C. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_a27af4e9f888f0b7b1e8da7e002d98798}\label{struct_l_p_i2_c___type_a27af4e9f888f0b7b1e8da7e002d98798}} 
\index{LPI2C\_Type@{LPI2C\_Type}!MCR@{MCR}}
\index{MCR@{MCR}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCR}



Master Control Register, offset\+: 0x10. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_a963631a2c470013a0fd4b97e10381535}\label{struct_l_p_i2_c___type_a963631a2c470013a0fd4b97e10381535}} 
\index{LPI2C\_Type@{LPI2C\_Type}!MDER@{MDER}}
\index{MDER@{MDER}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{MDER}{MDER}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MDER}



Master DMA Enable Register, offset\+: 0x1C. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_afa7299e9ed4b3ca07839307ce503e2c8}\label{struct_l_p_i2_c___type_afa7299e9ed4b3ca07839307ce503e2c8}} 
\index{LPI2C\_Type@{LPI2C\_Type}!MDMR@{MDMR}}
\index{MDMR@{MDMR}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{MDMR}{MDMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MDMR}



Master Data Match Register, offset\+: 0x40. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_ae6e733484a7baa0440c6164876a16537}\label{struct_l_p_i2_c___type_ae6e733484a7baa0440c6164876a16537}} 
\index{LPI2C\_Type@{LPI2C\_Type}!MFCR@{MFCR}}
\index{MFCR@{MFCR}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{MFCR}{MFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MFCR}



Master FIFO Control Register, offset\+: 0x58. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_ae9abba9074d1b057f0ffff4c692c0cc7}\label{struct_l_p_i2_c___type_ae9abba9074d1b057f0ffff4c692c0cc7}} 
\index{LPI2C\_Type@{LPI2C\_Type}!MFSR@{MFSR}}
\index{MFSR@{MFSR}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{MFSR}{MFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t MFSR}



Master FIFO Status Register, offset\+: 0x5C. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_ab8c726eadd1fbefee006fc4d595f26bc}\label{struct_l_p_i2_c___type_ab8c726eadd1fbefee006fc4d595f26bc}} 
\index{LPI2C\_Type@{LPI2C\_Type}!MIER@{MIER}}
\index{MIER@{MIER}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{MIER}{MIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MIER}



Master Interrupt Enable Register, offset\+: 0x18. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_af14fc478c3361f4546a4cfbbafc0903f}\label{struct_l_p_i2_c___type_af14fc478c3361f4546a4cfbbafc0903f}} 
\index{LPI2C\_Type@{LPI2C\_Type}!MRDR@{MRDR}}
\index{MRDR@{MRDR}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{MRDR}{MRDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t MRDR}



Master Receive Data Register, offset\+: 0x70. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_acdd4c1b5466be103fb2bb2a225b1d3a9}\label{struct_l_p_i2_c___type_acdd4c1b5466be103fb2bb2a225b1d3a9}} 
\index{LPI2C\_Type@{LPI2C\_Type}!MSR@{MSR}}
\index{MSR@{MSR}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{MSR}{MSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MSR}



Master Status Register, offset\+: 0x14. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_a7347c547e4b06bd0d1b5350f1a62667a}\label{struct_l_p_i2_c___type_a7347c547e4b06bd0d1b5350f1a62667a}} 
\index{LPI2C\_Type@{LPI2C\_Type}!MTDR@{MTDR}}
\index{MTDR@{MTDR}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{MTDR}{MTDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MTDR}



Master Transmit Data Register, offset\+: 0x60. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_a96563b10e1e91f05203f88047408044a}\label{struct_l_p_i2_c___type_a96563b10e1e91f05203f88047408044a}} 
\index{LPI2C\_Type@{LPI2C\_Type}!PARAM@{PARAM}}
\index{PARAM@{PARAM}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{PARAM}{PARAM}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t PARAM}



Parameter Register, offset\+: 0x4. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}\label{struct_l_p_i2_c___type_ab5b3e978eb3ceb8a2aadaeeab28db00b}} 
\index{LPI2C\_Type@{LPI2C\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_l_p_i2_c___type_a751eb9bad252d2a0d98a9d0f0c8ae7d4}\label{struct_l_p_i2_c___type_a751eb9bad252d2a0d98a9d0f0c8ae7d4}} 
\index{LPI2C\_Type@{LPI2C\_Type}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{struct_l_p_i2_c___type_adfc826e83f6003964d91efdf8a872a80}\label{struct_l_p_i2_c___type_adfc826e83f6003964d91efdf8a872a80}} 
\index{LPI2C\_Type@{LPI2C\_Type}!RESERVED\_10@{RESERVED\_10}}
\index{RESERVED\_10@{RESERVED\_10}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_10}{RESERVED\_10}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+10\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_l_p_i2_c___type_ada40b647c762cc59bc9f99cd015ab8c7}\label{struct_l_p_i2_c___type_ada40b647c762cc59bc9f99cd015ab8c7}} 
\index{LPI2C\_Type@{LPI2C\_Type}!RESERVED\_11@{RESERVED\_11}}
\index{RESERVED\_11@{RESERVED\_11}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_11}{RESERVED\_11}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+11\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{struct_l_p_i2_c___type_acc19a07675d1806592b3ed4a92f91e1c}\label{struct_l_p_i2_c___type_acc19a07675d1806592b3ed4a92f91e1c}} 
\index{LPI2C\_Type@{LPI2C\_Type}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_l_p_i2_c___type_a2e4cf360c8569570721315e4ec5efee5}\label{struct_l_p_i2_c___type_a2e4cf360c8569570721315e4ec5efee5}} 
\index{LPI2C\_Type@{LPI2C\_Type}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_l_p_i2_c___type_a6ea8e8615e2c3fed17a661c8b53db8a9}\label{struct_l_p_i2_c___type_a6ea8e8615e2c3fed17a661c8b53db8a9}} 
\index{LPI2C\_Type@{LPI2C\_Type}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_l_p_i2_c___type_a51a38c56684a021d102c1575bd875354}\label{struct_l_p_i2_c___type_a51a38c56684a021d102c1575bd875354}} 
\index{LPI2C\_Type@{LPI2C\_Type}!RESERVED\_5@{RESERVED\_5}}
\index{RESERVED\_5@{RESERVED\_5}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5}{RESERVED\_5}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+5\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{struct_l_p_i2_c___type_a300a16de42ab3ebc3daf49c843728c0c}\label{struct_l_p_i2_c___type_a300a16de42ab3ebc3daf49c843728c0c}} 
\index{LPI2C\_Type@{LPI2C\_Type}!RESERVED\_6@{RESERVED\_6}}
\index{RESERVED\_6@{RESERVED\_6}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_6}{RESERVED\_6}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+6\mbox{[}156\mbox{]}}

\mbox{\Hypertarget{struct_l_p_i2_c___type_a8175c27b3d085b7964ab23dd09c22289}\label{struct_l_p_i2_c___type_a8175c27b3d085b7964ab23dd09c22289}} 
\index{LPI2C\_Type@{LPI2C\_Type}!RESERVED\_7@{RESERVED\_7}}
\index{RESERVED\_7@{RESERVED\_7}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_7}{RESERVED\_7}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+7\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_l_p_i2_c___type_a93e2c25b19e481f25f9a0a3b1864c28a}\label{struct_l_p_i2_c___type_a93e2c25b19e481f25f9a0a3b1864c28a}} 
\index{LPI2C\_Type@{LPI2C\_Type}!RESERVED\_8@{RESERVED\_8}}
\index{RESERVED\_8@{RESERVED\_8}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_8}{RESERVED\_8}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+8\mbox{[}20\mbox{]}}

\mbox{\Hypertarget{struct_l_p_i2_c___type_ac5f68e8b53165bf442b9b624dc87170e}\label{struct_l_p_i2_c___type_ac5f68e8b53165bf442b9b624dc87170e}} 
\index{LPI2C\_Type@{LPI2C\_Type}!RESERVED\_9@{RESERVED\_9}}
\index{RESERVED\_9@{RESERVED\_9}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_9}{RESERVED\_9}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+9\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{struct_l_p_i2_c___type_a1941e8d08719929db29baeb708c0024a}\label{struct_l_p_i2_c___type_a1941e8d08719929db29baeb708c0024a}} 
\index{LPI2C\_Type@{LPI2C\_Type}!SAMR@{SAMR}}
\index{SAMR@{SAMR}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{SAMR}{SAMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SAMR}



Slave Address Match Register, offset\+: 0x140. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_ac33d160fe813167d1fa59eb9cc94023f}\label{struct_l_p_i2_c___type_ac33d160fe813167d1fa59eb9cc94023f}} 
\index{LPI2C\_Type@{LPI2C\_Type}!SASR@{SASR}}
\index{SASR@{SASR}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{SASR}{SASR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SASR}



Slave Address Status Register, offset\+: 0x150. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_aa4724a28092236bb957f4bfb4f0cce19}\label{struct_l_p_i2_c___type_aa4724a28092236bb957f4bfb4f0cce19}} 
\index{LPI2C\_Type@{LPI2C\_Type}!SCFGR1@{SCFGR1}}
\index{SCFGR1@{SCFGR1}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{SCFGR1}{SCFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCFGR1}



Slave Configuration Register 1, offset\+: 0x124. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_aa48a84131d08e89776a09c2751ac1062}\label{struct_l_p_i2_c___type_aa48a84131d08e89776a09c2751ac1062}} 
\index{LPI2C\_Type@{LPI2C\_Type}!SCFGR2@{SCFGR2}}
\index{SCFGR2@{SCFGR2}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{SCFGR2}{SCFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCFGR2}



Slave Configuration Register 2, offset\+: 0x128. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_a64a95891ad3e904dd5548112539c1c98}\label{struct_l_p_i2_c___type_a64a95891ad3e904dd5548112539c1c98}} 
\index{LPI2C\_Type@{LPI2C\_Type}!SCR@{SCR}}
\index{SCR@{SCR}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCR}



Slave Control Register, offset\+: 0x110. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_a176231ca5d97d2d1e3ba93afa182721b}\label{struct_l_p_i2_c___type_a176231ca5d97d2d1e3ba93afa182721b}} 
\index{LPI2C\_Type@{LPI2C\_Type}!SDER@{SDER}}
\index{SDER@{SDER}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{SDER}{SDER}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDER}



Slave DMA Enable Register, offset\+: 0x11C. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_a3e45fbe57545267269bd3509b20d761d}\label{struct_l_p_i2_c___type_a3e45fbe57545267269bd3509b20d761d}} 
\index{LPI2C\_Type@{LPI2C\_Type}!SIER@{SIER}}
\index{SIER@{SIER}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{SIER}{SIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SIER}



Slave Interrupt Enable Register, offset\+: 0x118. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_a145ca4d32dd019b934be3156ffa5d960}\label{struct_l_p_i2_c___type_a145ca4d32dd019b934be3156ffa5d960}} 
\index{LPI2C\_Type@{LPI2C\_Type}!SRDR@{SRDR}}
\index{SRDR@{SRDR}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{SRDR}{SRDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SRDR}



Slave Receive Data Register, offset\+: 0x170. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_a8a868e5e76b52ced04c536be3dee08ec}\label{struct_l_p_i2_c___type_a8a868e5e76b52ced04c536be3dee08ec}} 
\index{LPI2C\_Type@{LPI2C\_Type}!SSR@{SSR}}
\index{SSR@{SSR}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{SSR}{SSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SSR}



Slave Status Register, offset\+: 0x114. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_a119dc7c5c615050a0c49c6f5f857f1d4}\label{struct_l_p_i2_c___type_a119dc7c5c615050a0c49c6f5f857f1d4}} 
\index{LPI2C\_Type@{LPI2C\_Type}!STAR@{STAR}}
\index{STAR@{STAR}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{STAR}{STAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t STAR}



Slave Transmit ACK Register, offset\+: 0x154. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_a9c48b18f9f210b03a6ce03f7b67f549d}\label{struct_l_p_i2_c___type_a9c48b18f9f210b03a6ce03f7b67f549d}} 
\index{LPI2C\_Type@{LPI2C\_Type}!STDR@{STDR}}
\index{STDR@{STDR}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{STDR}{STDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t STDR}



Slave Transmit Data Register, offset\+: 0x160. 

\mbox{\Hypertarget{struct_l_p_i2_c___type_ab20ff3f0387cbcc2652477ed5d2702df}\label{struct_l_p_i2_c___type_ab20ff3f0387cbcc2652477ed5d2702df}} 
\index{LPI2C\_Type@{LPI2C\_Type}!VERID@{VERID}}
\index{VERID@{VERID}!LPI2C\_Type@{LPI2C\_Type}}
\doxysubsubsection{\texorpdfstring{VERID}{VERID}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t VERID}



Version ID Register, offset\+: 0x0. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
