<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>GrayScale_Accel</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>GrayScale_Accel_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>311ed30f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>GrayScale_Accel_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>311ed30f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3ede0a10</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_AXIS_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C Axis Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXIS_ADDR_WIDTH">12</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Convert.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_fifo_v1_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/GrayScale_Accel_v1_0.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f9a4d1c8</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Convert.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_fifo_v1_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/GrayScale_Accel_v1_0.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/GrayScale_Accel_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3ede0a10</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>GrayScale_Accel</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">GrayScale_Accel_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXIS_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C Axis Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXIS_ADDR_WIDTH">12</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>GrayScale_Accel_v1.0</xilinx:displayName>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-05-06T12:04:24Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c47417_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a80e6c_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b443916_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a436c4e_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b46059_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5afa0bcf_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d1d3a63_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321bf30a_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519aec27_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c032ac_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fff7efb_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1813075c_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d4d368_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a3cd1_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559b0dc1_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@206bb087_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e60c7cd_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f37e4e2_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1d074a_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37060ebc_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5059815a_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4d667e_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6251098d_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77925d58_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a28080a_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4079d19a_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b54268_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d32aac_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262d49b0_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16bdbdd1_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b994500_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@113aec6e_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13aa55a1_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@baa0cce_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8fa8933_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a74df8_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5ab86a_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cad1d7b_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8fc7e6_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e872c52_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e612c59_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e43b080_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5f6c9_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c55eb1_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e05b476_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d16ce49_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31596c76_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4925549f_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd0ddab_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620531fd_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5947e1_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ec1d9d_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eeab00e_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cedf0ed_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9ef349_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1edcf908_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c53ef5c_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b430b5_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aeed3d3_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d1fa91_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643eb1f6_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75520460_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4501b926_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17517fe3_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e23739d_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e159460_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5a5e31_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c853ec_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7f72f6_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c883414_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd6e28a_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ee9697_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e3e03c_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9cae68_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc95168_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d82374b_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f2beaed_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6fa5cd_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4c026a_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f4f2bd_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78349857_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7513a41f_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@faf2fcf_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732e8605_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e3e12c_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/Pynq/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3d0740_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ad5dd0_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff5f49f_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3660211e_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f3b9cc_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27acd9d1_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8b6a11_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ceb0605_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@812b4dc_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd048e_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ceb493e_ARCHIVE_LOCATION">/home/silvio/PosDoc/Ultra96/GrayScale/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a890e79_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39707d91_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3acfb59c_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1acaa7_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537daa24_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b8586e5_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c6b317c_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d18ee3_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6825ab8f_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa5c80c_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22e4f151_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76360aa1_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8a4093_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744ba30b_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78dc3398_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ffa9952_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34cf0456_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283b3a1d_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c57bc32_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3600be21_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c4e0bb_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1085ed24_ARCHIVE_LOCATION">c:/Users/thor/Documents/ProjetoPesquisa/GitProject/grayscale-accel/Vivado Project/ip_repo/GrayScale_Accel_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="29a15928"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d133cfe2"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="dde9699e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="968d403a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4bfd2c69"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
