// Seed: 1259106776
module module_0 ();
  tri1 id_2 = 1 ? id_2 : 1'b0;
  generate
    assign id_2 = id_1 > id_2;
  endgenerate
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input wire id_2,
    output supply1 id_3
    , id_20,
    input wor id_4,
    output supply0 id_5,
    input tri0 id_6,
    input wor id_7,
    output wor id_8,
    input supply0 id_9,
    output wand id_10,
    input uwire id_11,
    output uwire id_12,
    input supply1 id_13,
    input wire id_14,
    input supply1 id_15,
    input supply1 id_16,
    output tri0 id_17,
    output uwire id_18
);
  wire id_21;
  module_0();
endmodule
