<profile>

<section name = "Vitis HLS Report for 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m'" level="0">
<item name = "Date">Mon Sep  4 23:52:30 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.940 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">772, 772, 7.720 us, 7.720 us, 772, 772, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_mh_merge_i_m_l_j_m">770, 770, 4, 1, 1, 768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 103, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 205, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_42_32_1_1_U3283">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln147_1_fu_352_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln147_fu_364_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln148_fu_406_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln150_fu_437_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln151_fu_467_p2">+, 0, 0, 13, 10, 10</column>
<column name="icmp_ln147_fu_346_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="icmp_ln148_fu_370_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="select_ln147_1_fu_384_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln147_fu_376_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_m_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten50_load">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_j_m_load">9, 2, 7, 14</column>
<column name="i_m_fu_106">9, 2, 4, 8</column>
<column name="indvar_flatten50_fu_110">9, 2, 10, 20</column>
<column name="j_m_fu_102">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i_m_fu_106">4, 0, 4, 0</column>
<column name="indvar_flatten50_fu_110">10, 0, 10, 0</column>
<column name="j_m_fu_102">7, 0, 7, 0</column>
<column name="p_cast18_mid2_v_reg_533">2, 0, 2, 0</column>
<column name="select_ln147_1_reg_524">4, 0, 4, 0</column>
<column name="select_ln147_reg_518">7, 0, 7, 0</column>
<column name="trunc_ln147_reg_528">2, 0, 2, 0</column>
<column name="trunc_ln147_reg_528_pp0_iter1_reg">2, 0, 2, 0</column>
<column name="v89_reg_558">32, 0, 32, 0</column>
<column name="select_ln147_1_reg_524">64, 32, 4, 0</column>
<column name="select_ln147_reg_518">64, 32, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, return value</column>
<column name="v86_address0">out, 8, ap_memory, v86, array</column>
<column name="v86_ce0">out, 1, ap_memory, v86, array</column>
<column name="v86_q0">in, 32, ap_memory, v86, array</column>
<column name="v86_1_address0">out, 8, ap_memory, v86_1, array</column>
<column name="v86_1_ce0">out, 1, ap_memory, v86_1, array</column>
<column name="v86_1_q0">in, 32, ap_memory, v86_1, array</column>
<column name="v86_2_address0">out, 8, ap_memory, v86_2, array</column>
<column name="v86_2_ce0">out, 1, ap_memory, v86_2, array</column>
<column name="v86_2_q0">in, 32, ap_memory, v86_2, array</column>
<column name="v86_3_address0">out, 8, ap_memory, v86_3, array</column>
<column name="v86_3_ce0">out, 1, ap_memory, v86_3, array</column>
<column name="v86_3_q0">in, 32, ap_memory, v86_3, array</column>
<column name="tmp">in, 10, ap_none, tmp, scalar</column>
<column name="v74_0_address0">out, 10, ap_memory, v74_0, array</column>
<column name="v74_0_ce0">out, 1, ap_memory, v74_0, array</column>
<column name="v74_0_we0">out, 1, ap_memory, v74_0, array</column>
<column name="v74_0_d0">out, 32, ap_memory, v74_0, array</column>
<column name="v74_1_address0">out, 10, ap_memory, v74_1, array</column>
<column name="v74_1_ce0">out, 1, ap_memory, v74_1, array</column>
<column name="v74_1_we0">out, 1, ap_memory, v74_1, array</column>
<column name="v74_1_d0">out, 32, ap_memory, v74_1, array</column>
<column name="v74_2_address0">out, 10, ap_memory, v74_2, array</column>
<column name="v74_2_ce0">out, 1, ap_memory, v74_2, array</column>
<column name="v74_2_we0">out, 1, ap_memory, v74_2, array</column>
<column name="v74_2_d0">out, 32, ap_memory, v74_2, array</column>
<column name="v74_3_address0">out, 10, ap_memory, v74_3, array</column>
<column name="v74_3_ce0">out, 1, ap_memory, v74_3, array</column>
<column name="v74_3_we0">out, 1, ap_memory, v74_3, array</column>
<column name="v74_3_d0">out, 32, ap_memory, v74_3, array</column>
<column name="v74_4_address0">out, 10, ap_memory, v74_4, array</column>
<column name="v74_4_ce0">out, 1, ap_memory, v74_4, array</column>
<column name="v74_4_we0">out, 1, ap_memory, v74_4, array</column>
<column name="v74_4_d0">out, 32, ap_memory, v74_4, array</column>
<column name="v74_5_address0">out, 10, ap_memory, v74_5, array</column>
<column name="v74_5_ce0">out, 1, ap_memory, v74_5, array</column>
<column name="v74_5_we0">out, 1, ap_memory, v74_5, array</column>
<column name="v74_5_d0">out, 32, ap_memory, v74_5, array</column>
<column name="v74_6_address0">out, 10, ap_memory, v74_6, array</column>
<column name="v74_6_ce0">out, 1, ap_memory, v74_6, array</column>
<column name="v74_6_we0">out, 1, ap_memory, v74_6, array</column>
<column name="v74_6_d0">out, 32, ap_memory, v74_6, array</column>
<column name="v74_7_address0">out, 10, ap_memory, v74_7, array</column>
<column name="v74_7_ce0">out, 1, ap_memory, v74_7, array</column>
<column name="v74_7_we0">out, 1, ap_memory, v74_7, array</column>
<column name="v74_7_d0">out, 32, ap_memory, v74_7, array</column>
<column name="v74_8_address0">out, 10, ap_memory, v74_8, array</column>
<column name="v74_8_ce0">out, 1, ap_memory, v74_8, array</column>
<column name="v74_8_we0">out, 1, ap_memory, v74_8, array</column>
<column name="v74_8_d0">out, 32, ap_memory, v74_8, array</column>
<column name="v74_9_address0">out, 10, ap_memory, v74_9, array</column>
<column name="v74_9_ce0">out, 1, ap_memory, v74_9, array</column>
<column name="v74_9_we0">out, 1, ap_memory, v74_9, array</column>
<column name="v74_9_d0">out, 32, ap_memory, v74_9, array</column>
<column name="v74_10_address0">out, 10, ap_memory, v74_10, array</column>
<column name="v74_10_ce0">out, 1, ap_memory, v74_10, array</column>
<column name="v74_10_we0">out, 1, ap_memory, v74_10, array</column>
<column name="v74_10_d0">out, 32, ap_memory, v74_10, array</column>
<column name="v74_11_address0">out, 10, ap_memory, v74_11, array</column>
<column name="v74_11_ce0">out, 1, ap_memory, v74_11, array</column>
<column name="v74_11_we0">out, 1, ap_memory, v74_11, array</column>
<column name="v74_11_d0">out, 32, ap_memory, v74_11, array</column>
</table>
</item>
</section>
</profile>
