{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719735103493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719735103499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 11:11:43 2024 " "Processing started: Sun Jun 30 11:11:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719735103499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735103499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735103499 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735104182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719735104241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719735104241 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "reset.qsys " "Elaborating Platform Designer system entity \"reset.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735111469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.30.11:11:54 Progress: Loading RCB_Rev_B/reset.qsys " "2024.06.30.11:11:54 Progress: Loading RCB_Rev_B/reset.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735114508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.30.11:11:55 Progress: Reading input file " "2024.06.30.11:11:55 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735115167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.30.11:11:55 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 22.1\] " "2024.06.30.11:11:55 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735115218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.30.11:11:55 Progress: Parameterizing module in_system_sources_probes_0 " "2024.06.30.11:11:55 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735115387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.30.11:11:55 Progress: Building connections " "2024.06.30.11:11:55 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735115389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.30.11:11:55 Progress: Parameterizing connections " "2024.06.30.11:11:55 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735115389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.30.11:11:55 Progress: Validating " "2024.06.30.11:11:55 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735115410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.30.11:11:55 Progress: Done reading input file " "2024.06.30.11:11:55 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735115968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset: Generating reset \"reset\" for QUARTUS_SYNTH " "Reset: Generating reset \"reset\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735116761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"reset\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"reset\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735117320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset: Done \"reset\" with 2 modules, 2 files " "Reset: Done \"reset\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735117327 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "reset.qsys " "Finished elaborating Platform Designer system entity \"reset.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735118124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/i2c_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735118840 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/i2c_master.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735118840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735118840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_top-behavior " "Found design unit 1: i2c_top-behavior" {  } { { "i2c_top.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/i2c_top.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735118872 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_top " "Found entity 1: i2c_top" {  } { { "i2c_top.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/i2c_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735118872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735118872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ads_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_master-logic " "Found design unit 1: ads_master-logic" {  } { { "ads_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/ads_master.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735118898 ""} { "Info" "ISGN_ENTITY_NAME" "1 ads_master " "Found entity 1: ads_master" {  } { { "ads_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/ads_master.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735118898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735118898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-RTL " "Found design unit 1: UART-RTL" {  } { { "uart/uart.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735118920 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "uart/uart.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735118920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735118920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/comp/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/comp/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "uart/comp/uart_tx.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735118943 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "uart/comp/uart_tx.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735118943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735118943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/comp/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/comp/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-RTL " "Found design unit 1: UART_RX-RTL" {  } { { "uart/comp/uart_rx.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735118966 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "uart/comp/uart_rx.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735118966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735118966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/comp/uart_parity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/comp/uart_parity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PARITY-RTL " "Found design unit 1: UART_PARITY-RTL" {  } { { "uart/comp/uart_parity.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_parity.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735118991 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PARITY " "Found entity 1: UART_PARITY" {  } { { "uart/comp/uart_parity.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_parity.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735118991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735118991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/comp/uart_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/comp/uart_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_DEBOUNCER-RTL " "Found design unit 1: UART_DEBOUNCER-RTL" {  } { { "uart/comp/uart_debouncer.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_debouncer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119014 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_DEBOUNCER " "Found entity 1: UART_DEBOUNCER" {  } { { "uart/comp/uart_debouncer.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_debouncer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/comp/uart_clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/comp/uart_clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_CLK_DIV-RTL " "Found design unit 1: UART_CLK_DIV-RTL" {  } { { "uart/comp/uart_clk_div.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119035 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_CLK_DIV " "Found entity 1: UART_CLK_DIV" {  } { { "uart/comp/uart_clk_div.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TOP-rtl " "Found design unit 1: UART_TOP-rtl" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119052 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TOP " "Found entity 1: UART_TOP" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Master-logic " "Found design unit 1: ADC_Master-logic" {  } { { "ADC_Master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/ADC_Master.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119073 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Master " "Found entity 1: ADC_Master" {  } { { "ADC_Master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/ADC_Master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcb_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rcb_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rcb_registers-Behavioral " "Found design unit 1: rcb_registers-Behavioral" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119095 ""} { "Info" "ISGN_ENTITY_NAME" "1 rcb_registers " "Found entity 1: rcb_registers" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FAN-Behavioral " "Found design unit 1: FAN-Behavioral" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119121 ""} { "Info" "ISGN_ENTITY_NAME" "1 FAN " "Found entity 1: FAN" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcb_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rcb_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCB_TOP-Behavioral " "Found design unit 1: RCB_TOP-Behavioral" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119144 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCB_TOP " "Found entity 1: RCB_TOP" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/estop.v 1 1 " "Found 1 design units, including 1 entities, in source file source/estop.v" { { "Info" "ISGN_ENTITY_NAME" "1 estop " "Found entity 1: estop" {  } { { "source/estop.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/source/estop.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR rcb_spi.v(29) " "Verilog HDL Declaration information at rcb_spi.v(29): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "source/rcb_spi.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_spi.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719735119213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rcb_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rcb_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 rcb_spi " "Found entity 1: rcb_spi" {  } { { "source/rcb_spi.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_spi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Found entity 1: PLL1" {  } { { "PLL1.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/PLL1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/pll2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fifo-SYN " "Found design unit 1: rx_fifo-SYN" {  } { { "RX_FIFO.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119301 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_FIFO " "Found entity 1: RX_FIFO" {  } { { "RX_FIFO.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_PLL " "Found entity 1: UART_PLL" {  } { { "UART_PLL.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reset/reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/reset/reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "db/ip/reset/reset.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/ip/reset/reset.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reset/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/reset/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/reset/submodules/altsource_probe_top.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/ip/reset/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735119368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RCB_TOP " "Elaborating entity \"RCB_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719735119610 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA4V_DIS RCB_TOP.vhd(30) " "VHDL Signal Declaration warning at RCB_TOP.vhd(30): used implicit default value for signal \"FPGA4V_DIS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735119626 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_ESTOP_REQ RCB_TOP.vhd(32) " "VHDL Signal Declaration warning at RCB_TOP.vhd(32): used implicit default value for signal \"FPGA_ESTOP_REQ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735119626 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_INT RCB_TOP.vhd(34) " "VHDL Signal Declaration warning at RCB_TOP.vhd(34): used implicit default value for signal \"FPGA_INT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735119626 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_L_ROBOT_TX RCB_TOP.vhd(36) " "VHDL Signal Declaration warning at RCB_TOP.vhd(36): used implicit default value for signal \"FPGA_L_ROBOT_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735119626 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_L_SP_TX RCB_TOP.vhd(37) " "VHDL Signal Declaration warning at RCB_TOP.vhd(37): used implicit default value for signal \"FPGA_L_SP_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735119626 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_R_ROBOT_TX RCB_TOP.vhd(39) " "VHDL Signal Declaration warning at RCB_TOP.vhd(39): used implicit default value for signal \"FPGA_R_ROBOT_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735119626 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_R_SP_TX RCB_TOP.vhd(40) " "VHDL Signal Declaration warning at RCB_TOP.vhd(40): used implicit default value for signal \"FPGA_R_SP_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clk_1m_internal RCB_TOP.vhd(459) " "VHDL Signal Declaration warning at RCB_TOP.vhd(459): used explicit default value for signal \"clk_1m_internal\" because signal was never assigned a value" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 459 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_DIAG_PACK_CNT RCB_TOP.vhd(482) " "VHDL Signal Declaration warning at RCB_TOP.vhd(482): used implicit default value for signal \"R_DIAG_PACK_CNT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 482 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_DIAG_ERR_CNT RCB_TOP.vhd(483) " "VHDL Signal Declaration warning at RCB_TOP.vhd(483): used implicit default value for signal \"R_DIAG_ERR_CNT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 483 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "L_DIAG_PACK_CNT RCB_TOP.vhd(484) " "VHDL Signal Declaration warning at RCB_TOP.vhd(484): used implicit default value for signal \"L_DIAG_PACK_CNT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 484 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "L_DIAG_ERR_CNT RCB_TOP.vhd(485) " "VHDL Signal Declaration warning at RCB_TOP.vhd(485): used implicit default value for signal \"L_DIAG_ERR_CNT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 485 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA24V_DIS RCB_TOP.vhd(488) " "Verilog HDL or VHDL warning at RCB_TOP.vhd(488): object \"FPGA24V_DIS\" assigned a value but never read" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 488 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FAN_1_READ_NUMBER RCB_TOP.vhd(489) " "Verilog HDL or VHDL warning at RCB_TOP.vhd(489): object \"FAN_1_READ_NUMBER\" assigned a value but never read" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 489 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FAN_1_PWM RCB_TOP.vhd(490) " "VHDL Signal Declaration warning at RCB_TOP.vhd(490): used implicit default value for signal \"FAN_1_PWM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 490 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FAN_2_READ_NUMBER RCB_TOP.vhd(492) " "Verilog HDL or VHDL warning at RCB_TOP.vhd(492): object \"FAN_2_READ_NUMBER\" assigned a value but never read" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 492 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FAN_2_PWM RCB_TOP.vhd(493) " "VHDL Signal Declaration warning at RCB_TOP.vhd(493): used implicit default value for signal \"FAN_2_PWM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 493 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_SYNC_DELAY_TIME RCB_TOP.vhd(494) " "Verilog HDL or VHDL warning at RCB_TOP.vhd(494): object \"FPGA_SYNC_DELAY_TIME\" assigned a value but never read" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 494 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_SYNC_TIME RCB_TOP.vhd(495) " "Verilog HDL or VHDL warning at RCB_TOP.vhd(495): object \"FPGA_SYNC_TIME\" assigned a value but never read" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 495 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CS_ERROR RCB_TOP.vhd(496) " "Verilog HDL or VHDL warning at RCB_TOP.vhd(496): object \"CS_ERROR\" assigned a value but never read" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 496 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n_syn RCB_TOP.vhd(576) " "VHDL Process Statement warning at RCB_TOP.vhd(576): signal \"rst_n_syn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 576 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L_TOOL_EX_LED_DIN RCB_TOP.vhd(794) " "VHDL Process Statement warning at RCB_TOP.vhd(794): inferring latch(es) for signal or variable \"L_TOOL_EX_LED_DIN\", which holds its previous value in one or more paths through the process" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L_LED_DIN RCB_TOP.vhd(794) " "VHDL Process Statement warning at RCB_TOP.vhd(794): inferring latch(es) for signal or variable \"L_LED_DIN\", which holds its previous value in one or more paths through the process" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R_TOOL_EX_LED_DIN RCB_TOP.vhd(794) " "VHDL Process Statement warning at RCB_TOP.vhd(794): inferring latch(es) for signal or variable \"R_TOOL_EX_LED_DIN\", which holds its previous value in one or more paths through the process" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R_LED_DIN RCB_TOP.vhd(794) " "VHDL Process Statement warning at RCB_TOP.vhd(794): inferring latch(es) for signal or variable \"R_LED_DIN\", which holds its previous value in one or more paths through the process" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_LED_DIN RCB_TOP.vhd(794) " "VHDL Process Statement warning at RCB_TOP.vhd(794): inferring latch(es) for signal or variable \"S_LED_DIN\", which holds its previous value in one or more paths through the process" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ROBOT_ESTOP_LED_DIN RCB_TOP.vhd(794) " "VHDL Process Statement warning at RCB_TOP.vhd(794): inferring latch(es) for signal or variable \"ROBOT_ESTOP_LED_DIN\", which holds its previous value in one or more paths through the process" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 794 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROBOT_ESTOP_LED_DIN RCB_TOP.vhd(794) " "Inferred latch for \"ROBOT_ESTOP_LED_DIN\" at RCB_TOP.vhd(794)" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_LED_DIN RCB_TOP.vhd(794) " "Inferred latch for \"S_LED_DIN\" at RCB_TOP.vhd(794)" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_LED_DIN RCB_TOP.vhd(794) " "Inferred latch for \"R_LED_DIN\" at RCB_TOP.vhd(794)" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119627 "|RCB_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_TOOL_EX_LED_DIN RCB_TOP.vhd(794) " "Inferred latch for \"R_TOOL_EX_LED_DIN\" at RCB_TOP.vhd(794)" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119628 "|RCB_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L_LED_DIN RCB_TOP.vhd(794) " "Inferred latch for \"L_LED_DIN\" at RCB_TOP.vhd(794)" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119628 "|RCB_TOP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L_TOOL_EX_LED_DIN RCB_TOP.vhd(794) " "Inferred latch for \"L_TOOL_EX_LED_DIN\" at RCB_TOP.vhd(794)" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 794 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735119628 "|RCB_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_top i2c_top:i2c_top_inst " "Elaborating entity \"i2c_top\" for hierarchy \"i2c_top:i2c_top_inst\"" {  } { { "RCB_TOP.vhd" "i2c_top_inst" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735119634 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_cnt i2c_top.vhd(54) " "Verilog HDL or VHDL warning at i2c_top.vhd(54): object \"byte_cnt\" assigned a value but never read" {  } { { "i2c_top.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/i2c_top.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735119646 "|RCB_TOP|i2c_top:i2c_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_top:i2c_top_inst\|i2c_master:i2c_inst " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_top:i2c_top_inst\|i2c_master:i2c_inst\"" {  } { { "i2c_top.vhd" "i2c_inst" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/i2c_top.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735119649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_PLL UART_PLL:UART_PLL_inst " "Elaborating entity \"UART_PLL\" for hierarchy \"UART_PLL:UART_PLL_inst\"" {  } { { "RCB_TOP.vhd" "UART_PLL_inst" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735119696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll UART_PLL:UART_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"UART_PLL:UART_PLL_inst\|altpll:altpll_component\"" {  } { { "UART_PLL.v" "altpll_component" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735119855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_PLL:UART_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"UART_PLL:UART_PLL_inst\|altpll:altpll_component\"" {  } { { "UART_PLL.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735119914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_PLL:UART_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"UART_PLL:UART_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=UART_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=UART_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735119915 ""}  } { { "UART_PLL.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719735119915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/uart_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/uart_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_PLL_altpll " "Found entity 1: UART_PLL_altpll" {  } { { "db/uart_pll_altpll.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/uart_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735120015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_PLL_altpll UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated " "Elaborating entity \"UART_PLL_altpll\" for hierarchy \"UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735120016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcb_registers rcb_registers:i_rcb_registers " "Elaborating entity \"rcb_registers\" for hierarchy \"rcb_registers:i_rcb_registers\"" {  } { { "RCB_TOP.vhd" "i_rcb_registers" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735120077 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE1_DIFF2 rcb_registers.vhd(143) " "VHDL Signal Declaration warning at rcb_registers.vhd(143): used implicit default value for signal \"SPARE1_DIFF2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120099 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE1_DIFF3 rcb_registers.vhd(144) " "VHDL Signal Declaration warning at rcb_registers.vhd(144): used implicit default value for signal \"SPARE1_DIFF3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 144 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120099 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE1_ANALOG_SW_0_SEL_FPGA rcb_registers.vhd(145) " "VHDL Signal Declaration warning at rcb_registers.vhd(145): used implicit default value for signal \"SPARE1_ANALOG_SW_0_SEL_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120099 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE1_ANALOG_SW_1_SEL_FPGA rcb_registers.vhd(146) " "VHDL Signal Declaration warning at rcb_registers.vhd(146): used implicit default value for signal \"SPARE1_ANALOG_SW_1_SEL_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 146 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120099 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE1_ANALOG_SW_SEL_FPGA rcb_registers.vhd(147) " "VHDL Signal Declaration warning at rcb_registers.vhd(147): used implicit default value for signal \"SPARE1_ANALOG_SW_SEL_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 147 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120099 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE1_IO2_FPGA rcb_registers.vhd(150) " "VHDL Signal Declaration warning at rcb_registers.vhd(150): used implicit default value for signal \"SPARE1_IO2_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 150 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120100 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE1_IO3_FPGA rcb_registers.vhd(151) " "VHDL Signal Declaration warning at rcb_registers.vhd(151): used implicit default value for signal \"SPARE1_IO3_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 151 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120100 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE2_DIFF2 rcb_registers.vhd(154) " "VHDL Signal Declaration warning at rcb_registers.vhd(154): used implicit default value for signal \"SPARE2_DIFF2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 154 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120100 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE2_DIFF3 rcb_registers.vhd(155) " "VHDL Signal Declaration warning at rcb_registers.vhd(155): used implicit default value for signal \"SPARE2_DIFF3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 155 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120100 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE2_ANALOG_SW_0_SEL_FPGA rcb_registers.vhd(156) " "VHDL Signal Declaration warning at rcb_registers.vhd(156): used implicit default value for signal \"SPARE2_ANALOG_SW_0_SEL_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 156 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120100 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE2_ANALOG_SW_1_SEL_FPGA rcb_registers.vhd(157) " "VHDL Signal Declaration warning at rcb_registers.vhd(157): used implicit default value for signal \"SPARE2_ANALOG_SW_1_SEL_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 157 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120100 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE2_ANALOG_SW_SEL_FPGA rcb_registers.vhd(158) " "VHDL Signal Declaration warning at rcb_registers.vhd(158): used implicit default value for signal \"SPARE2_ANALOG_SW_SEL_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 158 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120100 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE2_IO2_FPGA rcb_registers.vhd(161) " "VHDL Signal Declaration warning at rcb_registers.vhd(161): used implicit default value for signal \"SPARE2_IO2_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 161 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120100 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPARE2_IO3_FPGA rcb_registers.vhd(162) " "VHDL Signal Declaration warning at rcb_registers.vhd(162): used implicit default value for signal \"SPARE2_IO3_FPGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 162 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120100 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_WHEEL_STOP_ELO rcb_registers.vhd(164) " "VHDL Signal Declaration warning at rcb_registers.vhd(164): used implicit default value for signal \"FPGA_WHEEL_STOP_ELO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 164 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120100 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA24V_DIS rcb_registers.vhd(165) " "VHDL Signal Declaration warning at rcb_registers.vhd(165): used implicit default value for signal \"FPGA24V_DIS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 165 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120100 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OPEN_ELO_REQUEST rcb_registers.vhd(167) " "VHDL Signal Declaration warning at rcb_registers.vhd(167): used implicit default value for signal \"OPEN_ELO_REQUEST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FAN1_TACHO rcb_registers.vhd(170) " "VHDL Signal Declaration warning at rcb_registers.vhd(170): used implicit default value for signal \"FAN1_TACHO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 170 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FAN_1_READ_NUMBER rcb_registers.vhd(171) " "VHDL Signal Declaration warning at rcb_registers.vhd(171): used implicit default value for signal \"FAN_1_READ_NUMBER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 171 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FAN_2_TACHO rcb_registers.vhd(175) " "VHDL Signal Declaration warning at rcb_registers.vhd(175): used implicit default value for signal \"FAN_2_TACHO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FAN_2_READ_NUMBER rcb_registers.vhd(176) " "VHDL Signal Declaration warning at rcb_registers.vhd(176): used implicit default value for signal \"FAN_2_READ_NUMBER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 176 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_SYNC_DELAY_TIME rcb_registers.vhd(180) " "VHDL Signal Declaration warning at rcb_registers.vhd(180): used implicit default value for signal \"FPGA_SYNC_DELAY_TIME\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 180 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_SYNC_TIME rcb_registers.vhd(182) " "VHDL Signal Declaration warning at rcb_registers.vhd(182): used implicit default value for signal \"FPGA_SYNC_TIME\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 182 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CS_ERROR rcb_registers.vhd(184) " "VHDL Signal Declaration warning at rcb_registers.vhd(184): used implicit default value for signal \"CS_ERROR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 184 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_DIAG_ACT rcb_registers.vhd(188) " "VHDL Signal Declaration warning at rcb_registers.vhd(188): used implicit default value for signal \"FPGA_DIAG_ACT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 188 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_FAULT rcb_registers.vhd(189) " "VHDL Signal Declaration warning at rcb_registers.vhd(189): used implicit default value for signal \"FPGA_FAULT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 189 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Power_Diagnostic_reg rcb_registers.vhd(238) " "VHDL Signal Declaration warning at rcb_registers.vhd(238): used explicit default value for signal \"Power_Diagnostic_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 238 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Diagnostic_packed_counter_reg rcb_registers.vhd(242) " "VHDL Signal Declaration warning at rcb_registers.vhd(242): used explicit default value for signal \"Diagnostic_packed_counter_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 242 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Diagnostic_error_counter_reg rcb_registers.vhd(243) " "VHDL Signal Declaration warning at rcb_registers.vhd(243): used explicit default value for signal \"Diagnostic_error_counter_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 243 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Right_Recivers_Error_reg rcb_registers.vhd(244) " "VHDL Signal Declaration warning at rcb_registers.vhd(244): used explicit default value for signal \"Right_Recivers_Error_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 244 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Left_Recivers_Error_reg rcb_registers.vhd(245) " "VHDL Signal Declaration warning at rcb_registers.vhd(245): used explicit default value for signal \"Left_Recivers_Error_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 245 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Mic_C_B_reg rcb_registers.vhd(250) " "VHDL Signal Declaration warning at rcb_registers.vhd(250): used explicit default value for signal \"Mic_C_B_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 250 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FPGA_Spare_out_reg rcb_registers.vhd(251) " "VHDL Signal Declaration warning at rcb_registers.vhd(251): used explicit default value for signal \"FPGA_Spare_out_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 251 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FPGA_Spare_reg rcb_registers.vhd(256) " "VHDL Signal Declaration warning at rcb_registers.vhd(256): used explicit default value for signal \"FPGA_Spare_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 256 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FLA_PS_reg rcb_registers.vhd(257) " "VHDL Signal Declaration warning at rcb_registers.vhd(257): used explicit default value for signal \"FLA_PS_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 257 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FPGA_FAN_1_Tacho_reg rcb_registers.vhd(258) " "VHDL Signal Declaration warning at rcb_registers.vhd(258): used explicit default value for signal \"FPGA_FAN_1_Tacho_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 258 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FPGA_FAN_1_PWM_reg rcb_registers.vhd(259) " "VHDL Signal Declaration warning at rcb_registers.vhd(259): used explicit default value for signal \"FPGA_FAN_1_PWM_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 259 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FPGA_FAN_2_Tacho_reg rcb_registers.vhd(260) " "VHDL Signal Declaration warning at rcb_registers.vhd(260): used explicit default value for signal \"FPGA_FAN_2_Tacho_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 260 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FPGA_FAN_2_PWM_reg rcb_registers.vhd(261) " "VHDL Signal Declaration warning at rcb_registers.vhd(261): used explicit default value for signal \"FPGA_FAN_2_PWM_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 261 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735120101 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FPGA_SYNC_DELAY_TIME_reg rcb_registers.vhd(262) " "VHDL Signal Declaration warning at rcb_registers.vhd(262): used explicit default value for signal \"FPGA_SYNC_DELAY_TIME_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 262 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FPGA_SYNC_TIME_reg rcb_registers.vhd(263) " "VHDL Signal Declaration warning at rcb_registers.vhd(263): used explicit default value for signal \"FPGA_SYNC_TIME_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 263 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Fault_Registers_reg rcb_registers.vhd(264) " "VHDL Signal Declaration warning at rcb_registers.vhd(264): used explicit default value for signal \"Fault_Registers_reg\" because signal was never assigned a value" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 264 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_Version_reg rcb_registers.vhd(340) " "VHDL Process Statement warning at rcb_registers.vhd(340): signal \"FPGA_Version_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_Date_reg rcb_registers.vhd(342) " "VHDL Process Statement warning at rcb_registers.vhd(342): signal \"FPGA_Date_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Power_Diagnostic_reg rcb_registers.vhd(344) " "VHDL Process Statement warning at rcb_registers.vhd(344): signal \"Power_Diagnostic_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_buttons_reg rcb_registers.vhd(346) " "VHDL Process Statement warning at rcb_registers.vhd(346): signal \"FPGA_buttons_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L_Wheels_sensors_reg rcb_registers.vhd(348) " "VHDL Process Statement warning at rcb_registers.vhd(348): signal \"L_Wheels_sensors_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_Wheels_sensors_reg rcb_registers.vhd(350) " "VHDL Process Statement warning at rcb_registers.vhd(350): signal \"R_Wheels_sensors_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Diagnostic_packed_counter_reg rcb_registers.vhd(352) " "VHDL Process Statement warning at rcb_registers.vhd(352): signal \"Diagnostic_packed_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Diagnostic_error_counter_reg rcb_registers.vhd(354) " "VHDL Process Statement warning at rcb_registers.vhd(354): signal \"Diagnostic_error_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Right_Recivers_Error_reg rcb_registers.vhd(356) " "VHDL Process Statement warning at rcb_registers.vhd(356): signal \"Right_Recivers_Error_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Left_Recivers_Error_reg rcb_registers.vhd(358) " "VHDL Process Statement warning at rcb_registers.vhd(358): signal \"Left_Recivers_Error_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SSRs_Left_reg rcb_registers.vhd(360) " "VHDL Process Statement warning at rcb_registers.vhd(360): signal \"SSRs_Left_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SSRs_Right_reg rcb_registers.vhd(362) " "VHDL Process Statement warning at rcb_registers.vhd(362): signal \"SSRs_Right_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_LEDs_reg rcb_registers.vhd(364) " "VHDL Process Statement warning at rcb_registers.vhd(364): signal \"FPGA_LEDs_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDs_strip_Mux_reg rcb_registers.vhd(366) " "VHDL Process Statement warning at rcb_registers.vhd(366): signal \"LEDs_strip_Mux_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mic_C_B_reg rcb_registers.vhd(368) " "VHDL Process Statement warning at rcb_registers.vhd(368): signal \"Mic_C_B_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_Spare_out_reg rcb_registers.vhd(370) " "VHDL Process Statement warning at rcb_registers.vhd(370): signal \"FPGA_Spare_out_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_Voltage_0_reg rcb_registers.vhd(372) " "VHDL Process Statement warning at rcb_registers.vhd(372): signal \"ADC_Voltage_0_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_Voltage_1_reg rcb_registers.vhd(374) " "VHDL Process Statement warning at rcb_registers.vhd(374): signal \"ADC_Voltage_1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_Voltage_2_reg rcb_registers.vhd(376) " "VHDL Process Statement warning at rcb_registers.vhd(376): signal \"ADC_Voltage_2_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120102 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_Voltage_3_reg rcb_registers.vhd(378) " "VHDL Process Statement warning at rcb_registers.vhd(378): signal \"ADC_Voltage_3_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_Spare_reg rcb_registers.vhd(380) " "VHDL Process Statement warning at rcb_registers.vhd(380): signal \"FPGA_Spare_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLA_PS_reg rcb_registers.vhd(382) " "VHDL Process Statement warning at rcb_registers.vhd(382): signal \"FLA_PS_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_FAN_1_Tacho_reg rcb_registers.vhd(384) " "VHDL Process Statement warning at rcb_registers.vhd(384): signal \"FPGA_FAN_1_Tacho_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_FAN_1_PWM_reg rcb_registers.vhd(386) " "VHDL Process Statement warning at rcb_registers.vhd(386): signal \"FPGA_FAN_1_PWM_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_FAN_2_Tacho_reg rcb_registers.vhd(388) " "VHDL Process Statement warning at rcb_registers.vhd(388): signal \"FPGA_FAN_2_Tacho_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_FAN_2_PWM_reg rcb_registers.vhd(390) " "VHDL Process Statement warning at rcb_registers.vhd(390): signal \"FPGA_FAN_2_PWM_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_SYNC_DELAY_TIME_reg rcb_registers.vhd(392) " "VHDL Process Statement warning at rcb_registers.vhd(392): signal \"FPGA_SYNC_DELAY_TIME_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FPGA_SYNC_TIME_reg rcb_registers.vhd(394) " "VHDL Process Statement warning at rcb_registers.vhd(394): signal \"FPGA_SYNC_TIME_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Fault_Registers_reg rcb_registers.vhd(396) " "VHDL Process Statement warning at rcb_registers.vhd(396): signal \"Fault_Registers_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sync_Timer_reg rcb_registers.vhd(398) " "VHDL Process Statement warning at rcb_registers.vhd(398): signal \"Sync_Timer_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Diagnostic_Header_reg rcb_registers.vhd(400) " "VHDL Process Statement warning at rcb_registers.vhd(400): signal \"Diagnostic_Header_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 400 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FPGA_LEDs_reg rcb_registers.vhd(407) " "VHDL Process Statement warning at rcb_registers.vhd(407): inferring latch(es) for signal or variable \"FPGA_LEDs_reg\", which holds its previous value in one or more paths through the process" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[8\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[8\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[9\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[9\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[10\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[10\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[11\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[11\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[12\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[12\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[13\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[13\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[14\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[14\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[15\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[15\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[16\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[16\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[17\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[17\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[18\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[18\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[19\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[19\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[20\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[20\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[21\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[21\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[22\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[22\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[23\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[23\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[24\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[24\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[25\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[25\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120103 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[26\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[26\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120104 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[27\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[27\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120104 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[28\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[28\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120104 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[29\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[29\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120104 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[30\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[30\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120104 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_LEDs_reg\[31\] rcb_registers.vhd(407) " "Inferred latch for \"FPGA_LEDs_reg\[31\]\" at rcb_registers.vhd(407)" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120104 "|RCB_TOP|rcb_registers:i_rcb_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TOP UART_TOP:L_UART_TOP_inst " "Elaborating entity \"UART_TOP\" for hierarchy \"UART_TOP:L_UART_TOP_inst\"" {  } { { "RCB_TOP.vhd" "L_UART_TOP_inst" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735120107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_ready0 UART_TOP.vhd(116) " "Verilog HDL or VHDL warning at UART_TOP.vhd(116): object \"avalon_ready0\" assigned a value but never read" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735120109 "|RCB_TOP|UART_TOP:L_UART_TOP_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_ready1 UART_TOP.vhd(116) " "Verilog HDL or VHDL warning at UART_TOP.vhd(116): object \"avalon_ready1\" assigned a value but never read" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735120110 "|RCB_TOP|UART_TOP:L_UART_TOP_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_ready2 UART_TOP.vhd(116) " "Verilog HDL or VHDL warning at UART_TOP.vhd(116): object \"avalon_ready2\" assigned a value but never read" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735120110 "|RCB_TOP|UART_TOP:L_UART_TOP_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in0 UART_TOP.vhd(124) " "Verilog HDL or VHDL warning at UART_TOP.vhd(124): object \"data_in0\" assigned a value but never read" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735120110 "|RCB_TOP|UART_TOP:L_UART_TOP_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in1 UART_TOP.vhd(124) " "Verilog HDL or VHDL warning at UART_TOP.vhd(124): object \"data_in1\" assigned a value but never read" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735120110 "|RCB_TOP|UART_TOP:L_UART_TOP_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in2 UART_TOP.vhd(124) " "Verilog HDL or VHDL warning at UART_TOP.vhd(124): object \"data_in2\" assigned a value but never read" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735120110 "|RCB_TOP|UART_TOP:L_UART_TOP_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TEENSY_UART_ERROR UART_TOP.vhd(137) " "Verilog HDL or VHDL warning at UART_TOP.vhd(137): object \"TEENSY_UART_ERROR\" assigned a value but never read" {  } { { "UART_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735120110 "|RCB_TOP|UART_TOP:L_UART_TOP_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART_TOP:L_UART_TOP_inst\|UART:RX_UART0 " "Elaborating entity \"UART\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\"" {  } { { "UART_TOP.vhd" "RX_UART0" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735120155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_CLK_DIV:os_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_CLK_DIV:os_clk_divider_i\"" {  } { { "uart/uart.vhd" "os_clk_divider_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735120202 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "uart_clk_div.vhd(33) " "VHDL Subtype or Type Declaration warning at uart_clk_div.vhd(33): subtype or type has null range" {  } { { "uart/comp/uart_clk_div.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd" 33 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1719735120214 "|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "uart_clk_div.vhd(42) " "VHDL warning at uart_clk_div.vhd(42): ignored assignment of value to null range" {  } { { "uart/comp/uart_clk_div.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd" 42 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1719735120214 "|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "uart_clk_div.vhd(45) " "VHDL warning at uart_clk_div.vhd(45): ignored assignment of value to null range" {  } { { "uart/comp/uart_clk_div.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_clk_div.vhd" 45 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1719735120214 "|RCB_TOP|UART_TOP:L_UART_TOP_inst|UART:RX_UART0|UART_CLK_DIV:os_clk_divider_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_DEBOUNCER UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_DEBOUNCER:\\use_debouncer_g:debouncer_i " "Elaborating entity \"UART_DEBOUNCER\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_DEBOUNCER:\\use_debouncer_g:debouncer_i\"" {  } { { "uart/uart.vhd" "\\use_debouncer_g:debouncer_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735120219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_RX:uart_rx_i " "Elaborating entity \"UART_RX\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_RX:uart_rx_i\"" {  } { { "uart/uart.vhd" "uart_rx_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735120238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_RX:uart_rx_i\|UART_CLK_DIV:rx_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_RX:uart_rx_i\|UART_CLK_DIV:rx_clk_divider_i\"" {  } { { "uart/comp/uart_rx.vhd" "rx_clk_divider_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735120282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_TX:uart_tx_i " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_TX:uart_tx_i\"" {  } { { "uart/uart.vhd" "uart_tx_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735120326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_TX:uart_tx_i\|UART_CLK_DIV:tx_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:RX_UART0\|UART_TX:uart_tx_i\|UART_CLK_DIV:tx_clk_divider_i\"" {  } { { "uart/comp/uart_tx.vhd" "tx_clk_divider_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735120390 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rx_slave.vhd 2 1 " "Using design file rx_slave.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX_Slave-Behavioral " "Found design unit 1: RX_Slave-Behavioral" {  } { { "rx_slave.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735120537 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_Slave " "Found entity 1: RX_Slave" {  } { { "rx_slave.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735120537 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1719735120537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_Slave UART_TOP:L_UART_TOP_inst\|RX_Slave:RX_Slave0 " "Elaborating entity \"RX_Slave\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_Slave:RX_Slave0\"" {  } { { "UART_TOP.vhd" "RX_Slave0" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735120538 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data rx_slave.vhd(31) " "Verilog HDL or VHDL warning at rx_slave.vhd(31): object \"rx_data\" assigned a value but never read" {  } { { "rx_slave.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735120550 "|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr_err rx_slave.vhd(105) " "VHDL Process Statement warning at rx_slave.vhd(105): signal \"clr_err\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rx_slave.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rx_slave.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735120551 "|RCB_TOP|UART_TOP:L_UART_TOP_inst|RX_Slave:RX_Slave0"}
{ "Warning" "WSGN_SEARCH_FILE" "tx_master.vhd 2 1 " "Using design file tx_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX_Master-Behavioral " "Found design unit 1: TX_Master-Behavioral" {  } { { "tx_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735120598 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX_Master " "Found entity 1: TX_Master" {  } { { "tx_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735120598 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1719735120598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_Master UART_TOP:L_UART_TOP_inst\|TX_Master:TX_Master_inst " "Elaborating entity \"TX_Master\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|TX_Master:TX_Master_inst\"" {  } { { "UART_TOP.vhd" "TX_Master_inst" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735120599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_data tx_master.vhd(53) " "Verilog HDL or VHDL warning at tx_master.vhd(53): object \"tx_data\" assigned a value but never read" {  } { { "tx_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735120610 "|RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_fifo tx_master.vhd(54) " "Verilog HDL or VHDL warning at tx_master.vhd(54): object \"current_fifo\" assigned a value but never read" {  } { { "tx_master.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/tx_master.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735120610 "|RCB_TOP|UART_TOP:L_UART_TOP_inst|TX_Master:TX_Master_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_FIFO UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0 " "Elaborating entity \"RX_FIFO\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\"" {  } { { "UART_TOP.vhd" "RX_FIFO_inst0" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735120618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\"" {  } { { "RX_FIFO.vhd" "scfifo_component" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735120882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\"" {  } { { "RX_FIFO.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735120893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component " "Instantiated megafunction \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735120893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735120893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735120893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735120893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735120893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735120893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735120893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735120893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735120893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719735120893 ""}  } { { "RX_FIFO.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RX_FIFO.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719735120893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bn21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bn21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bn21 " "Found entity 1: scfifo_bn21" {  } { { "db/scfifo_bn21.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/scfifo_bn21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735120967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735120967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bn21 UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated " "Elaborating entity \"scfifo_bn21\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735120968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ue21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ue21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ue21 " "Found entity 1: a_dpfifo_ue21" {  } { { "db/a_dpfifo_ue21.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735121031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735121031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ue21 UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo " "Elaborating entity \"a_dpfifo_ue21\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\"" {  } { { "db/scfifo_bn21.tdf" "dpfifo" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/scfifo_bn21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735121032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_llg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_llg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_llg1 " "Found entity 1: altsyncram_llg1" {  } { { "db/altsyncram_llg1.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/altsyncram_llg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735121125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735121125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_llg1 UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|altsyncram_llg1:FIFOram " "Elaborating entity \"altsyncram_llg1\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|altsyncram_llg1:FIFOram\"" {  } { { "db/a_dpfifo_ue21.tdf" "FIFOram" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735121126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c78 " "Found entity 1: cmpr_c78" {  } { { "db/cmpr_c78.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/cmpr_c78.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735121215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735121215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cmpr_c78:almost_full_comparer " "Elaborating entity \"cmpr_c78\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cmpr_c78:almost_full_comparer\"" {  } { { "db/a_dpfifo_ue21.tdf" "almost_full_comparer" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735121216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cmpr_c78:two_comparison " "Elaborating entity \"cmpr_c78\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cmpr_c78:two_comparison\"" {  } { { "db/a_dpfifo_ue21.tdf" "two_comparison" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735121231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nka " "Found entity 1: cntr_nka" {  } { { "db/cntr_nka.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_nka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735121322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735121322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nka UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cntr_nka:rd_ptr_msb " "Elaborating entity \"cntr_nka\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cntr_nka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ue21.tdf" "rd_ptr_msb" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735121323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4l6 " "Found entity 1: cntr_4l6" {  } { { "db/cntr_4l6.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_4l6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735121416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735121416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4l6 UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cntr_4l6:usedw_counter " "Elaborating entity \"cntr_4l6\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cntr_4l6:usedw_counter\"" {  } { { "db/a_dpfifo_ue21.tdf" "usedw_counter" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735121417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oka " "Found entity 1: cntr_oka" {  } { { "db/cntr_oka.tdf" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/cntr_oka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719735121501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735121501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oka UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cntr_oka:wr_ptr " "Elaborating entity \"cntr_oka\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|RX_FIFO:RX_FIFO_inst0\|scfifo:scfifo_component\|scfifo_bn21:auto_generated\|a_dpfifo_ue21:dpfifo\|cntr_oka:wr_ptr\"" {  } { { "db/a_dpfifo_ue21.tdf" "wr_ptr" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/a_dpfifo_ue21.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735121502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART " "Elaborating entity \"UART\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\"" {  } { { "UART_TOP.vhd" "TEENSY_TX_UART" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/UART_TOP.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735121739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\|UART_RX:uart_rx_i " "Elaborating entity \"UART_RX\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\|UART_RX:uart_rx_i\"" {  } { { "uart/uart.vhd" "uart_rx_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735121797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\|UART_RX:uart_rx_i\|UART_CLK_DIV:rx_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\|UART_RX:uart_rx_i\|UART_CLK_DIV:rx_clk_divider_i\"" {  } { { "uart/comp/uart_rx.vhd" "rx_clk_divider_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_rx.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735121837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\|UART_TX:uart_tx_i " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\|UART_TX:uart_tx_i\"" {  } { { "uart/uart.vhd" "uart_tx_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/uart.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735121874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CLK_DIV UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\|UART_TX:uart_tx_i\|UART_CLK_DIV:tx_clk_divider_i " "Elaborating entity \"UART_CLK_DIV\" for hierarchy \"UART_TOP:L_UART_TOP_inst\|UART:TEENSY_TX_UART\|UART_TX:uart_tx_i\|UART_CLK_DIV:tx_clk_divider_i\"" {  } { { "uart/comp/uart_tx.vhd" "tx_clk_divider_i" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/uart/comp/uart_tx.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735121911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAN FAN:FAN1_inst " "Elaborating entity \"FAN\" for hierarchy \"FAN:FAN1_inst\"" {  } { { "RCB_TOP.vhd" "FAN1_inst" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735122291 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fan_pwm_f Fan.vhd(48) " "Verilog HDL or VHDL warning at Fan.vhd(48): object \"fan_pwm_f\" assigned a value but never read" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_1khz Fan.vhd(57) " "VHDL Process Statement warning at Fan.vhd(57): inferring latch(es) for signal or variable \"clk_1khz\", which holds its previous value in one or more paths through the process" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_1khz Fan.vhd(72) " "VHDL Process Statement warning at Fan.vhd(72): inferring latch(es) for signal or variable \"clk_1khz\", which holds its previous value in one or more paths through the process" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fan_pwm Fan.vhd(88) " "VHDL Process Statement warning at Fan.vhd(88): inferring latch(es) for signal or variable \"fan_pwm\", which holds its previous value in one or more paths through the process" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fan_tacho_cnt_1 Fan.vhd(177) " "VHDL Process Statement warning at Fan.vhd(177): signal \"fan_tacho_cnt_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fpga_fan_tacho_num Fan.vhd(178) " "VHDL Process Statement warning at Fan.vhd(178): signal \"fpga_fan_tacho_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fan_tacho_posedge Fan.vhd(182) " "VHDL Process Statement warning at Fan.vhd(182): signal \"fan_tacho_posedge\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fan_tacho_cnt_1 Fan.vhd(184) " "VHDL Process Statement warning at Fan.vhd(184): signal \"fan_tacho_cnt_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fpga_fan_tacho Fan.vhd(166) " "VHDL Process Statement warning at Fan.vhd(166): inferring latch(es) for signal or variable \"fpga_fan_tacho\", which holds its previous value in one or more paths through the process" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fpga_fan_tacho_num Fan.vhd(166) " "VHDL Process Statement warning at Fan.vhd(166): inferring latch(es) for signal or variable \"fpga_fan_tacho_num\", which holds its previous value in one or more paths through the process" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fan_tacho_cnt_1 Fan.vhd(166) " "VHDL Process Statement warning at Fan.vhd(166): inferring latch(es) for signal or variable \"fan_tacho_cnt_1\", which holds its previous value in one or more paths through the process" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho_num\[0\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho_num\[0\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho_num\[1\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho_num\[1\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho_num\[2\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho_num\[2\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho_num\[3\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho_num\[3\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho_num\[4\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho_num\[4\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho_num\[5\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho_num\[5\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho_num\[6\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho_num\[6\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122305 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho_num\[7\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho_num\[7\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122306 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho\[0\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho\[0\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122306 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho\[1\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho\[1\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122306 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho\[2\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho\[2\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122306 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho\[3\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho\[3\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122306 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho\[4\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho\[4\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122306 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho\[5\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho\[5\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122306 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho\[6\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho\[6\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122306 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fpga_fan_tacho\[7\] Fan.vhd(166) " "Inferred latch for \"fpga_fan_tacho\[7\]\" at Fan.vhd(166)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122306 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fan_pwm Fan.vhd(88) " "Inferred latch for \"fan_pwm\" at Fan.vhd(88)" {  } { { "Fan.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/Fan.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735122306 "|RCB_TOP|FAN:FAN1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcb_spi rcb_spi:rcb_spi_inst " "Elaborating entity \"rcb_spi\" for hierarchy \"rcb_spi:rcb_spi_inst\"" {  } { { "RCB_TOP.vhd" "rcb_spi_inst" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735122311 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rcb_spi.v(145) " "Verilog HDL Case Statement information at rcb_spi.v(145): all case item expressions in this case statement are onehot" {  } { { "source/rcb_spi.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/source/rcb_spi.v" 145 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1719735122324 "|RCB_TOP|rcb_spi:rcb_spi_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1719735123870 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FAN1_PWM GND " "Pin \"FAN1_PWM\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|FAN1_PWM"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN2_PWM GND " "Pin \"FAN2_PWM\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|FAN2_PWM"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA4V_DIS GND " "Pin \"FPGA4V_DIS\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|FPGA4V_DIS"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_DIAG_ACT GND " "Pin \"FPGA_DIAG_ACT\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|FPGA_DIAG_ACT"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_ESTOP_REQ GND " "Pin \"FPGA_ESTOP_REQ\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|FPGA_ESTOP_REQ"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_FAULT GND " "Pin \"FPGA_FAULT\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|FPGA_FAULT"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_INT GND " "Pin \"FPGA_INT\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|FPGA_INT"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_L_ROBOT_TX GND " "Pin \"FPGA_L_ROBOT_TX\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|FPGA_L_ROBOT_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_L_SP_TX GND " "Pin \"FPGA_L_SP_TX\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|FPGA_L_SP_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_R_ROBOT_TX GND " "Pin \"FPGA_R_ROBOT_TX\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|FPGA_R_ROBOT_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_R_SP_TX GND " "Pin \"FPGA_R_SP_TX\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|FPGA_R_SP_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_WHEEL_STOP_ELO GND " "Pin \"FPGA_WHEEL_STOP_ELO\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|FPGA_WHEEL_STOP_ELO"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPEN_ELO_REQUEST GND " "Pin \"OPEN_ELO_REQUEST\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|OPEN_ELO_REQUEST"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE1_ANALOG_SW_0_SEL_FPGA GND " "Pin \"SPARE1_ANALOG_SW_0_SEL_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|SPARE1_ANALOG_SW_0_SEL_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE1_ANALOG_SW_1_SEL_FPGA GND " "Pin \"SPARE1_ANALOG_SW_1_SEL_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|SPARE1_ANALOG_SW_1_SEL_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE1_ANALOG_SW_SEL_FPGA GND " "Pin \"SPARE1_ANALOG_SW_SEL_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|SPARE1_ANALOG_SW_SEL_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE1_DIFF2 GND " "Pin \"SPARE1_DIFF2\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|SPARE1_DIFF2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE1_DIFF3 GND " "Pin \"SPARE1_DIFF3\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|SPARE1_DIFF3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE1_IO2_FPGA GND " "Pin \"SPARE1_IO2_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|SPARE1_IO2_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE1_IO3_FPGA GND " "Pin \"SPARE1_IO3_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|SPARE1_IO3_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE2_ANALOG_SW_0_SEL_FPGA GND " "Pin \"SPARE2_ANALOG_SW_0_SEL_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|SPARE2_ANALOG_SW_0_SEL_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE2_ANALOG_SW_1_SEL_FPGA GND " "Pin \"SPARE2_ANALOG_SW_1_SEL_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|SPARE2_ANALOG_SW_1_SEL_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE2_ANALOG_SW_SEL_FPGA GND " "Pin \"SPARE2_ANALOG_SW_SEL_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|SPARE2_ANALOG_SW_SEL_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE2_DIFF2 GND " "Pin \"SPARE2_DIFF2\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|SPARE2_DIFF2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE2_DIFF3 GND " "Pin \"SPARE2_DIFF3\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|SPARE2_DIFF3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE2_IO2_FPGA GND " "Pin \"SPARE2_IO2_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|SPARE2_IO2_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE2_IO3_FPGA GND " "Pin \"SPARE2_IO3_FPGA\" is stuck at GND" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719735124131 "|RCB_TOP|SPARE2_IO3_FPGA"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1719735124131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719735124248 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "133 " "133 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719735125009 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735125283 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Analysis & Synthesis" 0 -1 1719735125640 ""}
{ "Info" "ISTA_SDC_FOUND" "RCB_FPGA_3_1.out.sdc " "Reading SDC File: 'RCB_FPGA_3_1.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1719735125643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RCB_FPGA_3_1.out.sdc 42 altera_reserved_tck port " "Ignored filter at RCB_FPGA_3_1.out.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735125656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RCB_FPGA_3_1.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at RCB_FPGA_3_1.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719735125657 ""}  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735125657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RCB_FPGA_3_1.out.sdc 80 altera_reserved_tck clock " "Ignored filter at RCB_FPGA_3_1.out.sdc(80): altera_reserved_tck could not be matched with a clock" {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735125657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups RCB_FPGA_3_1.out.sdc 80 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at RCB_FPGA_3_1.out.sdc(80): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719735125657 ""}  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735125657 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Node: rcb_registers:i_rcb_registers\|MUX_Control\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch L_LED_DIN\$latch rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Latch L_LED_DIN\$latch is being clocked by rcb_registers:i_rcb_registers\|MUX_Control\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719735125704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Analysis & Synthesis" 0 -1 1719735125704 "|RCB_TOP|rcb_registers:i_rcb_registers|MUX_Control[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: UART_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: UART_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1719735125712 ""}  } {  } 0 332056 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735125712 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_100M (Rise) CLK_100M (Rise) setup and hold " "From CLK_100M (Rise) to CLK_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719735125714 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Analysis & Synthesis" 0 -1 1719735125714 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1719735125714 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719735125714 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719735125714 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     CLK_100M " "  10.000     CLK_100M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719735125714 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735125714 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735125760 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 2118 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 2118 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1719735126395 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735126397 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1719735126481 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735126483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe_top 19 " "Ignored 19 assignments for entity \"altsource_probe_top\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1719735126577 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reset 16 " "Ignored 16 assignments for entity \"reset\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1719735126577 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.map.smsg " "Generated suppressed messages file G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735126736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719735127277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719735127277 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "44 " "Design contains 44 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_WD " "No output dependent on input pin \"RST_WD\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|RST_WD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CONFIG_SEL " "No output dependent on input pin \"CONFIG_SEL\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|CONFIG_SEL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_RESETn " "No output dependent on input pin \"CPU_RESETn\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|CPU_RESETn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ESTOP_OPEN_REQUEST " "No output dependent on input pin \"ESTOP_OPEN_REQUEST\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|ESTOP_OPEN_REQUEST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ESTOP_STATUS " "No output dependent on input pin \"ESTOP_STATUS\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|ESTOP_STATUS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ESTOP_STATUS_FAIL " "No output dependent on input pin \"ESTOP_STATUS_FAIL\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|ESTOP_STATUS_FAIL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FAN1_TACHO_BUFF " "No output dependent on input pin \"FAN1_TACHO_BUFF\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|FAN1_TACHO_BUFF"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FAN2_TACHO_BUFF " "No output dependent on input pin \"FAN2_TACHO_BUFF\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|FAN2_TACHO_BUFF"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLA_PWR_DIS " "No output dependent on input pin \"FLA_PWR_DIS\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|FLA_PWR_DIS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_L_ROBOT_RX " "No output dependent on input pin \"FPGA_L_ROBOT_RX\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|FPGA_L_ROBOT_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_R_ROBOT_RX " "No output dependent on input pin \"FPGA_R_ROBOT_RX\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|FPGA_R_ROBOT_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L_4MB_SER_IN_ER " "No output dependent on input pin \"L_4MB_SER_IN_ER\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|L_4MB_SER_IN_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L_EEF_SER_IN_ER " "No output dependent on input pin \"L_EEF_SER_IN_ER\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|L_EEF_SER_IN_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L_M5B_SER_IN_ER " "No output dependent on input pin \"L_M5B_SER_IN_ER\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|L_M5B_SER_IN_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L_ROBOT_DIFF_SP2 " "No output dependent on input pin \"L_ROBOT_DIFF_SP2\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|L_ROBOT_DIFF_SP2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L_SCU_INVALIDn " "No output dependent on input pin \"L_SCU_INVALIDn\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|L_SCU_INVALIDn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L_SER_RX_ER " "No output dependent on input pin \"L_SER_RX_ER\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|L_SER_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MICCB_SP_IN_A_F " "No output dependent on input pin \"MICCB_SP_IN_A_F\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|MICCB_SP_IN_A_F"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MICCB_SP_IN_B_F " "No output dependent on input pin \"MICCB_SP_IN_B_F\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|MICCB_SP_IN_B_F"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MicCB_ESTOP_OPEN_REQUEST " "No output dependent on input pin \"MicCB_ESTOP_OPEN_REQUEST\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|MicCB_ESTOP_OPEN_REQUEST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MICCB_GEN_SYNC_FAIL " "No output dependent on input pin \"MICCB_GEN_SYNC_FAIL\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|MICCB_GEN_SYNC_FAIL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MICCB_SPARE_IO0 " "No output dependent on input pin \"MICCB_SPARE_IO0\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|MICCB_SPARE_IO0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MICCB_SPARE_IO1 " "No output dependent on input pin \"MICCB_SPARE_IO1\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|MICCB_SPARE_IO1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MICCB_SPARE_IO2 " "No output dependent on input pin \"MICCB_SPARE_IO2\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|MICCB_SPARE_IO2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MICCB_SPARE_IO3 " "No output dependent on input pin \"MICCB_SPARE_IO3\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|MICCB_SPARE_IO3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEENSY_FPGA_R_TX " "No output dependent on input pin \"TEENSY_FPGA_R_TX\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|TEENSY_FPGA_R_TX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEENSY_FPGA_L_TX " "No output dependent on input pin \"TEENSY_FPGA_L_TX\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|TEENSY_FPGA_L_TX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS_PG_FPGA " "No output dependent on input pin \"PS_PG_FPGA\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|PS_PG_FPGA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_4MB_SER_IN_ER " "No output dependent on input pin \"R_4MB_SER_IN_ER\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|R_4MB_SER_IN_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_EEF_SER_IN_ER " "No output dependent on input pin \"R_EEF_SER_IN_ER\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|R_EEF_SER_IN_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_M5B_SER_IN_ER " "No output dependent on input pin \"R_M5B_SER_IN_ER\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|R_M5B_SER_IN_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_ROBOT_DIFF_SP1 " "No output dependent on input pin \"R_ROBOT_DIFF_SP1\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|R_ROBOT_DIFF_SP1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_ROBOT_DIFF_SP2 " "No output dependent on input pin \"R_ROBOT_DIFF_SP2\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|R_ROBOT_DIFF_SP2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_SCU_Invalid_n " "No output dependent on input pin \"R_SCU_Invalid_n\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 125 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|R_SCU_Invalid_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R_SER_RX_ER " "No output dependent on input pin \"R_SER_RX_ER\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|R_SER_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE1_DIFF0 " "No output dependent on input pin \"SPARE1_DIFF0\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|SPARE1_DIFF0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE1_DIFF1 " "No output dependent on input pin \"SPARE1_DIFF1\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|SPARE1_DIFF1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE1_IO0_FPGA " "No output dependent on input pin \"SPARE1_IO0_FPGA\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|SPARE1_IO0_FPGA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE1_IO1_FPGA " "No output dependent on input pin \"SPARE1_IO1_FPGA\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|SPARE1_IO1_FPGA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE2_DIFF0 " "No output dependent on input pin \"SPARE2_DIFF0\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|SPARE2_DIFF0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE2_DIFF1 " "No output dependent on input pin \"SPARE2_DIFF1\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 151 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|SPARE2_DIFF1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE2_IO0_FPGA " "No output dependent on input pin \"SPARE2_IO0_FPGA\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|SPARE2_IO0_FPGA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE2_IO1_FPGA " "No output dependent on input pin \"SPARE2_IO1_FPGA\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|SPARE2_IO1_FPGA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SSR_ON_FPGA " "No output dependent on input pin \"SSR_ON_FPGA\"" {  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719735127628 "|RCB_TOP|SSR_ON_FPGA"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1719735127628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1866 " "Implemented 1866 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "91 " "Implemented 91 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719735127629 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719735127629 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1719735127629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1661 " "Implemented 1661 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719735127629 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1719735127629 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1719735127629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719735127629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 216 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 216 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4964 " "Peak virtual memory: 4964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719735127749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 11:12:07 2024 " "Processing ended: Sun Jun 30 11:12:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719735127749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719735127749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719735127749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719735127749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1719735129807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719735129811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 11:12:09 2024 " "Processing started: Sun Jun 30 11:12:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719735129811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1719735129811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1719735129811 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1719735129891 ""}
{ "Info" "0" "" "Project  = RCB_FPGA" {  } {  } 0 0 "Project  = RCB_FPGA" 0 0 "Fitter" 0 0 1719735129892 ""}
{ "Info" "0" "" "Revision = RCB_FPGA_3_1" {  } {  } 0 0 "Revision = RCB_FPGA_3_1" 0 0 "Fitter" 0 0 1719735129892 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1719735130141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1719735130156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1719735130156 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RCB_FPGA_3_1 10M40DCF256I7G " "Selected device 10M40DCF256I7G for design \"RCB_FPGA_3_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1719735130188 ""}
{ "Info" "IMPP_MPP_BOOT_SEL_PIN_NOT_RESERVED" "" "The CONFIG_SEL pin is disabled. It is not supported for MAX 10 devices with compact features." {  } {  } 0 22896 "The CONFIG_SEL pin is disabled. It is not supported for MAX 10 devices with compact features." 0 0 "Fitter" 0 -1 1719735130218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719735130219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719735130219 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/uart_pll_altpll.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/uart_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1719735130268 ""}  } { { "db/uart_pll_altpll.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/uart_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1719735130268 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1719735130562 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1719735130579 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DCF256A7G " "Device 10M08DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719735130760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DCF256I7G " "Device 10M08DCF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719735130760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DCF256A7G " "Device 10M04DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719735130760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DCF256A7P " "Device 10M04DCF256A7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719735130760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DCF256I7G " "Device 10M04DCF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719735130760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF256A7G " "Device 10M16DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719735130760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF256C7G " "Device 10M16DCF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719735130760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF256I7G " "Device 10M16DCF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719735130760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF256A7G " "Device 10M25DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719735130760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF256C7G " "Device 10M25DCF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719735130760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF256I7G " "Device 10M25DCF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719735130760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF256A7G " "Device 10M50DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719735130760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF256C7G " "Device 10M50DCF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719735130760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF256I7G " "Device 10M50DCF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719735130760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF256A7G " "Device 10M40DCF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719735130760 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF256C7G " "Device 10M40DCF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719735130760 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1719735130760 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "7 " "Fitter converted 7 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 5032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719735130774 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ H3 " "Pin ~ALTERA_TCK~ is reserved at location H3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 5034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719735130774 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ G1 " "Pin ~ALTERA_TDI~ is reserved at location G1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 5036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719735130774 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H1 " "Pin ~ALTERA_TDO~ is reserved at location H1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 5038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719735130774 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 5040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719735130774 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F7 " "Pin ~ALTERA_nSTATUS~ is reserved at location F7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 5042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719735130774 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E7 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 5044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719735130774 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1719735130774 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719735130775 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719735130775 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719735130775 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719735130775 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1719735130780 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1719735130878 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1719735131653 ""}
{ "Info" "ISTA_SDC_FOUND" "RCB_FPGA_3_1.out.sdc " "Reading SDC File: 'RCB_FPGA_3_1.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719735131656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RCB_FPGA_3_1.out.sdc 42 altera_reserved_tck port " "Ignored filter at RCB_FPGA_3_1.out.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719735131669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RCB_FPGA_3_1.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at RCB_FPGA_3_1.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719735131671 ""}  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719735131671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RCB_FPGA_3_1.out.sdc 80 altera_reserved_tck clock " "Ignored filter at RCB_FPGA_3_1.out.sdc(80): altera_reserved_tck could not be matched with a clock" {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719735131671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups RCB_FPGA_3_1.out.sdc 80 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at RCB_FPGA_3_1.out.sdc(80): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719735131671 ""}  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719735131671 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Node: rcb_registers:i_rcb_registers\|MUX_Control\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch L_LED_DIN\$latch rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Latch L_LED_DIN\$latch is being clocked by rcb_registers:i_rcb_registers\|MUX_Control\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719735131706 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1719735131706 "|RCB_TOP|rcb_registers:i_rcb_registers|MUX_Control[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: UART_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: UART_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1719735131714 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1719735131714 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_100M (Rise) CLK_100M (Rise) setup and hold " "From CLK_100M (Rise) to CLK_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719735131714 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1719735131714 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1719735131714 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719735131714 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719735131714 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     CLK_100M " "  10.000     CLK_100M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719735131714 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1719735131714 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_100M~input (placed in PIN L3 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node CLK_100M~input (placed in PIN L3 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719735131796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Destination node rcb_registers:i_rcb_registers\|MUX_Control\[0\]" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 273 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719735131796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rcb_registers:i_rcb_registers\|MUX_Control\[2\] " "Destination node rcb_registers:i_rcb_registers\|MUX_Control\[2\]" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 273 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719735131796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rcb_registers:i_rcb_registers\|MUX_Control\[1\] " "Destination node rcb_registers:i_rcb_registers\|MUX_Control\[1\]" {  } { { "rcb_registers.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/rcb_registers.vhd" 273 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719735131796 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719735131796 ""}  } { { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 4979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719735131796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node UART_PLL:UART_PLL_inst\|altpll:altpll_component\|UART_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719735131797 ""}  } { { "db/uart_pll_altpll.v" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/db/uart_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719735131797 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1719735132374 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719735132375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719735132376 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719735132379 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719735132382 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1719735132385 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1719735132385 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1719735132387 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1719735132441 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1719735132443 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1719735132443 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1719735132654 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1719735133470 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719735133491 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1719735133545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1719735134760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719735134987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1719735135016 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1719735139537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719735139537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1719735140213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1719735141522 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1719735141522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719735143569 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.89 " "Total time spent on timing analysis during the Fitter is 0.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1719735143790 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719735143810 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719735144223 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719735144224 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719735144782 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719735145421 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "94 MAX 10 " "94 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_WD 3.3-V LVTTL B5 " "Pin RST_WD uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { RST_WD } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST_WD" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONFIG_SEL 3.3-V LVTTL F8 " "Pin CONFIG_SEL uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CONFIG_SEL } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONFIG_SEL" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_RESETn 3.3-V LVTTL B10 " "Pin CPU_RESETn uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CPU_RESETn } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_RESETn" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ESTOP_OPEN_REQUEST 3.3-V LVTTL T11 " "Pin ESTOP_OPEN_REQUEST uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ESTOP_OPEN_REQUEST } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ESTOP_OPEN_REQUEST" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ESTOP_STATUS 3.3-V LVTTL M8 " "Pin ESTOP_STATUS uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ESTOP_STATUS } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ESTOP_STATUS" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ESTOP_STATUS_FAIL 3.3-V LVTTL L11 " "Pin ESTOP_STATUS_FAIL uses I/O standard 3.3-V LVTTL at L11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ESTOP_STATUS_FAIL } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ESTOP_STATUS_FAIL" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FAN1_TACHO_BUFF 3.3-V LVTTL H12 " "Pin FAN1_TACHO_BUFF uses I/O standard 3.3-V LVTTL at H12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FAN1_TACHO_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN1_TACHO_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FAN2_TACHO_BUFF 3.3-V LVTTL G14 " "Pin FAN2_TACHO_BUFF uses I/O standard 3.3-V LVTTL at G14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FAN2_TACHO_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN2_TACHO_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLA_PWR_DIS 3.3-V LVTTL A10 " "Pin FLA_PWR_DIS uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FLA_PWR_DIS } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLA_PWR_DIS" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_L_ROBOT_RX 3.3-V LVTTL B15 " "Pin FPGA_L_ROBOT_RX uses I/O standard 3.3-V LVTTL at B15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_L_ROBOT_RX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_L_ROBOT_RX" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_R_ROBOT_RX 3.3-V LVTTL B16 " "Pin FPGA_R_ROBOT_RX uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_R_ROBOT_RX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_R_ROBOT_RX" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_4MB_SER_IN_ER 3.3-V LVTTL T15 " "Pin L_4MB_SER_IN_ER uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_4MB_SER_IN_ER } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_4MB_SER_IN_ER" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_EEF_SER_IN_ER 3.3-V LVTTL P15 " "Pin L_EEF_SER_IN_ER uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_EEF_SER_IN_ER } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_EEF_SER_IN_ER" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_M5B_SER_IN_ER 3.3-V LVTTL R15 " "Pin L_M5B_SER_IN_ER uses I/O standard 3.3-V LVTTL at R15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_M5B_SER_IN_ER } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_M5B_SER_IN_ER" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_ROBOT_DIFF_SP2 3.3-V LVTTL C5 " "Pin L_ROBOT_DIFF_SP2 uses I/O standard 3.3-V LVTTL at C5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_ROBOT_DIFF_SP2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_ROBOT_DIFF_SP2" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_SCU_INVALIDn 3.3-V LVTTL B1 " "Pin L_SCU_INVALIDn uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_SCU_INVALIDn } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_SCU_INVALIDn" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_SER_RX_ER 3.3-V LVTTL P14 " "Pin L_SER_RX_ER uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_SER_RX_ER } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_SER_RX_ER" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_SP_IN_A_F 3.3-V LVTTL A11 " "Pin MICCB_SP_IN_A_F uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MICCB_SP_IN_A_F } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_SP_IN_A_F" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_SP_IN_B_F 3.3-V LVTTL B7 " "Pin MICCB_SP_IN_B_F uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MICCB_SP_IN_B_F } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_SP_IN_B_F" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MicCB_ESTOP_OPEN_REQUEST 3.3-V LVTTL J14 " "Pin MicCB_ESTOP_OPEN_REQUEST uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MicCB_ESTOP_OPEN_REQUEST } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MicCB_ESTOP_OPEN_REQUEST" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_GEN_SYNC_FAIL 3.3-V LVTTL M14 " "Pin MICCB_GEN_SYNC_FAIL uses I/O standard 3.3-V LVTTL at M14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MICCB_GEN_SYNC_FAIL } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_GEN_SYNC_FAIL" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 91 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_SPARE_IO0 3.3 V Schmitt Trigger J16 " "Pin MICCB_SPARE_IO0 uses I/O standard 3.3 V Schmitt Trigger at J16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MICCB_SPARE_IO0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_SPARE_IO0" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 93 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_SPARE_IO1 3.3 V Schmitt Trigger K15 " "Pin MICCB_SPARE_IO1 uses I/O standard 3.3 V Schmitt Trigger at K15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MICCB_SPARE_IO1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_SPARE_IO1" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_SPARE_IO2 3.3-V LVTTL M9 " "Pin MICCB_SPARE_IO2 uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MICCB_SPARE_IO2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_SPARE_IO2" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_SPARE_IO3 3.3-V LVTTL J12 " "Pin MICCB_SPARE_IO3 uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MICCB_SPARE_IO3 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_SPARE_IO3" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 96 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MISO0 3.3-V LVTTL B3 " "Pin MISO0 uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MISO0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISO0" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 97 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEENSY_FPGA_R_TX 3.3-V LVTTL A8 " "Pin TEENSY_FPGA_R_TX uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { TEENSY_FPGA_R_TX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEENSY_FPGA_R_TX" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 102 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEENSY_FPGA_L_TX 3.3-V LVTTL C6 " "Pin TEENSY_FPGA_L_TX uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { TEENSY_FPGA_L_TX } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEENSY_FPGA_L_TX" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS_PG_FPGA 3.3-V LVTTL F12 " "Pin PS_PG_FPGA uses I/O standard 3.3-V LVTTL at F12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { PS_PG_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS_PG_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_4MB_SER_IN_ER 3.3-V LVTTL T14 " "Pin R_4MB_SER_IN_ER uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_4MB_SER_IN_ER } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_4MB_SER_IN_ER" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_EEF_SER_IN_ER 3.3-V LVTTL N14 " "Pin R_EEF_SER_IN_ER uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_EEF_SER_IN_ER } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_EEF_SER_IN_ER" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_M5B_SER_IN_ER 3.3-V LVTTL R16 " "Pin R_M5B_SER_IN_ER uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_M5B_SER_IN_ER } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_M5B_SER_IN_ER" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 113 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_ROBOT_DIFF_SP1 3.3-V LVTTL B4 " "Pin R_ROBOT_DIFF_SP1 uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_ROBOT_DIFF_SP1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_ROBOT_DIFF_SP1" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 123 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_ROBOT_DIFF_SP2 3.3-V LVTTL A5 " "Pin R_ROBOT_DIFF_SP2 uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_ROBOT_DIFF_SP2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_ROBOT_DIFF_SP2" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 124 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_SCU_Invalid_n 3.3-V LVTTL C1 " "Pin R_SCU_Invalid_n uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_SCU_Invalid_n } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_SCU_Invalid_n" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 125 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_SER_RX_ER 3.3-V LVTTL R14 " "Pin R_SER_RX_ER uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_SER_RX_ER } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_SER_RX_ER" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 126 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPARE1_DIFF0 3.3-V LVTTL M6 " "Pin SPARE1_DIFF0 uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPARE1_DIFF0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPARE1_DIFF0" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 139 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPARE1_DIFF1 3.3-V LVTTL L7 " "Pin SPARE1_DIFF1 uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPARE1_DIFF1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPARE1_DIFF1" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 140 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPARE1_IO0_FPGA 3.3-V LVTTL P9 " "Pin SPARE1_IO0_FPGA uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPARE1_IO0_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPARE1_IO0_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 143 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPARE1_IO1_FPGA 3.3-V LVTTL P8 " "Pin SPARE1_IO1_FPGA uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPARE1_IO1_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPARE1_IO1_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 144 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPARE2_DIFF0 3.3-V LVTTL R4 " "Pin SPARE2_DIFF0 uses I/O standard 3.3-V LVTTL at R4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPARE2_DIFF0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPARE2_DIFF0" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 150 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPARE2_DIFF1 3.3-V LVTTL P5 " "Pin SPARE2_DIFF1 uses I/O standard 3.3-V LVTTL at P5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPARE2_DIFF1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPARE2_DIFF1" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 151 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPARE2_IO0_FPGA 3.3-V LVTTL P4 " "Pin SPARE2_IO0_FPGA uses I/O standard 3.3-V LVTTL at P4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPARE2_IO0_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPARE2_IO0_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPARE2_IO1_FPGA 3.3-V LVTTL N5 " "Pin SPARE2_IO1_FPGA uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPARE2_IO1_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPARE2_IO1_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SSR_ON_FPGA 3.3-V LVTTL T4 " "Pin SSR_ON_FPGA uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SSR_ON_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSR_ON_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_ADC 3.3-V LVTTL F16 " "Pin SCL_ADC uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SCL_ADC } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL_ADC" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_ADC 3.3-V LVTTL G11 " "Pin SDA_ADC uses I/O standard 3.3-V LVTTL at G11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDA_ADC } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA_ADC" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_100M 3.3-V LVTTL L3 " "Pin CLK_100M uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CLK_100M } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_100M" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEENSY_LEDS_STRIP_DO 3.3-V LVTTL F1 " "Pin TEENSY_LEDS_STRIP_DO uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { TEENSY_LEDS_STRIP_DO } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEENSY_LEDS_STRIP_DO" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 162 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MOSI0 3.3-V LVTTL A2 " "Pin MOSI0 uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MOSI0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MOSI0" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCK0 3.3-V LVTTL A3 " "Pin SCK0 uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SCK0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCK0" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 135 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CS0 3.3-V LVTTL A4 " "Pin CS0 uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CS0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CS0" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MICCB_GEN_SYNC_FPGA 3.3-V LVTTL P10 " "Pin MICCB_GEN_SYNC_FPGA uses I/O standard 3.3-V LVTTL at P10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MICCB_GEN_SYNC_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICCB_GEN_SYNC_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_4MB_SER_IN_SE 3.3-V LVTTL A15 " "Pin R_4MB_SER_IN_SE uses I/O standard 3.3-V LVTTL at A15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_4MB_SER_IN_SE } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_4MB_SER_IN_SE" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 109 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_EEF_SER_IN_SE 3.3-V LVTTL H15 " "Pin R_EEF_SER_IN_SE uses I/O standard 3.3-V LVTTL at H15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_EEF_SER_IN_SE } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_EEF_SER_IN_SE" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 111 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_M5B_SER_IN_SE 3.3-V LVTTL H11 " "Pin R_M5B_SER_IN_SE uses I/O standard 3.3-V LVTTL at H11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_M5B_SER_IN_SE } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_M5B_SER_IN_SE" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 114 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_4MB_SER_IN_SE 3.3-V LVTTL A14 " "Pin L_4MB_SER_IN_SE uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_4MB_SER_IN_SE } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_4MB_SER_IN_SE" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_EEF_SER_IN_SE 3.3-V LVTTL J15 " "Pin L_EEF_SER_IN_SE uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_EEF_SER_IN_SE } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_EEF_SER_IN_SE" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_M5B_SER_IN_SE 3.3-V LVTTL C16 " "Pin L_M5B_SER_IN_SE uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_M5B_SER_IN_SE } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_M5B_SER_IN_SE" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_POS_SENS_0_OUT1_BUFF 3.3-V LVTTL L2 " "Pin R_POS_SENS_0_OUT1_BUFF uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_POS_SENS_0_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_POS_SENS_0_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 117 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_POS_SENS_0_OUT1_BUFF 3.3-V LVTTL N2 " "Pin L_POS_SENS_0_OUT1_BUFF uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_POS_SENS_0_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_POS_SENS_0_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_POS_SENS_0_OUT2_BUFF 3.3-V LVTTL P1 " "Pin R_POS_SENS_0_OUT2_BUFF uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_POS_SENS_0_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_POS_SENS_0_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 118 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_POS_SENS_0_OUT2_BUFF 3.3-V LVTTL M1 " "Pin L_POS_SENS_0_OUT2_BUFF uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_POS_SENS_0_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_POS_SENS_0_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_POS_SENS_1_OUT1_BUFF 3.3-V LVTTL N1 " "Pin R_POS_SENS_1_OUT1_BUFF uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_POS_SENS_1_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_POS_SENS_1_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_POS_SENS_1_OUT1_BUFF 3.3-V LVTTL K5 " "Pin L_POS_SENS_1_OUT1_BUFF uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_POS_SENS_1_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_POS_SENS_1_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_POS_SENS_1_OUT2_BUFF 3.3-V LVTTL L6 " "Pin R_POS_SENS_1_OUT2_BUFF uses I/O standard 3.3-V LVTTL at L6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_POS_SENS_1_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_POS_SENS_1_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_POS_SENS_1_OUT2_BUFF 3.3-V LVTTL N3 " "Pin L_POS_SENS_1_OUT2_BUFF uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_POS_SENS_1_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_POS_SENS_1_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_POS_SENS_OUT1_BUFF 3.3-V LVTTL N4 " "Pin R_POS_SENS_OUT1_BUFF uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_POS_SENS_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_POS_SENS_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 121 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_POS_SENS_OUT1_BUFF 3.3-V LVTTL R6 " "Pin L_POS_SENS_OUT1_BUFF uses I/O standard 3.3-V LVTTL at R6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_POS_SENS_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_POS_SENS_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_POS_SENS_OUT2_BUFF 3.3-V LVTTL R5 " "Pin R_POS_SENS_OUT2_BUFF uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_POS_SENS_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_POS_SENS_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 122 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_POS_SENS_OUT2_BUFF 3.3-V LVTTL T5 " "Pin L_POS_SENS_OUT2_BUFF uses I/O standard 3.3-V LVTTL at T5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_POS_SENS_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_POS_SENS_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Teensy_FPGA_SP2 3.3-V LVTTL D15 " "Pin Teensy_FPGA_SP2 uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Teensy_FPGA_SP2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Teensy_FPGA_SP2" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 161 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_WHEEL_SENS_A1_OUT1_BUFF 3.3-V LVTTL C9 " "Pin R_WHEEL_SENS_A1_OUT1_BUFF uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_WHEEL_SENS_A1_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_WHEEL_SENS_A1_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 127 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_WHEEL_SENS_A1_OUT1_BUFF 3.3-V LVTTL D12 " "Pin L_WHEEL_SENS_A1_OUT1_BUFF uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_WHEEL_SENS_A1_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_WHEEL_SENS_A1_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 74 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Teensy_FPGA_SP1 3.3-V LVTTL C14 " "Pin Teensy_FPGA_SP1 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Teensy_FPGA_SP1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Teensy_FPGA_SP1" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 160 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_WHEEL_SENS_A1_OUT2_BUFF 3.3-V LVTTL F9 " "Pin R_WHEEL_SENS_A1_OUT2_BUFF uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_WHEEL_SENS_A1_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_WHEEL_SENS_A1_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_WHEEL_SENS_A1_OUT2_BUFF 3.3-V LVTTL E11 " "Pin L_WHEEL_SENS_A1_OUT2_BUFF uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_WHEEL_SENS_A1_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_WHEEL_SENS_A1_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 75 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Teensy_FPGA_SP0 3.3-V LVTTL D14 " "Pin Teensy_FPGA_SP0 uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { Teensy_FPGA_SP0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Teensy_FPGA_SP0" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 159 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_WHEEL_SENS_A2_OUT1_BUFF 3.3-V LVTTL C13 " "Pin L_WHEEL_SENS_A2_OUT1_BUFF uses I/O standard 3.3-V LVTTL at C13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_WHEEL_SENS_A2_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_WHEEL_SENS_A2_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 76 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA4 3.3-V LVTTL F10 " "Pin FPGA4 uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA4 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA4" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_NC_switch_TOOL_EX_FPGA 3.3-V LVTTL P16 " "Pin R_NC_switch_TOOL_EX_FPGA uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_NC_switch_TOOL_EX_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_NC_switch_TOOL_EX_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 115 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_WHEEL_SENS_A2_OUT1_BUFF 3.3-V LVTTL E9 " "Pin R_WHEEL_SENS_A2_OUT1_BUFF uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_WHEEL_SENS_A2_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_WHEEL_SENS_A2_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 129 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_NO_switch_TOOL_EX_FPGA 3.3-V LVTTL N16 " "Pin R_NO_switch_TOOL_EX_FPGA uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_NO_switch_TOOL_EX_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_NO_switch_TOOL_EX_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 116 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_WHEEL_SENS_A2_OUT2_BUFF 3.3-V LVTTL B12 " "Pin R_WHEEL_SENS_A2_OUT2_BUFF uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_WHEEL_SENS_A2_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_WHEEL_SENS_A2_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 130 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_WHEEL_SENS_A2_OUT2_BUFF 3.3-V LVTTL C12 " "Pin L_WHEEL_SENS_A2_OUT2_BUFF uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_WHEEL_SENS_A2_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_WHEEL_SENS_A2_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 77 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA3 3.3-V LVTTL E10 " "Pin FPGA3 uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA3 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA3" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_NC_switch_TOOL_EX_FPGA 3.3-V LVTTL K11 " "Pin L_NC_switch_TOOL_EX_FPGA uses I/O standard 3.3-V LVTTL at K11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_NC_switch_TOOL_EX_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_NC_switch_TOOL_EX_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_WHEEL_SENS_SPARE_OUT1_BUFF 3.3-V LVTTL F11 " "Pin R_WHEEL_SENS_SPARE_OUT1_BUFF uses I/O standard 3.3-V LVTTL at F11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_WHEEL_SENS_SPARE_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_WHEEL_SENS_SPARE_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_WHEEL_SENS_SPARE_OUT1_BUFF 3.3-V LVTTL K6 " "Pin L_WHEEL_SENS_SPARE_OUT1_BUFF uses I/O standard 3.3-V LVTTL at K6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_WHEEL_SENS_SPARE_OUT1_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_WHEEL_SENS_SPARE_OUT1_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA2 3.3-V LVTTL B13 " "Pin FPGA2 uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA2 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA2" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_NO_switch_TOOL_EX_FPGA 3.3-V LVTTL K14 " "Pin L_NO_switch_TOOL_EX_FPGA uses I/O standard 3.3-V LVTTL at K14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_NO_switch_TOOL_EX_FPGA } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_NO_switch_TOOL_EX_FPGA" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "R_WHEEL_SENS_SPARE_OUT2_BUFF 3.3-V LVTTL J6 " "Pin R_WHEEL_SENS_SPARE_OUT2_BUFF uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { R_WHEEL_SENS_SPARE_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R_WHEEL_SENS_SPARE_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 132 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "L_WHEEL_SENS_SPARE_OUT2_BUFF 3.3-V LVTTL M2 " "Pin L_WHEEL_SENS_SPARE_OUT2_BUFF uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { L_WHEEL_SENS_SPARE_OUT2_BUFF } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "L_WHEEL_SENS_SPARE_OUT2_BUFF" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA1 3.3-V LVTTL D9 " "Pin FPGA1 uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA1" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1719735145839 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1719735145839 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SCL_ADC a permanently disabled " "Pin SCL_ADC has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SCL_ADC } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL_ADC" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719735145847 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDA_ADC a permanently disabled " "Pin SDA_ADC has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDA_ADC } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA_ADC" } } } } { "RCB_TOP.vhd" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_TOP.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "G:/My Drive/FPGA/git/RCB_Rev_B/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719735145847 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1719735145847 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.fit.smsg " "Generated suppressed messages file G:/My Drive/FPGA/git/RCB_Rev_B/output_files/RCB_FPGA_3_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1719735146101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6123 " "Peak virtual memory: 6123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719735147385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 11:12:27 2024 " "Processing ended: Sun Jun 30 11:12:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719735147385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719735147385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719735147385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1719735147385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1719735148989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719735148996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 11:12:28 2024 " "Processing started: Sun Jun 30 11:12:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719735148996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1719735148996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1719735148996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1719735149498 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1719735150490 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1719735150580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719735151752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 11:12:31 2024 " "Processing ended: Sun Jun 30 11:12:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719735151752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719735151752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719735151752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1719735151752 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1719735152486 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1719735153184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719735153189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 11:12:32 2024 " "Processing started: Sun Jun 30 11:12:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719735153189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1719735153189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RCB_FPGA -c RCB_FPGA_3_1 " "Command: quartus_sta RCB_FPGA -c RCB_FPGA_3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1719735153189 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1719735153255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1719735153590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1719735153590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735153621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735153621 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1719735153816 ""}
{ "Info" "ISTA_SDC_FOUND" "RCB_FPGA_3_1.out.sdc " "Reading SDC File: 'RCB_FPGA_3_1.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1719735153974 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RCB_FPGA_3_1.out.sdc 42 altera_reserved_tck port " "Ignored filter at RCB_FPGA_3_1.out.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1719735154018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RCB_FPGA_3_1.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at RCB_FPGA_3_1.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719735154019 ""}  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1719735154019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RCB_FPGA_3_1.out.sdc 80 altera_reserved_tck clock " "Ignored filter at RCB_FPGA_3_1.out.sdc(80): altera_reserved_tck could not be matched with a clock" {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1719735154021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups RCB_FPGA_3_1.out.sdc 80 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at RCB_FPGA_3_1.out.sdc(80): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719735154022 ""}  } { { "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" "" { Text "G:/My Drive/FPGA/git/RCB_Rev_B/RCB_FPGA_3_1.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1719735154022 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Node: rcb_registers:i_rcb_registers\|MUX_Control\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch L_LED_DIN\$latch rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Latch L_LED_DIN\$latch is being clocked by rcb_registers:i_rcb_registers\|MUX_Control\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719735154047 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719735154047 "|RCB_TOP|rcb_registers:i_rcb_registers|MUX_Control[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: UART_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: UART_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1719735154051 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719735154051 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_100M (Rise) CLK_100M (Rise) setup and hold " "From CLK_100M (Rise) to CLK_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719735154052 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1719735154052 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1719735154053 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1719735154121 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1719735154147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.299 " "Worst-case setup slack is 5.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735154172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735154172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.299               0.000 CLK_100M  " "    5.299               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735154172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735154172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735154196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735154196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 CLK_100M  " "    0.339               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735154196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735154196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.278 " "Worst-case recovery slack is 7.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735154219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735154219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.278               0.000 CLK_100M  " "    7.278               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735154219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735154219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.469 " "Worst-case removal slack is 1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735154240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735154240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.469               0.000 CLK_100M  " "    1.469               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735154240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735154240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.493 " "Worst-case minimum pulse width slack is 4.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735154260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735154260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.493               0.000 CLK_100M  " "    4.493               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735154260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735154260 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735154271 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735154271 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735154271 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735154271 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.899 ns " "Worst Case Available Settling Time: 15.899 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735154271 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735154271 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719735154271 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1719735154447 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1719735154466 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1719735155123 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Node: rcb_registers:i_rcb_registers\|MUX_Control\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch L_LED_DIN\$latch rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Latch L_LED_DIN\$latch is being clocked by rcb_registers:i_rcb_registers\|MUX_Control\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719735155323 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719735155323 "|RCB_TOP|rcb_registers:i_rcb_registers|MUX_Control[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: UART_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: UART_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1719735155326 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719735155326 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_100M (Rise) CLK_100M (Rise) setup and hold " "From CLK_100M (Rise) to CLK_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719735155326 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1719735155326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.782 " "Worst-case setup slack is 5.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.782               0.000 CLK_100M  " "    5.782               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735155382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 CLK_100M  " "    0.290               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735155407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.573 " "Worst-case recovery slack is 7.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.573               0.000 CLK_100M  " "    7.573               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735155436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.276 " "Worst-case removal slack is 1.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.276               0.000 CLK_100M  " "    1.276               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735155462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.596 " "Worst-case minimum pulse width slack is 4.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.596               0.000 CLK_100M  " "    4.596               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735155492 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735155503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735155503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735155503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735155503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.267 ns " "Worst Case Available Settling Time: 16.267 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735155503 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735155503 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719735155503 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1719735155616 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Node: rcb_registers:i_rcb_registers\|MUX_Control\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch L_LED_DIN\$latch rcb_registers:i_rcb_registers\|MUX_Control\[0\] " "Latch L_LED_DIN\$latch is being clocked by rcb_registers:i_rcb_registers\|MUX_Control\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719735155812 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719735155812 "|RCB_TOP|rcb_registers:i_rcb_registers|MUX_Control[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: UART_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: UART_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1719735155814 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719735155814 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_100M (Rise) CLK_100M (Rise) setup and hold " "From CLK_100M (Rise) to CLK_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719735155814 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1719735155814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.017 " "Worst-case setup slack is 8.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.017               0.000 CLK_100M  " "    8.017               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735155850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 CLK_100M  " "    0.140               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735155872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.876 " "Worst-case recovery slack is 8.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.876               0.000 CLK_100M  " "    8.876               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735155893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.603 " "Worst-case removal slack is 0.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.603               0.000 CLK_100M  " "    0.603               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735155915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.140 " "Worst-case minimum pulse width slack is 3.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.140               0.000 CLK_100M  " "    3.140               0.000 CLK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719735155937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719735155937 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735155946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735155946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735155946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735155946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.195 ns " "Worst Case Available Settling Time: 18.195 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735155946 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719735155946 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719735155946 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1719735156872 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1719735156873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719735157106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 11:12:37 2024 " "Processing ended: Sun Jun 30 11:12:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719735157106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719735157106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719735157106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1719735157106 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1719735158360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719735158366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 11:12:38 2024 " "Processing started: Sun Jun 30 11:12:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719735158366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1719735158366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1719735158366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1719735159068 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RCB_FPGA_3_1.vo G:/My Drive/FPGA/git/RCB_Rev_B/simulation/modelsim/ simulation " "Generated file RCB_FPGA_3_1.vo in folder \"G:/My Drive/FPGA/git/RCB_Rev_B/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1719735159429 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_7_1200mv_100c_board_slow.mod G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_7_1200mv_100c_board_slow.data " "Generated files \"G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_7_1200mv_100c_board_slow.mod\" and \"G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_7_1200mv_100c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1719735159578 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_7_1200mv_-40c_board_slow.mod G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_7_1200mv_-40c_board_slow.data " "Generated files \"G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_7_1200mv_-40c_board_slow.mod\" and \"G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_7_1200mv_-40c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1719735159603 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_min_1200mv_-40c_board_fast.mod G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_min_1200mv_-40c_board_fast.data " "Generated files \"G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_min_1200mv_-40c_board_fast.mod\" and \"G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_min_1200mv_-40c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1719735159632 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_board.mod G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_board.data " "Generated files \"G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_board.mod\" and \"G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1719735159654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719735159779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 11:12:39 2024 " "Processing ended: Sun Jun 30 11:12:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719735159779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719735159779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719735159779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1719735159779 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 254 s " "Quartus Prime Full Compilation was successful. 0 errors, 254 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1719735160488 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719742638195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719742638204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 13:17:18 2024 " "Processing started: Sun Jun 30 13:17:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719742638204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1719742638204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RCB_FPGA -c RCB_FPGA_3_1 --netlist_type=sgate " "Command: quartus_npp RCB_FPGA -c RCB_FPGA_3_1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1719742638204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1719742638533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719742638844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 13:17:18 2024 " "Processing ended: Sun Jun 30 13:17:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719742638844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719742638844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719742638844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1719742638844 ""}
