module conditions {

  var op_i, op_j: isa.opcode_t;
  var latencies_i, latencies_j: isa.latencies_t;
  var stage_i: isa.stage_t;

  instance cond : test(cond_op_i: (op_i), cond_op_j: (op_j),
  	   	       cond_latencies_i: (latencies_i),
		       cond_latencies_j: (latencies_j),
		       cond_stage_i: (stage_i));
  
  init {
    // Check the next stage ready logic (in stage MEM)
    assume(op_i == other_op);
    assume(op_j == other_op);
    assume(latencies_i.fetch == 1);
    assume(latencies_i.id == 1);
    assume(latencies_i.ex == 1);    
    assume(latencies_i.mem == 3);
    assume(latencies_i.wb == 1);        
    assume(latencies_j.fetch == 1);
    assume(latencies_j.id == 1);
    assume(latencies_j.ex == 1);        
    assume(latencies_j.mem == 1);
    assume(latencies_j.wb == 1);
    assume(stage_i == IF);
  }

  next {
    next(cond);
  }
}
