{
  "module_name": "dm9000.h",
  "hash_id": "6f5c6c0a5cef5ffbbb768bea3ef768f4505d8116b781ce11a5660e4037d1a450",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/davicom/dm9000.h",
  "human_readable_source": " \n \n\n#ifndef _DM9000X_H_\n#define _DM9000X_H_\n\n#define DM9000_ID\t\t0x90000A46\n\n \n\n#define DM9000_NCR             0x00\n#define DM9000_NSR             0x01\n#define DM9000_TCR             0x02\n#define DM9000_TSR1            0x03\n#define DM9000_TSR2            0x04\n#define DM9000_RCR             0x05\n#define DM9000_RSR             0x06\n#define DM9000_ROCR            0x07\n#define DM9000_BPTR            0x08\n#define DM9000_FCTR            0x09\n#define DM9000_FCR             0x0A\n#define DM9000_EPCR            0x0B\n#define DM9000_EPAR            0x0C\n#define DM9000_EPDRL           0x0D\n#define DM9000_EPDRH           0x0E\n#define DM9000_WCR             0x0F\n\n#define DM9000_PAR             0x10\n#define DM9000_MAR             0x16\n\n#define DM9000_GPCR\t       0x1e\n#define DM9000_GPR             0x1f\n#define DM9000_TRPAL           0x22\n#define DM9000_TRPAH           0x23\n#define DM9000_RWPAL           0x24\n#define DM9000_RWPAH           0x25\n\n#define DM9000_VIDL            0x28\n#define DM9000_VIDH            0x29\n#define DM9000_PIDL            0x2A\n#define DM9000_PIDH            0x2B\n\n#define DM9000_CHIPR           0x2C\n#define DM9000_SMCR            0x2F\n\n#define DM9000_ETXCSR          0x30\n#define DM9000_TCCR\t       0x31\n#define DM9000_RCSR\t       0x32\n\n#define CHIPR_DM9000A\t       0x19\n#define CHIPR_DM9000B\t       0x1A\n\n#define DM9000_MRCMDX          0xF0\n#define DM9000_MRCMD           0xF2\n#define DM9000_MRRL            0xF4\n#define DM9000_MRRH            0xF5\n#define DM9000_MWCMDX          0xF6\n#define DM9000_MWCMD           0xF8\n#define DM9000_MWRL            0xFA\n#define DM9000_MWRH            0xFB\n#define DM9000_TXPLL           0xFC\n#define DM9000_TXPLH           0xFD\n#define DM9000_ISR             0xFE\n#define DM9000_IMR             0xFF\n\n#define NCR_EXT_PHY         (1<<7)\n#define NCR_WAKEEN          (1<<6)\n#define NCR_FCOL            (1<<4)\n#define NCR_FDX             (1<<3)\n\n#define NCR_RESERVED        (3<<1)\n#define NCR_MAC_LBK         (1<<1)\n#define NCR_RST\t            (1<<0)\n\n#define NSR_SPEED           (1<<7)\n#define NSR_LINKST          (1<<6)\n#define NSR_WAKEST          (1<<5)\n#define NSR_TX2END          (1<<3)\n#define NSR_TX1END          (1<<2)\n#define NSR_RXOV            (1<<1)\n\n#define TCR_TJDIS           (1<<6)\n#define TCR_EXCECM          (1<<5)\n#define TCR_PAD_DIS2        (1<<4)\n#define TCR_CRC_DIS2        (1<<3)\n#define TCR_PAD_DIS1        (1<<2)\n#define TCR_CRC_DIS1        (1<<1)\n#define TCR_TXREQ           (1<<0)\n\n#define TSR_TJTO            (1<<7)\n#define TSR_LC              (1<<6)\n#define TSR_NC              (1<<5)\n#define TSR_LCOL            (1<<4)\n#define TSR_COL             (1<<3)\n#define TSR_EC              (1<<2)\n\n#define RCR_WTDIS           (1<<6)\n#define RCR_DIS_LONG        (1<<5)\n#define RCR_DIS_CRC         (1<<4)\n#define RCR_ALL\t            (1<<3)\n#define RCR_RUNT            (1<<2)\n#define RCR_PRMSC           (1<<1)\n#define RCR_RXEN            (1<<0)\n\n#define RSR_RF              (1<<7)\n#define RSR_MF              (1<<6)\n#define RSR_LCS             (1<<5)\n#define RSR_RWTO            (1<<4)\n#define RSR_PLE             (1<<3)\n#define RSR_AE              (1<<2)\n#define RSR_CE              (1<<1)\n#define RSR_FOE             (1<<0)\n\n#define WCR_LINKEN\t\t(1 << 5)\n#define WCR_SAMPLEEN\t\t(1 << 4)\n#define WCR_MAGICEN\t\t(1 << 3)\n#define WCR_LINKST\t\t(1 << 2)\n#define WCR_SAMPLEST\t\t(1 << 1)\n#define WCR_MAGICST\t\t(1 << 0)\n\n#define FCTR_HWOT(ot)\t(( ot & 0xf ) << 4 )\n#define FCTR_LWOT(ot)\t( ot & 0xf )\n\n#define IMR_PAR             (1<<7)\n#define IMR_ROOM            (1<<3)\n#define IMR_ROM             (1<<2)\n#define IMR_PTM             (1<<1)\n#define IMR_PRM             (1<<0)\n\n#define ISR_ROOS            (1<<3)\n#define ISR_ROS             (1<<2)\n#define ISR_PTS             (1<<1)\n#define ISR_PRS             (1<<0)\n#define ISR_CLR_STATUS      (ISR_ROOS | ISR_ROS | ISR_PTS | ISR_PRS)\n\n#define EPCR_REEP           (1<<5)\n#define EPCR_WEP            (1<<4)\n#define EPCR_EPOS           (1<<3)\n#define EPCR_ERPRR          (1<<2)\n#define EPCR_ERPRW          (1<<1)\n#define EPCR_ERRE           (1<<0)\n\n#define GPCR_GEP_CNTL       (1<<0)\n\n#define TCCR_IP\t\t    (1<<0)\n#define TCCR_TCP\t    (1<<1)\n#define TCCR_UDP\t    (1<<2)\n\n#define RCSR_UDP_BAD\t    (1<<7)\n#define RCSR_TCP_BAD\t    (1<<6)\n#define RCSR_IP_BAD\t    (1<<5)\n#define RCSR_UDP\t    (1<<4)\n#define RCSR_TCP\t    (1<<3)\n#define RCSR_IP\t\t    (1<<2)\n#define RCSR_CSUM\t    (1<<1)\n#define RCSR_DISCARD\t    (1<<0)\n\n#define DM9000_PKT_RDY\t\t0x01\t \n#define DM9000_PKT_ERR\t\t0x02\n#define DM9000_PKT_MAX\t\t1536\t \n\n \n\n#define IMR_LNKCHNG\t\t(1<<5)\n#define IMR_UNDERRUN\t\t(1<<4)\n\n#define ISR_LNKCHNG\t\t(1<<5)\n#define ISR_UNDERRUN\t\t(1<<4)\n\n \n\n#define MII_DM_DSPCR\t\t0x1b     \n\n#define DSPCR_INIT_PARAM\t0xE100\t \n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}