IP Upgrade report for DE1_SoC_TV
Sun Jun 11 09:46:41 2017
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------+
; IP Upgrade Summary                                                             ;
+------------------------------+-------------------------------------------------+
; IP Components Upgrade Status ; Passed - Sun Jun 11 09:46:41 2017               ;
; Quartus Prime Version        ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name                ; DE1_SoC_TV                                      ;
; Top-level Entity Name        ; DE1_SoC_TV                                      ;
; Family                       ; Cyclone V                                       ;
+------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                                  ;
+---------------+----------------------------+---------+---------------------------------------+-------------------------------------+---------------------------------------+---------+
; Entity Name   ; Component Name             ; Version ; Original Source File                  ; Generation File Path                ; New Source File                       ; Message ;
+---------------+----------------------------+---------+---------------------------------------+-------------------------------------+---------------------------------------+---------+
; Sdram_WR_FIFO ; FIFO                       ; 13.1    ; Sdram_Control_4Port/Sdram_WR_FIFO.qip ; Sdram_Control_4Port/Sdram_WR_FIFO.v ; Sdram_Control_4Port/Sdram_WR_FIFO.qip ;         ;
; Sdram_RD_FIFO ; FIFO                       ; 13.1    ; Sdram_Control_4Port/Sdram_RD_FIFO.qip ; Sdram_Control_4Port/Sdram_RD_FIFO.v ; Sdram_Control_4Port/Sdram_RD_FIFO.qip ;         ;
; Sdram_PLL     ; altera_pll                 ; 13.1    ; Sdram_Control_4Port/Sdram_PLL.qip     ; Sdram_Control_4Port/Sdram_PLL.v     ; Sdram_Control_4Port/Sdram_PLL.qip     ;         ;
; MAC_3         ; altera_mult_add            ; 13.1    ; v/MAC_3.qip                           ; v/MAC_3.v                           ; v/MAC_3.qip                           ;         ;
; PLL           ; ALTPLL                     ; 13.0    ; v/PLL.qip                             ; v/PLL.v                             ; v/PLL.qip                             ;         ;
; Line_Buffer   ; Shift register (RAM-based) ; 13.1    ; v/Line_Buffer.qip                     ; v/Line_Buffer.v                     ; v/Line_Buffer.qip                     ;         ;
+---------------+----------------------------+---------+---------------------------------------+-------------------------------------+---------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "Sdram_Control_4Port/Sdram_WR_FIFO.v" to "Sdram_Control_4Port/Sdram_WR_FIFO.BAK.v"
Info (11837): Started upgrading IP component FIFO with file "Sdram_Control_4Port/Sdram_WR_FIFO.v"
Info (11902): Backing up file "Sdram_Control_4Port/Sdram_RD_FIFO.v" to "Sdram_Control_4Port/Sdram_RD_FIFO.BAK.v"
Info (11837): Started upgrading IP component FIFO with file "Sdram_Control_4Port/Sdram_RD_FIFO.v"
Info (11902): Backing up file "Sdram_Control_4Port/Sdram_PLL.v" to "Sdram_Control_4Port/Sdram_PLL.BAK.v"
Info (11837): Started upgrading IP component altera_pll with file "Sdram_Control_4Port/Sdram_PLL.v"
Info (11902): Backing up file "v/MAC_3.v" to "v/MAC_3.BAK.v"
Info (11837): Started upgrading IP component altera_mult_add with file "v/MAC_3.v"
Info (11902): Backing up file "v/PLL.v" to "v/PLL.BAK.v"
Info (11837): Started upgrading IP component ALTPLL with file "v/PLL.v"
Info (11902): Backing up file "v/Line_Buffer.v" to "v/Line_Buffer.BAK.v"
Info (11837): Started upgrading IP component Shift register (RAM-based) with file "v/Line_Buffer.v"
Info (11131): Completed upgrading IP component FIFO with file "Sdram_Control_4Port/Sdram_WR_FIFO.v"
Info (11131): Completed upgrading IP component FIFO with file "Sdram_Control_4Port/Sdram_RD_FIFO.v"
Info (11131): Completed upgrading IP component altera_pll with file "Sdram_Control_4Port/Sdram_PLL.v"
Info (11131): Completed upgrading IP component altera_mult_add with file "v/MAC_3.v"
Info (11131): Completed upgrading IP component ALTPLL with file "v/PLL.v"
Info (11131): Completed upgrading IP component Shift register (RAM-based) with file "v/Line_Buffer.v"
Info (23030): Evaluation of Tcl script h:/intelfpga/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 793 megabytes
    Info: Processing ended: Sun Jun 11 09:46:41 2017
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:00:30


