22:46:09
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sun Jul 19 23:08:18 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@E: CG243 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":7:1:7:6|Expecting ) or comma delimiter
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jul 19 23:08:18 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jul 19 23:08:18 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sun Jul 19 23:08:28 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@E: CG243 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":7:1:7:6|Expecting ) or comma delimiter
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jul 19 23:08:28 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jul 19 23:08:28 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sun Jul 19 23:08:48 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@E: CG243 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":7:1:7:6|Expecting ) or comma delimiter
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jul 19 23:08:49 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jul 19 23:08:49 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sun Jul 19 23:09:20 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@E: CS187 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:0:13:5|Expecting ;
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jul 19 23:09:20 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jul 19 23:09:20 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sun Jul 19 23:09:38 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
Verilog syntax check successful!
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jul 19 23:09:38 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jul 19 23:09:38 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jul 19 23:09:39 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jul 19 23:09:40 2020

###########################################################]
Pre-mapping Report

# Sun Jul 19 23:09:40 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jul 19 23:09:40 2020

###########################################################]
Map & Optimize Report

# Sun Jul 19 23:09:41 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jul 19 23:09:42 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 8
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jul 19 23:09:42 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 24
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 24
used logic cells: 0
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Sun Jul 19 23:15:14 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jul 19 23:15:14 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jul 19 23:15:14 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jul 19 23:15:14 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jul 19 23:15:15 2020

###########################################################]
Pre-mapping Report

# Sun Jul 19 23:15:15 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jul 19 23:15:16 2020

###########################################################]
Map & Optimize Report

# Sun Jul 19 23:15:16 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jul 19 23:15:17 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 8
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jul 19 23:15:17 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 01:39:52 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@E: CG243 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":12:1:12:5|Expecting ) or comma delimiter
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:39:52 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:39:52 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 01:39:58 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@E: CG243 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":12:1:12:5|Expecting ) or comma delimiter
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:39:58 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:39:58 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 01:40:14 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@E: CS187 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":49:0:49:5|Expecting ,
@E: CS187 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":64:0:64:8|Expecting endmodule
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:40:14 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:40:14 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 01:40:31 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@E: CS187 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":49:0:49:5|Expecting ,
@E: CS187 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":64:0:64:8|Expecting endmodule
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:40:31 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:40:31 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 01:44:28 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
Verilog syntax check successful!
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Synthesizing module seven_seg_counter in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":5:8:5:19|Removing wire o_Segment1_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":6:8:6:19|Removing wire o_Segment1_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":7:8:7:19|Removing wire o_Segment1_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":8:8:8:19|Removing wire o_Segment1_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|Removing wire o_Segment1_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|Removing wire o_Segment1_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|Removing wire o_Segment1_G, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|Removing wire o_Segment2_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|Removing wire o_Segment2_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|Removing wire o_Segment2_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":15:8:15:19|Removing wire o_Segment2_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":16:8:16:19|Removing wire o_Segment2_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":17:8:17:19|Removing wire o_Segment2_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":18:8:18:19|Removing wire o_Segment2_G, as there is no assignment to it.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":90:0:90:5|Pruning unused register r_disp2[6:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":67:0:67:5|Pruning unused register r_disp1[6:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Pruning unused register timer[24:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Pruning unused register current_time[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":5:8:5:19|*Output o_Segment1_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":6:8:6:19|*Output o_Segment1_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":7:8:7:19|*Output o_Segment1_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":8:8:8:19|*Output o_Segment1_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|*Output o_Segment1_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|*Output o_Segment1_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|*Output o_Segment1_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|*Output o_Segment2_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|*Output o_Segment2_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|*Output o_Segment2_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":15:8:15:19|*Output o_Segment2_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":16:8:16:19|*Output o_Segment2_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":17:8:17:19|*Output o_Segment2_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":18:8:18:19|*Output o_Segment2_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":4:7:4:11|Input i_Clk is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:44:28 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:44:28 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:44:28 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:44:29 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 01:44:29 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: BN115 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":31:18:31:20|Removing instance asd (in view: work.hello_world(verilog)) of type view:work.seven_seg_counter(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver o_Segment1_A_t (in view: work.hello_world(verilog)) on net o_Segment1_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_B_t (in view: work.hello_world(verilog)) on net o_Segment1_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_C_t (in view: work.hello_world(verilog)) on net o_Segment1_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_D_t (in view: work.hello_world(verilog)) on net o_Segment1_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_E_t (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_F_t (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_G_t (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment2_A_t (in view: work.hello_world(verilog)) on net o_Segment2_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment2_B_t (in view: work.hello_world(verilog)) on net o_Segment2_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment2_C_t (in view: work.hello_world(verilog)) on net o_Segment2_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:44:29 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 01:44:30 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO111 :|Tristate driver o_Segment1_A_t (in view: work.hello_world(verilog)) on net o_Segment1_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_B_t (in view: work.hello_world(verilog)) on net o_Segment1_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_C_t (in view: work.hello_world(verilog)) on net o_Segment1_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_D_t (in view: work.hello_world(verilog)) on net o_Segment1_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_E_t (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_F_t (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_G_t (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment2_A_t (in view: work.hello_world(verilog)) on net o_Segment2_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment2_B_t (in view: work.hello_world(verilog)) on net o_Segment2_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment2_C_t (in view: work.hello_world(verilog)) on net o_Segment2_C (in view: work.hello_world(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 01:44:30 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 23
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:44:30 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
ex_project_Implmnt: newer file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...
Warning: The terminal o_Segment2_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_Clk, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 01:47:03 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@E: CG288 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":55:0:55:5|Expecting delimiter: , or ;
@E: CS187 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":64:0:64:8|Expecting endmodule
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:47:03 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:47:03 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 01:47:14 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
Verilog syntax check successful!
Selecting top level module seven_seg_counter
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Synthesizing module seven_seg_counter in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":5:8:5:19|Removing wire o_Segment1_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":6:8:6:19|Removing wire o_Segment1_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":7:8:7:19|Removing wire o_Segment1_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":8:8:8:19|Removing wire o_Segment1_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|Removing wire o_Segment1_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|Removing wire o_Segment1_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|Removing wire o_Segment1_G, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|Removing wire o_Segment2_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|Removing wire o_Segment2_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|Removing wire o_Segment2_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":15:8:15:19|Removing wire o_Segment2_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":16:8:16:19|Removing wire o_Segment2_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":17:8:17:19|Removing wire o_Segment2_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":18:8:18:19|Removing wire o_Segment2_G, as there is no assignment to it.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":90:0:90:5|Pruning unused register r_disp2[6:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":67:0:67:5|Pruning unused register r_disp1[6:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Pruning unused register timer[24:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Pruning unused register current_time[7:0]. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":5:8:5:19|*Output o_Segment1_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":6:8:6:19|*Output o_Segment1_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":7:8:7:19|*Output o_Segment1_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":8:8:8:19|*Output o_Segment1_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|*Output o_Segment1_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|*Output o_Segment1_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|*Output o_Segment1_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|*Output o_Segment2_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|*Output o_Segment2_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|*Output o_Segment2_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":15:8:15:19|*Output o_Segment2_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":16:8:16:19|*Output o_Segment2_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":17:8:17:19|*Output o_Segment2_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":18:8:18:19|*Output o_Segment2_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":4:7:4:11|Input i_Clk is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:47:14 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Selected library: work cell: seven_seg_counter view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Selected library: work cell: seven_seg_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:47:14 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:47:14 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Selected library: work cell: seven_seg_counter view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Selected library: work cell: seven_seg_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:47:15 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 01:47:15 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":5:8:5:19|Tristate driver o_Segment1_A (in view: work.seven_seg_counter(verilog)) on net o_Segment1_A (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":6:8:6:19|Tristate driver o_Segment1_B (in view: work.seven_seg_counter(verilog)) on net o_Segment1_B (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":7:8:7:19|Tristate driver o_Segment1_C (in view: work.seven_seg_counter(verilog)) on net o_Segment1_C (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":8:8:8:19|Tristate driver o_Segment1_D (in view: work.seven_seg_counter(verilog)) on net o_Segment1_D (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|Tristate driver o_Segment1_E (in view: work.seven_seg_counter(verilog)) on net o_Segment1_E (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|Tristate driver o_Segment1_F (in view: work.seven_seg_counter(verilog)) on net o_Segment1_F (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|Tristate driver o_Segment1_G (in view: work.seven_seg_counter(verilog)) on net o_Segment1_G (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|Tristate driver o_Segment2_A (in view: work.seven_seg_counter(verilog)) on net o_Segment2_A (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|Tristate driver o_Segment2_B (in view: work.seven_seg_counter(verilog)) on net o_Segment2_B (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|Tristate driver o_Segment2_C (in view: work.seven_seg_counter(verilog)) on net o_Segment2_C (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist seven_seg_counter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:47:16 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 01:47:16 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":18:8:18:19|Tristate driver o_Segment2_G (in view: work.seven_seg_counter(verilog)) on net o_Segment2_G (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":17:8:17:19|Tristate driver o_Segment2_F (in view: work.seven_seg_counter(verilog)) on net o_Segment2_F (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":16:8:16:19|Tristate driver o_Segment2_E (in view: work.seven_seg_counter(verilog)) on net o_Segment2_E (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":15:8:15:19|Tristate driver o_Segment2_D (in view: work.seven_seg_counter(verilog)) on net o_Segment2_D (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|Tristate driver o_Segment2_C (in view: work.seven_seg_counter(verilog)) on net o_Segment2_C (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|Tristate driver o_Segment2_B (in view: work.seven_seg_counter(verilog)) on net o_Segment2_B (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|Tristate driver o_Segment2_A (in view: work.seven_seg_counter(verilog)) on net o_Segment2_A (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|Tristate driver o_Segment1_G (in view: work.seven_seg_counter(verilog)) on net o_Segment1_G (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|Tristate driver o_Segment1_F (in view: work.seven_seg_counter(verilog)) on net o_Segment1_F (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|Tristate driver o_Segment1_E (in view: work.seven_seg_counter(verilog)) on net o_Segment1_E (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 01:47:17 2020
#


Top view:               seven_seg_counter
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for seven_seg_counter 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 15
I/O primitives: 14
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:47:17 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter...
Warning: The terminal o_Segment2_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: seven_seg_counter

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_Clk, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	14/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	14/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design seven_seg_counter
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design seven_seg_counter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\seven_seg_counter_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\seven_seg_counter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\seven_seg_counter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\seven_seg_counter_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\seven_seg_counter_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\seven_seg_counter_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\seven_seg_counter_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 01:50:05 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Synthesizing module seven_seg_counter in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":5:8:5:19|Removing wire o_Segment1_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":6:8:6:19|Removing wire o_Segment1_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":7:8:7:19|Removing wire o_Segment1_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":8:8:8:19|Removing wire o_Segment1_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|Removing wire o_Segment1_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|Removing wire o_Segment1_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|Removing wire o_Segment1_G, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|Removing wire o_Segment2_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|Removing wire o_Segment2_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|Removing wire o_Segment2_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":15:8:15:19|Removing wire o_Segment2_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":16:8:16:19|Removing wire o_Segment2_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":17:8:17:19|Removing wire o_Segment2_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":18:8:18:19|Removing wire o_Segment2_G, as there is no assignment to it.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":90:0:90:5|Pruning unused register r_disp2[6:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":67:0:67:5|Pruning unused register r_disp1[6:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Pruning unused register timer[24:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Pruning unused register current_time[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":5:8:5:19|*Output o_Segment1_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":6:8:6:19|*Output o_Segment1_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":7:8:7:19|*Output o_Segment1_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":8:8:8:19|*Output o_Segment1_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|*Output o_Segment1_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|*Output o_Segment1_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|*Output o_Segment1_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|*Output o_Segment2_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|*Output o_Segment2_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|*Output o_Segment2_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":15:8:15:19|*Output o_Segment2_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":16:8:16:19|*Output o_Segment2_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":17:8:17:19|*Output o_Segment2_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":18:8:18:19|*Output o_Segment2_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":4:7:4:11|Input i_Clk is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:50:05 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:50:05 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:50:05 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:50:06 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 01:50:06 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: BN115 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":30:18:30:20|Removing instance asd (in view: work.hello_world(verilog)) of type view:work.seven_seg_counter(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver o_Segment1_A_t (in view: work.hello_world(verilog)) on net o_Segment1_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_B_t (in view: work.hello_world(verilog)) on net o_Segment1_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_C_t (in view: work.hello_world(verilog)) on net o_Segment1_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_D_t (in view: work.hello_world(verilog)) on net o_Segment1_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_E_t (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_F_t (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_G_t (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment2_A_t (in view: work.hello_world(verilog)) on net o_Segment2_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment2_B_t (in view: work.hello_world(verilog)) on net o_Segment2_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment2_C_t (in view: work.hello_world(verilog)) on net o_Segment2_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:50:07 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 01:50:07 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO111 :|Tristate driver o_Segment1_A_t (in view: work.hello_world(verilog)) on net o_Segment1_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_B_t (in view: work.hello_world(verilog)) on net o_Segment1_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_C_t (in view: work.hello_world(verilog)) on net o_Segment1_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_D_t (in view: work.hello_world(verilog)) on net o_Segment1_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_E_t (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_F_t (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment1_G_t (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment2_A_t (in view: work.hello_world(verilog)) on net o_Segment2_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment2_B_t (in view: work.hello_world(verilog)) on net o_Segment2_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver o_Segment2_C_t (in view: work.hello_world(verilog)) on net o_Segment2_C (in view: work.hello_world(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 01:50:08 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 23
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:50:08 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...
Warning: The terminal o_Segment2_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_Clk, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 01:52:50 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module seven_seg_counter
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Synthesizing module seven_seg_counter in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":5:8:5:19|Removing wire o_Segment1_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":6:8:6:19|Removing wire o_Segment1_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":7:8:7:19|Removing wire o_Segment1_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":8:8:8:19|Removing wire o_Segment1_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|Removing wire o_Segment1_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|Removing wire o_Segment1_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|Removing wire o_Segment1_G, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|Removing wire o_Segment2_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|Removing wire o_Segment2_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|Removing wire o_Segment2_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":15:8:15:19|Removing wire o_Segment2_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":16:8:16:19|Removing wire o_Segment2_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":17:8:17:19|Removing wire o_Segment2_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":18:8:18:19|Removing wire o_Segment2_G, as there is no assignment to it.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":90:0:90:5|Pruning unused register r_disp2[6:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":67:0:67:5|Pruning unused register r_disp1[6:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Pruning unused register timer[24:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Pruning unused register current_time[7:0]. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":5:8:5:19|*Output o_Segment1_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":6:8:6:19|*Output o_Segment1_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":7:8:7:19|*Output o_Segment1_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":8:8:8:19|*Output o_Segment1_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|*Output o_Segment1_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|*Output o_Segment1_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|*Output o_Segment1_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|*Output o_Segment2_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|*Output o_Segment2_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|*Output o_Segment2_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":15:8:15:19|*Output o_Segment2_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":16:8:16:19|*Output o_Segment2_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":17:8:17:19|*Output o_Segment2_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":18:8:18:19|*Output o_Segment2_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":4:7:4:11|Input i_Clk is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:52:50 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Selected library: work cell: seven_seg_counter view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Selected library: work cell: seven_seg_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:52:50 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:52:50 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Selected library: work cell: seven_seg_counter view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Selected library: work cell: seven_seg_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:52:51 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 01:52:51 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":5:8:5:19|Tristate driver o_Segment1_A (in view: work.seven_seg_counter(verilog)) on net o_Segment1_A (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":6:8:6:19|Tristate driver o_Segment1_B (in view: work.seven_seg_counter(verilog)) on net o_Segment1_B (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":7:8:7:19|Tristate driver o_Segment1_C (in view: work.seven_seg_counter(verilog)) on net o_Segment1_C (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":8:8:8:19|Tristate driver o_Segment1_D (in view: work.seven_seg_counter(verilog)) on net o_Segment1_D (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|Tristate driver o_Segment1_E (in view: work.seven_seg_counter(verilog)) on net o_Segment1_E (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|Tristate driver o_Segment1_F (in view: work.seven_seg_counter(verilog)) on net o_Segment1_F (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|Tristate driver o_Segment1_G (in view: work.seven_seg_counter(verilog)) on net o_Segment1_G (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|Tristate driver o_Segment2_A (in view: work.seven_seg_counter(verilog)) on net o_Segment2_A (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|Tristate driver o_Segment2_B (in view: work.seven_seg_counter(verilog)) on net o_Segment2_B (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|Tristate driver o_Segment2_C (in view: work.seven_seg_counter(verilog)) on net o_Segment2_C (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist seven_seg_counter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:52:52 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 01:52:52 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":18:8:18:19|Tristate driver o_Segment2_G (in view: work.seven_seg_counter(verilog)) on net o_Segment2_G (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":17:8:17:19|Tristate driver o_Segment2_F (in view: work.seven_seg_counter(verilog)) on net o_Segment2_F (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":16:8:16:19|Tristate driver o_Segment2_E (in view: work.seven_seg_counter(verilog)) on net o_Segment2_E (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":15:8:15:19|Tristate driver o_Segment2_D (in view: work.seven_seg_counter(verilog)) on net o_Segment2_D (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|Tristate driver o_Segment2_C (in view: work.seven_seg_counter(verilog)) on net o_Segment2_C (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|Tristate driver o_Segment2_B (in view: work.seven_seg_counter(verilog)) on net o_Segment2_B (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|Tristate driver o_Segment2_A (in view: work.seven_seg_counter(verilog)) on net o_Segment2_A (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|Tristate driver o_Segment1_G (in view: work.seven_seg_counter(verilog)) on net o_Segment1_G (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|Tristate driver o_Segment1_F (in view: work.seven_seg_counter(verilog)) on net o_Segment1_F (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|Tristate driver o_Segment1_E (in view: work.seven_seg_counter(verilog)) on net o_Segment1_E (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 01:52:53 2020
#


Top view:               seven_seg_counter
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for seven_seg_counter 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 15
I/O primitives: 14
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:52:53 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter...
Warning: The terminal o_Segment2_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: seven_seg_counter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_Clk, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	14/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	14/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design seven_seg_counter
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design seven_seg_counter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\seven_seg_counter_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\seven_seg_counter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\seven_seg_counter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\seven_seg_counter_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\seven_seg_counter_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\seven_seg_counter_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\seven_seg_counter_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 01:59:29 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module seven_seg_counter
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Synthesizing module seven_seg_counter in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":5:8:5:19|Removing wire o_Segment1_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":6:8:6:19|Removing wire o_Segment1_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":7:8:7:19|Removing wire o_Segment1_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":8:8:8:19|Removing wire o_Segment1_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|Removing wire o_Segment1_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|Removing wire o_Segment1_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|Removing wire o_Segment1_G, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|Removing wire o_Segment2_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|Removing wire o_Segment2_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|Removing wire o_Segment2_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":15:8:15:19|Removing wire o_Segment2_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":16:8:16:19|Removing wire o_Segment2_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":17:8:17:19|Removing wire o_Segment2_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":18:8:18:19|Removing wire o_Segment2_G, as there is no assignment to it.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":90:0:90:5|Pruning unused register r_disp2[6:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":67:0:67:5|Pruning unused register r_disp1[6:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Pruning unused register timer[24:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Pruning unused register current_time[7:0]. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":5:8:5:19|*Output o_Segment1_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":6:8:6:19|*Output o_Segment1_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":7:8:7:19|*Output o_Segment1_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":8:8:8:19|*Output o_Segment1_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|*Output o_Segment1_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|*Output o_Segment1_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|*Output o_Segment1_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|*Output o_Segment2_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|*Output o_Segment2_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|*Output o_Segment2_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":15:8:15:19|*Output o_Segment2_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":16:8:16:19|*Output o_Segment2_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":17:8:17:19|*Output o_Segment2_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":18:8:18:19|*Output o_Segment2_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":4:7:4:11|Input i_Clk is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:59:30 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Selected library: work cell: seven_seg_counter view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Selected library: work cell: seven_seg_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:59:30 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:59:30 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Selected library: work cell: seven_seg_counter view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Selected library: work cell: seven_seg_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 01:59:31 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 01:59:31 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":5:8:5:19|Tristate driver o_Segment1_A (in view: work.seven_seg_counter(verilog)) on net o_Segment1_A (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":6:8:6:19|Tristate driver o_Segment1_B (in view: work.seven_seg_counter(verilog)) on net o_Segment1_B (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":7:8:7:19|Tristate driver o_Segment1_C (in view: work.seven_seg_counter(verilog)) on net o_Segment1_C (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":8:8:8:19|Tristate driver o_Segment1_D (in view: work.seven_seg_counter(verilog)) on net o_Segment1_D (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|Tristate driver o_Segment1_E (in view: work.seven_seg_counter(verilog)) on net o_Segment1_E (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|Tristate driver o_Segment1_F (in view: work.seven_seg_counter(verilog)) on net o_Segment1_F (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|Tristate driver o_Segment1_G (in view: work.seven_seg_counter(verilog)) on net o_Segment1_G (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|Tristate driver o_Segment2_A (in view: work.seven_seg_counter(verilog)) on net o_Segment2_A (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|Tristate driver o_Segment2_B (in view: work.seven_seg_counter(verilog)) on net o_Segment2_B (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|Tristate driver o_Segment2_C (in view: work.seven_seg_counter(verilog)) on net o_Segment2_C (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist seven_seg_counter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:59:31 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 01:59:32 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":18:8:18:19|Tristate driver o_Segment2_G (in view: work.seven_seg_counter(verilog)) on net o_Segment2_G (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":17:8:17:19|Tristate driver o_Segment2_F (in view: work.seven_seg_counter(verilog)) on net o_Segment2_F (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":16:8:16:19|Tristate driver o_Segment2_E (in view: work.seven_seg_counter(verilog)) on net o_Segment2_E (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":15:8:15:19|Tristate driver o_Segment2_D (in view: work.seven_seg_counter(verilog)) on net o_Segment2_D (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|Tristate driver o_Segment2_C (in view: work.seven_seg_counter(verilog)) on net o_Segment2_C (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|Tristate driver o_Segment2_B (in view: work.seven_seg_counter(verilog)) on net o_Segment2_B (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|Tristate driver o_Segment2_A (in view: work.seven_seg_counter(verilog)) on net o_Segment2_A (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|Tristate driver o_Segment1_G (in view: work.seven_seg_counter(verilog)) on net o_Segment1_G (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|Tristate driver o_Segment1_F (in view: work.seven_seg_counter(verilog)) on net o_Segment1_F (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|Tristate driver o_Segment1_E (in view: work.seven_seg_counter(verilog)) on net o_Segment1_E (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 01:59:32 2020
#


Top view:               seven_seg_counter
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for seven_seg_counter 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 15
I/O primitives: 14
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 01:59:32 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter...
Warning: The terminal o_Segment2_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: seven_seg_counter

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_Clk, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	14/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	14/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design seven_seg_counter
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design seven_seg_counter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\seven_seg_counter_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\seven_seg_counter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\seven_seg_counter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\seven_seg_counter_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\seven_seg_counter_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\seven_seg_counter_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\seven_seg_counter_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 02:03:49 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
@I::"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module seven_seg_counter
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Synthesizing module seven_seg_counter in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":5:8:5:19|Removing wire o_Segment1_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":6:8:6:19|Removing wire o_Segment1_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":7:8:7:19|Removing wire o_Segment1_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":8:8:8:19|Removing wire o_Segment1_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|Removing wire o_Segment1_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|Removing wire o_Segment1_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|Removing wire o_Segment1_G, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|Removing wire o_Segment2_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|Removing wire o_Segment2_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|Removing wire o_Segment2_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":15:8:15:19|Removing wire o_Segment2_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":16:8:16:19|Removing wire o_Segment2_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":17:8:17:19|Removing wire o_Segment2_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":18:8:18:19|Removing wire o_Segment2_G, as there is no assignment to it.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":90:0:90:5|Pruning unused register r_disp2[6:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":67:0:67:5|Pruning unused register r_disp1[6:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Pruning unused register timer[24:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":57:0:57:5|Pruning unused register current_time[7:0]. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":5:8:5:19|*Output o_Segment1_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":6:8:6:19|*Output o_Segment1_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":7:8:7:19|*Output o_Segment1_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":8:8:8:19|*Output o_Segment1_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|*Output o_Segment1_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|*Output o_Segment1_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|*Output o_Segment1_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|*Output o_Segment2_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|*Output o_Segment2_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|*Output o_Segment2_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":15:8:15:19|*Output o_Segment2_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":16:8:16:19|*Output o_Segment2_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":17:8:17:19|*Output o_Segment2_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":18:8:18:19|*Output o_Segment2_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":4:7:4:11|Input i_Clk is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:03:49 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Selected library: work cell: seven_seg_counter view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Selected library: work cell: seven_seg_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:03:49 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:03:49 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Selected library: work cell: seven_seg_counter view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\7_seg_counter.v":1:7:1:23|Selected library: work cell: seven_seg_counter view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:03:50 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 02:03:50 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":5:8:5:19|Tristate driver o_Segment1_A (in view: work.seven_seg_counter(verilog)) on net o_Segment1_A (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":6:8:6:19|Tristate driver o_Segment1_B (in view: work.seven_seg_counter(verilog)) on net o_Segment1_B (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":7:8:7:19|Tristate driver o_Segment1_C (in view: work.seven_seg_counter(verilog)) on net o_Segment1_C (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":8:8:8:19|Tristate driver o_Segment1_D (in view: work.seven_seg_counter(verilog)) on net o_Segment1_D (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|Tristate driver o_Segment1_E (in view: work.seven_seg_counter(verilog)) on net o_Segment1_E (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|Tristate driver o_Segment1_F (in view: work.seven_seg_counter(verilog)) on net o_Segment1_F (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|Tristate driver o_Segment1_G (in view: work.seven_seg_counter(verilog)) on net o_Segment1_G (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|Tristate driver o_Segment2_A (in view: work.seven_seg_counter(verilog)) on net o_Segment2_A (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|Tristate driver o_Segment2_B (in view: work.seven_seg_counter(verilog)) on net o_Segment2_B (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|Tristate driver o_Segment2_C (in view: work.seven_seg_counter(verilog)) on net o_Segment2_C (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist seven_seg_counter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:03:51 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 02:03:51 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":18:8:18:19|Tristate driver o_Segment2_G (in view: work.seven_seg_counter(verilog)) on net o_Segment2_G (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":17:8:17:19|Tristate driver o_Segment2_F (in view: work.seven_seg_counter(verilog)) on net o_Segment2_F (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":16:8:16:19|Tristate driver o_Segment2_E (in view: work.seven_seg_counter(verilog)) on net o_Segment2_E (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":15:8:15:19|Tristate driver o_Segment2_D (in view: work.seven_seg_counter(verilog)) on net o_Segment2_D (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":14:8:14:19|Tristate driver o_Segment2_C (in view: work.seven_seg_counter(verilog)) on net o_Segment2_C (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":13:8:13:19|Tristate driver o_Segment2_B (in view: work.seven_seg_counter(verilog)) on net o_Segment2_B (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":12:8:12:19|Tristate driver o_Segment2_A (in view: work.seven_seg_counter(verilog)) on net o_Segment2_A (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":11:8:11:19|Tristate driver o_Segment1_G (in view: work.seven_seg_counter(verilog)) on net o_Segment1_G (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":10:8:10:19|Tristate driver o_Segment1_F (in view: work.seven_seg_counter(verilog)) on net o_Segment1_F (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\7_seg_counter.v":9:8:9:19|Tristate driver o_Segment1_E (in view: work.seven_seg_counter(verilog)) on net o_Segment1_E (in view: work.seven_seg_counter(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 02:03:52 2020
#


Top view:               seven_seg_counter
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for seven_seg_counter 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 15
I/O primitives: 14
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:03:52 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter...
Warning: The terminal o_Segment2_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: seven_seg_counter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_Clk, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	14/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	14/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\seven_seg_counter_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design seven_seg_counter
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design seven_seg_counter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\seven_seg_counter_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\seven_seg_counter_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\seven_seg_counter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\seven_seg_counter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\seven_seg_counter_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\seven_seg_counter_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\seven_seg_counter_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\seven_seg_counter_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\seven_seg_counter_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-seven_seg_counter" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 02:05:07 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:8:13:19|Removing wire o_Segment1_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":14:8:14:19|Removing wire o_Segment1_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":15:8:15:19|Removing wire o_Segment1_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":16:8:16:19|Removing wire o_Segment1_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":17:8:17:19|Removing wire o_Segment1_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:8:18:19|Removing wire o_Segment1_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:8:19:19|Removing wire o_Segment1_G, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":20:8:20:19|Removing wire o_Segment2_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":21:8:21:19|Removing wire o_Segment2_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":22:8:22:19|Removing wire o_Segment2_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":23:8:23:19|Removing wire o_Segment2_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":24:8:24:19|Removing wire o_Segment2_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:8:25:19|Removing wire o_Segment2_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:8:26:19|Removing wire o_Segment2_G, as there is no assignment to it.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:8:13:19|*Output o_Segment1_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":14:8:14:19|*Output o_Segment1_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":15:8:15:19|*Output o_Segment1_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":16:8:16:19|*Output o_Segment1_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":17:8:17:19|*Output o_Segment1_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:8:18:19|*Output o_Segment1_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:8:19:19|*Output o_Segment1_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":20:8:20:19|*Output o_Segment2_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":21:8:21:19|*Output o_Segment2_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":22:8:22:19|*Output o_Segment2_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":23:8:23:19|*Output o_Segment2_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":24:8:24:19|*Output o_Segment2_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:8:25:19|*Output o_Segment2_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:8:26:19|*Output o_Segment2_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:05:07 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:05:07 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:05:08 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:05:09 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 02:05:09 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":13:8:13:19|Tristate driver o_Segment1_A (in view: work.hello_world(verilog)) on net o_Segment1_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":14:8:14:19|Tristate driver o_Segment1_B (in view: work.hello_world(verilog)) on net o_Segment1_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":15:8:15:19|Tristate driver o_Segment1_C (in view: work.hello_world(verilog)) on net o_Segment1_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":16:8:16:19|Tristate driver o_Segment1_D (in view: work.hello_world(verilog)) on net o_Segment1_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":17:8:17:19|Tristate driver o_Segment1_E (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:8:18:19|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:8:19:19|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":20:8:20:19|Tristate driver o_Segment2_A (in view: work.hello_world(verilog)) on net o_Segment2_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":21:8:21:19|Tristate driver o_Segment2_B (in view: work.hello_world(verilog)) on net o_Segment2_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":22:8:22:19|Tristate driver o_Segment2_C (in view: work.hello_world(verilog)) on net o_Segment2_C (in view: work.hello_world(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:05:09 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 02:05:09 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:8:26:19|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":25:8:25:19|Tristate driver o_Segment2_F (in view: work.hello_world(verilog)) on net o_Segment2_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":24:8:24:19|Tristate driver o_Segment2_E (in view: work.hello_world(verilog)) on net o_Segment2_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":23:8:23:19|Tristate driver o_Segment2_D (in view: work.hello_world(verilog)) on net o_Segment2_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":22:8:22:19|Tristate driver o_Segment2_C (in view: work.hello_world(verilog)) on net o_Segment2_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":21:8:21:19|Tristate driver o_Segment2_B (in view: work.hello_world(verilog)) on net o_Segment2_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":20:8:20:19|Tristate driver o_Segment2_A (in view: work.hello_world(verilog)) on net o_Segment2_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:8:19:19|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:8:18:19|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":17:8:17:19|Tristate driver o_Segment1_E (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 02:05:10 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 22
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:05:10 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
ex_project_Implmnt: newer file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...
Warning: The terminal o_Segment2_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 02:06:14 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:8:13:19|Removing wire o_Segment1_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":14:8:14:19|Removing wire o_Segment1_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":15:8:15:19|Removing wire o_Segment1_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":16:8:16:19|Removing wire o_Segment1_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":17:8:17:19|Removing wire o_Segment1_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:8:18:19|Removing wire o_Segment1_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:8:19:19|Removing wire o_Segment1_G, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":20:8:20:19|Removing wire o_Segment2_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":21:8:21:19|Removing wire o_Segment2_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":22:8:22:19|Removing wire o_Segment2_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":23:8:23:19|Removing wire o_Segment2_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":24:8:24:19|Removing wire o_Segment2_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:8:25:19|Removing wire o_Segment2_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:8:26:19|Removing wire o_Segment2_G, as there is no assignment to it.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:8:13:19|*Output o_Segment1_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":14:8:14:19|*Output o_Segment1_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":15:8:15:19|*Output o_Segment1_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":16:8:16:19|*Output o_Segment1_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":17:8:17:19|*Output o_Segment1_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:8:18:19|*Output o_Segment1_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:8:19:19|*Output o_Segment1_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":20:8:20:19|*Output o_Segment2_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":21:8:21:19|*Output o_Segment2_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":22:8:22:19|*Output o_Segment2_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":23:8:23:19|*Output o_Segment2_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":24:8:24:19|*Output o_Segment2_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:8:25:19|*Output o_Segment2_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:8:26:19|*Output o_Segment2_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:06:14 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:06:14 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:06:14 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:06:15 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 02:06:16 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":13:8:13:19|Tristate driver o_Segment1_A (in view: work.hello_world(verilog)) on net o_Segment1_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":14:8:14:19|Tristate driver o_Segment1_B (in view: work.hello_world(verilog)) on net o_Segment1_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":15:8:15:19|Tristate driver o_Segment1_C (in view: work.hello_world(verilog)) on net o_Segment1_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":16:8:16:19|Tristate driver o_Segment1_D (in view: work.hello_world(verilog)) on net o_Segment1_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":17:8:17:19|Tristate driver o_Segment1_E (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:8:18:19|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:8:19:19|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":20:8:20:19|Tristate driver o_Segment2_A (in view: work.hello_world(verilog)) on net o_Segment2_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":21:8:21:19|Tristate driver o_Segment2_B (in view: work.hello_world(verilog)) on net o_Segment2_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":22:8:22:19|Tristate driver o_Segment2_C (in view: work.hello_world(verilog)) on net o_Segment2_C (in view: work.hello_world(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:06:16 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 02:06:16 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:8:26:19|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":25:8:25:19|Tristate driver o_Segment2_F (in view: work.hello_world(verilog)) on net o_Segment2_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":24:8:24:19|Tristate driver o_Segment2_E (in view: work.hello_world(verilog)) on net o_Segment2_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":23:8:23:19|Tristate driver o_Segment2_D (in view: work.hello_world(verilog)) on net o_Segment2_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":22:8:22:19|Tristate driver o_Segment2_C (in view: work.hello_world(verilog)) on net o_Segment2_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":21:8:21:19|Tristate driver o_Segment2_B (in view: work.hello_world(verilog)) on net o_Segment2_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":20:8:20:19|Tristate driver o_Segment2_A (in view: work.hello_world(verilog)) on net o_Segment2_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:8:19:19|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:8:18:19|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":17:8:17:19|Tristate driver o_Segment1_E (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 02:06:17 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 22
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:06:17 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...
Warning: The terminal o_Segment2_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 02:07:55 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:8:18:19|Removing wire o_Segment1_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:8:19:19|Removing wire o_Segment1_G, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":20:8:20:19|Removing wire o_Segment2_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":21:8:21:19|Removing wire o_Segment2_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":22:8:22:19|Removing wire o_Segment2_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":23:8:23:19|Removing wire o_Segment2_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":24:8:24:19|Removing wire o_Segment2_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:8:25:19|Removing wire o_Segment2_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:8:26:19|Removing wire o_Segment2_G, as there is no assignment to it.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:8:18:19|*Output o_Segment1_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:8:19:19|*Output o_Segment1_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":20:8:20:19|*Output o_Segment2_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":21:8:21:19|*Output o_Segment2_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":22:8:22:19|*Output o_Segment2_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":23:8:23:19|*Output o_Segment2_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":24:8:24:19|*Output o_Segment2_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:8:25:19|*Output o_Segment2_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:8:26:19|*Output o_Segment2_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:07:56 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:07:56 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:07:56 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:07:57 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 02:07:57 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:8:18:19|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:8:19:19|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":20:8:20:19|Tristate driver o_Segment2_A (in view: work.hello_world(verilog)) on net o_Segment2_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":21:8:21:19|Tristate driver o_Segment2_B (in view: work.hello_world(verilog)) on net o_Segment2_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":22:8:22:19|Tristate driver o_Segment2_C (in view: work.hello_world(verilog)) on net o_Segment2_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":23:8:23:19|Tristate driver o_Segment2_D (in view: work.hello_world(verilog)) on net o_Segment2_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":24:8:24:19|Tristate driver o_Segment2_E (in view: work.hello_world(verilog)) on net o_Segment2_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":25:8:25:19|Tristate driver o_Segment2_F (in view: work.hello_world(verilog)) on net o_Segment2_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:8:26:19|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:8:26:19|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:07:57 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 02:07:57 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:8:26:19|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":25:8:25:19|Tristate driver o_Segment2_F (in view: work.hello_world(verilog)) on net o_Segment2_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":24:8:24:19|Tristate driver o_Segment2_E (in view: work.hello_world(verilog)) on net o_Segment2_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":23:8:23:19|Tristate driver o_Segment2_D (in view: work.hello_world(verilog)) on net o_Segment2_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":22:8:22:19|Tristate driver o_Segment2_C (in view: work.hello_world(verilog)) on net o_Segment2_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":21:8:21:19|Tristate driver o_Segment2_B (in view: work.hello_world(verilog)) on net o_Segment2_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":20:8:20:19|Tristate driver o_Segment2_A (in view: work.hello_world(verilog)) on net o_Segment2_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:8:19:19|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:8:18:19|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 02:07:58 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 22
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:07:58 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...
Warning: The terminal o_Segment2_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 21
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 21
used logic cells: 1
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 5 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 02:11:33 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:8:13:19|Removing wire o_Segment1_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":14:8:14:19|Removing wire o_Segment1_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":15:8:15:19|Removing wire o_Segment1_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":16:8:16:19|Removing wire o_Segment1_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":17:8:17:19|Removing wire o_Segment1_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:8:18:19|Removing wire o_Segment1_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:8:19:19|Removing wire o_Segment1_G, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:8:25:19|Removing wire o_Segment2_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:8:26:19|Removing wire o_Segment2_G, as there is no assignment to it.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:8:13:19|*Output o_Segment1_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":14:8:14:19|*Output o_Segment1_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":15:8:15:19|*Output o_Segment1_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":16:8:16:19|*Output o_Segment1_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":17:8:17:19|*Output o_Segment1_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:8:18:19|*Output o_Segment1_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:8:19:19|*Output o_Segment1_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:8:25:19|*Output o_Segment2_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:8:26:19|*Output o_Segment2_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:11:34 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:11:34 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:11:34 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:11:35 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 02:11:35 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":13:8:13:19|Tristate driver o_Segment1_A (in view: work.hello_world(verilog)) on net o_Segment1_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":14:8:14:19|Tristate driver o_Segment1_B (in view: work.hello_world(verilog)) on net o_Segment1_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":15:8:15:19|Tristate driver o_Segment1_C (in view: work.hello_world(verilog)) on net o_Segment1_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":16:8:16:19|Tristate driver o_Segment1_D (in view: work.hello_world(verilog)) on net o_Segment1_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":17:8:17:19|Tristate driver o_Segment1_E (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:8:18:19|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:8:19:19|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":25:8:25:19|Tristate driver o_Segment2_F (in view: work.hello_world(verilog)) on net o_Segment2_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:8:26:19|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:8:26:19|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:11:35 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 02:11:36 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:8:26:19|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":25:8:25:19|Tristate driver o_Segment2_F (in view: work.hello_world(verilog)) on net o_Segment2_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:8:19:19|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:8:18:19|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":17:8:17:19|Tristate driver o_Segment1_E (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":16:8:16:19|Tristate driver o_Segment1_D (in view: work.hello_world(verilog)) on net o_Segment1_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":15:8:15:19|Tristate driver o_Segment1_C (in view: work.hello_world(verilog)) on net o_Segment1_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":14:8:14:19|Tristate driver o_Segment1_B (in view: work.hello_world(verilog)) on net o_Segment1_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":13:8:13:19|Tristate driver o_Segment1_A (in view: work.hello_world(verilog)) on net o_Segment1_A (in view: work.hello_world(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 02:11:36 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 22
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:11:36 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...
Warning: The terminal o_Segment2_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 16
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 16
used logic cells: 1
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 5 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 02:12:52 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:8:13:19|Removing wire o_Segment1_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":14:8:14:19|Removing wire o_Segment1_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":15:8:15:19|Removing wire o_Segment1_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":16:8:16:19|Removing wire o_Segment1_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":17:8:17:19|Removing wire o_Segment1_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:8:18:19|Removing wire o_Segment1_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:8:19:19|Removing wire o_Segment1_G, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:8:25:19|Removing wire o_Segment2_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:8:26:19|Removing wire o_Segment2_G, as there is no assignment to it.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:8:13:19|*Output o_Segment1_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":14:8:14:19|*Output o_Segment1_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":15:8:15:19|*Output o_Segment1_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":16:8:16:19|*Output o_Segment1_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":17:8:17:19|*Output o_Segment1_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:8:18:19|*Output o_Segment1_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:8:19:19|*Output o_Segment1_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:8:25:19|*Output o_Segment2_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:8:26:19|*Output o_Segment2_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:12:52 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:12:53 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:12:53 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:12:54 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 02:12:54 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":13:8:13:19|Tristate driver o_Segment1_A (in view: work.hello_world(verilog)) on net o_Segment1_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":14:8:14:19|Tristate driver o_Segment1_B (in view: work.hello_world(verilog)) on net o_Segment1_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":15:8:15:19|Tristate driver o_Segment1_C (in view: work.hello_world(verilog)) on net o_Segment1_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":16:8:16:19|Tristate driver o_Segment1_D (in view: work.hello_world(verilog)) on net o_Segment1_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":17:8:17:19|Tristate driver o_Segment1_E (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:8:18:19|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:8:19:19|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":25:8:25:19|Tristate driver o_Segment2_F (in view: work.hello_world(verilog)) on net o_Segment2_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:8:26:19|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:8:26:19|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:12:54 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 02:12:54 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:8:26:19|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":25:8:25:19|Tristate driver o_Segment2_F (in view: work.hello_world(verilog)) on net o_Segment2_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:8:19:19|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:8:18:19|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":17:8:17:19|Tristate driver o_Segment1_E (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":16:8:16:19|Tristate driver o_Segment1_D (in view: work.hello_world(verilog)) on net o_Segment1_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":15:8:15:19|Tristate driver o_Segment1_C (in view: work.hello_world(verilog)) on net o_Segment1_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":14:8:14:19|Tristate driver o_Segment1_B (in view: work.hello_world(verilog)) on net o_Segment1_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":13:8:13:19|Tristate driver o_Segment1_A (in view: work.hello_world(verilog)) on net o_Segment1_A (in view: work.hello_world(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   1 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 02:12:55 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         1 use

I/O ports: 22
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:12:55 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...
Warning: The terminal o_Segment2_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	2/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	2/1280
    PLBs                        :	2/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 18
used logic cells: 2
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 18
used logic cells: 2
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 6 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 02:17:46 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:8:13:19|Removing wire o_Segment1_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":14:8:14:19|Removing wire o_Segment1_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":15:8:15:19|Removing wire o_Segment1_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":16:8:16:19|Removing wire o_Segment1_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":17:8:17:19|Removing wire o_Segment1_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:8:18:19|Removing wire o_Segment1_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:8:19:19|Removing wire o_Segment1_G, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:8:25:19|Removing wire o_Segment2_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:8:26:19|Removing wire o_Segment2_G, as there is no assignment to it.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:8:13:19|*Output o_Segment1_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":14:8:14:19|*Output o_Segment1_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":15:8:15:19|*Output o_Segment1_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":16:8:16:19|*Output o_Segment1_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":17:8:17:19|*Output o_Segment1_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:8:18:19|*Output o_Segment1_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:8:19:19|*Output o_Segment1_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:8:25:19|*Output o_Segment2_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:8:26:19|*Output o_Segment2_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:17:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:17:46 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:17:47 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:17:48 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 02:17:48 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":13:8:13:19|Tristate driver o_Segment1_A (in view: work.hello_world(verilog)) on net o_Segment1_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":14:8:14:19|Tristate driver o_Segment1_B (in view: work.hello_world(verilog)) on net o_Segment1_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":15:8:15:19|Tristate driver o_Segment1_C (in view: work.hello_world(verilog)) on net o_Segment1_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":16:8:16:19|Tristate driver o_Segment1_D (in view: work.hello_world(verilog)) on net o_Segment1_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":17:8:17:19|Tristate driver o_Segment1_E (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:8:18:19|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:8:19:19|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":25:8:25:19|Tristate driver o_Segment2_F (in view: work.hello_world(verilog)) on net o_Segment2_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:8:26:19|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:8:26:19|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:17:48 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 02:17:48 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:8:26:19|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":25:8:25:19|Tristate driver o_Segment2_F (in view: work.hello_world(verilog)) on net o_Segment2_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:8:19:19|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:8:18:19|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":17:8:17:19|Tristate driver o_Segment1_E (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":16:8:16:19|Tristate driver o_Segment1_D (in view: work.hello_world(verilog)) on net o_Segment1_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":15:8:15:19|Tristate driver o_Segment1_C (in view: work.hello_world(verilog)) on net o_Segment1_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":14:8:14:19|Tristate driver o_Segment1_B (in view: work.hello_world(verilog)) on net o_Segment1_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":13:8:13:19|Tristate driver o_Segment1_A (in view: work.hello_world(verilog)) on net o_Segment1_A (in view: work.hello_world(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 02:17:49 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 22
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:17:49 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...
Warning: The terminal o_Segment2_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 02:19:07 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:8:13:19|Removing wire o_Segment1_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":14:8:14:19|Removing wire o_Segment1_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":15:8:15:19|Removing wire o_Segment1_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":16:8:16:19|Removing wire o_Segment1_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":17:8:17:19|Removing wire o_Segment1_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:8:18:19|Removing wire o_Segment1_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:8:19:19|Removing wire o_Segment1_G, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":20:8:20:19|Removing wire o_Segment2_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":21:8:21:19|Removing wire o_Segment2_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":22:8:22:19|Removing wire o_Segment2_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":23:8:23:19|Removing wire o_Segment2_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":24:8:24:19|Removing wire o_Segment2_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:8:25:19|Removing wire o_Segment2_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:8:26:19|Removing wire o_Segment2_G, as there is no assignment to it.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:8:13:19|*Output o_Segment1_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":14:8:14:19|*Output o_Segment1_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":15:8:15:19|*Output o_Segment1_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":16:8:16:19|*Output o_Segment1_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":17:8:17:19|*Output o_Segment1_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:8:18:19|*Output o_Segment1_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:8:19:19|*Output o_Segment1_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":20:8:20:19|*Output o_Segment2_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":21:8:21:19|*Output o_Segment2_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":22:8:22:19|*Output o_Segment2_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":23:8:23:19|*Output o_Segment2_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":24:8:24:19|*Output o_Segment2_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:8:25:19|*Output o_Segment2_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:8:26:19|*Output o_Segment2_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:19:07 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:19:08 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:19:08 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:19:09 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 02:19:09 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":13:8:13:19|Tristate driver o_Segment1_A (in view: work.hello_world(verilog)) on net o_Segment1_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":14:8:14:19|Tristate driver o_Segment1_B (in view: work.hello_world(verilog)) on net o_Segment1_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":15:8:15:19|Tristate driver o_Segment1_C (in view: work.hello_world(verilog)) on net o_Segment1_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":16:8:16:19|Tristate driver o_Segment1_D (in view: work.hello_world(verilog)) on net o_Segment1_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":17:8:17:19|Tristate driver o_Segment1_E (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:8:18:19|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:8:19:19|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":20:8:20:19|Tristate driver o_Segment2_A (in view: work.hello_world(verilog)) on net o_Segment2_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":21:8:21:19|Tristate driver o_Segment2_B (in view: work.hello_world(verilog)) on net o_Segment2_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":22:8:22:19|Tristate driver o_Segment2_C (in view: work.hello_world(verilog)) on net o_Segment2_C (in view: work.hello_world(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:19:09 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 02:19:09 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:8:26:19|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":25:8:25:19|Tristate driver o_Segment2_F (in view: work.hello_world(verilog)) on net o_Segment2_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":24:8:24:19|Tristate driver o_Segment2_E (in view: work.hello_world(verilog)) on net o_Segment2_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":23:8:23:19|Tristate driver o_Segment2_D (in view: work.hello_world(verilog)) on net o_Segment2_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":22:8:22:19|Tristate driver o_Segment2_C (in view: work.hello_world(verilog)) on net o_Segment2_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":21:8:21:19|Tristate driver o_Segment2_B (in view: work.hello_world(verilog)) on net o_Segment2_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":20:8:20:19|Tristate driver o_Segment2_A (in view: work.hello_world(verilog)) on net o_Segment2_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:8:19:19|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:8:18:19|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":17:8:17:19|Tristate driver o_Segment1_E (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 02:19:10 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 22
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:19:10 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...
Warning: The terminal o_Segment2_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 02:20:05 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:8:13:19|Removing wire o_Segment1_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":14:8:14:19|Removing wire o_Segment1_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":15:8:15:19|Removing wire o_Segment1_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":16:8:16:19|Removing wire o_Segment1_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":17:8:17:19|Removing wire o_Segment1_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:8:18:19|Removing wire o_Segment1_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:8:19:19|Removing wire o_Segment1_G, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":20:8:20:19|Removing wire o_Segment2_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":21:8:21:19|Removing wire o_Segment2_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":22:8:22:19|Removing wire o_Segment2_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":23:8:23:19|Removing wire o_Segment2_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":24:8:24:19|Removing wire o_Segment2_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:8:25:19|Removing wire o_Segment2_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:8:26:19|Removing wire o_Segment2_G, as there is no assignment to it.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:8:13:19|*Output o_Segment1_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":14:8:14:19|*Output o_Segment1_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":15:8:15:19|*Output o_Segment1_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":16:8:16:19|*Output o_Segment1_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":17:8:17:19|*Output o_Segment1_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:8:18:19|*Output o_Segment1_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:8:19:19|*Output o_Segment1_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":20:8:20:19|*Output o_Segment2_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":21:8:21:19|*Output o_Segment2_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":22:8:22:19|*Output o_Segment2_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":23:8:23:19|*Output o_Segment2_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":24:8:24:19|*Output o_Segment2_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:8:25:19|*Output o_Segment2_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:8:26:19|*Output o_Segment2_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:20:05 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:20:05 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:20:05 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:20:07 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 02:20:07 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":13:8:13:19|Tristate driver o_Segment1_A (in view: work.hello_world(verilog)) on net o_Segment1_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":14:8:14:19|Tristate driver o_Segment1_B (in view: work.hello_world(verilog)) on net o_Segment1_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":15:8:15:19|Tristate driver o_Segment1_C (in view: work.hello_world(verilog)) on net o_Segment1_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":16:8:16:19|Tristate driver o_Segment1_D (in view: work.hello_world(verilog)) on net o_Segment1_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":17:8:17:19|Tristate driver o_Segment1_E (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:8:18:19|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:8:19:19|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":20:8:20:19|Tristate driver o_Segment2_A (in view: work.hello_world(verilog)) on net o_Segment2_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":21:8:21:19|Tristate driver o_Segment2_B (in view: work.hello_world(verilog)) on net o_Segment2_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":22:8:22:19|Tristate driver o_Segment2_C (in view: work.hello_world(verilog)) on net o_Segment2_C (in view: work.hello_world(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:20:07 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 02:20:07 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:8:26:19|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":25:8:25:19|Tristate driver o_Segment2_F (in view: work.hello_world(verilog)) on net o_Segment2_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":24:8:24:19|Tristate driver o_Segment2_E (in view: work.hello_world(verilog)) on net o_Segment2_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":23:8:23:19|Tristate driver o_Segment2_D (in view: work.hello_world(verilog)) on net o_Segment2_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":22:8:22:19|Tristate driver o_Segment2_C (in view: work.hello_world(verilog)) on net o_Segment2_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":21:8:21:19|Tristate driver o_Segment2_B (in view: work.hello_world(verilog)) on net o_Segment2_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":20:8:20:19|Tristate driver o_Segment2_A (in view: work.hello_world(verilog)) on net o_Segment2_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:8:19:19|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:8:18:19|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":17:8:17:19|Tristate driver o_Segment1_E (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 02:20:08 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 22
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:20:08 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...
Warning: The terminal o_Segment2_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "ex_project_syn.prj" -log "ex_project_Implmnt/ex_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of ex_project_Implmnt/ex_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Mon Jul 20 02:23:26 2020

#Implementation: ex_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\ex_project\hello_world.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\ex_project\hello_world.v changed - recompiling
Selecting top level module hello_world
@N: CG364 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Synthesizing module hello_world in library work.

@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:13:13:24|Removing wire o_Segment1_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":14:13:14:24|Removing wire o_Segment1_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":15:13:15:24|Removing wire o_Segment1_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":16:13:16:24|Removing wire o_Segment1_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":17:13:17:24|Removing wire o_Segment1_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:13:18:24|Removing wire o_Segment1_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:13:19:24|Removing wire o_Segment1_G, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":20:13:20:24|Removing wire o_Segment2_A, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":21:13:21:24|Removing wire o_Segment2_B, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":22:13:22:24|Removing wire o_Segment2_C, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":23:13:23:24|Removing wire o_Segment2_D, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":24:13:24:24|Removing wire o_Segment2_E, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:13:25:24|Removing wire o_Segment2_F, as there is no assignment to it.
@W: CG360 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:13:26:24|Removing wire o_Segment2_G, as there is no assignment to it.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":13:13:13:24|*Output o_Segment1_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":14:13:14:24|*Output o_Segment1_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":15:13:15:24|*Output o_Segment1_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":16:13:16:24|*Output o_Segment1_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":17:13:17:24|*Output o_Segment1_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":18:13:18:24|*Output o_Segment1_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":19:13:19:24|*Output o_Segment1_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":20:13:20:24|*Output o_Segment2_A has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":21:13:21:24|*Output o_Segment2_B has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":22:13:22:24|*Output o_Segment2_C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":23:13:23:24|*Output o_Segment2_D has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":24:13:24:24|*Output o_Segment2_E has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":25:13:25:24|*Output o_Segment2_F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":26:13:26:24|*Output o_Segment2_G has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:23:26 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:23:26 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:23:26 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\ex_project\hello_world.v":1:7:1:17|Selected library: work cell: hello_world view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 20 02:23:27 2020

###########################################################]
Pre-mapping Report

# Mon Jul 20 02:23:27 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":13:13:13:24|Tristate driver o_Segment1_A (in view: work.hello_world(verilog)) on net o_Segment1_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":14:13:14:24|Tristate driver o_Segment1_B (in view: work.hello_world(verilog)) on net o_Segment1_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":15:13:15:24|Tristate driver o_Segment1_C (in view: work.hello_world(verilog)) on net o_Segment1_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":16:13:16:24|Tristate driver o_Segment1_D (in view: work.hello_world(verilog)) on net o_Segment1_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":17:13:17:24|Tristate driver o_Segment1_E (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:13:18:24|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:13:19:24|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":20:13:20:24|Tristate driver o_Segment2_A (in view: work.hello_world(verilog)) on net o_Segment2_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":21:13:21:24|Tristate driver o_Segment2_B (in view: work.hello_world(verilog)) on net o_Segment2_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":22:13:22:24|Tristate driver o_Segment2_C (in view: work.hello_world(verilog)) on net o_Segment2_C (in view: work.hello_world(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist hello_world

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:23:28 2020

###########################################################]
Map & Optimize Report

# Mon Jul 20 02:23:28 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":26:13:26:24|Tristate driver o_Segment2_G (in view: work.hello_world(verilog)) on net o_Segment2_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":25:13:25:24|Tristate driver o_Segment2_F (in view: work.hello_world(verilog)) on net o_Segment2_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":24:13:24:24|Tristate driver o_Segment2_E (in view: work.hello_world(verilog)) on net o_Segment2_E (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":23:13:23:24|Tristate driver o_Segment2_D (in view: work.hello_world(verilog)) on net o_Segment2_D (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":22:13:22:24|Tristate driver o_Segment2_C (in view: work.hello_world(verilog)) on net o_Segment2_C (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":21:13:21:24|Tristate driver o_Segment2_B (in view: work.hello_world(verilog)) on net o_Segment2_B (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":20:13:20:24|Tristate driver o_Segment2_A (in view: work.hello_world(verilog)) on net o_Segment2_A (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":19:13:19:24|Tristate driver o_Segment1_G (in view: work.hello_world(verilog)) on net o_Segment1_G (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":18:13:18:24|Tristate driver o_Segment1_F (in view: work.hello_world(verilog)) on net o_Segment1_F (in view: work.hello_world(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\seba\documents\go_board\ex_project\hello_world.v":17:13:17:24|Tristate driver o_Segment1_E (in view: work.hello_world(verilog)) on net o_Segment1_E (in view: work.hello_world(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\synwork\ex_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\ex_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 20 02:23:29 2020
#


Top view:               hello_world
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for hello_world 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 22
I/O primitives: 22
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 20 02:23:29 2020

###########################################################]


Synthesis exit by 0.
Current Implementation ex_project_Implmnt its sbt path: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf " "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf ...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
sdc_reader OK C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/ex_project.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world...
Warning: The terminal o_Segment2_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_B_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_F_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment2_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_G_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_C_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_A_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_E_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal o_Segment1_D_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: hello_world

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --outdir C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world
SDC file             - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	22/72
    PLLs                        :	0/0


W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Translating sdc file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\placer\hello_world_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\netlist\oadb-hello_world C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc --outdir C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design hello_world
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design hello_world
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\packer\hello_world_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.v
Writing C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt/sbt/outputs/simulation_netlist\hello_world_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\netlister\hello_world_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\simulation_netlist\hello_world_sbt.sdf --report-file C:\Users\seba\Documents\go_board\ex_project\ex_project_Implmnt\sbt\outputs\timer\hello_world_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\netlist\oadb-hello_world" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/ex_project/ex_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "ex_project_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 1823 seconds
2:54:45
