{
  "design": {
    "design_info": {
      "boundary_crc": "0x77ACB01C3EA6EA27",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../rsa_project_v3.gen/sources_1/bd/tb_rsa_project",
      "name": "tb_rsa_project",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1"
    },
    "design_tree": {
      "axi_bram_ctrl_0": "",
      "tb_mem_0": "",
      "interfacer_0": "",
      "rsa_0": ""
    },
    "interface_ports": {
      "mem": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "16384"
          },
          "MEM_WIDTH": {
            "value": "1024"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        },
        "port_maps": {
          "EN": {
            "physical_name": "mem_en",
            "direction": "I"
          },
          "DOUT": {
            "physical_name": "mem_dout",
            "direction": "O",
            "left": "1023",
            "right": "0"
          },
          "DIN": {
            "physical_name": "mem_din",
            "direction": "I",
            "left": "1023",
            "right": "0"
          },
          "WE": {
            "physical_name": "mem_we",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "mem_addr",
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "CLK": {
            "physical_name": "mem_clk",
            "direction": "I"
          },
          "RST": {
            "physical_name": "mem_rst",
            "direction": "I"
          }
        }
      },
      "s_axi_csrs": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "12"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "rsa_project_processing_system7_0_0_FCLK_CLK0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "4"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "s_axi_csrs",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00000FFF",
          "width": "12"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "s_axi_csrs_awaddr",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "s_axi_csrs_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "s_axi_csrs_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "s_axi_csrs_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "s_axi_csrs_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "s_axi_csrs_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "s_axi_csrs_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "s_axi_csrs_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "s_axi_csrs_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "s_axi_csrs_bready",
            "direction": "I"
          },
          "ARADDR": {
            "physical_name": "s_axi_csrs_araddr",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "s_axi_csrs_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "s_axi_csrs_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "s_axi_csrs_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "s_axi_csrs_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "s_axi_csrs_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "s_axi_csrs_rready",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "rsa_project_processing_system7_0_0_FCLK_CLK0"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "leds": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "resetn": {
        "type": "rst",
        "direction": "I"
      }
    },
    "components": {
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "tb_rsa_project_axi_bram_ctrl_0_0",
        "xci_path": "ip\\tb_rsa_project_axi_bram_ctrl_0_0\\tb_rsa_project_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "1024"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "tb_mem_0": {
        "vlnv": "xilinx.com:module_ref:tb_mem:1.0",
        "xci_name": "tb_rsa_project_tb_mem_0_0",
        "xci_path": "ip\\tb_rsa_project_tb_mem_0_0\\tb_rsa_project_tb_mem_0_0.xci",
        "inst_hier_path": "tb_mem_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "tb_mem",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "brama": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "MEM_SIZE": {
                "value": "16384",
                "value_src": "constant"
              },
              "MEM_WIDTH": {
                "value": "1024",
                "value_src": "constant"
              },
              "MEM_ECC": {
                "value": "NONE",
                "value_src": "constant"
              },
              "MASTER_TYPE": {
                "value": "BRAM_CTRL",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "READ_LATENCY": {
                "value": "1",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "EN": {
                "physical_name": "bram_en_a",
                "direction": "I"
              },
              "DOUT": {
                "physical_name": "bram_rddata_a",
                "direction": "O",
                "left": "1023",
                "right": "0"
              },
              "DIN": {
                "physical_name": "bram_wrdata_a",
                "direction": "I",
                "left": "1023",
                "right": "0"
              },
              "WE": {
                "physical_name": "bram_we_a",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "bram_addr_a",
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "CLK": {
                "physical_name": "bram_clk_a",
                "direction": "I"
              },
              "RST": {
                "physical_name": "bram_rst_a",
                "direction": "I"
              }
            }
          },
          "bramb": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "parameters": {
              "MEM_SIZE": {
                "value": "16384",
                "value_src": "constant"
              },
              "MEM_WIDTH": {
                "value": "1024",
                "value_src": "constant"
              },
              "MEM_ECC": {
                "value": "NONE",
                "value_src": "constant"
              },
              "MASTER_TYPE": {
                "value": "BRAM_CTRL",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "EN": {
                "physical_name": "bram_en_b",
                "direction": "I"
              },
              "DOUT": {
                "physical_name": "bram_rddata_b",
                "direction": "O",
                "left": "1023",
                "right": "0"
              },
              "DIN": {
                "physical_name": "bram_wrdata_b",
                "direction": "I",
                "left": "1023",
                "right": "0"
              },
              "WE": {
                "physical_name": "bram_we_b",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "bram_addr_b",
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "CLK": {
                "physical_name": "bram_clk_b",
                "direction": "I"
              },
              "RST": {
                "physical_name": "bram_rst_b",
                "direction": "I"
              }
            }
          }
        }
      },
      "interfacer_0": {
        "vlnv": "xilinx.com:module_ref:interfacer:1.0",
        "xci_name": "tb_rsa_project_interfacer_0_0",
        "xci_path": "ip\\tb_rsa_project_interfacer_0_0\\tb_rsa_project_interfacer_0_0.xci",
        "inst_hier_path": "interfacer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "interfacer",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axi_dma": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "1024",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "rsa_project_processing_system7_0_0_FCLK_CLK0",
                "value_src": "user_prop"
              }
            },
            "address_space_ref": "m_axi_dma",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "m_axi_dma_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "m_axi_dma_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "m_axi_dma_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "m_axi_dma_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "m_axi_dma_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "m_axi_dma_wdata",
                "direction": "O",
                "left": "1023",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "m_axi_dma_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "m_axi_dma_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "m_axi_dma_wready",
                "direction": "I"
              },
              "BVALID": {
                "physical_name": "m_axi_dma_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "m_axi_dma_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "m_axi_dma_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "m_axi_dma_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "m_axi_dma_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "m_axi_dma_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "m_axi_dma_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "m_axi_dma_rdata",
                "direction": "I",
                "left": "1023",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "m_axi_dma_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "m_axi_dma_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "m_axi_dma_rready",
                "direction": "O"
              }
            }
          },
          "s_axi_csrs": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "12",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "rsa_project_processing_system7_0_0_FCLK_CLK0",
                "value_src": "user_prop"
              },
              "NUM_READ_THREADS": {
                "value": "4",
                "value_src": "user_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "4",
                "value_src": "user_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "memory_map_ref": "s_axi_csrs",
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_csrs_awaddr",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_csrs_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_csrs_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_csrs_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_csrs_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_csrs_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_csrs_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_csrs_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_csrs_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_csrs_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_csrs_araddr",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_csrs_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_csrs_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_csrs_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_csrs_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_csrs_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_csrs_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axi_dma:s_axi_csrs",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "rsa_project_processing_system7_0_0_FCLK_CLK0",
                "value_src": "user_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "csr0_c2f": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "csr0_f2c": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "csr1_c2f": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "csr1_f2c": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "csr2_c2f": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "csr2_f2c": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "csr3_c2f": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "csr3_f2c": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "csr4_c2f": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "csr4_f2c": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "csr5_c2f": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "csr5_f2c": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "csr6_c2f": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "csr6_f2c": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "csr7_c2f": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "csr7_f2c": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dma_c2f_start": {
            "direction": "I"
          },
          "dma_f2c_start": {
            "direction": "I"
          },
          "dma_c2f_data": {
            "direction": "O",
            "left": "1023",
            "right": "0"
          },
          "dma_f2c_data": {
            "direction": "I",
            "left": "1023",
            "right": "0"
          },
          "dma_c2f_addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dma_f2c_addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dma_done": {
            "direction": "O"
          },
          "dma_idle": {
            "direction": "O"
          },
          "dma_error": {
            "direction": "O"
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi_dma": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "rsa_0": {
        "vlnv": "xilinx.com:module_ref:rsa:1.0",
        "xci_name": "tb_rsa_project_rsa_0_0",
        "xci_path": "ip\\tb_rsa_project_rsa_0_0\\tb_rsa_project_rsa_0_0.xci",
        "inst_hier_path": "rsa_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rsa",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "leds": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "rin0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rout0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rin1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rout1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rin2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rout2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rin3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rout3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rin4": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rout4": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rin5": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rout5": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rin6": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rout6": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rin7": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rout7": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dma_rx_data": {
            "direction": "I",
            "left": "1023",
            "right": "0"
          },
          "dma_tx_data": {
            "direction": "O",
            "left": "1023",
            "right": "0"
          },
          "dma_rx_address": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dma_tx_address": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dma_rx_start": {
            "direction": "O"
          },
          "dma_tx_start": {
            "direction": "O"
          },
          "dma_done": {
            "direction": "I"
          },
          "dma_idle": {
            "direction": "I"
          },
          "dma_error": {
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "tb_mem_0/brama"
        ]
      },
      "interfacer_0_m_axi_dma": {
        "interface_ports": [
          "axi_bram_ctrl_0/S_AXI",
          "interfacer_0/m_axi_dma"
        ]
      },
      "mem_1": {
        "interface_ports": [
          "tb_mem_0/bramb",
          "mem"
        ]
      },
      "s_axi_csrs_1": {
        "interface_ports": [
          "interfacer_0/s_axi_csrs",
          "s_axi_csrs"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "clk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "interfacer_0/aclk",
          "rsa_0/clk"
        ]
      },
      "interfacer_0_csr0_c2f": {
        "ports": [
          "interfacer_0/csr0_c2f",
          "rsa_0/rin0"
        ]
      },
      "interfacer_0_csr1_c2f": {
        "ports": [
          "interfacer_0/csr1_c2f",
          "rsa_0/rin1"
        ]
      },
      "interfacer_0_csr2_c2f": {
        "ports": [
          "interfacer_0/csr2_c2f",
          "rsa_0/rin2"
        ]
      },
      "interfacer_0_csr3_c2f": {
        "ports": [
          "interfacer_0/csr3_c2f",
          "rsa_0/rin3"
        ]
      },
      "interfacer_0_csr4_c2f": {
        "ports": [
          "interfacer_0/csr4_c2f",
          "rsa_0/rin4"
        ]
      },
      "interfacer_0_csr5_c2f": {
        "ports": [
          "interfacer_0/csr5_c2f",
          "rsa_0/rin5"
        ]
      },
      "interfacer_0_csr6_c2f": {
        "ports": [
          "interfacer_0/csr6_c2f",
          "rsa_0/rin6"
        ]
      },
      "interfacer_0_csr7_c2f": {
        "ports": [
          "interfacer_0/csr7_c2f",
          "rsa_0/rin7"
        ]
      },
      "interfacer_0_dma_c2f_data": {
        "ports": [
          "interfacer_0/dma_c2f_data",
          "rsa_0/dma_rx_data"
        ]
      },
      "interfacer_0_dma_done": {
        "ports": [
          "interfacer_0/dma_done",
          "rsa_0/dma_done"
        ]
      },
      "interfacer_0_dma_error": {
        "ports": [
          "interfacer_0/dma_error",
          "rsa_0/dma_error"
        ]
      },
      "interfacer_0_dma_idle": {
        "ports": [
          "interfacer_0/dma_idle",
          "rsa_0/dma_idle"
        ]
      },
      "rsa_0_dma_rx_address": {
        "ports": [
          "rsa_0/dma_rx_address",
          "interfacer_0/dma_c2f_addr"
        ]
      },
      "rsa_0_dma_rx_start": {
        "ports": [
          "rsa_0/dma_rx_start",
          "interfacer_0/dma_c2f_start"
        ]
      },
      "rsa_0_dma_tx_address": {
        "ports": [
          "rsa_0/dma_tx_address",
          "interfacer_0/dma_f2c_addr"
        ]
      },
      "rsa_0_dma_tx_data": {
        "ports": [
          "rsa_0/dma_tx_data",
          "interfacer_0/dma_f2c_data"
        ]
      },
      "rsa_0_dma_tx_start": {
        "ports": [
          "rsa_0/dma_tx_start",
          "interfacer_0/dma_f2c_start"
        ]
      },
      "rsa_0_leds": {
        "ports": [
          "rsa_0/leds",
          "leds"
        ]
      },
      "rsa_0_rout0": {
        "ports": [
          "rsa_0/rout0",
          "interfacer_0/csr0_f2c"
        ]
      },
      "rsa_0_rout1": {
        "ports": [
          "rsa_0/rout1",
          "interfacer_0/csr1_f2c"
        ]
      },
      "rsa_0_rout2": {
        "ports": [
          "rsa_0/rout2",
          "interfacer_0/csr2_f2c"
        ]
      },
      "rsa_0_rout3": {
        "ports": [
          "rsa_0/rout3",
          "interfacer_0/csr3_f2c"
        ]
      },
      "rsa_0_rout4": {
        "ports": [
          "rsa_0/rout4",
          "interfacer_0/csr4_f2c"
        ]
      },
      "rsa_0_rout5": {
        "ports": [
          "rsa_0/rout5",
          "interfacer_0/csr5_f2c"
        ]
      },
      "rsa_0_rout6": {
        "ports": [
          "rsa_0/rout6",
          "interfacer_0/csr6_f2c"
        ]
      },
      "rsa_0_rout7": {
        "ports": [
          "rsa_0/rout7",
          "interfacer_0/csr7_f2c"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "resetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "interfacer_0/aresetn",
          "rsa_0/resetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi_csrs": {
            "range": "4K",
            "width": "12",
            "segments": {
              "SEG_interfacer_0_reg0": {
                "address_block": "/interfacer_0/s_axi_csrs/reg0",
                "offset": "0x000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/interfacer_0": {
        "address_spaces": {
          "m_axi_dma": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "16K"
              }
            }
          }
        }
      }
    }
  }
}