Fitter report for lab7
Thu Nov 21 23:10:33 2019
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Fitter Summary                                                                     ;
+------------------------------------+-----------------------------------------------+
; Fitter Status                      ; Successful - Thu Nov 21 23:10:33 2019         ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; lab7                                          ;
; Top-level Entity Name              ; lab7                                          ;
; Family                             ; Cyclone III                                   ;
; Device                             ; EP3C16F484C6                                  ;
; Timing Models                      ; Final                                         ;
; Total logic elements               ; 1,647 / 15,408 ( 11 % )                       ;
;     Total combinational functions  ; 1,221 / 15,408 ( 8 % )                        ;
;     Dedicated logic registers      ; 1,610 / 15,408 ( 10 % )                       ;
; Total registers                    ; 1610                                          ;
; Total pins                         ; 47 / 347 ( 14 % )                             ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0 / 516,096 ( 0 % )                           ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                               ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                 ;
+------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C16F484C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; in_data2[0]  ; Incomplete set of assignments ;
; in_data2[1]  ; Incomplete set of assignments ;
; in_data2[2]  ; Incomplete set of assignments ;
; in_data2[3]  ; Incomplete set of assignments ;
; in_data2[4]  ; Incomplete set of assignments ;
; in_data2[5]  ; Incomplete set of assignments ;
; in_data2[6]  ; Incomplete set of assignments ;
; in_data2[7]  ; Incomplete set of assignments ;
; in_data2[8]  ; Incomplete set of assignments ;
; in_data2[9]  ; Incomplete set of assignments ;
; in_data2[10] ; Incomplete set of assignments ;
; in_data2[11] ; Incomplete set of assignments ;
; in_data2[12] ; Incomplete set of assignments ;
; in_data2[13] ; Incomplete set of assignments ;
; out_data[0]  ; Incomplete set of assignments ;
; out_data[1]  ; Incomplete set of assignments ;
; out_data[2]  ; Incomplete set of assignments ;
; out_data[3]  ; Incomplete set of assignments ;
; out_data[4]  ; Incomplete set of assignments ;
; out_data[5]  ; Incomplete set of assignments ;
; out_data[6]  ; Incomplete set of assignments ;
; out_data[7]  ; Incomplete set of assignments ;
; out_data[8]  ; Incomplete set of assignments ;
; out_data[9]  ; Incomplete set of assignments ;
; out_data[10] ; Incomplete set of assignments ;
; out_data[11] ; Incomplete set of assignments ;
; out_data[12] ; Incomplete set of assignments ;
; out_data[13] ; Incomplete set of assignments ;
; out_data[14] ; Incomplete set of assignments ;
; out_data[15] ; Incomplete set of assignments ;
; out_data[16] ; Incomplete set of assignments ;
; out_data[17] ; Incomplete set of assignments ;
; out_data[18] ; Incomplete set of assignments ;
; out_data[19] ; Incomplete set of assignments ;
; out_data[20] ; Incomplete set of assignments ;
; out_data[21] ; Incomplete set of assignments ;
; out_data[22] ; Incomplete set of assignments ;
; out_data[23] ; Incomplete set of assignments ;
; out_data[24] ; Incomplete set of assignments ;
; out_data[25] ; Incomplete set of assignments ;
; out_data[26] ; Incomplete set of assignments ;
; out_valid    ; Incomplete set of assignments ;
; out_error[0] ; Incomplete set of assignments ;
; out_error[1] ; Incomplete set of assignments ;
; sin_reset    ; Incomplete set of assignments ;
; clk          ; Incomplete set of assignments ;
; clk_mod      ; Incomplete set of assignments ;
+--------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2940 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2940 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 2930    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/study/Labs/Components/lab7/output_files/lab7.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 1,647 / 15,408 ( 11 % ) ;
;     -- Combinational with no register       ; 37                      ;
;     -- Register only                        ; 426                     ;
;     -- Combinational with a register        ; 1184                    ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 5                       ;
;     -- 3 input functions                    ; 1056                    ;
;     -- <=2 input functions                  ; 160                     ;
;     -- Register only                        ; 426                     ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 95                      ;
;     -- arithmetic mode                      ; 1126                    ;
;                                             ;                         ;
; Total registers*                            ; 1,610 / 17,068 ( 9 % )  ;
;     -- Dedicated logic registers            ; 1,610 / 15,408 ( 10 % ) ;
;     -- I/O registers                        ; 0 / 1,660 ( 0 % )       ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 146 / 963 ( 15 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 47 / 347 ( 14 % )       ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; Global signals                              ; 4                       ;
; M9Ks                                        ; 0 / 56 ( 0 % )          ;
; Total block memory bits                     ; 0 / 516,096 ( 0 % )     ;
; Total block memory implementation bits      ; 0 / 516,096 ( 0 % )     ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )         ;
; PLLs                                        ; 0 / 4 ( 0 % )           ;
; Global clocks                               ; 4 / 20 ( 20 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 2%            ;
; Peak interconnect usage (total/H/V)         ; 11% / 10% / 13%         ;
; Maximum fan-out                             ; 1543                    ;
; Highest non-global fan-out                  ; 24                      ;
; Total fan-out                               ; 7075                    ;
; Average fan-out                             ; 2.20                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1647 / 15408 ( 11 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 37                    ; 0                              ;
;     -- Register only                        ; 426                   ; 0                              ;
;     -- Combinational with a register        ; 1184                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 5                     ; 0                              ;
;     -- 3 input functions                    ; 1056                  ; 0                              ;
;     -- <=2 input functions                  ; 160                   ; 0                              ;
;     -- Register only                        ; 426                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 95                    ; 0                              ;
;     -- arithmetic mode                      ; 1126                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 1610                  ; 0                              ;
;     -- Dedicated logic registers            ; 1610 / 15408 ( 10 % ) ; 0 / 15408 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 146 / 963 ( 15 % )    ; 0 / 963 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 47                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; Clock control block                         ; 4 / 24 ( 16 % )       ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 7070                  ; 5                              ;
;     -- Registered Connections               ; 2679                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 3                     ; 0                              ;
;     -- Output Ports                         ; 44                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk       ; G2    ; 1        ; 0            ; 14           ; 0            ; 1543                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; clk_mod   ; G1    ; 1        ; 0            ; 14           ; 7            ; 39                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; sin_reset ; T2    ; 2        ; 0            ; 14           ; 14           ; 28                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; in_data2[0]  ; N20   ; 5        ; 41           ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; in_data2[10] ; N22   ; 5        ; 41           ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; in_data2[11] ; A15   ; 7        ; 26           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; in_data2[12] ; W13   ; 4        ; 26           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; in_data2[13] ; P21   ; 5        ; 41           ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; in_data2[1]  ; N18   ; 5        ; 41           ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; in_data2[2]  ; P22   ; 5        ; 41           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; in_data2[3]  ; N19   ; 5        ; 41           ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; in_data2[4]  ; M16   ; 5        ; 41           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; in_data2[5]  ; N16   ; 5        ; 41           ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; in_data2[6]  ; M22   ; 5        ; 41           ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; in_data2[7]  ; N17   ; 5        ; 41           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; in_data2[8]  ; N21   ; 5        ; 41           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; in_data2[9]  ; M19   ; 5        ; 41           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[0]  ; U10   ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[10] ; AA8   ; 3        ; 16           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[11] ; Y8    ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[12] ; T10   ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[13] ; Y10   ; 3        ; 19           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[14] ; V9    ; 3        ; 14           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[15] ; AB9   ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[16] ; G11   ; 8        ; 14           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[17] ; W8    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[18] ; AB7   ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[19] ; W10   ; 3        ; 19           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[1]  ; U1    ; 2        ; 0            ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[20] ; V11   ; 3        ; 19           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[21] ; AA7   ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[22] ; AA10  ; 3        ; 19           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[23] ; AB10  ; 3        ; 21           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[24] ; AA9   ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[25] ; V10   ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[26] ; M7    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[2]  ; V2    ; 2        ; 0            ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[3]  ; AB5   ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[4]  ; V8    ; 3        ; 11           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[5]  ; AB8   ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[6]  ; V3    ; 2        ; 0            ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[7]  ; AA5   ; 3        ; 9            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[8]  ; T11   ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_data[9]  ; U11   ; 3        ; 19           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_error[0] ; Y21   ; 5        ; 41           ; 4            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_error[1] ; B3    ; 8        ; 3            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out_valid    ; F7    ; 8        ; 1            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L4n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; L3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; DIFFIO_R21n, DEV_OE         ; Use as regular IO        ; in_data2[10]            ; Dual Purpose Pin          ;
; N21      ; DIFFIO_R21p, DEV_CLRn       ; Use as regular IO        ; in_data2[8]             ; Dual Purpose Pin          ;
; M18      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; K22      ; DIFFIO_R16n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T20n, PADD5          ; Use as regular IO        ; in_data2[11]            ; Dual Purpose Pin          ;
; B3       ; DIFFIO_T3p, DATA11          ; Use as regular IO        ; out_error[1]            ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 33 ( 18 % )  ; 2.5V          ; --           ;
; 2        ; 5 / 48 ( 10 % )  ; 2.5V          ; --           ;
; 3        ; 22 / 46 ( 48 % ) ; 2.5V          ; --           ;
; 4        ; 1 / 41 ( 2 % )   ; 2.5V          ; --           ;
; 5        ; 13 / 46 ( 28 % ) ; 2.5V          ; --           ;
; 6        ; 1 / 43 ( 2 % )   ; 2.5V          ; --           ;
; 7        ; 1 / 47 ( 2 % )   ; 2.5V          ; --           ;
; 8        ; 3 / 43 ( 7 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 350        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 336        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 328        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 326        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 312        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 307        ; 7        ; in_data2[11]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 298        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 296        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 291        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA3      ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 108        ; 3        ; out_data[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; out_data[21]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA8      ; 123        ; 3        ; out_data[10]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA9      ; 126        ; 3        ; out_data[24]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 132        ; 3        ; out_data[22]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 140        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 149        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 151        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ; 163        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA19     ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 169        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 178        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 109        ; 3        ; out_data[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; out_data[18]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB8      ; 124        ; 3        ; out_data[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ; 127        ; 3        ; out_data[15]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB10     ; 133        ; 3        ; out_data[23]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 152        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 162        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 170        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 355        ; 8        ; out_error[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 346        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 337        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 327        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 313        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ; 308        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B16      ; 299        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 297        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 268        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 340        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 267        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 266        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 325        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 317        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 316        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 311        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 294        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; out_valid                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 318        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 302        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 276        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 39         ; 1        ; clk_mod                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 38         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 353        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 342        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 341        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 331        ; 8        ; out_data[16]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 305        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G13      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 277        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G22      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 343        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 323        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 304        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 303        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 265        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 254        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 253        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 246        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 245        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 243        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ; 258        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 244        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K17      ; 247        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 248        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M6       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 65         ; 2        ; out_data[26]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M8       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 222        ; 5        ; in_data2[4]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; in_data2[9]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M20      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 219        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 218        ; 5        ; in_data2[6]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 205        ; 5        ; in_data2[5]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N17      ; 214        ; 5        ; in_data2[7]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ; 215        ; 5        ; in_data2[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N19      ; 213        ; 5        ; in_data2[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 212        ; 5        ; in_data2[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 217        ; 5        ; in_data2[8]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 216        ; 5        ; in_data2[10]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 197        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 211        ; 5        ; in_data2[13]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ; 210        ; 5        ; in_data2[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 207        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 206        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; sin_reset                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 121        ; 3        ; out_data[12]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 125        ; 3        ; out_data[8]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 148        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 161        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; out_data[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U9       ; 112        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 122        ; 3        ; out_data[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U11      ; 128        ; 3        ; out_data[9]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 201        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 61         ; 2        ; out_data[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V3       ; 78         ; 2        ; out_data[6]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V4       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 113        ; 3        ; out_data[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V9       ; 119        ; 3        ; out_data[14]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 120        ; 3        ; out_data[25]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V11      ; 129        ; 3        ; out_data[20]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 142        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 158        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 198        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 114        ; 3        ; out_data[17]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; out_data[19]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; in_data2[12]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 159        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 111        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 117        ; 3        ; out_data[11]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; out_data[13]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; out_error[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                               ; Library Name ;
+---------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab7                                                         ; 1647 (0)    ; 1610 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 47   ; 0            ; 37 (0)       ; 426 (0)           ; 1184 (0)         ; |lab7                                                                                                                                                                                             ;              ;
;    |digitalFilter:filter|                                     ; 1543 (0)    ; 1543 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 426 (0)           ; 1117 (0)         ; |lab7|digitalFilter:filter                                                                                                                                                                        ;              ;
;       |digitalFilter_0002:digitalfilter_inst|                 ; 1543 (0)    ; 1543 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 426 (0)           ; 1117 (0)         ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst                                                                                                                                  ;              ;
;          |digitalFilter_0002_ast:digitalFilter_0002_ast_inst| ; 1543 (0)    ; 1543 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 426 (0)           ; 1117 (0)         ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst                                                                               ;              ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|  ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                ;              ;
;             |digitalFilter_0002_rtl:hpfircore|                ; 1516 (1184) ; 1516 (1184)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 399 (67)          ; 1117 (1117)      ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore                                              ;              ;
;                |dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|    ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11    ;              ;
;                |dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_12|     ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_12     ;              ;
;                |dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_12|     ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_12     ;              ;
;                |dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|     ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12     ;              ;
;                |dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13| ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 28 (28)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13 ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr10|           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr11|           ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr12|           ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr13|           ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr14|           ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr15|           ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr16|           ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr17|           ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr18|           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr19|           ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr20|           ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr21|           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr22|           ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr23|           ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr24|           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr25|           ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr26|           ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26           ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr6|            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6            ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr7|            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7            ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr8|            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8            ;              ;
;                |dspba_delay:u0_m0_wo0_wi0_delayr9|            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |lab7|digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9            ;              ;
;    |sine_cos:sin|                                             ; 104 (104)   ; 67 (67)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 67 (67)          ; |lab7|sine_cos:sin                                                                                                                                                                                ;              ;
+---------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; in_data2[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in_data2[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in_data2[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in_data2[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in_data2[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in_data2[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in_data2[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in_data2[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in_data2[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in_data2[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in_data2[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in_data2[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in_data2[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; in_data2[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_data[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_valid    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_error[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_error[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin_reset    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk_mod      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; sin_reset           ;                   ;         ;
; clk                 ;                   ;         ;
; clk_mod             ;                   ;         ;
+---------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                              ;
+---------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                            ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clk                             ; PIN_G2             ; 1543    ; Clock        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; clk_mod                         ; PIN_G1             ; 39      ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sin_reset                       ; PIN_T2             ; 28      ; Async. clear ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sine_cos:sin|LessThan0~30       ; LCCOMB_X32_Y13_N30 ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sine_cos:sin|clk_inner_r        ; FF_X31_Y13_N25     ; 28      ; Clock        ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sine_cos:sin|reload_value[0]~15 ; LCCOMB_X30_Y12_N24 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
+---------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                      ;
+--------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                     ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                      ; PIN_G2         ; 1543    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; clk_mod                  ; PIN_G1         ; 39      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; sin_reset                ; PIN_T2         ; 28      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; sine_cos:sin|clk_inner_r ; FF_X31_Y13_N25 ; 28      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+--------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                             ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sine_cos:sin|LessThan0~30                                                                                                                                                                                        ; 24      ;
; sine_cos:sin|reload_value[0]~15                                                                                                                                                                                  ; 16      ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][13]           ; 10      ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_add_1_o[16]                              ; 9       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][13]           ; 8       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_6_o[19]                                      ; 8       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][13]            ; 7       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][13]           ; 7       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[2]                               ; 7       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_sub_3_o[0]                               ; 7       ;
; sine_cos:sin|iter[0]                                                                                                                                                                                             ; 7       ;
; sine_cos:sin|sine[13]~26                                                                                                                                                                                         ; 7       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][13]           ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][13]           ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][12]           ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][12]           ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][11]           ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][11]           ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][10]           ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][10]           ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][9]            ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][9]            ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][8]            ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][8]            ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][7]            ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][7]            ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][6]            ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][6]            ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][5]            ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][5]            ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][4]            ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][4]            ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][3]            ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][3]            ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][2]            ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[1]                               ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_sub_3_o[0]                               ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_3_o[0]                               ; 6       ;
; sine_cos:sin|iter[1]                                                                                                                                                                                             ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[16]                              ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[16]                              ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[16]                              ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[16]                              ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[15]                              ; 6       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][13]           ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][12]           ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][13]           ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][11]           ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][12]           ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][10]           ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][11]           ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][9]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][10]           ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][8]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][9]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][7]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][8]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][6]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][7]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][5]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][6]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][4]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][5]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][3]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][4]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][2]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][3]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][2]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][12]           ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][11]           ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][10]           ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][9]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][8]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][7]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][6]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][1]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[1]                               ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[1]                               ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][5]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][4]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][3]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][2]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[2]                                ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][1]            ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_19_add_1_o[1]                               ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_19_add_1_o[0]                               ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_3_o[0]                               ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_sub_1_o[0]                               ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[0]                                       ; 5       ;
; sine_cos:sin|iter[2]                                                                                                                                                                                             ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_3_o[18]                              ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_sub_1_o[16]                               ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_5_o[20]                                      ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[21]                                      ; 5       ;
; sine_cos:sin|cos_r[13]                                                                                                                                                                                           ; 5       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][12]            ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][11]            ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][12]           ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][10]            ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][11]           ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][9]             ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][10]           ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][13]            ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][13]            ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][8]             ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][9]            ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][13]           ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][13]           ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][7]             ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][8]            ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][13]           ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][6]             ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][7]            ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][5]             ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][6]            ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][4]             ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][5]            ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][3]             ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][4]            ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][3]            ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[1]                               ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[1]                                ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][13]     ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_20_sub_1_o[2]                               ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_1_o[2]                                ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_sub_1_o[1]                                ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_5_o[0]                               ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_5_o[0]                               ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_23_sub_1_o[2]                               ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_20_sub_1_o[0]                               ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_5_o[0]                                       ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_sub_3_o[0]                                ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[0]                               ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[0]                                      ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[0]                                       ; 4       ;
; sine_cos:sin|iter[3]                                                                                                                                                                                             ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[16]                               ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[15]                              ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[15]                              ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_sub_3_o[19]                              ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_3_o[18]                              ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_21_sub_1_o[16]                              ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_23_sub_1_o[17]                              ; 4       ;
; sine_cos:sin|sine[12]~24                                                                                                                                                                                         ; 4       ;
; sine_cos:sin|sine[11]~22                                                                                                                                                                                         ; 4       ;
; sine_cos:sin|sine[10]~20                                                                                                                                                                                         ; 4       ;
; sine_cos:sin|sine[9]~18                                                                                                                                                                                          ; 4       ;
; sine_cos:sin|sine[8]~16                                                                                                                                                                                          ; 4       ;
; sine_cos:sin|sine[7]~14                                                                                                                                                                                          ; 4       ;
; sine_cos:sin|sine[6]~12                                                                                                                                                                                          ; 4       ;
; sine_cos:sin|sine[5]~10                                                                                                                                                                                          ; 4       ;
; sine_cos:sin|sine[4]~8                                                                                                                                                                                           ; 4       ;
; sine_cos:sin|sine[3]~6                                                                                                                                                                                           ; 4       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][13]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][12]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][11]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][12]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][10]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][11]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][9]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][10]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][8]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][9]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][7]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][8]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][6]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][7]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][5]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][6]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][4]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][5]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][3]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][4]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][2]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][3]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][13]    ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][13]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][13]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][13]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][12]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][12]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][12]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][12]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][13]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][12]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][12]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][11]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][11]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][11]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][11]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][12]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][12]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][11]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][11]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][10]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][10]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][10]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][10]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][11]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][11]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][10]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][10]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][9]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][9]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][9]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][9]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][10]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][10]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][9]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][9]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][8]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][8]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][8]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][8]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][9]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][9]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][8]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][8]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][7]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][7]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][2]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][7]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][7]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][8]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][8]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][7]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][7]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][6]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][6]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][6]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][6]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][7]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][7]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][6]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][6]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][5]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][5]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][5]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][5]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][6]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][6]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][5]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][5]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][4]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][4]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[1]                               ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][4]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][4]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][5]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][5]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][4]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][4]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][3]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][3]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][3]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][3]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][4]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][4]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][3]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][3]             ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][2]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][3]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][3]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][2]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[1]                                ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_12|delay_signals[0][13]     ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][13]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_12|delay_signals[0][12]     ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][12]     ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][12]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_12|delay_signals[0][11]     ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][11]     ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][11]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_12|delay_signals[0][10]     ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][10]     ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][10]           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_12|delay_signals[0][9]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][9]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][9]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_12|delay_signals[0][8]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][8]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][8]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_12|delay_signals[0][7]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][7]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][7]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_12|delay_signals[0][6]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][6]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][6]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_12|delay_signals[0][5]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][5]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][5]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_12|delay_signals[0][4]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][4]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][4]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_12|delay_signals[0][3]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][3]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][3]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_12|delay_signals[0][2]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_20_sub_1_o[1]                               ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_add_1_o[1]                                ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][2]            ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_21_sub_1_o[1]                               ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_add_5_o[0]                               ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_add_1_o[0]                                ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_1_o[1]                                ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_add_1_o[0]                                ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_sub_1_o[0]                                ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_12|delay_signals[0][13]     ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_12|delay_signals[0][12]     ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_12|delay_signals[0][11]     ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_12|delay_signals[0][10]     ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_12|delay_signals[0][9]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_12|delay_signals[0][8]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_12|delay_signals[0][7]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_12|delay_signals[0][6]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_12|delay_signals[0][5]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_12|delay_signals[0][4]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_12|delay_signals[0][3]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_12|delay_signals[0][2]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_12|delay_signals[0][1]      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_sub_1_o[1]                               ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_23_sub_1_o[1]                               ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_sub_1_o[1]                                ; 3       ;
; sine_cos:sin|iter[4]                                                                                                                                                                                             ; 3       ;
; sine_cos:sin|reload_value[0]                                                                                                                                                                                     ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[17]                              ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[17]                               ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_sub_3_o[19]                               ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_7_add_1_o[16]                               ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_2_sub_1_o[16]                               ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[15]                               ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_9_o[21]                                      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_4_o[21]                                      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[17]                                      ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_0_o[19]                                      ; 3       ;
; sine_cos:sin|sine[2]~4                                                                                                                                                                                           ; 3       ;
; sine_cos:sin|sine[1]~2                                                                                                                                                                                           ; 3       ;
; sine_cos:sin|sine[0]~0                                                                                                                                                                                           ; 3       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][2]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][12]    ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][12]           ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][11]    ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][11]           ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][10]    ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][10]           ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][9]     ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][9]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][8]     ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][8]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][7]     ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][13]           ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][7]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][6]     ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][12]           ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][6]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][5]     ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][11]           ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][5]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][4]     ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][10]           ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][4]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][3]     ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][9]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][3]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][2]     ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][8]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][2]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][7]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][1]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][6]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][5]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][4]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][2]             ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][2]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][3]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][1]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][2]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][2]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][1]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_sub_1_o[2]                                ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][2]      ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_sub_1_o[1]                                ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr2_q_12|delay_signals[0][1]      ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_sub_1_o[0]                                ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][1]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_21_sub_1_o[0]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][0]            ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_12|delay_signals[0][0]      ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_sub_1_o[0]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_sub_1_o[0]                                ; 2       ;
; sine_cos:sin|iter[5]                                                                                                                                                                                             ; 2       ;
; sine_cos:sin|reload_value[1]                                                                                                                                                                                     ; 2       ;
; sine_cos:sin|reload_value[2]                                                                                                                                                                                     ; 2       ;
; sine_cos:sin|reload_value[3]                                                                                                                                                                                     ; 2       ;
; sine_cos:sin|reload_value[4]                                                                                                                                                                                     ; 2       ;
; sine_cos:sin|reload_value[5]                                                                                                                                                                                     ; 2       ;
; sine_cos:sin|reload_value[6]                                                                                                                                                                                     ; 2       ;
; sine_cos:sin|reload_value[7]                                                                                                                                                                                     ; 2       ;
; sine_cos:sin|reload_value[8]                                                                                                                                                                                     ; 2       ;
; sine_cos:sin|reload_value[9]                                                                                                                                                                                     ; 2       ;
; sine_cos:sin|reload_value[10]                                                                                                                                                                                    ; 2       ;
; sine_cos:sin|reload_value[11]                                                                                                                                                                                    ; 2       ;
; sine_cos:sin|reload_value[12]                                                                                                                                                                                    ; 2       ;
; sine_cos:sin|reload_value[13]                                                                                                                                                                                    ; 2       ;
; sine_cos:sin|reload_value[14]                                                                                                                                                                                    ; 2       ;
; sine_cos:sin|reload_value[15]                                                                                                                                                                                    ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[16]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[16]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[16]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[16]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_add_5_o[21]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_5_o[21]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_13_sub_1_o[21]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_5_o[21]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_sub_3_o[19]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_sub_3_o[19]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_20_sub_1_o[17]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_6_sub_1_o[17]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_1_o[17]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_add_1_o[15]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_1_add_1_o[15]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_add_1_o[14]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_add_1_o[13]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_add_1_o[12]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_add_1_o[11]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_add_1_o[10]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_add_1_o[9]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_add_1_o[8]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_add_1_o[7]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_add_1_o[6]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_add_1_o[5]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_add_1_o[4]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_add_1_o[3]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_add_1_o[2]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_8_o[22]                                      ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_6_o[22]                                      ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_5_o[22]                                      ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_10_o[19]                                     ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_3_o[19]                                      ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_1_o[18]                                      ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_24_sub_1_o[16]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_4_o[23]                                      ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_3_o[23]                                      ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_2_o[23]                                      ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_1_o[20]                                      ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_12_o[17]                                     ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[14]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[13]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[12]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[11]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[10]                              ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[9]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[8]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[7]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[6]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[5]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[4]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[3]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[2]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[1]                               ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_2_o[24]                                      ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_1_o[24]                                      ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_1_o[25]                                      ; 2       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[25]                                      ; 2       ;
; sine_cos:sin|Add2~30                                                                                                                                                                                             ; 2       ;
; sine_cos:sin|Add2~28                                                                                                                                                                                             ; 2       ;
; sine_cos:sin|Add2~26                                                                                                                                                                                             ; 2       ;
; sine_cos:sin|Add2~24                                                                                                                                                                                             ; 2       ;
; sine_cos:sin|Add2~22                                                                                                                                                                                             ; 2       ;
; sine_cos:sin|Add2~20                                                                                                                                                                                             ; 2       ;
; sine_cos:sin|Add2~18                                                                                                                                                                                             ; 2       ;
; sine_cos:sin|Add2~16                                                                                                                                                                                             ; 2       ;
; sine_cos:sin|Add2~14                                                                                                                                                                                             ; 2       ;
; sine_cos:sin|Add2~12                                                                                                                                                                                             ; 2       ;
; sine_cos:sin|Add2~10                                                                                                                                                                                             ; 2       ;
; sine_cos:sin|Add2~8                                                                                                                                                                                              ; 2       ;
; sine_cos:sin|Add2~6                                                                                                                                                                                              ; 2       ;
; sine_cos:sin|Add2~4                                                                                                                                                                                              ; 2       ;
; sine_cos:sin|Add2~2                                                                                                                                                                                              ; 2       ;
; sine_cos:sin|Add2~0                                                                                                                                                                                              ; 2       ;
; sine_cos:sin|cos_r[12]                                                                                                                                                                                           ; 2       ;
; sine_cos:sin|cos_r[11]                                                                                                                                                                                           ; 2       ;
; sine_cos:sin|cos_r[10]                                                                                                                                                                                           ; 2       ;
; sine_cos:sin|cos_r[9]                                                                                                                                                                                            ; 2       ;
; sine_cos:sin|cos_r[8]                                                                                                                                                                                            ; 2       ;
; sine_cos:sin|cos_r[7]                                                                                                                                                                                            ; 2       ;
; sine_cos:sin|cos_r[6]                                                                                                                                                                                            ; 2       ;
; sine_cos:sin|cos_r[5]                                                                                                                                                                                            ; 2       ;
; sine_cos:sin|cos_r[4]                                                                                                                                                                                            ; 2       ;
; sine_cos:sin|cos_r[3]                                                                                                                                                                                            ; 2       ;
; sine_cos:sin|iter[0]~13                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|reload_value[0]~17                                                                                                                                                                                  ; 1       ;
; sine_cos:sin|reload_value[1]~16                                                                                                                                                                                  ; 1       ;
; sine_cos:sin|clk_inner_r~0                                                                                                                                                                                       ; 1       ;
; sine_cos:sin|iter~3                                                                                                                                                                                              ; 1       ;
; sine_cos:sin|iter~12                                                                                                                                                                                             ; 1       ;
; sine_cos:sin|reload_value[0]~3                                                                                                                                                                                   ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[2][13] ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][13]           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[2][12] ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][12]           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[2][11] ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][11]           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[2][10] ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][10]           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[2][9]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][9]            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[2][8]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][8]            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[2][7]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][7]            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[2][6]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][6]            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[2][5]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][5]            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[2][4]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][4]            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[2][3]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][3]            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[2][2]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[2][1]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[2][0]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[1][13] ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[1][12] ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[1][11] ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[1][10] ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[1][9]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[1][8]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[1][7]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[1][6]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[1][5]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[1][4]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_add_5_o[3]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_3_o[3]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_3_o[3]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_add_5_o[3]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[1][3]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_5_o[3]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_add_5_o[2]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_3_o[2]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_3_o[2]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_add_5_o[2]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_5_o[3]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[1][2]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_5_o[2]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_add_5_o[1]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_3_o[1]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_3_o[1]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_add_5_o[1]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_5_o[2]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[1][1]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_5_o[1]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_5_o[1]                               ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_13|delay_signals[1][0]  ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[0]                                ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add0_0_o[0]                                       ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_add1_4_o[0]                                       ; 1       ;
; sine_cos:sin|Add3~4                                                                                                                                                                                              ; 1       ;
; sine_cos:sin|Add3~3                                                                                                                                                                                              ; 1       ;
; sine_cos:sin|Add3~2                                                                                                                                                                                              ; 1       ;
; sine_cos:sin|Add3~1                                                                                                                                                                                              ; 1       ;
; sine_cos:sin|Add3~0                                                                                                                                                                                              ; 1       ;
; sine_cos:sin|counter~15                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|counter~14                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|counter~13                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|counter~12                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|counter~11                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|counter~10                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|counter~9                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|counter~8                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|counter~7                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|counter~6                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|counter~5                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|counter~4                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|counter~3                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|counter~2                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|counter~1                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|counter~0                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|counter[0]                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|counter[1]                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|counter[2]                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|counter[3]                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|counter[4]                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|counter[5]                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|counter[6]                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|counter[7]                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|counter[8]                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|counter[9]                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|counter[10]                                                                                                                                                                                         ; 1       ;
; sine_cos:sin|counter[11]                                                                                                                                                                                         ; 1       ;
; sine_cos:sin|counter[12]                                                                                                                                                                                         ; 1       ;
; sine_cos:sin|counter[13]                                                                                                                                                                                         ; 1       ;
; sine_cos:sin|counter[14]                                                                                                                                                                                         ; 1       ;
; sine_cos:sin|counter[15]                                                                                                                                                                                         ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[26]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[25]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[24]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                        ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                         ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                                         ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                         ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                                         ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                         ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]                                         ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]                                         ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]                                         ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                                         ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                         ; 1       ;
; sine_cos:sin|sine_r[13]                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|sine_r[12]                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|sine_r[11]                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|sine_r[10]                                                                                                                                                                                          ; 1       ;
; sine_cos:sin|sine_r[9]                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|sine_r[8]                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|sine_r[7]                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|sine_r[6]                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|sine_r[5]                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|sine_r[4]                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|sine_r[3]                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|sine_r[2]                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|sine_r[1]                                                                                                                                                                                           ; 1       ;
; sine_cos:sin|sine_r[0]                                                                                                                                                                                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[16]~43                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[16]~43                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[16]~43                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[15]~42                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[15]~41                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[15]~42                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[15]~41                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[16]~43                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[15]~42                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[15]~41                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[14]~40                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[14]~39                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[14]~40                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[14]~39                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[15]~42                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[15]~41                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[14]~40                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[14]~39                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[13]~38                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[13]~37                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[13]~38                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[13]~37                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[14]~40                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[14]~39                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[17]~43                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[13]~38                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[13]~37                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[12]~36                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[12]~35                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[16]~46                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[12]~36                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[12]~35                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[16]~46                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[13]~38                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[13]~37                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[17]~43                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[16]~43                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[16]~42                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[16]~41                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[12]~36                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[12]~35                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[16]~46                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[11]~34                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[11]~33                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[15]~45                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[15]~44                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[15]~43                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[15]~43                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[11]~34                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[11]~33                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[15]~45                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[15]~44                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[12]~36                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[12]~35                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[16]~46                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[16]~42                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[16]~41                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[15]~42                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[15]~41                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[15]~40                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[15]~39                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[11]~34                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[11]~33                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[15]~45                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[15]~44                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[10]~32                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[10]~31                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[14]~43                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[14]~42                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[14]~42                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[14]~41                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[14]~42                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[14]~41                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[10]~32                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[10]~31                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[14]~43                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[14]~42                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[11]~34                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[11]~33                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[15]~45                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[15]~44                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[15]~40                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[15]~39                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[14]~40                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[14]~39                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[14]~38                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[14]~37                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[10]~32                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[10]~31                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[14]~43                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[14]~42                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[9]~30                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[9]~29                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[13]~41                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[13]~40                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[13]~40                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[13]~39                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[13]~40                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[13]~39                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[9]~30                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[9]~29                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[13]~41                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[13]~40                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[10]~32                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[10]~31                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[14]~43                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[14]~42                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[14]~38                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[14]~37                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[13]~38                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[13]~37                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[13]~36                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[13]~35                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[9]~30                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[9]~29                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[13]~41                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[13]~40                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[8]~28                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[8]~27                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[12]~39                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[12]~38                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[12]~38                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[12]~37                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[12]~38                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[12]~37                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[8]~28                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[8]~27                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[12]~39                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[12]~38                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[9]~30                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[9]~29                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[13]~41                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[13]~40                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[13]~36                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[13]~35                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[12]~36                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[12]~35                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[12]~34                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[12]~33                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[8]~28                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[8]~27                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[12]~39                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[12]~38                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[7]~26                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[7]~25                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[11]~37                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[11]~36                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[11]~36                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[11]~35                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[11]~36                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[11]~35                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[7]~26                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[7]~25                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[11]~37                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[11]~36                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[8]~28                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[8]~27                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[12]~39                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[12]~38                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[12]~34                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[12]~33                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[11]~34                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[11]~33                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[11]~32                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[11]~31                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[7]~26                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[7]~25                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[11]~37                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[11]~36                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[6]~24                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[6]~23                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[10]~35                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[10]~34                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[10]~34                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[10]~33                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[10]~34                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[10]~33                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[6]~24                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[6]~23                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[10]~35                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[10]~34                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[7]~26                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[7]~25                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[11]~37                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[11]~36                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[11]~32                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[11]~31                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[10]~32                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[10]~31                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[10]~30                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[10]~29                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[6]~24                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[6]~23                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[10]~35                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[10]~34                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[5]~22                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[5]~21                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[9]~33                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[9]~32                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[9]~32                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[9]~31                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[9]~32                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[9]~31                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[5]~22                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[5]~21                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[9]~33                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[9]~32                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[6]~24                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[6]~23                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[10]~35                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[10]~34                           ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[10]~30                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[10]~29                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[9]~30                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[9]~29                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[9]~28                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[9]~27                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[5]~22                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[5]~21                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[9]~33                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[9]~32                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[4]~20                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[4]~19                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[8]~31                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[8]~30                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[8]~30                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[8]~29                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[8]~30                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[8]~29                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[4]~20                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[4]~19                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[8]~31                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[8]~30                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[5]~22                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[5]~21                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[9]~33                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[9]~32                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[9]~28                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[9]~27                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[8]~28                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[8]~27                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[8]~26                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[8]~25                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[4]~20                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[4]~19                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[8]~31                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[8]~30                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[3]~18                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[3]~17                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[7]~29                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[7]~28                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[7]~28                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[7]~27                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[7]~28                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[7]~27                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[3]~18                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[3]~17                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[7]~29                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[7]~28                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[4]~20                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[4]~19                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[8]~31                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[8]~30                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[8]~26                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[8]~25                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[7]~26                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[7]~25                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[7]~24                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[7]~23                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[3]~18                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[3]~17                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[7]~29                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[7]~28                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[2]~16                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_3_o[2]~15                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[6]~27                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[6]~26                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[6]~26                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[6]~25                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[6]~26                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[6]~25                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[2]~16                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_3_o[2]~15                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[6]~27                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[6]~26                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[3]~18                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[3]~17                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[7]~29                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[7]~28                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[7]~24                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[7]~23                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[6]~24                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[6]~23                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[6]~22                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[6]~21                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[2]~16                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_add_3_o[2]~15                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[6]~27                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[6]~26                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[5]~25                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[5]~24                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[5]~24                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[5]~23                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[5]~24                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[5]~23                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[5]~25                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[5]~24                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[2]~16                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_add_3_o[2]~15                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[6]~27                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[6]~26                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[6]~22                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[6]~21                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[5]~22                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[5]~21                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[5]~20                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[5]~19                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[5]~25                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[5]~24                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[4]~23                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[4]~22                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[4]~22                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[4]~21                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[4]~22                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[4]~21                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[4]~23                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[4]~22                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[5]~25                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[5]~24                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[5]~20                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[5]~19                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[4]~20                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[4]~19                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[4]~18                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[4]~17                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[4]~23                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[4]~22                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[3]~21                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[3]~20                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[3]~20                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[3]~19                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[3]~20                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[3]~19                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[3]~21                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[3]~20                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[4]~23                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[4]~22                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[4]~18                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_9_add_1_o[4]~17                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[3]~18                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_8_add_1_o[3]~17                             ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[3]~16                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_17_add_1_o[3]~15                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[3]~21                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_16_sub_1_o[3]~20                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[2]~19                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_15_sub_1_o[2]~18                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[2]~18                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_14_add_1_o[2]~17                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[2]~18                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_12_add_1_o[2]~17                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[2]~19                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_1_o[2]~18                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[3]~21                            ; 1       ;
; digitalFilter:filter|digitalFilter_0002:digitalfilter_inst|digitalFilter_0002_ast:digitalFilter_0002_ast_inst|digitalFilter_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_10_sub_1_o[3]~20                            ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,973 / 47,787 ( 4 % ) ;
; C16 interconnects           ; 7 / 1,804 ( < 1 % )    ;
; C4 interconnects            ; 982 / 31,272 ( 3 % )   ;
; Direct links                ; 484 / 47,787 ( 1 % )   ;
; Global clocks               ; 4 / 20 ( 20 % )        ;
; Local interconnects         ; 349 / 15,408 ( 2 % )   ;
; R24 interconnects           ; 12 / 1,775 ( < 1 % )   ;
; R4 interconnects            ; 1,111 / 41,310 ( 3 % ) ;
+-----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.28) ; Number of LABs  (Total = 146) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 6                             ;
; 2                                           ; 3                             ;
; 3                                           ; 8                             ;
; 4                                           ; 1                             ;
; 5                                           ; 0                             ;
; 6                                           ; 3                             ;
; 7                                           ; 7                             ;
; 8                                           ; 9                             ;
; 9                                           ; 12                            ;
; 10                                          ; 8                             ;
; 11                                          ; 12                            ;
; 12                                          ; 7                             ;
; 13                                          ; 12                            ;
; 14                                          ; 9                             ;
; 15                                          ; 2                             ;
; 16                                          ; 47                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.02) ; Number of LABs  (Total = 146) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 2                             ;
; 1 Clock                            ; 144                           ;
; 1 Clock enable                     ; 3                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.17) ; Number of LABs  (Total = 146) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 4                             ;
; 3                                            ; 2                             ;
; 4                                            ; 2                             ;
; 5                                            ; 3                             ;
; 6                                            ; 4                             ;
; 7                                            ; 1                             ;
; 8                                            ; 1                             ;
; 9                                            ; 0                             ;
; 10                                           ; 2                             ;
; 11                                           ; 3                             ;
; 12                                           ; 2                             ;
; 13                                           ; 4                             ;
; 14                                           ; 8                             ;
; 15                                           ; 2                             ;
; 16                                           ; 2                             ;
; 17                                           ; 1                             ;
; 18                                           ; 8                             ;
; 19                                           ; 0                             ;
; 20                                           ; 8                             ;
; 21                                           ; 3                             ;
; 22                                           ; 9                             ;
; 23                                           ; 2                             ;
; 24                                           ; 9                             ;
; 25                                           ; 4                             ;
; 26                                           ; 8                             ;
; 27                                           ; 1                             ;
; 28                                           ; 8                             ;
; 29                                           ; 7                             ;
; 30                                           ; 1                             ;
; 31                                           ; 15                            ;
; 32                                           ; 19                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.62) ; Number of LABs  (Total = 146) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 7                             ;
; 2                                                ; 4                             ;
; 3                                                ; 9                             ;
; 4                                                ; 1                             ;
; 5                                                ; 1                             ;
; 6                                                ; 11                            ;
; 7                                                ; 8                             ;
; 8                                                ; 3                             ;
; 9                                                ; 7                             ;
; 10                                               ; 8                             ;
; 11                                               ; 18                            ;
; 12                                               ; 11                            ;
; 13                                               ; 9                             ;
; 14                                               ; 8                             ;
; 15                                               ; 4                             ;
; 16                                               ; 37                            ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.54) ; Number of LABs  (Total = 146) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 32                            ;
; 3                                            ; 7                             ;
; 4                                            ; 6                             ;
; 5                                            ; 0                             ;
; 6                                            ; 0                             ;
; 7                                            ; 1                             ;
; 8                                            ; 1                             ;
; 9                                            ; 0                             ;
; 10                                           ; 0                             ;
; 11                                           ; 0                             ;
; 12                                           ; 2                             ;
; 13                                           ; 4                             ;
; 14                                           ; 6                             ;
; 15                                           ; 26                            ;
; 16                                           ; 1                             ;
; 17                                           ; 7                             ;
; 18                                           ; 5                             ;
; 19                                           ; 10                            ;
; 20                                           ; 5                             ;
; 21                                           ; 6                             ;
; 22                                           ; 4                             ;
; 23                                           ; 11                            ;
; 24                                           ; 1                             ;
; 25                                           ; 3                             ;
; 26                                           ; 1                             ;
; 27                                           ; 4                             ;
; 28                                           ; 2                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 47        ; 0            ; 0            ; 47        ; 47        ; 0            ; 44           ; 0            ; 0            ; 3            ; 0            ; 44           ; 3            ; 0            ; 0            ; 0            ; 44           ; 0            ; 0            ; 0            ; 0            ; 0            ; 47        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 47           ; 47           ; 47           ; 47           ; 47           ; 0         ; 47           ; 47           ; 0         ; 0         ; 47           ; 3            ; 47           ; 47           ; 44           ; 47           ; 3            ; 44           ; 47           ; 47           ; 47           ; 3            ; 47           ; 47           ; 47           ; 47           ; 47           ; 0         ; 47           ; 47           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; in_data2[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data2[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data2[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data2[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data2[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data2[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data2[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data2[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data2[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data2[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data2[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data2[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data2[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_data2[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[24]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[25]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_data[26]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_valid          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_error[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out_error[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin_reset          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_mod            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 21 23:10:18 2019
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab7 -c lab7
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP3C16F484C6 for design "lab7"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C40F484C6 is compatible
    Info (176445): Device EP3C55F484C6 is compatible
    Info (176445): Device EP3C80F484C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 47 pins of 47 total pins
    Info (169086): Pin in_data2[0] not assigned to an exact location on the device
    Info (169086): Pin in_data2[1] not assigned to an exact location on the device
    Info (169086): Pin in_data2[2] not assigned to an exact location on the device
    Info (169086): Pin in_data2[3] not assigned to an exact location on the device
    Info (169086): Pin in_data2[4] not assigned to an exact location on the device
    Info (169086): Pin in_data2[5] not assigned to an exact location on the device
    Info (169086): Pin in_data2[6] not assigned to an exact location on the device
    Info (169086): Pin in_data2[7] not assigned to an exact location on the device
    Info (169086): Pin in_data2[8] not assigned to an exact location on the device
    Info (169086): Pin in_data2[9] not assigned to an exact location on the device
    Info (169086): Pin in_data2[10] not assigned to an exact location on the device
    Info (169086): Pin in_data2[11] not assigned to an exact location on the device
    Info (169086): Pin in_data2[12] not assigned to an exact location on the device
    Info (169086): Pin in_data2[13] not assigned to an exact location on the device
    Info (169086): Pin out_data[0] not assigned to an exact location on the device
    Info (169086): Pin out_data[1] not assigned to an exact location on the device
    Info (169086): Pin out_data[2] not assigned to an exact location on the device
    Info (169086): Pin out_data[3] not assigned to an exact location on the device
    Info (169086): Pin out_data[4] not assigned to an exact location on the device
    Info (169086): Pin out_data[5] not assigned to an exact location on the device
    Info (169086): Pin out_data[6] not assigned to an exact location on the device
    Info (169086): Pin out_data[7] not assigned to an exact location on the device
    Info (169086): Pin out_data[8] not assigned to an exact location on the device
    Info (169086): Pin out_data[9] not assigned to an exact location on the device
    Info (169086): Pin out_data[10] not assigned to an exact location on the device
    Info (169086): Pin out_data[11] not assigned to an exact location on the device
    Info (169086): Pin out_data[12] not assigned to an exact location on the device
    Info (169086): Pin out_data[13] not assigned to an exact location on the device
    Info (169086): Pin out_data[14] not assigned to an exact location on the device
    Info (169086): Pin out_data[15] not assigned to an exact location on the device
    Info (169086): Pin out_data[16] not assigned to an exact location on the device
    Info (169086): Pin out_data[17] not assigned to an exact location on the device
    Info (169086): Pin out_data[18] not assigned to an exact location on the device
    Info (169086): Pin out_data[19] not assigned to an exact location on the device
    Info (169086): Pin out_data[20] not assigned to an exact location on the device
    Info (169086): Pin out_data[21] not assigned to an exact location on the device
    Info (169086): Pin out_data[22] not assigned to an exact location on the device
    Info (169086): Pin out_data[23] not assigned to an exact location on the device
    Info (169086): Pin out_data[24] not assigned to an exact location on the device
    Info (169086): Pin out_data[25] not assigned to an exact location on the device
    Info (169086): Pin out_data[26] not assigned to an exact location on the device
    Info (169086): Pin out_valid not assigned to an exact location on the device
    Info (169086): Pin out_error[0] not assigned to an exact location on the device
    Info (169086): Pin out_error[1] not assigned to an exact location on the device
    Info (169086): Pin sin_reset not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin clk_mod not assigned to an exact location on the device
Info (332104): Reading SDC File: 'digitalFilter/digitalFilter_0002.sdc'
Warning (332060): Node: sine_cos:sin|clk_inner_r was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_mod was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000          clk
Info (176353): Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node clk_mod~input (placed in PIN G1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node sine_cos:sin|clk_inner_r 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sin_reset~input (placed in PIN T2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 44 (unused VREF, 2.5V VCCIO, 0 input, 44 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm logic and register replication
Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file E:/study/Labs/Components/lab7/output_files/lab7.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 630 megabytes
    Info: Processing ended: Thu Nov 21 23:10:33 2019
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/study/Labs/Components/lab7/output_files/lab7.fit.smsg.


