<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0//EN"><HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">
<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 7.0/HTML Export Filter">
<LINK REL="STYLESHEET" HREF="ipexpress_tab.css" CHARSET="ISO-8859-1" TYPE="text/css">
<TITLE> DLL</TITLE>
</HEAD>
<BODY BGCOLOR="#ffffff">
<DIV>
<H4 CLASS="Heading3">
<A NAME="0_pgfId-1180131"></A><A NAME="0_WP0167"></A>DLL</H4>
<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180089"></A>Description:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1180090"></A>DLLs (Delayed Lock Loop) are used in a variety of applications such as clock injection removal, clock injection match and time reference delay which is used to adjust the DQS strobe delay setting for DDR memory applications.</P>
</DIV>
<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180091"></A>Devices Supported:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1180092"></A>LatticeECP2, LatticeECP2M, LatticeECP3, LatticeSC, LatticeSCM</P>
</DIV>
<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180093"></A>Version: </H6>
<P CLASS="Body">
<A NAME="0_pgfId-1180094"></A>3.5</P>
</DIV>
<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180095"></A>Revision History:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1180096"></A>3.5: Changed VHDL "dont_touch" attribute to boolean instead of string.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180096"></A>3.4: Fixed missing DCNTL ports when regenerating for LatticeECP3.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180096"></A>3.3: Removed clk90 for TRDLL for LatticeECP3.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180096"></A>3.2: Removed clk90 for CIDDLL for LatticeECP3.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180096"></A>3.1: DCNTL ports were made optional.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180096"></A>3.0: Added "wire" declaration in Verilog output.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180096"></A>2.5: Added syn_noprune for I/O Assistant flow (LatticeECP2).</P>
<P CLASS="Body">
<A NAME="0_pgfId-1184644"></A>2.4: Fixed CLKOP_PHASE attribute to depend on the clock frequency.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180097"></A>2.3: Removed DCNTL_ADJVAL.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180098"></A>2.2: GLITCH_TOLERANCE is no longer set by IPexpress.  Default will be set by mapper.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180099"></A>2.1: Added CLKFB frequency property (for CIM, when user feed back is selected.)</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180100"></A>2.0: Updated for compatibility with IPexpress.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1180101"></A>1.0: Original released version.</P>
</DIV>
<DIV>

<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180102"></A>References</H6>
  <P CLASS="Body">
  <A NAME="0_pgfId-1180104"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=19018" CLASS="URL">TN1098</A></SPAN>
  - LatticeSC sysCLOCK PLL/DLL User's Guide</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1180106"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=21645" CLASS="URL">TN1103</A></SPAN>
  - LatticeECP2/M sysCLOCK PLL/DLL Design and Usage Guide</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1180106"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=32318" CLASS="URL">TN1178</A></SPAN>
  - LatticeECP3 sysCLOCK PLL/DLL Design and Usage Guide</P>
</DIV>
</DIV>
</BODY>
</HTML>