library verilog;
use verilog.vl_types.all;
entity BrchCtrl is
    port(
        PCWriteCond     : in     vl_logic_vector(3 downto 0);
        Stall           : in     vl_logic;
        Rs              : in     vl_logic_vector(31 downto 0);
        Rt              : in     vl_logic_vector(31 downto 0);
        Brch            : out    vl_logic
    );
end BrchCtrl;
