

================================================================
== Vivado HLS Report for 'reconstruct_complex_s'
================================================================
* Date:           Wed Aug 17 17:19:13 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       wordlength_opt__16_6
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.502|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   57|   57|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- reconstruction  |   55|   55|         5|          1|          1|    52|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      80|   1496|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        0|      -|     828|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     908|   1745|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |add_ln666_fu_169_p2        |     +    |      0|   0|   15|           6|           7|
    |add_ln949_1_fu_554_p2      |     +    |      0|   0|   23|           6|          16|
    |add_ln949_fu_416_p2        |     +    |      0|   0|   23|           6|          16|
    |add_ln958_1_fu_594_p2      |     +    |      0|   0|   39|           6|          32|
    |add_ln958_fu_456_p2        |     +    |      0|   0|   39|           6|          32|
    |add_ln964_1_fu_703_p2      |     +    |      0|   0|    8|           8|           8|
    |add_ln964_fu_663_p2        |     +    |      0|   0|    8|           8|           8|
    |i_fu_154_p2                |     +    |      0|   0|   15|           6|           1|
    |lsb_index_1_fu_342_p2      |     +    |      0|   0|   39|           6|          32|
    |lsb_index_fu_287_p2        |     +    |      0|   0|   39|           6|          32|
    |m_12_fu_624_p2             |     +    |      0|   0|   39|          32|          32|
    |m_2_fu_486_p2              |     +    |      0|   0|   39|          32|          32|
    |sub_ln944_1_fu_332_p2      |     -    |      0|   0|   39|           5|          32|
    |sub_ln944_fu_277_p2        |     -    |      0|   0|   39|           5|          32|
    |sub_ln947_1_fu_362_p2      |     -    |      0|   0|   15|           4|           5|
    |sub_ln947_fu_307_p2        |     -    |      0|   0|   15|           4|           5|
    |sub_ln958_1_fu_605_p2      |     -    |      0|   0|   39|           5|          32|
    |sub_ln958_fu_467_p2        |     -    |      0|   0|   39|           5|          32|
    |sub_ln964_1_fu_698_p2      |     -    |      0|   0|    8|           3|           8|
    |sub_ln964_fu_658_p2        |     -    |      0|   0|    8|           3|           8|
    |tmp_V_4_fu_238_p2          |     -    |      0|   0|   23|           1|          16|
    |tmp_V_fu_200_p2            |     -    |      0|   0|   23|           1|          16|
    |a_1_fu_535_p2              |    and   |      0|   0|    2|           1|           1|
    |a_fu_397_p2                |    and   |      0|   0|    2|           1|           1|
    |and_ln949_1_fu_566_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_428_p2        |    and   |      0|   0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|   0|    2|           1|           1|
    |ap_block_state6_io         |    and   |      0|   0|    2|           1|           1|
    |p_Result_12_fu_524_p2      |    and   |      0|   0|   16|          16|          16|
    |p_Result_6_fu_386_p2       |    and   |      0|   0|   16|          16|          16|
    |l_1_fu_324_p3              |   cttz   |      0|  40|   36|          32|           0|
    |l_fu_269_p3                |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln661_fu_148_p2       |   icmp   |      0|   0|   11|           6|           5|
    |icmp_ln935_1_fu_224_p2     |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln935_fu_186_p2       |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_1_fu_391_p2     |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_2_fu_510_p2     |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln947_3_fu_529_p2     |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_fu_372_p2       |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln958_1_fu_589_p2     |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln958_fu_451_p2       |   icmp   |      0|   0|   18|          32|           1|
    |tmp_last_V_fu_180_p2       |   icmp   |      0|   0|   11|           6|           5|
    |lshr_ln947_1_fu_518_p2     |   lshr   |      0|   0|   35|           2|          16|
    |lshr_ln947_fu_380_p2       |   lshr   |      0|   0|   35|           2|          16|
    |lshr_ln958_1_fu_599_p2     |   lshr   |      0|   0|  101|          32|          32|
    |lshr_ln958_fu_461_p2       |   lshr   |      0|   0|  101|          32|          32|
    |or_ln949_2_fu_434_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln949_fu_572_p2         |    or    |      0|   0|    2|           1|           1|
    |m_10_fu_616_p3             |  select  |      0|   0|   32|           1|          32|
    |m_1_fu_478_p3              |  select  |      0|   0|   32|           1|          32|
    |select_ln162_1_fu_735_p3   |  select  |      0|   0|   32|           1|           1|
    |select_ln162_fu_728_p3     |  select  |      0|   0|   32|           1|           1|
    |select_ln964_1_fu_691_p3   |  select  |      0|   0|    7|           1|           7|
    |select_ln964_fu_651_p3     |  select  |      0|   0|    7|           1|           7|
    |tmp_V_7_fu_206_p3          |  select  |      0|   0|   16|           1|          16|
    |tmp_V_9_fu_244_p3          |  select  |      0|   0|   16|           1|          16|
    |shl_ln958_1_fu_610_p2      |    shl   |      0|   0|  101|          32|          32|
    |shl_ln958_fu_472_p2        |    shl   |      0|   0|  101|          32|          32|
    |ap_enable_pp0              |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|   0|    2|           2|           1|
    |xor_ln949_1_fu_548_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln949_fu_410_p2        |    xor   |      0|   0|    2|           1|           2|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |Total                      |          |      0|  80| 1496|         615|         771|
    +---------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |DNN_out_TDATA_blk_n      |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |i_0_reg_137              |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  57|         12|   10|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |i_0_reg_137                          |   6|   0|    6|          0|
    |icmp_ln661_reg_751                   |   1|   0|    1|          0|
    |icmp_ln935_1_reg_797                 |   1|   0|    1|          0|
    |icmp_ln935_reg_775                   |   1|   0|    1|          0|
    |lsb_index_1_reg_862                  |  32|   0|   32|          0|
    |lsb_index_reg_830                    |  32|   0|   32|          0|
    |m_3_reg_893                          |  31|   0|   31|          0|
    |m_s_reg_883                          |  31|   0|   31|          0|
    |p_Result_10_reg_814                  |  16|   0|   16|          0|
    |p_Result_15_reg_780                  |   1|   0|    1|          0|
    |p_Result_18_reg_802                  |   1|   0|    1|          0|
    |p_Result_s_reg_792                   |  16|   0|   16|          0|
    |sub_ln944_1_reg_851                  |  32|   0|   32|          0|
    |sub_ln944_reg_819                    |  32|   0|   32|          0|
    |sub_ln947_1_reg_873                  |   5|   0|    5|          0|
    |sub_ln947_reg_841                    |   5|   0|    5|          0|
    |tmp_10_reg_836                       |  31|   0|   31|          0|
    |tmp_12_reg_888                       |   1|   0|    1|          0|
    |tmp_14_reg_868                       |  31|   0|   31|          0|
    |tmp_16_reg_898                       |   1|   0|    1|          0|
    |tmp_V_7_reg_785                      |  16|   0|   16|          0|
    |tmp_V_7_reg_785_pp0_iter2_reg        |  16|   0|   16|          0|
    |tmp_V_9_reg_807                      |  16|   0|   16|          0|
    |tmp_V_9_reg_807_pp0_iter2_reg        |  16|   0|   16|          0|
    |tmp_last_V_reg_770                   |   1|   0|    1|          0|
    |trunc_ln943_1_reg_878                |   8|   0|    8|          0|
    |trunc_ln943_1_reg_878_pp0_iter3_reg  |   8|   0|    8|          0|
    |trunc_ln943_reg_846                  |   8|   0|    8|          0|
    |trunc_ln943_reg_846_pp0_iter3_reg    |   8|   0|    8|          0|
    |trunc_ln944_1_reg_857                |  16|   0|   16|          0|
    |trunc_ln944_reg_825                  |  16|   0|   16|          0|
    |icmp_ln661_reg_751                   |  64|  32|    1|          0|
    |icmp_ln935_1_reg_797                 |  64|  32|    1|          0|
    |icmp_ln935_reg_775                   |  64|  32|    1|          0|
    |p_Result_15_reg_780                  |  64|  32|    1|          0|
    |p_Result_18_reg_802                  |  64|  32|    1|          0|
    |tmp_last_V_reg_770                   |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 828| 192|  450|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------+-----+-----+------------+----------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_start         |  in |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_done          | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_idle          | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|ap_ready         | out |    1| ap_ctrl_hs | reconstruct_complex_ | return value |
|y_L3_V_address0  | out |    7|  ap_memory |        y_L3_V        |     array    |
|y_L3_V_ce0       | out |    1|  ap_memory |        y_L3_V        |     array    |
|y_L3_V_q0        |  in |   16|  ap_memory |        y_L3_V        |     array    |
|y_L3_V_address1  | out |    7|  ap_memory |        y_L3_V        |     array    |
|y_L3_V_ce1       | out |    1|  ap_memory |        y_L3_V        |     array    |
|y_L3_V_q1        |  in |   16|  ap_memory |        y_L3_V        |     array    |
|DNN_out_TDATA    | out |   64|    axis    |    DNN_out_V_data    |    pointer   |
|DNN_out_TREADY   |  in |    1|    axis    |    DNN_out_V_data    |    pointer   |
|DNN_out_TVALID   | out |    1|    axis    |   DNN_out_V_last_V   |    pointer   |
|DNN_out_TLAST    | out |    1|    axis    |   DNN_out_V_last_V   |    pointer   |
+-----------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %DNN_out_V_data, i1* %DNN_out_V_last_V, [5 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [dnn/dnn.cpp:661]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %reconstruction ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.42ns)   --->   "%icmp_ln661 = icmp eq i6 %i_0, -12" [dnn/dnn.cpp:661]   --->   Operation 11 'icmp' 'icmp_ln661' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [dnn/dnn.cpp:661]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln661, label %2, label %reconstruction" [dnn/dnn.cpp:661]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln661 = zext i6 %i_0 to i7" [dnn/dnn.cpp:661]   --->   Operation 15 'zext' 'zext_ln661' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln666 = zext i6 %i_0 to i64" [dnn/dnn.cpp:666]   --->   Operation 16 'zext' 'zext_ln666' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%y_L3_V_addr = getelementptr [104 x i16]* %y_L3_V, i64 0, i64 %zext_ln666" [dnn/dnn.cpp:666]   --->   Operation 17 'getelementptr' 'y_L3_V_addr' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (3.25ns)   --->   "%tmp_V_6 = load i16* %y_L3_V_addr, align 2" [dnn/dnn.cpp:666]   --->   Operation 18 'load' 'tmp_V_6' <Predicate = (!icmp_ln661)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_2 : Operation 19 [1/1] (1.87ns)   --->   "%add_ln666 = add i7 52, %zext_ln661" [dnn/dnn.cpp:666]   --->   Operation 19 'add' 'add_ln666' <Predicate = (!icmp_ln661)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln666_1 = zext i7 %add_ln666 to i64" [dnn/dnn.cpp:666]   --->   Operation 20 'zext' 'zext_ln666_1' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%y_L3_V_addr_1 = getelementptr [104 x i16]* %y_L3_V, i64 0, i64 %zext_ln666_1" [dnn/dnn.cpp:666]   --->   Operation 21 'getelementptr' 'y_L3_V_addr_1' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%tmp_V_8 = load i16* %y_L3_V_addr_1, align 2" [dnn/dnn.cpp:666]   --->   Operation 22 'load' 'tmp_V_8' <Predicate = (!icmp_ln661)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_2 : Operation 23 [1/1] (1.42ns)   --->   "%tmp_last_V = icmp eq i6 %i_0, -13" [dnn/dnn.cpp:672]   --->   Operation 23 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln661)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.13>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%tmp_V_6 = load i16* %y_L3_V_addr, align 2" [dnn/dnn.cpp:666]   --->   Operation 24 'load' 'tmp_V_6' <Predicate = (!icmp_ln661)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_3 : Operation 25 [1/1] (2.42ns)   --->   "%icmp_ln935 = icmp eq i16 %tmp_V_6, 0" [dnn/dnn.cpp:666]   --->   Operation 25 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln661)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_6, i32 15)" [dnn/dnn.cpp:666]   --->   Operation 26 'bitselect' 'p_Result_15' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.07ns)   --->   "%tmp_V = sub i16 0, %tmp_V_6" [dnn/dnn.cpp:666]   --->   Operation 27 'sub' 'tmp_V' <Predicate = (!icmp_ln661)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.80ns)   --->   "%tmp_V_7 = select i1 %p_Result_15, i16 %tmp_V, i16 %tmp_V_6" [dnn/dnn.cpp:666]   --->   Operation 28 'select' 'tmp_V_7' <Predicate = (!icmp_ln661)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @llvm.part.select.i16(i16 %tmp_V_7, i32 15, i32 0) nounwind" [dnn/dnn.cpp:666]   --->   Operation 29 'partselect' 'p_Result_s' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%tmp_V_8 = load i16* %y_L3_V_addr_1, align 2" [dnn/dnn.cpp:666]   --->   Operation 30 'load' 'tmp_V_8' <Predicate = (!icmp_ln661)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 104> <RAM>
ST_3 : Operation 31 [1/1] (2.42ns)   --->   "%icmp_ln935_1 = icmp eq i16 %tmp_V_8, 0" [dnn/dnn.cpp:666]   --->   Operation 31 'icmp' 'icmp_ln935_1' <Predicate = (!icmp_ln661)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_8, i32 15)" [dnn/dnn.cpp:666]   --->   Operation 32 'bitselect' 'p_Result_18' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.07ns)   --->   "%tmp_V_4 = sub i16 0, %tmp_V_8" [dnn/dnn.cpp:666]   --->   Operation 33 'sub' 'tmp_V_4' <Predicate = (!icmp_ln661)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.80ns)   --->   "%tmp_V_9 = select i1 %p_Result_18, i16 %tmp_V_4, i16 %tmp_V_8" [dnn/dnn.cpp:666]   --->   Operation 34 'select' 'tmp_V_9' <Predicate = (!icmp_ln661)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_10 = call i16 @llvm.part.select.i16(i16 %tmp_V_9, i32 15, i32 0) nounwind" [dnn/dnn.cpp:666]   --->   Operation 35 'partselect' 'p_Result_10' <Predicate = (!icmp_ln661)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.50>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_16 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_s)" [dnn/dnn.cpp:666]   --->   Operation 36 'bitconcatenate' 'p_Result_16' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_16, i1 true) nounwind" [dnn/dnn.cpp:666]   --->   Operation 37 'cttz' 'l' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 16, %l" [dnn/dnn.cpp:666]   --->   Operation 38 'sub' 'sub_ln944' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i16" [dnn/dnn.cpp:666]   --->   Operation 39 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [dnn/dnn.cpp:666]   --->   Operation 40 'add' 'lsb_index' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_10 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [dnn/dnn.cpp:666]   --->   Operation 41 'partselect' 'tmp_10' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [dnn/dnn.cpp:666]   --->   Operation 42 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.78ns)   --->   "%sub_ln947 = sub i5 9, %trunc_ln947" [dnn/dnn.cpp:666]   --->   Operation 43 'sub' 'sub_ln947' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [dnn/dnn.cpp:666]   --->   Operation 44 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_19 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_10)" [dnn/dnn.cpp:666]   --->   Operation 45 'bitconcatenate' 'p_Result_19' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.39ns)   --->   "%l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_19, i1 true) nounwind" [dnn/dnn.cpp:666]   --->   Operation 46 'cttz' 'l_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (2.55ns)   --->   "%sub_ln944_1 = sub nsw i32 16, %l_1" [dnn/dnn.cpp:666]   --->   Operation 47 'sub' 'sub_ln944_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln944_1 = trunc i32 %sub_ln944_1 to i16" [dnn/dnn.cpp:666]   --->   Operation 48 'trunc' 'trunc_ln944_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.55ns)   --->   "%lsb_index_1 = add nsw i32 -24, %sub_ln944_1" [dnn/dnn.cpp:666]   --->   Operation 49 'add' 'lsb_index_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_14 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)" [dnn/dnn.cpp:666]   --->   Operation 50 'partselect' 'tmp_14' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln947_1 = trunc i32 %sub_ln944_1 to i5" [dnn/dnn.cpp:666]   --->   Operation 51 'trunc' 'trunc_ln947_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.78ns)   --->   "%sub_ln947_1 = sub i5 9, %trunc_ln947_1" [dnn/dnn.cpp:666]   --->   Operation 52 'sub' 'sub_ln947_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln943_1 = trunc i32 %l_1 to i8" [dnn/dnn.cpp:666]   --->   Operation 53 'trunc' 'trunc_ln943_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.06>
ST_5 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_10, 0" [dnn/dnn.cpp:666]   --->   Operation 54 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i16" [dnn/dnn.cpp:666]   --->   Operation 55 'zext' 'zext_ln947' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i16 -1, %zext_ln947" [dnn/dnn.cpp:666]   --->   Operation 56 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_6 = and i16 %tmp_V_7, %lshr_ln947" [dnn/dnn.cpp:666]   --->   Operation 57 'and' 'p_Result_6' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i16 %p_Result_6, 0" [dnn/dnn.cpp:666]   --->   Operation 58 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [dnn/dnn.cpp:666]   --->   Operation 59 'and' 'a' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [dnn/dnn.cpp:666]   --->   Operation 60 'bitselect' 'tmp_11' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_11, true" [dnn/dnn.cpp:666]   --->   Operation 61 'xor' 'xor_ln949' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (2.07ns)   --->   "%add_ln949 = add i16 -24, %trunc_ln944" [dnn/dnn.cpp:666]   --->   Operation 62 'add' 'add_ln949' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_7, i16 %add_ln949)" [dnn/dnn.cpp:666]   --->   Operation 63 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_7, %xor_ln949" [dnn/dnn.cpp:666]   --->   Operation 64 'and' 'and_ln949' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949_2 = or i1 %and_ln949, %a" [dnn/dnn.cpp:666]   --->   Operation 65 'or' 'or_ln949_2' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_2)" [dnn/dnn.cpp:666]   --->   Operation 66 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.97>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%m = zext i16 %tmp_V_7 to i32" [dnn/dnn.cpp:666]   --->   Operation 67 'zext' 'm' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [dnn/dnn.cpp:666]   --->   Operation 68 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [dnn/dnn.cpp:666]   --->   Operation 69 'add' 'add_ln958' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [dnn/dnn.cpp:666]   --->   Operation 70 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [dnn/dnn.cpp:666]   --->   Operation 71 'sub' 'sub_ln958' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [dnn/dnn.cpp:666]   --->   Operation 72 'shl' 'shl_ln958' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [dnn/dnn.cpp:666]   --->   Operation 73 'select' 'm_1' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i32 %m_1, %or_ln" [dnn/dnn.cpp:666]   --->   Operation 74 'add' 'm_2' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_2, i32 1, i32 31)" [dnn/dnn.cpp:666]   --->   Operation 75 'partselect' 'm_s' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_2, i32 25)" [dnn/dnn.cpp:666]   --->   Operation 76 'bitselect' 'tmp_12' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.47ns)   --->   "%icmp_ln947_2 = icmp sgt i31 %tmp_14, 0" [dnn/dnn.cpp:666]   --->   Operation 77 'icmp' 'icmp_ln947_2' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%zext_ln947_1 = zext i5 %sub_ln947_1 to i16" [dnn/dnn.cpp:666]   --->   Operation 78 'zext' 'zext_ln947_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%lshr_ln947_1 = lshr i16 -1, %zext_ln947_1" [dnn/dnn.cpp:666]   --->   Operation 79 'lshr' 'lshr_ln947_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%p_Result_12 = and i16 %tmp_V_9, %lshr_ln947_1" [dnn/dnn.cpp:666]   --->   Operation 80 'and' 'p_Result_12' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_3 = icmp ne i16 %p_Result_12, 0" [dnn/dnn.cpp:666]   --->   Operation 81 'icmp' 'icmp_ln947_3' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%a_1 = and i1 %icmp_ln947_2, %icmp_ln947_3" [dnn/dnn.cpp:666]   --->   Operation 82 'and' 'a_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)" [dnn/dnn.cpp:666]   --->   Operation 83 'bitselect' 'tmp_15' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%xor_ln949_1 = xor i1 %tmp_15, true" [dnn/dnn.cpp:666]   --->   Operation 84 'xor' 'xor_ln949_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (2.07ns)   --->   "%add_ln949_1 = add i16 -24, %trunc_ln944_1" [dnn/dnn.cpp:666]   --->   Operation 85 'add' 'add_ln949_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_9, i16 %add_ln949_1)" [dnn/dnn.cpp:666]   --->   Operation 86 'bitselect' 'p_Result_13' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%and_ln949_1 = and i1 %p_Result_13, %xor_ln949_1" [dnn/dnn.cpp:666]   --->   Operation 87 'and' 'and_ln949_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%or_ln949 = or i1 %and_ln949_1, %a_1" [dnn/dnn.cpp:666]   --->   Operation 88 'or' 'or_ln949' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [dnn/dnn.cpp:666]   --->   Operation 89 'bitconcatenate' 'or_ln949_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.97>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%m_9 = zext i16 %tmp_V_9 to i32" [dnn/dnn.cpp:666]   --->   Operation 90 'zext' 'm_9' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (2.47ns)   --->   "%icmp_ln958_1 = icmp sgt i32 %lsb_index_1, 0" [dnn/dnn.cpp:666]   --->   Operation 91 'icmp' 'icmp_ln958_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln958_1 = add nsw i32 -25, %sub_ln944_1" [dnn/dnn.cpp:666]   --->   Operation 92 'add' 'add_ln958_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%lshr_ln958_1 = lshr i32 %m_9, %add_ln958_1" [dnn/dnn.cpp:666]   --->   Operation 93 'lshr' 'lshr_ln958_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (2.55ns)   --->   "%sub_ln958_1 = sub i32 25, %sub_ln944_1" [dnn/dnn.cpp:666]   --->   Operation 94 'sub' 'sub_ln958_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%shl_ln958_1 = shl i32 %m_9, %sub_ln958_1" [dnn/dnn.cpp:666]   --->   Operation 95 'shl' 'shl_ln958_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%m_10 = select i1 %icmp_ln958_1, i32 %lshr_ln958_1, i32 %shl_ln958_1" [dnn/dnn.cpp:666]   --->   Operation 96 'select' 'm_10' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_12 = add i32 %m_10, %or_ln949_1" [dnn/dnn.cpp:666]   --->   Operation 97 'add' 'm_12' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%m_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_12, i32 1, i32 31)" [dnn/dnn.cpp:666]   --->   Operation 98 'partselect' 'm_3' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_12, i32 25)" [dnn/dnn.cpp:666]   --->   Operation 99 'bitselect' 'tmp_16' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.61>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str16) nounwind" [dnn/dnn.cpp:661]   --->   Operation 100 'specloopname' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str16)" [dnn/dnn.cpp:661]   --->   Operation 101 'specregionbegin' 'tmp' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [dnn/dnn.cpp:663]   --->   Operation 102 'specpipeline' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%m_15 = zext i31 %m_s to i32" [dnn/dnn.cpp:666]   --->   Operation 103 'zext' 'm_15' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_12, i8 127, i8 126" [dnn/dnn.cpp:666]   --->   Operation 104 'select' 'select_ln964' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [dnn/dnn.cpp:666]   --->   Operation 105 'sub' 'sub_ln964' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 106 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [dnn/dnn.cpp:666]   --->   Operation 106 'add' 'add_ln964' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_15, i8 %add_ln964)" [dnn/dnn.cpp:666]   --->   Operation 107 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_17 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_15, i9 %tmp_4, i32 23, i32 31)" [dnn/dnn.cpp:666]   --->   Operation 108 'partset' 'p_Result_17' <Predicate = (!icmp_ln661 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%m_16 = zext i31 %m_3 to i32" [dnn/dnn.cpp:666]   --->   Operation 109 'zext' 'm_16' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (1.24ns)   --->   "%select_ln964_1 = select i1 %tmp_16, i8 127, i8 126" [dnn/dnn.cpp:666]   --->   Operation 110 'select' 'select_ln964_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_1 = sub i8 6, %trunc_ln943_1" [dnn/dnn.cpp:666]   --->   Operation 111 'sub' 'sub_ln964_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 112 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_1 = add i8 %select_ln964_1, %sub_ln964_1" [dnn/dnn.cpp:666]   --->   Operation 112 'add' 'add_ln964_1' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_18, i8 %add_ln964_1)" [dnn/dnn.cpp:666]   --->   Operation 113 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_20 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_16, i9 %tmp_6, i32 23, i32 31)" [dnn/dnn.cpp:666]   --->   Operation 114 'partset' 'p_Result_20' <Predicate = (!icmp_ln661 & !icmp_ln935_1)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.69ns)   --->   "%select_ln162 = select i1 %icmp_ln935, i32 0, i32 %p_Result_17" [dnn/dnn.cpp:675]   --->   Operation 115 'select' 'select_ln162' <Predicate = (!icmp_ln661)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.69ns)   --->   "%select_ln162_1 = select i1 %icmp_ln935_1, i32 0, i32 %p_Result_20" [dnn/dnn.cpp:675]   --->   Operation 116 'select' 'select_ln162_1' <Predicate = (!icmp_ln661)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_data = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %select_ln162_1, i32 %select_ln162)" [dnn/dnn.cpp:675]   --->   Operation 117 'bitconcatenate' 'tmp_data' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P(i64* %DNN_out_V_data, i1* %DNN_out_V_last_V, i64 %tmp_data, i1 %tmp_last_V)" [dnn/dnn.cpp:675]   --->   Operation 118 'write' <Predicate = (!icmp_ln661)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str16, i32 %tmp)" [dnn/dnn.cpp:676]   --->   Operation 119 'specregionend' 'empty_27' <Predicate = (!icmp_ln661)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "br label %1" [dnn/dnn.cpp:661]   --->   Operation 120 'br' <Predicate = (!icmp_ln661)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "ret void" [dnn/dnn.cpp:678]   --->   Operation 121 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_L3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ DNN_out_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DNN_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000]
br_ln661           (br               ) [ 01111110]
i_0                (phi              ) [ 00100000]
icmp_ln661         (icmp             ) [ 00111110]
empty              (speclooptripcount) [ 00000000]
i                  (add              ) [ 01111110]
br_ln661           (br               ) [ 00000000]
zext_ln661         (zext             ) [ 00000000]
zext_ln666         (zext             ) [ 00000000]
y_L3_V_addr        (getelementptr    ) [ 00110000]
add_ln666          (add              ) [ 00000000]
zext_ln666_1       (zext             ) [ 00000000]
y_L3_V_addr_1      (getelementptr    ) [ 00110000]
tmp_last_V         (icmp             ) [ 00111110]
tmp_V_6            (load             ) [ 00000000]
icmp_ln935         (icmp             ) [ 00101110]
p_Result_15        (bitselect        ) [ 00101110]
tmp_V              (sub              ) [ 00000000]
tmp_V_7            (select           ) [ 00101100]
p_Result_s         (partselect       ) [ 00101000]
tmp_V_8            (load             ) [ 00000000]
icmp_ln935_1       (icmp             ) [ 00101110]
p_Result_18        (bitselect        ) [ 00101110]
tmp_V_4            (sub              ) [ 00000000]
tmp_V_9            (select           ) [ 00101100]
p_Result_10        (partselect       ) [ 00101000]
p_Result_16        (bitconcatenate   ) [ 00000000]
l                  (cttz             ) [ 00000000]
sub_ln944          (sub              ) [ 00100100]
trunc_ln944        (trunc            ) [ 00100100]
lsb_index          (add              ) [ 00100100]
tmp_10             (partselect       ) [ 00100100]
trunc_ln947        (trunc            ) [ 00000000]
sub_ln947          (sub              ) [ 00100100]
trunc_ln943        (trunc            ) [ 00100110]
p_Result_19        (bitconcatenate   ) [ 00000000]
l_1                (cttz             ) [ 00000000]
sub_ln944_1        (sub              ) [ 00100100]
trunc_ln944_1      (trunc            ) [ 00100100]
lsb_index_1        (add              ) [ 00100100]
tmp_14             (partselect       ) [ 00100100]
trunc_ln947_1      (trunc            ) [ 00000000]
sub_ln947_1        (sub              ) [ 00100100]
trunc_ln943_1      (trunc            ) [ 00100110]
icmp_ln947         (icmp             ) [ 00000000]
zext_ln947         (zext             ) [ 00000000]
lshr_ln947         (lshr             ) [ 00000000]
p_Result_6         (and              ) [ 00000000]
icmp_ln947_1       (icmp             ) [ 00000000]
a                  (and              ) [ 00000000]
tmp_11             (bitselect        ) [ 00000000]
xor_ln949          (xor              ) [ 00000000]
add_ln949          (add              ) [ 00000000]
p_Result_7         (bitselect        ) [ 00000000]
and_ln949          (and              ) [ 00000000]
or_ln949_2         (or               ) [ 00000000]
or_ln              (bitconcatenate   ) [ 00000000]
m                  (zext             ) [ 00000000]
icmp_ln958         (icmp             ) [ 00000000]
add_ln958          (add              ) [ 00000000]
lshr_ln958         (lshr             ) [ 00000000]
sub_ln958          (sub              ) [ 00000000]
shl_ln958          (shl              ) [ 00000000]
m_1                (select           ) [ 00000000]
m_2                (add              ) [ 00000000]
m_s                (partselect       ) [ 00100010]
tmp_12             (bitselect        ) [ 00100010]
icmp_ln947_2       (icmp             ) [ 00000000]
zext_ln947_1       (zext             ) [ 00000000]
lshr_ln947_1       (lshr             ) [ 00000000]
p_Result_12        (and              ) [ 00000000]
icmp_ln947_3       (icmp             ) [ 00000000]
a_1                (and              ) [ 00000000]
tmp_15             (bitselect        ) [ 00000000]
xor_ln949_1        (xor              ) [ 00000000]
add_ln949_1        (add              ) [ 00000000]
p_Result_13        (bitselect        ) [ 00000000]
and_ln949_1        (and              ) [ 00000000]
or_ln949           (or               ) [ 00000000]
or_ln949_1         (bitconcatenate   ) [ 00000000]
m_9                (zext             ) [ 00000000]
icmp_ln958_1       (icmp             ) [ 00000000]
add_ln958_1        (add              ) [ 00000000]
lshr_ln958_1       (lshr             ) [ 00000000]
sub_ln958_1        (sub              ) [ 00000000]
shl_ln958_1        (shl              ) [ 00000000]
m_10               (select           ) [ 00000000]
m_12               (add              ) [ 00000000]
m_3                (partselect       ) [ 00100010]
tmp_16             (bitselect        ) [ 00100010]
specloopname_ln661 (specloopname     ) [ 00000000]
tmp                (specregionbegin  ) [ 00000000]
specpipeline_ln663 (specpipeline     ) [ 00000000]
m_15               (zext             ) [ 00000000]
select_ln964       (select           ) [ 00000000]
sub_ln964          (sub              ) [ 00000000]
add_ln964          (add              ) [ 00000000]
tmp_4              (bitconcatenate   ) [ 00000000]
p_Result_17        (partset          ) [ 00000000]
m_16               (zext             ) [ 00000000]
select_ln964_1     (select           ) [ 00000000]
sub_ln964_1        (sub              ) [ 00000000]
add_ln964_1        (add              ) [ 00000000]
tmp_6              (bitconcatenate   ) [ 00000000]
p_Result_20        (partset          ) [ 00000000]
select_ln162       (select           ) [ 00000000]
select_ln162_1     (select           ) [ 00000000]
tmp_data           (bitconcatenate   ) [ 00000000]
write_ln675        (write            ) [ 00000000]
empty_27           (specregionend    ) [ 00000000]
br_ln661           (br               ) [ 01111110]
ret_ln678          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_L3_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_L3_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DNN_out_V_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DNN_out_V_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DNN_out_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DNN_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln675_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="0" index="3" bw="64" slack="0"/>
<pin id="107" dir="0" index="4" bw="1" slack="4"/>
<pin id="108" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln675/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="y_L3_V_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="6" slack="0"/>
<pin id="116" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_L3_V_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="132" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="133" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="16" slack="0"/>
<pin id="135" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_6/2 tmp_V_8/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="y_L3_V_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="7" slack="0"/>
<pin id="129" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_L3_V_addr_1/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_0_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="1"/>
<pin id="139" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_0_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln661_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln661/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln661_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln661/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln666_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln666_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="6" slack="0"/>
<pin id="172" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln666_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_last_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="0" index="1" bw="6" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln935_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_Result_15_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_V_7_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="0" index="2" bw="16" slack="0"/>
<pin id="210" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_7/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_Result_s_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="0" index="3" bw="1" slack="0"/>
<pin id="219" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln935_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935_1/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_Result_18_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_V_4_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_4/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_V_9_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="0" index="2" bw="16" slack="0"/>
<pin id="248" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_9/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_Result_10_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="0" index="2" bw="5" slack="0"/>
<pin id="256" dir="0" index="3" bw="1" slack="0"/>
<pin id="257" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_Result_16_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="16" slack="1"/>
<pin id="266" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="l_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sub_ln944_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln944_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="lsb_index_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_10_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="31" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="0" index="3" bw="6" slack="0"/>
<pin id="298" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln947_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sub_ln947_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="5" slack="0"/>
<pin id="310" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln943_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_Result_19_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="16" slack="1"/>
<pin id="321" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="l_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l_1/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sub_ln944_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944_1/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln944_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944_1/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="lsb_index_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index_1/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_14_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="31" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="0" index="3" bw="6" slack="0"/>
<pin id="353" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln947_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947_1/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sub_ln947_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947_1/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln943_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943_1/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln947_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="31" slack="1"/>
<pin id="374" dir="0" index="1" bw="31" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln947_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="1"/>
<pin id="379" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="lshr_ln947_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="5" slack="0"/>
<pin id="383" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_Result_6_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="2"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_6/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln947_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="16" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="a_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_11_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="1"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="xor_ln949_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln949_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="1"/>
<pin id="419" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_Result_7_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="2"/>
<pin id="424" dir="0" index="2" bw="16" slack="0"/>
<pin id="425" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="and_ln949_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="or_ln949_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949_2/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="or_ln_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="m_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="2"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln958_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln958_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="1"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="lshr_ln958_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sub_ln958_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="1"/>
<pin id="470" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="shl_ln958_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="m_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="0" index="2" bw="32" slack="0"/>
<pin id="482" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="m_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="m_s_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="31" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="0" index="3" bw="6" slack="0"/>
<pin id="497" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_12_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="0" index="2" bw="6" slack="0"/>
<pin id="506" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln947_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="31" slack="1"/>
<pin id="512" dir="0" index="1" bw="31" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_2/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln947_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="1"/>
<pin id="517" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947_1/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="lshr_ln947_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="5" slack="0"/>
<pin id="521" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947_1/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_Result_12_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="2"/>
<pin id="526" dir="0" index="1" bw="16" slack="0"/>
<pin id="527" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_12/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln947_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="0"/>
<pin id="531" dir="0" index="1" bw="16" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_3/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="a_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a_1/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_15_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="1"/>
<pin id="544" dir="0" index="2" bw="6" slack="0"/>
<pin id="545" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="xor_ln949_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949_1/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln949_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="0" index="1" bw="16" slack="1"/>
<pin id="557" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949_1/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="p_Result_13_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="16" slack="2"/>
<pin id="562" dir="0" index="2" bw="16" slack="0"/>
<pin id="563" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="and_ln949_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949_1/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="or_ln949_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="or_ln949_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln949_1/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="m_9_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="2"/>
<pin id="588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_9/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln958_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958_1/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln958_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="1"/>
<pin id="597" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958_1/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="lshr_ln958_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="0"/>
<pin id="602" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958_1/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sub_ln958_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="6" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="1"/>
<pin id="608" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958_1/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="shl_ln958_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958_1/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="m_10_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="32" slack="0"/>
<pin id="620" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_10/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="m_12_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_12/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="m_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="31" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="0" index="3" bw="6" slack="0"/>
<pin id="635" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_3/5 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_16_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="32" slack="0"/>
<pin id="643" dir="0" index="2" bw="6" slack="0"/>
<pin id="644" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="m_15_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="31" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_15/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="select_ln964_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="0" index="1" bw="8" slack="0"/>
<pin id="654" dir="0" index="2" bw="8" slack="0"/>
<pin id="655" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/6 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sub_ln964_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="2"/>
<pin id="661" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln964_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="0"/>
<pin id="665" dir="0" index="1" bw="8" slack="0"/>
<pin id="666" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_4_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="9" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="3"/>
<pin id="672" dir="0" index="2" bw="8" slack="0"/>
<pin id="673" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="676" class="1004" name="p_Result_17_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="31" slack="0"/>
<pin id="679" dir="0" index="2" bw="9" slack="0"/>
<pin id="680" dir="0" index="3" bw="6" slack="0"/>
<pin id="681" dir="0" index="4" bw="6" slack="0"/>
<pin id="682" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_17/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="m_16_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="31" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_16/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="select_ln964_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="0" index="1" bw="8" slack="0"/>
<pin id="694" dir="0" index="2" bw="8" slack="0"/>
<pin id="695" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964_1/6 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sub_ln964_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="4" slack="0"/>
<pin id="700" dir="0" index="1" bw="8" slack="2"/>
<pin id="701" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964_1/6 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln964_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="0" index="1" bw="8" slack="0"/>
<pin id="706" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964_1/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_6_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="9" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="3"/>
<pin id="712" dir="0" index="2" bw="8" slack="0"/>
<pin id="713" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="716" class="1004" name="p_Result_20_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="31" slack="0"/>
<pin id="719" dir="0" index="2" bw="9" slack="0"/>
<pin id="720" dir="0" index="3" bw="6" slack="0"/>
<pin id="721" dir="0" index="4" bw="6" slack="0"/>
<pin id="722" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_20/6 "/>
</bind>
</comp>

<comp id="728" class="1004" name="select_ln162_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="3"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="0" index="2" bw="32" slack="0"/>
<pin id="732" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln162/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="select_ln162_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="3"/>
<pin id="737" dir="0" index="1" bw="32" slack="0"/>
<pin id="738" dir="0" index="2" bw="32" slack="0"/>
<pin id="739" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln162_1/6 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_data_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="64" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="0" index="2" bw="32" slack="0"/>
<pin id="746" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data/6 "/>
</bind>
</comp>

<comp id="751" class="1005" name="icmp_ln661_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="1"/>
<pin id="753" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln661 "/>
</bind>
</comp>

<comp id="755" class="1005" name="i_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="6" slack="0"/>
<pin id="757" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="760" class="1005" name="y_L3_V_addr_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="7" slack="1"/>
<pin id="762" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="y_L3_V_addr "/>
</bind>
</comp>

<comp id="765" class="1005" name="y_L3_V_addr_1_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="7" slack="1"/>
<pin id="767" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="y_L3_V_addr_1 "/>
</bind>
</comp>

<comp id="770" class="1005" name="tmp_last_V_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="4"/>
<pin id="772" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="775" class="1005" name="icmp_ln935_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="780" class="1005" name="p_Result_15_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="3"/>
<pin id="782" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_15 "/>
</bind>
</comp>

<comp id="785" class="1005" name="tmp_V_7_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="2"/>
<pin id="787" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_7 "/>
</bind>
</comp>

<comp id="792" class="1005" name="p_Result_s_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="1"/>
<pin id="794" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="797" class="1005" name="icmp_ln935_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln935_1 "/>
</bind>
</comp>

<comp id="802" class="1005" name="p_Result_18_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="3"/>
<pin id="804" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_V_9_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="2"/>
<pin id="809" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_9 "/>
</bind>
</comp>

<comp id="814" class="1005" name="p_Result_10_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="1"/>
<pin id="816" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="819" class="1005" name="sub_ln944_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="825" class="1005" name="trunc_ln944_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="1"/>
<pin id="827" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln944 "/>
</bind>
</comp>

<comp id="830" class="1005" name="lsb_index_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index "/>
</bind>
</comp>

<comp id="836" class="1005" name="tmp_10_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="31" slack="1"/>
<pin id="838" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="841" class="1005" name="sub_ln947_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="5" slack="1"/>
<pin id="843" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947 "/>
</bind>
</comp>

<comp id="846" class="1005" name="trunc_ln943_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="2"/>
<pin id="848" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="851" class="1005" name="sub_ln944_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="1"/>
<pin id="853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944_1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="trunc_ln944_1_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="1"/>
<pin id="859" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln944_1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="lsb_index_1_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index_1 "/>
</bind>
</comp>

<comp id="868" class="1005" name="tmp_14_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="31" slack="1"/>
<pin id="870" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="873" class="1005" name="sub_ln947_1_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="5" slack="1"/>
<pin id="875" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947_1 "/>
</bind>
</comp>

<comp id="878" class="1005" name="trunc_ln943_1_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="2"/>
<pin id="880" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln943_1 "/>
</bind>
</comp>

<comp id="883" class="1005" name="m_s_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="31" slack="1"/>
<pin id="885" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m_s "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_12_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="893" class="1005" name="m_3_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="31" slack="1"/>
<pin id="895" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m_3 "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_16_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="1"/>
<pin id="900" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="98" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="141" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="141" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="141" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="141" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="160" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="184"><net_src comp="141" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="119" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="119" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="119" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="192" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="119" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="206" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="228"><net_src comp="119" pin="7"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="119" pin="7"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="119" pin="7"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="230" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="238" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="119" pin="7"/><net_sink comp="244" pin=2"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="244" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="262" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="269" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="277" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="306"><net_src comp="277" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="303" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="269" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="40" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="317" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="48" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="324" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="332" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="52" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="342" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="54" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="56" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="361"><net_src comp="332" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="58" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="324" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="60" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="42" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="32" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="372" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="62" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="56" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="403" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="46" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="64" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="66" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="410" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="397" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="68" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="60" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="434" pin="2"/><net_sink comp="440" pin=2"/></net>

<net id="455"><net_src comp="10" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="70" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="448" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="72" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="448" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="451" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="461" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="472" pin="2"/><net_sink comp="478" pin=2"/></net>

<net id="490"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="440" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="498"><net_src comp="52" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="54" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="501"><net_src comp="56" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="507"><net_src comp="62" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="486" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="72" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="60" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="522"><net_src comp="42" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="32" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="510" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="62" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="56" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="541" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="46" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="64" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="66" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="554" pin="2"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="559" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="548" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="535" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="68" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="60" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="572" pin="2"/><net_sink comp="578" pin=2"/></net>

<net id="593"><net_src comp="10" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="70" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="586" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="72" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="586" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="605" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="589" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="599" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="610" pin="2"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="616" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="578" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="636"><net_src comp="52" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="624" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="54" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="639"><net_src comp="56" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="645"><net_src comp="62" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="624" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="72" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="656"><net_src comp="84" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="657"><net_src comp="86" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="662"><net_src comp="88" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="667"><net_src comp="651" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="658" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="674"><net_src comp="90" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="663" pin="2"/><net_sink comp="669" pin=2"/></net>

<net id="683"><net_src comp="92" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="648" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="669" pin="3"/><net_sink comp="676" pin=2"/></net>

<net id="686"><net_src comp="94" pin="0"/><net_sink comp="676" pin=3"/></net>

<net id="687"><net_src comp="56" pin="0"/><net_sink comp="676" pin=4"/></net>

<net id="696"><net_src comp="84" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="697"><net_src comp="86" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="702"><net_src comp="88" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="691" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="698" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="90" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="703" pin="2"/><net_sink comp="709" pin=2"/></net>

<net id="723"><net_src comp="92" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="688" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="709" pin="3"/><net_sink comp="716" pin=2"/></net>

<net id="726"><net_src comp="94" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="727"><net_src comp="56" pin="0"/><net_sink comp="716" pin=4"/></net>

<net id="733"><net_src comp="10" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="734"><net_src comp="676" pin="5"/><net_sink comp="728" pin=2"/></net>

<net id="740"><net_src comp="10" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="741"><net_src comp="716" pin="5"/><net_sink comp="735" pin=2"/></net>

<net id="747"><net_src comp="96" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="735" pin="3"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="728" pin="3"/><net_sink comp="742" pin=2"/></net>

<net id="750"><net_src comp="742" pin="3"/><net_sink comp="102" pin=3"/></net>

<net id="754"><net_src comp="148" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="154" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="763"><net_src comp="112" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="768"><net_src comp="125" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="773"><net_src comp="180" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="778"><net_src comp="186" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="783"><net_src comp="192" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="788"><net_src comp="206" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="791"><net_src comp="785" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="795"><net_src comp="214" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="800"><net_src comp="224" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="805"><net_src comp="230" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="810"><net_src comp="244" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="813"><net_src comp="807" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="817"><net_src comp="252" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="822"><net_src comp="277" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="828"><net_src comp="283" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="833"><net_src comp="287" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="839"><net_src comp="293" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="844"><net_src comp="307" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="849"><net_src comp="313" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="854"><net_src comp="332" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="860"><net_src comp="338" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="865"><net_src comp="342" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="871"><net_src comp="348" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="876"><net_src comp="362" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="881"><net_src comp="368" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="886"><net_src comp="492" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="891"><net_src comp="502" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="896"><net_src comp="630" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="901"><net_src comp="640" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="691" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DNN_out_V_data | {6 }
	Port: DNN_out_V_last_V | {6 }
 - Input state : 
	Port: reconstruct_complex_ : y_L3_V | {2 3 }
	Port: reconstruct_complex_ : DNN_out_V_data | {}
	Port: reconstruct_complex_ : DNN_out_V_last_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln661 : 1
		i : 1
		br_ln661 : 2
		zext_ln661 : 1
		zext_ln666 : 1
		y_L3_V_addr : 2
		tmp_V_6 : 3
		add_ln666 : 2
		zext_ln666_1 : 3
		y_L3_V_addr_1 : 4
		tmp_V_8 : 5
		tmp_last_V : 1
	State 3
		icmp_ln935 : 1
		p_Result_15 : 1
		tmp_V : 1
		tmp_V_7 : 2
		p_Result_s : 3
		icmp_ln935_1 : 1
		p_Result_18 : 1
		tmp_V_4 : 1
		tmp_V_9 : 2
		p_Result_10 : 3
	State 4
		l : 1
		sub_ln944 : 2
		trunc_ln944 : 3
		lsb_index : 3
		tmp_10 : 4
		trunc_ln947 : 3
		sub_ln947 : 4
		trunc_ln943 : 2
		l_1 : 1
		sub_ln944_1 : 2
		trunc_ln944_1 : 3
		lsb_index_1 : 3
		tmp_14 : 4
		trunc_ln947_1 : 3
		sub_ln947_1 : 4
		trunc_ln943_1 : 2
	State 5
		lshr_ln947 : 1
		p_Result_6 : 2
		icmp_ln947_1 : 2
		a : 3
		xor_ln949 : 1
		p_Result_7 : 1
		and_ln949 : 2
		or_ln949_2 : 3
		or_ln : 3
		lshr_ln958 : 1
		shl_ln958 : 1
		m_1 : 2
		m_2 : 4
		m_s : 5
		tmp_12 : 5
		lshr_ln947_1 : 1
		p_Result_12 : 2
		icmp_ln947_3 : 2
		a_1 : 3
		xor_ln949_1 : 1
		p_Result_13 : 1
		and_ln949_1 : 2
		or_ln949 : 3
		or_ln949_1 : 3
		lshr_ln958_1 : 1
		shl_ln958_1 : 1
		m_10 : 2
		m_12 : 4
		m_3 : 5
		tmp_16 : 5
	State 6
		add_ln964 : 1
		tmp_4 : 2
		p_Result_17 : 3
		add_ln964_1 : 1
		tmp_6 : 2
		p_Result_20 : 3
		select_ln162 : 4
		select_ln162_1 : 4
		tmp_data : 5
		write_ln675 : 6
		empty_27 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |         i_fu_154         |    0    |    15   |
|          |     add_ln666_fu_169     |    0    |    15   |
|          |     lsb_index_fu_287     |    0    |    39   |
|          |    lsb_index_1_fu_342    |    0    |    39   |
|          |     add_ln949_fu_416     |    0    |    23   |
|    add   |     add_ln958_fu_456     |    0    |    39   |
|          |        m_2_fu_486        |    0    |    39   |
|          |    add_ln949_1_fu_554    |    0    |    23   |
|          |    add_ln958_1_fu_594    |    0    |    39   |
|          |        m_12_fu_624       |    0    |    39   |
|          |     add_ln964_fu_663     |    0    |    8    |
|          |    add_ln964_1_fu_703    |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |       tmp_V_fu_200       |    0    |    23   |
|          |      tmp_V_4_fu_238      |    0    |    23   |
|          |     sub_ln944_fu_277     |    0    |    39   |
|          |     sub_ln947_fu_307     |    0    |    15   |
|    sub   |    sub_ln944_1_fu_332    |    0    |    39   |
|          |    sub_ln947_1_fu_362    |    0    |    15   |
|          |     sub_ln958_fu_467     |    0    |    39   |
|          |    sub_ln958_1_fu_605    |    0    |    39   |
|          |     sub_ln964_fu_658     |    0    |    8    |
|          |    sub_ln964_1_fu_698    |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |     lshr_ln947_fu_380    |    0    |    12   |
|   lshr   |     lshr_ln958_fu_461    |    0    |   101   |
|          |    lshr_ln947_1_fu_518   |    0    |    12   |
|          |    lshr_ln958_1_fu_599   |    0    |   101   |
|----------|--------------------------|---------|---------|
|    shl   |     shl_ln958_fu_472     |    0    |   101   |
|          |    shl_ln958_1_fu_610    |    0    |   101   |
|----------|--------------------------|---------|---------|
|          |      tmp_V_7_fu_206      |    0    |    16   |
|          |      tmp_V_9_fu_244      |    0    |    16   |
|          |        m_1_fu_478        |    0    |    32   |
|  select  |        m_10_fu_616       |    0    |    32   |
|          |    select_ln964_fu_651   |    0    |    8    |
|          |   select_ln964_1_fu_691  |    0    |    8    |
|          |    select_ln162_fu_728   |    0    |    32   |
|          |   select_ln162_1_fu_735  |    0    |    32   |
|----------|--------------------------|---------|---------|
|   cttz   |         l_fu_269         |    40   |    36   |
|          |        l_1_fu_324        |    40   |    36   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln661_fu_148    |    0    |    11   |
|          |     tmp_last_V_fu_180    |    0    |    11   |
|          |     icmp_ln935_fu_186    |    0    |    13   |
|          |    icmp_ln935_1_fu_224   |    0    |    13   |
|   icmp   |     icmp_ln947_fu_372    |    0    |    18   |
|          |    icmp_ln947_1_fu_391   |    0    |    13   |
|          |     icmp_ln958_fu_451    |    0    |    18   |
|          |    icmp_ln947_2_fu_510   |    0    |    18   |
|          |    icmp_ln947_3_fu_529   |    0    |    13   |
|          |    icmp_ln958_1_fu_589   |    0    |    18   |
|----------|--------------------------|---------|---------|
|          |     p_Result_6_fu_386    |    0    |    16   |
|          |         a_fu_397         |    0    |    2    |
|    and   |     and_ln949_fu_428     |    0    |    2    |
|          |    p_Result_12_fu_524    |    0    |    16   |
|          |        a_1_fu_535        |    0    |    2    |
|          |    and_ln949_1_fu_566    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln949_fu_410     |    0    |    2    |
|          |    xor_ln949_1_fu_548    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |     or_ln949_2_fu_434    |    0    |    2    |
|          |      or_ln949_fu_572     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   write  | write_ln675_write_fu_102 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln661_fu_160    |    0    |    0    |
|          |     zext_ln666_fu_164    |    0    |    0    |
|          |    zext_ln666_1_fu_175   |    0    |    0    |
|          |     zext_ln947_fu_377    |    0    |    0    |
|   zext   |         m_fu_448         |    0    |    0    |
|          |    zext_ln947_1_fu_515   |    0    |    0    |
|          |        m_9_fu_586        |    0    |    0    |
|          |        m_15_fu_648       |    0    |    0    |
|          |        m_16_fu_688       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    p_Result_15_fu_192    |    0    |    0    |
|          |    p_Result_18_fu_230    |    0    |    0    |
|          |       tmp_11_fu_403      |    0    |    0    |
| bitselect|     p_Result_7_fu_421    |    0    |    0    |
|          |       tmp_12_fu_502      |    0    |    0    |
|          |       tmp_15_fu_541      |    0    |    0    |
|          |    p_Result_13_fu_559    |    0    |    0    |
|          |       tmp_16_fu_640      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     p_Result_s_fu_214    |    0    |    0    |
|          |    p_Result_10_fu_252    |    0    |    0    |
|partselect|       tmp_10_fu_293      |    0    |    0    |
|          |       tmp_14_fu_348      |    0    |    0    |
|          |        m_s_fu_492        |    0    |    0    |
|          |        m_3_fu_630        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    p_Result_16_fu_262    |    0    |    0    |
|          |    p_Result_19_fu_317    |    0    |    0    |
|          |       or_ln_fu_440       |    0    |    0    |
|bitconcatenate|     or_ln949_1_fu_578    |    0    |    0    |
|          |       tmp_4_fu_669       |    0    |    0    |
|          |       tmp_6_fu_709       |    0    |    0    |
|          |      tmp_data_fu_742     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln944_fu_283    |    0    |    0    |
|          |    trunc_ln947_fu_303    |    0    |    0    |
|   trunc  |    trunc_ln943_fu_313    |    0    |    0    |
|          |   trunc_ln944_1_fu_338   |    0    |    0    |
|          |   trunc_ln947_1_fu_358   |    0    |    0    |
|          |   trunc_ln943_1_fu_368   |    0    |    0    |
|----------|--------------------------|---------|---------|
|  partset |    p_Result_17_fu_676    |    0    |    0    |
|          |    p_Result_20_fu_716    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    80   |   1444  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_0_reg_137     |    6   |
|      i_reg_755      |    6   |
|  icmp_ln661_reg_751 |    1   |
| icmp_ln935_1_reg_797|    1   |
|  icmp_ln935_reg_775 |    1   |
| lsb_index_1_reg_862 |   32   |
|  lsb_index_reg_830  |   32   |
|     m_3_reg_893     |   31   |
|     m_s_reg_883     |   31   |
| p_Result_10_reg_814 |   16   |
| p_Result_15_reg_780 |    1   |
| p_Result_18_reg_802 |    1   |
|  p_Result_s_reg_792 |   16   |
| sub_ln944_1_reg_851 |   32   |
|  sub_ln944_reg_819  |   32   |
| sub_ln947_1_reg_873 |    5   |
|  sub_ln947_reg_841  |    5   |
|    tmp_10_reg_836   |   31   |
|    tmp_12_reg_888   |    1   |
|    tmp_14_reg_868   |   31   |
|    tmp_16_reg_898   |    1   |
|   tmp_V_7_reg_785   |   16   |
|   tmp_V_9_reg_807   |   16   |
|  tmp_last_V_reg_770 |    1   |
|trunc_ln943_1_reg_878|    8   |
| trunc_ln943_reg_846 |    8   |
|trunc_ln944_1_reg_857|   16   |
| trunc_ln944_reg_825 |   16   |
|y_L3_V_addr_1_reg_765|    7   |
| y_L3_V_addr_reg_760 |    7   |
+---------------------+--------+
|        Total        |   408  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_119 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   14   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   80   |  1444  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   408  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   488  |  1462  |
+-----------+--------+--------+--------+
