# Reading pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:56 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:28:56 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 13:28:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 13:28:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 13:28:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 13:28:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:28:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:28:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 13:28:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:28:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 13:28:58 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:58 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 13:28:58 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:58 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 13:28:58 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:58 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv 
# -- Compiling module regfileF
# 
# Top level modules:
# 	regfileF
# End time: 13:28:58 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:58 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv 
# -- Compiling module regfileD
# 
# Top level modules:
# 	regfileD
# End time: 13:28:58 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:58 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv 
# -- Compiling module regfileEM
# 
# Top level modules:
# 	regfileEM
# End time: 13:28:58 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:58 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv 
# -- Compiling module regfileCF
# 
# Top level modules:
# 	regfileCF
# End time: 13:28:58 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:58 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv 
# -- Compiling module regfileCMW
# 
# Top level modules:
# 	regfileCMW
# End time: 13:28:58 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:58 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv 
# -- Compiling module hazardsmux
# 
# Top level modules:
# 	hazardsmux
# End time: 13:28:58 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:58 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 13:28:58 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:58 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:28:59 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:59 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:28:59 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined\ -\ With\ Hazard {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:28:59 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 13:28:59 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:29:33 on Nov 22,2023
# vlog -reportprogress 300 -work work C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv 
# -- Compiling module testbench_peripherals
# 
# Top level modules:
# 	testbench_peripherals
# End time: 13:29:33 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench_peripherals
# vsim work.testbench_peripherals 
# Start time: 13:29:36 on Nov 22,2023
# Loading sv_std.std
# Loading work.testbench_peripherals
# Loading work.top
# Loading work.imem
# Loading work.dmem
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.condcheck
# Loading work.regfileCF
# Loading work.regfileCMW
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.shifter
# Loading work.alu
# Loading work.regfileF
# Loading work.regfileD
# Loading work.regfileEM
# Loading work.hazardsmux
# Loading work.HazardUnit
do {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/simulation/CodigodePrueba.do}
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: DESKTOP-2J8D9HT  ProcessID: 13232
#           Attempting to use alternate WLF file "./wlftt2e0iy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt2e0iy
run
run
add wave -position 9  sim:/testbench_peripherals/dut/arm/HU/PCSrcD
add wave -position 10  sim:/testbench_peripherals/dut/arm/HU/PCSrcE
add wave -position 11  sim:/testbench_peripherals/dut/arm/HU/PCSrcM
add wave -position 12  sim:/testbench_peripherals/dut/arm/HU/LDRstall
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
add wave -position 12  sim:/testbench_peripherals/dut/arm/HU/PCWrPendingF
restart
run
add wave -position 7  sim:/testbench_peripherals/dut/arm/dp/StallF
restart
run
add wave -position 17  sim:/testbench_peripherals/dut/arm/dp/alu/A
add wave -position 18  sim:/testbench_peripherals/dut/arm/dp/alu/B
restart
run
restart
run
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:31:55 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 14:31:55 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:31:59 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 14:31:59 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.arm
# Loading work.controller
run
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:25 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:34:25 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:25 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:34:25 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:25 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 14:34:25 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:25 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 14:34:25 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:25 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 14:34:25 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:25 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 14:34:25 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:25 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 14:34:26 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:26 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 14:34:26 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:26 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 14:34:26 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:26 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 14:34:26 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:26 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 14:34:26 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:26 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv 
# -- Compiling module hazardsmux
# 
# Top level modules:
# 	hazardsmux
# End time: 14:34:26 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:26 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 14:34:26 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:26 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 14:34:26 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:26 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 14:34:26 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:26 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:34:27 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:27 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv 
# -- Compiling module regfileCF
# 
# Top level modules:
# 	regfileCF
# End time: 14:34:27 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:27 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv 
# -- Compiling module regfileCMW
# 
# Top level modules:
# 	regfileCMW
# End time: 14:34:27 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:27 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv 
# -- Compiling module regfileD
# 
# Top level modules:
# 	regfileD
# End time: 14:34:27 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:27 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv 
# -- Compiling module regfileEM
# 
# Top level modules:
# 	regfileEM
# End time: 14:34:27 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:27 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv 
# -- Compiling module regfileF
# 
# Top level modules:
# 	regfileF
# End time: 14:34:27 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:27 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 14:34:27 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:27 on Nov 22,2023
# vlog -reportprogress 300 -work work C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv 
# -- Compiling module testbench_peripherals
# 
# Top level modules:
# 	testbench_peripherals
# End time: 14:34:27 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:27 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:34:27 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench_peripherals
# Loading work.top
# Loading work.imem
# Loading work.dmem
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.condcheck
# Loading work.regfileCF
# Loading work.regfileCMW
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.shifter
# Loading work.alu
# Loading work.regfileF
# Loading work.regfileD
# Loading work.regfileEM
# Loading work.hazardsmux
# Loading work.HazardUnit
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:55 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:34:56 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:56 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:34:56 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:56 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 14:34:56 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:56 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 14:34:56 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:56 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 14:34:56 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:56 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 14:34:56 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:56 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 14:34:56 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:56 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 14:34:56 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:56 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 14:34:56 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 14:34:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 14:34:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv 
# -- Compiling module hazardsmux
# 
# Top level modules:
# 	hazardsmux
# End time: 14:34:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 14:34:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 14:34:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 14:34:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:34:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv 
# -- Compiling module regfileCF
# 
# Top level modules:
# 	regfileCF
# End time: 14:34:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv 
# -- Compiling module regfileCMW
# 
# Top level modules:
# 	regfileCMW
# End time: 14:34:57 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:57 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv 
# -- Compiling module regfileD
# 
# Top level modules:
# 	regfileD
# End time: 14:34:58 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:58 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv 
# -- Compiling module regfileEM
# 
# Top level modules:
# 	regfileEM
# End time: 14:34:58 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:58 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv 
# -- Compiling module regfileF
# 
# Top level modules:
# 	regfileF
# End time: 14:34:58 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:58 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 14:34:58 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:58 on Nov 22,2023
# vlog -reportprogress 300 -work work C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv 
# -- Compiling module testbench_peripherals
# 
# Top level modules:
# 	testbench_peripherals
# End time: 14:34:58 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:58 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:34:58 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
run
run
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:21 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:37:21 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:21 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:37:21 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:21 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 14:37:21 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:22 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 14:37:22 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:22 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 14:37:22 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:22 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 14:37:22 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:22 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 14:37:22 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:22 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 14:37:22 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:22 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 14:37:22 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:22 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 14:37:22 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:22 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 14:37:23 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:23 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv 
# -- Compiling module hazardsmux
# 
# Top level modules:
# 	hazardsmux
# End time: 14:37:23 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:23 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 14:37:23 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:23 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 14:37:23 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:23 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 14:37:23 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:23 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:37:23 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:23 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv 
# -- Compiling module regfileCF
# 
# Top level modules:
# 	regfileCF
# End time: 14:37:23 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:23 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv 
# -- Compiling module regfileCMW
# 
# Top level modules:
# 	regfileCMW
# End time: 14:37:23 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:23 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv 
# -- Compiling module regfileD
# 
# Top level modules:
# 	regfileD
# End time: 14:37:23 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:23 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv 
# -- Compiling module regfileEM
# 
# Top level modules:
# 	regfileEM
# End time: 14:37:24 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:24 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv 
# -- Compiling module regfileF
# 
# Top level modules:
# 	regfileF
# End time: 14:37:24 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:24 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 14:37:24 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:24 on Nov 22,2023
# vlog -reportprogress 300 -work work C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv 
# -- Compiling module testbench_peripherals
# 
# Top level modules:
# 	testbench_peripherals
# End time: 14:37:24 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:24 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:37:24 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench_peripherals
# Loading work.top
# Loading work.imem
# Loading work.dmem
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.condcheck
# Loading work.regfileCF
# Loading work.regfileCMW
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.shifter
# Loading work.alu
# Loading work.regfileF
# Loading work.regfileD
# Loading work.regfileEM
# Loading work.hazardsmux
# Loading work.HazardUnit
run
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:02 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:38:02 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:02 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:38:02 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:02 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 14:38:02 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:02 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 14:38:02 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:02 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 14:38:02 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:03 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 14:38:03 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:03 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 14:38:03 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:03 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 14:38:03 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:03 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 14:38:03 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:03 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 14:38:03 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:03 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 14:38:03 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:03 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv 
# -- Compiling module hazardsmux
# 
# Top level modules:
# 	hazardsmux
# End time: 14:38:03 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:03 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 14:38:03 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:03 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 14:38:04 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:04 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 14:38:04 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:04 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:38:04 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:04 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv 
# -- Compiling module regfileCF
# 
# Top level modules:
# 	regfileCF
# End time: 14:38:04 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:04 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv 
# -- Compiling module regfileCMW
# 
# Top level modules:
# 	regfileCMW
# End time: 14:38:04 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:04 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv 
# -- Compiling module regfileD
# 
# Top level modules:
# 	regfileD
# End time: 14:38:04 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:04 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv 
# -- Compiling module regfileEM
# 
# Top level modules:
# 	regfileEM
# End time: 14:38:04 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:04 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv 
# -- Compiling module regfileF
# 
# Top level modules:
# 	regfileF
# End time: 14:38:04 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:04 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 14:38:04 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:04 on Nov 22,2023
# vlog -reportprogress 300 -work work C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv 
# -- Compiling module testbench_peripherals
# 
# Top level modules:
# 	testbench_peripherals
# End time: 14:38:05 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:05 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:38:05 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench_peripherals
# Loading work.top
# Loading work.imem
# Loading work.dmem
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.condcheck
# Loading work.regfileCF
# Loading work.regfileCMW
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.shifter
# Loading work.alu
# Loading work.regfileF
# Loading work.regfileD
# Loading work.regfileEM
# Loading work.hazardsmux
# Loading work.HazardUnit
run
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:38 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:38:38 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:38 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:38:39 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:39 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 14:38:39 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:39 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 14:38:39 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:39 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 14:38:39 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:39 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 14:38:39 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:39 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 14:38:39 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:39 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 14:38:39 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:39 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 14:38:39 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:39 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 14:38:40 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:40 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 14:38:40 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:40 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv 
# -- Compiling module hazardsmux
# 
# Top level modules:
# 	hazardsmux
# End time: 14:38:40 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:40 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 14:38:40 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:40 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 14:38:40 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:40 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 14:38:40 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:40 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:38:40 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:40 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv 
# -- Compiling module regfileCF
# 
# Top level modules:
# 	regfileCF
# End time: 14:38:40 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:40 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv 
# -- Compiling module regfileCMW
# 
# Top level modules:
# 	regfileCMW
# End time: 14:38:41 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:41 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv 
# -- Compiling module regfileD
# 
# Top level modules:
# 	regfileD
# End time: 14:38:41 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:41 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv 
# -- Compiling module regfileEM
# 
# Top level modules:
# 	regfileEM
# End time: 14:38:41 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:41 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv 
# -- Compiling module regfileF
# 
# Top level modules:
# 	regfileF
# End time: 14:38:41 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:41 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 14:38:41 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:41 on Nov 22,2023
# vlog -reportprogress 300 -work work C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv 
# -- Compiling module testbench_peripherals
# 
# Top level modules:
# 	testbench_peripherals
# End time: 14:38:41 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:41 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:38:41 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench_peripherals
# Loading work.top
# Loading work.imem
# Loading work.dmem
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.condcheck
# Loading work.regfileCF
# Loading work.regfileCMW
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.shifter
# Loading work.alu
# Loading work.regfileF
# Loading work.regfileD
# Loading work.regfileEM
# Loading work.hazardsmux
# Loading work.HazardUnit
run
restart
run
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:06 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:39:06 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:06 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:39:06 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:06 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 14:39:06 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:06 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 14:39:06 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:06 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 14:39:06 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:06 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 14:39:06 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:06 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 14:39:06 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:06 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 14:39:06 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:07 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 14:39:07 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:07 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 14:39:07 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:07 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 14:39:07 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:07 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv 
# -- Compiling module hazardsmux
# 
# Top level modules:
# 	hazardsmux
# End time: 14:39:07 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:07 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 14:39:07 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:07 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 14:39:07 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:07 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 14:39:07 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:07 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:39:07 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:07 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv 
# -- Compiling module regfileCF
# 
# Top level modules:
# 	regfileCF
# End time: 14:39:08 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:08 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv 
# -- Compiling module regfileCMW
# 
# Top level modules:
# 	regfileCMW
# End time: 14:39:08 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:08 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv 
# -- Compiling module regfileD
# 
# Top level modules:
# 	regfileD
# End time: 14:39:08 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:08 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv 
# -- Compiling module regfileEM
# 
# Top level modules:
# 	regfileEM
# End time: 14:39:08 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:08 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv 
# -- Compiling module regfileF
# 
# Top level modules:
# 	regfileF
# End time: 14:39:08 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:08 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 14:39:08 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:08 on Nov 22,2023
# vlog -reportprogress 300 -work work C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv 
# -- Compiling module testbench_peripherals
# 
# Top level modules:
# 	testbench_peripherals
# End time: 14:39:08 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:08 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:39:08 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench_peripherals
# Loading work.top
# Loading work.imem
# Loading work.dmem
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.condcheck
# Loading work.regfileCF
# Loading work.regfileCMW
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.shifter
# Loading work.alu
# Loading work.regfileF
# Loading work.regfileD
# Loading work.regfileEM
# Loading work.hazardsmux
# Loading work.HazardUnit
run
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:11 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:40:12 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:12 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:40:12 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:12 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 14:40:12 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:12 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 14:40:12 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:12 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 14:40:12 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:12 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 14:40:12 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:12 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 14:40:12 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:12 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 14:40:12 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:12 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 14:40:13 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:13 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 14:40:13 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:13 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 14:40:13 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:13 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv 
# -- Compiling module hazardsmux
# 
# Top level modules:
# 	hazardsmux
# End time: 14:40:13 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:13 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 14:40:13 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:13 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 14:40:13 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:13 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 14:40:13 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:13 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:40:13 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:13 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv 
# -- Compiling module regfileCF
# 
# Top level modules:
# 	regfileCF
# End time: 14:40:14 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:14 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv 
# -- Compiling module regfileCMW
# 
# Top level modules:
# 	regfileCMW
# End time: 14:40:14 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:14 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv 
# -- Compiling module regfileD
# 
# Top level modules:
# 	regfileD
# End time: 14:40:14 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:14 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv 
# -- Compiling module regfileEM
# 
# Top level modules:
# 	regfileEM
# End time: 14:40:14 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:14 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv 
# -- Compiling module regfileF
# 
# Top level modules:
# 	regfileF
# End time: 14:40:14 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:14 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 14:40:14 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:14 on Nov 22,2023
# vlog -reportprogress 300 -work work C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv 
# -- Compiling module testbench_peripherals
# 
# Top level modules:
# 	testbench_peripherals
# End time: 14:40:14 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:40:14 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:40:14 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench_peripherals
# Loading work.top
# Loading work.imem
# Loading work.dmem
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.condcheck
# Loading work.regfileCF
# Loading work.regfileCMW
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.shifter
# Loading work.alu
# Loading work.regfileF
# Loading work.regfileD
# Loading work.regfileEM
# Loading work.hazardsmux
# Loading work.HazardUnit
run
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:41 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 14:42:41 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.controller
run
run
# WARNING: No extended dataflow license exists
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:45 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:54:45 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:45 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:54:45 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:45 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 14:54:45 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:45 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 14:54:45 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:45 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 14:54:45 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:45 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 14:54:45 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:45 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 14:54:46 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:46 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 14:54:46 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:46 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 14:54:46 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:46 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 14:54:46 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:46 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 14:54:46 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:46 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv 
# -- Compiling module hazardsmux
# 
# Top level modules:
# 	hazardsmux
# End time: 14:54:46 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:46 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 14:54:46 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:46 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 14:54:46 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:47 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 14:54:47 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:47 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:54:47 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:47 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv 
# -- Compiling module regfileCF
# 
# Top level modules:
# 	regfileCF
# End time: 14:54:47 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:47 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv 
# -- Compiling module regfileCMW
# 
# Top level modules:
# 	regfileCMW
# End time: 14:54:47 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:47 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv 
# -- Compiling module regfileD
# 
# Top level modules:
# 	regfileD
# End time: 14:54:47 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:47 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv 
# -- Compiling module regfileEM
# 
# Top level modules:
# 	regfileEM
# End time: 14:54:47 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:47 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv 
# -- Compiling module regfileF
# 
# Top level modules:
# 	regfileF
# End time: 14:54:47 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:47 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 14:54:47 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:47 on Nov 22,2023
# vlog -reportprogress 300 -work work C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv 
# -- Compiling module testbench_peripherals
# 
# Top level modules:
# 	testbench_peripherals
# End time: 14:54:48 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:48 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:54:48 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench_peripherals
# Loading work.top
# Loading work.imem
# Loading work.dmem
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.condcheck
# Loading work.regfileCF
# Loading work.regfileCMW
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.shifter
# Loading work.alu
# Loading work.regfileF
# Loading work.regfileD
# Loading work.regfileEM
# Loading work.hazardsmux
# Loading work.HazardUnit
run
add wave -position 6  sim:/testbench_peripherals/dut/arm/c/RFFetchC/FlushE
restart
run
add wave -position 11  sim:/testbench_peripherals/dut/arm/c/RFFetchC/PcsrcDaux
add wave -position 12  sim:/testbench_peripherals/dut/arm/c/RFFetchC/PcsrcE
restart
run
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:25 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 15:03:25 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:25 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:03:25 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:25 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 15:03:25 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:25 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 15:03:25 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:25 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 15:03:25 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:25 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 15:03:25 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:25 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 15:03:25 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:26 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 15:03:26 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:26 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 15:03:26 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:26 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 15:03:26 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:26 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 15:03:26 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:26 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/hazardsmux.sv 
# -- Compiling module hazardsmux
# 
# Top level modules:
# 	hazardsmux
# End time: 15:03:26 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:26 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/HazardUnit.sv 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 15:03:27 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:27 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 15:03:27 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:27 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 15:03:27 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:27 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:03:27 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:27 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCF.sv 
# -- Compiling module regfileCF
# 
# Top level modules:
# 	regfileCF
# End time: 15:03:27 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:27 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileCMW.sv 
# -- Compiling module regfileCMW
# 
# Top level modules:
# 	regfileCMW
# End time: 15:03:27 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:27 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileD.sv 
# -- Compiling module regfileD
# 
# Top level modules:
# 	regfileD
# End time: 15:03:27 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:27 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileEM.sv 
# -- Compiling module regfileEM
# 
# Top level modules:
# 	regfileEM
# End time: 15:03:27 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:27 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/regfileF.sv 
# -- Compiling module regfileF
# 
# Top level modules:
# 	regfileF
# End time: 15:03:28 on Nov 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:28 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 15:03:28 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:28 on Nov 22,2023
# vlog -reportprogress 300 -work work C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv 
# -- Compiling module testbench_peripherals
# 
# Top level modules:
# 	testbench_peripherals
# End time: 15:03:28 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:28 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:03:28 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.testbench_peripherals
# Loading work.top
# Loading work.imem
# Loading work.dmem
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.condcheck
# Loading work.regfileCF
# Loading work.regfileCMW
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.shifter
# Loading work.alu
# Loading work.regfileF
# Loading work.regfileD
# Loading work.regfileEM
# Loading work.hazardsmux
# Loading work.HazardUnit
run
# WARNING: No extended dataflow license exists
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/simulation/CodigodePrueba.do}
vlog -work work {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:04:32 on Nov 22,2023
# vlog -reportprogress 300 -work work C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/testbench_peripherals.sv 
# -- Compiling module testbench_peripherals
# 
# Top level modules:
# 	testbench_peripherals
# End time: 15:04:32 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench_peripherals
# End time: 15:04:42 on Nov 22,2023, Elapsed time: 1:35:06
# Errors: 0, Warnings: 0
# vsim work.testbench_peripherals 
# Start time: 15:04:43 on Nov 22,2023
# Loading sv_std.std
# Loading work.testbench_peripherals
# Loading work.top
# Loading work.imem
# Loading work.dmem
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.condcheck
# Loading work.regfileCF
# Loading work.regfileCMW
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.shifter
# Loading work.alu
# Loading work.regfileF
# Loading work.regfileD
# Loading work.regfileEM
# Loading work.hazardsmux
# Loading work.HazardUnit
do {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/simulation/CodigodePrueba.do}
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: user  Hostname: DESKTOP-2J8D9HT  ProcessID: 13232
#           Attempting to use alternate WLF file "./wlft42tag2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft42tag2
run
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:30:05 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 15:30:05 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.decoder
run
# GetModuleFileName: No se puede encontrar el mdulo especificado.
# 
# 
run
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:45:11 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 15:45:11 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.decoder
run
# GetModuleFileName: No se puede encontrar el mdulo especificado.
# 
# 
add wave -position 15  sim:/testbench_peripherals/dut/arm/c/PCSrcW
restart
run
# GetModuleFileName: No se puede encontrar el mdulo especificado.
# 
# 
vlog -sv -work work {+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard} {C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:54:31 on Nov 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard" C:/Users/oscar/Documents/ED/Practica_VII/ARM-Simple_Pipelined - With Hazard/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 15:54:31 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.decoder
run
# GetModuleFileName: No se puede encontrar el mdulo especificado.
# 
# 
run
run
run
run
run
run
# End time: 16:01:24 on Nov 22,2023, Elapsed time: 0:56:41
# Errors: 0, Warnings: 0
