LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;      

ENTITY cnt10 IS
PORT(
CLK,CLEAR,EN :IN STD_LOGIC;
DATA : BUFFER STD_LOGIC_VECTOR(4 DOWNTO 0)
CO: STD_LOGIC
);
END cnt10;

ARCHITECTURE one OF cnt10 IS
BEGIN
	PROCESS(CLK,EN,CLEAR)		
	BEGIN
