Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -nodebug -prj mips.prj -o mips.exe generated_mips_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/ALU.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/ByteExtendForLoad.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/ByteExtendForStore.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/CMP.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/ControlUnitDecode.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/ControlUnit_D.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/ControlUnit_E.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/ControlUnit_M.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/ControlUnit_W.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/DataMemory.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/EXT.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/generated_mips_test.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/GRF.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/InstructionRegister.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/mips.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/mips_tb.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/MultDiv.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/ProgramCounter.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/RegisterD.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/Register_E.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/Register_M.v" into library work
Analyzing Verilog file "C:\Users\Hihiczx\Documents\ISE Project\P6/Register_W.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ProgramCounter
Compiling module Register_D
Compiling module ControlUnitDecode
Compiling module ControlUnit_D
Compiling module GRF
Compiling module CMP
Compiling module Register_E
Compiling module ControlUnit_E
Compiling module ALU
Compiling module MultDiv
Compiling module Register_M
Compiling module ControlUnit_M
Compiling module ByteExtendForStore
Compiling module ByteExtendForLoad
Compiling module Register_W
Compiling module ControlUnit_W
Compiling module mips
Compiling module generated_mips_test
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 18 Verilog Units
Built simulation executable mips.exe
Fuse Memory Usage: 35528 KB
Fuse CPU Usage: 1327 ms
