# Unconnected Inout Ports
# Format: instance_name.port_name
# Generated by Verilog Wrapper Generator

main_mem.external_bus[15:0]
