Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot cpu_test_behav --prj G:/cpu/cpu.sim/sim_1/behav/cpu_test.prj xil_defaultlib.cpu_test 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Programs/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/new/mux2_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/new/hazardmux.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/new/hazardcontrol.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/SignExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/shift2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/MEM2WB.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/InstruMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/IF2ID.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/ID2EX.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/EX2MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/add.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "G:/cpu/cpu.srcs/sim_1/imports/FileRecv/cpu_test.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-4102] Signal instrumem on file G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/InstruMem.vhd at line 43 size 32768 is bigger than 8000 that is initialized by default value.
INFO: [XSIM 43-4102] Signal datamem on file G:/cpu/cpu.srcs/sources_1/imports/sources_1/imports/new/DataMem.vhd at line 46 size 32768 is bigger than 8000 that is initialized by default value.
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture behavioral of entity xil_defaultlib.IF1 [if1_default]
Compiling architecture behavioral of entity xil_defaultlib.InstruMem [instrumem_default]
Compiling architecture behavioral of entity xil_defaultlib.hazardcontrol [hazardcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.add [add_default]
Compiling architecture behavioral of entity xil_defaultlib.IF2ID [if2id_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ID2EX [id2ex_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_5 [mux2_5_default]
Compiling architecture behavioral of entity xil_defaultlib.shift2 [shift2_default]
Compiling architecture behavioral of entity xil_defaultlib.hazardmux [hazardmux_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.EX2MEM [ex2mem_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture behavioral of entity xil_defaultlib.MEM2WB [mem2wb_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavior of entity xil_defaultlib.cpu_test
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_test_behav
