# Computer Architecture

<img alt="xkcd old days meme" src="https://imgs.xkcd.com/comics/old_days.png" width="100%" />

## TODO

1. [x] [1951 IAS Machine Architecture](https://drive.google.com/file/d/1fwoa\_kESFA75jYDheYJAeZlso1BqrGC6/view)
    1. [x] [Word]()
    2. [x] [CPU]()
    3. [x] [Instructions]()
    4. [x] [Program]()
2. [x] [MIPS pt.1](https://drive.google.com/file/d/1gXNULU9V-o77Zd-rGHQwvdszKDAbdHT7/view)
    1. [x] [RISC vs CISC]()
    2. [x] [Numerical Systems & Standards]()
    3. [x] [Microprocessor without Interlocked Pipelined Stages]
    4. [ ] [Instructions]()
    5. [x] [R-type Instructions]() _(register)_
    6. [x] [I-type Instructions]() _(immediate)_
    7. [x] [J-type Instructions]() _(jump)_
3. [x] [MIPS pt.2](https://drive.google.com/file/d/1xzV-vqypdIcDoRf6Yy7QQQ2bDI03AsRi/view)
    1. [x] [Memory Layout]()
    2. [ ] [ISA]()
    3. [x] [Registers]() _( + 7.25)_
    4. [x] [FR-type Instructions]()
    5. [x] [FI-type Instructions]()
    6. [ ] [Data Types]()
    7. [x] [Ex 1]() _(s. 10)_
    8. [x] [Ex 2]() _(s. 11)_
    9. [x] [Ex 3]() _(s. 17)_
4. [x] [MIPS pt.3](https://drive.google.com/file/d/1zPNd-j8MB2BGvIXOkZ3wqt7rc55TOhJL/view)
    1. [x] [if else]()
    2. [x] [do while]()
    3. [x] [while]()
    4. [x] [for]()
    5. [x] [switch]()
    6. [x] [Linker & globl]()
    7. [x] [Pseudo-Instructions]()
    8. [x] [Ex 1]() _(s. 34)_
    9. [x] [Ex 2]() _(s. 35)_
5. [x] [Vectors & Matrices](https://drive.google.com/file/d/15Nt6-bs3Vsw\_N2tyTs5JuLPEFW_-iiCL/view)
    1. [x] [Vectors]()
    2. [ ] [ASCII]()
    3. [x] [Endianess]()
    4. [x] [3D Matrices]()
    5. [x] [Ex 1]() _(s. 10)_
6. [x] [Syscalls & Procedures](https://drive.google.com/file/d/1huzOF0cJQH-wdABF-9eoQuNAYMK458LW/view)
    1. [x] [Diagonal Sum]()
    2. [x] [Syscalls Codes]()
    3. [x] [Hello World]()
    4. [x] [jal & jr]()
7. [x] [Functions & Activation Records](https://drive.google.com/file/d/1hv1b9m6XY-kiizGSCo9gJNuHowSvzAJ2/view)
    1. [x] [lui & ori]()
    2. [x] [$sp]()
    3. [ ] [Ex 1]() _(s. 1)_
    4. [x] [Ex 2]() _(s. 22)_
8. [x] [Recursion](https://drive.google.com/file/d/1lMYGhEwdZYCAzBHU42qv\_JnXspFkU5ez/view)
    1. [x] [factorial]()
9. [x] [Recursion](https://drive.google.com/file/d/1qoy0XIhP64NhaCFfKU4N-XChhOTJGQcV/view)
    1. [ ] [Ex 1]() _(s. 1)_
    2. [ ] [Ex 2]() _(s. 6)_
    3. [ ] [Ex 3]() _(s. 16)_
    4. [ ] [Ex 4]() _(s. 17)_
    5. [ ] [Ex 5]() _(s. 30)_
    6. [ ] [Ex 6]() _(s. 34)_
10. [x] [Exercises on Assembly](https://drive.google.com/file/d/1t\_DDjDgztz62KorWbXyNq1XjTG-5oqYO/view)
    1. [ ] [Ex 1]() _(s. 10)_
    2. [ ] [Ex 2]() _(s. 11)_
    3. [ ] [Ex 3]() _(s. 12)_
11. [x] [Single Clock Cycle Architecture](https://drive.google.com/file/d/1v9vOsCyBIfoHtCxLqRW\_W-HwVDz3G1Sv/view)
    1. [x] [Instruction Detail]()
    2. [x] [ALU OP Codes]()
    3. [x] [ALU Control]()
    4. [x] [Control Signals]() _(s. 28)_
    5. [x] [Execution Time]()
    6. [x] [Ex 1]() _(s. 31)_
12. [x] [New Instructions](https://drive.google.com/file/d/1wCJAPM3tON3mOJGNyEq4eRgVku-ZtwP\_/view)
    1. [x] [lw, sw, beq, add, j, jal, jr]()
    2. [x] [Add New Instr.]()
    3. [x] [Ex 1]() _(s. 27)_
13. [x] [Malfunctions](https://drive.google.com/file/d/1zJsLx3XnT-l6ssFlrB0UzIsCNz1wfi33/view)
    1. [ ] [Malfunctions]()
    2. [ ] [Ex 1]() _(s. 8)_
    3. [ ] [Ex 2]() _(s. 11)_
14. [ ] [Exercises on Architecture]()
15. [x] [Pipeline]()
    1. [x] [Hazard]()
    2. [x] [Forwarding]()
    3. [x] [Bubble]()
    4. [x] [Ex 1]() _(s. 21)_
16. [x] [Pipeline & Hazard]()
17. [x] [Pipeline & Hazard]()
18. [ ] [Exercises on Pipeline]()
19. [ ] [Pipeline & Hazard]()
20. [ ] [Exercises on Exam]()
21. [x] [Cache](https://drive.google.com/file/d/13\_z3H6EqCx1dK84NkEVajC\_9NVXKg1Rf/view)
    1. [x] [Memory Access]()
    2. [x] [Direct Mapping]()
    3. [x] [Cache Size]()
22. [ ] [Multi-Level Cache](https://drive.google.com/file/d/17E5Yzo6kRN9ujz\_nizlzxlOLH6ZZAjnl/view)
    1. [ ] [Set-Associative Mapping]() 
    2. [ ] [Replacement Policy]() 
    3. [ ] [Writing Policy]() 
23. [ ] [Cache on Multi-Core Systems]()
24. [ ] [Cache and Virtual Memory]()
25. [ ] [Cache and Virtual Memory]()
