//`timescale 1ns / 1ps

//module Instruction_Memory(
//    input [63:0] Inst_Address,
//    output [31:0] Instruction
//);

//reg [7:0] Inst_Memory [15:0];

//initial begin
//    Inst_Memory[15] = 8'b00001110;
//    Inst_Memory[14] = 8'b10010101;
//    Inst_Memory[13] = 8'b00111000;
//    Inst_Memory[12] = 8'b00100011;
//    Inst_Memory[11] = 8'b00000000;
//    Inst_Memory[10] = 8'b00010100;
//    Inst_Memory[9] = 8'b10000100;
//    Inst_Memory[8] = 8'b10010011;
//    Inst_Memory[7] = 8'b00000000;
//    Inst_Memory[6] = 8'b10011010;
//    Inst_Memory[5] = 8'b10000100;
//    Inst_Memory[4] = 8'b10110011;
//    Inst_Memory[3] = 8'b00001111;
//    Inst_Memory[2] = 8'b00000101;
//    Inst_Memory[1] = 8'b00110100;
//    Inst_Memory[0] = 8'b10000011;
//end

//assign Instruction[7:0] = Inst_Memory[Inst_Address];
//assign Instruction[15:8] = Inst_Memory[Inst_Address+1];
//assign Instruction[23:16] = Inst_Memory[Inst_Address+2];
//assign Instruction[31:24] = Inst_Memory[Inst_Address+3];

//endmodule

`timescale 1ns / 1ps

module Instruction_Memory(
    input  [63:0] Instr_Addr,
    output [31:0] Instruction
);

    // Size of memory in bytes (16 bytes = 4 instructions)
    parameter MEM_SIZE = 36;

    // Memory array: 8-bit wide, MEM_SIZE deep
    reg [31:0] instruction_memory [35:0];

    // Used for address indexing
    wire [3:0] index;
    assign index = Instr_Addr[3:0];

    // Initialize instruction memory
    initial begin
          instruction_memory[0] = 32'h00314463;
//        instruction_memory[0] = 32'h10000293;
//        instruction_memory[1] = 32'h00700313;
//        instruction_memory[2] = 32'h00700393;
//        instruction_memory[3] = 32'h0072a023;
//        instruction_memory[4] = 32'h00600393;
//        instruction_memory[0] = 32'h0072a223;
//        instruction_memory[6] = 32'h00500393;
//        instruction_memory[7] = 32'h0072a423;
//        instruction_memory[8] = 32'h00400393;
//        instruction_memory[9] = 32'h0072a623;
//        instruction_memory[10] = 32'h00300393;
//        instruction_memory[11] = 32'h0072a823;
//        instruction_memory[12] = 32'h00200393;
//        instruction_memory[13] = 32'h0072aa23;
//        instruction_memory[14] = 32'h00100393;
//        instruction_memory[15] = 32'h0072ac23;
//        instruction_memory[16] = 32'h00000e13;
//        instruction_memory[17] = 32'h00000e93;
//        instruction_memory[18] = 32'h000e0e93;
//        instruction_memory[19] = 32'h002e1f13;
//        instruction_memory[20] = 32'h005f0fb3;
//        instruction_memory[21] = 32'h000fa103;
//        instruction_memory[22] = 32'h002e9f13;
//        instruction_memory[23] = 32'h005f0ab3;
//        instruction_memory[24] = 32'h000aa183;
//        instruction_memory[0] = 32'h0021c463;
//        instruction_memory[26] = 32'h00000463;
//        instruction_memory[27] = 32'h00000c63;
//        instruction_memory[28] = 32'h001e8e93;
//        instruction_memory[29] = 32'hfc6ecce3;
//        instruction_memory[30] = 32'h001e0e13;
//        instruction_memory[31] = 32'hfc6e46e3;
//        instruction_memory[32] = 32'h0000863;
//        instruction_memory[33] = 32'h002aa023;
//        instruction_memory[34] = 32'h003fa023;
//        instruction_memory[35] = 32'hfe0002e3; 
    end

    
    assign Instruction = instruction_memory[Instr_Addr / 4];

endmodule
