Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Sat Jan 16 23:36:06 2021
| Host             : Die-Razer-Der-Engle running 64-bit major release  (build 9200)
| Command          : report_power -file PUF_power_routed.rpt -pb PUF_power_summary_routed.pb -rpx PUF_power_routed.rpx
| Design           : PUF
| Device           : xc7a35ticpg236-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 57.209       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 56.880       |
| Device Static (W)        | 0.329        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 0.0          |
| Junction Temperature (C) | 125.0        |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    14.527 |     7357 |       --- |             --- |
|   LUT as Logic |    13.238 |     3117 |     20800 |           14.99 |
|   CARRY4       |     0.739 |      136 |      8150 |            1.67 |
|   F7/F8 Muxes  |     0.286 |     1088 |     32600 |            3.34 |
|   Register     |     0.233 |     2752 |     41600 |            6.62 |
|   BUFG         |     0.031 |        3 |        32 |            9.38 |
|   Others       |     0.000 |       15 |       --- |             --- |
| Signals        |    14.801 |     4608 |       --- |             --- |
| I/O            |    27.551 |       27 |       106 |           25.47 |
| Static Power   |     0.329 |          |           |                 |
| Total          |    57.209 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.950 |    31.139 |      30.928 |      0.211 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     1.056 |       1.008 |      0.048 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     7.784 |       7.783 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       0.950 |     0.006 |       0.000 |      0.006 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------+-----------+
| Name            | Power (W) |
+-----------------+-----------+
| PUF             |    56.880 |
|   CLK_D         |     0.383 |
|   IS_MAX        |     0.002 |
|   MUX           |     0.074 |
|   PREV_CH       |     0.008 |
|   RO_A          |     0.196 |
|     SLICE_1     |     0.052 |
|       LUT_F     |     0.027 |
|       LUT_G     |     0.011 |
|     SLICE_2     |     0.048 |
|       LUT_F     |     0.024 |
|       LUT_G     |     0.010 |
|     SLICE_3     |     0.063 |
|       LUT_F     |     0.036 |
|       LUT_G     |     0.012 |
|   RO_B          |     0.211 |
|     SLICE_1     |     0.052 |
|       LUT_F     |     0.028 |
|       LUT_G     |     0.011 |
|     SLICE_2     |     0.058 |
|       LUT_F     |     0.031 |
|       LUT_G     |     0.011 |
|     SLICE_3     |     0.067 |
|       LUT_F     |     0.035 |
|       LUT_G     |     0.011 |
|   RO_C          |     0.200 |
|     SLICE_1     |     0.052 |
|       LUT_F     |     0.025 |
|       LUT_G     |     0.012 |
|     SLICE_2     |     0.060 |
|       LUT_F     |     0.032 |
|       LUT_G     |     0.010 |
|     SLICE_3     |     0.061 |
|       LUT_F     |     0.029 |
|       LUT_G     |     0.011 |
|   RO_CNTR       |     0.013 |
|   RO_D          |     0.209 |
|     SLICE_1     |     0.054 |
|       LUT_F     |     0.028 |
|       LUT_G     |     0.011 |
|     SLICE_2     |     0.057 |
|       LUT_F     |     0.035 |
|       LUT_G     |     0.010 |
|     SLICE_3     |     0.071 |
|       LUT_F     |     0.041 |
|       LUT_G     |     0.011 |
|   SHA           |    26.734 |
|     sha256_comp |    26.685 |
|   STD_CNTR      |     0.012 |
|   sseg          |     0.744 |
|     my_clk      |     0.146 |
+-----------------+-----------+


