
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    joker.ece.northwestern.edu
Date:        Thu May  2 13:11:50 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/div_synth.prjlog file: "/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/avg_pool.srr"
Running: rev_1 in foreground

Running div_synth|rev_1

Running Flow: compile (Compile) on div_synth|rev_1
# Thu May  2 13:12:08 2024

Running Flow: compile_flow (Compile Process) on div_synth|rev_1
# Thu May  2 13:12:08 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on div_synth|rev_1
# Thu May  2 13:12:08 2024
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/synwork/avg_pool_comp.srs to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/avg_pool.srs

compiler completed
# Thu May  2 13:12:12 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on div_synth|rev_1
# Thu May  2 13:12:12 2024

multi_srs_gen completed
# Thu May  2 13:12:12 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/synwork/avg_pool_mult.srs to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/avg_pool.srs
Complete: Compile Process on div_synth|rev_1

Running: premap (Premap) on div_synth|rev_1
# Thu May  2 13:12:12 2024

premap completed with warnings
# Thu May  2 13:12:12 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on div_synth|rev_1

Running Flow: map (Map) on div_synth|rev_1
# Thu May  2 13:12:12 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on div_synth|rev_1
# Thu May  2 13:12:12 2024
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/synwork/avg_pool_m.srm to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/avg_pool.srm

fpga_mapper completed with warnings
# Thu May  2 13:12:13 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on div_synth|rev_1
Complete: Logic Synthesis on div_synth|rev_1
0Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/avg_pool.srr to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/backup/avg_pool.srr
log file: "/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/avg_pool.srr"
Running: rev_1 in foreground

Running div_synth|rev_1

Running Flow: compile (Compile) on div_synth|rev_1
# Thu May  2 13:22:30 2024

Running Flow: compile_flow (Compile Process) on div_synth|rev_1
# Thu May  2 13:22:30 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on div_synth|rev_1
# Thu May  2 13:22:30 2024
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/synwork/avg_pool_comp.srs to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/avg_pool.srs

compiler completed
# Thu May  2 13:22:33 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on div_synth|rev_1
# Thu May  2 13:22:33 2024

multi_srs_gen completed
# Thu May  2 13:22:33 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/synwork/avg_pool_mult.srs to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/avg_pool.srs
Complete: Compile Process on div_synth|rev_1

Running: premap (Premap) on div_synth|rev_1
# Thu May  2 13:22:33 2024

premap completed with warnings
# Thu May  2 13:22:34 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on div_synth|rev_1

Running Flow: map (Map) on div_synth|rev_1
# Thu May  2 13:22:34 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on div_synth|rev_1
# Thu May  2 13:22:34 2024
Warning: The design file /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/synwork/avg_pool_mult.srs has been modified.
As a result the open design d:0 is out of date.
Continued use can yield inconsistent results.

Copied /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/synwork/avg_pool_m.srm to /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/rev_1/avg_pool.srm

fpga_mapper completed with warnings
# Thu May  2 13:22:43 2024

Return Code: 1
Run Time:00h:00m:09s
Complete: Map on div_synth|rev_1
Complete: Logic Synthesis on div_synth|rev_1
0exit status=0
License checkin: synplifypremierdp
