\addvspace {10\p@ }
\contentsline {figure}{\numberline {1.1}{\ignorespaces MIPS pipeline \cite {John-L.-Hennessy:2009wq}\relax }}{1}{figure.caption.7}
\addvspace {10\p@ }
\contentsline {figure}{\numberline {2.1}{\ignorespaces $\rho $-VEX architecture\relax }}{8}{figure.caption.8}
\contentsline {figure}{\numberline {2.2}{\ignorespaces $\rho $-VEX instruction format\relax }}{9}{figure.caption.9}
\contentsline {figure}{\numberline {2.3}{\ignorespaces Basic compiler structure\relax }}{10}{figure.caption.11}
\contentsline {figure}{\numberline {2.4}{\ignorespaces Basic codegeneration process\relax }}{13}{figure.caption.12}
\addvspace {10\p@ }
\contentsline {figure}{\numberline {3.1}{\ignorespaces \texttt {tblgen} instructions\relax }}{16}{figure.caption.13}
\addvspace {10\p@ }
\addvspace {10\p@ }
\contentsline {figure}{\numberline {5.1}{\ignorespaces $\rho $-VEX testbench\relax }}{36}{figure.caption.14}
\contentsline {figure}{\numberline {5.2}{\ignorespaces Absolute performance\relax }}{39}{figure.caption.15}
\contentsline {figure}{\numberline {5.3}{\ignorespaces Relative performance for increasing issue width\relax }}{39}{figure.caption.16}
\contentsline {figure}{\numberline {5.4}{\ignorespaces HP-LLVM relative performance\relax }}{40}{figure.caption.17}
\contentsline {figure}{\numberline {5.5}{\ignorespaces GCC-LLVM relative performance\relax }}{40}{figure.caption.18}
\contentsline {figure}{\numberline {5.6}{\ignorespaces Generic-Regular performance\relax }}{42}{figure.caption.22}
\addvspace {10\p@ }
\addvspace {10\p@ }
\addvspace {10\p@ }
