[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMR23610ADDAR production of TEXAS INSTRUMENTS from the text:IOUT (A)Efficiency (%)\n0.0001 0.001 0.01 0.1 1405060708090100\nD000VOUT = 5 V\nVOUT = 3.3 V\nBOOT\nSWLCBOOT\nFBVINVIN up to 36 V\nPGNDCOUTEN/SYNCCIN\nVCCAGNDVOUT \nCVCCRFBT\nRFBB\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMR23610\nSNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018\nLMR23610 SIMPLE SWITCHER®36-V,1-ASynchronous Step-Down Converter\n11Features\n1•4-Vto36-V Input Range\n•1-AContinuous Output Current\n•Integrated Synchronous Rectification\n•Current Mode Control\n•Minimum Switch-On Time: 60ns\n•400-kHz Switching Frequency With PFM Mode\n•Frequency Synchronization toExternal Clock\n•Internal Compensation forEase ofUse\n•75-µAQuiescent Current atNoLoad\n•Soft Start intoaPrebiased Load\n•High Duty-Cycle Operation Supported\n•Precision Enable Input\n•Output Short-Circuit Protection With Hiccup Mode\n•Thermal Protection\n•8-Pin HSOIC With PowerPAD ™Package\n•Create aCustom Design Using theLMR23610\nWith theWEBENCH®Power Designer\n2Applications\n•Factory andBuilding Automation Systems: PLC\nCPU, HVAC Control, Elevator Control\n•GSM, GPRS Modules forFleet Management,\nSmart Grids, andSecurity\n•General Purpose Wide VINRegulation3Description\nThe LMR23610 SIMPLE SWITCHER®device isan\neasy-to-use 36-V, 1-A synchronous step down\nregulator. With awide input range from 4Vto36V,it\nissuitable forvarious applications from industrial to\nautomotive forpower conditioning from unregulated\nsources. Peak current mode control isemployed to\nachieve simple control loop compensation andcycle-\nby-cycle current limiting. Aquiescent current of75µA\nmakes itsuitable forbattery-powered systems. An\nultra-low 2µAshutdown current can further prolong\nbattery life. Internal loop compensation means that\nthe user isfree from the tedious task ofloop\ncompensation design. This also minimizes the\nexternal components. Anextended family isavailable\nin2.5A(LMR23625) and 3A(LMR23630) load-\ncurrent options inpin-to-pin compatible packages,\nwhich allow simple, optimum PCB layout. Aprecision\nenable input allows simplification ofregulator control\nand system power sequencing. Protection features\ninclude cycle-by-cycle current limit, hiccup-mode\nshort-circuit protection and thermal shutdown due to\nexcessive power dissipation.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLMR23610A HSOIC (8) 4.89 mm×3.90 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nspace\nspace\nSimplified Schematic\nEfficiency vsLoad\nVIN=12V\n2LMR23610\nSNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ...................... 4\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 5\n6.6 Timing Requirements ................................................ 6\n6.7 Switching Characteristics .......................................... 6\n6.8 Typical Characteristics .............................................. 7\n7Detailed Description .............................................. 9\n7.1 Overview ................................................................... 9\n7.2 Functional Block Diagram ......................................... 97.3 Feature Description ................................................. 10\n7.4 Device Functional Modes ........................................ 16\n8Application andImplementation ........................ 17\n8.1 Application Information ............................................ 17\n8.2 Typical Applications ................................................ 17\n9Power Supply Recommendations ...................... 24\n10Layout ................................................................... 24\n10.1 Layout Guidelines ................................................. 24\n10.2 Layout Example .................................................... 26\n11Device andDocumentation Support ................. 27\n11.1 Custom Design With WEBENCH ®Tools ............. 27\n11.2 Receiving Notification ofDocumentation Updates 27\n11.3 Community Resources .......................................... 27\n11.4 Trademarks ........................................................... 27\n11.5 Electrostatic Discharge Caution ............................ 27\n11.6 Glossary ................................................................ 27\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 27\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision B(April 2017) toRevision C Page\n•Deleted "Automotive Battery Regulation "from Applications .................................................................................................. 1\n•Changed "4.5V"input range to"4-V... Input Range "inFeatures and..."wide input range from 4.5V..."to"....wide\ninput range from 4V..."inDescription ................................................................................................................................... 1\n•Added "2.2-µF,16-V "forVCC pinbypass capacitor ............................................................................................................. 3\n•Changed ESD HBM value from "±2500 "to"±2000 ".............................................................................................................. 4\n•Changed "4.5"inVINrowofInput voltage ROC table to"4"................................................................................................ 4\n•Changed "4.5"to"4"inVINrowunder POWER SUPPLY ...................................................................................................... 5\n•Changed "3.4"to"3.3"inVIN_UVLO rowunder POWER SUPPLY ...................................................................................... 5\n•Changed "hysteresis "to"threshold ","0.4"to"3.3"inVIN_UVLO rowunder POWER SUPPLY; addmin=2.9and\nmax =3.5insame row........................................................................................................................................................... 5\n•Changed "VIN=4.5Vto36V"inISHDN rowofPOWER SUPPLY to"VIN=12V".............................................................. 5\n•Changed "VIN=4.5V"...to"VIN=4V"inECTest Conditions column starting with ENABLE (ENPIN) ............................... 5\n•Added "90"toMAX column ofTON_MIN time under SW(SW PIN) ......................................................................................... 6\n•Changed operating from "4.5-V "....to"4-V"...infirstsentence ofOverview ........................................................................... 9\n•Changed "..when theinput voltage isintheoperating range 4.5V..."to"...when theinput voltage isintheoperating\nrange 4V...inActive Mode .................................................................................................................................................. 16\n•Changed "VOUT=7Vto36V..."to"VIN=7Vto36V..."..................................................................................................... 22\nChanges from Revision A(July 2016) toRevision B Page\n•Changed thehigh side current max limit to2.6from 2.5andlowside current max limit to2.1from 1.9.............................. 5\nChanges from Original (December 2015) toRevision A Page\n•Changed from Product Preview toProduction Data andadded alltheremaing sections. .................................................... 1\nEN/SYNCAGNDVINPGND SW\nBOOT\nVCC\nFBThermal Pad\n(9)1\n2\n3\n4 5678\n3LMR23610\nwww.ti.com SNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) I=Input, O=Output, G=Ground5PinConfiguration andFunctions\nDDA Package\n8-Pin HSOIC\nTopView\nPinFunctions\nPIN\nI/O(1)DESCRIPTION\nNO. NAME\n1 SW OSwitching output oftheregulator. Internally connected toboth power MOSFETs. Connect to\npower inductor.\n2 BOOT OBoot-strap capacitor connection forhigh-side driver. Connect ahigh-quality 470-nF capacitor\nfrom BOOT toSW.\n3 VCC OInternal bias supply output forbypassing. Connect a2.2-µF,16-V bypass capacitor from this\npintoAGND. Donotconnect external loading tothispin.Never short thispintoground\nduring operation.\n4 FB I Feedback input toregulator, connect thefeedback resistor divider taptothispin.\n5 EN/SYNC IEnable input toregulator. High =On,Low =Off.Can beconnected toVIN. Donotfloat.\nAdjust theinput under voltage lockout with tworesistors. Theinternal oscillator canbe\nsynchronized toanexternal clock bycoupling apositive pulse intothispinthrough asmall\ncoupling capacitor. SeeEN/SYNC fordetails.\n6 AGND GAnalog ground pin.Ground reference forinternal references andlogic. Connect tosystem\nground.\n7 VIN I Input supply voltage.\n8 PGND GPower ground pin,connected internally tothelowside power FET. Connect tosystem\nground, PAD, AGND, ground pins ofCINandCOUT.Path toCINmust beasshort aspossible.\n9 PAD GLow impedance connection toAGND. Connect toPGND onPCB. Major heat dissipation\npath ofthedie.Must beused forheat sinking toground plane onPCB.\n4LMR23610\nSNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nOver therecommended operating junction temperature range of–40°Cto125°C(unless otherwise noted)(1)\nPARAMETER MIN MAX UNIT\nInput voltagesVINtoPGND –0.3 42\nVENtoAGND –5.5 VIN+0.3\nFBtoAGND –0.3 4.5\nAGND toPGND –0.3 0.3\nOutput voltagesSWtoPGND –1 VIN+0.3\nVSWtoPGND less than 10nstransients –5 42\nBOOT toSW –0.3 5.5\nVCC toAGND –0.3 4.5\nTJ Junction temperature –40 150 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM)(1)±2000\nV\nCharged-device model (CDM)(2)±1000\n(1) Operating Ratings indicate conditions forwhich thedevice isintended tobefunctional, butdonotensure specific performance limits. For\nspecified specifications, seeElectrical Characteristics .6.3 Recommended Operating Conditions\nOver therecommended operating junction temperature range of–40°Cto125°C(unless otherwise noted)(1)\nMIN MAX UNIT\nInput voltageVIN 4 36\nV EN –5 36\nFB –0.3 1.2\nOutput voltage VOUT 1 28 V\nOutput current IOUT 0 1 A\nTemperature Operating junction temperature, TJ –40 125 °C\n5LMR23610\nwww.ti.com SNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.\n(2) Power rating ataspecific ambient temperature TAshould bedetermined with amaximum junction temperature (TJ)of125°C,which is\nillustrated inRecommended Operating Conditions .6.4 Thermal Information\nTHERMAL METRIC(1)(2)LMR23610\nUNIT DDA (HSOIC)\n8PINS\nRθJA Junction-to-ambient thermal resistance 42.0 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 5.9 °C/W\nRθJB Junction-to-board thermal resistance 23.4 °C/W\nψJT Junction-to-top characterization parameter 45.8 °C/W\nψJB Junction-to-board characterization parameter 3.6 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 23.4 °C/W\n6.5 Electrical Characteristics\nLimits apply over therecommended operating junction temperature (TJ)range of–40°Cto+125 °C,unless otherwise stated.\nMinimum andMaximum limits arespecified through test, design orstatistical correlation. Typical values represent themost\nlikely parametric norm atTJ=25°C,andareprovided forreference purposes only.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER SUPPLY (VIN PIN)\nVIN Operation input voltage 4 36 V\nVIN_UVLO Undervoltage lockout thresholdsRising threshold i 3.3 3.7 3.9\nV\nFalling threshold 2.9 3.3 3.5\nISHDN Shutdown supply current VEN=0V,VIN=12V,TJ=–40°Cto125°C 2 4μA\nIQOperating quiescent current (non-\nswitching)VIN=12V,VFB=1.1V,TJ=–40°Cto125°C,\nPFM mode75 μA\nENABLE (EN/SYNC PIN)\nVEN_H Enable rising threshold voltage 1.4 1.55 1.7 V\nVEN_HYS Enable hysteresis voltage 0.4 V\nVWAKE Wake-up threshold 0.4 V\nIEN Input leakage current atENpinVIN=4Vto36V,VEN=2V 10 100 nA\nVIN=4Vto36V,VEN=36V 1μA\nVOLTAGE REFERENCE (FBPIN)\nVREFReference voltage VIN=4Vto36V,TJ=25°C 0.985 11.015\nV\nVIN=4Vto36V,TJ=–40°Cto125°C 0.98 1 1.02\nILKG_FB Input leakage current atFBpin VFB=1V 10 nA\nINTERNAL LDO (VCC PIN)\nVCC Internal LDO output voltage 4.1 V\nVCC_UVLO VCC undervoltage lockout\nthresholdsRising threshold 2.8 3.2 3.6\nV\nFalling threshold 2.4 2.8 3.2\nCURRENT LIMIT\nIHS_LIMIT Peak inductor current limit 1.4 2 2.6 A\nILS_LIMIT Valley inductor current limit 1 1.5 2.1 A\nIL_ZC Zero cross-current limit –0.04 A\nINTEGRATED MOSFETS\nRDS_ON_HS High-side MOSFET ON-resistance VIN=12V,IOUT=1A 185 mΩ\nRDS_ON_LS Low-side MOSFET ON-resistance VIN=12V,IOUT=1A 105 mΩ\nTHERMAL SHUTDOWN\nTSHDN Thermal shutdown threshold 162 170 178 °C\nTHYS Hysteresis 15 °C\n6LMR23610\nSNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) Specified bydesign.6.6 Timing Requirements\nOver therecommended operating junction temperature range of–40°Cto+125 °C(unless otherwise noted)\nMIN NOM MAX UNIT\nHICCUP MODE\nNOC(1) Number ofcycles thatLScurrent limit\nistripped toenter hiccup mode64 Cycles\nTOC Hiccup retry delay time 5 ms\nSOFT START\nTSSInternal soft-start timeThetime ofinternal reference toincrease\nfrom 0Vto1V1 2 3ms\n(1) Specified bydesign.6.7 Switching Characteristics\nOver therecommended operating junction temperature range of–40°Cto+125 °C(unless otherwise noted)\nPARAMETER MIN TYP MAX UNIT\nSW(SW PIN)\nfSW Default switching frequency 340 400 460 kHz\nTON_MIN Minimum turnon time 60 90 ns\nTOFF_MIN(1)Minimum turnoff time 100 ns\nSYNC (EN/SYNC PIN)\nfSYNC SYNC frequency range 200 2200 kHz\nVSYNC Amplitude ofSYNC clock ACsignal (measured atSYNC pin) 2.8 5.5 V\nTSYNC_MIN Minimum sync clock ON- andOFF-time 100 ns\nIOUT (A)VOUT (V)\n0 0.2 0.4 0.6 0.8 155.015.025.035.045.055.065.075.085.09\nD005VIN = 8 V\nVIN = 12 V\nVIN = 24 V\nVIN = 36 V\nVIN (V)VOUT (V)\n05101520253035 405.0055.015.0155.02\nD006IOUT = 0.3 A\nIOUT = 0.5 A\nIOUT = 0.8 A\nIOUT = 1.0 A\nIOUT (A)Efficiency (%)\n1E-5 0.0001 0.001 0.01 0.1 10102030405060708090100\nD003VIN = 8 V\nVIN = 12 V\nVIN = 24 V\nVIN = 36 V\nIOUT (A)Efficiency (%)\n1E-5 0.0001 0.001 0.01 0.1 10102030405060708090100\nD004VIN = 8 V\nVIN = 12 V\nVIN = 24 V\nVIN = 36 V\nIOUT (A)Efficiency (%)\n1E-5 0.0001 0.001 0.01 0.1 10102030405060708090100\nD001VIN = 8 V\nVIN = 12 V\nVIN = 24 V\nVIN = 36 V\nIOUT (A)Efficiency (%)\n1E-5 0.0001 0.001 0.01 0.10.20.510102030405060708090100\nD002VIN = 8 V\nVIN = 12 V\nVIN = 24 V\nVIN = 36 V\n7LMR23610\nwww.ti.com SNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated6.8 Typical Characteristics\nUnless otherwise specified thefollowing conditions apply: VIN=12V,fSW=400kHz, L=22µH,COUT=47µF×2,TA=25°C.\nfSW=400kHz VOUT=5V\nFigure 1.Efficiency vsLoad CurrentfSW=400kHz VOUT=3.3V\nFigure 2.Efficiency vsLoad Current\nfSW=1000 kHz\n(Sync)VOUT=5V\nFigure 3.Efficiency vsLoad CurrentfSW=1000 kHz\n(Sync)VOUT=3.3V\nFigure 4.Efficiency vsLoad Current\nVOUT=5V\nFigure 5.Load RegulationVOUT=5V\nFigure 6.Line Regulation\nTemperature (°C)VIN UVLO Hysteresis (V)\n-50 0 50 100 1500.410.4150.420.425\nD010\nTemperature ( qC)Current Limit (A)\n-50 0 50 100 1501.21.41.61.822.22.4\nD009LS Limit\nHS Limit\nTemperature (°C)IQ (µA)\n-50 0 50 100 1506065707580\nD008\nTemperature (°C)VIN UVLO Rising Threshold (V)\n-50 0 50 100 1503.613.623.633.643.653.663.67\nD009\nVIN (V)VOUT (V)\n4 4.5 5 5.5 633.544.555.5\nD007IOUT = 0.2 A\nIOUT = 0.5 A\nIOUT = 1.0 A\nVIN (V)VOUT (V)\n3.3 3.4 3.5 3.6 3.7 3.8 3.92.733.33.6\nD008IOUT = 0.2 A\nIOUT = 0.5 A\nIOUT = 1.0 A\n8LMR23610\nSNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified thefollowing conditions apply: VIN=12V,fSW=400kHz, L=22µH,COUT=47µF×2,TA=25°C.\nVOUT=5V\nFigure 7.Dropout CurveVOUT=3.3V\nFigure 8.Dropout Curve\nVIN=12V VFB=1.1V\nFigure 9.IQvsJunction Temperature Figure 10.VINUVLO Rising Threshold vsJunction\nTemperature\nFigure 11.VINUVLO Hysteresis vsJunction TemperatureVIN=12V\nFigure 12.HSandLSCurrent Limit vsJunction\nTemperature\nEA\n REFEN/SYNC\nSWBOOTVCC\nInternal\nSS\nOV/UV\nDetector\nOscillatorPrecision\nEnableLDO\nPFM\nDetector\nSlope\nCompPWM CONTROL LOGICUVLO TSD\nFreq\nFoldbackZero\nCrossHICCUP\nDetectorVIN\nRc\nCc\nPGNDFBLS I SenseHS I Sense\nFBVCC\nEnableSYNC\nDetectorSYNC Signal\nSYNC Signal\nAGND\n9LMR23610\nwww.ti.com SNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe LMR23610 SIMPLE SWITCHER regulator isaneasy-to-use synchronous step-down DC/DC converter\noperating from 4-Vto36-V supply voltage .Itiscapable ofdelivering upto1-ADCload current with good thermal\nperformance inasmall solution size. Anextended family isavailable inmultiple current options from 1Ato3Ain\npin-to-pin compatible packages.\nThe LMR23610 employs fixed-frequency peak-current-mode control. The device enters PFM mode atlight load\ntoachieve high efficiency. The device isinternally compensated, which reduces design time, and requires few\nexternal components. The LMR23610 iscapable ofsynchronization toanexternal clock within therange of200\nkHzto2.2MHz.\nAdditional features such asprecision enable andinternal soft-start provide aflexible andeasy tousesolution for\nawide range ofapplications. Protection features include thermal shutdown, VINandVCC under-voltage lockout,\ncycle-by-cycle current limit, andhiccup mode short-circuit protection.\nThefamily requires very fewexternal components andhasapinout designed forsimple, optimum PCB layout.\n7.2 Functional Block Diagram\nVSW\nVIND = tON/ TSW\ntONtOFF\nTSWt\n-VD0SW Voltage\niL\nIOUT\nt\n0Inductor CurrentILPK\n\'iL\n10LMR23610\nSNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Fixed Frequency Peak Current Mode Control\nThe following operating description oftheLMR23610 refers totheFunctional Block Diagram and tothe\nwaveforms inFigure 13.LMR23610 isastep-down synchronous buck regulator with integrated high-side (HS)\nandlow-side (LS) switches (synchronous rectifier). TheLMR23610 supplies aregulated output voltage byturning\nontheHSand LSNMOS switches with controlled duty cycle. During high-side switch ONtime, theSW pin\nvoltage swings uptoapproximately VIN,and theinductor current iLincrease with linear slope (VIN–VOUT)/L.\nWhen theHSswitch isturned offbythecontrol logic, theLSswitch isturned onafter ananti-shoot-through dead\ntime. Inductor current discharges through theLSswitch with aslope of–VOUT/L.The control parameter ofa\nbuck converter isdefined asduty cycle D=tON/TSW,where tONisthehigh-side switch ON-time andTSWisthe\nswitching period. Theregulator control loop maintains aconstant output voltage byadjusting theduty cycle D.In\nanideal buck converter, where losses areignored, Disproportional totheoutput voltage and inversely\nproportional totheinput voltage: D=VOUT/VIN.\nFigure 13.SWNode andInductor Current Waveforms in\nContinuous Conduction Mode (CCM)\nThe LMR23610 employs fixed frequency peak current mode control. Avoltage feedback loop isused toget\naccurate DCvoltage regulation byadjusting thepeak current command based onvoltage offset. The peak\ninductor current issensed from thehigh-side switch andcompared tothepeak current threshold tocontrol the\nONtime ofthehigh-side switch. The voltage feedback loop isinternally compensated, which allows forfewer\nexternal components, makes iteasy todesign, and provides stable operation with almost anycombination of\noutput capacitors. The regulator operates with fixed switching frequency atnormal load condition. Atlight load\ncondition, theLMR23610 willoperate inPFM mode tomaintain high efficiency.\n7.3.2 Adjustable Output Voltage\nAprecision 1-Vreference voltage isused tomaintain atightly regulated output voltage over theentire operating\ntemperature range. The output voltage issetbyaresistor divider from output voltage totheFBpin. Itis\nrecommended touse1%tolerance resistors with alowtemperature coefficient fortheFBdivider. Select thelow-\nside resistor RFBBforthedesired divider current and use Equation 1tocalculate high-side RFBT.RFBTinthe\nrange from 10kΩto100 kΩisrecommended formost applications. Alower RFBTvalue canbeused ifstatic\nloading isdesired toreduce VOUToffset inPFM operation. Lower RFBTwillreduce efficiency atvery light load.\nLess static current goes through alarger RFBTandmight bemore desirable when light load efficiency iscritical.\nButRFBTlarger than 1MΩisnotrecommended because itmakes thefeedback path more susceptible tonoise.\nLarger RFBTvalue requires more carefully designed feedback path onthePCB. The tolerance andtemperature\nvariation oftheresistor dividers affect theoutput voltage regulation.\nRENT\nEN/SYNCVIN\nRENB\nOUT REF\nFBT FBB\nREFV V R R V\x10 u \nVOUT\n  FBRFBT\nRFBB\n11LMR23610\nwww.ti.com SNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedFeature Description (continued)\nFigure 14.Output Voltage Setting\n(1)\n7.3.3 EN/SYNC\nThe voltage ontheENpincontrols theONorOFF operation ofLMR23610. Avoltage less than 1V(typical)\nshuts down thedevice while avoltage higher than 1.6V(typical) isrequired tostart theregulator. TheENpinis\naninput andcannotbeleftopen orfloating. The simplest way toenable theoperation oftheLMR23610 isto\nconnect theENtoVIN.This allows self-start-up oftheLMR23610 when VINiswithin theoperation range.\nMany applications willbenefit from theemployment ofanenable divider RENTandRENB(Figure 15)toestablish a\nprecision system UVLO level fortheconverter. System UVLO can beused forsupplies operating from utility\npower aswell asbattery power. Itcanbeused forsequencing, ensuring reliable operation, orsupply protection,\nsuch asabattery discharge level. Anexternal logic signal can also beused todrive ENinput forsystem\nsequencing andprotection.\nFigure 15.System UVLO byEnable Divider\nTheENpinalso canbeused tosynchronize theinternal oscillator toanexternal clock. Theinternal oscillator can\nbesynchronized byACcoupling apositive edge intotheENpin.TheACcoupled peak-to-peak voltage attheEN\npinmust exceed theSYNC amplitude threshold of2.8V(typical) totriptheinternal synchronization pulse\ndetector, and theminimum SYNC clock ONand OFF time must belonger than 100ns (typical). A3.3Vora\nhigher amplitude pulse signal coupled through a1nFcapacitor CSYNC isagood starting point. Keeping RENT//\nRENB(RENTparallel with RENB)inthe100 kΩrange isagood choice. RENTisrequired forthissynchronization\ncircuit, butRENBcan beleftunmounted ifsystem UVLO isnotneeded. LMR23610 switching action can be\nsynchronized toanexternal clock from 200 kHz to2.2MHz. Figure 17and Figure 18show thedevice\nsynchronized toanexternal system clock.\nRENT\nClock\nSourceEN/SYNCCSYNCVIN\nRENB\n12LMR23610\nSNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedFeature Description (continued)\nFigure 16.Synchronize toexternal clock\nFigure 17.Synchronizing inPWM Mode Figure 18.Synchronizing inPFM Mode\n7.3.4 VCC, UVLO\nThe LMR23610 integrates aninternal LDO togenerate VCCforcontrol circuitry and MOSFET drivers. The\nnominal voltage forVCCis4.1V.The VCC pinistheoutput ofanLDO andmust beproperly bypassed. Ahigh-\nquality ceramic capacitor with avalue of2.2µFto10µF,16Vorhigher rated voltage should beplaced asclose\naspossible toVCC and grounded totheexposed PAD and ground pins. The VCC output pinshould notbe\nloaded, orshorted toground during operation. Shorting VCC toground during operation may cause damage to\ntheLMR23610.\nVCC undervoltage lockout (UVLO) prevents theLMR23610 from operating until theVCCvoltage exceeds 3.3V\n(typical). The VCC UVLO threshold has400 mV(typical) ofhysteresis toprevent undesired shutdown due to\ntemporary VINdrops.\n7.3.5 Minimum ON-Time, Minimum OFF-Time andFrequency Foldback atDropout Conditions\nMinimum ON-time, TON_MIN ,isthesmallest duration oftime thattheHSswitch canbeon.TON_MIN istypically 60\nnsintheLMR23610. Minimum OFF-time, TOFF_MIN ,isthesmallest duration that theHSswitch can beoff.\nTOFF_MIN istypically 100 nsintheLMR23610. InCCM operation, TON_MIN and TOFF_MIN limit thevoltage\nconversion range given aselected switching frequency.\nTheminimum duty cycle allowed is:\nDMIN=TON_MIN ×fSW (2)\nAnd themaximum duty cycle allowed is:\nDMAX=1–TOFF_MIN ×fSW (3)\nRFBT\nFBVOUT\nRFBBCFF\nVIN (V)Frequency (kHz)\n55.15.25.35.45.55.65.7 5.8050100150200250300350400450\nD010IOUT = 0.4 A\nIOUT = 0.6 A\nIOUT = 0.8 A\nIOUT = 1.0 A\n\x0b \x0cOUT\nIN_MIN\nSW OFF_MINVV\n1 f T \n\x10 u \n\x0b \x0cOUT\nIN_MAX\nSW ON_MINVV\nf T  \nu\n13LMR23610\nwww.ti.com SNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedFeature Description (continued)\nGiven fixed TON_MIN andTOFF_MIN ,thehigher theswitching frequency thenarrower therange oftheallowed duty\ncycle. IntheLMR23610, afrequency foldback scheme isemployed toextend themaximum duty cycle when\nTOFF_MIN isreached. The switching frequency willdecrease once longer duty cycle isneeded under lowVIN\nconditions. Wide range offrequency foldback allows theLMR23610 output voltage stay inregulation with amuch\nlower supply voltage VIN.This leads toalower effective drop-out voltage.\nGiven anoutput voltage, thechoice oftheswitching frequency affects theallowed input voltage range, solution\nsize andefficiency. Themaximum operation supply voltage canbefound by:\n(4)\nAtlower supply voltage, theswitching frequency willdecrease once TOFF_MIN istripped. Theminimum VINwithout\nfrequency foldback canbeapproximated by:\n(5)\nTaking considerations ofpower losses inthesystem with heavy load operation, VIN_MAX ishigher than theresult\ncalculated inEquation 4.With frequency foldback, VIN_MIN islowered bydecreased fSW.\nFigure 19.Frequency Foldback atDropout (VOUT=5V,fSW=400kHz)\n7.3.6 Internal Compensation andCFF\nThe LMR23610 isinternally compensated asshown inFunctional Block Diagram .The internal compensation is\ndesigned such that theloop response isstable over theentire operating frequency and output voltage range.\nDepending ontheoutput voltage, thecompensation loop phase margin canbelowwith allceramic capacitors.\nAnexternal feed-forward capacitor CFFisrecommended tobeplaced inparallel with thetopresistor divider RFBT\nforoptimum transient performance.\nFigure 20.Feedforward Capacitor forLoop Compensation\n\x0b \x0cIN OUT OUT\nOUT_MAX LS_LIMIT\nSW INV V VI I 2 f L V\x10 \x0e uu u \n\x0b \x0cZ_ESR\nOUT1f2 C ESR Su u\n\x0b \x0cP_CFF\nFF FBT FBB1f2 C R //R Su u\n\x0b \x0cZ_CFF\nFF FBT1f2 C R Su u\n14LMR23610\nSNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedFeature Description (continued)\nThefeed-forward capacitor CFFinparallel with RFBTplaces anadditional zero before thecross over frequency of\nthecontrol loop toboost phase margin. Thezero frequency canbefound by\n(6)\nAnadditional pole isalso introduced with CFFatthefrequency of\n(7)\nThe zero fZ_CFF adds phase boost atthecrossover frequency andimproves transient response. The pole fP-CFF\nhelps maintaining proper gain margin atfrequency beyond thecrossover. Table 1lists thecombination ofCOUT,\nCFFandRFBTfortypical applications, designs with similar COUTbutRFBTother than recommended value, please\nadjust CFFsuch that(CFF×RFBT)isunchanged andadjust RFBBsuch that(RFBT/RFBB)isunchanged.\nDesigns with different combinations ofoutput capacitors need different CFF.Different types ofcapacitors have\ndifferent Equivalent Series Resistance (ESR). Ceramic capacitors have thesmallest ESR and need themost\nCFF.Electrolytic capacitors have much larger ESR andtheESR zero frequency\n(8)\nwould belowenough toboost thephase uparound thecrossover frequency. Designs using mostly electrolytic\ncapacitors attheoutput may notneed anyCFF.\nThe CFFcreates atime constant with RFBTthatcouples intheattenuate output voltage ripple totheFBnode. If\ntheCFFvalue istoolarge, itcancouple toomuch ripple totheFBand affect VOUTregulation. Therefore, CFF\nshould becalculated based onoutput capacitors used inthesystem. Atcold temperatures, thevalue ofCFF\nmight change based onthetolerance ofthechosen component. This may reduce itsimpedance andease noise\ncoupling ontheFBnode. Toavoid this, more capacitance canbeadded totheoutput orthevalue ofCFFcanbe\nreduced.\n7.3.7 Bootstrap Voltage (BOOT)\nThe LMR23610 provides anintegrated bootstrap voltage regulator. Asmall capacitor between theBOOT and\nSWpins provides thegate drive voltage forthehigh-side MOSFET. The BOOT capacitor isrefreshed when the\nhigh-side MOSFET isoffandthelow-side switch conducts. The recommended value oftheBOOT capacitor is\n0.1μFto0.47μF.Aceramic capacitor with anX7R orX5R grade dielectric with avoltage rating of16Vorhigher\nisrecommended forstable performance over temperature andvoltage.\n7.3.8 Overcurrent andShort-Circuit Protection\nThe LMR23610 isprotected from overcurrent conditions bycycle-by-cycle current limit onboth thepeak and\nvalley oftheinductor current. Hiccup mode isactivated ifafault condition persists toprevent over-heating.\nHigh-side MOSFET overcurrent protection isimplemented bythenature ofthepeak-current-mode control. The\nHSswitch current issensed when theHSisturned onafter asetblanking time. The HSswitch current is\ncompared totheoutput oftheerror amplifier (EA) minus slope compensation every switching cycle. See\nFunctional Block Diagram formore details. Thepeak current ofHSswitch islimited byaclamped maximum peak\ncurrent threshold IHS_LIMIT which isconstant. Sothepeak current limit ofthehigh-side switch isnotaffected by\ntheslope compensation andremains constant over thefullduty cycle range.\nThecurrent going through LSMOSFET isalso sensed andmonitored. When theLSswitch turns on,theinductor\ncurrent begins toramp down. TheLSswitch willnotbeturned OFF attheendofaswitching cycle ifitscurrent is\nabove theLScurrent limit ILS_LIMIT .The LSswitch willbekept ONsothatinductor current keeps ramping down,\nuntil theinductor current ramps below theLScurrent limit ILS_LIMIT .Then theLSswitch willbeturned OFF and\ntheHSswitch willbeturned onafter adead time. This issomewhat different than themore typical peak current\nlimit, andresults inEquation 9forthemaximum load current.\n(9)\n15LMR23610\nwww.ti.com SNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedFeature Description (continued)\nIfthecurrent oftheLSswitch ishigher than theLScurrent limit for64consecutive cycles, hiccup current\nprotection mode willbeactivated. Inhiccup mode, theregulator willbeshut down andkept offfor5mstypically\nbefore theLMR23610 tries tostart again. Ifover-current orshort-circuit fault condition stillexist, hiccup willrepeat\nuntil the fault condition isremoved. Hiccup mode reduces power dissipation under severe over-current\nconditions, prevents over-heating andpotential damage tothedevice.\n7.3.9 Thermal Shutdown\nThe LMR23610 provides aninternal thermal shutdown toprotect thedevice when thejunction temperature\nexceeds 170°C(typical). The device isturned offwhen thermal shutdown activates. Once thedietemperature\nfalls below 155°C(typical), thedevice reinitiates thepower upsequence controlled bytheinternal soft-start\ncircuitry.\n16LMR23610\nSNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Shutdown Mode\nThe ENpinprovides electrical ONand OFF control fortheLMR23610. When VENisbelow 1V(typical), the\ndevice isinshutdown mode. The LMR23610 also employs VINandVCC UVLO protection. IfVINorVCCvoltage\nisbelow their respective UVLO level, theregulator isturned off.\n7.4.2 Active Mode\nTheLMR23610 isinactive mode when VENisabove theprecision enable threshold, VINandVCCareabove their\nrespective UVLO level. The simplest way toenable theLMR23610 istoconnect theENpintoVIN pin.This\nallows selfstart-up when theinput voltage isintheoperating range 4Vto36V.SeeVCC, UVLO andEN/SYNC\nfordetails onsetting these operating levels.\nInactive mode, depending ontheload current, theLMR23610 isinoneofthree modes:\n1.Continuous conduction mode (CCM) with fixed switching frequency when load current isabove halfofthe\npeak-to-peak inductor current ripple.\n2.Discontinuous conduction mode (DCM) with fixed switching frequency when load current islower than halfof\nthepeak-to-peak inductor current ripple inCCM operation.\n3.Pulse frequency modulation mode (PFM) when switching frequency isdecreased atvery light load.\n7.4.3 CCM Mode\nCCM operation isemployed intheLMR23610 when theload current ishigher than half ofthepeak-to-peak\ninductor current. InCCM operation, thefrequency ofoperation isfixed, output voltage ripple isataminimum in\nthismode andthemaximum output current of1Acanbesupplied bytheLMR23610.\n7.4.4 Light Load Operation\nWhen theload current islower than halfofthepeak-to-peak inductor current inCCM, theLMR23610 operates in\ndiscontinuous conduction mode (DCM), also known asdiode emulation mode (DEM). InDCM, theLSswitch is\nturned offwhen theinductor current drops toIL_ZC(–40mAtypical). Both switching losses andconduction losses\narereduced inDCM, compared toforced-PWM operation atlight load.\nAteven lighter current loads, PFM isactivated tomaintain high efficiency operation. When either theminimum\nHSswitch ONtime (tON_MIN )ortheminimum peak inductor current IPEAK_MIN (300 mAtyp) isreached, the\nswitching frequency decreases tomaintain regulation. InPFM, switching frequency isdecreased bythecontrol\nloop when load current reduces tomaintain output voltage regulation. Switching loss isfurther reduced inPFM\noperation due toless frequent switching actions. The external clock synchronizing willnotbevalid when\nLMR23610 enters intoPFM mode.\nBOOT\nSWL\n22 \x1dHCBOOT\n0.47 \x1dF\nFBVINVIN 12 V\nPGNDCOUT\n68 \x1dFEN/\nSYNCCIN\n10 \x1dF\nVCC\nAGNDVOUT \n5 V/ 1 A\nCVCC\n2.2 \x1dFRFBT\n88.7 N\x9f\nRFBB\n22.1 N\x9fPAD CFF\n75 pF\n17LMR23610\nwww.ti.com SNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated(1) Inductance value iscalculated based onVIN=36V.\n(2) AlltheCOUTvalues areafter derating. Add more when using ceramic capacitors.\n(3) RFBT=0ΩforVOUT=1V.RFBB=22.1 kΩforallother VOUTsettings.\n(4) High ESR COUTgives enough phase boost andCFFnotneeded.8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nTheLMR23610 isastep down DC-to-DC regulator. Itistypically used toconvert ahigher DCvoltage toalower\nDCvoltage with amaximum output current of1A.The following design procedure can beused toselect\ncomponents fortheLMR23610. Alternately, theWEBENCH®software may beused togenerate complete\ndesigns. When generating adesign, theWEBENCH®software utilizes iterative design procedure andaccesses\ncomprehensive databases ofcomponents. See Custom Design With WEBENCH ®Tools and ti.com formore\ndetails.\n8.2 Typical Applications\nThe LMR23610 only requires afewexternal components toconvert from awide voltage range supply toafixed\noutput voltage. Figure 21shows abasic schematic.\nFigure 21.Application Circuit\nThe external components have tofulfill theneeds oftheapplication, butalso thestability criteria ofthedevice\'s\ncontrol loop. Table 1canbeused tosimplify theoutput filter component selection.\nTable 1.L,COUTandCFFTypical Values\nfSW(kHz) VOUT(V) L(µH)(1)COUT(µF)(2)CFF(pF) RFBT(kΩ)(3)\n400 3.3 15 82 100 51\n400 5 22 68 75 88.7\n400 12 47 33 See(4)243\n400 24 47 22 See(4)510\nOUT REF\nFBT FBB\nREFV V R R V\x10 u \n18LMR23610\nSNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated8.2.1 Design Requirements\nDetailed design procedure isdescribed based onadesign example. For this design example, use the\nparameters listed inTable 2astheinput parameters.\nTable 2.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage, VIN 12Vtypical, range from 8Vto28V\nOutput voltage, VOUT 5V\nMaximum output current IO_MAX 1A\nTransient response 0.1Ato1A 5%\nOutput voltage ripple 50mV\nInput voltage ripple 400mV\nSwitching Frequency fSW 400kHz\n8.2.2 Detailed Design Procedure\n8.2.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLMR23610 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n8.2.2.2 Output Voltage Setpoint\nThe output voltage ofLMR23610 isexternally adjustable using aresistor divider network. The divider network is\ncomprised oftopfeedback resistor RFBTandbottom feedback resistor RFBB.Equation 10isused todetermine the\noutput voltage:\n(10)\nChoose thevalue ofRFBBtobe22.1 kΩ.With thedesired output voltage setto5VandtheVREF=1V,theRFBB\nvalue canthen becalculated using Equation 10.Theformula yields toavalue 88.7 kΩ.\n8.2.2.3 Switching Frequency\nThedefault switching frequency oftheLMR23610 is400kHz. Forother switching frequency, thedevice must be\nsynchronized toanexternal clock, please refer toEN/SYNC formore details.\n\x0b \x0c2 2 \nOH OL\nOUT 22\nOUT OS OUTI I C L \nV V V\x10! u \n\x0e \x10 \n\x0b \x0cOH OL\nOUT\nSW US6 I ICf V u \x10 !u\n\x0b \x0c \x0b \x0cIND OUT L\nOUT_C\nSW OUT SW OUTK I iV8 f C 8 f Cu \'\'   u u u u\nOUT_ESR L IND OUTV i ESR K I ESR\'  \' u  u u\nIN_MAX OUT OUT\nMIN\nOUT IND IN_MAX SWV V VLI K V f\x10\n u u u \n\x0b \x0cOUT IN_MAX OUT\nL\nIN_MAX SWV V V\niV L fu \x10 \n\'  u u \n19LMR23610\nwww.ti.com SNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated8.2.2.4 Inductor Selection\nThe most critical parameters fortheinductor aretheinductance, saturation current and therated current. The\ninductance isbased onthedesired peak-to-peak ripple currentΔiL.Since theripple current increases with the\ninput voltage, themaximum input voltage isalways used tocalculate theminimum inductance LMIN.Use\nEquation 12tocalculate theminimum value oftheoutput inductor. KINDisacoefficient that represents the\namount ofinductor ripple current relative tothemaximum output current ofthedevice. Areasonable value of\nKINDshould be30% to50%. During aninstantaneous short orover current operation event, theRMS andpeak\ninductor current canbehigh. Theinductor current rating should behigher than thecurrent limit ofthedevice.\n(11)\n(12)\nIngeneral, itispreferable tochoose lower inductance inswitching power supplies, because itusually\ncorresponds tofaster transient response, smaller DCR, andreduced size formore compact designs. Buttoolow\nofaninductance cangenerate toolarge ofaninductor current ripple such thatover current protection atthefull\nload could befalsely triggered. Italso generates more conduction loss and inductor core loss. Larger inductor\ncurrent ripple also implies larger output voltage ripple with same output capacitors. With peak current mode\ncontrol, itisnotrecommended tohave toosmall ofaninductor current ripple. Alarger peak current ripple\nimproves thecomparator signal tonoise ratio.\nForthisdesign example, choose KIND=0.5,theminimum inductor value iscalculated tobe20.5 µH.Choose the\nnearest standard 22μHferrite inductor with acapability of2-ARMS current and2.5-A saturation current.\n8.2.2.5 Output Capacitor Selection\nChoose theoutput capacitor(s), COUT,with care because itdirectly affects thesteady-state output voltage ripple,\nloop stability andthevoltage over/undershoot during load current transients.\nThe output ripple isessentially composed oftwo parts. One iscaused bytheinductor current ripple going\nthrough theequivalent series resistance (ESR) oftheoutput capacitors:\n(13)\nTheother iscaused bytheinductor current ripple charging anddischarging theoutput capacitors:\n(14)\nThe twocomponents inthevoltage ripple arenotinphase, sotheactual peak-to-peak ripple issmaller than the\nsum oftwopeaks.\nOutput capacitance isusually limited bytransient performance specifications ifthesystem requires tight voltage\nregulation with presence oflarge current steps and fastslew rate. When afastlarge load increase happens,\noutput capacitors provide therequired charge before theinductor current canslew uptotheappropriate level.\nThe regulator ’scontrol loop usually needs sixormore clock cycles torespond totheoutput voltage droop. The\noutput capacitance must belarge enough tosupply thecurrent difference forsixclock cycles tomaintain the\noutput voltage within thespecified range. Equation 15shows theminimum output capacitance needed for\nspecified output undershoot. When asudden large load decrease happens, theoutput capacitors absorb energy\nstored intheinductor. which results inanoutput voltage overshoot. Equation 16calculates theminimum\ncapacitance required tokeep thevoltage overshoot within aspecified range.\n(15)\nwhere\n•KIND=Ripple ratio oftheinductor ripple current (ΔiL/IOUT)\nENT ENB\nIN_RISING ENH\nENBR R V V R\x0e u \nFF\nX FBT1C2 f R Su u\nX\nOUT OUT8.32fV C  u\n20LMR23610\nSNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated•IOL=Low level output current during load transient\n•IOH=High level output current during load transient\n•VUS=Target output voltage undershoot\n•VOS=Target output voltage overshoot (16)\nForthisdesign example, thetarget output ripple is50mV. Presuppose ΔVOUT_ESR =ΔVOUT_C =50mV, and\nchose KIND=0.5.Equation 13yields ESR nolarger than 100mΩandEquation 14yields COUTnosmaller than\n3.1μF.Forthetarget over/undershoot range ofthisdesign, VUS=VOS=5%×VOUT=250mV. TheCOUTcanbe\ncalculated tobenosmaller than 54μFand 8.5μFbyEquation 15and Equation 16respectively. Consider of\nderating, one82μF,16Vceramic capacitor with 5mΩESR isused.\n8.2.2.6 Feed-Forward Capacitor\nThe LMR23610 isinternally compensated. Depending ontheVOUTand frequency fSW,iftheoutput capacitor\nCOUTisdominated bylowESR (ceramic types) capacitors, itcould result inlowphase margin. Toimprove the\nphase boost anexternal feedforward capacitor CFFcanbeadded inparallel with RFBT.CFFischosen such that\nphase margin isboosted atthecrossover frequency without CFF.Asimple estimation forthecrossover frequency\n(fX)without CFFisshown inEquation 17,assuming COUThasvery small ESR, andCOUTvalue isafter derating.\n(17)\nThefollowing equation forCFFwas tested:\n(18)\nFordesigns with higher ESR, CFFisnotneeded when COUThas very high ESR and CFFcalculated from\nEquation 18should bereduced with medium ESR. Table 1canbeused asaquick starting point.\nFortheapplication inthisdesign example, a75pF,50V,COG capacitor isselected.\n8.2.2.7 Input Capacitor Selection\nThe LMR23610 device requires high frequency input decoupling capacitor(s) and abulk input capacitor,\ndepending ontheapplication. Thetypical recommended value forthehigh frequency decoupling capacitor is4.7\nμFto10μF.Ahigh-quality ceramic capacitor type X5R orX7R with sufficiency voltage rating isrecommended.\nTocompensate thederating ofceramic capacitors, avoltage rating oftwice themaximum input voltage is\nrecommended. Additionally, some bulk capacitance canberequired, especially iftheLMR23610 circuit isnot\nlocated within approximately 5cmfrom theinput voltage source. This capacitor isused toprovide damping tothe\nvoltage spike duetothelead inductance ofthecable orthetrace. Forthisdesign, two4.7μF,50V,X7R ceramic\ncapacitors areused. A0.1μFforhigh-frequency filtering andplace itasclose aspossible tothedevice pins.\n8.2.2.8 Bootstrap Capacitor Selection\nEvery LMR23610 design requires abootstrap capacitor (CBOOT).The recommended capacitor is0.47μFand\nrated 16Vorhigher. The bootstrap capacitor islocated between theSWpinandtheBOOT pin.The bootstrap\ncapacitor must beahigh-quality ceramic type with anX7R orX5R grade dielectric fortemperature stability.\n8.2.2.9 VCC Capacitor Selection\nThe VCC pinistheoutput ofaninternal LDO forLMR23610. Toinsure stability ofthedevice, place aminimum\nof2.2μF,16V,X7R capacitor from thispintoground.\n8.2.2.10 Undervoltage Lockout Setpoint\nThe system undervoltage lockout (UVLO) isadjusted using theexternal voltage divider network ofRENTand\nRENB.TheUVLO hastwothresholds, oneforpower upwhen theinput voltage isrising andoneforpower down\norbrownouts when theinput voltage isfalling. The following equation canbeused todetermine theVINUVLO\nlevel.\n(19)\n\x0b \x0cENT ENB\nIN_FALLING ENH EN_HYS\nENBR R V V VR\x0e \x10 u\nIN_RISING\nENT ENB\nENHV\nR 1 RV§ ·  \x10 u¨ ¸ ¨ ¸ © ¹ \n21LMR23610\nwww.ti.com SNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedThe ENrising threshold (VENH)forLMR23610 issettobe1.55 V(typical). Choose thevalue ofRENBtobe287\nkΩtominimize input current from thesupply. Ifthedesired VINUVLO level isat6V,then thevalue ofRENTcan\nbecalculated using theequation below:\n(20)\nThe above equation yields avalue of820 kΩ.The resulting falling UVLO threshold, equals 4.4V,can be\ncalculated bybelow equation, where ENhysteresis (VEN_HYS )is0.4V(typical).\n(21)\n22LMR23610\nSNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated8.2.3 Application Curves\nUnless otherwise specified thefollowing conditions apply: VIN=12V,fSW=400kHz, L=22µH,COUT=47µF×2,TA=25°C.\nVOUT=5V IOUT=1A fSW=400kHz\nFigure 22.CCM ModeVOUT=5V IOUT=0mA fSW=400kHz\nFigure 23.PFM Mode\nVIN=12V VOUT=5V IOUT=1A\nFigure 24.Start-Up byVINVIN=12V VOUT=5V IOUT=1A\nFigure 25.Start-Up byEN\nVIN=12V VOUT=5V\nIOUT=0.1Ato1A,100mA/μs\nFigure 26.Load TransientVIN=7Vto36V,2V/μs\nVOUT=5V IOUT=1A\nFigure 27.Line Transient\n23LMR23610\nwww.ti.com SNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedUnless otherwise specified thefollowing conditions apply: VIN=12V,fSW=400kHz, L=22µH,COUT=47µF×2,TA=25°C.\nVOUT=5V IOUT=1Atoshort\nFigure 28.Short ProtectionVOUT=5V IOUT=short to1A\nFigure 29.Short Recovery\n24LMR23610\nSNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated9Power Supply Recommendations\nThe LMR23610 isdesigned tooperate from aninput voltage supply range between 4Vand 36V.This input\nsupply must beable towithstand themaximum input current andmaintain astable voltage. Theresistance ofthe\ninput supply railshould belowenough thataninput current transient does notcause ahigh enough drop atthe\nLMR23610 supply voltage thatcancause afalse UVLO fault triggering andsystem reset. Iftheinput supply is\nlocated more than afewinches from theLMR23610, additional bulk capacitance may berequired inaddition to\ntheceramic input capacitors. The amount ofbulk capacitance isnotcritical, buta47-μFor100-μFelectrolytic\ncapacitor isatypical choice.\n10Layout\n10.1 Layout Guidelines\nLayout isacritical portion ofgood power supply design. The following guidelines willhelp users design aPCB\nwith thebest power conversion performance, thermal performance, andminimized generation ofunwanted EMI.\n1.The input bypass capacitor CINmust beplaced asclose aspossible totheVINandPGND pins. Grounding\nforboth theinput andoutput capacitors should consist oflocalized topside planes thatconnect tothePGND\npinandPAD.\n2.Place bypass capacitors forVCCclose totheVCC pinandground thebypass capacitor todevice ground.\n3.Minimize trace length totheFBpinnet.Both feedback resistors, RFBTandRFBBshould belocated close to\ntheFBpin.Place CFFdirectly inparallel with RFBT.IfVOUTaccuracy attheload isimportant, make sure VOUT\nsense ismade attheload. Route VOUTsense path away from noisy nodes andpreferably through alayer on\ntheother side ofashielded layer.\n4.Use ground plane inoneofthemiddle layers asnoise shielding andheat dissipation path.\n5.Have asingle point ground connection totheplane. The ground connections forthefeedback and enable\ncomponents should berouted totheground plane. This prevents anyswitched orload currents from flowing\nintheanalog ground traces. Ifnotproperly handled, poor grounding canresult indegraded load regulation or\nerratic output voltage ripple behavior.\n6.Make VIN,VOUTand ground busconnections aswide aspossible. This reduces anyvoltage drops onthe\ninput oroutput paths oftheconverter andmaximizes efficiency.\n7.Provide adequate device heat-sinking. Use anarray ofheat-sinking vias toconnect theexposed padtothe\nground plane onthebottom PCB layer. IfthePCB hasmultiple copper layers, these thermal vias canalso be\nconnected toinner layer heat-spreading ground planes. Ensure enough copper area isused forheat-sinking\ntokeep thejunction temperature below 125°C.\n10.1.1 Compact Layout forEMIReduction\nRadiated EMI isgenerated bythehigh di/dt components inpulsing currents inswitching converters. The larger\narea covered bythepath ofapulsing current, themore EMI isgenerated. High frequency ceramic bypass\ncapacitors attheinput side provide primary path forthehigh di/dt components ofthepulsing current. Placing\nceramic bypass capacitor(s) asclose aspossible totheVINandPGND pins isthekeytoEMI reduction.\nThe SWpinconnecting totheinductor should beasshort aspossible, and justwide enough tocarry theload\ncurrent without excessive heating. Short, thick traces orcopper pours (shapes) should beused forhigh current\nconduction path tominimize parasitic resistance. The output capacitors should beplaced close totheVOUTend\noftheinductor andclosely grounded toPGND pinandexposed PAD.\nThebypass capacitors onVCC should beplaced asclose aspossible tothepinandclosely grounded toPGND\nandtheexposed PAD.\n25LMR23610\nwww.ti.com SNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments IncorporatedLayout Guidelines (continued)\n10.1.2 Ground Plane andThermal Considerations\nItisrecommended touseoneofthemiddle layers asasolid ground plane. Ground plane provides shielding for\nsensitive circuits andtraces. Italso provides aquiet reference potential forthecontrol circuitry. The AGND and\nPGND pins should beconnected totheground plane using vias right next tothebypass capacitors. PGND pinis\nconnected tothesource oftheinternal LSswitch. They should beconnected directly tothegrounds oftheinput\nand output capacitors. The PGND netcontains noise atswitching frequency and may bounce due toload\nvariations. PGND trace, aswell asVINandSWtraces, should beconstrained tooneside oftheground plane.\nTheother side oftheground plane contains much less noise andshould beused forsensitive routes.\nItisrecommended toprovide adequate device heat sinking byutilizing thePAD oftheICastheprimary thermal\npath. Use aminimum 4by2array of12milthermal vias toconnect thePAD tothesystem ground plane heat\nsink. The vias should beevenly distributed under thePAD. Use asmuch copper aspossible, forsystem ground\nplane, onthetopand bottom layers forthebest heat dissipation. Use afour-layer board with thecopper\nthickness forthefour layers, starting from thetopof,2oz/1oz/1oz/2oz.Four layer boards with enough\ncopper thickness provides lowcurrent conduction impedance, proper shielding andlower thermal resistance.\nThe thermal characteristics oftheLMR23610 arespecified using theparameter RθJA,which characterize the\njunction temperature ofsilicon totheambient temperature inaspecific system. Although thevalue ofRθJAis\ndependent onmany variables, itstillcan beused toapproximate theoperating junction temperature ofthe\ndevice. Toobtain anestimate ofthedevice junction temperature, onemay usethefollowing relationship:\nTJ=PD×RθJA+TA\nwhere\n•TJ=Junction temperature in°C\n•PD=VIN×IIN×(1–Efficiency) –1.1×IOUT2×DCR inWatt\n•DCR =Inductor DCparasitic resistance inΩ\n•RθJA=Junction toambient thermal resistance ofthedevice in°C/W\n•TA=Ambient temperature in°C (22)\nThe maximum operating junction temperature oftheLMR23610 is125°C.RθJAishighly related toPCB size and\nlayout, aswellasenvironmental factors such asheat sinking andairflow.\n10.1.3 Feedback Resistors\nToreduce noise sensitivity oftheoutput voltage feedback path, itisimportant toplace theresistor divider and\nCFFclose totheFBpin,rather than close totheload. TheFBpinistheinput totheerror amplifier, soitisahigh\nimpedance node andvery sensitive tonoise. Placing theresistor divider andCFFcloser totheFBpinreduces the\ntrace length ofFBsignal and reduces noise coupling. The output node isalowimpedance node, sothetrace\nfrom VOUTtotheresistor divider canbelong ifshort path isnotavailable.\nIfvoltage accuracy attheload isimportant, make sure voltage sense ismade attheload. Doing sowillcorrect\nforvoltage drops along thetraces andprovide thebest output accuracy. Thevoltage sense trace from theload to\nthefeedback resistor divider should berouted away from theSW node path and theinductor toavoid\ncontaminating thefeedback signal with switch noise, while also minimizing thetrace length. This ismost\nimportant when high value resistors areused tosettheoutput voltage. Itisrecommended toroute thevoltage\nsense trace and place theresistor divider onadifferent layer than theinductor and SWnode path, such that\nthere isaground plane inbetween thefeedback trace and inductor/SW node polygon. This provides further\nshielding forthevoltage feedback path from EMI noises.\nEN/\nSYNCAGNDVINPGNDSW\nBOOT\nVCC\nFB   UVLO Adjust ResistorInput Bypass \nCapacitorOutput Bypass \nCapacitor\nBOOT Capacitor\nThermal VIA\nVIA (Connect to GND Plane)Output Inductor\nOutput Voltage Set \nResistor\n VCC\nCapacitor\n26LMR23610\nSNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018 www.ti.com\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated10.2 Layout Example\nFigure 30.LMR23610 Layout\n27LMR23610\nwww.ti.com SNVSAH4C –DECEMBER 2015 –REVISED FEBRUARY 2018\nProduct Folder Links: LMR23610Submit Documentation Feedback Copyright ©2015 –2018, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLMR23610 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n11.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nPowerPAD, E2E aretrademarks ofTexas Instruments.\nWEBENCH, SIMPLE SWITCHER areregistered trademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMR23610ADDA ACTIVE SO PowerPAD DDA 875RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 F10A\nLMR23610ADDAR ACTIVE SO PowerPAD DDA 82500RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 F10A\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \n OTHER QUALIFIED VERSIONS OF LMR23610 :\n•Automotive: LMR23610-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMR23610ADDAR SO\nPower \nPADDDA 82500 330.0 12.8 6.45.22.18.012.0 Q1PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMR23610ADDAR SO PowerPAD DDA 82500 366.0 364.0 50.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nLMR23610ADDA DDA HSOIC 8 75 517 7.87 635 4.25PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\n\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMR23610ADDAR

**Manufacturer:** Texas Instruments  
**Product Code:** LMR23610ADDAR  
**Description:** The LMR23610 is a SIMPLE SWITCHER® synchronous step-down DC-DC converter designed to efficiently convert a higher DC voltage to a lower DC voltage. It is capable of delivering up to 1A of continuous output current and operates over a wide input voltage range.

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 4V to 36V
  - Output Voltage (VOUT): 1V to 28V
- **Current Ratings:**
  - Continuous Output Current (IOUT): 1A
- **Power Consumption:**
  - Quiescent Current: 75 µA (at no load)
  - Shutdown Current: 2 µA
- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C
- **Package Type:**
  - 8-Pin HSOIC with PowerPAD™
- **Special Features:**
  - Integrated synchronous rectification
  - Current mode control
  - Minimum switch-on time: 60 ns
  - 400 kHz switching frequency with PFM mode
  - Frequency synchronization to an external clock (200 kHz to 2.2 MHz)
  - Internal compensation for ease of use
  - Soft start into a pre-biased load
  - Output short-circuit protection with hiccup mode
  - Thermal protection
- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

#### Description:
The LMR23610 is a synchronous step-down (buck) regulator that efficiently converts a higher input voltage to a lower output voltage while providing a maximum output current of 1A. It features integrated high-side and low-side MOSFETs, which enhance efficiency by reducing conduction losses. The device employs peak current mode control, which simplifies the control loop design and provides cycle-by-cycle current limiting.

#### Typical Applications:
- **Factory and Building Automation Systems:** Used in PLC CPUs, HVAC control, and elevator control systems.
- **Telecommunications:** Suitable for GSM and GPRS modules in fleet management, smart grids, and security applications.
- **General Purpose Power Regulation:** Ideal for applications requiring wide input voltage regulation from unregulated sources.

The LMR23610 is particularly well-suited for battery-powered systems due to its low quiescent current and shutdown current, which help prolong battery life. Its internal compensation and minimal external component requirements make it a user-friendly choice for power management applications.