Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon May  4 17:34:03 2020
| Host         : parallels-Parallels-Virtual-Platform running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -file ultra96v2_wrapper_utilization_placed.rpt -pb ultra96v2_wrapper_utilization_placed.pb
| Design       : ultra96v2_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 6747 |     0 |     70560 |  9.56 |
|   LUT as Logic             | 6161 |     0 |     70560 |  8.73 |
|   LUT as Memory            |  586 |     0 |     28800 |  2.03 |
|     LUT as Distributed RAM |  256 |     0 |           |       |
|     LUT as Shift Register  |  330 |     0 |           |       |
| CLB Registers              | 7343 |     0 |    141120 |  5.20 |
|   Register as Flip Flop    | 7343 |     0 |    141120 |  5.20 |
|   Register as Latch        |    0 |     0 |    141120 |  0.00 |
| CARRY8                     |   46 |     0 |      8820 |  0.52 |
| F7 Muxes                   |  218 |     0 |     35280 |  0.62 |
| F8 Muxes                   |  108 |     0 |     17640 |  0.61 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 172   |          Yes |           - |          Set |
| 451   |          Yes |           - |        Reset |
| 149   |          Yes |         Set |            - |
| 6571  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1477 |     0 |      8820 | 16.75 |
|   CLBL                                     |  978 |     0 |           |       |
|   CLBM                                     |  499 |     0 |           |       |
| LUT as Logic                               | 6161 |     0 |     70560 |  8.73 |
|   using O5 output only                     |  173 |       |           |       |
|   using O6 output only                     | 4681 |       |           |       |
|   using O5 and O6                          | 1307 |       |           |       |
| LUT as Memory                              |  586 |     0 |     28800 |  2.03 |
|   LUT as Distributed RAM                   |  256 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |  256 |       |           |       |
|   LUT as Shift Register                    |  330 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  168 |       |           |       |
|     using O5 and O6                        |  162 |       |           |       |
| CLB Registers                              | 7343 |     0 |    141120 |  5.20 |
|   Register driven from within the CLB      | 3898 |       |           |       |
|   Register driven from outside the CLB     | 3445 |       |           |       |
|     LUT in front of the register is unused | 2223 |       |           |       |
|     LUT in front of the register is used   | 1222 |       |           |       |
| Unique Control Sets                        |  419 |       |     17640 |  2.38 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 198.5 |     0 |       216 | 91.90 |
|   RAMB36/FIFO*    |   198 |     0 |       216 | 91.67 |
|     RAMB36E2 only |   198 |       |           |       |
|   RAMB18          |     1 |     0 |       432 |  0.23 |
|     RAMB18E2 only |     1 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   19 |    19 |        82 | 23.17 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    8 |     8 |        12 | 66.67 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    7 |       |           |       |
| HDIOB_S          |   10 |    10 |        12 | 83.33 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    9 |       |           |       |
| HPIOB_SNGL       |    1 |     1 |         6 | 16.67 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       196 |  1.02 |
|   BUFGCE             |    1 |     0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6571 |            Register |
| LUT6     | 2721 |                 CLB |
| LUT5     | 1601 |                 CLB |
| LUT3     | 1158 |                 CLB |
| LUT4     | 1050 |                 CLB |
| LUT2     |  714 |                 CLB |
| FDCE     |  451 |            Register |
| RAMD32   |  448 |                 CLB |
| SRL16E   |  306 |                 CLB |
| LUT1     |  224 |                 CLB |
| MUXF7    |  218 |                 CLB |
| RAMB36E2 |  198 |           Block Ram |
| SRLC32E  |  184 |                 CLB |
| FDPE     |  172 |            Register |
| FDSE     |  149 |            Register |
| MUXF8    |  108 |                 CLB |
| RAMS32   |   64 |                 CLB |
| CARRY8   |   46 |                 CLB |
| INBUF    |   17 |                 I/O |
| IBUFCTRL |   17 |              Others |
| OBUFT    |   16 |                 I/O |
| SRLC16E  |    2 |                 CLB |
| OBUF     |    2 |                 I/O |
| RAMB18E2 |    1 |           Block Ram |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
| BUFGCE   |    1 |               Clock |
| BSCANE2  |    1 |       Configuration |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| ultra96v2_0_zynq_ultra_ps_e_0_0 |    1 |
| ultra96v2_0_xbar_0              |    1 |
| ultra96v2_0_rst_ps8_0_100M_0    |    1 |
| ultra96v2_0_blk_mem_gen_0_0     |    1 |
| ultra96v2_0_axi_uart16550_0_0   |    1 |
| ultra96v2_0_axi_gpio_1_0        |    1 |
| ultra96v2_0_axi_gpio_0_0        |    1 |
| ultra96v2_0_axi_bram_ctrl_0_0   |    1 |
| ultra96v2_0_auto_pc_2           |    1 |
| ultra96v2_0_auto_pc_1           |    1 |
| ultra96v2_0_auto_pc_0           |    1 |
| ultra96v2_0_auto_ds_3           |    1 |
| ultra96v2_0_auto_ds_2           |    1 |
| ultra96v2_0_auto_ds_1           |    1 |
| ultra96v2_0_auto_ds_0           |    1 |
| ila_0                           |    1 |
| dds_compiler_0                  |    1 |
| dbg_hub                         |    1 |
+---------------------------------+------+


