{
  "Top": "my_module",
  "RtlTop": "my_module",
  "RtlPrefix": "",
  "SourceLanguage": "systemc",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "csg324",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "0",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "my_module",
    "Version": "1.0",
    "DisplayName": "My_module",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "SCSource": ["..\/..\/Q1\/my_module.cpp"],
    "Vhdl": [
      "impl\/vhdl\/my_module_do_action.vhd",
      "impl\/vhdl\/my_module_sdiv_12bkb.vhd",
      "impl\/vhdl\/my_module.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/my_module_do_action.v",
      "impl\/verilog\/my_module_sdiv_12bkb.v",
      "impl\/verilog\/my_module.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": ""
    },
    "e": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "null",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "reset": {
      "type": "reset",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "s": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "null",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "clk": {
      "dir": "in",
      "width": "1"
    },
    "reset": {
      "dir": "in",
      "width": "1"
    },
    "e_dout": {
      "dir": "in",
      "width": "32"
    },
    "e_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "e_read": {
      "dir": "out",
      "width": "1"
    },
    "s_din": {
      "dir": "out",
      "width": "32"
    },
    "s_full_n": {
      "dir": "in",
      "width": "1"
    },
    "s_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "e": {
      "interfaceRef": "e",
      "dir": "in"
    },
    "s": {
      "interfaceRef": "s",
      "dir": "out",
      "firstOutLatency": "18"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "my_module",
      "Instances": [{
          "ModuleName": "my_module_do_action",
          "InstanceName": "grp_my_module_do_action_fu_56"
        }]
    },
    "Metrics": {
      "my_module_do_action": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "19",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.470"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "inf",
            "Latency": "18",
            "PipelineII": "",
            "PipelineDepth": "18"
          }],
        "Area": {
          "DSP48E": "3",
          "FF": "508",
          "LUT": "448",
          "BRAM_18K": "0"
        }
      },
      "my_module": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "10",
          "LatencyWorst": "20",
          "PipelineIIMin": "1",
          "PipelineIIMax": "21",
          "PipelineII": "1 ~ 21",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.470"
        },
        "Area": {
          "DSP48E": "3",
          "FF": "508",
          "LUT": "448",
          "BRAM_18K": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-11-13 17:29:19 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
