// Seed: 72228502
module module_0 (
    output tri0 id_0
);
  wire id_3, id_4, id_5, id_6;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_3,
      id_4,
      id_6,
      id_5,
      id_6,
      id_4,
      id_3
  );
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1,
    output wor   id_2,
    input  uwire id_3,
    input  tri   id_4,
    output wand  id_5
);
  wire id_7, id_8;
  assign id_0 = -1;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_13 = -1;
  uwire id_14 = 1;
endmodule
