// Seed: 763544033
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    inout wand id_2,
    input tri id_3,
    input wor id_4,
    output supply1 id_5,
    input tri id_6,
    output supply1 id_7,
    output tri0 id_8,
    input wand id_9
);
  wire id_11, id_12, id_13;
  assign id_2 = id_6 ** 1;
  always if (id_4);
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_11,
      id_13
  );
  initial begin : LABEL_0
    @(negedge id_3);
  end
endmodule
