EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# AD746_8pins_2opAmps
#
DEF AD746_8pins_2opAmps U 0 5 Y Y 3 L N
F0 "U" 0 200 50 H V L CNN
F1 "AD746_8pins_2opAmps" 0 -200 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "X" 0 200 50 H I L CNN "Spice_Primitive"
F5 "AD746_8pins_2opAmps*@MultiPartOpAmps.lib" 0 200 50 H I L CNN "Spice_Model"
F6 "Y" 0 200 50 H I L CNN "Spice_Netlist_Enabled"
$FPLIST
 SOIC*3.9x4.9mm*P1.27mm*
 DIP*W7.62mm*
 TO*99*
 OnSemi*Micro8*
 TSSOP*3x3mm*P0.65mm*
 TSSOP*4.4x3mm*P0.65mm*
 MSOP*3x3mm*P0.65mm*
 SSOP*3.9x4.9mm*P0.635mm*
 LFCSP*2x2mm*P0.5mm*
 *SIP*
 SOIC*5.3x6.2mm*P1.27mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 2 1 10 -200 200 200 0 -200 -200 -200 200 f
X ~ 1 300 0 100 L 50 50 1 1 O
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X + 5 -300 100 100 R 50 50 2 1 I
X - 6 -300 -100 100 R 50 50 2 1 I
X ~ 7 300 0 100 L 50 50 2 1 O
X V- 4 -100 300 150 D 50 50 3 1 W
X V+ 8 -100 -300 150 U 50 50 3 1 W
ENDDRAW
ENDDEF
#
# AD8031_5pins
#
DEF AD8031_5pins U 0 5 Y Y 1 F N
F0 "U" 0 200 50 H V L CNN
F1 "AD8031_5pins" 0 -200 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "X" 0 200 50 H I L CNN "Spice_Primitive"
F5 "AD8031*@ADI.lib" 0 200 50 H I L CNN "Spice_Model"
F6 "Y" 0 200 50 H I L CNN "Spice_Netlist_Enabled"
F7 "3 4 5 2 1" 0 200 50 H I L CNN "Spice_Node_Sequence"
$FPLIST
 TO*99*
 *SOT*5*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
X ~ 1 300 0 100 L 50 50 1 1 O
X V- 2 0 -200 100 U 50 30 1 1 W
X + 3 -300 100 100 R 50 50 1 1 I
X - 4 -300 -100 100 R 50 50 1 1 I
X V+ 5 0 200 100 D 50 30 1 1 W
ENDDRAW
ENDDEF
#
# AD8033_8pins_1opAmp
#
DEF AD8033_8pins_1opAmp U 0 5 Y Y 1 F N
F0 "U" 0 200 50 H V L CNN
F1 "AD8033_8pins_1opAmp" 0 -200 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "X" 0 200 50 H I L CNN "Spice_Primitive"
F5 "AD8033*@ADI.lib" 0 200 50 H I L CNN "Spice_Model"
F6 "Y" 0 200 50 H I L CNN "Spice_Netlist_Enabled"
F7 "3 2 7 4 6" 0 200 50 H I L CNN "Spice_Node_Sequence"
$FPLIST
 SOIC*3.9x4.9mm*P1.27mm*
 DIP*W7.62mm*
 TO*99*
 OnSemi*Micro8*
 TSSOP*3x3mm*P0.65mm*
 TSSOP*4.4x3mm*P0.65mm*
 MSOP*3x3mm*P0.65mm*
 SSOP*3.9x4.9mm*P0.635mm*
 LFCSP*2x2mm*P0.5mm*
 *SIP*
 SOIC*5.3x6.2mm*P1.27mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X V- 4 0 -200 100 U 50 30 1 1 W
X ~ 6 300 0 100 L 50 50 1 1 O
X V+ 7 0 200 100 D 50 30 1 1 W
ENDDRAW
ENDDEF
#
# AD8034_8pins_2opAmps
#
DEF AD8034_8pins_2opAmps U 0 5 Y Y 3 L N
F0 "U" 0 200 50 H V L CNN
F1 "AD8034_8pins_2opAmps" 0 -200 50 H I L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "X" 0 200 50 H I L CNN "Spice_Primitive"
F5 "AD8034_8pins_2opAmps*@MultiPartOpAmps.lib" 0 200 50 H I L CNN "Spice_Model"
F6 "Y" 0 200 50 H I L CNN "Spice_Netlist_Enabled"
$FPLIST
 SOIC*3.9x4.9mm*P1.27mm*
 DIP*W7.62mm*
 TO*99*
 OnSemi*Micro8*
 TSSOP*3x3mm*P0.65mm*
 TSSOP*4.4x3mm*P0.65mm*
 MSOP*3x3mm*P0.65mm*
 SSOP*3.9x4.9mm*P0.635mm*
 LFCSP*2x2mm*P0.5mm*
 *SIP*
 SOIC*5.3x6.2mm*P1.27mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 2 1 10 -200 200 200 0 -200 -200 -200 200 f
X ~ 1 300 0 100 L 50 50 1 1 O
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X + 5 -300 100 100 R 50 50 2 1 I
X - 6 -300 -100 100 R 50 50 2 1 I
X ~ 7 300 0 100 L 50 50 2 1 O
X V- 4 -100 -300 150 U 50 50 3 1 W
X V+ 8 -100 300 150 D 50 50 3 1 W
ENDDRAW
ENDDEF
#
# AD8091_8pins_1opAmp
#
DEF AD8091_8pins_1opAmp U 0 5 Y Y 1 F N
F0 "U" 0 200 50 H V L CNN
F1 "AD8091_8pins_1opAmp" 0 -200 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "X" 0 200 50 H I L CNN "Spice_Primitive"
F5 "AD8091*@ADI.lib" 0 200 50 H I L CNN "Spice_Model"
F6 "Y" 0 200 50 H I L CNN "Spice_Netlist_Enabled"
F7 "3 2 7 4 6" 0 200 50 H I L CNN "Spice_Node_Sequence"
$FPLIST
 SOIC*3.9x4.9mm*P1.27mm*
 DIP*W7.62mm*
 TO*99*
 OnSemi*Micro8*
 TSSOP*3x3mm*P0.65mm*
 TSSOP*4.4x3mm*P0.65mm*
 MSOP*3x3mm*P0.65mm*
 SSOP*3.9x4.9mm*P0.635mm*
 LFCSP*2x2mm*P0.5mm*
 *SIP*
 SOIC*5.3x6.2mm*P1.27mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X V- 4 0 -200 100 U 50 30 1 1 W
X ~ 6 300 0 100 L 50 50 1 1 O
X V+ 7 0 200 100 D 50 30 1 1 W
ENDDRAW
ENDDEF
#
# AD8092_8pins_2opAmps
#
DEF AD8092_8pins_2opAmps U 0 5 Y Y 3 L N
F0 "U" 0 200 50 H V L CNN
F1 "AD8092_8pins_2opAmps" 0 -200 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "X" 0 200 50 H I L CNN "Spice_Primitive"
F5 "AD8092_8pins_2opAmps*@MultiPartOpAmps.lib" 0 200 50 H I L CNN "Spice_Model"
F6 "Y" 0 200 50 H I L CNN "Spice_Netlist_Enabled"
$FPLIST
 SOIC*3.9x4.9mm*P1.27mm*
 DIP*W7.62mm*
 TO*99*
 OnSemi*Micro8*
 TSSOP*3x3mm*P0.65mm*
 TSSOP*4.4x3mm*P0.65mm*
 MSOP*3x3mm*P0.65mm*
 SSOP*3.9x4.9mm*P0.635mm*
 LFCSP*2x2mm*P0.5mm*
 *SIP*
 SOIC*5.3x6.2mm*P1.27mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 2 1 10 -200 200 200 0 -200 -200 -200 200 f
X ~ 1 300 0 100 L 50 50 1 1 O
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X + 5 -300 100 100 R 50 50 2 1 I
X - 6 -300 -100 100 R 50 50 2 1 I
X ~ 7 300 0 100 L 50 50 2 1 O
X V- 4 -100 300 150 D 50 50 3 1 W
X V+ 8 -100 -300 150 U 50 50 3 1 W
ENDDRAW
ENDDEF
#
# AD811_8pins_1opAmp
#
DEF AD811_8pins_1opAmp U 0 5 Y Y 1 F N
F0 "U" 0 200 50 H V L CNN
F1 "AD811_8pins_1opAmp" 0 -200 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "X" 0 200 50 H I L CNN "Spice_Primitive"
F5 "AD811*@ADI.lib" 0 200 50 H I L CNN "Spice_Model"
F6 "Y" 0 200 50 H I L CNN "Spice_Netlist_Enabled"
F7 "3 2 7 4 6" 0 200 50 H I L CNN "Spice_Node_Sequence"
$FPLIST
 SOIC*3.9x4.9mm*P1.27mm*
 DIP*W7.62mm*
 TO*99*
 OnSemi*Micro8*
 TSSOP*3x3mm*P0.65mm*
 TSSOP*4.4x3mm*P0.65mm*
 MSOP*3x3mm*P0.65mm*
 SSOP*3.9x4.9mm*P0.635mm*
 LFCSP*2x2mm*P0.5mm*
 *SIP*
 SOIC*5.3x6.2mm*P1.27mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X V- 4 0 -200 100 U 50 30 1 1 W
X ~ 6 300 0 100 L 50 50 1 1 O
X V+ 7 0 200 100 D 50 30 1 1 W
ENDDRAW
ENDDEF
#
# DualOpAmp_8pins
#
DEF DualOpAmp_8pins U 0 5 Y Y 3 L N
F0 "U" 0 200 50 H I L CNN
F1 "DualOpAmp_8pins" 0 -200 50 H I L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "X" 0 200 50 H I L CNN "Spice_Primitive"
F5 "DualOpAmp_8pins" 0 200 50 H I L CNN "Spice_Model"
F6 "Y" 0 200 50 H I L CNN "Spice_Netlist_Enabled"
F7 "3 2 8 4 1" 0 200 50 H I L CNN "Spice_Node_Sequence"
$FPLIST
 SOIC*3.9x4.9mm*P1.27mm*
 DIP*W7.62mm*
 TO*99*
 OnSemi*Micro8*
 TSSOP*3x3mm*P0.65mm*
 TSSOP*4.4x3mm*P0.65mm*
 MSOP*3x3mm*P0.65mm*
 SSOP*3.9x4.9mm*P0.635mm*
 LFCSP*2x2mm*P0.5mm*
 *SIP*
 SOIC*5.3x6.2mm*P1.27mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 2 1 10 -200 200 200 0 -200 -200 -200 200 f
X ~ 1 300 0 100 L 50 50 1 1 O
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X + 5 -300 100 100 R 50 50 2 1 I
X - 6 -300 -100 100 R 50 50 2 1 I
X ~ 7 300 0 100 L 50 50 2 1 O
X V- 4 -100 -300 150 U 50 50 3 1 W
X V+ 8 -100 300 150 D 50 50 3 1 W
ENDDRAW
ENDDEF
#
# OP2990_8pins_2opAmps
#
DEF OP2990_8pins_2opAmps U 0 5 Y Y 3 L N
F0 "U" 0 200 50 H V L CNN
F1 "OP2990_8pins_2opAmps" 0 -200 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "X" 0 200 50 H I L CNN "Spice_Primitive"
F5 "OP2990_8pins_2opAmps*@MultiPartOpAmps.lib" 0 200 50 H I L CNN "Spice_Model"
F6 "Y" 0 200 50 H I L CNN "Spice_Netlist_Enabled"
$FPLIST
 SOIC*3.9x4.9mm*P1.27mm*
 DIP*W7.62mm*
 TO*99*
 OnSemi*Micro8*
 TSSOP*3x3mm*P0.65mm*
 TSSOP*4.4x3mm*P0.65mm*
 MSOP*3x3mm*P0.65mm*
 SSOP*3.9x4.9mm*P0.635mm*
 LFCSP*2x2mm*P0.5mm*
 *SIP*
 SOIC*5.3x6.2mm*P1.27mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 2 1 10 -200 200 200 0 -200 -200 -200 200 f
X ~ 1 300 0 100 L 50 50 1 1 O
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X + 5 -300 100 100 R 50 50 2 1 I
X - 6 -300 -100 100 R 50 50 2 1 I
X ~ 7 300 0 100 L 50 50 2 1 O
X V- 4 -100 300 150 D 50 50 3 1 W
X V+ 8 -100 -300 150 U 50 50 3 1 W
ENDDRAW
ENDDEF
#
# OPA637E_8pins_1opAmp
#
DEF OPA637E_8pins_1opAmp U 0 5 Y Y 1 F N
F0 "U" 0 200 50 H V L CNN
F1 "OPA637E_8pins_1opAmp" 0 -200 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "X" 0 200 50 H I L CNN "Spice_Primitive"
F5 "OPA637E*@OpAmp_BB.lib" 0 200 50 H I L CNN "Spice_Model"
F6 "Y" 0 200 50 H I L CNN "Spice_Netlist_Enabled"
F7 "3 2 7 4 6" 0 200 50 H I L CNN "Spice_Node_Sequence"
$FPLIST
 SOIC*3.9x4.9mm*P1.27mm*
 DIP*W7.62mm*
 TO*99*
 OnSemi*Micro8*
 TSSOP*3x3mm*P0.65mm*
 TSSOP*4.4x3mm*P0.65mm*
 MSOP*3x3mm*P0.65mm*
 SSOP*3.9x4.9mm*P0.635mm*
 LFCSP*2x2mm*P0.5mm*
 *SIP*
 SOIC*5.3x6.2mm*P1.27mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X V- 4 0 -200 100 U 50 30 1 1 W
X ~ 6 300 0 100 L 50 50 1 1 O
X V+ 7 0 200 100 D 50 30 1 1 W
ENDDRAW
ENDDEF
#
# QuadOpAmp_14pins
#
DEF QuadOpAmp_14pins U 0 5 Y Y 5 L N
F0 "U" 0 200 50 H V L CNN
F1 "QuadOpAmp_14pins" 0 -200 50 H V L CNN
F2 "" -50 100 50 H I C CNN
F3 "" 50 200 50 H I C CNN
F4 "X" 0 200 50 H V L CNN "Spice_Primitive"
F5 "QuadOpAmp_14pins" 0 200 50 H V L CNN "Spice_Model"
F6 "Y" 0 200 50 H V L CNN "Spice_Netlist_Enabled"
$FPLIST
 SOIC*3.9x8.7mm*P1.27mm*
 DIP*W7.62mm*
 TSSOP*4.4x5mm*P0.65mm*
 SSOP*5.3x6.2mm*P0.65mm*
 MSOP*3x3mm*P0.5mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 2 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 3 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 4 1 10 -200 200 200 0 -200 -200 -200 200 f
X ~ 1 300 0 100 L 50 50 1 1 O
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X + 5 -300 100 100 R 50 50 2 1 I
X - 6 -300 -100 100 R 50 50 2 1 I
X ~ 7 300 0 100 L 50 50 2 1 O
X + 10 -300 100 100 R 50 50 3 1 I
X ~ 8 300 0 100 L 50 50 3 1 O
X - 9 -300 -100 100 R 50 50 3 1 I
X + 12 -300 100 100 R 50 50 4 1 I
X - 13 -300 -100 100 R 50 50 4 1 I
X ~ 14 300 0 100 L 50 50 4 1 O
X V- 11 -100 -300 150 U 50 50 5 1 W
X V+ 4 -100 300 150 D 50 50 5 1 W
ENDDRAW
ENDDEF
#
# SimpleOpAmp_5pins
#
DEF SimpleOpAmp_5pins U 0 5 Y Y 1 F N
F0 "U" 0 200 50 H I L CNN
F1 "SimpleOpAmp_5pins" 0 -200 50 H I L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "X" 0 200 50 H I L CNN "Spice_Primitive"
F5 "Y" 0 200 50 H I L CNN "Spice_Netlist_Enabled"
F6 "3 4 5 2 1" 0 200 50 H I L CNN "Spice_Node_Sequence"
$FPLIST
 TO*99*
 *SOT*5*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
X ~ 1 300 0 100 L 50 50 1 1 O
X V- 2 0 -200 100 U 50 30 1 1 W
X + 3 -300 100 100 R 50 50 1 1 I
X - 4 -300 -100 100 R 50 50 1 1 I
X V+ 5 0 200 100 D 50 30 1 1 W
ENDDRAW
ENDDEF
#
# SimpleOpAmp_8pins
#
DEF SimpleOpAmp_8pins U 0 5 Y Y 1 F N
F0 "U" 0 200 50 H I L CNN
F1 "SimpleOpAmp_8pins" 0 -200 50 H I L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "X" 0 200 50 H I L CNN "Spice_Primitive"
F5 "Y" 0 200 50 H I L CNN "Spice_Netlist_Enabled"
F6 "3 2 7 4 6" 0 200 50 H I L CNN "Spice_Node_Sequence"
$FPLIST
 SOIC*3.9x4.9mm*P1.27mm*
 DIP*W7.62mm*
 TO*99*
 OnSemi*Micro8*
 TSSOP*3x3mm*P0.65mm*
 TSSOP*4.4x3mm*P0.65mm*
 MSOP*3x3mm*P0.65mm*
 SSOP*3.9x4.9mm*P0.635mm*
 LFCSP*2x2mm*P0.5mm*
 *SIP*
 SOIC*5.3x6.2mm*P1.27mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X V- 4 0 -200 100 U 50 30 1 1 W
X ~ 6 300 0 100 L 50 50 1 1 O
X V+ 7 0 200 100 D 50 30 1 1 W
ENDDRAW
ENDDEF
#
# QuadOpAmp_14pins
# AD8040_14pins_4opAmps Component Name
# 
DEF AD8040_14pins_4opAmps U 0 5 Y Y 5 L N
F0 "U" 0 200 50 H V L CNN
F1 "AD8040_14pins_4opAmps" 0 -200 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "X" 0 200 50 H I L CNN "Spice_Primitive"
F5 "AD8040_14pins_4opAmps*@MultiPartOpAmps.lib" 0 200 50 H I L CNN "Spice_Model"
F6 "Y" 0 200 50 H I L CNN "Spice_Netlist_Enabled"
F7 "" 0 200 50 H I L CNN "Spice_Node_Sequence"
$FPLIST
 SOIC*3.9x8.7mm*P1.27mm*
 DIP*W7.62mm*
 TSSOP*4.4x5mm*P0.65mm*
 SSOP*5.3x6.2mm*P0.65mm*
 MSOP*3x3mm*P0.5mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 2 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 3 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 4 1 10 -200 200 200 0 -200 -200 -200 200 f
X ~ 1 300 0 100 L 50 50 1 1 O
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X + 5 -300 100 100 R 50 50 2 1 I
X - 6 -300 -100 100 R 50 50 2 1 I
X ~ 7 300 0 100 L 50 50 2 1 O
X + 10 -300 100 100 R 50 50 3 1 I
X ~ 8 300 0 100 L 50 50 3 1 O
X - 9 -300 -100 100 R 50 50 3 1 I
X + 12 -300 100 100 R 50 50 4 1 I
X - 13 -300 -100 100 R 50 50 4 1 I
X ~ 14 300 0 100 L 50 50 4 1 O
X V- 11 -100 -300 150 U 50 50 5 1 W
X V+ 4 -100 300 150 D 50 50 5 1 W
ENDDRAW
ENDDEF
# QuadOpAmp_14pins
# LF347_14pins_4opAmps Component Name
# 
DEF LF347_14pins_4opAmps U 0 5 Y Y 5 L N
F0 "U" 0 200 50 H V L CNN
F1 "LF347_14pins_4opAmps" 0 -200 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "X" 0 200 50 H I L CNN "Spice_Primitive"
F5 "LF347_14pins_4opAmps*@MultiPartOpAmps.lib" 0 200 50 H I L CNN "Spice_Model"
F6 "Y" 0 200 50 H I L CNN "Spice_Netlist_Enabled"
F7 "" 0 200 50 H I L CNN "Spice_Node_Sequence"
$FPLIST
 SOIC*3.9x8.7mm*P1.27mm*
 DIP*W7.62mm*
 TSSOP*4.4x5mm*P0.65mm*
 SSOP*5.3x6.2mm*P0.65mm*
 MSOP*3x3mm*P0.5mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 2 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 3 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 4 1 10 -200 200 200 0 -200 -200 -200 200 f
X ~ 1 300 0 100 L 50 50 1 1 O
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X + 5 -300 100 100 R 50 50 2 1 I
X - 6 -300 -100 100 R 50 50 2 1 I
X ~ 7 300 0 100 L 50 50 2 1 O
X + 10 -300 100 100 R 50 50 3 1 I
X ~ 8 300 0 100 L 50 50 3 1 O
X - 9 -300 -100 100 R 50 50 3 1 I
X + 12 -300 100 100 R 50 50 4 1 I
X - 13 -300 -100 100 R 50 50 4 1 I
X ~ 14 300 0 100 L 50 50 4 1 O
X V- 11 -100 -300 150 U 50 50 5 1 W
X V+ 4 -100 300 150 D 50 50 5 1 W
ENDDRAW
ENDDEF
# QuadOpAmp_14pins
# TLC27L4-102_14pins_4opAmps Component Name
# 
DEF TLC27L4-102_14pins_4opAmps U 0 5 Y Y 5 L N
F0 "U" 0 200 50 H V L CNN
F1 "TLC27L4-102_14pins_4opAmps" 0 -200 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "X" 0 200 50 H I L CNN "Spice_Primitive"
F5 "TLC27L4-102_14pins_4opAmps*@MultiPartOpAmps.lib" 0 200 50 H I L CNN "Spice_Model"
F6 "Y" 0 200 50 H I L CNN "Spice_Netlist_Enabled"
F7 "" 0 200 50 H I L CNN "Spice_Node_Sequence"
$FPLIST
 SOIC*3.9x8.7mm*P1.27mm*
 DIP*W7.62mm*
 TSSOP*4.4x5mm*P0.65mm*
 SSOP*5.3x6.2mm*P0.65mm*
 MSOP*3x3mm*P0.5mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 2 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 3 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 4 1 10 -200 200 200 0 -200 -200 -200 200 f
X ~ 1 300 0 100 L 50 50 1 1 O
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X + 5 -300 100 100 R 50 50 2 1 I
X - 6 -300 -100 100 R 50 50 2 1 I
X ~ 7 300 0 100 L 50 50 2 1 O
X + 10 -300 100 100 R 50 50 3 1 I
X ~ 8 300 0 100 L 50 50 3 1 O
X - 9 -300 -100 100 R 50 50 3 1 I
X + 12 -300 100 100 R 50 50 4 1 I
X - 13 -300 -100 100 R 50 50 4 1 I
X ~ 14 300 0 100 L 50 50 4 1 O
X V- 11 -100 -300 150 U 50 50 5 1 W
X V+ 4 -100 300 150 D 50 50 5 1 W
ENDDRAW
ENDDEF
#End Library
