{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v " "Source file: C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1463994117201 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1463994117201 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v " "Source file: C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1463994117247 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1463994117247 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v " "Source file: C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1463994117290 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1463994117290 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463994117836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463994117837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 19:01:57 2016 " "Processing started: Mon May 23 19:01:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463994117837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463994117837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463994117838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1463994118371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test bench/testbench_histogram.v 1 1 " "Found 1 design units, including 1 entities, in source file test bench/testbench_histogram.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Histogram " "Found entity 1: testbench_Histogram" {  } { { "Test Bench/testbench_Histogram.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Test Bench/testbench_Histogram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994118408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994118412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994118414 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1463994118417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994118417 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Sdram_Control_4Port Sdram_Control_4Port.v(100) " "Verilog Module Declaration warning at Sdram_Control_4Port.v(100): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Sdram_Control_4Port\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 100 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994118420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994118421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994118423 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Greyscale.v " "Can't analyze file -- file Greyscale.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1463994118426 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Histo.v(75) " "Verilog HDL information at Histo.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1463994118427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histo.v 1 1 " "Found 1 design units, including 1 entities, in source file histo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Histo " "Found entity 1: Histo" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994118428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994118430 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y_cont testbench_Histogram.v(63) " "Verilog HDL Implicit Net warning at testbench_Histogram.v(63): created implicit net for \"Y_cont\"" {  } { { "Test Bench/testbench_Histogram.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Test Bench/testbench_Histogram.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994118430 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X_cont testbench_Histogram.v(63) " "Verilog HDL Implicit Net warning at testbench_Histogram.v(63): created implicit net for \"X_cont\"" {  } { { "Test Bench/testbench_Histogram.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Test Bench/testbench_Histogram.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994118431 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gr_Out_His_D testbench_Histogram.v(65) " "Verilog HDL Implicit Net warning at testbench_Histogram.v(65): created implicit net for \"Gr_Out_His_D\"" {  } { { "Test Bench/testbench_Histogram.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Test Bench/testbench_Histogram.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994118431 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gr_Out_Cum_D testbench_Histogram.v(65) " "Verilog HDL Implicit Net warning at testbench_Histogram.v(65): created implicit net for \"Gr_Out_Cum_D\"" {  } { { "Test Bench/testbench_Histogram.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Test Bench/testbench_Histogram.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994118431 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_70.v 1 1 " "Using design file de2_70.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70 " "Found entity 1: DE2_70" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118545 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463994118545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_70 " "Elaborating entity \"DE2_70\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463994118548 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VGA_CTRL_CLK de2_70.v(412) " "Verilog HDL warning at de2_70.v(412): object VGA_CTRL_CLK used but never assigned" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 412 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1463994118549 "|DE2_70"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_penirq_n de2_70.v(732) " "Verilog HDL or VHDL warning at de2_70.v(732): object \"adc_penirq_n\" assigned a value but never read" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994118549 "|DE2_70"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_busy de2_70.v(733) " "Verilog HDL or VHDL warning at de2_70.v(733): object \"adc_busy\" assigned a value but never read" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 733 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994118550 "|DE2_70"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "adc_din de2_70.v(734) " "Verilog HDL warning at de2_70.v(734): object adc_din used but never assigned" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 734 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1463994118550 "|DE2_70"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_dout de2_70.v(735) " "Verilog HDL or VHDL warning at de2_70.v(735): object \"adc_dout\" assigned a value but never read" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 735 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994118550 "|DE2_70"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 de2_70.v(461) " "Verilog HDL assignment warning at de2_70.v(461): truncated value with size 16 to match size of target (9)" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118550 "|DE2_70"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 de2_70.v(466) " "Verilog HDL assignment warning at de2_70.v(466): truncated value with size 32 to match size of target (2)" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118550 "|DE2_70"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VGA_CTRL_CLK 0 de2_70.v(412) " "Net \"VGA_CTRL_CLK\" at de2_70.v(412) has no driver or initial value, using a default initial value '0'" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 412 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1463994118554 "|DE2_70"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "adc_din 0 de2_70.v(734) " "Net \"adc_din\" at de2_70.v(734) has no driver or initial value, using a default initial value '0'" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 734 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1463994118554 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[17..12\] de2_70.v(255) " "Output port \"oLEDR\[17..12\]\" at de2_70.v(255) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118554 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM0_A\[12\] de2_70.v(266) " "Output port \"oDRAM0_A\[12\]\" at de2_70.v(266) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118554 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDRAM1_A\[12\] de2_70.v(267) " "Output port \"oDRAM1_A\[12\]\" at de2_70.v(267) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118554 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_A de2_70.v(289) " "Output port \"oFLASH_A\" at de2_70.v(289) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118554 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_A de2_70.v(300) " "Output port \"oSRAM_A\" at de2_70.v(300) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118554 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_BE_N de2_70.v(304) " "Output port \"oSRAM_BE_N\" at de2_70.v(304) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118554 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_A de2_70.v(314) " "Output port \"oOTG_A\" at de2_70.v(314) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 314 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118554 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_R de2_70.v(353) " "Output port \"oVGA_R\" at de2_70.v(353) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 353 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118554 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_G de2_70.v(354) " "Output port \"oVGA_G\" at de2_70.v(354) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 354 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118554 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_B de2_70.v(355) " "Output port \"oVGA_B\" at de2_70.v(355) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 355 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118554 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX0_DP de2_70.v(238) " "Output port \"oHEX0_DP\" at de2_70.v(238) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX1_DP de2_70.v(240) " "Output port \"oHEX1_DP\" at de2_70.v(240) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX2_DP de2_70.v(242) " "Output port \"oHEX2_DP\" at de2_70.v(242) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX3_DP de2_70.v(244) " "Output port \"oHEX3_DP\" at de2_70.v(244) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 244 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX4_DP de2_70.v(246) " "Output port \"oHEX4_DP\" at de2_70.v(246) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX5_DP de2_70.v(248) " "Output port \"oHEX5_DP\" at de2_70.v(248) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX6_DP de2_70.v(250) " "Output port \"oHEX6_DP\" at de2_70.v(250) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oHEX7_DP de2_70.v(252) " "Output port \"oHEX7_DP\" at de2_70.v(252) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oUART_CTS de2_70.v(259) " "Output port \"oUART_CTS\" at de2_70.v(259) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 259 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oIRDA_TXD de2_70.v(262) " "Output port \"oIRDA_TXD\" at de2_70.v(262) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 262 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_WE_N de2_70.v(290) " "Output port \"oFLASH_WE_N\" at de2_70.v(290) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_RST_N de2_70.v(291) " "Output port \"oFLASH_RST_N\" at de2_70.v(291) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_WP_N de2_70.v(292) " "Output port \"oFLASH_WP_N\" at de2_70.v(292) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_BYTE_N de2_70.v(294) " "Output port \"oFLASH_BYTE_N\" at de2_70.v(294) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_OE_N de2_70.v(295) " "Output port \"oFLASH_OE_N\" at de2_70.v(295) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_CE_N de2_70.v(296) " "Output port \"oFLASH_CE_N\" at de2_70.v(296) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_ADSC_N de2_70.v(301) " "Output port \"oSRAM_ADSC_N\" at de2_70.v(301) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_ADSP_N de2_70.v(302) " "Output port \"oSRAM_ADSP_N\" at de2_70.v(302) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 302 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_ADV_N de2_70.v(303) " "Output port \"oSRAM_ADV_N\" at de2_70.v(303) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 303 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_CE1_N de2_70.v(305) " "Output port \"oSRAM_CE1_N\" at de2_70.v(305) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 305 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118555 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_CE2 de2_70.v(306) " "Output port \"oSRAM_CE2\" at de2_70.v(306) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 306 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_CE3_N de2_70.v(307) " "Output port \"oSRAM_CE3_N\" at de2_70.v(307) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 307 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_CLK de2_70.v(308) " "Output port \"oSRAM_CLK\" at de2_70.v(308) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 308 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_GW_N de2_70.v(309) " "Output port \"oSRAM_GW_N\" at de2_70.v(309) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 309 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_OE_N de2_70.v(310) " "Output port \"oSRAM_OE_N\" at de2_70.v(310) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 310 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_WE_N de2_70.v(311) " "Output port \"oSRAM_WE_N\" at de2_70.v(311) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 311 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_CS_N de2_70.v(315) " "Output port \"oOTG_CS_N\" at de2_70.v(315) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 315 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_OE_N de2_70.v(316) " "Output port \"oOTG_OE_N\" at de2_70.v(316) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 316 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_WE_N de2_70.v(317) " "Output port \"oOTG_WE_N\" at de2_70.v(317) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 317 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_RESET_N de2_70.v(318) " "Output port \"oOTG_RESET_N\" at de2_70.v(318) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 318 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_DACK0_N de2_70.v(325) " "Output port \"oOTG_DACK0_N\" at de2_70.v(325) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 325 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_DACK1_N de2_70.v(326) " "Output port \"oOTG_DACK1_N\" at de2_70.v(326) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 326 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLCD_ON de2_70.v(329) " "Output port \"oLCD_ON\" at de2_70.v(329) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 329 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLCD_BLON de2_70.v(330) " "Output port \"oLCD_BLON\" at de2_70.v(330) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 330 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLCD_RW de2_70.v(331) " "Output port \"oLCD_RW\" at de2_70.v(331) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 331 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLCD_EN de2_70.v(332) " "Output port \"oLCD_EN\" at de2_70.v(332) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 332 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLCD_RS de2_70.v(333) " "Output port \"oLCD_RS\" at de2_70.v(333) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 333 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSD_CLK de2_70.v(338) " "Output port \"oSD_CLK\" at de2_70.v(338) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 338 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oI2C_SCLK de2_70.v(341) " "Output port \"oI2C_SCLK\" at de2_70.v(341) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 341 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_HS de2_70.v(349) " "Output port \"oVGA_HS\" at de2_70.v(349) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 349 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_VS de2_70.v(350) " "Output port \"oVGA_VS\" at de2_70.v(350) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 350 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118556 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_BLANK_N de2_70.v(351) " "Output port \"oVGA_BLANK_N\" at de2_70.v(351) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 351 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118557 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_SYNC_N de2_70.v(352) " "Output port \"oVGA_SYNC_N\" at de2_70.v(352) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 352 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118557 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_CMD de2_70.v(358) " "Output port \"oENET_CMD\" at de2_70.v(358) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118557 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_CS_N de2_70.v(359) " "Output port \"oENET_CS_N\" at de2_70.v(359) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118557 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_IOW_N de2_70.v(360) " "Output port \"oENET_IOW_N\" at de2_70.v(360) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 360 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118557 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_IOR_N de2_70.v(361) " "Output port \"oENET_IOR_N\" at de2_70.v(361) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 361 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118557 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_RESET_N de2_70.v(362) " "Output port \"oENET_RESET_N\" at de2_70.v(362) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 362 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118557 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oENET_CLK de2_70.v(364) " "Output port \"oENET_CLK\" at de2_70.v(364) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 364 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118557 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oAUD_DACDAT de2_70.v(369) " "Output port \"oAUD_DACDAT\" at de2_70.v(369) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 369 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118557 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oAUD_XCK de2_70.v(371) " "Output port \"oAUD_XCK\" at de2_70.v(371) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 371 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118557 "|DE2_70"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oTD2_RESET_N de2_70.v(382) " "Output port \"oTD2_RESET_N\" at de2_70.v(382) has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 382 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994118557 "|DE2_70"}
{ "Warning" "WSGN_SEARCH_FILE" "reset_delay.v 1 1 " "Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118597 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463994118597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u1 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u1\"" {  } { { "de2_70.v" "u1" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 reset_delay.v(64) " "Verilog HDL assignment warning at reset_delay.v(64): truncated value with size 32 to match size of target (24)" {  } { { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118599 "|DE2_70|Reset_Delay:u1"}
{ "Warning" "WSGN_SEARCH_FILE" "ccd_capture.v 1 1 " "Using design file ccd_capture.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118605 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463994118605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u2 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u2\"" {  } { { "de2_70.v" "u2" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118607 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge ccd_capture.v(160) " "Verilog HDL or VHDL warning at ccd_capture.v(160): object \"ifval_fedge\" assigned a value but never read" {  } { { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994118608 "|DE2_70|CCD_Capture:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d ccd_capture.v(161) " "Verilog HDL or VHDL warning at ccd_capture.v(161): object \"y_cnt_d\" assigned a value but never read" {  } { { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994118608 "|DE2_70|CCD_Capture:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ccd_capture.v(122) " "Verilog HDL assignment warning at ccd_capture.v(122): truncated value with size 32 to match size of target (16)" {  } { { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118608 "|DE2_70|CCD_Capture:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ccd_capture.v(126) " "Verilog HDL assignment warning at ccd_capture.v(126): truncated value with size 32 to match size of target (16)" {  } { { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118608 "|DE2_70|CCD_Capture:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_capture.v(181) " "Verilog HDL assignment warning at ccd_capture.v(181): truncated value with size 32 to match size of target (1)" {  } { { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118608 "|DE2_70|CCD_Capture:u2"}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "raw2rgb.v(111) " "Verilog HDL Module Instantiation warning at raw2rgb.v(111): ignored dangling comma in List of Port Connections" {  } { { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 111 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1463994118614 ""}
{ "Warning" "WSGN_SEARCH_FILE" "raw2rgb.v 1 1 " "Using design file raw2rgb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118614 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463994118614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u3 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u3\"" {  } { { "de2_70.v" "u3" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118617 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X_Cont_d2 raw2rgb.v(80) " "Verilog HDL or VHDL warning at raw2rgb.v(80): object \"X_Cont_d2\" assigned a value but never read" {  } { { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994118618 "|DE2_70|RAW2RGB:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_Cont_d2 raw2rgb.v(82) " "Verilog HDL or VHDL warning at raw2rgb.v(82): object \"Y_Cont_d2\" assigned a value but never read" {  } { { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994118619 "|DE2_70|RAW2RGB:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mDval raw2rgb.v(94) " "Verilog HDL or VHDL warning at raw2rgb.v(94): object \"mDval\" assigned a value but never read" {  } { { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994118619 "|DE2_70|RAW2RGB:u3"}
{ "Warning" "WSGN_SEARCH_FILE" "line_buffer.v 1 1 " "Using design file line_buffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "line_buffer.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/line_buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118624 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463994118624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u3\|Line_Buffer:L1 " "Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u3\|Line_Buffer:L1\"" {  } { { "raw2rgb.v" "L1" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\"" {  } { { "line_buffer.v" "altshift_taps_component" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/line_buffer.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\"" {  } { { "line_buffer.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/line_buffer.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994118651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 800 " "Parameter \"tap_distance\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118651 ""}  } { { "line_buffer.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/line_buffer.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463994118651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0jn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0jn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0jn " "Found entity 1: shift_taps_0jn" {  } { { "db/shift_taps_0jn.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/shift_taps_0jn.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994118700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_0jn RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_0jn:auto_generated " "Elaborating entity \"shift_taps_0jn\" for hierarchy \"RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_0jn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sj81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sj81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sj81 " "Found entity 1: altsyncram_sj81" {  } { { "db/altsyncram_sj81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_sj81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994118753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sj81 RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_0jn:auto_generated\|altsyncram_sj81:altsyncram2 " "Elaborating entity \"altsyncram_sj81\" for hierarchy \"RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_0jn:auto_generated\|altsyncram_sj81:altsyncram2\"" {  } { { "db/shift_taps_0jn.tdf" "altsyncram2" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/shift_taps_0jn.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_opf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_opf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_opf " "Found entity 1: cntr_opf" {  } { { "db/cntr_opf.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cntr_opf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994118802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_opf RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_0jn:auto_generated\|cntr_opf:cntr1 " "Elaborating entity \"cntr_opf\" for hierarchy \"RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_0jn:auto_generated\|cntr_opf:cntr1\"" {  } { { "db/shift_taps_0jn.tdf" "cntr1" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/shift_taps_0jn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ldc " "Found entity 1: cmpr_ldc" {  } { { "db/cmpr_ldc.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_ldc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994118850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ldc RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_0jn:auto_generated\|cntr_opf:cntr1\|cmpr_ldc:cmpr5 " "Elaborating entity \"cmpr_ldc\" for hierarchy \"RAW2RGB:u3\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_0jn:auto_generated\|cntr_opf:cntr1\|cmpr_ldc:cmpr5\"" {  } { { "db/cntr_opf.tdf" "cmpr5" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cntr_opf.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118851 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_lut_8.v 1 1 " "Using design file seg7_lut_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "seg7_lut_8.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/seg7_lut_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118859 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463994118859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u4 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u4\"" {  } { { "de2_70.v" "u4" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_lut.v 1 1 " "Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "seg7_lut.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/seg7_lut.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118866 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463994118866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u4\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u4\|SEG7_LUT:u0\"" {  } { { "seg7_lut_8.v" "u0" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/seg7_lut_8.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118867 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/vga_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118880 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463994118880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:u5 " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:u5\"" {  } { { "de2_70.v" "u5" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:u5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:u5\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/vga_pll.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:u5\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:u5\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/vga_pll.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:u5\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:u5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118909 ""}  } { { "vga_pll.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/vga_pll.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463994118909 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_pll.v 1 1 " "Using design file sdram_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "sdram_pll.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994118918 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463994118918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "de2_70.v" "u6" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "altpll_component" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/sdram_pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/sdram_pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1667 " "Parameter \"clk1_phase_shift\" = \"-1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1667 " "Parameter \"clk2_phase_shift\" = \"-1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118936 ""}  } { { "sdram_pll.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/sdram_pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463994118936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Histo Histo:H0 " "Elaborating entity \"Histo\" for hierarchy \"Histo:H0\"" {  } { { "de2_70.v" "H0" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Histo.v(91) " "Verilog HDL assignment warning at Histo.v(91): truncated value with size 32 to match size of target (8)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118941 "|DE2_70|Histo:H0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Histo.v(98) " "Verilog HDL assignment warning at Histo.v(98): truncated value with size 32 to match size of target (8)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118941 "|DE2_70|Histo:H0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Histo.v(107) " "Verilog HDL assignment warning at Histo.v(107): truncated value with size 32 to match size of target (8)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118941 "|DE2_70|Histo:H0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Histo.v(115) " "Verilog HDL assignment warning at Histo.v(115): truncated value with size 32 to match size of target (20)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118942 "|DE2_70|Histo:H0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Histo.v(125) " "Verilog HDL assignment warning at Histo.v(125): truncated value with size 32 to match size of target (12)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118942 "|DE2_70|Histo:H0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Histo.v(126) " "Verilog HDL assignment warning at Histo.v(126): truncated value with size 32 to match size of target (20)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118942 "|DE2_70|Histo:H0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Histo.v(127) " "Verilog HDL assignment warning at Histo.v(127): truncated value with size 32 to match size of target (12)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118942 "|DE2_70|Histo:H0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Histo.v(128) " "Verilog HDL assignment warning at Histo.v(128): truncated value with size 32 to match size of target (1)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118942 "|DE2_70|Histo:H0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Histo.v(130) " "Verilog HDL assignment warning at Histo.v(130): truncated value with size 32 to match size of target (12)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118942 "|DE2_70|Histo:H0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Histo.v(131) " "Verilog HDL assignment warning at Histo.v(131): truncated value with size 32 to match size of target (20)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118942 "|DE2_70|Histo:H0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Histo.v(132) " "Verilog HDL assignment warning at Histo.v(132): truncated value with size 32 to match size of target (12)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118942 "|DE2_70|Histo:H0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Histo.v(133) " "Verilog HDL assignment warning at Histo.v(133): truncated value with size 32 to match size of target (1)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118942 "|DE2_70|Histo:H0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Histo.v(136) " "Verilog HDL assignment warning at Histo.v(136): truncated value with size 32 to match size of target (12)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118942 "|DE2_70|Histo:H0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Histo.v(137) " "Verilog HDL assignment warning at Histo.v(137): truncated value with size 32 to match size of target (20)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118942 "|DE2_70|Histo:H0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Histo.v(138) " "Verilog HDL assignment warning at Histo.v(138): truncated value with size 32 to match size of target (12)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118942 "|DE2_70|Histo:H0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Histo.v(139) " "Verilog HDL assignment warning at Histo.v(139): truncated value with size 32 to match size of target (1)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118942 "|DE2_70|Histo:H0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Histo.v(142) " "Verilog HDL assignment warning at Histo.v(142): truncated value with size 3 to match size of target (2)" {  } { { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994118942 "|DE2_70|Histo:H0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM Histo:H0\|SRAM:HisRam " "Elaborating entity \"SRAM\" for hierarchy \"Histo:H0\|SRAM:HisRam\"" {  } { { "Histo.v" "HisRam" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Histo:H0\|SRAM:HisRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Histo:H0\|SRAM:HisRam\|altsyncram:altsyncram_component\"" {  } { { "SRAM.v" "altsyncram_component" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Histo:H0\|SRAM:HisRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Histo:H0\|SRAM:HisRam\|altsyncram:altsyncram_component\"" {  } { { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Histo:H0\|SRAM:HisRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"Histo:H0\|SRAM:HisRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994118967 ""}  } { { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463994118967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uio1 " "Found entity 1: altsyncram_uio1" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994119019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994119019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uio1 Histo:H0\|SRAM:HisRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated " "Elaborating entity \"altsyncram_uio1\" for hierarchy \"Histo:H0\|SRAM:HisRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u7 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u7\"" {  } { { "de2_70.v" "u7" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(407) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(407): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994119045 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(445) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(445): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1463994119045 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(445) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(445): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1463994119045 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(445) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(445): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1463994119045 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(445) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(445): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1463994119045 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119045 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119045 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119045 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119045 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119045 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119045 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119045 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119045 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119046 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119047 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119048 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119049 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119049 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119049 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119049 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119049 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119049 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119049 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119049 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119049 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119049 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119049 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119049 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(445) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(445)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463994119049 "|DE2_70|Sdram_Control_4Port:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u7\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u7\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994119051 "|DE2_70|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994119051 "|DE2_70|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994119051 "|DE2_70|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u7\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u7\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119053 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(281) " "Verilog HDL Always Construct warning at command.v(281): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/command.v" 281 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1463994119054 "|DE2_70|Sdram_Control_4Port:u7|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(281) " "Verilog HDL Always Construct warning at command.v(281): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/command.v" 281 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1463994119054 "|DE2_70|Sdram_Control_4Port:u7|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(281) " "Verilog HDL Always Construct warning at command.v(281): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/command.v" 281 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1463994119054 "|DE2_70|Sdram_Control_4Port:u7|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u7\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u7\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994119056 "|DE2_70|Sdram_Control_4Port:u7|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1 " "Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "dcfifo_component" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994119113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119113 ""}  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463994119113 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 176 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1463994119162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_m2o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_m2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_m2o1 " "Found entity 1: dcfifo_m2o1" {  } { { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994119163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994119163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_m2o1 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated " "Elaborating entity \"dcfifo_m2o1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994119171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994119171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_m2o1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994119227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994119227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Elaborating entity \"a_graycounter_o96\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_m2o1.tdf" "rdptr_g1p" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_fgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994119276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994119276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p " "Elaborating entity \"a_graycounter_fgc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\"" {  } { { "db/dcfifo_m2o1.tdf" "wrptr_g1p" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_egc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_egc " "Found entity 1: a_graycounter_egc" {  } { { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_egc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994119326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994119326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_egc Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp " "Elaborating entity \"a_graycounter_egc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\"" {  } { { "db/dcfifo_m2o1.tdf" "wrptr_gp" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l81 " "Found entity 1: altsyncram_1l81" {  } { { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994119376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994119376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1l81 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram " "Elaborating entity \"altsyncram_1l81\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\"" {  } { { "db/dcfifo_m2o1.tdf" "fifo_ram" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_drg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_drg1 " "Found entity 1: altsyncram_drg1" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994119427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994119427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_drg1 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14 " "Elaborating entity \"altsyncram_drg1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\"" {  } { { "db/altsyncram_1l81.tdf" "altsyncram14" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994119436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994119436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr " "Elaborating entity \"dffpipe_ngh\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_m2o1.tdf" "rdaclr" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kec " "Found entity 1: dffpipe_kec" {  } { { "db/dffpipe_kec.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_kec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994119444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994119444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kec Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_brp " "Elaborating entity \"dffpipe_kec\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_brp\"" {  } { { "db/dcfifo_m2o1.tdf" "rs_brp" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rdb " "Found entity 1: alt_synch_pipe_rdb" {  } { { "db/alt_synch_pipe_rdb.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/alt_synch_pipe_rdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994119453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994119453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rdb Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rdb\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\"" {  } { { "db/dcfifo_m2o1.tdf" "rs_dgwp" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994119461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994119461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_rdb.tdf" "dffpipe18" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/alt_synch_pipe_rdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994119469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994119469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_m2o1.tdf" "ws_brp" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994119478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994119478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_m2o1.tdf" "ws_dgrp" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994119486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994119486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe22" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_536.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_536 " "Found entity 1: cmpr_536" {  } { { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994119535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463994119535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_536 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|cmpr_536:rdempty_eq_comp " "Elaborating entity \"cmpr_536\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|cmpr_536:rdempty_eq_comp\"" {  } { { "db/dcfifo_m2o1.tdf" "rdempty_eq_comp" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994119536 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_ccd_config.v 1 1 " "Using design file i2c_ccd_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994120050 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463994120050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u9 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u9\"" {  } { { "de2_70.v" "u9" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994120052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_ccd_config.v(131) " "Verilog HDL assignment warning at i2c_ccd_config.v(131): truncated value with size 32 to match size of target (1)" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994120054 "|DE2_70|I2C_CCD_Config:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_ccd_config.v(132) " "Verilog HDL assignment warning at i2c_ccd_config.v(132): truncated value with size 32 to match size of target (1)" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994120054 "|DE2_70|I2C_CCD_Config:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 i2c_ccd_config.v(165) " "Verilog HDL assignment warning at i2c_ccd_config.v(165): truncated value with size 32 to match size of target (25)" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994120054 "|DE2_70|I2C_CCD_Config:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_ccd_config.v(170) " "Verilog HDL assignment warning at i2c_ccd_config.v(170): truncated value with size 32 to match size of target (1)" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994120054 "|DE2_70|I2C_CCD_Config:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_ccd_config.v(195) " "Verilog HDL assignment warning at i2c_ccd_config.v(195): truncated value with size 32 to match size of target (16)" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994120054 "|DE2_70|I2C_CCD_Config:u9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_ccd_config.v(243) " "Verilog HDL assignment warning at i2c_ccd_config.v(243): truncated value with size 32 to match size of target (6)" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994120054 "|DE2_70|I2C_CCD_Config:u9"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zoom_mode_sw_set i2c_ccd_config.v(94) " "Output port \"zoom_mode_sw_set\" at i2c_ccd_config.v(94) has no driver" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1463994120054 "|DE2_70|I2C_CCD_Config:u9"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_controller.v 1 1 " "Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "i2c_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994120060 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463994120060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u9\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u9\|I2C_Controller:u0\"" {  } { { "i2c_ccd_config.v" "u0" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994120062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(72) " "Verilog HDL assignment warning at i2c_controller.v(72): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994120063 "|DE2_70|I2C_CCD_Config:u9|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(71) " "Verilog HDL assignment warning at i2c_controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994120063 "|DE2_70|I2C_CCD_Config:u9|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 i2c_controller.v(84) " "Verilog HDL assignment warning at i2c_controller.v(84): truncated value with size 32 to match size of target (7)" {  } { { "i2c_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_controller.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994120063 "|DE2_70|I2C_CCD_Config:u9|I2C_Controller:u0"}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "touch_tcon touch_tcon.v(59) " "Verilog Module Declaration warning at touch_tcon.v(59): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"touch_tcon\"" {  } { { "touch_tcon.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/touch_tcon.v" 59 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120069 ""}
{ "Warning" "WSGN_SEARCH_FILE" "touch_tcon.v 1 1 " "Using design file touch_tcon.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 touch_tcon " "Found entity 1: touch_tcon" {  } { { "touch_tcon.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/touch_tcon.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994120069 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463994120069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_tcon touch_tcon:u10 " "Elaborating entity \"touch_tcon\" for hierarchy \"touch_tcon:u10\"" {  } { { "de2_70.v" "u10" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994120071 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_3wire_config.v 1 1 " "Using design file lcd_3wire_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_3wire_config " "Found entity 1: lcd_3wire_config" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/lcd_3wire_config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994120078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463994120078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_3wire_config lcd_3wire_config:u11 " "Elaborating entity \"lcd_3wire_config\" for hierarchy \"lcd_3wire_config:u11\"" {  } { { "de2_70.v" "u11" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994120080 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g0 lcd_3wire_config.v(82) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(82): object \"g0\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/lcd_3wire_config.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994120081 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g1 lcd_3wire_config.v(83) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(83): object \"g1\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/lcd_3wire_config.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994120081 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g2 lcd_3wire_config.v(84) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(84): object \"g2\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/lcd_3wire_config.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994120081 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g3 lcd_3wire_config.v(85) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(85): object \"g3\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/lcd_3wire_config.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994120081 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g4 lcd_3wire_config.v(86) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(86): object \"g4\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/lcd_3wire_config.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994120081 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g5 lcd_3wire_config.v(87) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(87): object \"g5\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/lcd_3wire_config.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994120081 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g6 lcd_3wire_config.v(88) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(88): object \"g6\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/lcd_3wire_config.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994120081 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g7 lcd_3wire_config.v(89) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(89): object \"g7\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/lcd_3wire_config.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994120081 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g8 lcd_3wire_config.v(90) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(90): object \"g8\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/lcd_3wire_config.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994120081 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g9 lcd_3wire_config.v(91) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(91): object \"g9\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/lcd_3wire_config.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994120081 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g10 lcd_3wire_config.v(92) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(92): object \"g10\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/lcd_3wire_config.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994120081 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g11 lcd_3wire_config.v(93) " "Verilog HDL or VHDL warning at lcd_3wire_config.v(93): object \"g11\" assigned a value but never read" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/lcd_3wire_config.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463994120081 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_3wire_config.v(154) " "Verilog HDL assignment warning at lcd_3wire_config.v(154): truncated value with size 32 to match size of target (6)" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/lcd_3wire_config.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994120081 "|DE2_70|lcd_3wire_config:u11"}
{ "Warning" "WSGN_SEARCH_FILE" "i2s_controller.v 1 1 " "Using design file i2s_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Controller " "Found entity 1: I2S_Controller" {  } { { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463994120087 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463994120087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Controller lcd_3wire_config:u11\|I2S_Controller:u0 " "Elaborating entity \"I2S_Controller\" for hierarchy \"lcd_3wire_config:u11\|I2S_Controller:u0\"" {  } { { "lcd_3wire_config.v" "u0" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/lcd_3wire_config.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463994120088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2s_controller.v(90) " "Verilog HDL assignment warning at i2s_controller.v(90): truncated value with size 32 to match size of target (16)" {  } { { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463994120089 "|DE2_70|lcd_3wire_config:u11|I2S_Controller:u0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "CMD control1 2 3 " "Port \"CMD\" on the entity instantiation of \"control1\" is connected to a signal of width 2. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 251 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1463994120293 "|DE2_70|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1463994120410 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1463994120410 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1463994120410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Sdram_Control_4Port:u8\|rRD2_MAX_ADDR\[21\] " "LATCH primitive \"Sdram_Control_4Port:u8\|rRD2_MAX_ADDR\[21\]\" is permanently disabled" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1463994120503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Sdram_Control_4Port:u8\|rRD2_MAX_ADDR\[22\] " "LATCH primitive \"Sdram_Control_4Port:u8\|rRD2_MAX_ADDR\[22\]\" is permanently disabled" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1463994120503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Sdram_Control_4Port:u8\|rWR2_MAX_ADDR\[21\] " "LATCH primitive \"Sdram_Control_4Port:u8\|rWR2_MAX_ADDR\[21\]\" is permanently disabled" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1463994120503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Sdram_Control_4Port:u8\|rWR2_MAX_ADDR\[22\] " "LATCH primitive \"Sdram_Control_4Port:u8\|rWR2_MAX_ADDR\[22\]\" is permanently disabled" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1463994120503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Sdram_Control_4Port:u7\|rRD2_MAX_ADDR\[21\] " "LATCH primitive \"Sdram_Control_4Port:u7\|rRD2_MAX_ADDR\[21\]\" is permanently disabled" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1463994120516 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Sdram_Control_4Port:u7\|rRD2_MAX_ADDR\[22\] " "LATCH primitive \"Sdram_Control_4Port:u7\|rRD2_MAX_ADDR\[22\]\" is permanently disabled" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1463994120516 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Sdram_Control_4Port:u7\|rWR2_MAX_ADDR\[21\] " "LATCH primitive \"Sdram_Control_4Port:u7\|rWR2_MAX_ADDR\[21\]\" is permanently disabled" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1463994120516 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Sdram_Control_4Port:u7\|rWR2_MAX_ADDR\[22\] " "LATCH primitive \"Sdram_Control_4Port:u7\|rWR2_MAX_ADDR\[22\]\" is permanently disabled" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 445 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1463994120516 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 107 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 138 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 169 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 200 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 231 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 262 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[8\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[8\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 293 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[9\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[9\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 324 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 355 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 386 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[12\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[12\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 417 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 448 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 479 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 328 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 328 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 355 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 328 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 386 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 328 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Synthesized away node \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 328 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 107 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 138 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 169 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 200 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[6\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 231 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[7\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 262 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[8\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[8\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 293 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[9\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[9\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 324 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 355 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 386 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[12\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[12\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 417 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 448 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 479 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 341 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 328 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 328 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 328 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[0\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[1\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[2\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[3\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[4\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[5\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[6\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[7\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[8\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[9\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[10\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[11\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[12\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[13\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[14\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[15\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[16\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 533 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[17\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[18\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[19\] " "Synthesized away node \"Histo:H0\|SRAM:HDispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 72 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994120534 "|DE2_70|Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ram_block1a19"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1463994120534 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1463994120534 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1463994122187 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 -1 1463994122206 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[24\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[28\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_CLKOUT_N0 " "Inserted always-enabled tri-state buffer between \"GPIO_CLKOUT_N0\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 388 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_CLKOUT_P0 " "Inserted always-enabled tri-state buffer between \"GPIO_CLKOUT_P0\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 389 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[20\]\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_CLKOUT_N1 " "Inserted always-enabled tri-state buffer between \"GPIO_CLKOUT_N1\" and its non-tri-state driver." {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 393 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1463994122236 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1463994122236 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[0\] " "Bidir \"FLASH_DQ\[0\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[1\] " "Bidir \"FLASH_DQ\[1\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[2\] " "Bidir \"FLASH_DQ\[2\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[3\] " "Bidir \"FLASH_DQ\[3\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[4\] " "Bidir \"FLASH_DQ\[4\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[5\] " "Bidir \"FLASH_DQ\[5\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[6\] " "Bidir \"FLASH_DQ\[6\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[7\] " "Bidir \"FLASH_DQ\[7\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[8\] " "Bidir \"FLASH_DQ\[8\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[9\] " "Bidir \"FLASH_DQ\[9\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[10\] " "Bidir \"FLASH_DQ\[10\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[11\] " "Bidir \"FLASH_DQ\[11\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[12\] " "Bidir \"FLASH_DQ\[12\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[13\] " "Bidir \"FLASH_DQ\[13\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ\[14\] " "Bidir \"FLASH_DQ\[14\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DQ15_AM1 " "Bidir \"FLASH_DQ15_AM1\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 288 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[16\] " "Bidir \"SRAM_DQ\[16\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[17\] " "Bidir \"SRAM_DQ\[17\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[18\] " "Bidir \"SRAM_DQ\[18\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[19\] " "Bidir \"SRAM_DQ\[19\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[20\] " "Bidir \"SRAM_DQ\[20\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[21\] " "Bidir \"SRAM_DQ\[21\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[22\] " "Bidir \"SRAM_DQ\[22\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[23\] " "Bidir \"SRAM_DQ\[23\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[24\] " "Bidir \"SRAM_DQ\[24\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[25\] " "Bidir \"SRAM_DQ\[25\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[26\] " "Bidir \"SRAM_DQ\[26\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[27\] " "Bidir \"SRAM_DQ\[27\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[28\] " "Bidir \"SRAM_DQ\[28\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[29\] " "Bidir \"SRAM_DQ\[29\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[30\] " "Bidir \"SRAM_DQ\[30\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[31\] " "Bidir \"SRAM_DQ\[31\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[0\] " "Bidir \"SRAM_DPA\[0\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[1\] " "Bidir \"SRAM_DPA\[1\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[2\] " "Bidir \"SRAM_DPA\[2\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[3\] " "Bidir \"SRAM_DPA\[3\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[0\] " "Bidir \"OTG_D\[0\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[1\] " "Bidir \"OTG_D\[1\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[2\] " "Bidir \"OTG_D\[2\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[3\] " "Bidir \"OTG_D\[3\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[4\] " "Bidir \"OTG_D\[4\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[5\] " "Bidir \"OTG_D\[5\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[6\] " "Bidir \"OTG_D\[6\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[7\] " "Bidir \"OTG_D\[7\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[8\] " "Bidir \"OTG_D\[8\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[9\] " "Bidir \"OTG_D\[9\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[10\] " "Bidir \"OTG_D\[10\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[11\] " "Bidir \"OTG_D\[11\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[12\] " "Bidir \"OTG_D\[12\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[13\] " "Bidir \"OTG_D\[13\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[14\] " "Bidir \"OTG_D\[14\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_D\[15\] " "Bidir \"OTG_D\[15\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "Bidir \"OTG_FSPEED\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 319 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "Bidir \"OTG_LSPEED\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 320 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[0\] " "Bidir \"LCD_D\[0\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[1\] " "Bidir \"LCD_D\[1\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[2\] " "Bidir \"LCD_D\[2\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[3\] " "Bidir \"LCD_D\[3\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[4\] " "Bidir \"LCD_D\[4\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[5\] " "Bidir \"LCD_D\[5\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[6\] " "Bidir \"LCD_D\[6\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_D\[7\] " "Bidir \"LCD_D\[7\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT " "Bidir \"SD_DAT\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 335 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 337 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 340 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Bidir \"PS2_KBDAT\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Bidir \"PS2_KBCLK\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 344 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Bidir \"PS2_MSDAT\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 345 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Bidir \"PS2_MSCLK\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 346 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[0\] " "Bidir \"ENET_D\[0\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[1\] " "Bidir \"ENET_D\[1\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[2\] " "Bidir \"ENET_D\[2\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[3\] " "Bidir \"ENET_D\[3\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[4\] " "Bidir \"ENET_D\[4\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[5\] " "Bidir \"ENET_D\[5\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[6\] " "Bidir \"ENET_D\[6\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[7\] " "Bidir \"ENET_D\[7\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[8\] " "Bidir \"ENET_D\[8\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[9\] " "Bidir \"ENET_D\[9\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[10\] " "Bidir \"ENET_D\[10\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[11\] " "Bidir \"ENET_D\[11\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[12\] " "Bidir \"ENET_D\[12\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[13\] " "Bidir \"ENET_D\[13\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[14\] " "Bidir \"ENET_D\[14\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_D\[15\] " "Bidir \"ENET_D\[15\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 366 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 368 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 370 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_CLKOUT_P1 " "Bidir \"GPIO_CLKOUT_P1\" has no driver" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 394 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1463994122237 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1463994122237 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[1\] GND pin " "The pin \"GPIO_0\[1\]\" is fed by GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1463994122242 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[15\] VCC pin " "The pin \"GPIO_1\[15\]\" is fed by VCC" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1463994122242 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1463994122242 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lcd_3wire_config:u11\|I2S_Controller:u0\|I2S_DATA lcd_3wire_config:u11\|I2S_Controller:u0\|mACK " "Converted the fan-out from the tri-state buffer \"lcd_3wire_config:u11\|I2S_Controller:u0\|I2S_DATA\" to the node \"lcd_3wire_config:u11\|I2S_Controller:u0\|mACK\" into an OR gate" {  } { { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1463994122265 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1463994122265 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_controller.v" 66 -1 0 } } { "i2c_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_controller.v" 81 -1 0 } } { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 111 -1 0 } } { "i2c_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_controller.v" 65 -1 0 } } { "touch_tcon.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/touch_tcon.v" 95 -1 0 } } { "i2c_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_controller.v" 62 -1 0 } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 37 2 0 } } { "db/a_graycounter_egc.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_egc.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1463994122294 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1463994122295 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[24\]~synth " "Node \"GPIO_0\[24\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_CLKOUT_N0~synth " "Node \"GPIO_CLKOUT_N0~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 388 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_CLKOUT_P0~synth " "Node \"GPIO_CLKOUT_P0~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 389 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[20\]~synth " "Node \"GPIO_1\[20\]~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_CLKOUT_N1~synth " "Node \"GPIO_CLKOUT_N1~synth\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 393 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994122918 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1463994122918 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_DP GND " "Pin \"oHEX0_DP\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oHEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_DP GND " "Pin \"oHEX1_DP\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oHEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_DP GND " "Pin \"oHEX2_DP\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oHEX2_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_DP GND " "Pin \"oHEX3_DP\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oHEX3_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_DP GND " "Pin \"oHEX4_DP\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oHEX4_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_DP GND " "Pin \"oHEX5_DP\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oHEX5_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX6_DP GND " "Pin \"oHEX6_DP\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oHEX6_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_DP GND " "Pin \"oHEX7_DP\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oHEX7_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[12\] GND " "Pin \"oLEDR\[12\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oLEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[13\] GND " "Pin \"oLEDR\[13\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oLEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[14\] GND " "Pin \"oLEDR\[14\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oLEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[15\] GND " "Pin \"oLEDR\[15\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oLEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[16\] GND " "Pin \"oLEDR\[16\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oLEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[17\] GND " "Pin \"oLEDR\[17\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oLEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oUART_CTS GND " "Pin \"oUART_CTS\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oUART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oIRDA_TXD GND " "Pin \"oIRDA_TXD\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oIRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_A\[12\] GND " "Pin \"oDRAM0_A\[12\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oDRAM0_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_A\[12\] GND " "Pin \"oDRAM1_A\[12\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oDRAM1_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM0_CKE VCC " "Pin \"oDRAM0_CKE\" is stuck at VCC" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oDRAM0_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM1_CKE VCC " "Pin \"oDRAM1_CKE\" is stuck at VCC" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oDRAM1_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[0\] GND " "Pin \"oFLASH_A\[0\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[1\] GND " "Pin \"oFLASH_A\[1\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[2\] GND " "Pin \"oFLASH_A\[2\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[3\] GND " "Pin \"oFLASH_A\[3\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[4\] GND " "Pin \"oFLASH_A\[4\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[5\] GND " "Pin \"oFLASH_A\[5\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[6\] GND " "Pin \"oFLASH_A\[6\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[7\] GND " "Pin \"oFLASH_A\[7\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[8\] GND " "Pin \"oFLASH_A\[8\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[9\] GND " "Pin \"oFLASH_A\[9\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[10\] GND " "Pin \"oFLASH_A\[10\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[11\] GND " "Pin \"oFLASH_A\[11\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[12\] GND " "Pin \"oFLASH_A\[12\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[13\] GND " "Pin \"oFLASH_A\[13\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[14\] GND " "Pin \"oFLASH_A\[14\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[15\] GND " "Pin \"oFLASH_A\[15\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[16\] GND " "Pin \"oFLASH_A\[16\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[17\] GND " "Pin \"oFLASH_A\[17\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[18\] GND " "Pin \"oFLASH_A\[18\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[19\] GND " "Pin \"oFLASH_A\[19\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[20\] GND " "Pin \"oFLASH_A\[20\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_A\[21\] GND " "Pin \"oFLASH_A\[21\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_A[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_WE_N GND " "Pin \"oFLASH_WE_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_RST_N GND " "Pin \"oFLASH_RST_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_WP_N GND " "Pin \"oFLASH_WP_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_BYTE_N GND " "Pin \"oFLASH_BYTE_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 294 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_BYTE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_OE_N GND " "Pin \"oFLASH_OE_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 295 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oFLASH_CE_N GND " "Pin \"oFLASH_CE_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 296 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oFLASH_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[0\] GND " "Pin \"oSRAM_A\[0\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[1\] GND " "Pin \"oSRAM_A\[1\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[2\] GND " "Pin \"oSRAM_A\[2\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[3\] GND " "Pin \"oSRAM_A\[3\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[4\] GND " "Pin \"oSRAM_A\[4\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[5\] GND " "Pin \"oSRAM_A\[5\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[6\] GND " "Pin \"oSRAM_A\[6\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[7\] GND " "Pin \"oSRAM_A\[7\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[8\] GND " "Pin \"oSRAM_A\[8\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[9\] GND " "Pin \"oSRAM_A\[9\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[10\] GND " "Pin \"oSRAM_A\[10\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[11\] GND " "Pin \"oSRAM_A\[11\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[12\] GND " "Pin \"oSRAM_A\[12\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[13\] GND " "Pin \"oSRAM_A\[13\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[14\] GND " "Pin \"oSRAM_A\[14\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[15\] GND " "Pin \"oSRAM_A\[15\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[16\] GND " "Pin \"oSRAM_A\[16\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[17\] GND " "Pin \"oSRAM_A\[17\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_A\[18\] GND " "Pin \"oSRAM_A\[18\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_A[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_ADSC_N GND " "Pin \"oSRAM_ADSC_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_ADSC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_ADSP_N GND " "Pin \"oSRAM_ADSP_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_ADSP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_ADV_N GND " "Pin \"oSRAM_ADV_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_BE_N\[0\] GND " "Pin \"oSRAM_BE_N\[0\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_BE_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_BE_N\[1\] GND " "Pin \"oSRAM_BE_N\[1\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_BE_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_BE_N\[2\] GND " "Pin \"oSRAM_BE_N\[2\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_BE_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_BE_N\[3\] GND " "Pin \"oSRAM_BE_N\[3\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_BE_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CE1_N GND " "Pin \"oSRAM_CE1_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_CE1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CE2 GND " "Pin \"oSRAM_CE2\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_CE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CE3_N GND " "Pin \"oSRAM_CE3_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_CE3_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_CLK GND " "Pin \"oSRAM_CLK\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_GW_N GND " "Pin \"oSRAM_GW_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_GW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_OE_N GND " "Pin \"oSRAM_OE_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSRAM_WE_N GND " "Pin \"oSRAM_WE_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_A\[0\] GND " "Pin \"oOTG_A\[0\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 314 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oOTG_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_A\[1\] GND " "Pin \"oOTG_A\[1\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 314 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oOTG_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_CS_N GND " "Pin \"oOTG_CS_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oOTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_OE_N GND " "Pin \"oOTG_OE_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oOTG_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_WE_N GND " "Pin \"oOTG_WE_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oOTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_RESET_N GND " "Pin \"oOTG_RESET_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oOTG_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_DACK0_N GND " "Pin \"oOTG_DACK0_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oOTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oOTG_DACK1_N GND " "Pin \"oOTG_DACK1_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oOTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_ON GND " "Pin \"oLCD_ON\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 329 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oLCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_BLON GND " "Pin \"oLCD_BLON\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oLCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_RW GND " "Pin \"oLCD_RW\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oLCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_EN GND " "Pin \"oLCD_EN\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 332 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oLCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_RS GND " "Pin \"oLCD_RS\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oLCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSD_CLK GND " "Pin \"oSD_CLK\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oSD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oI2C_SCLK GND " "Pin \"oI2C_SCLK\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oI2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_CLOCK VCC " "Pin \"oVGA_CLOCK\" is stuck at VCC" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_CLOCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_HS GND " "Pin \"oVGA_HS\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_VS GND " "Pin \"oVGA_VS\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 350 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_BLANK_N GND " "Pin \"oVGA_BLANK_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 351 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_SYNC_N GND " "Pin \"oVGA_SYNC_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 352 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[0\] GND " "Pin \"oVGA_R\[0\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[1\] GND " "Pin \"oVGA_R\[1\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[2\] GND " "Pin \"oVGA_R\[2\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[3\] GND " "Pin \"oVGA_R\[3\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[4\] GND " "Pin \"oVGA_R\[4\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[5\] GND " "Pin \"oVGA_R\[5\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[6\] GND " "Pin \"oVGA_R\[6\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[7\] GND " "Pin \"oVGA_R\[7\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[8\] GND " "Pin \"oVGA_R\[8\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_R\[9\] GND " "Pin \"oVGA_R\[9\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[0\] GND " "Pin \"oVGA_G\[0\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[1\] GND " "Pin \"oVGA_G\[1\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[2\] GND " "Pin \"oVGA_G\[2\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[3\] GND " "Pin \"oVGA_G\[3\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[4\] GND " "Pin \"oVGA_G\[4\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[5\] GND " "Pin \"oVGA_G\[5\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[6\] GND " "Pin \"oVGA_G\[6\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[7\] GND " "Pin \"oVGA_G\[7\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[8\] GND " "Pin \"oVGA_G\[8\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[9\] GND " "Pin \"oVGA_G\[9\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[0\] GND " "Pin \"oVGA_B\[0\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[1\] GND " "Pin \"oVGA_B\[1\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[2\] GND " "Pin \"oVGA_B\[2\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[3\] GND " "Pin \"oVGA_B\[3\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[4\] GND " "Pin \"oVGA_B\[4\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[5\] GND " "Pin \"oVGA_B\[5\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[6\] GND " "Pin \"oVGA_B\[6\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[7\] GND " "Pin \"oVGA_B\[7\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[8\] GND " "Pin \"oVGA_B\[8\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[9\] GND " "Pin \"oVGA_B\[9\]\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oVGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_CMD GND " "Pin \"oENET_CMD\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_CS_N GND " "Pin \"oENET_CS_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_IOW_N GND " "Pin \"oENET_IOW_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oENET_IOW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_IOR_N GND " "Pin \"oENET_IOR_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 361 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oENET_IOR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_RESET_N GND " "Pin \"oENET_RESET_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oENET_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oENET_CLK GND " "Pin \"oENET_CLK\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oAUD_DACDAT GND " "Pin \"oAUD_DACDAT\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oAUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "oAUD_XCK GND " "Pin \"oAUD_XCK\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 371 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oAUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oTD1_RESET_N VCC " "Pin \"oTD1_RESET_N\" is stuck at VCC" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oTD1_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oTD2_RESET_N GND " "Pin \"oTD2_RESET_N\" is stuck at GND" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463994122920 "|DE2_70|oTD2_RESET_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1463994122920 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "148 " "148 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1463994123719 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Histo:H0\|SRAM:DispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"Histo:H0\|SRAM:DispRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 64 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994123736 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Histo:H0\|SRAM:HisRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"Histo:H0\|SRAM:HisRam\|altsyncram:altsyncram_component\|altsyncram_uio1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_uio1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_uio1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SRAM.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/SRAM.v" 88 0 0 } } { "Histo.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Histo.v" 56 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 549 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994123736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3202 " "Implemented 3202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463994123774 ""} { "Info" "ICUT_CUT_TM_OPINS" "261 " "Implemented 261 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463994123774 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "410 " "Implemented 410 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1463994123774 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2301 " "Implemented 2301 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463994123774 ""} { "Info" "ICUT_CUT_TM_RAMS" "164 " "Implemented 164 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1463994123774 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1463994123774 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463994123774 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.map.smsg " "Generated suppressed messages file C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1463994124087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 583 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 583 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463994124300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 19:02:04 2016 " "Processing ended: Mon May 23 19:02:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463994124300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463994124300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463994124300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463994124300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463994125476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463994125477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 19:02:05 2016 " "Processing started: Mon May 23 19:02:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463994125477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463994125477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off DE2_70 -c DE2_70 --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE2_70 -c DE2_70 --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463994125477 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" 0 0 "Quartus II" 0 -1 1463994125814 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Quartus II" 0 -1 1463994125814 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994125814 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1463994125927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1463994125982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994125982 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126148 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126149 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126149 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126149 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126149 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126150 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126150 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126150 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126150 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126151 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126151 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126151 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126151 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126152 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126152 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126152 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126152 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126153 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126153 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126153 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126153 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126154 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126154 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126154 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126154 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126155 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126155 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126155 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126155 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126155 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126156 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1463994126156 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "52 " "Design contains 52 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_28 " "No output dependent on input pin \"iCLK_28\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 226 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iCLK_28"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_4 " "No output dependent on input pin \"iCLK_50_4\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 230 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iCLK_50_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEXT_CLOCK " "No output dependent on input pin \"iEXT_CLOCK\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iEXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[2\] " "No output dependent on input pin \"iSW\[2\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iSW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[3\] " "No output dependent on input pin \"iSW\[3\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[4\] " "No output dependent on input pin \"iSW\[4\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[5\] " "No output dependent on input pin \"iSW\[5\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iSW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[6\] " "No output dependent on input pin \"iSW\[6\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iSW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[7\] " "No output dependent on input pin \"iSW\[7\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iSW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[8\] " "No output dependent on input pin \"iSW\[8\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iSW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[9\] " "No output dependent on input pin \"iSW\[9\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iSW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[10\] " "No output dependent on input pin \"iSW\[10\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iSW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[11\] " "No output dependent on input pin \"iSW\[11\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iSW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[12\] " "No output dependent on input pin \"iSW\[12\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iSW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[13\] " "No output dependent on input pin \"iSW\[13\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iSW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[14\] " "No output dependent on input pin \"iSW\[14\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iSW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[15\] " "No output dependent on input pin \"iSW\[15\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iSW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[16\] " "No output dependent on input pin \"iSW\[16\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iSW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iUART_RTS " "No output dependent on input pin \"iUART_RTS\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iUART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iIRDA_RXD " "No output dependent on input pin \"iIRDA_RXD\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 263 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iIRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iFLASH_RY_N " "No output dependent on input pin \"iFLASH_RY_N\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iFLASH_RY_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_INT0 " "No output dependent on input pin \"iOTG_INT0\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 321 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iOTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_INT1 " "No output dependent on input pin \"iOTG_INT1\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 322 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iOTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_DREQ0 " "No output dependent on input pin \"iOTG_DREQ0\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 323 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iOTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_DREQ1 " "No output dependent on input pin \"iOTG_DREQ1\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 324 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iOTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iENET_INT " "No output dependent on input pin \"iENET_INT\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iAUD_ADCDAT " "No output dependent on input pin \"iAUD_ADCDAT\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iAUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_CLK27 " "No output dependent on input pin \"iTD1_CLK27\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 373 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD1_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[0\] " "No output dependent on input pin \"iTD1_D\[0\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD1_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[1\] " "No output dependent on input pin \"iTD1_D\[1\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD1_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[2\] " "No output dependent on input pin \"iTD1_D\[2\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD1_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[3\] " "No output dependent on input pin \"iTD1_D\[3\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD1_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[4\] " "No output dependent on input pin \"iTD1_D\[4\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD1_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[5\] " "No output dependent on input pin \"iTD1_D\[5\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD1_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[6\] " "No output dependent on input pin \"iTD1_D\[6\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD1_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[7\] " "No output dependent on input pin \"iTD1_D\[7\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 374 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD1_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_HS " "No output dependent on input pin \"iTD1_HS\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 375 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD1_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_VS " "No output dependent on input pin \"iTD1_VS\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 376 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD1_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_CLK27 " "No output dependent on input pin \"iTD2_CLK27\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 378 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD2_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[0\] " "No output dependent on input pin \"iTD2_D\[0\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD2_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[1\] " "No output dependent on input pin \"iTD2_D\[1\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD2_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[2\] " "No output dependent on input pin \"iTD2_D\[2\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD2_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[3\] " "No output dependent on input pin \"iTD2_D\[3\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD2_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[4\] " "No output dependent on input pin \"iTD2_D\[4\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD2_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[5\] " "No output dependent on input pin \"iTD2_D\[5\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD2_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[6\] " "No output dependent on input pin \"iTD2_D\[6\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD2_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[7\] " "No output dependent on input pin \"iTD2_D\[7\]\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD2_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_HS " "No output dependent on input pin \"iTD2_HS\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 380 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD2_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_VS " "No output dependent on input pin \"iTD2_VS\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 381 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|iTD2_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_N0 " "No output dependent on input pin \"GPIO_CLKIN_N0\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 386 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|GPIO_CLKIN_N0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P0 " "No output dependent on input pin \"GPIO_CLKIN_P0\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 387 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|GPIO_CLKIN_P0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P1 " "No output dependent on input pin \"GPIO_CLKIN_P1\"" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 392 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463994126190 "|DE2_70|GPIO_CLKIN_P1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1463994126190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2987 " "Implemented 2987 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463994126193 ""} { "Info" "ICUT_CUT_TM_OPINS" "261 " "Implemented 261 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463994126193 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "205 " "Implemented 205 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1463994126193 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2291 " "Implemented 2291 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463994126193 ""} { "Info" "ICUT_CUT_TM_RAMS" "164 " "Implemented 164 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1463994126193 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1463994126193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463994126193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463994126359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 19:02:06 2016 " "Processing ended: Mon May 23 19:02:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463994126359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463994126359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463994126359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463994126359 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463994127573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463994127574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 19:02:07 2016 " "Processing started: Mon May 23 19:02:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463994127574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1463994127574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_70 -c DE2_70 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1463994127574 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1463994127626 ""}
{ "Info" "0" "" "Project  = DE2_70" {  } {  } 0 0 "Project  = DE2_70" 0 0 "Fitter" 0 0 1463994127627 ""}
{ "Info" "0" "" "Revision = DE2_70" {  } {  } 0 0 "Revision = DE2_70" 0 0 "Fitter" 0 0 1463994127627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1463994127810 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_70 EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"DE2_70\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1463994128078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463994128118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463994128118 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram_pll:u6\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"sdram_pll:u6\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|_clk0 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 1809 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1463994128167 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|_clk1 3 1 -90 -1667 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of -90 degrees (-1667 ps) for sdram_pll:u6\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 1810 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1463994128167 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|_clk2 3 1 -90 -1667 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of -90 degrees (-1667 ps) for sdram_pll:u6\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 1811 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1463994128167 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 1809 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1463994128167 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll:u5\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"vga_pll:u5\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll:u5\|altpll:altpll_component\|_clk0 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for vga_pll:u5\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 1817 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1463994128168 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 1817 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1463994128168 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 " "Atom \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 " "Atom \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 " "Atom \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 " "Atom \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 " "Atom \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 " "Atom \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 " "Atom \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 " "Atom \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 " "Atom \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 " "Atom \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 " "Atom \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 " "Atom \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 " "Atom \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 " "Atom \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 " "Atom \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 " "Atom \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 " "Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 " "Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 " "Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 " "Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 " "Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 " "Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 " "Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 " "Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 " "Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 " "Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 " "Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 " "Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 " "Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 " "Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 " "Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 " "Atom \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1463994128171 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1463994128171 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128209 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128210 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128210 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128210 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128210 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128211 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128211 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128211 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128211 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128212 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128212 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128212 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128212 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128213 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128213 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 598 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128213 "|DE2_70|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128213 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128214 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128214 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128214 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128214 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128215 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128215 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128215 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128215 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128216 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128216 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128216 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128216 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128217 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128217 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 clk1 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 634 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1463994128217 "|DE2_70|Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1463994128234 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1463994129132 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 9503 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463994129136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 9504 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463994129136 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1463994129136 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1463994129152 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_m2o1 " "Entity dcfifo_m2o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129842 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129842 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1463994129842 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1463994129842 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_70.sdc " "Reading SDC File: 'DE2_70.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1463994129868 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk0\} \{u6\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk0\} \{u6\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129869 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk1\} \{u6\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk1\} \{u6\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129869 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk2\} \{u6\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk2\} \{u6\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129869 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u5\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{vga_pll:u5\|altpll:altpll_component\|_clk0\} \{u5\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u5\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{vga_pll:u5\|altpll:altpll_component\|_clk0\} \{u5\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129869 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1463994129869 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 100 CCD_Capture:u2\|mCCD_DATA port " "Ignored filter at DE2_70.sdc(100): CCD_Capture:u2\|mCCD_DATA could not be matched with a port" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463994129871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 100 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u2\|mCCD_DATA\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u2\|mCCD_DATA\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129871 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463994129871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 101 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u2\|mCCD_DATA\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u2\|mCCD_DATA\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129873 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463994129873 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 103 CCD_Capture:u3\|Pre_FVAL port " "Ignored filter at DE2_70.sdc(103): CCD_Capture:u3\|Pre_FVAL could not be matched with a port" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463994129873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 103 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u3\|Pre_FVAL\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u3\|Pre_FVAL\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129873 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463994129873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 104 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u3\|Pre_FVAL\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u3\|Pre_FVAL\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129873 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463994129873 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 106 CCD_Capture:u3\|mCCD_LVAL port " "Ignored filter at DE2_70.sdc(106): CCD_Capture:u3\|mCCD_LVAL could not be matched with a port" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463994129873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 106 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(106): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u3\|mCCD_LVAL\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u3\|mCCD_LVAL\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129874 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463994129874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 107 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u3\|mCCD_LVAL\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u3\|mCCD_LVAL\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129874 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463994129874 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 112 Sdram_Control_4Port:u6\|mDATAOUT port " "Ignored filter at DE2_70.sdc(112): Sdram_Control_4Port:u6\|mDATAOUT could not be matched with a port" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463994129874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 112 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{Sdram_Control_4Port:u6\|mDATAOUT\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{Sdram_Control_4Port:u6\|mDATAOUT\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129874 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463994129874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 113 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(113): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{Sdram_Control_4Port:u6\|mDATAOUT\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{Sdram_Control_4Port:u6\|mDATAOUT\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129875 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463994129875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 115 Sdram_Control_4Port:u11\|mDATAOUT port " "Ignored filter at DE2_70.sdc(115): Sdram_Control_4Port:u11\|mDATAOUT could not be matched with a port" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463994129875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 115 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{Sdram_Control_4Port:u11\|mDATAOUT\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{Sdram_Control_4Port:u11\|mDATAOUT\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129875 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463994129875 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 116 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(116): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{Sdram_Control_4Port:u11\|mDATAOUT\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{Sdram_Control_4Port:u11\|mDATAOUT\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129875 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1463994129875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 126 GPIO_CLKOUT_N1 clock " "Ignored filter at DE2_70.sdc(126): GPIO_CLKOUT_N1 could not be matched with a clock" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463994129875 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 126 GPIO_CLKIN_N1 clock " "Ignored filter at DE2_70.sdc(126): GPIO_CLKIN_N1 could not be matched with a clock" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1463994129876 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u1\|oRST_1 " "Node: Reset_Delay:u1\|oRST_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1463994129883 "|DE2_70|Reset_Delay:u1|oRST_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "Node: lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1463994129883 "|DE2_70|lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u9\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1463994129883 "|DE2_70|I2C_CCD_Config:u9|mI2C_CTRL_CLK"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1463994129919 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129919 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129919 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000     CCD_MCLK " "  40.000     CCD_MCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129919 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.667   CCD_PIXCLK " "  16.667   CCD_PIXCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129919 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      iCLK_50 " "  20.000      iCLK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129919 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    iCLK_50_2 " "  20.000    iCLK_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129919 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    iCLK_50_3 " "  20.000    iCLK_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129919 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          N/C " "  10.000          N/C" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129919 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666   oDRAM0_CLK " "   6.666   oDRAM0_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129919 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 sdram_pll:u6\|altpll:altpll_component\|_clk0 " "   6.666 sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129919 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 sdram_pll:u6\|altpll:altpll_component\|_clk1 " "   6.666 sdram_pll:u6\|altpll:altpll_component\|_clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129919 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 sdram_pll:u6\|altpll:altpll_component\|_clk2 " "   6.666 sdram_pll:u6\|altpll:altpll_component\|_clk2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129919 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " "  30.000 vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1463994129919 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1463994129919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_2) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463994130088 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 1809 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463994130088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_2) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463994130088 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 1809 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463994130088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_2) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463994130088 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 1809 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463994130088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll:u5\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node vga_pll:u5\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463994130088 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_pll:u5|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 1817 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463994130088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO_CLKIN_N1 (placed in PIN AH14 (CLK14, LVDSCLK7n, Input)) " "Automatically promoted node GPIO_CLKIN_N1 (placed in PIN AH14 (CLK14, LVDSCLK7n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463994130089 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_CLKIN_N1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N1" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 391 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_CLKIN_N1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 796 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463994130089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463994130089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u1\|oRST_1 " "Destination node Reset_Delay:u1\|oRST_1" {  } { { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 2214 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "Destination node lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK" {  } { { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 829 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "Destination node I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 72 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 1133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rClk\[0\] " "Destination node rClk\[0\]" {  } { { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 466 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rClk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 2218 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130089 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463994130089 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iCLK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_50" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 227 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 688 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463994130089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u9\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_CCD_Config:u9\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463994130089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u9\|I2C_Controller:u0\|I2C_SCLK~1 " "Destination node I2C_CCD_Config:u9\|I2C_Controller:u0\|I2C_SCLK~1" {  } { { "i2c_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_controller.v" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 4058 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u9\|mI2C_CTRL_CLK~0 " "Destination node I2C_CCD_Config:u9\|mI2C_CTRL_CLK~0" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 72 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 4451 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130089 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463994130089 ""}  } { { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 72 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 1133 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463994130089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK  " "Automatically promoted node lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463994130090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_3wire_config:u11\|I2S_Controller:u0\|I2S_CLK " "Destination node lcd_3wire_config:u11\|I2S_Controller:u0\|I2S_CLK" {  } { { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 66 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|I2S_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 836 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK~0 " "Destination node lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK~0" {  } { { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 4331 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130090 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463994130090 ""}  } { { "i2s_controller.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2s_controller.v" 89 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 829 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463994130090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u1\|oRST_0  " "Automatically promoted node Reset_Delay:u1\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463994130090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|always3~0 " "Destination node Sdram_Control_4Port:u7\|always3~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|always3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 4165 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u8\|always3~0 " "Destination node Sdram_Control_4Port:u8\|always3~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|always3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 4215 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u1\|oRST_0~0 " "Destination node Reset_Delay:u1\|oRST_0~0" {  } { { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 46 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 4567 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_3wire_config:u11\|m3wire_data\[0\]~0 " "Destination node lcd_3wire_config:u11\|m3wire_data\[0\]~0" {  } { { "lcd_3wire_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/lcd_3wire_config.v" 127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_3wire_config:u11|m3wire_data[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 5028 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR1_ADDR\[16\]~17 " "Destination node Sdram_Control_4Port:u7\|rWR1_ADDR\[16\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 473 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR1_ADDR[16]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 5185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR1_ADDR\[16\]~21 " "Destination node Sdram_Control_4Port:u7\|rWR1_ADDR\[16\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 473 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR1_ADDR[16]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 5190 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD1_ADDR\[15\]~17 " "Destination node Sdram_Control_4Port:u7\|rRD1_ADDR\[15\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 473 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD1_ADDR[15]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 5193 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD1_ADDR\[15\]~21 " "Destination node Sdram_Control_4Port:u7\|rRD1_ADDR\[15\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 473 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD1_ADDR[15]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 5198 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u8\|rWR1_ADDR\[8\]~17 " "Destination node Sdram_Control_4Port:u8\|rWR1_ADDR\[8\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 473 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|rWR1_ADDR[8]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 5301 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u8\|rWR1_ADDR\[8\]~21 " "Destination node Sdram_Control_4Port:u8\|rWR1_ADDR\[8\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 473 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|rWR1_ADDR[8]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 5306 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1463994130090 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463994130090 ""}  } { { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 46 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 2213 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463994130090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u1\|oRST_1  " "Automatically promoted node Reset_Delay:u1\|oRST_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463994130091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[14\] " "Destination node GPIO_1\[14\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u1\|oRST_1~0 " "Destination node Reset_Delay:u1\|oRST_1~0" {  } { { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 4121 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u9\|i2c_reset~0 " "Destination node I2C_CCD_Config:u9\|i2c_reset~0" {  } { { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 4419 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463994130091 ""}  } { { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 2214 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463994130091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u1\|oRST_2  " "Automatically promoted node Reset_Delay:u1\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463994130091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u1\|oRST_2~1 " "Destination node Reset_Delay:u1\|oRST_2~1" {  } { { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 3792 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463994130091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463994130091 ""}  } { { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 2211 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463994130091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1463994130473 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463994130478 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463994130479 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463994130484 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463994130731 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1463994130736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1463994130736 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1463994130740 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1463994130889 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "70 I/O " "Packed 70 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1463994130895 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "30 " "Created 30 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1463994130895 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1463994130895 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|pll clk\[1\] oDRAM0_CLK " "PLL \"sdram_pll:u6\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"oDRAM0_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "sdram_pll.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/sdram_pll.v" 98 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 533 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 282 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1463994131261 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|pll clk\[2\] oDRAM1_CLK " "PLL \"sdram_pll:u6\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"oDRAM1_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "sdram_pll.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/sdram_pll.v" 98 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 533 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 283 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1463994131261 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_pll:u5\|altpll:altpll_component\|pll clk\[0\] GPIO_0\[7\] " "PLL \"vga_pll:u5\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"GPIO_0\[7\]\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "vga_pll.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/vga_pll.v" 92 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 526 0 0 } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1463994131270 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463994131320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1463994132817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463994133614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1463994133645 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1463994138294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463994138294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1463994138753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X12_Y13 X23_Y25 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X12_Y13 to location X23_Y25" {  } { { "loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X12_Y13 to location X23_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X12_Y13 to location X23_Y25"} 12 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1463994141182 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1463994141182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463994142213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1463994142216 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1463994142216 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.70 " "Total time spent on timing analysis during the Fitter is 2.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1463994142321 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463994142330 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "466 " "Found 466 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[0\] 0 " "Pin \"FLASH_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[1\] 0 " "Pin \"FLASH_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[2\] 0 " "Pin \"FLASH_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[3\] 0 " "Pin \"FLASH_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[4\] 0 " "Pin \"FLASH_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[5\] 0 " "Pin \"FLASH_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[6\] 0 " "Pin \"FLASH_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[7\] 0 " "Pin \"FLASH_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[8\] 0 " "Pin \"FLASH_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[9\] 0 " "Pin \"FLASH_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[10\] 0 " "Pin \"FLASH_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[11\] 0 " "Pin \"FLASH_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[12\] 0 " "Pin \"FLASH_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[13\] 0 " "Pin \"FLASH_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[14\] 0 " "Pin \"FLASH_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ15_AM1 0 " "Pin \"FLASH_DQ15_AM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[16\] 0 " "Pin \"SRAM_DQ\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[17\] 0 " "Pin \"SRAM_DQ\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[18\] 0 " "Pin \"SRAM_DQ\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[19\] 0 " "Pin \"SRAM_DQ\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[20\] 0 " "Pin \"SRAM_DQ\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[21\] 0 " "Pin \"SRAM_DQ\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[22\] 0 " "Pin \"SRAM_DQ\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[23\] 0 " "Pin \"SRAM_DQ\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[24\] 0 " "Pin \"SRAM_DQ\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[25\] 0 " "Pin \"SRAM_DQ\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[26\] 0 " "Pin \"SRAM_DQ\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[27\] 0 " "Pin \"SRAM_DQ\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[28\] 0 " "Pin \"SRAM_DQ\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[29\] 0 " "Pin \"SRAM_DQ\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[30\] 0 " "Pin \"SRAM_DQ\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[31\] 0 " "Pin \"SRAM_DQ\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[0\] 0 " "Pin \"SRAM_DPA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[1\] 0 " "Pin \"SRAM_DPA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[2\] 0 " "Pin \"SRAM_DPA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[3\] 0 " "Pin \"SRAM_DPA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[0\] 0 " "Pin \"OTG_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[1\] 0 " "Pin \"OTG_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[2\] 0 " "Pin \"OTG_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[3\] 0 " "Pin \"OTG_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[4\] 0 " "Pin \"OTG_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[5\] 0 " "Pin \"OTG_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[6\] 0 " "Pin \"OTG_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[7\] 0 " "Pin \"OTG_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[8\] 0 " "Pin \"OTG_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[9\] 0 " "Pin \"OTG_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[10\] 0 " "Pin \"OTG_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[11\] 0 " "Pin \"OTG_D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[12\] 0 " "Pin \"OTG_D\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[13\] 0 " "Pin \"OTG_D\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[14\] 0 " "Pin \"OTG_D\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[15\] 0 " "Pin \"OTG_D\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[0\] 0 " "Pin \"LCD_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[1\] 0 " "Pin \"LCD_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[2\] 0 " "Pin \"LCD_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[3\] 0 " "Pin \"LCD_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[4\] 0 " "Pin \"LCD_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[5\] 0 " "Pin \"LCD_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[6\] 0 " "Pin \"LCD_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[7\] 0 " "Pin \"LCD_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_KBDAT 0 " "Pin \"PS2_KBDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_KBCLK 0 " "Pin \"PS2_KBCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_MSDAT 0 " "Pin \"PS2_MSDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_MSCLK 0 " "Pin \"PS2_MSCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[0\] 0 " "Pin \"ENET_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[1\] 0 " "Pin \"ENET_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[2\] 0 " "Pin \"ENET_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[3\] 0 " "Pin \"ENET_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[4\] 0 " "Pin \"ENET_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[5\] 0 " "Pin \"ENET_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[6\] 0 " "Pin \"ENET_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[7\] 0 " "Pin \"ENET_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[8\] 0 " "Pin \"ENET_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[9\] 0 " "Pin \"ENET_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[10\] 0 " "Pin \"ENET_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[11\] 0 " "Pin \"ENET_D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[12\] 0 " "Pin \"ENET_D\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[13\] 0 " "Pin \"ENET_D\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[14\] 0 " "Pin \"ENET_D\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[15\] 0 " "Pin \"ENET_D\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_P1 0 " "Pin \"GPIO_CLKOUT_P1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[16\] 0 " "Pin \"DRAM_DQ\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[17\] 0 " "Pin \"DRAM_DQ\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[18\] 0 " "Pin \"DRAM_DQ\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[19\] 0 " "Pin \"DRAM_DQ\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[20\] 0 " "Pin \"DRAM_DQ\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[21\] 0 " "Pin \"DRAM_DQ\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[22\] 0 " "Pin \"DRAM_DQ\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[23\] 0 " "Pin \"DRAM_DQ\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[24\] 0 " "Pin \"DRAM_DQ\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[25\] 0 " "Pin \"DRAM_DQ\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[26\] 0 " "Pin \"DRAM_DQ\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[27\] 0 " "Pin \"DRAM_DQ\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[28\] 0 " "Pin \"DRAM_DQ\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[29\] 0 " "Pin \"DRAM_DQ\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[30\] 0 " "Pin \"DRAM_DQ\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[31\] 0 " "Pin \"DRAM_DQ\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_N0 0 " "Pin \"GPIO_CLKOUT_N0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_P0 0 " "Pin \"GPIO_CLKOUT_P0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_N1 0 " "Pin \"GPIO_CLKOUT_N1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[0\] 0 " "Pin \"oHEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[1\] 0 " "Pin \"oHEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[2\] 0 " "Pin \"oHEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[3\] 0 " "Pin \"oHEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[4\] 0 " "Pin \"oHEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[5\] 0 " "Pin \"oHEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[6\] 0 " "Pin \"oHEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_DP 0 " "Pin \"oHEX0_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[0\] 0 " "Pin \"oHEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[1\] 0 " "Pin \"oHEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[2\] 0 " "Pin \"oHEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[3\] 0 " "Pin \"oHEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[4\] 0 " "Pin \"oHEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[5\] 0 " "Pin \"oHEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[6\] 0 " "Pin \"oHEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_DP 0 " "Pin \"oHEX1_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[0\] 0 " "Pin \"oHEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[1\] 0 " "Pin \"oHEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[2\] 0 " "Pin \"oHEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[3\] 0 " "Pin \"oHEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[4\] 0 " "Pin \"oHEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[5\] 0 " "Pin \"oHEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[6\] 0 " "Pin \"oHEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_DP 0 " "Pin \"oHEX2_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[0\] 0 " "Pin \"oHEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[1\] 0 " "Pin \"oHEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[2\] 0 " "Pin \"oHEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[3\] 0 " "Pin \"oHEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[4\] 0 " "Pin \"oHEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[5\] 0 " "Pin \"oHEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[6\] 0 " "Pin \"oHEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_DP 0 " "Pin \"oHEX3_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[0\] 0 " "Pin \"oHEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[1\] 0 " "Pin \"oHEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[2\] 0 " "Pin \"oHEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[3\] 0 " "Pin \"oHEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[4\] 0 " "Pin \"oHEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[5\] 0 " "Pin \"oHEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[6\] 0 " "Pin \"oHEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_DP 0 " "Pin \"oHEX4_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[0\] 0 " "Pin \"oHEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[1\] 0 " "Pin \"oHEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[2\] 0 " "Pin \"oHEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[3\] 0 " "Pin \"oHEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[4\] 0 " "Pin \"oHEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[5\] 0 " "Pin \"oHEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[6\] 0 " "Pin \"oHEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_DP 0 " "Pin \"oHEX5_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[0\] 0 " "Pin \"oHEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[1\] 0 " "Pin \"oHEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[2\] 0 " "Pin \"oHEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[3\] 0 " "Pin \"oHEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[4\] 0 " "Pin \"oHEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[5\] 0 " "Pin \"oHEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[6\] 0 " "Pin \"oHEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_DP 0 " "Pin \"oHEX6_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[0\] 0 " "Pin \"oHEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[1\] 0 " "Pin \"oHEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[2\] 0 " "Pin \"oHEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[3\] 0 " "Pin \"oHEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[4\] 0 " "Pin \"oHEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[5\] 0 " "Pin \"oHEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[6\] 0 " "Pin \"oHEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_DP 0 " "Pin \"oHEX7_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[0\] 0 " "Pin \"oLEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[1\] 0 " "Pin \"oLEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[2\] 0 " "Pin \"oLEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[3\] 0 " "Pin \"oLEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[4\] 0 " "Pin \"oLEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[5\] 0 " "Pin \"oLEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[6\] 0 " "Pin \"oLEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[7\] 0 " "Pin \"oLEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[8\] 0 " "Pin \"oLEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[0\] 0 " "Pin \"oLEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[1\] 0 " "Pin \"oLEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[2\] 0 " "Pin \"oLEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[3\] 0 " "Pin \"oLEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[4\] 0 " "Pin \"oLEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[5\] 0 " "Pin \"oLEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[6\] 0 " "Pin \"oLEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[7\] 0 " "Pin \"oLEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[8\] 0 " "Pin \"oLEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[9\] 0 " "Pin \"oLEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[10\] 0 " "Pin \"oLEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[11\] 0 " "Pin \"oLEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[12\] 0 " "Pin \"oLEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[13\] 0 " "Pin \"oLEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[14\] 0 " "Pin \"oLEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[15\] 0 " "Pin \"oLEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[16\] 0 " "Pin \"oLEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[17\] 0 " "Pin \"oLEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUART_TXD 0 " "Pin \"oUART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUART_CTS 0 " "Pin \"oUART_CTS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oIRDA_TXD 0 " "Pin \"oIRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[0\] 0 " "Pin \"oDRAM0_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[1\] 0 " "Pin \"oDRAM0_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[2\] 0 " "Pin \"oDRAM0_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[3\] 0 " "Pin \"oDRAM0_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[4\] 0 " "Pin \"oDRAM0_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[5\] 0 " "Pin \"oDRAM0_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[6\] 0 " "Pin \"oDRAM0_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[7\] 0 " "Pin \"oDRAM0_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[8\] 0 " "Pin \"oDRAM0_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[9\] 0 " "Pin \"oDRAM0_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[10\] 0 " "Pin \"oDRAM0_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[11\] 0 " "Pin \"oDRAM0_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[12\] 0 " "Pin \"oDRAM0_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[0\] 0 " "Pin \"oDRAM1_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[1\] 0 " "Pin \"oDRAM1_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[2\] 0 " "Pin \"oDRAM1_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[3\] 0 " "Pin \"oDRAM1_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[4\] 0 " "Pin \"oDRAM1_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[5\] 0 " "Pin \"oDRAM1_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[6\] 0 " "Pin \"oDRAM1_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[7\] 0 " "Pin \"oDRAM1_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[8\] 0 " "Pin \"oDRAM1_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[9\] 0 " "Pin \"oDRAM1_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[10\] 0 " "Pin \"oDRAM1_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[11\] 0 " "Pin \"oDRAM1_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[12\] 0 " "Pin \"oDRAM1_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_LDQM0 0 " "Pin \"oDRAM0_LDQM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_LDQM0 0 " "Pin \"oDRAM1_LDQM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_UDQM1 0 " "Pin \"oDRAM0_UDQM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_UDQM1 0 " "Pin \"oDRAM1_UDQM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_WE_N 0 " "Pin \"oDRAM0_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_WE_N 0 " "Pin \"oDRAM1_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CAS_N 0 " "Pin \"oDRAM0_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CAS_N 0 " "Pin \"oDRAM1_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_RAS_N 0 " "Pin \"oDRAM0_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_RAS_N 0 " "Pin \"oDRAM1_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CS_N 0 " "Pin \"oDRAM0_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CS_N 0 " "Pin \"oDRAM1_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_BA\[0\] 0 " "Pin \"oDRAM0_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_BA\[1\] 0 " "Pin \"oDRAM0_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_BA\[0\] 0 " "Pin \"oDRAM1_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_BA\[1\] 0 " "Pin \"oDRAM1_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CLK 0 " "Pin \"oDRAM0_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CLK 0 " "Pin \"oDRAM1_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CKE 0 " "Pin \"oDRAM0_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CKE 0 " "Pin \"oDRAM1_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[0\] 0 " "Pin \"oFLASH_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[1\] 0 " "Pin \"oFLASH_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[2\] 0 " "Pin \"oFLASH_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[3\] 0 " "Pin \"oFLASH_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[4\] 0 " "Pin \"oFLASH_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[5\] 0 " "Pin \"oFLASH_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[6\] 0 " "Pin \"oFLASH_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[7\] 0 " "Pin \"oFLASH_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[8\] 0 " "Pin \"oFLASH_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[9\] 0 " "Pin \"oFLASH_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[10\] 0 " "Pin \"oFLASH_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[11\] 0 " "Pin \"oFLASH_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[12\] 0 " "Pin \"oFLASH_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[13\] 0 " "Pin \"oFLASH_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[14\] 0 " "Pin \"oFLASH_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[15\] 0 " "Pin \"oFLASH_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[16\] 0 " "Pin \"oFLASH_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[17\] 0 " "Pin \"oFLASH_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[18\] 0 " "Pin \"oFLASH_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[19\] 0 " "Pin \"oFLASH_A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[20\] 0 " "Pin \"oFLASH_A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[21\] 0 " "Pin \"oFLASH_A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_WE_N 0 " "Pin \"oFLASH_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_RST_N 0 " "Pin \"oFLASH_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_WP_N 0 " "Pin \"oFLASH_WP_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_BYTE_N 0 " "Pin \"oFLASH_BYTE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_OE_N 0 " "Pin \"oFLASH_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_CE_N 0 " "Pin \"oFLASH_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[0\] 0 " "Pin \"oSRAM_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[1\] 0 " "Pin \"oSRAM_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[2\] 0 " "Pin \"oSRAM_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[3\] 0 " "Pin \"oSRAM_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[4\] 0 " "Pin \"oSRAM_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[5\] 0 " "Pin \"oSRAM_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[6\] 0 " "Pin \"oSRAM_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[7\] 0 " "Pin \"oSRAM_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[8\] 0 " "Pin \"oSRAM_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[9\] 0 " "Pin \"oSRAM_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[10\] 0 " "Pin \"oSRAM_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[11\] 0 " "Pin \"oSRAM_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[12\] 0 " "Pin \"oSRAM_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[13\] 0 " "Pin \"oSRAM_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[14\] 0 " "Pin \"oSRAM_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[15\] 0 " "Pin \"oSRAM_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[16\] 0 " "Pin \"oSRAM_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[17\] 0 " "Pin \"oSRAM_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[18\] 0 " "Pin \"oSRAM_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADSC_N 0 " "Pin \"oSRAM_ADSC_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADSP_N 0 " "Pin \"oSRAM_ADSP_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADV_N 0 " "Pin \"oSRAM_ADV_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[0\] 0 " "Pin \"oSRAM_BE_N\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[1\] 0 " "Pin \"oSRAM_BE_N\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[2\] 0 " "Pin \"oSRAM_BE_N\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[3\] 0 " "Pin \"oSRAM_BE_N\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE1_N 0 " "Pin \"oSRAM_CE1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE2 0 " "Pin \"oSRAM_CE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE3_N 0 " "Pin \"oSRAM_CE3_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CLK 0 " "Pin \"oSRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_GW_N 0 " "Pin \"oSRAM_GW_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_OE_N 0 " "Pin \"oSRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_WE_N 0 " "Pin \"oSRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_A\[0\] 0 " "Pin \"oOTG_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_A\[1\] 0 " "Pin \"oOTG_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_CS_N 0 " "Pin \"oOTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_OE_N 0 " "Pin \"oOTG_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_WE_N 0 " "Pin \"oOTG_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_RESET_N 0 " "Pin \"oOTG_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_DACK0_N 0 " "Pin \"oOTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_DACK1_N 0 " "Pin \"oOTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_ON 0 " "Pin \"oLCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_BLON 0 " "Pin \"oLCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_RW 0 " "Pin \"oLCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_EN 0 " "Pin \"oLCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_RS 0 " "Pin \"oLCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSD_CLK 0 " "Pin \"oSD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oI2C_SCLK 0 " "Pin \"oI2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_CLOCK 0 " "Pin \"oVGA_CLOCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_HS 0 " "Pin \"oVGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_VS 0 " "Pin \"oVGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_BLANK_N 0 " "Pin \"oVGA_BLANK_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_SYNC_N 0 " "Pin \"oVGA_SYNC_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[0\] 0 " "Pin \"oVGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[1\] 0 " "Pin \"oVGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[2\] 0 " "Pin \"oVGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[3\] 0 " "Pin \"oVGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[4\] 0 " "Pin \"oVGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[5\] 0 " "Pin \"oVGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[6\] 0 " "Pin \"oVGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[7\] 0 " "Pin \"oVGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[8\] 0 " "Pin \"oVGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[9\] 0 " "Pin \"oVGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[0\] 0 " "Pin \"oVGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[1\] 0 " "Pin \"oVGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[2\] 0 " "Pin \"oVGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[3\] 0 " "Pin \"oVGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[4\] 0 " "Pin \"oVGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[5\] 0 " "Pin \"oVGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[6\] 0 " "Pin \"oVGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[7\] 0 " "Pin \"oVGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[8\] 0 " "Pin \"oVGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[9\] 0 " "Pin \"oVGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[0\] 0 " "Pin \"oVGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[1\] 0 " "Pin \"oVGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[2\] 0 " "Pin \"oVGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[3\] 0 " "Pin \"oVGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[4\] 0 " "Pin \"oVGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[5\] 0 " "Pin \"oVGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[6\] 0 " "Pin \"oVGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[7\] 0 " "Pin \"oVGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[8\] 0 " "Pin \"oVGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[9\] 0 " "Pin \"oVGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CMD 0 " "Pin \"oENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CS_N 0 " "Pin \"oENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_IOW_N 0 " "Pin \"oENET_IOW_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_IOR_N 0 " "Pin \"oENET_IOR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_RESET_N 0 " "Pin \"oENET_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CLK 0 " "Pin \"oENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAUD_DACDAT 0 " "Pin \"oAUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAUD_XCK 0 " "Pin \"oAUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oTD1_RESET_N 0 " "Pin \"oTD1_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oTD2_RESET_N 0 " "Pin \"oTD2_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463994142381 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1463994142381 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463994142712 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463994142892 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463994143241 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463994144080 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1463994144120 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1463994144478 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "171 " "Following 171 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[0\] a permanently disabled " "Pin FLASH_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[0\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[1\] a permanently disabled " "Pin FLASH_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[1\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[2\] a permanently disabled " "Pin FLASH_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[2\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[3\] a permanently disabled " "Pin FLASH_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[3\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[4\] a permanently disabled " "Pin FLASH_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[4\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 469 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[5\] a permanently disabled " "Pin FLASH_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[5\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[6\] a permanently disabled " "Pin FLASH_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[6\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[7\] a permanently disabled " "Pin FLASH_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[7\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[8\] a permanently disabled " "Pin FLASH_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[8\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[9\] a permanently disabled " "Pin FLASH_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[9\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[10\] a permanently disabled " "Pin FLASH_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[10\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[11\] a permanently disabled " "Pin FLASH_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[11\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[12\] a permanently disabled " "Pin FLASH_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[12\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[13\] a permanently disabled " "Pin FLASH_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[13\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[14\] a permanently disabled " "Pin FLASH_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_DQ[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[14\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 287 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ15_AM1 a permanently disabled " "Pin FLASH_DQ15_AM1 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FLASH_DQ15_AM1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ15_AM1" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 288 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLASH_DQ15_AM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 723 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[16\] a permanently disabled " "Pin SRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[16\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[17\] a permanently disabled " "Pin SRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[17\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[18\] a permanently disabled " "Pin SRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[18\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[19\] a permanently disabled " "Pin SRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[19\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[20\] a permanently disabled " "Pin SRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[20\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[21\] a permanently disabled " "Pin SRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[21\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[22\] a permanently disabled " "Pin SRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[22\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[23\] a permanently disabled " "Pin SRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[23\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[24\] a permanently disabled " "Pin SRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[24\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[25\] a permanently disabled " "Pin SRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[25\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[26\] a permanently disabled " "Pin SRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[26\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[27\] a permanently disabled " "Pin SRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[27\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[28\] a permanently disabled " "Pin SRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[28\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[29\] a permanently disabled " "Pin SRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[29\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[30\] a permanently disabled " "Pin SRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[30\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 532 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[31\] a permanently disabled " "Pin SRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[31\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 298 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 533 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[0\] a permanently disabled " "Pin SRAM_DPA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DPA[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[0\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[1\] a permanently disabled " "Pin SRAM_DPA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DPA[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[1\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 535 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[2\] a permanently disabled " "Pin SRAM_DPA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DPA[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[2\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[3\] a permanently disabled " "Pin SRAM_DPA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DPA[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[3\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 299 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[0\] a permanently disabled " "Pin OTG_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[0\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[1\] a permanently disabled " "Pin OTG_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[1\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 562 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[2\] a permanently disabled " "Pin OTG_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[2\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[3\] a permanently disabled " "Pin OTG_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[3\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[4\] a permanently disabled " "Pin OTG_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[4\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 565 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[5\] a permanently disabled " "Pin OTG_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[5\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[6\] a permanently disabled " "Pin OTG_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[6\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 567 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[7\] a permanently disabled " "Pin OTG_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[7\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[8\] a permanently disabled " "Pin OTG_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[8\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[9\] a permanently disabled " "Pin OTG_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[9\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 570 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[10\] a permanently disabled " "Pin OTG_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[10\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[11\] a permanently disabled " "Pin OTG_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[11\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 572 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[12\] a permanently disabled " "Pin OTG_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[12\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 573 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[13\] a permanently disabled " "Pin OTG_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[13\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 574 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[14\] a permanently disabled " "Pin OTG_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[14\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 575 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[15\] a permanently disabled " "Pin OTG_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_D[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[15\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 313 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 576 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 319 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 745 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 320 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 746 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[0\] a permanently disabled " "Pin LCD_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[0\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 328 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[1\] a permanently disabled " "Pin LCD_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[1\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 328 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 580 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[2\] a permanently disabled " "Pin LCD_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[2\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 328 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[3\] a permanently disabled " "Pin LCD_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_D[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[3\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 328 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 582 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[4\] a permanently disabled " "Pin LCD_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_D[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[4\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 328 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 583 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[5\] a permanently disabled " "Pin LCD_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_D[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[5\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 328 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 584 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[6\] a permanently disabled " "Pin LCD_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_D[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[6\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 328 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 585 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[7\] a permanently disabled " "Pin LCD_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_D[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[7\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 328 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 586 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 335 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 758 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 336 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 759 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 337 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 340 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBDAT a permanently disabled " "Pin PS2_KBDAT has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_KBDAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 343 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 764 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBCLK a permanently disabled " "Pin PS2_KBCLK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_KBCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 344 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSDAT a permanently disabled " "Pin PS2_MSDAT has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_MSDAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 345 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSCLK a permanently disabled " "Pin PS2_MSCLK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_MSCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 346 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[0\] a permanently disabled " "Pin ENET_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[0\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[1\] a permanently disabled " "Pin ENET_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[1\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 618 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[2\] a permanently disabled " "Pin ENET_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[2\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 619 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[3\] a permanently disabled " "Pin ENET_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[3\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 620 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[4\] a permanently disabled " "Pin ENET_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[4\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 621 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[5\] a permanently disabled " "Pin ENET_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[5\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 622 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[6\] a permanently disabled " "Pin ENET_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[6\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[7\] a permanently disabled " "Pin ENET_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[7\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 624 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[8\] a permanently disabled " "Pin ENET_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[8\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 625 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[9\] a permanently disabled " "Pin ENET_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[9\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 626 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[10\] a permanently disabled " "Pin ENET_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[10\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 627 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[11\] a permanently disabled " "Pin ENET_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[11\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 628 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[12\] a permanently disabled " "Pin ENET_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[12\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 629 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[13\] a permanently disabled " "Pin ENET_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[13\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 630 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[14\] a permanently disabled " "Pin ENET_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[14\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 631 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[15\] a permanently disabled " "Pin ENET_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ENET_D[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[15\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 357 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 632 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 366 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 780 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 368 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 782 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 370 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 784 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 649 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 664 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 666 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 671 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 672 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 673 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 675 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 677 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 679 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 680 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_P1 a permanently disabled " "Pin GPIO_CLKOUT_P1 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_CLKOUT_P1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 394 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 798 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 650 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently enabled " "Pin GPIO_0\[13\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently enabled " "Pin GPIO_0\[14\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently enabled " "Pin GPIO_0\[19\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently enabled " "Pin GPIO_0\[20\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently enabled " "Pin GPIO_0\[21\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently enabled " "Pin GPIO_0\[22\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently enabled " "Pin GPIO_0\[23\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently enabled " "Pin GPIO_0\[24\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently enabled " "Pin GPIO_0\[25\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently enabled " "Pin GPIO_0\[27\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently enabled " "Pin GPIO_0\[28\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently enabled " "Pin GPIO_0\[29\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 385 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_N0 a permanently enabled " "Pin GPIO_CLKOUT_N0 has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_CLKOUT_N0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 388 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_N0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 685 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_P0 a permanently enabled " "Pin GPIO_CLKOUT_P0 has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_CLKOUT_P0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 389 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_P0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 686 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 651 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 652 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 654 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 656 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 657 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 658 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 659 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 660 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 661 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 662 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 665 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 667 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 668 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently enabled " "Pin GPIO_1\[20\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_N1 a permanently enabled " "Pin GPIO_CLKOUT_N1 has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_CLKOUT_N1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 393 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_N1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tjmer2.MONASH/GIT/ECE4063/" { { 0 { 0 ""} 0 684 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1463994144485 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1463994144485 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.fit.smsg " "Generated suppressed messages file C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1463994144809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1192 " "Peak virtual memory: 1192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463994145450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 19:02:25 2016 " "Processing ended: Mon May 23 19:02:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463994145450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463994145450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463994145450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1463994145450 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1463994146595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463994146597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 19:02:26 2016 " "Processing started: Mon May 23 19:02:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463994146597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1463994146597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_70 -c DE2_70 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1463994146598 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1463994148733 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1463994148819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463994149576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 19:02:29 2016 " "Processing ended: Mon May 23 19:02:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463994149576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463994149576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463994149576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1463994149576 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1463994150270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1463994150830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463994150831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 19:02:30 2016 " "Processing started: Mon May 23 19:02:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463994150831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463994150831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_70 -c DE2_70 " "Command: quartus_sta DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463994150831 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1463994150884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1463994151066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1463994151099 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1463994151099 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_m2o1 " "Entity dcfifo_m2o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151332 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151332 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1463994151332 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1463994151332 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_70.sdc " "Reading SDC File: 'DE2_70.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1463994151347 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk0\} \{u6\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk0\} \{u6\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151348 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk1\} \{u6\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk1\} \{u6\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151348 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk2\} \{u6\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name \{sdram_pll:u6\|altpll:altpll_component\|_clk2\} \{u6\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151348 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u5\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{vga_pll:u5\|altpll:altpll_component\|_clk0\} \{u5\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u5\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{vga_pll:u5\|altpll:altpll_component\|_clk0\} \{u5\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151348 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 100 CCD_Capture:u2\|mCCD_DATA port " "Ignored filter at DE2_70.sdc(100): CCD_Capture:u2\|mCCD_DATA could not be matched with a port" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463994151350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 100 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u2\|mCCD_DATA\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u2\|mCCD_DATA\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151351 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994151351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 101 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u2\|mCCD_DATA\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u2\|mCCD_DATA\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151351 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994151351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 103 CCD_Capture:u3\|Pre_FVAL port " "Ignored filter at DE2_70.sdc(103): CCD_Capture:u3\|Pre_FVAL could not be matched with a port" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463994151352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 103 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u3\|Pre_FVAL\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u3\|Pre_FVAL\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151352 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994151352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 104 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u3\|Pre_FVAL\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u3\|Pre_FVAL\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151352 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994151352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 106 CCD_Capture:u3\|mCCD_LVAL port " "Ignored filter at DE2_70.sdc(106): CCD_Capture:u3\|mCCD_LVAL could not be matched with a port" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463994151352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 106 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(106): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u3\|mCCD_LVAL\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{CCD_Capture:u3\|mCCD_LVAL\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151352 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994151352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 107 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u3\|mCCD_LVAL\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{CCD_Capture:u3\|mCCD_LVAL\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151353 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994151353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 112 Sdram_Control_4Port:u6\|mDATAOUT port " "Ignored filter at DE2_70.sdc(112): Sdram_Control_4Port:u6\|mDATAOUT could not be matched with a port" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463994151353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 112 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{Sdram_Control_4Port:u6\|mDATAOUT\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{Sdram_Control_4Port:u6\|mDATAOUT\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151353 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994151353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 113 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(113): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{Sdram_Control_4Port:u6\|mDATAOUT\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{Sdram_Control_4Port:u6\|mDATAOUT\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151354 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994151354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 115 Sdram_Control_4Port:u11\|mDATAOUT port " "Ignored filter at DE2_70.sdc(115): Sdram_Control_4Port:u11\|mDATAOUT could not be matched with a port" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463994151354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_70.sdc 115 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_70.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{Sdram_Control_4Port:u11\|mDATAOUT\}\] " "set_output_delay 0.0 -clock \"N/C\" \[get_ports \{Sdram_Control_4Port:u11\|mDATAOUT\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151354 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994151354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE2_70.sdc 116 Argument <to> is an empty collection " "Ignored set_max_delay at DE2_70.sdc(116): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{Sdram_Control_4Port:u11\|mDATAOUT\}\] " "set_max_delay 1 -from \[get_keepers *\] -to \[get_ports \{Sdram_Control_4Port:u11\|mDATAOUT\}\]" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151354 ""}  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1463994151354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 126 GPIO_CLKOUT_N1 clock " "Ignored filter at DE2_70.sdc(126): GPIO_CLKOUT_N1 could not be matched with a clock" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463994151354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_70.sdc 126 GPIO_CLKIN_N1 clock " "Ignored filter at DE2_70.sdc(126): GPIO_CLKIN_N1 could not be matched with a clock" {  } { { "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/DE2_70.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1463994151355 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u1\|oRST_1 " "Node: Reset_Delay:u1\|oRST_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463994151365 "|DE2_70|Reset_Delay:u1|oRST_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "Node: lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463994151365 "|DE2_70|lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u9\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463994151365 "|DE2_70|I2C_CCD_Config:u9|mI2C_CTRL_CLK"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1463994151388 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1463994151404 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1463994151452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.588 " "Worst-case setup slack is -4.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.588      -141.568 N/C  " "   -4.588      -141.568 N/C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.330        -6.562 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "   -0.330        -6.562 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.369         0.000 CCD_PIXCLK  " "    6.369         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.691         0.000 iCLK_50  " "    9.691         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.169         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   22.169         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994151456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CCD_PIXCLK  " "    0.391         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 iCLK_50  " "    0.391         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    0.391         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "    0.391         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.476         0.000 N/C  " "    2.476         0.000 N/C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994151472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.856 " "Worst-case recovery slack is -3.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.856      -863.520 CCD_PIXCLK  " "   -3.856      -863.520 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.346         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    1.346         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.447         0.000 iCLK_50  " "   11.447         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.298         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   13.298         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994151492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.534 " "Worst-case removal slack is 2.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.534         0.000 iCLK_50  " "    2.534         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.682         0.000 CCD_PIXCLK  " "    2.682         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.372         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    4.372         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.030         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   16.030         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994151500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.953 " "Worst-case minimum pulse width slack is 0.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    0.953         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk1  " "    3.333         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.889         0.000 oDRAM0_CLK  " "    3.889         0.000 oDRAM0_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.953         0.000 CCD_PIXCLK  " "    5.953         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 iCLK_50  " "    9.000         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 iCLK_50_2  " "   10.000         0.000 iCLK_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 iCLK_50_3  " "   10.000         0.000 iCLK_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.873         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   12.873         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.223         0.000 CCD_MCLK  " "   37.223         0.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994151505 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1463994151938 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.588 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.588" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{N/C\}\] " "-to_clock \[get_clocks \{N/C\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151940 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151940 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -4.588 (VIOLATED) " "Path #1: Setup slack is -4.588 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_DQ\[10\] " "To Node      : DRAM_DQ\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : N/C " "Latch Clock  : N/C" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 1.000 " "Max Delay Exception      : 1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.262      0.262  R        clock network delay " "     0.262      0.262  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.471      0.209     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "     0.471      0.209     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.559      0.088 RR  CELL  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\|portadataout\[1\] " "     0.559      0.088 RR  CELL  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\|portadataout\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.183      1.624 RR    IC  u7\|mDATAIN\[10\]~10\|datac " "     2.183      1.624 RR    IC  u7\|mDATAIN\[10\]~10\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|mDATAIN[10]~10 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 188 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.454      0.271 RR  CELL  u7\|mDATAIN\[10\]~10\|combout " "     2.454      0.271 RR  CELL  u7\|mDATAIN\[10\]~10\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|mDATAIN[10]~10 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 188 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.916      0.462 RR    IC  DRAM_DQ\[10\]\|datain " "     2.916      0.462 RR    IC  DRAM_DQ\[10\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.588      2.672 RR  CELL  DRAM_DQ\[10\] " "     5.588      2.672 RR  CELL  DRAM_DQ\[10\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      0.000  R        clock network delay " "     1.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      0.000  R  oExt  DRAM_DQ\[10\] " "     1.000      0.000  R  oExt  DRAM_DQ\[10\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.588 " "Data Arrival Time  :     5.588" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.000 " "Data Required Time :     1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -4.588 (VIOLATED) " "Slack              :    -4.588 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151941 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.330 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.330" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151947 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151947 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.330 (VIOLATED) " "Path #1: Setup slack is -0.330 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DRAM_DQ\[30\] " "From Node    : DRAM_DQ\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "To Node      : Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : n/a " "Launch Clock : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 1.000 " "Max Delay Exception      : 1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  DRAM_DQ\[30\] " "     0.000      0.000  R  iExt  DRAM_DQ\[30\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.229      1.229 RR  CELL  Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "     1.229      1.229 RR  CELL  Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|mDATAOUT[14] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 343 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.975     -0.025  R        clock network delay " "     0.975     -0.025  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.899     -0.076     uTsu  Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "     0.899     -0.076     uTsu  Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|mDATAOUT[14] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 343 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.229 " "Data Arrival Time  :     1.229" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.899 " "Data Required Time :     0.899" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.330 (VIOLATED) " "Slack              :    -0.330 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151948 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.369 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.369" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.369  " "Path #1: Setup slack is 6.369 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : GPIO_1\[10\] " "From Node    : GPIO_1\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : rCCD_DATA\[1\] " "To Node      : rCCD_DATA\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : n/a " "Launch Clock : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 5.000 " "Max Delay Exception      : 5.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  GPIO_1\[10\] " "     0.000      0.000  R  iExt  GPIO_1\[10\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.229      1.229 RR  CELL  rCCD_DATA\[1\] " "     1.229      1.229 RR  CELL  rCCD_DATA\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rCCD_DATA[1] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 468 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.674      2.674  R        clock network delay " "     7.674      2.674  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.598     -0.076     uTsu  rCCD_DATA\[1\] " "     7.598     -0.076     uTsu  rCCD_DATA\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rCCD_DATA[1] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 468 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.229 " "Data Arrival Time  :     1.229" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.598 " "Data Required Time :     7.598" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.369  " "Slack              :     6.369 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151953 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.691 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.691" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151955 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151955 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.691  " "Path #1: Setup slack is 9.691 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reset_Delay:u1\|oRST_1 " "To Node      : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.920      3.920  R        clock network delay " "     3.920      3.920  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.170      0.250     uTco  Reset_Delay:u1\|oRST_1 " "     4.170      0.250     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.170      0.000 RR  CELL  u1\|oRST_1\|regout " "     4.170      0.000 RR  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.864      4.694 RR    IC  u1\|oRST_1~0\|datac " "     8.864      4.694 RR    IC  u1\|oRST_1~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~0 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.106      0.242 RR  CELL  u1\|oRST_1~0\|combout " "     9.106      0.242 RR  CELL  u1\|oRST_1~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~0 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.936      4.830 RR    IC  u1\|oRST_1~1\|datac " "    13.936      4.830 RR    IC  u1\|oRST_1~1\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.181      0.245 RR  CELL  u1\|oRST_1~1\|combout " "    14.181      0.245 RR  CELL  u1\|oRST_1~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.181      0.000 RR    IC  u1\|oRST_1\|datain " "    14.181      0.000 RR    IC  u1\|oRST_1\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.265      0.084 RR  CELL  Reset_Delay:u1\|oRST_1 " "    14.265      0.084 RR  CELL  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.920      3.920  R        clock network delay " "    23.920      3.920  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.956      0.036     uTsu  Reset_Delay:u1\|oRST_1 " "    23.956      0.036     uTsu  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.265 " "Data Arrival Time  :    14.265" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.956 " "Data Required Time :    23.956" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.691  " "Slack              :     9.691 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151956 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.169 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.169" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.169  " "Path #1: Setup slack is 22.169 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdptr_g\[2\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdptr_g\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\] " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.195      0.195  R        clock network delay " "     0.195      0.195  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.445      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdptr_g\[2\] " "     0.445      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdptr_g\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2] } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 74 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.445      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\|regout " "     0.445      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2] } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 74 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.753 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~4\|datab " "     1.198      0.753 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~4\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 30 18 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.617      0.419 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~4\|combout " "     1.617      0.419 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 30 18 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.269      0.652 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~5\|datac " "     2.269      0.652 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~5\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 30 18 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.511      0.242 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~5\|combout " "     2.511      0.242 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 30 18 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.491      0.980 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~0\|datad " "     3.491      0.980 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.641      0.150 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~0\|combout " "     3.641      0.150 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.374      0.733 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|datab " "     4.374      0.733 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~1 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.794      0.420 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|combout " "     4.794      0.420 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~1 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.089      1.295 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|datab " "     6.089      1.295 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~5 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.509      0.420 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|combout " "     6.509      0.420 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~5 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.958      0.449 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~6\|dataa " "     6.958      0.449 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~6\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]~6 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.394      0.436 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~6\|combout " "     7.394      0.436 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~6\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]~6 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.833      0.439 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~feeder\|datad " "     7.833      0.439 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~feeder\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]~feeder } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.982      0.149 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~feeder\|combout " "     7.982      0.149 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~feeder\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]~feeder } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.982      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\|datain " "     7.982      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.066      0.084 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\] " "     8.066      0.084 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.199      0.199  R        clock network delay " "    30.199      0.199  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.235      0.036     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\] " "    30.235      0.036     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.066 " "Data Arrival Time  :     8.066" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    30.235 " "Data Required Time :    30.235" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.169  " "Slack              :    22.169 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151959 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151968 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151968 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151968 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.391  " "Path #1: Hold slack is 0.391 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : CCD_Capture:u2\|mSTART " "From Node    : CCD_Capture:u2\|mSTART" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : CCD_Capture:u2\|mSTART " "To Node      : CCD_Capture:u2\|mSTART" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CCD_PIXCLK " "Launch Clock : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.884      2.884  R        clock network delay " "     2.884      2.884  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.134      0.250     uTco  CCD_Capture:u2\|mSTART " "     3.134      0.250     uTco  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.134      0.000 RR  CELL  u2\|mSTART\|regout " "     3.134      0.000 RR  CELL  u2\|mSTART\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.134      0.000 RR    IC  u2\|mSTART~0\|datac " "     3.134      0.000 RR    IC  u2\|mSTART~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART~0 } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.457      0.323 RR  CELL  u2\|mSTART~0\|combout " "     3.457      0.323 RR  CELL  u2\|mSTART~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART~0 } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.457      0.000 RR    IC  u2\|mSTART\|datain " "     3.457      0.000 RR    IC  u2\|mSTART\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.541      0.084 RR  CELL  CCD_Capture:u2\|mSTART " "     3.541      0.084 RR  CELL  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.884      2.884  R        clock network delay " "     2.884      2.884  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.150      0.266      uTh  CCD_Capture:u2\|mSTART " "     3.150      0.266      uTh  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.541 " "Data Arrival Time  :     3.541" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.150 " "Data Required Time :     3.150" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.391  " "Slack              :     0.391 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151969 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.391  " "Path #1: Hold slack is 0.391 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|Cont\[0\] " "From Node    : Reset_Delay:u1\|Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reset_Delay:u1\|Cont\[0\] " "To Node      : Reset_Delay:u1\|Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.834      2.834  R        clock network delay " "     2.834      2.834  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.084      0.250     uTco  Reset_Delay:u1\|Cont\[0\] " "     3.084      0.250     uTco  Reset_Delay:u1\|Cont\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.084      0.000 FF  CELL  u1\|Cont\[0\]\|regout " "     3.084      0.000 FF  CELL  u1\|Cont\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.084      0.000 FF    IC  u1\|Cont\[0\]~63\|datac " "     3.084      0.000 FF    IC  u1\|Cont\[0\]~63\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0]~63 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.407      0.323 FR  CELL  u1\|Cont\[0\]~63\|combout " "     3.407      0.323 FR  CELL  u1\|Cont\[0\]~63\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0]~63 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.407      0.000 RR    IC  u1\|Cont\[0\]\|datain " "     3.407      0.000 RR    IC  u1\|Cont\[0\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.491      0.084 RR  CELL  Reset_Delay:u1\|Cont\[0\] " "     3.491      0.084 RR  CELL  Reset_Delay:u1\|Cont\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.834      2.834  R        clock network delay " "     2.834      2.834  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.100      0.266      uTh  Reset_Delay:u1\|Cont\[0\] " "     3.100      0.266      uTh  Reset_Delay:u1\|Cont\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.491 " "Data Arrival Time  :     3.491" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.100 " "Data Required Time :     3.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.391  " "Slack              :     0.391 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151972 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151981 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151981 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.391  " "Path #1: Hold slack is 0.391 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "From Node    : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "To Node      : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.184      0.184  R        clock network delay " "     0.184      0.184  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.434      0.250     uTco  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.434      0.250     uTco  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.434      0.000 RR  CELL  u7\|control1\|init_timer\[0\]\|regout " "     0.434      0.000 RR  CELL  u7\|control1\|init_timer\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.434      0.000 RR    IC  u7\|control1\|init_timer\[0\]~43\|datac " "     0.434      0.000 RR    IC  u7\|control1\|init_timer\[0\]~43\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]~43 } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.757      0.323 RR  CELL  u7\|control1\|init_timer\[0\]~43\|combout " "     0.757      0.323 RR  CELL  u7\|control1\|init_timer\[0\]~43\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]~43 } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.757      0.000 RR    IC  u7\|control1\|init_timer\[0\]\|datain " "     0.757      0.000 RR    IC  u7\|control1\|init_timer\[0\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.841      0.084 RR  CELL  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.841      0.084 RR  CELL  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.184      0.184  R        clock network delay " "     0.184      0.184  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.450      0.266      uTh  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.450      0.266      uTh  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.841 " "Data Arrival Time  :     0.841" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.450 " "Data Required Time :     0.450" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.391  " "Slack              :     0.391 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151982 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.391  " "Path #1: Hold slack is 0.391 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\] " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.196      0.196  R        clock network delay " "     0.196      0.196  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.446      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\] " "     0.446      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.446      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\|regout " "     0.446      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.446      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]~0\|datac " "     0.446      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]~0 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.769      0.323 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]~0\|combout " "     0.769      0.323 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]~0 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.769      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\|datain " "     0.769      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.853      0.084 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\] " "     0.853      0.084 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.196      0.196  R        clock network delay " "     0.196      0.196  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.462      0.266      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\] " "     0.462      0.266      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.853 " "Data Arrival Time  :     0.853" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.462 " "Data Required Time :     0.462" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.391  " "Slack              :     0.391 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151985 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.476 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.476" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{N/C\}\] " "-to_clock \[get_clocks \{N/C\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.476  " "Path #1: Hold slack is 2.476 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13 " "From Node    : Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_DQ\[29\] " "To Node      : DRAM_DQ\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : N/C " "Latch Clock  : N/C" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.005     -0.005  R        clock network delay " "    -0.005     -0.005  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.147      0.152     uTco  Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13 " "     0.147      0.152     uTco  Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13 } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/command.v" 86 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.476      2.329 RR  CELL  DRAM_DQ\[29\] " "     2.476      2.329 RR  CELL  DRAM_DQ\[29\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  oExt  DRAM_DQ\[29\] " "     0.000      0.000  R  oExt  DRAM_DQ\[29\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.476 " "Data Arrival Time  :     2.476" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.000 " "Data Required Time :     0.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.476  " "Slack              :     2.476 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151988 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -3.856 " "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -3.856" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is -3.856 (VIOLATED) " "Path #1: Recovery slack is -3.856 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RAW2RGB:u3\|oDval " "To Node      : RAW2RGB:u3\|oDval" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166720.000  166720.000           launch edge time " "166720.000  166720.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166723.920      3.920  R        clock network delay " "166723.920      3.920  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.170      0.250     uTco  Reset_Delay:u1\|oRST_1 " "166724.170      0.250     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.170      0.000 RR  CELL  u1\|oRST_1\|regout " "166724.170      0.000 RR  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.758      0.588 RR    IC  u1\|oRST_1~clkctrl\|inclk\[0\] " "166724.758      0.588 RR    IC  u1\|oRST_1~clkctrl\|inclk\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166724.758      0.000 RR  CELL  u1\|oRST_1~clkctrl\|outclk " "166724.758      0.000 RR  CELL  u1\|oRST_1~clkctrl\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166725.940      1.182 RR    IC  u3\|oDval\|aclr " "166725.940      1.182 RR    IC  u3\|oDval\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|oDval } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166726.696      0.756 RR  CELL  RAW2RGB:u3\|oDval " "166726.696      0.756 RR  CELL  RAW2RGB:u3\|oDval" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|oDval } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166720.001  166720.001           latch edge time " "166720.001  166720.001           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.804      2.803  R        clock network delay " "166722.804      2.803  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.840      0.036     uTsu  RAW2RGB:u3\|oDval " "166722.840      0.036     uTsu  RAW2RGB:u3\|oDval" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|oDval } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  : 166726.696 " "Data Arrival Time  : 166726.696" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time : 166722.840 " "Data Required Time : 166722.840" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.856 (VIOLATED) " "Slack              :    -3.856 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151992 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.346 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.346" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151994 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151994 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.346  " "Path #1: Recovery slack is 1.346 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.564      0.231  F        clock network delay " "     3.564      0.231  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.814      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "     3.814      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.814      0.000 RR  CELL  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "     3.814      0.000 RR  CELL  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.823      1.009 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|p0addr\|aclr " "     4.823      1.009 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|p0addr\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.579      0.756 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "     5.579      0.756 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.666      6.666           latch edge time " "     6.666      6.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.889      0.223  R        clock network delay " "     6.889      0.223  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.925      0.036     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "     6.925      0.036     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.579 " "Data Arrival Time  :     5.579" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.925 " "Data Required Time :     6.925" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.346  " "Slack              :     1.346 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151995 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.447 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.447" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.447  " "Path #1: Recovery slack is 11.447 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "To Node      : I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.920      3.920  R        clock network delay " "     3.920      3.920  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.170      0.250     uTco  Reset_Delay:u1\|oRST_1 " "     4.170      0.250     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.170      0.000 FF  CELL  u1\|oRST_1\|regout " "     4.170      0.000 FF  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.864      4.694 FF    IC  u9\|i2c_reset~0\|datac " "     8.864      4.694 FF    IC  u9\|i2c_reset~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.139      0.275 FR  CELL  u9\|i2c_reset~0\|combout " "     9.139      0.275 FR  CELL  u9\|i2c_reset~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.388      0.249 RR    IC  u9\|i2c_reset\|datad " "     9.388      0.249 RR    IC  u9\|i2c_reset\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.537      0.149 RR  CELL  u9\|i2c_reset\|combout " "     9.537      0.149 RR  CELL  u9\|i2c_reset\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.960      0.423 RR    IC  u9\|mI2C_CTRL_CLK\|aclr " "     9.960      0.423 RR    IC  u9\|mI2C_CTRL_CLK\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.716      0.756 RF  CELL  I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "    10.716      0.756 RF  CELL  I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.127      2.127  R        clock network delay " "    22.127      2.127  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.163      0.036     uTsu  I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "    22.163      0.036     uTsu  I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.716 " "Data Arrival Time  :    10.716" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.163 " "Data Required Time :    22.163" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.447  " "Slack              :    11.447 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994151997 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.298 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.298" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.298  " "Path #1: Recovery slack is 13.298 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[2\] " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.193      0.193  F        clock network delay " "    15.193      0.193  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.443      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "    15.443      0.250     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.443      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "    15.443      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.181      0.738 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[2\]\|aclr " "    16.181      0.738 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[2\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.937      0.756 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[2\] " "    16.937      0.756 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.199      0.199  R        clock network delay " "    30.199      0.199  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.235      0.036     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[2\] " "    30.235      0.036     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.937 " "Data Arrival Time  :    16.937" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    30.235 " "Data Required Time :    30.235" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.298  " "Slack              :    13.298 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152000 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.534 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.534" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152002 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152002 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.534  " "Path #1: Removal slack is 2.534 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : I2C_CCD_Config:u9\|iexposure_adj_delay\[2\] " "From Node    : I2C_CCD_Config:u9\|iexposure_adj_delay\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\] " "To Node      : I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.836      2.836  R        clock network delay " "     2.836      2.836  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.086      0.250     uTco  I2C_CCD_Config:u9\|iexposure_adj_delay\[2\] " "     3.086      0.250     uTco  I2C_CCD_Config:u9\|iexposure_adj_delay\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|iexposure_adj_delay[2] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.086      0.000 FF  CELL  u9\|iexposure_adj_delay\[2\]\|regout " "     3.086      0.000 FF  CELL  u9\|iexposure_adj_delay\[2\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|iexposure_adj_delay[2] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.407      0.321 FF    IC  u9\|i2c_reset~0\|datab " "     3.407      0.321 FF    IC  u9\|i2c_reset~0\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.827      0.420 FR  CELL  u9\|i2c_reset~0\|combout " "     3.827      0.420 FR  CELL  u9\|i2c_reset~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.076      0.249 RR    IC  u9\|i2c_reset\|datad " "     4.076      0.249 RR    IC  u9\|i2c_reset\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.225      0.149 RR  CELL  u9\|i2c_reset\|combout " "     4.225      0.149 RR  CELL  u9\|i2c_reset\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.883      0.658 RR    IC  u9\|mI2C_CLK_DIV\[0\]\|aclr " "     4.883      0.658 RR    IC  u9\|mI2C_CLK_DIV\[0\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CLK_DIV[0] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 194 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.639      0.756 RF  CELL  I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\] " "     5.639      0.756 RF  CELL  I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CLK_DIV[0] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 194 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.839      2.839  R        clock network delay " "     2.839      2.839  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.105      0.266      uTh  I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\] " "     3.105      0.266      uTh  I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CLK_DIV[0] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 194 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.639 " "Data Arrival Time  :     5.639" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.105 " "Data Required Time :     3.105" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.534  " "Slack              :     2.534 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152003 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.682 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.682" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.682  " "Path #1: Removal slack is 2.682 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_2 " "From Node    : Reset_Delay:u1\|oRST_2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : CCD_Capture:u2\|Pre_FVAL " "To Node      : CCD_Capture:u2\|Pre_FVAL" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.843      2.843  R        clock network delay " "     2.843      2.843  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.093      0.250     uTco  Reset_Delay:u1\|oRST_2 " "     3.093      0.250     uTco  Reset_Delay:u1\|oRST_2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.093      0.000 RR  CELL  u1\|oRST_2\|regout " "     3.093      0.000 RR  CELL  u1\|oRST_2\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.832      0.739 RR    IC  u1\|oRST_2~clkctrl\|inclk\[0\] " "     3.832      0.739 RR    IC  u1\|oRST_2~clkctrl\|inclk\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.832      0.000 RR  CELL  u1\|oRST_2~clkctrl\|outclk " "     3.832      0.000 RR  CELL  u1\|oRST_2~clkctrl\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.045      1.213 RR    IC  u2\|Pre_FVAL\|aclr " "     5.045      1.213 RR    IC  u2\|Pre_FVAL\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|Pre_FVAL } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.801      0.756 RR  CELL  CCD_Capture:u2\|Pre_FVAL " "     5.801      0.756 RR  CELL  CCD_Capture:u2\|Pre_FVAL" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|Pre_FVAL } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.853      2.853  R        clock network delay " "     2.853      2.853  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.119      0.266      uTh  CCD_Capture:u2\|Pre_FVAL " "     3.119      0.266      uTh  CCD_Capture:u2\|Pre_FVAL" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|Pre_FVAL } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.801 " "Data Arrival Time  :     5.801" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.119 " "Data Required Time :     3.119" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.682  " "Slack              :     2.682 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152006 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.372 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.372" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 4.372  " "Path #1: Removal slack is 4.372 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a2 " "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.553      0.220  F        clock network delay " "     3.553      0.220  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.803      0.250     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "     3.803      0.250     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.803      0.000 RR  CELL  u8\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "     3.803      0.000 RR  CELL  u8\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.102      0.299 RR    IC  u8\|write_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a2\|aclr " "     4.102      0.299 RR    IC  u8\|write_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a2\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 42 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.858      0.756 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a2 " "     4.858      0.756 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 42 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.220      0.220  R        clock network delay " "     0.220      0.220  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.486      0.266      uTh  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a2 " "     0.486      0.266      uTh  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 42 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.858 " "Data Arrival Time  :     4.858" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.486 " "Data Required Time :     0.486" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.372  " "Slack              :     4.372 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152009 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 16.030 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 16.030" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 16.030  " "Path #1: Removal slack is 16.030 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.156      0.156  F        clock network delay " "    15.156      0.156  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.406      0.250     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "    15.406      0.250     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.406      0.000 RR  CELL  u8\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "    15.406      0.000 RR  CELL  u8\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.696      0.290 RR    IC  u8\|read_fifo1\|dcfifo_component\|auto_generated\|p0addr\|aclr " "    15.696      0.290 RR    IC  u8\|read_fifo1\|dcfifo_component\|auto_generated\|p0addr\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.452      0.756 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "    16.452      0.756 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.156      0.156  R        clock network delay " "     0.156      0.156  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.422      0.266      uTh  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "     0.422      0.266      uTh  Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.452 " "Data Arrival Time  :    16.452" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.422 " "Data Required Time :     0.422" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.030  " "Slack              :    16.030 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152011 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 0.953  " "Path #1: slack is 0.953 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_3 " "     0.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.989      0.989 RR  CELL  iCLK_50_3\|combout " "     0.989      0.989 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.039      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     3.039      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.594     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[0\] " "    -2.594     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.546      1.048 RR    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    -1.546      1.048 RR    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.546      0.000 RR  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk " "    -1.546      0.000 RR  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.377      1.169 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1 " "    -0.377      1.169 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.259      0.636 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "     0.259      0.636 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      0.000           source latency " "     3.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      0.000           iCLK_50_3 " "     3.333      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.322      0.989 RR  CELL  iCLK_50_3\|combout " "     4.322      0.989 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.372      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     6.372      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.739     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[0\] " "     0.739     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.787      1.048 FF    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     1.787      1.048 FF    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.787      0.000 FF  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk " "     1.787      0.000 FF  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.956      1.169 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1 " "     2.956      1.169 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.592      0.636 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "     3.592      0.636 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.380 " "Required Width   :     2.380" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.333 " "Actual Width     :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     0.953 " "Slack            :     0.953" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152020 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.333  " "Path #1: slack is 3.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : oDRAM0_CLK " "Node             : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk1 " "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666     -1.666           launch edge time " "    -1.666     -1.666           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666      0.000           source latency " "    -1.666      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666      0.000           iCLK_50_3 " "    -1.666      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.677      0.989 RR  CELL  iCLK_50_3\|combout " "    -0.677      0.989 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.373      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     1.373      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -4.260     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[1\] " "    -4.260     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.212      1.048 RR    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    -3.212      1.048 RR    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.212      0.000 RR  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk " "    -3.212      0.000 RR  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.610      1.602 RR    IC  oDRAM0_CLK\|datain " "    -1.610      1.602 RR    IC  oDRAM0_CLK\|datain" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.169      2.779 RR  CELL  oDRAM0_CLK " "     1.169      2.779 RR  CELL  oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      1.667           launch edge time " "     1.667      1.667           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      0.000           source latency " "     1.667      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      0.000           iCLK_50_3 " "     1.667      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.656      0.989 RR  CELL  iCLK_50_3\|combout " "     2.656      0.989 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.706      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     4.706      2.050 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.927     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[1\] " "    -0.927     -5.633 RR  CELL  u6\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.121      1.048 FF    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.121      1.048 FF    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.121      0.000 FF  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk " "     0.121      0.000 FF  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.723      1.602 FF    IC  oDRAM0_CLK\|datain " "     1.723      1.602 FF    IC  oDRAM0_CLK\|datain" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.502      2.779 FF  CELL  oDRAM0_CLK " "     4.502      2.779 FF  CELL  oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.333 " "Actual Width     :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.333 " "Slack            :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152022 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{oDRAM0_CLK\}\] " "Targets: \[get_clocks \{oDRAM0_CLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152024 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152024 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152024 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152024 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.889  " "Path #1: slack is 3.889 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152024 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : oDRAM0_CLK " "Node             : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152024 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : oDRAM0_CLK " "Clock            : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152024 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152024 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.777 " "Required Width   :     2.777" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152024 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     6.666 " "Actual Width     :     6.666" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152024 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.889 " "Slack            :     3.889" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152024 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152024 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152024 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152024 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CCD_PIXCLK\}\] " "Targets: \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 5.953  " "Path #1: slack is 5.953 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CCD_PIXCLK " "Clock            : CCD_PIXCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           GPIO_CLKIN_N1 " "     0.000      0.000           GPIO_CLKIN_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.989      0.989 RR  CELL  GPIO_CLKIN_N1\|combout " "     0.989      0.989 RR  CELL  GPIO_CLKIN_N1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.103      0.114 RR    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\] " "     1.103      0.114 RR    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.103      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl\|outclk " "     1.103      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.248      1.145 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1 " "     2.248      1.145 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.937      0.689 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "     2.937      0.689 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           GPIO_CLKIN_N1 " "     8.333      0.000           GPIO_CLKIN_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.322      0.989 FF  CELL  GPIO_CLKIN_N1\|combout " "     9.322      0.989 FF  CELL  GPIO_CLKIN_N1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.436      0.114 FF    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\] " "     9.436      0.114 FF    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.436      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl\|outclk " "     9.436      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.581      1.145 FF    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1 " "    10.581      1.145 FF    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.270      0.689 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "    11.270      0.689 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.380 " "Required Width   :     2.380" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     5.953 " "Slack            :     5.953" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152029 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50\}\] " "Targets: \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.000  " "Path #1: slack is 9.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : I2C_CCD_Config:u9\|combo_cnt\[0\] " "Node             : I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50 " "Clock            : iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50 " "     0.000      0.000           iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.959      0.959 RR  CELL  iCLK_50\|combout " "     0.959      0.959 RR  CELL  iCLK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.071      0.112 RR    IC  iCLK_50~clkctrl\|inclk\[0\] " "     1.071      0.112 RR    IC  iCLK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.071      0.000 RR  CELL  iCLK_50~clkctrl\|outclk " "     1.071      0.000 RR  CELL  iCLK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.295      1.224 RR    IC  u9\|combo_cnt\[0\]\|clk " "     2.295      1.224 RR    IC  u9\|combo_cnt\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.832      0.537 RR  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\] " "     2.832      0.537 RR  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50 " "    10.000      0.000           iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.959      0.959 FF  CELL  iCLK_50\|combout " "    10.959      0.959 FF  CELL  iCLK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.071      0.112 FF    IC  iCLK_50~clkctrl\|inclk\[0\] " "    11.071      0.112 FF    IC  iCLK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.071      0.000 FF  CELL  iCLK_50~clkctrl\|outclk " "    11.071      0.000 FF  CELL  iCLK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.295      1.224 FF    IC  u9\|combo_cnt\[0\]\|clk " "    12.295      1.224 FF    IC  u9\|combo_cnt\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.832      0.537 FF  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\] " "    12.832      0.537 FF  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.000 " "Required Width   :     1.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.000 " "Slack            :     9.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152031 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50_2\}\] " "Targets: \[get_clocks \{iCLK_50_2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 10.000  " "Path #1: slack is 10.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : iCLK_50_2\|combout " "Node             : iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50_2 " "Clock            : iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_2 " "     0.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.979      0.979 RR  CELL  iCLK_50_2\|combout " "     0.979      0.979 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50_2 " "    10.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.979      0.979 FF  CELL  iCLK_50_2\|combout " "    10.979      0.979 FF  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    10.000 " "Slack            :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152033 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50_3\}\] " "Targets: \[get_clocks \{iCLK_50_3\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 10.000  " "Path #1: slack is 10.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : iCLK_50_3\|combout " "Node             : iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50_3 " "Clock            : iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_3 " "     0.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.989      0.989 RR  CELL  iCLK_50_3\|combout " "     0.989      0.989 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50_3 " "    10.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.989      0.989 FF  CELL  iCLK_50_3\|combout " "    10.989      0.989 FF  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    10.000 " "Slack            :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152034 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.873  " "Path #1: slack is 12.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Clock            : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_2 " "     0.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.979      0.979 RR  CELL  iCLK_50_2\|combout " "     0.979      0.979 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.025      2.046 RR    IC  u5\|altpll_component\|pll\|inclk\[0\] " "     3.025      2.046 RR    IC  u5\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.608     -5.633 RR  CELL  u5\|altpll_component\|pll\|clk\[0\] " "    -2.608     -5.633 RR  CELL  u5\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.570      1.038 RR    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    -1.570      1.038 RR    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.570      0.000 RR  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk " "    -1.570      0.000 RR  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.401      1.169 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0 " "    -0.401      1.169 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.234      0.635 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "     0.234      0.635 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000      0.000           source latency " "    15.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000      0.000           iCLK_50_2 " "    15.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.979      0.979 RR  CELL  iCLK_50_2\|combout " "    15.979      0.979 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.025      2.046 RR    IC  u5\|altpll_component\|pll\|inclk\[0\] " "    18.025      2.046 RR    IC  u5\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.392     -5.633 RR  CELL  u5\|altpll_component\|pll\|clk\[0\] " "    12.392     -5.633 RR  CELL  u5\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.430      1.038 FF    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    13.430      1.038 FF    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.430      0.000 FF  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk " "    13.430      0.000 FF  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.599      1.169 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0 " "    14.599      1.169 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.234      0.635 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "    15.234      0.635 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    15.000 " "Actual Width     :    15.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.873 " "Slack            :    12.873" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152038 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CCD_MCLK\}\] " "Targets: \[get_clocks \{CCD_MCLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152040 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152040 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152040 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152040 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.223  " "Path #1: slack is 37.223 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152040 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : GPIO_CLKOUT_N1 " "Node             : GPIO_CLKOUT_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152040 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CCD_MCLK " "Clock            : CCD_MCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152040 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152040 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.777 " "Required Width   :     2.777" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152040 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152040 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.223 " "Slack            :    37.223" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152040 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152040 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152040 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152040 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1463994152041 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u1\|oRST_1 " "Node: Reset_Delay:u1\|oRST_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463994152122 "|DE2_70|Reset_Delay:u1|oRST_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK " "Node: lcd_3wire_config:u11\|I2S_Controller:u0\|mI2S_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463994152122 "|DE2_70|lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u9\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1463994152122 "|DE2_70|I2C_CCD_Config:u9|mI2C_CTRL_CLK"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1463994152143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.857 " "Worst-case setup slack is -1.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.857       -56.819 N/C  " "   -1.857       -56.819 N/C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    0.142         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.859         0.000 CCD_PIXCLK  " "    5.859         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.136         0.000 iCLK_50  " "   15.136         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.506         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   26.506         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994152152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CCD_PIXCLK  " "    0.215         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 iCLK_50  " "    0.215         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    0.215         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "    0.215         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.240         0.000 N/C  " "    1.240         0.000 N/C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994152171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.049 " "Worst-case recovery slack is -2.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.049      -492.513 CCD_PIXCLK  " "   -2.049      -492.513 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.302         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    2.302         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.101         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   14.101         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.793         0.000 iCLK_50  " "   15.793         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994152182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.224 " "Worst-case removal slack is 1.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.224         0.000 iCLK_50  " "    1.224         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.628         0.000 CCD_PIXCLK  " "    1.628         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.919         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    3.919         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.581         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   15.581         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994152193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.953 " "Worst-case minimum pulse width slack is 0.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0  " "    0.953         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.333         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk1  " "    3.333         0.000 sdram_pll:u6\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.889         0.000 oDRAM0_CLK  " "    3.889         0.000 oDRAM0_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.953         0.000 CCD_PIXCLK  " "    5.953         0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 iCLK_50  " "    9.000         0.000 iCLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 iCLK_50_2  " "   10.000         0.000 iCLK_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 iCLK_50_3  " "   10.000         0.000 iCLK_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.873         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0  " "   12.873         0.000 vga_pll:u5\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.223         0.000 CCD_MCLK  " "   37.223         0.000 CCD_MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463994152203 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1463994152791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.857 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.857" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{N/C\}\] " "-to_clock \[get_clocks \{N/C\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.857 (VIOLATED) " "Path #1: Setup slack is -1.857 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_DQ\[10\] " "To Node      : DRAM_DQ\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : N/C " "Latch Clock  : N/C" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 1.000 " "Max Delay Exception      : 1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.170      0.170  R        clock network delay " "     0.170      0.170  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.292      0.122     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "     0.292      0.122     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.346      0.054 RR  CELL  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\|portadataout\[1\] " "     0.346      0.054 RR  CELL  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a9\|portadataout\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.085      0.739 RR    IC  u7\|mDATAIN\[10\]~10\|datac " "     1.085      0.739 RR    IC  u7\|mDATAIN\[10\]~10\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|mDATAIN[10]~10 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 188 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.192      0.107 RR  CELL  u7\|mDATAIN\[10\]~10\|combout " "     1.192      0.107 RR  CELL  u7\|mDATAIN\[10\]~10\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|mDATAIN[10]~10 } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 188 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.409      0.217 RR    IC  DRAM_DQ\[10\]\|datain " "     1.409      0.217 RR    IC  DRAM_DQ\[10\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.857      1.448 RR  CELL  DRAM_DQ\[10\] " "     2.857      1.448 RR  CELL  DRAM_DQ\[10\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      0.000  R        clock network delay " "     1.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      0.000  R  oExt  DRAM_DQ\[10\] " "     1.000      0.000  R  oExt  DRAM_DQ\[10\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.857 " "Data Arrival Time  :     2.857" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.000 " "Data Required Time :     1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.857 (VIOLATED) " "Slack              :    -1.857 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152794 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.142 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.142" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.142  " "Path #1: Setup slack is 0.142 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DRAM_DQ\[30\] " "From Node    : DRAM_DQ\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "To Node      : Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : n/a " "Launch Clock : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 1.000 " "Max Delay Exception      : 1.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  DRAM_DQ\[30\] " "     0.000      0.000  R  iExt  DRAM_DQ\[30\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.711      0.711 RR  CELL  Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "     0.711      0.711 RR  CELL  Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|mDATAOUT[14] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 343 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.888     -0.112  R        clock network delay " "     0.888     -0.112  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.853     -0.035     uTsu  Sdram_Control_4Port:u8\|mDATAOUT\[14\] " "     0.853     -0.035     uTsu  Sdram_Control_4Port:u8\|mDATAOUT\[14\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|mDATAOUT[14] } "NODE_NAME" } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/Sdram_Control_4Port.v" 343 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.711 " "Data Arrival Time  :     0.711" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.853 " "Data Required Time :     0.853" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.142  " "Slack              :     0.142 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152800 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.859 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.859" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.859  " "Path #1: Setup slack is 5.859 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : GPIO_1\[10\] " "From Node    : GPIO_1\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : rCCD_DATA\[1\] " "To Node      : rCCD_DATA\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : n/a " "Launch Clock : n/a" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Max Delay Exception      : 5.000 " "Max Delay Exception      : 5.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  iExt  GPIO_1\[10\] " "     0.000      0.000  R  iExt  GPIO_1\[10\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 390 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.711      0.711 RR  CELL  rCCD_DATA\[1\] " "     0.711      0.711 RR  CELL  rCCD_DATA\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rCCD_DATA[1] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 468 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.000      5.000           latch edge time " "     5.000      5.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.605      1.605  R        clock network delay " "     6.605      1.605  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.570     -0.035     uTsu  rCCD_DATA\[1\] " "     6.570     -0.035     uTsu  rCCD_DATA\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rCCD_DATA[1] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 468 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.711 " "Data Arrival Time  :     0.711" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.570 " "Data Required Time :     6.570" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.859  " "Slack              :     5.859 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152805 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.136 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.136" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152807 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152807 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.136  " "Path #1: Setup slack is 15.136 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reset_Delay:u1\|oRST_1 " "To Node      : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.113      2.113  R        clock network delay " "     2.113      2.113  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.254      0.141     uTco  Reset_Delay:u1\|oRST_1 " "     2.254      0.141     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.254      0.000 RR  CELL  u1\|oRST_1\|regout " "     2.254      0.000 RR  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.482      2.228 RR    IC  u1\|oRST_1~0\|datac " "     4.482      2.228 RR    IC  u1\|oRST_1~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~0 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.589      0.107 RR  CELL  u1\|oRST_1~0\|combout " "     4.589      0.107 RR  CELL  u1\|oRST_1~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~0 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.860      2.271 RR    IC  u1\|oRST_1~1\|datac " "     6.860      2.271 RR    IC  u1\|oRST_1~1\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.967      0.107 RR  CELL  u1\|oRST_1~1\|combout " "     6.967      0.107 RR  CELL  u1\|oRST_1~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.967      0.000 RR    IC  u1\|oRST_1\|datain " "     6.967      0.000 RR    IC  u1\|oRST_1\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.009      0.042 RR  CELL  Reset_Delay:u1\|oRST_1 " "     7.009      0.042 RR  CELL  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.113      2.113  R        clock network delay " "    22.113      2.113  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.145      0.032     uTsu  Reset_Delay:u1\|oRST_1 " "    22.145      0.032     uTsu  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.009 " "Data Arrival Time  :     7.009" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.145 " "Data Required Time :    22.145" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.136  " "Slack              :    15.136 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152808 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 26.506 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 26.506" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 26.506  " "Path #1: Setup slack is 26.506 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdptr_g\[2\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdptr_g\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\] " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.108      0.108  R        clock network delay " "     0.108      0.108  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.249      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdptr_g\[2\] " "     0.249      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdptr_g\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2] } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 74 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.249      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\|regout " "     0.249      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2] } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 74 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.617      0.368 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~4\|datab " "     0.617      0.368 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~4\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 30 18 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.792      0.175 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~4\|combout " "     0.792      0.175 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 30 18 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.075      0.283 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~5\|datac " "     1.075      0.283 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~5\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 30 18 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.182      0.107 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~5\|combout " "     1.182      0.107 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~5 } "NODE_NAME" } } { "db/cmpr_536.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/cmpr_536.tdf" 30 18 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.623      0.441 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~0\|datad " "     1.623      0.441 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~0\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.682      0.059 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~0\|combout " "     1.682      0.059 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~0 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.012      0.330 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|datab " "     2.012      0.330 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~1 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.192      0.180 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|combout " "     2.192      0.180 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdcnt_addr_ena~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena~1 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.790      0.598 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|datab " "     2.790      0.598 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~5 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.970      0.180 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|combout " "     2.970      0.180 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|_~5\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|_~5 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.165      0.195 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~6\|dataa " "     3.165      0.195 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~6\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]~6 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.345      0.180 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~6\|combout " "     3.345      0.180 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~6\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]~6 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.537      0.192 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~feeder\|datad " "     3.537      0.192 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~feeder\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]~feeder } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.596      0.059 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~feeder\|combout " "     3.596      0.059 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]~feeder\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]~feeder } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.596      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\|datain " "     3.596      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[7\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.638      0.042 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\] " "     3.638      0.042 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.112      0.112  R        clock network delay " "    30.112      0.112  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.144      0.032     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\] " "    30.144      0.032     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.638 " "Data Arrival Time  :     3.638" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    30.144 " "Data Required Time :    30.144" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    26.506  " "Slack              :    26.506 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152811 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : CCD_Capture:u2\|mSTART " "From Node    : CCD_Capture:u2\|mSTART" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : CCD_Capture:u2\|mSTART " "To Node      : CCD_Capture:u2\|mSTART" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CCD_PIXCLK " "Launch Clock : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.802      1.802  R        clock network delay " "     1.802      1.802  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.943      0.141     uTco  CCD_Capture:u2\|mSTART " "     1.943      0.141     uTco  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.943      0.000 RR  CELL  u2\|mSTART\|regout " "     1.943      0.000 RR  CELL  u2\|mSTART\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.943      0.000 RR    IC  u2\|mSTART~0\|datac " "     1.943      0.000 RR    IC  u2\|mSTART~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART~0 } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.184 RR  CELL  u2\|mSTART~0\|combout " "     2.127      0.184 RR  CELL  u2\|mSTART~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART~0 } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000 RR    IC  u2\|mSTART\|datain " "     2.127      0.000 RR    IC  u2\|mSTART\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.169      0.042 RR  CELL  CCD_Capture:u2\|mSTART " "     2.169      0.042 RR  CELL  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.802      1.802  R        clock network delay " "     1.802      1.802  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.954      0.152      uTh  CCD_Capture:u2\|mSTART " "     1.954      0.152      uTh  CCD_Capture:u2\|mSTART" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|mSTART } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 76 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.169 " "Data Arrival Time  :     2.169" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.954 " "Data Required Time :     1.954" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152820 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|Cont\[0\] " "From Node    : Reset_Delay:u1\|Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reset_Delay:u1\|Cont\[0\] " "To Node      : Reset_Delay:u1\|Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.754      1.754  R        clock network delay " "     1.754      1.754  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.895      0.141     uTco  Reset_Delay:u1\|Cont\[0\] " "     1.895      0.141     uTco  Reset_Delay:u1\|Cont\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.895      0.000 FF  CELL  u1\|Cont\[0\]\|regout " "     1.895      0.000 FF  CELL  u1\|Cont\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.895      0.000 FF    IC  u1\|Cont\[0\]~63\|datac " "     1.895      0.000 FF    IC  u1\|Cont\[0\]~63\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0]~63 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.079      0.184 FR  CELL  u1\|Cont\[0\]~63\|combout " "     2.079      0.184 FR  CELL  u1\|Cont\[0\]~63\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0]~63 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.079      0.000 RR    IC  u1\|Cont\[0\]\|datain " "     2.079      0.000 RR    IC  u1\|Cont\[0\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.121      0.042 RR  CELL  Reset_Delay:u1\|Cont\[0\] " "     2.121      0.042 RR  CELL  Reset_Delay:u1\|Cont\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.754      1.754  R        clock network delay " "     1.754      1.754  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.906      0.152      uTh  Reset_Delay:u1\|Cont\[0\] " "     1.906      0.152      uTh  Reset_Delay:u1\|Cont\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|Cont[0] } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 63 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.121 " "Data Arrival Time  :     2.121" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.906 " "Data Required Time :     1.906" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152823 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152831 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152831 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "From Node    : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "To Node      : Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.085      0.085  R        clock network delay " "     0.085      0.085  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.226      0.141     uTco  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.226      0.141     uTco  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.226      0.000 RR  CELL  u7\|control1\|init_timer\[0\]\|regout " "     0.226      0.000 RR  CELL  u7\|control1\|init_timer\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.226      0.000 RR    IC  u7\|control1\|init_timer\[0\]~43\|datac " "     0.226      0.000 RR    IC  u7\|control1\|init_timer\[0\]~43\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]~43 } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.410      0.184 RR  CELL  u7\|control1\|init_timer\[0\]~43\|combout " "     0.410      0.184 RR  CELL  u7\|control1\|init_timer\[0\]~43\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]~43 } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.410      0.000 RR    IC  u7\|control1\|init_timer\[0\]\|datain " "     0.410      0.000 RR    IC  u7\|control1\|init_timer\[0\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.452      0.042 RR  CELL  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.452      0.042 RR  CELL  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.085      0.085  R        clock network delay " "     0.085      0.085  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.237      0.152      uTh  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\] " "     0.237      0.152      uTh  Sdram_Control_4Port:u7\|control_interface:control1\|init_timer\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|control_interface:control1|init_timer[0] } "NODE_NAME" } } { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/control_interface.v" 191 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.452 " "Data Arrival Time  :     0.452" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.237 " "Data Required Time :     0.237" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152832 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\] " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.110      0.110  R        clock network delay " "     0.110      0.110  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.251      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\] " "     0.251      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.251      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\|regout " "     0.251      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.251      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]~0\|datac " "     0.251      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]~0 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.435      0.184 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]~0\|combout " "     0.435      0.184 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]~0 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.435      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\|datain " "     0.435      0.000 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[1\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.477      0.042 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\] " "     0.477      0.042 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.110      0.110  R        clock network delay " "     0.110      0.110  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.262      0.152      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\] " "     0.262      0.152      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.477 " "Data Arrival Time  :     0.477" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.262 " "Data Required Time :     0.262" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152835 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.240 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.240" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{N/C\}\] " "-to_clock \[get_clocks \{N/C\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.240  " "Path #1: Hold slack is 1.240 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13 " "From Node    : Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_DQ\[29\] " "To Node      : DRAM_DQ\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : N/C " "Latch Clock  : N/C" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.102     -0.102  R        clock network delay " "    -0.102     -0.102  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.005      0.097     uTco  Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13 " "    -0.005      0.097     uTco  Sdram_Control_4Port:u8\|command:command1\|OE~_Duplicate_13" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13 } "NODE_NAME" } } { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/Sdram_Control_4Port/command.v" 86 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.240      1.245 RR  CELL  DRAM_DQ\[29\] " "     1.240      1.245 RR  CELL  DRAM_DQ\[29\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R  oExt  DRAM_DQ\[29\] " "     0.000      0.000  R  oExt  DRAM_DQ\[29\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "de2_70.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/de2_70.v" 265 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.240 " "Data Arrival Time  :     1.240" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.000 " "Data Required Time :     0.000" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.240  " "Slack              :     1.240 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152838 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -2.049 " "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -2.049" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is -2.049 (VIOLATED) " "Path #1: Recovery slack is -2.049 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RAW2RGB:u3\|oDval " "To Node      : RAW2RGB:u3\|oDval" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166720.000  166720.000           launch edge time " "166720.000  166720.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.113      2.113  R        clock network delay " "166722.113      2.113  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.254      0.141     uTco  Reset_Delay:u1\|oRST_1 " "166722.254      0.141     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.254      0.000 RR  CELL  u1\|oRST_1\|regout " "166722.254      0.000 RR  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.589      0.335 RR    IC  u1\|oRST_1~clkctrl\|inclk\[0\] " "166722.589      0.335 RR    IC  u1\|oRST_1~clkctrl\|inclk\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166722.589      0.000 RR  CELL  u1\|oRST_1~clkctrl\|outclk " "166722.589      0.000 RR  CELL  u1\|oRST_1~clkctrl\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166723.366      0.777 RR    IC  u3\|oDval\|aclr " "166723.366      0.777 RR    IC  u3\|oDval\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|oDval } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166723.811      0.445 RR  CELL  RAW2RGB:u3\|oDval " "166723.811      0.445 RR  CELL  RAW2RGB:u3\|oDval" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|oDval } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166720.001  166720.001           latch edge time " "166720.001  166720.001           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166721.730      1.729  R        clock network delay " "166721.730      1.729  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "166721.762      0.032     uTsu  RAW2RGB:u3\|oDval " "166721.762      0.032     uTsu  RAW2RGB:u3\|oDval" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u3|oDval } "NODE_NAME" } } { "raw2rgb.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/raw2rgb.v" 64 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  : 166723.811 " "Data Arrival Time  : 166723.811" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time : 166721.762 " "Data Required Time : 166721.762" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.049 (VIOLATED) " "Slack              :    -2.049 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152841 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.302 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.302" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152843 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152843 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.302  " "Path #1: Recovery slack is 2.302 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.463      0.130  F        clock network delay " "     3.463      0.130  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.604      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "     3.604      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.604      0.000 RR  CELL  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "     3.604      0.000 RR  CELL  u7\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.074      0.470 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|p0addr\|aclr " "     4.074      0.470 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|p0addr\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.519      0.445 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "     4.519      0.445 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.666      6.666           latch edge time " "     6.666      6.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.789      0.123  R        clock network delay " "     6.789      0.123  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.821      0.032     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "     6.821      0.032     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.519 " "Data Arrival Time  :     4.519" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.821 " "Data Required Time :     6.821" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.302  " "Slack              :     2.302 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152844 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.101 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.101" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.101  " "Path #1: Recovery slack is 14.101 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[2\] " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.105      0.105  F        clock network delay " "    15.105      0.105  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.246      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "    15.246      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.246      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "    15.246      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.598      0.352 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[2\]\|aclr " "    15.598      0.352 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter7a\[2\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.043      0.445 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[2\] " "    16.043      0.445 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.112      0.112  R        clock network delay " "    30.112      0.112  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.144      0.032     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[2\] " "    30.144      0.032     uTsu  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter7a\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 32 11 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.043 " "Data Arrival Time  :    16.043" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    30.144 " "Data Required Time :    30.144" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.101  " "Slack              :    14.101 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152846 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.793 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.793" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.793  " "Path #1: Recovery slack is 15.793 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_1 " "From Node    : Reset_Delay:u1\|oRST_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "To Node      : I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.113      2.113  R        clock network delay " "     2.113      2.113  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.254      0.141     uTco  Reset_Delay:u1\|oRST_1 " "     2.254      0.141     uTco  Reset_Delay:u1\|oRST_1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.254      0.000 FF  CELL  u1\|oRST_1\|regout " "     2.254      0.000 FF  CELL  u1\|oRST_1\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_1 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 47 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.483      2.229 FF    IC  u9\|i2c_reset~0\|datac " "     4.483      2.229 FF    IC  u9\|i2c_reset~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.590      0.107 FR  CELL  u9\|i2c_reset~0\|combout " "     4.590      0.107 FR  CELL  u9\|i2c_reset~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.698      0.108 RR    IC  u9\|i2c_reset\|datad " "     4.698      0.108 RR    IC  u9\|i2c_reset\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.757      0.059 RR  CELL  u9\|i2c_reset\|combout " "     4.757      0.059 RR  CELL  u9\|i2c_reset\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.944      0.187 RR    IC  u9\|mI2C_CTRL_CLK\|aclr " "     4.944      0.187 RR    IC  u9\|mI2C_CTRL_CLK\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.389      0.445 RF  CELL  I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "     5.389      0.445 RF  CELL  I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.150      1.150  R        clock network delay " "    21.150      1.150  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.182      0.032     uTsu  I2C_CCD_Config:u9\|mI2C_CTRL_CLK " "    21.182      0.032     uTsu  I2C_CCD_Config:u9\|mI2C_CTRL_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CTRL_CLK } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.389 " "Data Arrival Time  :     5.389" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.182 " "Data Required Time :    21.182" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.793  " "Slack              :    15.793 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152848 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.224 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.224" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK_50\}\] " "-to_clock \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.224  " "Path #1: Removal slack is 1.224 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : I2C_CCD_Config:u9\|iexposure_adj_delay\[2\] " "From Node    : I2C_CCD_Config:u9\|iexposure_adj_delay\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\] " "To Node      : I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK_50 " "Latch Clock  : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.754      1.754  R        clock network delay " "     1.754      1.754  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.895      0.141     uTco  I2C_CCD_Config:u9\|iexposure_adj_delay\[2\] " "     1.895      0.141     uTco  I2C_CCD_Config:u9\|iexposure_adj_delay\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|iexposure_adj_delay[2] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.895      0.000 FF  CELL  u9\|iexposure_adj_delay\[2\]\|regout " "     1.895      0.000 FF  CELL  u9\|iexposure_adj_delay\[2\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|iexposure_adj_delay[2] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.055      0.160 FF    IC  u9\|i2c_reset~0\|datab " "     2.055      0.160 FF    IC  u9\|i2c_reset~0\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.230      0.175 FR  CELL  u9\|i2c_reset~0\|combout " "     2.230      0.175 FR  CELL  u9\|i2c_reset~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset~0 } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.338      0.108 RR    IC  u9\|i2c_reset\|datad " "     2.338      0.108 RR    IC  u9\|i2c_reset\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.397      0.059 RR  CELL  u9\|i2c_reset\|combout " "     2.397      0.059 RR  CELL  u9\|i2c_reset\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|i2c_reset } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 172 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.688      0.291 RR    IC  u9\|mI2C_CLK_DIV\[0\]\|aclr " "     2.688      0.291 RR    IC  u9\|mI2C_CLK_DIV\[0\]\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CLK_DIV[0] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 194 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.133      0.445 RF  CELL  I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\] " "     3.133      0.445 RF  CELL  I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CLK_DIV[0] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 194 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.757      1.757  R        clock network delay " "     1.757      1.757  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.909      0.152      uTh  I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\] " "     1.909      0.152      uTh  I2C_CCD_Config:u9\|mI2C_CLK_DIV\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u9|mI2C_CLK_DIV[0] } "NODE_NAME" } } { "i2c_ccd_config.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/i2c_ccd_config.v" 194 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.133 " "Data Arrival Time  :     3.133" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.909 " "Data Required Time :     1.909" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.224  " "Slack              :     1.224 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.628 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.628" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CCD_PIXCLK\}\] " "-to_clock \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.628  " "Path #1: Removal slack is 1.628 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reset_Delay:u1\|oRST_2 " "From Node    : Reset_Delay:u1\|oRST_2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : CCD_Capture:u2\|Pre_FVAL " "To Node      : CCD_Capture:u2\|Pre_FVAL" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK_50 " "Launch Clock : iCLK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CCD_PIXCLK " "Latch Clock  : CCD_PIXCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.761      1.761  R        clock network delay " "     1.761      1.761  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.902      0.141     uTco  Reset_Delay:u1\|oRST_2 " "     1.902      0.141     uTco  Reset_Delay:u1\|oRST_2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.902      0.000 RR  CELL  u1\|oRST_2\|regout " "     1.902      0.000 RR  CELL  u1\|oRST_2\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2 } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.297      0.395 RR    IC  u1\|oRST_2~clkctrl\|inclk\[0\] " "     2.297      0.395 RR    IC  u1\|oRST_2~clkctrl\|inclk\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.297      0.000 RR  CELL  u1\|oRST_2~clkctrl\|outclk " "     2.297      0.000 RR  CELL  u1\|oRST_2~clkctrl\|outclk" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u1|oRST_2~clkctrl } "NODE_NAME" } } { "reset_delay.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/reset_delay.v" 48 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.111      0.814 RR    IC  u2\|Pre_FVAL\|aclr " "     3.111      0.814 RR    IC  u2\|Pre_FVAL\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|Pre_FVAL } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.556      0.445 RR  CELL  CCD_Capture:u2\|Pre_FVAL " "     3.556      0.445 RR  CELL  CCD_Capture:u2\|Pre_FVAL" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|Pre_FVAL } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.776      1.776  R        clock network delay " "     1.776      1.776  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.928      0.152      uTh  CCD_Capture:u2\|Pre_FVAL " "     1.928      0.152      uTh  CCD_Capture:u2\|Pre_FVAL" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u2|Pre_FVAL } "NODE_NAME" } } { "ccd_capture.v" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/ccd_capture.v" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.556 " "Data Arrival Time  :     3.556" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.928 " "Data Required Time :     1.928" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.628  " "Slack              :     1.628 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152854 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.919 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.919" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.919  " "Path #1: Removal slack is 3.919 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a2 " "To Node      : Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : sdram_pll:u6\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Latch Clock  : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.453      0.120  F        clock network delay " "     3.453      0.120  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.594      0.141     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "     3.594      0.141     uTco  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.594      0.000 RR  CELL  u8\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "     3.594      0.000 RR  CELL  u8\|write_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.746      0.152 RR    IC  u8\|write_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a2\|aclr " "     3.746      0.152 RR    IC  u8\|write_fifo1\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity6a2\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 42 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.191      0.445 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a2 " "     4.191      0.445 RR  CELL  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 42 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.120      0.120  R        clock network delay " "     0.120      0.120  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.272      0.152      uTh  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a2 " "     0.272      0.152      uTh  Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|sub_parity6a2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/a_graycounter_o96.tdf" 42 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.191 " "Data Arrival Time  :     4.191" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.272 " "Data Required Time :     0.272" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.919  " "Slack              :     3.919 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152856 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 15.581 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 15.581" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 15.581  " "Path #1: Removal slack is 15.581 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "From Node    : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "To Node      : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : vga_pll:u5\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Latch Clock  : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.105      0.105  F        clock network delay " "    15.105      0.105  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.246      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\] " "    15.246      0.141     uTco  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\|dffe16a\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.246      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout " "    15.246      0.000 RR  CELL  u7\|read_fifo1\|dcfifo_component\|auto_generated\|rdaclr\|dffe16a\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] } "NODE_NAME" } } { "db/dffpipe_ngh.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dffpipe_ngh.tdf" 32 9 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.393      0.147 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|p0addr\|aclr " "    15.393      0.147 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|p0addr\|aclr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.838      0.445 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "    15.838      0.445 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.105      0.105  R        clock network delay " "     0.105      0.105  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.257      0.152      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr " "     0.257      0.152      uTh  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|p0addr" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/tjmer2.MONASH/GIT/ECE4063/db/dcfifo_m2o1.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.838 " "Data Arrival Time  :    15.838" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.257 " "Data Required Time :     0.257" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.581  " "Slack              :    15.581 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152858 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 0.953  " "Path #1: slack is 0.953 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk0 " "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_3 " "     0.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  iCLK_50_3\|combout " "     0.571      0.571 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.976      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     1.976      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.775     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[0\] " "    -1.775     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.023      0.752 RR    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    -1.023      0.752 RR    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.023      0.000 RR  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk " "    -1.023      0.000 RR  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.241      0.782 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1 " "    -0.241      0.782 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.170      0.411 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "     0.170      0.411 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      3.333           launch edge time " "     3.333      3.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      0.000           source latency " "     3.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.333      0.000           iCLK_50_3 " "     3.333      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.904      0.571 RR  CELL  iCLK_50_3\|combout " "     3.904      0.571 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.309      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     5.309      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.558     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[0\] " "     1.558     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.310      0.752 FF    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     2.310      0.752 FF    IC  u6\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.310      0.000 FF  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk " "     2.310      0.000 FF  CELL  u6\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.092      0.782 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1 " "     3.092      0.782 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.503      0.411 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0 " "     3.503      0.411 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10~portb_memory_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.380 " "Required Width   :     2.380" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.333 " "Actual Width     :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     0.953 " "Slack            :     0.953" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152868 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{sdram_pll:u6\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152869 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152869 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152869 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.333  " "Path #1: slack is 3.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : oDRAM0_CLK " "Node             : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk1 " "Clock            : sdram_pll:u6\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666     -1.666           launch edge time " "    -1.666     -1.666           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666      0.000           source latency " "    -1.666      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.666      0.000           iCLK_50_3 " "    -1.666      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.095      0.571 RR  CELL  iCLK_50_3\|combout " "    -1.095      0.571 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.310      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     0.310      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.441     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[1\] " "    -3.441     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.689      0.752 RR    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    -2.689      0.752 RR    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.689      0.000 RR  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk " "    -2.689      0.000 RR  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.682      1.007 RR    IC  oDRAM0_CLK\|datain " "    -1.682      1.007 RR    IC  oDRAM0_CLK\|datain" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.164      1.518 RR  CELL  oDRAM0_CLK " "    -0.164      1.518 RR  CELL  oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      1.667           launch edge time " "     1.667      1.667           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      0.000           source latency " "     1.667      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.667      0.000           iCLK_50_3 " "     1.667      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.238      0.571 RR  CELL  iCLK_50_3\|combout " "     2.238      0.571 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.643      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\] " "     3.643      1.405 RR    IC  u6\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.108     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[1\] " "    -0.108     -3.751 RR  CELL  u6\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.644      0.752 FF    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.644      0.752 FF    IC  u6\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.644      0.000 FF  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk " "     0.644      0.000 FF  CELL  u6\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.651      1.007 FF    IC  oDRAM0_CLK\|datain " "     1.651      1.007 FF    IC  oDRAM0_CLK\|datain" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.169      1.518 FF  CELL  oDRAM0_CLK " "     3.169      1.518 FF  CELL  oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.333 " "Actual Width     :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.333 " "Slack            :     3.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152870 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{oDRAM0_CLK\}\] " "Targets: \[get_clocks \{oDRAM0_CLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152871 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152871 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.889  " "Path #1: slack is 3.889 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : oDRAM0_CLK " "Node             : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : oDRAM0_CLK " "Clock            : oDRAM0_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.777 " "Required Width   :     2.777" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     6.666 " "Actual Width     :     6.666" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.889 " "Slack            :     3.889" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152871 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152871 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152871 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CCD_PIXCLK\}\] " "Targets: \[get_clocks \{CCD_PIXCLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 5.953  " "Path #1: slack is 5.953 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CCD_PIXCLK " "Clock            : CCD_PIXCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           GPIO_CLKIN_N1 " "     0.000      0.000           GPIO_CLKIN_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  GPIO_CLKIN_N1\|combout " "     0.571      0.571 RR  CELL  GPIO_CLKIN_N1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.640      0.069 RR    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\] " "     0.640      0.069 RR    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.640      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl\|outclk " "     0.640      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.407      0.767 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1 " "     1.407      0.767 RR    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.838      0.431 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "     1.838      0.431 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           GPIO_CLKIN_N1 " "     8.333      0.000           GPIO_CLKIN_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.904      0.571 FF  CELL  GPIO_CLKIN_N1\|combout " "     8.904      0.571 FF  CELL  GPIO_CLKIN_N1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.973      0.069 FF    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\] " "     8.973      0.069 FF    IC  GPIO_CLKIN_N1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.973      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl\|outclk " "     8.973      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.740      0.767 FF    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1 " "     9.740      0.767 FF    IC  u7\|write_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.171      0.431 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0 " "    10.171      0.431 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0~portb_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.380 " "Required Width   :     2.380" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     5.953 " "Slack            :     5.953" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152877 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50\}\] " "Targets: \[get_clocks \{iCLK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.000  " "Path #1: slack is 9.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : I2C_CCD_Config:u9\|combo_cnt\[0\] " "Node             : I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50 " "Clock            : iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50 " "     0.000      0.000           iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.541      0.541 RR  CELL  iCLK_50\|combout " "     0.541      0.541 RR  CELL  iCLK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.609      0.068 RR    IC  iCLK_50~clkctrl\|inclk\[0\] " "     0.609      0.068 RR    IC  iCLK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.609      0.000 RR  CELL  iCLK_50~clkctrl\|outclk " "     0.609      0.000 RR  CELL  iCLK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.429      0.820 RR    IC  u9\|combo_cnt\[0\]\|clk " "     1.429      0.820 RR    IC  u9\|combo_cnt\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.751      0.322 RR  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\] " "     1.751      0.322 RR  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50 " "    10.000      0.000           iCLK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.541      0.541 FF  CELL  iCLK_50\|combout " "    10.541      0.541 FF  CELL  iCLK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.609      0.068 FF    IC  iCLK_50~clkctrl\|inclk\[0\] " "    10.609      0.068 FF    IC  iCLK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.609      0.000 FF  CELL  iCLK_50~clkctrl\|outclk " "    10.609      0.000 FF  CELL  iCLK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.429      0.820 FF    IC  u9\|combo_cnt\[0\]\|clk " "    11.429      0.820 FF    IC  u9\|combo_cnt\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.751      0.322 FF  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\] " "    11.751      0.322 FF  CELL  I2C_CCD_Config:u9\|combo_cnt\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.000 " "Required Width   :     1.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.000 " "Slack            :     9.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152879 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50_2\}\] " "Targets: \[get_clocks \{iCLK_50_2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152880 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152880 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152880 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152880 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 10.000  " "Path #1: slack is 10.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : iCLK_50_2\|combout " "Node             : iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50_2 " "Clock            : iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_2 " "     0.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.561      0.561 RR  CELL  iCLK_50_2\|combout " "     0.561      0.561 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50_2 " "    10.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.561      0.561 FF  CELL  iCLK_50_2\|combout " "    10.561      0.561 FF  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    10.000 " "Slack            :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152881 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{iCLK_50_3\}\] " "Targets: \[get_clocks \{iCLK_50_3\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 10.000  " "Path #1: slack is 10.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : iCLK_50_3\|combout " "Node             : iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : iCLK_50_3 " "Clock            : iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_3 " "     0.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  iCLK_50_3\|combout " "     0.571      0.571 RR  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           iCLK_50_3 " "    10.000      0.000           iCLK_50_3" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.571      0.571 FF  CELL  iCLK_50_3\|combout " "    10.571      0.571 FF  CELL  iCLK_50_3\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    10.000 " "Slack            :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152882 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{vga_pll:u5\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152885 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152885 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152885 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152885 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.873  " "Path #1: slack is 12.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "Node             : Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : vga_pll:u5\|altpll:altpll_component\|_clk0 " "Clock            : vga_pll:u5\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           iCLK_50_2 " "     0.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.561      0.561 RR  CELL  iCLK_50_2\|combout " "     0.561      0.561 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.964      1.403 RR    IC  u5\|altpll_component\|pll\|inclk\[0\] " "     1.964      1.403 RR    IC  u5\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.787     -3.751 RR  CELL  u5\|altpll_component\|pll\|clk\[0\] " "    -1.787     -3.751 RR  CELL  u5\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.040      0.747 RR    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    -1.040      0.747 RR    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.040      0.000 RR  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk " "    -1.040      0.000 RR  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.254      0.786 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0 " "    -0.254      0.786 RR    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.155      0.409 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "     0.155      0.409 RR  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000     15.000           launch edge time " "    15.000     15.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000      0.000           source latency " "    15.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.000      0.000           iCLK_50_2 " "    15.000      0.000           iCLK_50_2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.561      0.561 RR  CELL  iCLK_50_2\|combout " "    15.561      0.561 RR  CELL  iCLK_50_2\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.964      1.403 RR    IC  u5\|altpll_component\|pll\|inclk\[0\] " "    16.964      1.403 RR    IC  u5\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.213     -3.751 RR  CELL  u5\|altpll_component\|pll\|clk\[0\] " "    13.213     -3.751 RR  CELL  u5\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.960      0.747 FF    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    13.960      0.747 FF    IC  u5\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.960      0.000 FF  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk " "    13.960      0.000 FF  CELL  u5\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.746      0.786 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0 " "    14.746      0.786 FF    IC  u7\|read_fifo1\|dcfifo_component\|auto_generated\|fifo_ram\|altsyncram14\|ram_block15a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.155      0.409 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "    15.155      0.409 FF  CELL  Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    15.000 " "Actual Width     :    15.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.873 " "Slack            :    12.873" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152886 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CCD_MCLK\}\] " "Targets: \[get_clocks \{CCD_MCLK\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152887 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152887 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152887 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152887 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.223  " "Path #1: slack is 37.223 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152887 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : GPIO_CLKOUT_N1 " "Node             : GPIO_CLKOUT_N1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152887 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CCD_MCLK " "Clock            : CCD_MCLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152887 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152887 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.777 " "Required Width   :     2.777" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152887 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152887 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.223 " "Slack            :    37.223" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152887 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152887 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152887 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1463994152887 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463994152958 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463994152960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463994153188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 19:02:33 2016 " "Processing ended: Mon May 23 19:02:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463994153188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463994153188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463994153188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463994153188 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463994154450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463994154451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 19:02:34 2016 " "Processing started: Mon May 23 19:02:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463994154451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463994154451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE2_70 -c DE2_70 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463994154452 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "DE2_70.vo\", \"DE2_70_fast.vo DE2_70_v.sdo DE2_70_v_fast.sdo C:/Users/tjmer2.MONASH/GIT/ECE4063/simulation/modelsim/ simulation " "Generated files \"DE2_70.vo\", \"DE2_70_fast.vo\", \"DE2_70_v.sdo\" and \"DE2_70_v_fast.sdo\" in directory \"C:/Users/tjmer2.MONASH/GIT/ECE4063/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1463994155945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463994156041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 19:02:36 2016 " "Processing ended: Mon May 23 19:02:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463994156041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463994156041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463994156041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463994156041 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 752 s " "Quartus II Full Compilation was successful. 0 errors, 752 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463994156745 ""}
