/*
 * Generated by asn1c-0.9.29 (http://lionet.info/asn1c)
 * From ASN.1 module "NR-RRC-Definitions"
 * 	found in "/home/matilde/nr-sl-app/openairinterface5g/openair2/RRC/NR/MESSAGES/ASN.1/nr-rrc-17.3.0.asn1"
 * 	`asn1c -pdu=all -fcompound-names -gen-UPER -no-gen-BER -no-gen-JER -no-gen-OER -gen-APER -no-gen-example -findirect-choice -D /home/matilde/nr-sl-app/openairinterface5g/cmake_targets/ran_build/build/openair2/RRC/NR/MESSAGES`
 */

#ifndef	_NR_BandNR_H_
#define	_NR_BandNR_H_


#include <asn_application.h>

/* Including external dependencies */
#include "NR_FreqBandIndicatorNR.h"
#include <BIT_STRING.h>
#include <NativeEnumerated.h>
#include <constr_SEQUENCE.h>
#include <constr_CHOICE.h>
#include <NativeInteger.h>
#include <asn_SEQUENCE_OF.h>
#include <constr_SEQUENCE_OF.h>

#ifdef __cplusplus
extern "C" {
#endif

/* Dependencies */
typedef enum NR_BandNR__extendedCP {
	NR_BandNR__extendedCP_supported	= 0
} e_NR_BandNR__extendedCP;
typedef enum NR_BandNR__multipleTCI {
	NR_BandNR__multipleTCI_supported	= 0
} e_NR_BandNR__multipleTCI;
typedef enum NR_BandNR__bwp_WithoutRestriction {
	NR_BandNR__bwp_WithoutRestriction_supported	= 0
} e_NR_BandNR__bwp_WithoutRestriction;
typedef enum NR_BandNR__bwp_SameNumerology {
	NR_BandNR__bwp_SameNumerology_upto2	= 0,
	NR_BandNR__bwp_SameNumerology_upto4	= 1
} e_NR_BandNR__bwp_SameNumerology;
typedef enum NR_BandNR__bwp_DiffNumerology {
	NR_BandNR__bwp_DiffNumerology_upto4	= 0
} e_NR_BandNR__bwp_DiffNumerology;
typedef enum NR_BandNR__crossCarrierScheduling_SameSCS {
	NR_BandNR__crossCarrierScheduling_SameSCS_supported	= 0
} e_NR_BandNR__crossCarrierScheduling_SameSCS;
typedef enum NR_BandNR__pdsch_256QAM_FR2 {
	NR_BandNR__pdsch_256QAM_FR2_supported	= 0
} e_NR_BandNR__pdsch_256QAM_FR2;
typedef enum NR_BandNR__pusch_256QAM {
	NR_BandNR__pusch_256QAM_supported	= 0
} e_NR_BandNR__pusch_256QAM;
typedef enum NR_BandNR__ue_PowerClass {
	NR_BandNR__ue_PowerClass_pc1	= 0,
	NR_BandNR__ue_PowerClass_pc2	= 1,
	NR_BandNR__ue_PowerClass_pc3	= 2,
	NR_BandNR__ue_PowerClass_pc4	= 3
} e_NR_BandNR__ue_PowerClass;
typedef enum NR_BandNR__rateMatchingLTE_CRS {
	NR_BandNR__rateMatchingLTE_CRS_supported	= 0
} e_NR_BandNR__rateMatchingLTE_CRS;
typedef enum NR_BandNR__channelBWs_DL_PR {
	NR_BandNR__channelBWs_DL_PR_NOTHING,	/* No components present */
	NR_BandNR__channelBWs_DL_PR_fr1,
	NR_BandNR__channelBWs_DL_PR_fr2
} NR_BandNR__channelBWs_DL_PR;
typedef enum NR_BandNR__channelBWs_UL_PR {
	NR_BandNR__channelBWs_UL_PR_NOTHING,	/* No components present */
	NR_BandNR__channelBWs_UL_PR_fr1,
	NR_BandNR__channelBWs_UL_PR_fr2
} NR_BandNR__channelBWs_UL_PR;
typedef enum NR_BandNR__ext1__maxUplinkDutyCycle_PC2_FR1 {
	NR_BandNR__ext1__maxUplinkDutyCycle_PC2_FR1_n60	= 0,
	NR_BandNR__ext1__maxUplinkDutyCycle_PC2_FR1_n70	= 1,
	NR_BandNR__ext1__maxUplinkDutyCycle_PC2_FR1_n80	= 2,
	NR_BandNR__ext1__maxUplinkDutyCycle_PC2_FR1_n90	= 3,
	NR_BandNR__ext1__maxUplinkDutyCycle_PC2_FR1_n100	= 4
} e_NR_BandNR__ext1__maxUplinkDutyCycle_PC2_FR1;
typedef enum NR_BandNR__ext2__pucch_SpatialRelInfoMAC_CE {
	NR_BandNR__ext2__pucch_SpatialRelInfoMAC_CE_supported	= 0
} e_NR_BandNR__ext2__pucch_SpatialRelInfoMAC_CE;
typedef enum NR_BandNR__ext2__powerBoosting_pi2BPSK {
	NR_BandNR__ext2__powerBoosting_pi2BPSK_supported	= 0
} e_NR_BandNR__ext2__powerBoosting_pi2BPSK;
typedef enum NR_BandNR__ext3__maxUplinkDutyCycle_FR2 {
	NR_BandNR__ext3__maxUplinkDutyCycle_FR2_n15	= 0,
	NR_BandNR__ext3__maxUplinkDutyCycle_FR2_n20	= 1,
	NR_BandNR__ext3__maxUplinkDutyCycle_FR2_n25	= 2,
	NR_BandNR__ext3__maxUplinkDutyCycle_FR2_n30	= 3,
	NR_BandNR__ext3__maxUplinkDutyCycle_FR2_n40	= 4,
	NR_BandNR__ext3__maxUplinkDutyCycle_FR2_n50	= 5,
	NR_BandNR__ext3__maxUplinkDutyCycle_FR2_n60	= 6,
	NR_BandNR__ext3__maxUplinkDutyCycle_FR2_n70	= 7,
	NR_BandNR__ext3__maxUplinkDutyCycle_FR2_n80	= 8,
	NR_BandNR__ext3__maxUplinkDutyCycle_FR2_n90	= 9,
	NR_BandNR__ext3__maxUplinkDutyCycle_FR2_n100	= 10
} e_NR_BandNR__ext3__maxUplinkDutyCycle_FR2;
typedef enum NR_BandNR__ext4__channelBWs_DL_v1590_PR {
	NR_BandNR__ext4__channelBWs_DL_v1590_PR_NOTHING,	/* No components present */
	NR_BandNR__ext4__channelBWs_DL_v1590_PR_fr1,
	NR_BandNR__ext4__channelBWs_DL_v1590_PR_fr2
} NR_BandNR__ext4__channelBWs_DL_v1590_PR;
typedef enum NR_BandNR__ext4__channelBWs_UL_v1590_PR {
	NR_BandNR__ext4__channelBWs_UL_v1590_PR_NOTHING,	/* No components present */
	NR_BandNR__ext4__channelBWs_UL_v1590_PR_fr1,
	NR_BandNR__ext4__channelBWs_UL_v1590_PR_fr2
} NR_BandNR__ext4__channelBWs_UL_v1590_PR;
typedef enum NR_BandNR__ext6__cancelOverlappingPUSCH_r16 {
	NR_BandNR__ext6__cancelOverlappingPUSCH_r16_supported	= 0
} e_NR_BandNR__ext6__cancelOverlappingPUSCH_r16;
typedef enum NR_BandNR__ext6__overlapRateMatchingEUTRA_CRS_r16 {
	NR_BandNR__ext6__overlapRateMatchingEUTRA_CRS_r16_supported	= 0
} e_NR_BandNR__ext6__overlapRateMatchingEUTRA_CRS_r16;
typedef enum NR_BandNR__ext6__pdsch_MappingTypeB_Alt_r16 {
	NR_BandNR__ext6__pdsch_MappingTypeB_Alt_r16_supported	= 0
} e_NR_BandNR__ext6__pdsch_MappingTypeB_Alt_r16;
typedef enum NR_BandNR__ext6__oneSlotPeriodicTRS_r16 {
	NR_BandNR__ext6__oneSlotPeriodicTRS_r16_supported	= 0
} e_NR_BandNR__ext6__oneSlotPeriodicTRS_r16;
typedef enum NR_BandNR__ext6__simulSRS_MIMO_TransWithinBand_r16 {
	NR_BandNR__ext6__simulSRS_MIMO_TransWithinBand_r16_n2	= 0
} e_NR_BandNR__ext6__simulSRS_MIMO_TransWithinBand_r16;
typedef enum NR_BandNR__ext6__channelBW_DL_IAB_r16_PR {
	NR_BandNR__ext6__channelBW_DL_IAB_r16_PR_NOTHING,	/* No components present */
	NR_BandNR__ext6__channelBW_DL_IAB_r16_PR_fr1_100mhz,
	NR_BandNR__ext6__channelBW_DL_IAB_r16_PR_fr2_200mhz
} NR_BandNR__ext6__channelBW_DL_IAB_r16_PR;
typedef enum NR_BandNR__ext6__channelBW_DL_IAB_r16__fr1_100mhz__scs_15kHz {
	NR_BandNR__ext6__channelBW_DL_IAB_r16__fr1_100mhz__scs_15kHz_supported	= 0
} e_NR_BandNR__ext6__channelBW_DL_IAB_r16__fr1_100mhz__scs_15kHz;
typedef enum NR_BandNR__ext6__channelBW_DL_IAB_r16__fr1_100mhz__scs_30kHz {
	NR_BandNR__ext6__channelBW_DL_IAB_r16__fr1_100mhz__scs_30kHz_supported	= 0
} e_NR_BandNR__ext6__channelBW_DL_IAB_r16__fr1_100mhz__scs_30kHz;
typedef enum NR_BandNR__ext6__channelBW_DL_IAB_r16__fr1_100mhz__scs_60kHz {
	NR_BandNR__ext6__channelBW_DL_IAB_r16__fr1_100mhz__scs_60kHz_supported	= 0
} e_NR_BandNR__ext6__channelBW_DL_IAB_r16__fr1_100mhz__scs_60kHz;
typedef enum NR_BandNR__ext6__channelBW_DL_IAB_r16__fr2_200mhz__scs_60kHz {
	NR_BandNR__ext6__channelBW_DL_IAB_r16__fr2_200mhz__scs_60kHz_supported	= 0
} e_NR_BandNR__ext6__channelBW_DL_IAB_r16__fr2_200mhz__scs_60kHz;
typedef enum NR_BandNR__ext6__channelBW_DL_IAB_r16__fr2_200mhz__scs_120kHz {
	NR_BandNR__ext6__channelBW_DL_IAB_r16__fr2_200mhz__scs_120kHz_supported	= 0
} e_NR_BandNR__ext6__channelBW_DL_IAB_r16__fr2_200mhz__scs_120kHz;
typedef enum NR_BandNR__ext6__channelBW_UL_IAB_r16_PR {
	NR_BandNR__ext6__channelBW_UL_IAB_r16_PR_NOTHING,	/* No components present */
	NR_BandNR__ext6__channelBW_UL_IAB_r16_PR_fr1_100mhz,
	NR_BandNR__ext6__channelBW_UL_IAB_r16_PR_fr2_200mhz
} NR_BandNR__ext6__channelBW_UL_IAB_r16_PR;
typedef enum NR_BandNR__ext6__channelBW_UL_IAB_r16__fr1_100mhz__scs_15kHz {
	NR_BandNR__ext6__channelBW_UL_IAB_r16__fr1_100mhz__scs_15kHz_supported	= 0
} e_NR_BandNR__ext6__channelBW_UL_IAB_r16__fr1_100mhz__scs_15kHz;
typedef enum NR_BandNR__ext6__channelBW_UL_IAB_r16__fr1_100mhz__scs_30kHz {
	NR_BandNR__ext6__channelBW_UL_IAB_r16__fr1_100mhz__scs_30kHz_supported	= 0
} e_NR_BandNR__ext6__channelBW_UL_IAB_r16__fr1_100mhz__scs_30kHz;
typedef enum NR_BandNR__ext6__channelBW_UL_IAB_r16__fr1_100mhz__scs_60kHz {
	NR_BandNR__ext6__channelBW_UL_IAB_r16__fr1_100mhz__scs_60kHz_supported	= 0
} e_NR_BandNR__ext6__channelBW_UL_IAB_r16__fr1_100mhz__scs_60kHz;
typedef enum NR_BandNR__ext6__channelBW_UL_IAB_r16__fr2_200mhz__scs_60kHz {
	NR_BandNR__ext6__channelBW_UL_IAB_r16__fr2_200mhz__scs_60kHz_supported	= 0
} e_NR_BandNR__ext6__channelBW_UL_IAB_r16__fr2_200mhz__scs_60kHz;
typedef enum NR_BandNR__ext6__channelBW_UL_IAB_r16__fr2_200mhz__scs_120kHz {
	NR_BandNR__ext6__channelBW_UL_IAB_r16__fr2_200mhz__scs_120kHz_supported	= 0
} e_NR_BandNR__ext6__channelBW_UL_IAB_r16__fr2_200mhz__scs_120kHz;
typedef enum NR_BandNR__ext6__rasterShift7dot5_IAB_r16 {
	NR_BandNR__ext6__rasterShift7dot5_IAB_r16_supported	= 0
} e_NR_BandNR__ext6__rasterShift7dot5_IAB_r16;
typedef enum NR_BandNR__ext6__ue_PowerClass_v1610 {
	NR_BandNR__ext6__ue_PowerClass_v1610_pc1dot5	= 0
} e_NR_BandNR__ext6__ue_PowerClass_v1610;
typedef enum NR_BandNR__ext6__condHandover_r16 {
	NR_BandNR__ext6__condHandover_r16_supported	= 0
} e_NR_BandNR__ext6__condHandover_r16;
typedef enum NR_BandNR__ext6__condHandoverFailure_r16 {
	NR_BandNR__ext6__condHandoverFailure_r16_supported	= 0
} e_NR_BandNR__ext6__condHandoverFailure_r16;
typedef enum NR_BandNR__ext6__condHandoverTwoTriggerEvents_r16 {
	NR_BandNR__ext6__condHandoverTwoTriggerEvents_r16_supported	= 0
} e_NR_BandNR__ext6__condHandoverTwoTriggerEvents_r16;
typedef enum NR_BandNR__ext6__condPSCellChange_r16 {
	NR_BandNR__ext6__condPSCellChange_r16_supported	= 0
} e_NR_BandNR__ext6__condPSCellChange_r16;
typedef enum NR_BandNR__ext6__condPSCellChangeTwoTriggerEvents_r16 {
	NR_BandNR__ext6__condPSCellChangeTwoTriggerEvents_r16_supported	= 0
} e_NR_BandNR__ext6__condPSCellChangeTwoTriggerEvents_r16;
typedef enum NR_BandNR__ext6__mpr_PowerBoost_FR2_r16 {
	NR_BandNR__ext6__mpr_PowerBoost_FR2_r16_supported	= 0
} e_NR_BandNR__ext6__mpr_PowerBoost_FR2_r16;
typedef enum NR_BandNR__ext6__activeConfiguredGrant_r16__maxNumberConfigsPerBWP_r16 {
	NR_BandNR__ext6__activeConfiguredGrant_r16__maxNumberConfigsPerBWP_r16_n1	= 0,
	NR_BandNR__ext6__activeConfiguredGrant_r16__maxNumberConfigsPerBWP_r16_n2	= 1,
	NR_BandNR__ext6__activeConfiguredGrant_r16__maxNumberConfigsPerBWP_r16_n4	= 2,
	NR_BandNR__ext6__activeConfiguredGrant_r16__maxNumberConfigsPerBWP_r16_n8	= 3,
	NR_BandNR__ext6__activeConfiguredGrant_r16__maxNumberConfigsPerBWP_r16_n12	= 4
} e_NR_BandNR__ext6__activeConfiguredGrant_r16__maxNumberConfigsPerBWP_r16;
typedef enum NR_BandNR__ext6__jointReleaseConfiguredGrantType2_r16 {
	NR_BandNR__ext6__jointReleaseConfiguredGrantType2_r16_supported	= 0
} e_NR_BandNR__ext6__jointReleaseConfiguredGrantType2_r16;
typedef enum NR_BandNR__ext6__jointReleaseSPS_r16 {
	NR_BandNR__ext6__jointReleaseSPS_r16_supported	= 0
} e_NR_BandNR__ext6__jointReleaseSPS_r16;
typedef enum NR_BandNR__ext6__simulSRS_TransWithinBand_r16 {
	NR_BandNR__ext6__simulSRS_TransWithinBand_r16_n2	= 0
} e_NR_BandNR__ext6__simulSRS_TransWithinBand_r16;
typedef enum NR_BandNR__ext6__trs_AdditionalBandwidth_r16 {
	NR_BandNR__ext6__trs_AdditionalBandwidth_r16_trs_AddBW_Set1	= 0,
	NR_BandNR__ext6__trs_AdditionalBandwidth_r16_trs_AddBW_Set2	= 1
} e_NR_BandNR__ext6__trs_AdditionalBandwidth_r16;
typedef enum NR_BandNR__ext6__handoverIntraF_IAB_r16 {
	NR_BandNR__ext6__handoverIntraF_IAB_r16_supported	= 0
} e_NR_BandNR__ext6__handoverIntraF_IAB_r16;
typedef enum NR_BandNR__ext8__handoverUTRA_FDD_r16 {
	NR_BandNR__ext8__handoverUTRA_FDD_r16_supported	= 0
} e_NR_BandNR__ext8__handoverUTRA_FDD_r16;
typedef enum NR_BandNR__ext8__enhancedUL_TransientPeriod_r16 {
	NR_BandNR__ext8__enhancedUL_TransientPeriod_r16_us2	= 0,
	NR_BandNR__ext8__enhancedUL_TransientPeriod_r16_us4	= 1,
	NR_BandNR__ext8__enhancedUL_TransientPeriod_r16_us7	= 2
} e_NR_BandNR__ext8__enhancedUL_TransientPeriod_r16;
typedef enum NR_BandNR__ext9__type1_PUSCH_RepetitionMultiSlots_v1650 {
	NR_BandNR__ext9__type1_PUSCH_RepetitionMultiSlots_v1650_supported	= 0
} e_NR_BandNR__ext9__type1_PUSCH_RepetitionMultiSlots_v1650;
typedef enum NR_BandNR__ext9__type2_PUSCH_RepetitionMultiSlots_v1650 {
	NR_BandNR__ext9__type2_PUSCH_RepetitionMultiSlots_v1650_supported	= 0
} e_NR_BandNR__ext9__type2_PUSCH_RepetitionMultiSlots_v1650;
typedef enum NR_BandNR__ext9__pusch_RepetitionMultiSlots_v1650 {
	NR_BandNR__ext9__pusch_RepetitionMultiSlots_v1650_supported	= 0
} e_NR_BandNR__ext9__pusch_RepetitionMultiSlots_v1650;
typedef enum NR_BandNR__ext9__configuredUL_GrantType1_v1650 {
	NR_BandNR__ext9__configuredUL_GrantType1_v1650_supported	= 0
} e_NR_BandNR__ext9__configuredUL_GrantType1_v1650;
typedef enum NR_BandNR__ext9__configuredUL_GrantType2_v1650 {
	NR_BandNR__ext9__configuredUL_GrantType2_v1650_supported	= 0
} e_NR_BandNR__ext9__configuredUL_GrantType2_v1650;
typedef enum NR_BandNR__ext10__enhancedSkipUplinkTxConfigured_v1660 {
	NR_BandNR__ext10__enhancedSkipUplinkTxConfigured_v1660_supported	= 0
} e_NR_BandNR__ext10__enhancedSkipUplinkTxConfigured_v1660;
typedef enum NR_BandNR__ext10__enhancedSkipUplinkTxDynamic_v1660 {
	NR_BandNR__ext10__enhancedSkipUplinkTxDynamic_v1660_supported	= 0
} e_NR_BandNR__ext10__enhancedSkipUplinkTxDynamic_v1660;
typedef enum NR_BandNR__ext11__maxUplinkDutyCycle_PC1dot5_MPE_FR1_r16 {
	NR_BandNR__ext11__maxUplinkDutyCycle_PC1dot5_MPE_FR1_r16_n10	= 0,
	NR_BandNR__ext11__maxUplinkDutyCycle_PC1dot5_MPE_FR1_r16_n15	= 1,
	NR_BandNR__ext11__maxUplinkDutyCycle_PC1dot5_MPE_FR1_r16_n20	= 2,
	NR_BandNR__ext11__maxUplinkDutyCycle_PC1dot5_MPE_FR1_r16_n25	= 3,
	NR_BandNR__ext11__maxUplinkDutyCycle_PC1dot5_MPE_FR1_r16_n30	= 4,
	NR_BandNR__ext11__maxUplinkDutyCycle_PC1dot5_MPE_FR1_r16_n40	= 5,
	NR_BandNR__ext11__maxUplinkDutyCycle_PC1dot5_MPE_FR1_r16_n50	= 6,
	NR_BandNR__ext11__maxUplinkDutyCycle_PC1dot5_MPE_FR1_r16_n60	= 7,
	NR_BandNR__ext11__maxUplinkDutyCycle_PC1dot5_MPE_FR1_r16_n70	= 8,
	NR_BandNR__ext11__maxUplinkDutyCycle_PC1dot5_MPE_FR1_r16_n80	= 9,
	NR_BandNR__ext11__maxUplinkDutyCycle_PC1dot5_MPE_FR1_r16_n90	= 10,
	NR_BandNR__ext11__maxUplinkDutyCycle_PC1dot5_MPE_FR1_r16_n100	= 11
} e_NR_BandNR__ext11__maxUplinkDutyCycle_PC1dot5_MPE_FR1_r16;
typedef enum NR_BandNR__ext11__txDiversity_r16 {
	NR_BandNR__ext11__txDiversity_r16_supported	= 0
} e_NR_BandNR__ext11__txDiversity_r16;
typedef enum NR_BandNR__ext12__pdsch_1024QAM_FR1_r17 {
	NR_BandNR__ext12__pdsch_1024QAM_FR1_r17_supported	= 0
} e_NR_BandNR__ext12__pdsch_1024QAM_FR1_r17;
typedef enum NR_BandNR__ext12__ue_PowerClass_v1700 {
	NR_BandNR__ext12__ue_PowerClass_v1700_pc5	= 0,
	NR_BandNR__ext12__ue_PowerClass_v1700_pc6	= 1,
	NR_BandNR__ext12__ue_PowerClass_v1700_pc7	= 2
} e_NR_BandNR__ext12__ue_PowerClass_v1700;
typedef enum NR_BandNR__ext12__rlm_Relaxation_r17 {
	NR_BandNR__ext12__rlm_Relaxation_r17_supported	= 0
} e_NR_BandNR__ext12__rlm_Relaxation_r17;
typedef enum NR_BandNR__ext12__bfd_Relaxation_r17 {
	NR_BandNR__ext12__bfd_Relaxation_r17_supported	= 0
} e_NR_BandNR__ext12__bfd_Relaxation_r17;
typedef enum NR_BandNR__ext12__cg_SDT_r17 {
	NR_BandNR__ext12__cg_SDT_r17_supported	= 0
} e_NR_BandNR__ext12__cg_SDT_r17;
typedef enum NR_BandNR__ext12__locationBasedCondHandover_r17 {
	NR_BandNR__ext12__locationBasedCondHandover_r17_supported	= 0
} e_NR_BandNR__ext12__locationBasedCondHandover_r17;
typedef enum NR_BandNR__ext12__timeBasedCondHandover_r17 {
	NR_BandNR__ext12__timeBasedCondHandover_r17_supported	= 0
} e_NR_BandNR__ext12__timeBasedCondHandover_r17;
typedef enum NR_BandNR__ext12__eventA4BasedCondHandover_r17 {
	NR_BandNR__ext12__eventA4BasedCondHandover_r17_supported	= 0
} e_NR_BandNR__ext12__eventA4BasedCondHandover_r17;
typedef enum NR_BandNR__ext12__mn_InitiatedCondPSCellChangeNRDC_r17 {
	NR_BandNR__ext12__mn_InitiatedCondPSCellChangeNRDC_r17_supported	= 0
} e_NR_BandNR__ext12__mn_InitiatedCondPSCellChangeNRDC_r17;
typedef enum NR_BandNR__ext12__sn_InitiatedCondPSCellChangeNRDC_r17 {
	NR_BandNR__ext12__sn_InitiatedCondPSCellChangeNRDC_r17_supported	= 0
} e_NR_BandNR__ext12__sn_InitiatedCondPSCellChangeNRDC_r17;
typedef enum NR_BandNR__ext12__pdcch_SkippingWithoutSSSG_r17 {
	NR_BandNR__ext12__pdcch_SkippingWithoutSSSG_r17_supported	= 0
} e_NR_BandNR__ext12__pdcch_SkippingWithoutSSSG_r17;
typedef enum NR_BandNR__ext12__sssg_Switching_1BitInd_r17 {
	NR_BandNR__ext12__sssg_Switching_1BitInd_r17_supported	= 0
} e_NR_BandNR__ext12__sssg_Switching_1BitInd_r17;
typedef enum NR_BandNR__ext12__sssg_Switching_2BitInd_r17 {
	NR_BandNR__ext12__sssg_Switching_2BitInd_r17_supported	= 0
} e_NR_BandNR__ext12__sssg_Switching_2BitInd_r17;
typedef enum NR_BandNR__ext12__pdcch_SkippingWithSSSG_r17 {
	NR_BandNR__ext12__pdcch_SkippingWithSSSG_r17_supported	= 0
} e_NR_BandNR__ext12__pdcch_SkippingWithSSSG_r17;
typedef enum NR_BandNR__ext12__searchSpaceSetGrp_switchCap2_r17 {
	NR_BandNR__ext12__searchSpaceSetGrp_switchCap2_r17_supported	= 0
} e_NR_BandNR__ext12__searchSpaceSetGrp_switchCap2_r17;
typedef enum NR_BandNR__ext12__uplinkPreCompensation_r17 {
	NR_BandNR__ext12__uplinkPreCompensation_r17_supported	= 0
} e_NR_BandNR__ext12__uplinkPreCompensation_r17;
typedef enum NR_BandNR__ext12__uplink_TA_Reporting_r17 {
	NR_BandNR__ext12__uplink_TA_Reporting_r17_supported	= 0
} e_NR_BandNR__ext12__uplink_TA_Reporting_r17;
typedef enum NR_BandNR__ext12__max_HARQ_ProcessNumber_r17 {
	NR_BandNR__ext12__max_HARQ_ProcessNumber_r17_u16d32	= 0,
	NR_BandNR__ext12__max_HARQ_ProcessNumber_r17_u32d16	= 1,
	NR_BandNR__ext12__max_HARQ_ProcessNumber_r17_u32d32	= 2
} e_NR_BandNR__ext12__max_HARQ_ProcessNumber_r17;
typedef enum NR_BandNR__ext12__type2_HARQ_Codebook_r17 {
	NR_BandNR__ext12__type2_HARQ_Codebook_r17_supported	= 0
} e_NR_BandNR__ext12__type2_HARQ_Codebook_r17;
typedef enum NR_BandNR__ext12__type1_HARQ_Codebook_r17 {
	NR_BandNR__ext12__type1_HARQ_Codebook_r17_supported	= 0
} e_NR_BandNR__ext12__type1_HARQ_Codebook_r17;
typedef enum NR_BandNR__ext12__type3_HARQ_Codebook_r17 {
	NR_BandNR__ext12__type3_HARQ_Codebook_r17_supported	= 0
} e_NR_BandNR__ext12__type3_HARQ_Codebook_r17;
typedef enum NR_BandNR__ext12__ue_specific_K_Offset_r17 {
	NR_BandNR__ext12__ue_specific_K_Offset_r17_supported	= 0
} e_NR_BandNR__ext12__ue_specific_K_Offset_r17;
typedef enum NR_BandNR__ext12__multiPDSCH_SingleDCI_FR2_1_SCS_120kHz_r17 {
	NR_BandNR__ext12__multiPDSCH_SingleDCI_FR2_1_SCS_120kHz_r17_supported	= 0
} e_NR_BandNR__ext12__multiPDSCH_SingleDCI_FR2_1_SCS_120kHz_r17;
typedef enum NR_BandNR__ext12__multiPUSCH_SingleDCI_FR2_1_SCS_120kHz_r17 {
	NR_BandNR__ext12__multiPUSCH_SingleDCI_FR2_1_SCS_120kHz_r17_supported	= 0
} e_NR_BandNR__ext12__multiPUSCH_SingleDCI_FR2_1_SCS_120kHz_r17;
typedef enum NR_BandNR__ext12__parallelPRS_MeasRRC_Inactive_r17 {
	NR_BandNR__ext12__parallelPRS_MeasRRC_Inactive_r17_supported	= 0
} e_NR_BandNR__ext12__parallelPRS_MeasRRC_Inactive_r17;
typedef enum NR_BandNR__ext12__nr_UE_TxTEG_ID_MaxSupport_r17 {
	NR_BandNR__ext12__nr_UE_TxTEG_ID_MaxSupport_r17_n1	= 0,
	NR_BandNR__ext12__nr_UE_TxTEG_ID_MaxSupport_r17_n2	= 1,
	NR_BandNR__ext12__nr_UE_TxTEG_ID_MaxSupport_r17_n3	= 2,
	NR_BandNR__ext12__nr_UE_TxTEG_ID_MaxSupport_r17_n4	= 3,
	NR_BandNR__ext12__nr_UE_TxTEG_ID_MaxSupport_r17_n6	= 4,
	NR_BandNR__ext12__nr_UE_TxTEG_ID_MaxSupport_r17_n8	= 5
} e_NR_BandNR__ext12__nr_UE_TxTEG_ID_MaxSupport_r17;
typedef enum NR_BandNR__ext12__prs_ProcessingRRC_Inactive_r17 {
	NR_BandNR__ext12__prs_ProcessingRRC_Inactive_r17_supported	= 0
} e_NR_BandNR__ext12__prs_ProcessingRRC_Inactive_r17;
typedef enum NR_BandNR__ext12__prs_ProcessingWindowType1A_r17 {
	NR_BandNR__ext12__prs_ProcessingWindowType1A_r17_option1	= 0,
	NR_BandNR__ext12__prs_ProcessingWindowType1A_r17_option2	= 1,
	NR_BandNR__ext12__prs_ProcessingWindowType1A_r17_option3	= 2
} e_NR_BandNR__ext12__prs_ProcessingWindowType1A_r17;
typedef enum NR_BandNR__ext12__prs_ProcessingWindowType1B_r17 {
	NR_BandNR__ext12__prs_ProcessingWindowType1B_r17_option1	= 0,
	NR_BandNR__ext12__prs_ProcessingWindowType1B_r17_option2	= 1,
	NR_BandNR__ext12__prs_ProcessingWindowType1B_r17_option3	= 2
} e_NR_BandNR__ext12__prs_ProcessingWindowType1B_r17;
typedef enum NR_BandNR__ext12__prs_ProcessingWindowType2_r17 {
	NR_BandNR__ext12__prs_ProcessingWindowType2_r17_option1	= 0,
	NR_BandNR__ext12__prs_ProcessingWindowType2_r17_option2	= 1,
	NR_BandNR__ext12__prs_ProcessingWindowType2_r17_option3	= 2
} e_NR_BandNR__ext12__prs_ProcessingWindowType2_r17;
typedef enum NR_BandNR__ext12__maxNumberPUSCH_TypeA_Repetition_r17 {
	NR_BandNR__ext12__maxNumberPUSCH_TypeA_Repetition_r17_supported	= 0
} e_NR_BandNR__ext12__maxNumberPUSCH_TypeA_Repetition_r17;
typedef enum NR_BandNR__ext12__puschTypeA_RepetitionsAvailSlot_r17 {
	NR_BandNR__ext12__puschTypeA_RepetitionsAvailSlot_r17_supported	= 0
} e_NR_BandNR__ext12__puschTypeA_RepetitionsAvailSlot_r17;
typedef enum NR_BandNR__ext12__tb_ProcessingMultiSlotPUSCH_r17 {
	NR_BandNR__ext12__tb_ProcessingMultiSlotPUSCH_r17_supported	= 0
} e_NR_BandNR__ext12__tb_ProcessingMultiSlotPUSCH_r17;
typedef enum NR_BandNR__ext12__tb_ProcessingRepMultiSlotPUSCH_r17 {
	NR_BandNR__ext12__tb_ProcessingRepMultiSlotPUSCH_r17_supported	= 0
} e_NR_BandNR__ext12__tb_ProcessingRepMultiSlotPUSCH_r17;
typedef enum NR_BandNR__ext12__maxDurationDMRS_Bundling_r17__fdd_r17 {
	NR_BandNR__ext12__maxDurationDMRS_Bundling_r17__fdd_r17_n4	= 0,
	NR_BandNR__ext12__maxDurationDMRS_Bundling_r17__fdd_r17_n8	= 1,
	NR_BandNR__ext12__maxDurationDMRS_Bundling_r17__fdd_r17_n16	= 2,
	NR_BandNR__ext12__maxDurationDMRS_Bundling_r17__fdd_r17_n32	= 3
} e_NR_BandNR__ext12__maxDurationDMRS_Bundling_r17__fdd_r17;
typedef enum NR_BandNR__ext12__maxDurationDMRS_Bundling_r17__tdd_r17 {
	NR_BandNR__ext12__maxDurationDMRS_Bundling_r17__tdd_r17_n2	= 0,
	NR_BandNR__ext12__maxDurationDMRS_Bundling_r17__tdd_r17_n4	= 1,
	NR_BandNR__ext12__maxDurationDMRS_Bundling_r17__tdd_r17_n8	= 2,
	NR_BandNR__ext12__maxDurationDMRS_Bundling_r17__tdd_r17_n16	= 3
} e_NR_BandNR__ext12__maxDurationDMRS_Bundling_r17__tdd_r17;
typedef enum NR_BandNR__ext12__pusch_RepetitionMsg3_r17 {
	NR_BandNR__ext12__pusch_RepetitionMsg3_r17_supported	= 0
} e_NR_BandNR__ext12__pusch_RepetitionMsg3_r17;
typedef enum NR_BandNR__ext12__parallelMeasurementWithoutRestriction_r17 {
	NR_BandNR__ext12__parallelMeasurementWithoutRestriction_r17_supported	= 0
} e_NR_BandNR__ext12__parallelMeasurementWithoutRestriction_r17;
typedef enum NR_BandNR__ext12__maxNumber_NGSO_SatellitesWithinOneSMTC_r17 {
	NR_BandNR__ext12__maxNumber_NGSO_SatellitesWithinOneSMTC_r17_n1	= 0,
	NR_BandNR__ext12__maxNumber_NGSO_SatellitesWithinOneSMTC_r17_n2	= 1,
	NR_BandNR__ext12__maxNumber_NGSO_SatellitesWithinOneSMTC_r17_n3	= 2,
	NR_BandNR__ext12__maxNumber_NGSO_SatellitesWithinOneSMTC_r17_n4	= 3
} e_NR_BandNR__ext12__maxNumber_NGSO_SatellitesWithinOneSMTC_r17;
typedef enum NR_BandNR__ext12__k1_RangeExtension_r17 {
	NR_BandNR__ext12__k1_RangeExtension_r17_supported	= 0
} e_NR_BandNR__ext12__k1_RangeExtension_r17;
typedef enum NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_PerCC_r17 {
	NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_PerCC_r17_n8	= 0,
	NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_PerCC_r17_n16	= 1,
	NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_PerCC_r17_n32	= 2,
	NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_PerCC_r17_n48	= 3,
	NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_PerCC_r17_n64	= 4,
	NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_PerCC_r17_n128	= 5,
	NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_PerCC_r17_n255	= 6
} e_NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_PerCC_r17;
typedef enum NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_AcrossCCs_r17 {
	NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_AcrossCCs_r17_n8	= 0,
	NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_AcrossCCs_r17_n16	= 1,
	NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_AcrossCCs_r17_n32	= 2,
	NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_AcrossCCs_r17_n64	= 3,
	NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_AcrossCCs_r17_n128	= 4,
	NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_AcrossCCs_r17_n256	= 5,
	NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_AcrossCCs_r17_n512	= 6,
	NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_AcrossCCs_r17_n1024	= 7
} e_NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17__maxNumberAperiodicCSI_RS_AcrossCCs_r17;
typedef enum NR_BandNR__ext12__aperiodicCSI_RS_AdditionalBandwidth_r17 {
	NR_BandNR__ext12__aperiodicCSI_RS_AdditionalBandwidth_r17_addBW_Set1	= 0,
	NR_BandNR__ext12__aperiodicCSI_RS_AdditionalBandwidth_r17_addBW_Set2	= 1
} e_NR_BandNR__ext12__aperiodicCSI_RS_AdditionalBandwidth_r17;
typedef enum NR_BandNR__ext12__bwp_WithoutCD_SSB_OrNCD_SSB_RedCap_r17 {
	NR_BandNR__ext12__bwp_WithoutCD_SSB_OrNCD_SSB_RedCap_r17_supported	= 0
} e_NR_BandNR__ext12__bwp_WithoutCD_SSB_OrNCD_SSB_RedCap_r17;
typedef enum NR_BandNR__ext12__halfDuplexFDD_TypeA_RedCap_r17 {
	NR_BandNR__ext12__halfDuplexFDD_TypeA_RedCap_r17_supported	= 0
} e_NR_BandNR__ext12__halfDuplexFDD_TypeA_RedCap_r17;
typedef enum NR_BandNR__ext12__ul_GapFR2_r17 {
	NR_BandNR__ext12__ul_GapFR2_r17_supported	= 0
} e_NR_BandNR__ext12__ul_GapFR2_r17;
typedef enum NR_BandNR__ext12__oneShotHARQ_feedbackTriggeredByDCI_1_2_r17 {
	NR_BandNR__ext12__oneShotHARQ_feedbackTriggeredByDCI_1_2_r17_supported	= 0
} e_NR_BandNR__ext12__oneShotHARQ_feedbackTriggeredByDCI_1_2_r17;
typedef enum NR_BandNR__ext12__oneShotHARQ_feedbackPhy_Priority_r17 {
	NR_BandNR__ext12__oneShotHARQ_feedbackPhy_Priority_r17_supported	= 0
} e_NR_BandNR__ext12__oneShotHARQ_feedbackPhy_Priority_r17;
typedef enum NR_BandNR__ext12__enhancedType3_HARQ_CodebookFeedback_r17__enhancedType3_HARQ_Codebooks_r17 {
	NR_BandNR__ext12__enhancedType3_HARQ_CodebookFeedback_r17__enhancedType3_HARQ_Codebooks_r17_n1	= 0,
	NR_BandNR__ext12__enhancedType3_HARQ_CodebookFeedback_r17__enhancedType3_HARQ_Codebooks_r17_n2	= 1,
	NR_BandNR__ext12__enhancedType3_HARQ_CodebookFeedback_r17__enhancedType3_HARQ_Codebooks_r17_n4	= 2,
	NR_BandNR__ext12__enhancedType3_HARQ_CodebookFeedback_r17__enhancedType3_HARQ_Codebooks_r17_n8	= 3
} e_NR_BandNR__ext12__enhancedType3_HARQ_CodebookFeedback_r17__enhancedType3_HARQ_Codebooks_r17;
typedef enum NR_BandNR__ext12__enhancedType3_HARQ_CodebookFeedback_r17__maxNumberPUCCH_Transmissions_r17 {
	NR_BandNR__ext12__enhancedType3_HARQ_CodebookFeedback_r17__maxNumberPUCCH_Transmissions_r17_n1	= 0,
	NR_BandNR__ext12__enhancedType3_HARQ_CodebookFeedback_r17__maxNumberPUCCH_Transmissions_r17_n2	= 1,
	NR_BandNR__ext12__enhancedType3_HARQ_CodebookFeedback_r17__maxNumberPUCCH_Transmissions_r17_n3	= 2,
	NR_BandNR__ext12__enhancedType3_HARQ_CodebookFeedback_r17__maxNumberPUCCH_Transmissions_r17_n4	= 3,
	NR_BandNR__ext12__enhancedType3_HARQ_CodebookFeedback_r17__maxNumberPUCCH_Transmissions_r17_n5	= 4,
	NR_BandNR__ext12__enhancedType3_HARQ_CodebookFeedback_r17__maxNumberPUCCH_Transmissions_r17_n6	= 5,
	NR_BandNR__ext12__enhancedType3_HARQ_CodebookFeedback_r17__maxNumberPUCCH_Transmissions_r17_n7	= 6
} e_NR_BandNR__ext12__enhancedType3_HARQ_CodebookFeedback_r17__maxNumberPUCCH_Transmissions_r17;
typedef enum NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__minHARQ_Retx_Offset_r17 {
	NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__minHARQ_Retx_Offset_r17_n_7	= 0,
	NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__minHARQ_Retx_Offset_r17_n_5	= 1,
	NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__minHARQ_Retx_Offset_r17_n_3	= 2,
	NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__minHARQ_Retx_Offset_r17_n_1	= 3,
	NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__minHARQ_Retx_Offset_r17_n1	= 4
} e_NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__minHARQ_Retx_Offset_r17;
typedef enum NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__maxHARQ_Retx_Offset_r17 {
	NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__maxHARQ_Retx_Offset_r17_n4	= 0,
	NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__maxHARQ_Retx_Offset_r17_n6	= 1,
	NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__maxHARQ_Retx_Offset_r17_n8	= 2,
	NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__maxHARQ_Retx_Offset_r17_n10	= 3,
	NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__maxHARQ_Retx_Offset_r17_n12	= 4,
	NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__maxHARQ_Retx_Offset_r17_n14	= 5,
	NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__maxHARQ_Retx_Offset_r17_n16	= 6,
	NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__maxHARQ_Retx_Offset_r17_n18	= 7,
	NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__maxHARQ_Retx_Offset_r17_n20	= 8,
	NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__maxHARQ_Retx_Offset_r17_n22	= 9,
	NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__maxHARQ_Retx_Offset_r17_n24	= 10
} e_NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17__maxHARQ_Retx_Offset_r17;
typedef enum NR_BandNR__ext13__ue_OneShotUL_TimingAdj_r17 {
	NR_BandNR__ext13__ue_OneShotUL_TimingAdj_r17_supported	= 0
} e_NR_BandNR__ext13__ue_OneShotUL_TimingAdj_r17;
typedef enum NR_BandNR__ext13__pucch_Repetition_F0_2_r17 {
	NR_BandNR__ext13__pucch_Repetition_F0_2_r17_supported	= 0
} e_NR_BandNR__ext13__pucch_Repetition_F0_2_r17;
typedef enum NR_BandNR__ext13__cqi_4_BitsSubbandNTN_SharedSpectrumChAccess_r17 {
	NR_BandNR__ext13__cqi_4_BitsSubbandNTN_SharedSpectrumChAccess_r17_supported	= 0
} e_NR_BandNR__ext13__cqi_4_BitsSubbandNTN_SharedSpectrumChAccess_r17;
typedef enum NR_BandNR__ext13__mux_HARQ_ACK_DiffPriorities_r17 {
	NR_BandNR__ext13__mux_HARQ_ACK_DiffPriorities_r17_supported	= 0
} e_NR_BandNR__ext13__mux_HARQ_ACK_DiffPriorities_r17;
typedef enum NR_BandNR__ext13__ta_BasedPDC_NTN_SharedSpectrumChAccess_r17 {
	NR_BandNR__ext13__ta_BasedPDC_NTN_SharedSpectrumChAccess_r17_supported	= 0
} e_NR_BandNR__ext13__ta_BasedPDC_NTN_SharedSpectrumChAccess_r17;
typedef enum NR_BandNR__ext13__ack_NACK_FeedbackForMulticastWithDCI_Enabler_r17 {
	NR_BandNR__ext13__ack_NACK_FeedbackForMulticastWithDCI_Enabler_r17_supported	= 0
} e_NR_BandNR__ext13__ack_NACK_FeedbackForMulticastWithDCI_Enabler_r17;
typedef enum NR_BandNR__ext13__dynamicMulticastDCI_Format4_2_r17 {
	NR_BandNR__ext13__dynamicMulticastDCI_Format4_2_r17_supported	= 0
} e_NR_BandNR__ext13__dynamicMulticastDCI_Format4_2_r17;
typedef enum NR_BandNR__ext13__maxModulationOrderForMulticast_r17_PR {
	NR_BandNR__ext13__maxModulationOrderForMulticast_r17_PR_NOTHING,	/* No components present */
	NR_BandNR__ext13__maxModulationOrderForMulticast_r17_PR_fr1_r17,
	NR_BandNR__ext13__maxModulationOrderForMulticast_r17_PR_fr2_r17
} NR_BandNR__ext13__maxModulationOrderForMulticast_r17_PR;
typedef enum NR_BandNR__ext13__maxModulationOrderForMulticast_r17__fr1_r17 {
	NR_BandNR__ext13__maxModulationOrderForMulticast_r17__fr1_r17_qam256	= 0,
	NR_BandNR__ext13__maxModulationOrderForMulticast_r17__fr1_r17_qam1024	= 1
} e_NR_BandNR__ext13__maxModulationOrderForMulticast_r17__fr1_r17;
typedef enum NR_BandNR__ext13__maxModulationOrderForMulticast_r17__fr2_r17 {
	NR_BandNR__ext13__maxModulationOrderForMulticast_r17__fr2_r17_qam64	= 0,
	NR_BandNR__ext13__maxModulationOrderForMulticast_r17__fr2_r17_qam256	= 1
} e_NR_BandNR__ext13__maxModulationOrderForMulticast_r17__fr2_r17;
typedef enum NR_BandNR__ext13__dynamicSlotRepetitionMulticastTN_NonSharedSpectrumChAccess_r17 {
	NR_BandNR__ext13__dynamicSlotRepetitionMulticastTN_NonSharedSpectrumChAccess_r17_n8	= 0,
	NR_BandNR__ext13__dynamicSlotRepetitionMulticastTN_NonSharedSpectrumChAccess_r17_n16	= 1
} e_NR_BandNR__ext13__dynamicSlotRepetitionMulticastTN_NonSharedSpectrumChAccess_r17;
typedef enum NR_BandNR__ext13__dynamicSlotRepetitionMulticastNTN_SharedSpectrumChAccess_r17 {
	NR_BandNR__ext13__dynamicSlotRepetitionMulticastNTN_SharedSpectrumChAccess_r17_n8	= 0,
	NR_BandNR__ext13__dynamicSlotRepetitionMulticastNTN_SharedSpectrumChAccess_r17_n16	= 1
} e_NR_BandNR__ext13__dynamicSlotRepetitionMulticastNTN_SharedSpectrumChAccess_r17;
typedef enum NR_BandNR__ext13__nack_OnlyFeedbackForMulticastWithDCI_Enabler_r17 {
	NR_BandNR__ext13__nack_OnlyFeedbackForMulticastWithDCI_Enabler_r17_supported	= 0
} e_NR_BandNR__ext13__nack_OnlyFeedbackForMulticastWithDCI_Enabler_r17;
typedef enum NR_BandNR__ext13__ack_NACK_FeedbackForSPS_MulticastWithDCI_Enabler_r17 {
	NR_BandNR__ext13__ack_NACK_FeedbackForSPS_MulticastWithDCI_Enabler_r17_supported	= 0
} e_NR_BandNR__ext13__ack_NACK_FeedbackForSPS_MulticastWithDCI_Enabler_r17;
typedef enum NR_BandNR__ext13__re_LevelRateMatchingForMulticast_r17 {
	NR_BandNR__ext13__re_LevelRateMatchingForMulticast_r17_supported	= 0
} e_NR_BandNR__ext13__re_LevelRateMatchingForMulticast_r17;
typedef enum NR_BandNR__ext13__pdsch_1024QAM_2MIMO_FR1_r17 {
	NR_BandNR__ext13__pdsch_1024QAM_2MIMO_FR1_r17_supported	= 0
} e_NR_BandNR__ext13__pdsch_1024QAM_2MIMO_FR1_r17;
typedef enum NR_BandNR__ext13__prs_MeasurementWithoutMG_r17 {
	NR_BandNR__ext13__prs_MeasurementWithoutMG_r17_cpLength	= 0,
	NR_BandNR__ext13__prs_MeasurementWithoutMG_r17_quarterSymbol	= 1,
	NR_BandNR__ext13__prs_MeasurementWithoutMG_r17_halfSymbol	= 2,
	NR_BandNR__ext13__prs_MeasurementWithoutMG_r17_halfSlot	= 3
} e_NR_BandNR__ext13__prs_MeasurementWithoutMG_r17;
typedef enum NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResources_r17 {
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResources_r17_n1	= 0,
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResources_r17_n2	= 1,
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResources_r17_n4	= 2,
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResources_r17_n8	= 3,
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResources_r17_n16	= 4,
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResources_r17_n32	= 5,
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResources_r17_n64	= 6
} e_NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResources_r17;
typedef enum NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResourcesPerSlot_r17 {
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResourcesPerSlot_r17_n1	= 0,
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResourcesPerSlot_r17_n2	= 1,
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResourcesPerSlot_r17_n3	= 2,
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResourcesPerSlot_r17_n4	= 3,
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResourcesPerSlot_r17_n5	= 4,
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResourcesPerSlot_r17_n6	= 5,
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResourcesPerSlot_r17_n8	= 6,
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResourcesPerSlot_r17_n10	= 7,
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResourcesPerSlot_r17_n12	= 8,
	NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResourcesPerSlot_r17_n14	= 9
} e_NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17__maxNumOfSemiPersistentSRSposResourcesPerSlot_r17;
typedef enum NR_BandNR__ext14__dmrs_BundlingPUSCH_RepTypeA_r17 {
	NR_BandNR__ext14__dmrs_BundlingPUSCH_RepTypeA_r17_supported	= 0
} e_NR_BandNR__ext14__dmrs_BundlingPUSCH_RepTypeA_r17;
typedef enum NR_BandNR__ext14__dmrs_BundlingPUSCH_RepTypeB_r17 {
	NR_BandNR__ext14__dmrs_BundlingPUSCH_RepTypeB_r17_supported	= 0
} e_NR_BandNR__ext14__dmrs_BundlingPUSCH_RepTypeB_r17;
typedef enum NR_BandNR__ext14__dmrs_BundlingPUSCH_multiSlot_r17 {
	NR_BandNR__ext14__dmrs_BundlingPUSCH_multiSlot_r17_supported	= 0
} e_NR_BandNR__ext14__dmrs_BundlingPUSCH_multiSlot_r17;
typedef enum NR_BandNR__ext14__dmrs_BundlingPUCCH_Rep_r17 {
	NR_BandNR__ext14__dmrs_BundlingPUCCH_Rep_r17_supported	= 0
} e_NR_BandNR__ext14__dmrs_BundlingPUCCH_Rep_r17;
typedef enum NR_BandNR__ext14__interSlotFreqHopInterSlotBundlingPUSCH_r17 {
	NR_BandNR__ext14__interSlotFreqHopInterSlotBundlingPUSCH_r17_supported	= 0
} e_NR_BandNR__ext14__interSlotFreqHopInterSlotBundlingPUSCH_r17;
typedef enum NR_BandNR__ext14__interSlotFreqHopPUCCH_r17 {
	NR_BandNR__ext14__interSlotFreqHopPUCCH_r17_supported	= 0
} e_NR_BandNR__ext14__interSlotFreqHopPUCCH_r17;
typedef enum NR_BandNR__ext14__dmrs_BundlingRestart_r17 {
	NR_BandNR__ext14__dmrs_BundlingRestart_r17_supported	= 0
} e_NR_BandNR__ext14__dmrs_BundlingRestart_r17;
typedef enum NR_BandNR__ext14__dmrs_BundlingNonBackToBackTX_r17 {
	NR_BandNR__ext14__dmrs_BundlingNonBackToBackTX_r17_supported	= 0
} e_NR_BandNR__ext14__dmrs_BundlingNonBackToBackTX_r17;

/* Forward declarations */
struct NR_MIMO_ParametersPerBand;
struct NR_SharedSpectrumChAccessParamsPerBand_r16;
struct NR_OLPC_SRS_Pos_r16;
struct NR_SpatialRelationsSRS_Pos_r16;
struct NR_SimulSRS_ForAntennaSwitching_r16;
struct NR_SharedSpectrumChAccessParamsPerBand_v1630;
struct NR_SharedSpectrumChAccessParamsPerBand_v1640;
struct NR_SharedSpectrumChAccessParamsPerBand_v1650;
struct NR_FR2_2_AccessParamsPerBand_r17;
struct NR_SRS_AllPosResourcesRRC_Inactive_r17;
struct NR_SharedSpectrumChAccessParamsPerBand_v1710;
struct NR_PosSRS_RRC_Inactive_OutsideInitialUL_BWP_r17;
struct NR_PRS_ProcessingCapabilityOutsideMGinPPWperType_r17;

/* NR_BandNR */
typedef struct NR_BandNR {
	NR_FreqBandIndicatorNR_t	 bandNR;
	BIT_STRING_t	*modifiedMPR_Behaviour;	/* OPTIONAL */
	struct NR_MIMO_ParametersPerBand	*mimo_ParametersPerBand;	/* OPTIONAL */
	long	*extendedCP;	/* OPTIONAL */
	long	*multipleTCI;	/* OPTIONAL */
	long	*bwp_WithoutRestriction;	/* OPTIONAL */
	long	*bwp_SameNumerology;	/* OPTIONAL */
	long	*bwp_DiffNumerology;	/* OPTIONAL */
	long	*crossCarrierScheduling_SameSCS;	/* OPTIONAL */
	long	*pdsch_256QAM_FR2;	/* OPTIONAL */
	long	*pusch_256QAM;	/* OPTIONAL */
	long	*ue_PowerClass;	/* OPTIONAL */
	long	*rateMatchingLTE_CRS;	/* OPTIONAL */
	struct NR_BandNR__channelBWs_DL {
		NR_BandNR__channelBWs_DL_PR present;
		union NR_BandNR__NR_channelBWs_DL_u {
			struct NR_BandNR__channelBWs_DL__fr1 {
				BIT_STRING_t	*scs_15kHz;	/* OPTIONAL */
				BIT_STRING_t	*scs_30kHz;	/* OPTIONAL */
				BIT_STRING_t	*scs_60kHz;	/* OPTIONAL */
				
				/* Context for parsing across buffer boundaries */
				asn_struct_ctx_t _asn_ctx;
			} *fr1;
			struct NR_BandNR__channelBWs_DL__fr2 {
				BIT_STRING_t	*scs_60kHz;	/* OPTIONAL */
				BIT_STRING_t	*scs_120kHz;	/* OPTIONAL */
				
				/* Context for parsing across buffer boundaries */
				asn_struct_ctx_t _asn_ctx;
			} *fr2;
		} choice;
		
		/* Context for parsing across buffer boundaries */
		asn_struct_ctx_t _asn_ctx;
	} *channelBWs_DL;
	struct NR_BandNR__channelBWs_UL {
		NR_BandNR__channelBWs_UL_PR present;
		union NR_BandNR__NR_channelBWs_UL_u {
			struct NR_BandNR__channelBWs_UL__fr1 {
				BIT_STRING_t	*scs_15kHz;	/* OPTIONAL */
				BIT_STRING_t	*scs_30kHz;	/* OPTIONAL */
				BIT_STRING_t	*scs_60kHz;	/* OPTIONAL */
				
				/* Context for parsing across buffer boundaries */
				asn_struct_ctx_t _asn_ctx;
			} *fr1;
			struct NR_BandNR__channelBWs_UL__fr2 {
				BIT_STRING_t	*scs_60kHz;	/* OPTIONAL */
				BIT_STRING_t	*scs_120kHz;	/* OPTIONAL */
				
				/* Context for parsing across buffer boundaries */
				asn_struct_ctx_t _asn_ctx;
			} *fr2;
		} choice;
		
		/* Context for parsing across buffer boundaries */
		asn_struct_ctx_t _asn_ctx;
	} *channelBWs_UL;
	/*
	 * This type is extensible,
	 * possible extensions are below.
	 */
	struct NR_BandNR__ext1 {
		long	*maxUplinkDutyCycle_PC2_FR1;	/* OPTIONAL */
		
		/* Context for parsing across buffer boundaries */
		asn_struct_ctx_t _asn_ctx;
	} *ext1;
	struct NR_BandNR__ext2 {
		long	*pucch_SpatialRelInfoMAC_CE;	/* OPTIONAL */
		long	*powerBoosting_pi2BPSK;	/* OPTIONAL */
		
		/* Context for parsing across buffer boundaries */
		asn_struct_ctx_t _asn_ctx;
	} *ext2;
	struct NR_BandNR__ext3 {
		long	*maxUplinkDutyCycle_FR2;	/* OPTIONAL */
		
		/* Context for parsing across buffer boundaries */
		asn_struct_ctx_t _asn_ctx;
	} *ext3;
	struct NR_BandNR__ext4 {
		struct NR_BandNR__ext4__channelBWs_DL_v1590 {
			NR_BandNR__ext4__channelBWs_DL_v1590_PR present;
			union NR_BandNR__NR_ext4__NR_channelBWs_DL_v1590_u {
				struct NR_BandNR__ext4__channelBWs_DL_v1590__fr1 {
					BIT_STRING_t	*scs_15kHz;	/* OPTIONAL */
					BIT_STRING_t	*scs_30kHz;	/* OPTIONAL */
					BIT_STRING_t	*scs_60kHz;	/* OPTIONAL */
					
					/* Context for parsing across buffer boundaries */
					asn_struct_ctx_t _asn_ctx;
				} *fr1;
				struct NR_BandNR__ext4__channelBWs_DL_v1590__fr2 {
					BIT_STRING_t	*scs_60kHz;	/* OPTIONAL */
					BIT_STRING_t	*scs_120kHz;	/* OPTIONAL */
					
					/* Context for parsing across buffer boundaries */
					asn_struct_ctx_t _asn_ctx;
				} *fr2;
			} choice;
			
			/* Context for parsing across buffer boundaries */
			asn_struct_ctx_t _asn_ctx;
		} *channelBWs_DL_v1590;
		struct NR_BandNR__ext4__channelBWs_UL_v1590 {
			NR_BandNR__ext4__channelBWs_UL_v1590_PR present;
			union NR_BandNR__NR_ext4__NR_channelBWs_UL_v1590_u {
				struct NR_BandNR__ext4__channelBWs_UL_v1590__fr1 {
					BIT_STRING_t	*scs_15kHz;	/* OPTIONAL */
					BIT_STRING_t	*scs_30kHz;	/* OPTIONAL */
					BIT_STRING_t	*scs_60kHz;	/* OPTIONAL */
					
					/* Context for parsing across buffer boundaries */
					asn_struct_ctx_t _asn_ctx;
				} *fr1;
				struct NR_BandNR__ext4__channelBWs_UL_v1590__fr2 {
					BIT_STRING_t	*scs_60kHz;	/* OPTIONAL */
					BIT_STRING_t	*scs_120kHz;	/* OPTIONAL */
					
					/* Context for parsing across buffer boundaries */
					asn_struct_ctx_t _asn_ctx;
				} *fr2;
			} choice;
			
			/* Context for parsing across buffer boundaries */
			asn_struct_ctx_t _asn_ctx;
		} *channelBWs_UL_v1590;
		
		/* Context for parsing across buffer boundaries */
		asn_struct_ctx_t _asn_ctx;
	} *ext4;
	struct NR_BandNR__ext5 {
		BIT_STRING_t	*asymmetricBandwidthCombinationSet;	/* OPTIONAL */
		
		/* Context for parsing across buffer boundaries */
		asn_struct_ctx_t _asn_ctx;
	} *ext5;
	struct NR_BandNR__ext6 {
		struct NR_SharedSpectrumChAccessParamsPerBand_r16	*sharedSpectrumChAccessParamsPerBand_r16;	/* OPTIONAL */
		long	*cancelOverlappingPUSCH_r16;	/* OPTIONAL */
		struct NR_BandNR__ext6__multipleRateMatchingEUTRA_CRS_r16 {
			long	 maxNumberPatterns_r16;
			long	 maxNumberNon_OverlapPatterns_r16;
			
			/* Context for parsing across buffer boundaries */
			asn_struct_ctx_t _asn_ctx;
		} *multipleRateMatchingEUTRA_CRS_r16;
		long	*overlapRateMatchingEUTRA_CRS_r16;	/* OPTIONAL */
		long	*pdsch_MappingTypeB_Alt_r16;	/* OPTIONAL */
		long	*oneSlotPeriodicTRS_r16;	/* OPTIONAL */
		struct NR_OLPC_SRS_Pos_r16	*olpc_SRS_Pos_r16;	/* OPTIONAL */
		struct NR_SpatialRelationsSRS_Pos_r16	*spatialRelationsSRS_Pos_r16;	/* OPTIONAL */
		long	*simulSRS_MIMO_TransWithinBand_r16;	/* OPTIONAL */
		struct NR_BandNR__ext6__channelBW_DL_IAB_r16 {
			NR_BandNR__ext6__channelBW_DL_IAB_r16_PR present;
			union NR_BandNR__NR_ext6__NR_channelBW_DL_IAB_r16_u {
				struct NR_BandNR__ext6__channelBW_DL_IAB_r16__fr1_100mhz {
					long	*scs_15kHz;	/* OPTIONAL */
					long	*scs_30kHz;	/* OPTIONAL */
					long	*scs_60kHz;	/* OPTIONAL */
					
					/* Context for parsing across buffer boundaries */
					asn_struct_ctx_t _asn_ctx;
				} *fr1_100mhz;
				struct NR_BandNR__ext6__channelBW_DL_IAB_r16__fr2_200mhz {
					long	*scs_60kHz;	/* OPTIONAL */
					long	*scs_120kHz;	/* OPTIONAL */
					
					/* Context for parsing across buffer boundaries */
					asn_struct_ctx_t _asn_ctx;
				} *fr2_200mhz;
			} choice;
			
			/* Context for parsing across buffer boundaries */
			asn_struct_ctx_t _asn_ctx;
		} *channelBW_DL_IAB_r16;
		struct NR_BandNR__ext6__channelBW_UL_IAB_r16 {
			NR_BandNR__ext6__channelBW_UL_IAB_r16_PR present;
			union NR_BandNR__NR_ext6__NR_channelBW_UL_IAB_r16_u {
				struct NR_BandNR__ext6__channelBW_UL_IAB_r16__fr1_100mhz {
					long	*scs_15kHz;	/* OPTIONAL */
					long	*scs_30kHz;	/* OPTIONAL */
					long	*scs_60kHz;	/* OPTIONAL */
					
					/* Context for parsing across buffer boundaries */
					asn_struct_ctx_t _asn_ctx;
				} *fr1_100mhz;
				struct NR_BandNR__ext6__channelBW_UL_IAB_r16__fr2_200mhz {
					long	*scs_60kHz;	/* OPTIONAL */
					long	*scs_120kHz;	/* OPTIONAL */
					
					/* Context for parsing across buffer boundaries */
					asn_struct_ctx_t _asn_ctx;
				} *fr2_200mhz;
			} choice;
			
			/* Context for parsing across buffer boundaries */
			asn_struct_ctx_t _asn_ctx;
		} *channelBW_UL_IAB_r16;
		long	*rasterShift7dot5_IAB_r16;	/* OPTIONAL */
		long	*ue_PowerClass_v1610;	/* OPTIONAL */
		long	*condHandover_r16;	/* OPTIONAL */
		long	*condHandoverFailure_r16;	/* OPTIONAL */
		long	*condHandoverTwoTriggerEvents_r16;	/* OPTIONAL */
		long	*condPSCellChange_r16;	/* OPTIONAL */
		long	*condPSCellChangeTwoTriggerEvents_r16;	/* OPTIONAL */
		long	*mpr_PowerBoost_FR2_r16;	/* OPTIONAL */
		struct NR_BandNR__ext6__activeConfiguredGrant_r16 {
			long	 maxNumberConfigsPerBWP_r16;
			long	 maxNumberConfigsAllCC_r16;
			
			/* Context for parsing across buffer boundaries */
			asn_struct_ctx_t _asn_ctx;
		} *activeConfiguredGrant_r16;
		long	*jointReleaseConfiguredGrantType2_r16;	/* OPTIONAL */
		struct NR_BandNR__ext6__sps_r16 {
			long	 maxNumberConfigsPerBWP_r16;
			long	 maxNumberConfigsAllCC_r16;
			
			/* Context for parsing across buffer boundaries */
			asn_struct_ctx_t _asn_ctx;
		} *sps_r16;
		long	*jointReleaseSPS_r16;	/* OPTIONAL */
		long	*simulSRS_TransWithinBand_r16;	/* OPTIONAL */
		long	*trs_AdditionalBandwidth_r16;	/* OPTIONAL */
		long	*handoverIntraF_IAB_r16;	/* OPTIONAL */
		
		/* Context for parsing across buffer boundaries */
		asn_struct_ctx_t _asn_ctx;
	} *ext6;
	struct NR_BandNR__ext7 {
		struct NR_SimulSRS_ForAntennaSwitching_r16	*simulTX_SRS_AntSwitchingIntraBandUL_CA_r16;	/* OPTIONAL */
		struct NR_SharedSpectrumChAccessParamsPerBand_v1630	*sharedSpectrumChAccessParamsPerBand_v1630;	/* OPTIONAL */
		
		/* Context for parsing across buffer boundaries */
		asn_struct_ctx_t _asn_ctx;
	} *ext7;
	struct NR_BandNR__ext8 {
		long	*handoverUTRA_FDD_r16;	/* OPTIONAL */
		long	*enhancedUL_TransientPeriod_r16;	/* OPTIONAL */
		struct NR_SharedSpectrumChAccessParamsPerBand_v1640	*sharedSpectrumChAccessParamsPerBand_v1640;	/* OPTIONAL */
		
		/* Context for parsing across buffer boundaries */
		asn_struct_ctx_t _asn_ctx;
	} *ext8;
	struct NR_BandNR__ext9 {
		long	*type1_PUSCH_RepetitionMultiSlots_v1650;	/* OPTIONAL */
		long	*type2_PUSCH_RepetitionMultiSlots_v1650;	/* OPTIONAL */
		long	*pusch_RepetitionMultiSlots_v1650;	/* OPTIONAL */
		long	*configuredUL_GrantType1_v1650;	/* OPTIONAL */
		long	*configuredUL_GrantType2_v1650;	/* OPTIONAL */
		struct NR_SharedSpectrumChAccessParamsPerBand_v1650	*sharedSpectrumChAccessParamsPerBand_v1650;	/* OPTIONAL */
		
		/* Context for parsing across buffer boundaries */
		asn_struct_ctx_t _asn_ctx;
	} *ext9;
	struct NR_BandNR__ext10 {
		long	*enhancedSkipUplinkTxConfigured_v1660;	/* OPTIONAL */
		long	*enhancedSkipUplinkTxDynamic_v1660;	/* OPTIONAL */
		
		/* Context for parsing across buffer boundaries */
		asn_struct_ctx_t _asn_ctx;
	} *ext10;
	struct NR_BandNR__ext11 {
		long	*maxUplinkDutyCycle_PC1dot5_MPE_FR1_r16;	/* OPTIONAL */
		long	*txDiversity_r16;	/* OPTIONAL */
		
		/* Context for parsing across buffer boundaries */
		asn_struct_ctx_t _asn_ctx;
	} *ext11;
	struct NR_BandNR__ext12 {
		long	*pdsch_1024QAM_FR1_r17;	/* OPTIONAL */
		long	*ue_PowerClass_v1700;	/* OPTIONAL */
		struct NR_FR2_2_AccessParamsPerBand_r17	*fr2_2_AccessParamsPerBand_r17;	/* OPTIONAL */
		long	*rlm_Relaxation_r17;	/* OPTIONAL */
		long	*bfd_Relaxation_r17;	/* OPTIONAL */
		long	*cg_SDT_r17;	/* OPTIONAL */
		long	*locationBasedCondHandover_r17;	/* OPTIONAL */
		long	*timeBasedCondHandover_r17;	/* OPTIONAL */
		long	*eventA4BasedCondHandover_r17;	/* OPTIONAL */
		long	*mn_InitiatedCondPSCellChangeNRDC_r17;	/* OPTIONAL */
		long	*sn_InitiatedCondPSCellChangeNRDC_r17;	/* OPTIONAL */
		long	*pdcch_SkippingWithoutSSSG_r17;	/* OPTIONAL */
		long	*sssg_Switching_1BitInd_r17;	/* OPTIONAL */
		long	*sssg_Switching_2BitInd_r17;	/* OPTIONAL */
		long	*pdcch_SkippingWithSSSG_r17;	/* OPTIONAL */
		long	*searchSpaceSetGrp_switchCap2_r17;	/* OPTIONAL */
		long	*uplinkPreCompensation_r17;	/* OPTIONAL */
		long	*uplink_TA_Reporting_r17;	/* OPTIONAL */
		long	*max_HARQ_ProcessNumber_r17;	/* OPTIONAL */
		long	*type2_HARQ_Codebook_r17;	/* OPTIONAL */
		long	*type1_HARQ_Codebook_r17;	/* OPTIONAL */
		long	*type3_HARQ_Codebook_r17;	/* OPTIONAL */
		long	*ue_specific_K_Offset_r17;	/* OPTIONAL */
		long	*multiPDSCH_SingleDCI_FR2_1_SCS_120kHz_r17;	/* OPTIONAL */
		long	*multiPUSCH_SingleDCI_FR2_1_SCS_120kHz_r17;	/* OPTIONAL */
		long	*parallelPRS_MeasRRC_Inactive_r17;	/* OPTIONAL */
		long	*nr_UE_TxTEG_ID_MaxSupport_r17;	/* OPTIONAL */
		long	*prs_ProcessingRRC_Inactive_r17;	/* OPTIONAL */
		long	*prs_ProcessingWindowType1A_r17;	/* OPTIONAL */
		long	*prs_ProcessingWindowType1B_r17;	/* OPTIONAL */
		long	*prs_ProcessingWindowType2_r17;	/* OPTIONAL */
		struct NR_SRS_AllPosResourcesRRC_Inactive_r17	*srs_AllPosResourcesRRC_Inactive_r17;	/* OPTIONAL */
		struct NR_OLPC_SRS_Pos_r16	*olpc_SRS_PosRRC_Inactive_r17;	/* OPTIONAL */
		struct NR_SpatialRelationsSRS_Pos_r16	*spatialRelationsSRS_PosRRC_Inactive_r17;	/* OPTIONAL */
		long	*maxNumberPUSCH_TypeA_Repetition_r17;	/* OPTIONAL */
		long	*puschTypeA_RepetitionsAvailSlot_r17;	/* OPTIONAL */
		long	*tb_ProcessingMultiSlotPUSCH_r17;	/* OPTIONAL */
		long	*tb_ProcessingRepMultiSlotPUSCH_r17;	/* OPTIONAL */
		struct NR_BandNR__ext12__maxDurationDMRS_Bundling_r17 {
			long	*fdd_r17;	/* OPTIONAL */
			long	*tdd_r17;	/* OPTIONAL */
			
			/* Context for parsing across buffer boundaries */
			asn_struct_ctx_t _asn_ctx;
		} *maxDurationDMRS_Bundling_r17;
		long	*pusch_RepetitionMsg3_r17;	/* OPTIONAL */
		struct NR_SharedSpectrumChAccessParamsPerBand_v1710	*sharedSpectrumChAccessParamsPerBand_v1710;	/* OPTIONAL */
		long	*parallelMeasurementWithoutRestriction_r17;	/* OPTIONAL */
		long	*maxNumber_NGSO_SatellitesWithinOneSMTC_r17;	/* OPTIONAL */
		long	*k1_RangeExtension_r17;	/* OPTIONAL */
		struct NR_BandNR__ext12__aperiodicCSI_RS_FastScellActivation_r17 {
			long	 maxNumberAperiodicCSI_RS_PerCC_r17;
			long	 maxNumberAperiodicCSI_RS_AcrossCCs_r17;
			
			/* Context for parsing across buffer boundaries */
			asn_struct_ctx_t _asn_ctx;
		} *aperiodicCSI_RS_FastScellActivation_r17;
		long	*aperiodicCSI_RS_AdditionalBandwidth_r17;	/* OPTIONAL */
		long	*bwp_WithoutCD_SSB_OrNCD_SSB_RedCap_r17;	/* OPTIONAL */
		long	*halfDuplexFDD_TypeA_RedCap_r17;	/* OPTIONAL */
		struct NR_PosSRS_RRC_Inactive_OutsideInitialUL_BWP_r17	*posSRS_RRC_Inactive_OutsideInitialUL_BWP_r17;	/* OPTIONAL */
		BIT_STRING_t	*channelBWs_DL_SCS_480kHz_FR2_2_r17;	/* OPTIONAL */
		BIT_STRING_t	*channelBWs_UL_SCS_480kHz_FR2_2_r17;	/* OPTIONAL */
		BIT_STRING_t	*channelBWs_DL_SCS_960kHz_FR2_2_r17;	/* OPTIONAL */
		BIT_STRING_t	*channelBWs_UL_SCS_960kHz_FR2_2_r17;	/* OPTIONAL */
		long	*ul_GapFR2_r17;	/* OPTIONAL */
		long	*oneShotHARQ_feedbackTriggeredByDCI_1_2_r17;	/* OPTIONAL */
		long	*oneShotHARQ_feedbackPhy_Priority_r17;	/* OPTIONAL */
		struct NR_BandNR__ext12__enhancedType3_HARQ_CodebookFeedback_r17 {
			long	 enhancedType3_HARQ_Codebooks_r17;
			long	 maxNumberPUCCH_Transmissions_r17;
			
			/* Context for parsing across buffer boundaries */
			asn_struct_ctx_t _asn_ctx;
		} *enhancedType3_HARQ_CodebookFeedback_r17;
		struct NR_BandNR__ext12__triggeredHARQ_CodebookRetx_r17 {
			long	 minHARQ_Retx_Offset_r17;
			long	 maxHARQ_Retx_Offset_r17;
			
			/* Context for parsing across buffer boundaries */
			asn_struct_ctx_t _asn_ctx;
		} *triggeredHARQ_CodebookRetx_r17;
		
		/* Context for parsing across buffer boundaries */
		asn_struct_ctx_t _asn_ctx;
	} *ext12;
	struct NR_BandNR__ext13 {
		long	*ue_OneShotUL_TimingAdj_r17;	/* OPTIONAL */
		long	*pucch_Repetition_F0_2_r17;	/* OPTIONAL */
		long	*cqi_4_BitsSubbandNTN_SharedSpectrumChAccess_r17;	/* OPTIONAL */
		long	*mux_HARQ_ACK_DiffPriorities_r17;	/* OPTIONAL */
		long	*ta_BasedPDC_NTN_SharedSpectrumChAccess_r17;	/* OPTIONAL */
		long	*ack_NACK_FeedbackForMulticastWithDCI_Enabler_r17;	/* OPTIONAL */
		long	*maxNumberG_RNTI_r17;	/* OPTIONAL */
		long	*dynamicMulticastDCI_Format4_2_r17;	/* OPTIONAL */
		struct NR_BandNR__ext13__maxModulationOrderForMulticast_r17 {
			NR_BandNR__ext13__maxModulationOrderForMulticast_r17_PR present;
			union NR_BandNR__NR_ext13__NR_maxModulationOrderForMulticast_r17_u {
				long	 fr1_r17;
				long	 fr2_r17;
			} choice;
			
			/* Context for parsing across buffer boundaries */
			asn_struct_ctx_t _asn_ctx;
		} *maxModulationOrderForMulticast_r17;
		long	*dynamicSlotRepetitionMulticastTN_NonSharedSpectrumChAccess_r17;	/* OPTIONAL */
		long	*dynamicSlotRepetitionMulticastNTN_SharedSpectrumChAccess_r17;	/* OPTIONAL */
		long	*nack_OnlyFeedbackForMulticastWithDCI_Enabler_r17;	/* OPTIONAL */
		long	*ack_NACK_FeedbackForSPS_MulticastWithDCI_Enabler_r17;	/* OPTIONAL */
		long	*maxNumberG_CS_RNTI_r17;	/* OPTIONAL */
		long	*re_LevelRateMatchingForMulticast_r17;	/* OPTIONAL */
		long	*pdsch_1024QAM_2MIMO_FR1_r17;	/* OPTIONAL */
		long	*prs_MeasurementWithoutMG_r17;	/* OPTIONAL */
		long	*maxNumber_LEO_SatellitesPerCarrier_r17;	/* OPTIONAL */
		struct NR_BandNR__ext13__prs_ProcessingCapabilityOutsideMGinPPW_r17 {
			A_SEQUENCE_OF(struct NR_PRS_ProcessingCapabilityOutsideMGinPPWperType_r17) list;
			
			/* Context for parsing across buffer boundaries */
			asn_struct_ctx_t _asn_ctx;
		} *prs_ProcessingCapabilityOutsideMGinPPW_r17;
		struct NR_BandNR__ext13__srs_SemiPersistent_PosResourcesRRC_Inactive_r17 {
			long	 maxNumOfSemiPersistentSRSposResources_r17;
			long	 maxNumOfSemiPersistentSRSposResourcesPerSlot_r17;
			
			/* Context for parsing across buffer boundaries */
			asn_struct_ctx_t _asn_ctx;
		} *srs_SemiPersistent_PosResourcesRRC_Inactive_r17;
		BIT_STRING_t	*channelBWs_DL_SCS_120kHz_FR2_2_r17;	/* OPTIONAL */
		BIT_STRING_t	*channelBWs_UL_SCS_120kHz_FR2_2_r17;	/* OPTIONAL */
		
		/* Context for parsing across buffer boundaries */
		asn_struct_ctx_t _asn_ctx;
	} *ext13;
	struct NR_BandNR__ext14 {
		long	*dmrs_BundlingPUSCH_RepTypeA_r17;	/* OPTIONAL */
		long	*dmrs_BundlingPUSCH_RepTypeB_r17;	/* OPTIONAL */
		long	*dmrs_BundlingPUSCH_multiSlot_r17;	/* OPTIONAL */
		long	*dmrs_BundlingPUCCH_Rep_r17;	/* OPTIONAL */
		long	*interSlotFreqHopInterSlotBundlingPUSCH_r17;	/* OPTIONAL */
		long	*interSlotFreqHopPUCCH_r17;	/* OPTIONAL */
		long	*dmrs_BundlingRestart_r17;	/* OPTIONAL */
		long	*dmrs_BundlingNonBackToBackTX_r17;	/* OPTIONAL */
		
		/* Context for parsing across buffer boundaries */
		asn_struct_ctx_t _asn_ctx;
	} *ext14;
	
	/* Context for parsing across buffer boundaries */
	asn_struct_ctx_t _asn_ctx;
} NR_BandNR_t;

/* Implementation */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_extendedCP_5;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_multipleTCI_7;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_bwp_WithoutRestriction_9;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_bwp_SameNumerology_11;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_bwp_DiffNumerology_14;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_crossCarrierScheduling_SameSCS_16;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_pdsch_256QAM_FR2_18;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_pusch_256QAM_20;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_ue_PowerClass_22;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_rateMatchingLTE_CRS_27;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_maxUplinkDutyCycle_PC2_FR1_47;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_pucch_SpatialRelInfoMAC_CE_54;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_powerBoosting_pi2BPSK_56;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_maxUplinkDutyCycle_FR2_59;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_cancelOverlappingPUSCH_r16_92;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_overlapRateMatchingEUTRA_CRS_r16_97;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_pdsch_MappingTypeB_Alt_r16_99;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_oneSlotPeriodicTRS_r16_101;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_simulSRS_MIMO_TransWithinBand_r16_105;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_scs_15kHz_109;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_scs_30kHz_111;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_scs_60kHz_113;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_scs_60kHz_116;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_scs_120kHz_118;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_scs_15kHz_122;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_scs_30kHz_124;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_scs_60kHz_126;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_scs_60kHz_129;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_scs_120kHz_131;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_rasterShift7dot5_IAB_r16_133;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_ue_PowerClass_v1610_135;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_condHandover_r16_137;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_condHandoverFailure_r16_139;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_condHandoverTwoTriggerEvents_r16_141;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_condPSCellChange_r16_143;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_condPSCellChangeTwoTriggerEvents_r16_145;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_mpr_PowerBoost_FR2_r16_147;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_maxNumberConfigsPerBWP_r16_150;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_jointReleaseConfiguredGrantType2_r16_157;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_jointReleaseSPS_r16_162;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_simulSRS_TransWithinBand_r16_164;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_trs_AdditionalBandwidth_r16_166;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_handoverIntraF_IAB_r16_169;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_handoverUTRA_FDD_r16_175;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_enhancedUL_TransientPeriod_r16_177;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_type1_PUSCH_RepetitionMultiSlots_v1650_183;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_type2_PUSCH_RepetitionMultiSlots_v1650_185;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_pusch_RepetitionMultiSlots_v1650_187;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_configuredUL_GrantType1_v1650_189;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_configuredUL_GrantType2_v1650_191;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_enhancedSkipUplinkTxConfigured_v1660_195;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_enhancedSkipUplinkTxDynamic_v1660_197;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_maxUplinkDutyCycle_PC1dot5_MPE_FR1_r16_200;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_txDiversity_r16_213;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_pdsch_1024QAM_FR1_r17_216;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_ue_PowerClass_v1700_218;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_rlm_Relaxation_r17_223;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_bfd_Relaxation_r17_225;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_cg_SDT_r17_227;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_locationBasedCondHandover_r17_229;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_timeBasedCondHandover_r17_231;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_eventA4BasedCondHandover_r17_233;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_mn_InitiatedCondPSCellChangeNRDC_r17_235;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_sn_InitiatedCondPSCellChangeNRDC_r17_237;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_pdcch_SkippingWithoutSSSG_r17_239;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_sssg_Switching_1BitInd_r17_241;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_sssg_Switching_2BitInd_r17_243;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_pdcch_SkippingWithSSSG_r17_245;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_searchSpaceSetGrp_switchCap2_r17_247;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_uplinkPreCompensation_r17_249;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_uplink_TA_Reporting_r17_251;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_max_HARQ_ProcessNumber_r17_253;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_type2_HARQ_Codebook_r17_257;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_type1_HARQ_Codebook_r17_259;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_type3_HARQ_Codebook_r17_261;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_ue_specific_K_Offset_r17_263;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_multiPDSCH_SingleDCI_FR2_1_SCS_120kHz_r17_265;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_multiPUSCH_SingleDCI_FR2_1_SCS_120kHz_r17_267;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_parallelPRS_MeasRRC_Inactive_r17_269;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_nr_UE_TxTEG_ID_MaxSupport_r17_271;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_prs_ProcessingRRC_Inactive_r17_278;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_prs_ProcessingWindowType1A_r17_280;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_prs_ProcessingWindowType1B_r17_284;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_prs_ProcessingWindowType2_r17_288;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_maxNumberPUSCH_TypeA_Repetition_r17_295;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_puschTypeA_RepetitionsAvailSlot_r17_297;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_tb_ProcessingMultiSlotPUSCH_r17_299;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_tb_ProcessingRepMultiSlotPUSCH_r17_301;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_fdd_r17_304;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_tdd_r17_309;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_pusch_RepetitionMsg3_r17_314;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_parallelMeasurementWithoutRestriction_r17_317;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_maxNumber_NGSO_SatellitesWithinOneSMTC_r17_319;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_k1_RangeExtension_r17_324;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_maxNumberAperiodicCSI_RS_PerCC_r17_327;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_maxNumberAperiodicCSI_RS_AcrossCCs_r17_335;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_aperiodicCSI_RS_AdditionalBandwidth_r17_344;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_bwp_WithoutCD_SSB_OrNCD_SSB_RedCap_r17_347;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_halfDuplexFDD_TypeA_RedCap_r17_349;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_ul_GapFR2_r17_356;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_oneShotHARQ_feedbackTriggeredByDCI_1_2_r17_358;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_oneShotHARQ_feedbackPhy_Priority_r17_360;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_enhancedType3_HARQ_Codebooks_r17_363;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_maxNumberPUCCH_Transmissions_r17_368;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_minHARQ_Retx_Offset_r17_377;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_maxHARQ_Retx_Offset_r17_383;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_ue_OneShotUL_TimingAdj_r17_396;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_pucch_Repetition_F0_2_r17_398;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_cqi_4_BitsSubbandNTN_SharedSpectrumChAccess_r17_400;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_mux_HARQ_ACK_DiffPriorities_r17_402;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_ta_BasedPDC_NTN_SharedSpectrumChAccess_r17_404;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_ack_NACK_FeedbackForMulticastWithDCI_Enabler_r17_406;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_dynamicMulticastDCI_Format4_2_r17_409;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_fr1_r17_412;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_fr2_r17_415;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_dynamicSlotRepetitionMulticastTN_NonSharedSpectrumChAccess_r17_418;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_dynamicSlotRepetitionMulticastNTN_SharedSpectrumChAccess_r17_421;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_nack_OnlyFeedbackForMulticastWithDCI_Enabler_r17_424;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_ack_NACK_FeedbackForSPS_MulticastWithDCI_Enabler_r17_426;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_re_LevelRateMatchingForMulticast_r17_429;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_pdsch_1024QAM_2MIMO_FR1_r17_431;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_prs_MeasurementWithoutMG_r17_433;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_maxNumOfSemiPersistentSRSposResources_r17_442;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_maxNumOfSemiPersistentSRSposResourcesPerSlot_r17_450;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_dmrs_BundlingPUSCH_RepTypeA_r17_464;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_dmrs_BundlingPUSCH_RepTypeB_r17_466;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_dmrs_BundlingPUSCH_multiSlot_r17_468;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_dmrs_BundlingPUCCH_Rep_r17_470;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_interSlotFreqHopInterSlotBundlingPUSCH_r17_472;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_interSlotFreqHopPUCCH_r17_474;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_dmrs_BundlingRestart_r17_476;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_NR_dmrs_BundlingNonBackToBackTX_r17_478;	// (Use -fall-defs-global to expose) */
extern asn_TYPE_descriptor_t asn_DEF_NR_BandNR;
extern asn_SEQUENCE_specifics_t asn_SPC_NR_BandNR_specs_1;
extern asn_TYPE_member_t asn_MBR_NR_BandNR_1[29];

#ifdef __cplusplus
}
#endif

/* Referred external types */
#include "NR_MIMO-ParametersPerBand.h"
#include "NR_SharedSpectrumChAccessParamsPerBand-r16.h"
#include "NR_OLPC-SRS-Pos-r16.h"
#include "NR_SpatialRelationsSRS-Pos-r16.h"
#include "NR_SimulSRS-ForAntennaSwitching-r16.h"
#include "NR_SharedSpectrumChAccessParamsPerBand-v1630.h"
#include "NR_SharedSpectrumChAccessParamsPerBand-v1640.h"
#include "NR_SharedSpectrumChAccessParamsPerBand-v1650.h"
#include "NR_FR2-2-AccessParamsPerBand-r17.h"
#include "NR_SRS-AllPosResourcesRRC-Inactive-r17.h"
#include "NR_SharedSpectrumChAccessParamsPerBand-v1710.h"
#include "NR_PosSRS-RRC-Inactive-OutsideInitialUL-BWP-r17.h"
#include "NR_PRS-ProcessingCapabilityOutsideMGinPPWperType-r17.h"

#endif	/* _NR_BandNR_H_ */
#include <asn_internal.h>
