asrt: assert property (@(posedge clk) disable iff (tb_reset)
    (fifo_full && wr_push && !rd_pop) !== 1'b1
);