Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Feb 16 20:50:55 2020
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file oled_ctrl_control_sets_placed.rpt
| Design       : oled_ctrl
| Device       : xc7a200t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    93 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           17 |
| Yes          | No                    | No                     |              76 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              47 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal                |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | Initialize/temp_vbat_i_1_n_0                |                                                          |                1 |              1 |
|  clk_IBUF_BUFG | Initialize/temp_vdd_i_1_n_0                 |                                                          |                1 |              1 |
|  clk_IBUF_BUFG | Example/after_page_state                    |                                                          |                2 |              4 |
|  clk_IBUF_BUFG | Example/temp_sdata[5]_i_1_n_0               |                                                          |                1 |              4 |
|  clk_IBUF_BUFG | Example/temp_sdata[5]_i_1_n_0               | Example/temp_sdata[7]_i_1_n_0                            |                1 |              4 |
|  clk_IBUF_BUFG | Initialize/E[0]                             | rst_IBUF                                                 |                1 |              4 |
|  clk_IBUF_BUFG |                                             | Example/spi_comp/counter                                 |                1 |              5 |
|  clk_IBUF_BUFG |                                             | Initialize/spi_comp/counter                              |                1 |              5 |
|  clk_IBUF_BUFG | Example/spi_comp/temp_sdata                 | Example/spi_comp/FSM_onehot_current_state_reg_n_0_[0]    |                2 |              5 |
|  clk_IBUF_BUFG | Example/spi_comp/E[0]                       |                                                          |                2 |              5 |
|  clk_IBUF_BUFG | Example/g0_b0__3_n_0                        |                                                          |                3 |              5 |
|  clk_IBUF_BUFG | Initialize/delay_comp/E[0]                  | rst_IBUF                                                 |                2 |              5 |
|  clk_IBUF_BUFG | Initialize/spi_comp/temp_sdata              | Initialize/spi_comp/FSM_onehot_current_state_reg_n_0_[0] |                2 |              5 |
|  clk_IBUF_BUFG | Initialize/g0_b0__1_n_0                     |                                                          |                2 |              5 |
|  clk_IBUF_BUFG | Example/after_update_state                  |                                                          |                1 |              6 |
|  clk_IBUF_BUFG | Example/spi_comp/shift_register             |                                                          |                1 |              7 |
|  clk_IBUF_BUFG | Initialize/spi_comp/shift_register          |                                                          |                1 |              7 |
|  clk_IBUF_BUFG | Initialize/g0_b0__2_n_0                     |                                                          |                1 |              8 |
|  clk_IBUF_BUFG | Example/g0_b0__4_n_0                        |                                                          |                4 |             10 |
|  clk_IBUF_BUFG | Example/delay_comp/ms_counter[0]_i_2__0_n_0 | Example/delay_comp/ms_counter                            |                3 |             12 |
|  clk_IBUF_BUFG | Initialize/delay_comp/ms_counter[0]_i_2_n_0 | Initialize/delay_comp/ms_counter                         |                3 |             12 |
|  clk_IBUF_BUFG |                                             | rst_IBUF                                                 |                5 |             13 |
|  clk_IBUF_BUFG | Example/after_char_state_0                  |                                                          |                8 |             13 |
|  clk_IBUF_BUFG |                                             |                                                          |               10 |             15 |
|  clk_IBUF_BUFG |                                             | Example/delay_comp/clk_counter[0]_i_1__0_n_0             |                5 |             17 |
|  clk_IBUF_BUFG |                                             | Initialize/delay_comp/clk_counter[0]_i_1_n_0             |                5 |             17 |
+----------------+---------------------------------------------+----------------------------------------------------------+------------------+----------------+


