
<!DOCTYPE html>
<html>
<head>
    <title>Sr. Packaging Signal and Power Integrity Engineer</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Kforce Inc. is looking for Sr. Packaging Signal and Power Integrity Engineer!</h1>
            <h2>Full Time, Perm | San Jose, CA</h2>
            <h2>2D, 3D, Analysis, Application, Electrical Engineer, Engineer, Engineering, Engineers, Manager, Matlab, Modeling, Packaging, Performance, Protocols, Simulation</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>RESPONSIBILITIES:An established and growing Technology company in the Phoenix, AZ metro area is seeking Senior Electrical Engineer with a strong technical background and experience in signal and power integrity related to IC package design. The opportunity involves working directly with our customers, design engineers, simulation engineers, business units, R&D and etc. We are looking for candidates nationwide willing to relocate to the Phoenix, AZ metro area. Once again, the position is in the Phoenix, AZ metro area. We are working directly with the Hiring Manager. Essential Duties and<br>Responsibilities:• :* Work with design engineers to provide design solutions for high-speed and low speed signals, clocks, power delivery signals, and power and ground planes* Provide routing guidelines for high-speed, low-speed, power signals, power and ground planes from bumps to balls* Thorough understanding of the SI and PI associated with bump signals/ground patterns and ability to optimize the balls signals/ground placement to improve the performance* Signal integrity analysis of frequency and time domain simulations for high speed signals and low speed signal following specifications* Applying a proper single ended or differential Driver and Receiver models (such as Single IBIS, IBIS_AMI, CMOS PU and PD, parallel and series terminations, ODT termination, R_ON, and Z-CAL) to optimize the driver to the associated signals* Optimizing single ended or differential Insertion loss, Return loss, Xtlk, and power sum Xtlk for differential signaling groups and protocols* IR_DROP simulation for the power rails from bumps to balls* AC frequency sweep simulation to optimize the high RLC traces to the lower by achieving low resistance and inductance traces* Power plane resonance to measure the resonances of the package plans* PDN frequency domain and transient time domain analyses for PDN* Constraints manager (CM) updates and guidance for all signal classes, pads, clearances, and vias REQUIREMENTS:* Bachelor's or Master's degree in Electrical Engineering with at least 5 years of relevant experience in SI and Power Integrity experience* Strong background in the application of Electromagnetics and High Speed Transmission Line principles related to signal and power integrity* Packaging simulation experience would be ideal* Proficiency in time and frequency domain modeling and use of 2D and 3D quasi-static and full-wave electromagnetic field solvers such as Cadence/Sigrity, Ansys, or ADS* Experience with IC package layout tools such as Cadence APD or Si P* Demonstrated experience with IC package layout tools such as Cadence, Mentor or Zuken would be a plus* Previous experience with lab measurements such as VNA and BERT are plusses* Working knowledge of industry standard interfaces such as DDR, PCIe, USB, etc are plusses* Prior experience with HSPICE and IBIS modeling and MATLAB and scripting experience are plusses* Knowledge of packaging and PCB design practices would be ideal Kforce is an Equal Opportunity/Affirmative Action Employer<br>• All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, pregnancy, sexual orientation, gender identity, national origin, age, protected veteran status, or disability status<br>Qualifications:• </p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    