timestamp 1677519681
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_89421238_X1_Y1_1677518942_1677518943 PMOS_S_89421238_X1_Y1_1677518942_1677518943_0 1 0 0 0 1 1512
use NMOS_S_25628869_X1_Y1_1677518941_1677518943 NMOS_S_25628869_X1_Y1_1677518941_1677518943_0 1 0 0 0 -1 1512
node "m1_54_560#" 5 875.944 54 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
node "li_61_1411#" 52 172.343 61 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10100 504 7616 496 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "li_61_1411#" "m1_54_560#" 110.718
cap "NMOS_S_25628869_X1_Y1_1677518941_1677518943_0/a_147_483#" "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/a_230_399#" 22.1194
cap "NMOS_S_25628869_X1_Y1_1677518941_1677518943_0/a_147_483#" "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/w_0_0#" 18.7641
cap "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/a_200_252#" "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/a_230_399#" 36.2764
cap "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/a_200_252#" "NMOS_S_25628869_X1_Y1_1677518941_1677518943_0/a_147_483#" 192.114
cap "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/a_200_252#" "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/w_0_0#" 3.40916
cap "NMOS_S_25628869_X1_Y1_1677518941_1677518943_0/a_147_483#" "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/w_0_0#" 30.5211
cap "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/a_200_252#" "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/a_230_399#" 26.1606
cap "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/w_0_0#" "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/a_230_399#" 33.1285
cap "NMOS_S_25628869_X1_Y1_1677518941_1677518943_0/a_147_483#" "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/a_230_399#" 5.4743
cap "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/a_200_252#" "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/w_0_0#" 282.944
cap "NMOS_S_25628869_X1_Y1_1677518941_1677518943_0/a_147_483#" "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/a_200_252#" 0.463889
merge "NMOS_S_25628869_X1_Y1_1677518941_1677518943_0/a_147_483#" "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/VSUBS" "VSUBS"
merge "NMOS_S_25628869_X1_Y1_1677518941_1677518943_0/a_230_483#" "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/a_230_399#" -196.061 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7616 -496 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/a_230_399#" "li_61_1411#"
merge "NMOS_S_25628869_X1_Y1_1677518941_1677518943_0/a_200_252#" "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/a_200_252#" -740.996 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_89421238_X1_Y1_1677518942_1677518943_0/a_200_252#" "m1_54_560#"
