$date
  Fri Apr 14 14:31:37 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module selouttest $end
$var reg 2 ! sel_out[1:0] $end
$var reg 8 " s[7:0] $end
$var reg 8 # mem_cache1[7:0] $end
$var reg 8 $ mem_cache2[7:0] $end
$var reg 8 % resout[7:0] $end
$scope module uut $end
$var reg 2 & sel_out[1:0] $end
$var reg 8 ' s[7:0] $end
$var reg 8 ( mem_cache1[7:0] $end
$var reg 8 ) mem_cache2[7:0] $end
$var reg 8 * resout[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
b00110000 "
b00000011 #
b11000010 $
b00000000 %
b00 &
b00110000 '
b00000011 (
b11000010 )
b00000000 *
#10000000
b01 !
b00000011 %
b01 &
b00000011 *
#20000000
b10 !
b11000010 %
b10 &
b11000010 *
#30000000
b11 !
b00110000 %
b11 &
b00110000 *
#40000000
