Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 21 11:25:01 2026
| Host         : LAPTOP-RFCDB03I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                               1           
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  512         
TIMING-18  Warning   Missing input or output delay                              2           
TIMING-23  Warning   Combinational loop found                                   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (2)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (2)
---------------------
 There are 2 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.757        0.000                      0                21707        0.207        0.000                      0                21707        8.870        0.000                       0                  2368  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.757        0.000                      0                21638        0.207        0.000                      0                21638        8.870        0.000                       0                  2368  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             15.507        0.000                      0                   69        0.683        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.027ns  (logic 4.465ns (23.466%)  route 14.562ns (76.534%))
  Logic Levels:           20  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 24.268 - 20.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.338     4.538    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X53Y75         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDCE (Prop_fdce_C_Q)         0.348     4.886 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.083     5.969    u_imem/Q[4]
    SLICE_X55Y74         LUT6 (Prop_lut6_I0_O)        0.242     6.211 r  u_imem/result_o0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.211    u_imem/result_o0_carry_i_24_n_0
    SLICE_X55Y74         MUXF7 (Prop_muxf7_I0_O)      0.199     6.410 r  u_imem/result_o0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.410    u_imem/result_o0_carry_i_18_n_0
    SLICE_X55Y74         MUXF8 (Prop_muxf8_I0_O)      0.085     6.495 r  u_imem/result_o0_carry_i_9/O
                         net (fo=126, routed)         0.727     7.221    u_pc_reg/inst_wire[5]
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.267     7.488 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_47/O
                         net (fo=8, routed)           0.717     8.206    u_pc_reg/regs_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X53Y78         LUT4 (Prop_lut4_I1_O)        0.281     8.487 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=36, routed)          0.845     9.332    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X53Y77         LUT2 (Prop_lut2_I0_O)        0.281     9.613 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          0.718    10.331    u_regfile/regs_reg_r1_0_31_0_5/ADDRB0
    SLICE_X50Y77         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.280    10.611 r  u_regfile/regs_reg_r1_0_31_0_5/RAMB/O
                         net (fo=5, routed)           0.899    11.511    u_pc_reg/rs1_data_o0[2]
    SLICE_X47Y74         LUT6 (Prop_lut6_I1_O)        0.283    11.794 r  u_pc_reg/result_o0_carry_i_2/O
                         net (fo=7, routed)           0.626    12.419    u_alu/alu_src_a[2]
    SLICE_X45Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    12.748 r  u_alu/result_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.748    u_alu/result_o0_inferred__0/i__carry_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.013 r  u_alu/result_o0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.594    13.607    u_pc_reg/regs_reg_r1_0_31_0_5_i_71_2[4]
    SLICE_X43Y77         LUT3 (Prop_lut3_I2_O)        0.250    13.857 r  u_pc_reg/ram_reg_0_255_0_0_i_31/O
                         net (fo=14, routed)          1.447    15.304    u_pc_reg/ram_reg_0_255_0_0_i_31_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.105    15.409 r  u_pc_reg/ram_reg_3584_3839_12_12_i_1/O
                         net (fo=164, routed)         2.004    17.413    u_dmem/ram_reg_3584_3839_12_12/A3
    SLICE_X50Y19         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.105    17.518 r  u_dmem/ram_reg_3584_3839_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.518    u_dmem/ram_reg_3584_3839_12_12/OD
    SLICE_X50Y19         MUXF7 (Prop_muxf7_I0_O)      0.201    17.719 r  u_dmem/ram_reg_3584_3839_12_12/F7.B/O
                         net (fo=1, routed)           0.000    17.719    u_dmem/ram_reg_3584_3839_12_12/O0
    SLICE_X50Y19         MUXF8 (Prop_muxf8_I0_O)      0.082    17.801 r  u_dmem/ram_reg_3584_3839_12_12/F8/O
                         net (fo=1, routed)           0.732    18.534    u_dmem/ram_reg_3584_3839_12_12_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.259    18.793 r  u_dmem/regs_reg_r1_0_31_0_5_i_364/O
                         net (fo=1, routed)           0.652    19.444    u_dmem/regs_reg_r1_0_31_0_5_i_364_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.105    19.549 r  u_dmem/regs_reg_r1_0_31_0_5_i_205/O
                         net (fo=1, routed)           1.828    21.378    u_pc_reg/bus_dmem_rdata[9]
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.105    21.483 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_105/O
                         net (fo=3, routed)           0.466    21.948    u_pc_reg/cpu_rdata[12]
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.126    22.074 r  u_pc_reg/regs_reg_r1_0_31_12_17_i_13/O
                         net (fo=1, routed)           0.542    22.616    u_pc_reg/regs_reg_r1_0_31_12_17_i_13_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.267    22.883 r  u_pc_reg/regs_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.682    23.566    u_regfile/regs_reg_r1_0_31_12_17/DIA0
    SLICE_X38Y75         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.227    24.268    u_regfile/regs_reg_r1_0_31_12_17/WCLK
    SLICE_X38Y75         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.224    24.492    
                         clock uncertainty           -0.035    24.457    
    SLICE_X38Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.134    24.323    u_regfile/regs_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         24.323    
                         arrival time                         -23.566    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.959ns  (logic 4.465ns (23.551%)  route 14.494ns (76.449%))
  Logic Levels:           20  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 24.269 - 20.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.338     4.538    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X53Y75         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDCE (Prop_fdce_C_Q)         0.348     4.886 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.083     5.969    u_imem/Q[4]
    SLICE_X55Y74         LUT6 (Prop_lut6_I0_O)        0.242     6.211 r  u_imem/result_o0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.211    u_imem/result_o0_carry_i_24_n_0
    SLICE_X55Y74         MUXF7 (Prop_muxf7_I0_O)      0.199     6.410 r  u_imem/result_o0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.410    u_imem/result_o0_carry_i_18_n_0
    SLICE_X55Y74         MUXF8 (Prop_muxf8_I0_O)      0.085     6.495 r  u_imem/result_o0_carry_i_9/O
                         net (fo=126, routed)         0.727     7.221    u_pc_reg/inst_wire[5]
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.267     7.488 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_47/O
                         net (fo=8, routed)           0.717     8.206    u_pc_reg/regs_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X53Y78         LUT4 (Prop_lut4_I1_O)        0.281     8.487 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=36, routed)          0.845     9.332    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X53Y77         LUT2 (Prop_lut2_I0_O)        0.281     9.613 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          0.718    10.331    u_regfile/regs_reg_r1_0_31_0_5/ADDRB0
    SLICE_X50Y77         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.280    10.611 r  u_regfile/regs_reg_r1_0_31_0_5/RAMB/O
                         net (fo=5, routed)           0.899    11.511    u_pc_reg/rs1_data_o0[2]
    SLICE_X47Y74         LUT6 (Prop_lut6_I1_O)        0.283    11.794 r  u_pc_reg/result_o0_carry_i_2/O
                         net (fo=7, routed)           0.626    12.419    u_alu/alu_src_a[2]
    SLICE_X45Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    12.748 r  u_alu/result_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.748    u_alu/result_o0_inferred__0/i__carry_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.013 r  u_alu/result_o0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.594    13.607    u_pc_reg/regs_reg_r1_0_31_0_5_i_71_2[4]
    SLICE_X43Y77         LUT3 (Prop_lut3_I2_O)        0.250    13.857 r  u_pc_reg/ram_reg_0_255_0_0_i_31/O
                         net (fo=14, routed)          1.447    15.304    u_pc_reg/ram_reg_0_255_0_0_i_31_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.105    15.409 r  u_pc_reg/ram_reg_3584_3839_12_12_i_1/O
                         net (fo=164, routed)         2.004    17.413    u_dmem/ram_reg_3584_3839_12_12/A3
    SLICE_X50Y19         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.105    17.518 r  u_dmem/ram_reg_3584_3839_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.518    u_dmem/ram_reg_3584_3839_12_12/OD
    SLICE_X50Y19         MUXF7 (Prop_muxf7_I0_O)      0.201    17.719 r  u_dmem/ram_reg_3584_3839_12_12/F7.B/O
                         net (fo=1, routed)           0.000    17.719    u_dmem/ram_reg_3584_3839_12_12/O0
    SLICE_X50Y19         MUXF8 (Prop_muxf8_I0_O)      0.082    17.801 r  u_dmem/ram_reg_3584_3839_12_12/F8/O
                         net (fo=1, routed)           0.732    18.534    u_dmem/ram_reg_3584_3839_12_12_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.259    18.793 r  u_dmem/regs_reg_r1_0_31_0_5_i_364/O
                         net (fo=1, routed)           0.652    19.444    u_dmem/regs_reg_r1_0_31_0_5_i_364_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.105    19.549 r  u_dmem/regs_reg_r1_0_31_0_5_i_205/O
                         net (fo=1, routed)           1.828    21.378    u_pc_reg/bus_dmem_rdata[9]
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.105    21.483 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_105/O
                         net (fo=3, routed)           0.466    21.948    u_pc_reg/cpu_rdata[12]
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.126    22.074 r  u_pc_reg/regs_reg_r1_0_31_12_17_i_13/O
                         net (fo=1, routed)           0.542    22.616    u_pc_reg/regs_reg_r1_0_31_12_17_i_13_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.267    22.883 r  u_pc_reg/regs_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.614    23.497    u_regfile/regs_reg_r2_0_31_12_17/DIA0
    SLICE_X42Y74         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.228    24.269    u_regfile/regs_reg_r2_0_31_12_17/WCLK
    SLICE_X42Y74         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism              0.224    24.493    
                         clock uncertainty           -0.035    24.458    
    SLICE_X42Y74         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.134    24.324    u_regfile/regs_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         24.324    
                         arrival time                         -23.497    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.845ns  (logic 4.638ns (24.611%)  route 14.207ns (75.389%))
  Logic Levels:           20  (CARRY4=2 LUT2=3 LUT4=2 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 24.276 - 20.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.338     4.538    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X53Y75         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDCE (Prop_fdce_C_Q)         0.348     4.886 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.083     5.969    u_imem/Q[4]
    SLICE_X55Y74         LUT6 (Prop_lut6_I0_O)        0.242     6.211 r  u_imem/result_o0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.211    u_imem/result_o0_carry_i_24_n_0
    SLICE_X55Y74         MUXF7 (Prop_muxf7_I0_O)      0.199     6.410 r  u_imem/result_o0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.410    u_imem/result_o0_carry_i_18_n_0
    SLICE_X55Y74         MUXF8 (Prop_muxf8_I0_O)      0.085     6.495 r  u_imem/result_o0_carry_i_9/O
                         net (fo=126, routed)         0.727     7.221    u_pc_reg/inst_wire[5]
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.267     7.488 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_47/O
                         net (fo=8, routed)           0.717     8.206    u_pc_reg/regs_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X53Y78         LUT4 (Prop_lut4_I1_O)        0.281     8.487 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=36, routed)          0.845     9.332    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X53Y77         LUT2 (Prop_lut2_I0_O)        0.281     9.613 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          0.718    10.331    u_regfile/regs_reg_r1_0_31_0_5/ADDRB0
    SLICE_X50Y77         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.280    10.611 r  u_regfile/regs_reg_r1_0_31_0_5/RAMB/O
                         net (fo=5, routed)           0.899    11.511    u_pc_reg/rs1_data_o0[2]
    SLICE_X47Y74         LUT6 (Prop_lut6_I1_O)        0.283    11.794 r  u_pc_reg/result_o0_carry_i_2/O
                         net (fo=7, routed)           0.697    12.490    u_alu/alu_src_a[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    12.819 r  u_alu/result_o0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.819    u_alu/result_o0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.084 r  u_alu/result_o0_carry__0/O[1]
                         net (fo=1, routed)           0.690    13.774    u_alu/data0[5]
    SLICE_X45Y70         LUT2 (Prop_lut2_I0_O)        0.271    14.045 r  u_alu/ram_reg_0_255_0_0_i_29/O
                         net (fo=14, routed)          0.930    14.975    u_pc_reg/ram_reg_0_255_4_4
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.267    15.242 r  u_pc_reg/ram_reg_0_255_9_9_i_2/O
                         net (fo=135, routed)         1.986    17.228    u_dmem/ram_reg_2560_2815_9_9/A3
    SLICE_X52Y20         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.105    17.333 r  u_dmem/ram_reg_2560_2815_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.333    u_dmem/ram_reg_2560_2815_9_9/OD
    SLICE_X52Y20         MUXF7 (Prop_muxf7_I0_O)      0.201    17.534 r  u_dmem/ram_reg_2560_2815_9_9/F7.B/O
                         net (fo=1, routed)           0.000    17.534    u_dmem/ram_reg_2560_2815_9_9/O0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I0_O)      0.082    17.616 r  u_dmem/ram_reg_2560_2815_9_9/F8/O
                         net (fo=1, routed)           0.859    18.474    u_dmem/ram_reg_2560_2815_9_9_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I1_O)        0.259    18.733 r  u_dmem/regs_reg_r1_0_31_0_5_i_233/O
                         net (fo=1, routed)           0.811    19.545    u_dmem/regs_reg_r1_0_31_0_5_i_233_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I1_O)        0.105    19.650 r  u_dmem/regs_reg_r1_0_31_0_5_i_150/O
                         net (fo=1, routed)           1.583    21.232    u_pc_reg/bus_dmem_rdata[6]
    SLICE_X44Y68         LUT6 (Prop_lut6_I0_O)        0.105    21.337 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_72/O
                         net (fo=3, routed)           0.587    21.924    u_pc_reg/cpu_rdata[9]
    SLICE_X41Y71         LUT4 (Prop_lut4_I2_O)        0.108    22.032 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.207    22.240    u_pc_reg/regs_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.275    22.515 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.868    23.383    u_regfile/regs_reg_r1_0_31_0_5/DIA1
    SLICE_X50Y77         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.235    24.276    u_regfile/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y77         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.241    24.517    
                         clock uncertainty           -0.035    24.482    
    SLICE_X50Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.213    24.269    u_regfile/regs_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.269    
                         arrival time                         -23.383    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.807ns  (logic 3.589ns (19.083%)  route 15.218ns (80.917%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=3 LUT6=8 MUXF7=1 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 24.276 - 20.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.338     4.538    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X53Y75         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDCE (Prop_fdce_C_Q)         0.348     4.886 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.083     5.969    u_imem/Q[4]
    SLICE_X55Y74         LUT6 (Prop_lut6_I0_O)        0.242     6.211 r  u_imem/result_o0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.211    u_imem/result_o0_carry_i_24_n_0
    SLICE_X55Y74         MUXF7 (Prop_muxf7_I0_O)      0.199     6.410 r  u_imem/result_o0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.410    u_imem/result_o0_carry_i_18_n_0
    SLICE_X55Y74         MUXF8 (Prop_muxf8_I0_O)      0.085     6.495 r  u_imem/result_o0_carry_i_9/O
                         net (fo=126, routed)         0.727     7.221    u_pc_reg/inst_wire[5]
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.267     7.488 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_47/O
                         net (fo=8, routed)           0.717     8.206    u_pc_reg/regs_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X53Y78         LUT4 (Prop_lut4_I1_O)        0.281     8.487 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=36, routed)          0.845     9.332    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X53Y77         LUT2 (Prop_lut2_I0_O)        0.281     9.613 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          1.173    10.786    u_regfile/regs_reg_r1_0_31_6_11/ADDRB0
    SLICE_X42Y75         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.267    11.053 r  u_regfile/regs_reg_r1_0_31_6_11/RAMB_D1/O
                         net (fo=5, routed)           0.812    11.865    u_pc_reg/rs1_data_o0[9]
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.105    11.970 r  u_pc_reg/result_o0_carry__1_i_3/O
                         net (fo=6, routed)           0.375    12.345    u_pc_reg/alu_src_a[9]
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.105    12.450 r  u_pc_reg/ram_reg_0_255_0_0_i_70/O
                         net (fo=3, routed)           0.755    13.205    u_pc_reg/ram_reg_0_255_0_0_i_70_n_0
    SLICE_X43Y70         LUT3 (Prop_lut3_I2_O)        0.126    13.331 r  u_pc_reg/ram_reg_0_255_0_0_i_45/O
                         net (fo=3, routed)           0.696    14.027    u_pc_reg/ram_reg_0_255_0_0_i_45_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.267    14.294 r  u_pc_reg/ram_reg_0_255_0_0_i_20/O
                         net (fo=1, routed)           0.451    14.745    u_pc_reg/ram_reg_0_255_0_0_i_20_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.105    14.850 r  u_pc_reg/ram_reg_0_255_0_0_i_3/O
                         net (fo=2594, routed)        2.352    17.202    u_dmem/ram_reg_1792_2047_7_7/A7
    SLICE_X54Y31         MUXF8 (Prop_muxf8_S_O)       0.232    17.434 r  u_dmem/ram_reg_1792_2047_7_7/F8/O
                         net (fo=1, routed)           0.805    18.239    u_dmem/ram_reg_1792_2047_7_7_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.259    18.498 r  u_dmem/regs_reg_r1_0_31_6_11_i_79/O
                         net (fo=1, routed)           0.827    19.325    u_dmem/regs_reg_r1_0_31_6_11_i_79_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I3_O)        0.105    19.430 r  u_dmem/regs_reg_r1_0_31_6_11_i_46/O
                         net (fo=1, routed)           0.946    20.376    u_pc_reg/bus_dmem_rdata[4]
    SLICE_X43Y50         LUT4 (Prop_lut4_I2_O)        0.105    20.481 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_32/O
                         net (fo=4, routed)           1.101    21.582    u_pc_reg/bus_read_data[7]
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.105    21.687 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_7/O
                         net (fo=17, routed)          1.007    22.694    u_pc_reg/data3[7]
    SLICE_X39Y80         LUT6 (Prop_lut6_I2_O)        0.105    22.799 r  u_pc_reg/regs_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=4, routed)           0.546    23.345    u_regfile/regs_reg_r2_0_31_30_31__0/D
    SLICE_X42Y81         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.235    24.276    u_regfile/regs_reg_r2_0_31_30_31__0/WCLK
    SLICE_X42Y81         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_30_31__0/DP/CLK
                         clock pessimism              0.224    24.500    
                         clock uncertainty           -0.035    24.465    
    SLICE_X42Y81         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.213    24.252    u_regfile/regs_reg_r2_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         24.252    
                         arrival time                         -23.345    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.806ns  (logic 4.638ns (24.662%)  route 14.168ns (75.338%))
  Logic Levels:           20  (CARRY4=2 LUT2=3 LUT3=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 24.269 - 20.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.338     4.538    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X53Y75         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDCE (Prop_fdce_C_Q)         0.348     4.886 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.083     5.969    u_imem/Q[4]
    SLICE_X55Y74         LUT6 (Prop_lut6_I0_O)        0.242     6.211 r  u_imem/result_o0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.211    u_imem/result_o0_carry_i_24_n_0
    SLICE_X55Y74         MUXF7 (Prop_muxf7_I0_O)      0.199     6.410 r  u_imem/result_o0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.410    u_imem/result_o0_carry_i_18_n_0
    SLICE_X55Y74         MUXF8 (Prop_muxf8_I0_O)      0.085     6.495 r  u_imem/result_o0_carry_i_9/O
                         net (fo=126, routed)         0.727     7.221    u_pc_reg/inst_wire[5]
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.267     7.488 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_47/O
                         net (fo=8, routed)           0.717     8.206    u_pc_reg/regs_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X53Y78         LUT4 (Prop_lut4_I1_O)        0.281     8.487 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=36, routed)          0.845     9.332    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X53Y77         LUT2 (Prop_lut2_I0_O)        0.281     9.613 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          0.718    10.331    u_regfile/regs_reg_r1_0_31_0_5/ADDRB0
    SLICE_X50Y77         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.280    10.611 r  u_regfile/regs_reg_r1_0_31_0_5/RAMB/O
                         net (fo=5, routed)           0.899    11.511    u_pc_reg/rs1_data_o0[2]
    SLICE_X47Y74         LUT6 (Prop_lut6_I1_O)        0.283    11.794 r  u_pc_reg/result_o0_carry_i_2/O
                         net (fo=7, routed)           0.697    12.490    u_alu/alu_src_a[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    12.819 r  u_alu/result_o0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.819    u_alu/result_o0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.084 r  u_alu/result_o0_carry__0/O[1]
                         net (fo=1, routed)           0.690    13.774    u_alu/data0[5]
    SLICE_X45Y70         LUT2 (Prop_lut2_I0_O)        0.271    14.045 r  u_alu/ram_reg_0_255_0_0_i_29/O
                         net (fo=14, routed)          0.786    14.832    u_pc_reg/ram_reg_0_255_4_4
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.267    15.099 r  u_pc_reg/ram_reg_0_255_11_11_i_2/O
                         net (fo=135, routed)         2.036    17.134    u_dmem/ram_reg_3328_3583_11_11/A3
    SLICE_X52Y18         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.105    17.239 r  u_dmem/ram_reg_3328_3583_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.239    u_dmem/ram_reg_3328_3583_11_11/OD
    SLICE_X52Y18         MUXF7 (Prop_muxf7_I0_O)      0.201    17.440 r  u_dmem/ram_reg_3328_3583_11_11/F7.B/O
                         net (fo=1, routed)           0.000    17.440    u_dmem/ram_reg_3328_3583_11_11/O0
    SLICE_X52Y18         MUXF8 (Prop_muxf8_I0_O)      0.082    17.522 r  u_dmem/ram_reg_3328_3583_11_11/F8/O
                         net (fo=1, routed)           0.857    18.379    u_dmem/ram_reg_3328_3583_11_11_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I3_O)        0.259    18.638 r  u_dmem/regs_reg_r1_0_31_0_5_i_288/O
                         net (fo=1, routed)           0.636    19.274    u_dmem/regs_reg_r1_0_31_0_5_i_288_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.105    19.379 r  u_dmem/regs_reg_r1_0_31_0_5_i_174/O
                         net (fo=1, routed)           1.659    21.038    u_pc_reg/bus_dmem_rdata[8]
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.105    21.143 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_89/O
                         net (fo=3, routed)           0.561    21.704    u_pc_reg/cpu_rdata[11]
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.108    21.812 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_25/O
                         net (fo=1, routed)           0.689    22.501    u_pc_reg/regs_reg_r1_0_31_6_11_i_25_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.275    22.776 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.568    23.344    u_regfile/regs_reg_r1_0_31_6_11/DIC1
    SLICE_X42Y75         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.228    24.269    u_regfile/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y75         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.224    24.493    
                         clock uncertainty           -0.035    24.458    
    SLICE_X42Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207    24.251    u_regfile/regs_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         24.251    
                         arrival time                         -23.344    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.791ns  (logic 4.465ns (23.761%)  route 14.326ns (76.239%))
  Logic Levels:           20  (CARRY4=2 LUT2=3 LUT3=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 24.269 - 20.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.338     4.538    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X53Y75         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDCE (Prop_fdce_C_Q)         0.348     4.886 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.083     5.969    u_imem/Q[4]
    SLICE_X55Y74         LUT6 (Prop_lut6_I0_O)        0.242     6.211 r  u_imem/result_o0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.211    u_imem/result_o0_carry_i_24_n_0
    SLICE_X55Y74         MUXF7 (Prop_muxf7_I0_O)      0.199     6.410 r  u_imem/result_o0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.410    u_imem/result_o0_carry_i_18_n_0
    SLICE_X55Y74         MUXF8 (Prop_muxf8_I0_O)      0.085     6.495 r  u_imem/result_o0_carry_i_9/O
                         net (fo=126, routed)         0.727     7.221    u_pc_reg/inst_wire[5]
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.267     7.488 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_47/O
                         net (fo=8, routed)           0.717     8.206    u_pc_reg/regs_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X53Y78         LUT4 (Prop_lut4_I1_O)        0.281     8.487 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=36, routed)          0.845     9.332    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X53Y77         LUT2 (Prop_lut2_I0_O)        0.281     9.613 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          0.718    10.331    u_regfile/regs_reg_r1_0_31_0_5/ADDRB0
    SLICE_X50Y77         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.280    10.611 r  u_regfile/regs_reg_r1_0_31_0_5/RAMB/O
                         net (fo=5, routed)           0.899    11.511    u_pc_reg/rs1_data_o0[2]
    SLICE_X47Y74         LUT6 (Prop_lut6_I1_O)        0.283    11.794 r  u_pc_reg/result_o0_carry_i_2/O
                         net (fo=7, routed)           0.697    12.490    u_alu/alu_src_a[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    12.819 r  u_alu/result_o0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.819    u_alu/result_o0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.084 r  u_alu/result_o0_carry__0/O[1]
                         net (fo=1, routed)           0.690    13.774    u_alu/data0[5]
    SLICE_X45Y70         LUT2 (Prop_lut2_I0_O)        0.271    14.045 r  u_alu/ram_reg_0_255_0_0_i_29/O
                         net (fo=14, routed)          0.930    14.975    u_pc_reg/ram_reg_0_255_4_4
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.267    15.242 r  u_pc_reg/ram_reg_0_255_9_9_i_2/O
                         net (fo=135, routed)         1.986    17.228    u_dmem/ram_reg_2560_2815_9_9/A3
    SLICE_X52Y20         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.105    17.333 r  u_dmem/ram_reg_2560_2815_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.333    u_dmem/ram_reg_2560_2815_9_9/OD
    SLICE_X52Y20         MUXF7 (Prop_muxf7_I0_O)      0.201    17.534 r  u_dmem/ram_reg_2560_2815_9_9/F7.B/O
                         net (fo=1, routed)           0.000    17.534    u_dmem/ram_reg_2560_2815_9_9/O0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I0_O)      0.082    17.616 r  u_dmem/ram_reg_2560_2815_9_9/F8/O
                         net (fo=1, routed)           0.859    18.474    u_dmem/ram_reg_2560_2815_9_9_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I1_O)        0.259    18.733 r  u_dmem/regs_reg_r1_0_31_0_5_i_233/O
                         net (fo=1, routed)           0.811    19.545    u_dmem/regs_reg_r1_0_31_0_5_i_233_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I1_O)        0.105    19.650 r  u_dmem/regs_reg_r1_0_31_0_5_i_150/O
                         net (fo=1, routed)           1.583    21.232    u_pc_reg/bus_dmem_rdata[6]
    SLICE_X44Y68         LUT6 (Prop_lut6_I0_O)        0.105    21.337 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_72/O
                         net (fo=3, routed)           0.587    21.924    u_pc_reg/cpu_rdata[9]
    SLICE_X41Y71         LUT3 (Prop_lut3_I2_O)        0.105    22.029 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_16/O
                         net (fo=1, routed)           0.572    22.601    u_pc_reg/regs_reg_r1_0_31_6_11_i_16_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I3_O)        0.105    22.706 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.623    23.329    u_regfile/regs_reg_r1_0_31_6_11/DIB1
    SLICE_X42Y75         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.228    24.269    u_regfile/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X42Y75         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.224    24.493    
                         clock uncertainty           -0.035    24.458    
    SLICE_X42Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189    24.269    u_regfile/regs_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         24.269    
                         arrival time                         -23.329    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.840ns  (logic 3.589ns (19.050%)  route 15.251ns (80.950%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=3 LUT6=8 MUXF7=1 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 24.274 - 20.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.338     4.538    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X53Y75         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDCE (Prop_fdce_C_Q)         0.348     4.886 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.083     5.969    u_imem/Q[4]
    SLICE_X55Y74         LUT6 (Prop_lut6_I0_O)        0.242     6.211 r  u_imem/result_o0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.211    u_imem/result_o0_carry_i_24_n_0
    SLICE_X55Y74         MUXF7 (Prop_muxf7_I0_O)      0.199     6.410 r  u_imem/result_o0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.410    u_imem/result_o0_carry_i_18_n_0
    SLICE_X55Y74         MUXF8 (Prop_muxf8_I0_O)      0.085     6.495 r  u_imem/result_o0_carry_i_9/O
                         net (fo=126, routed)         0.727     7.221    u_pc_reg/inst_wire[5]
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.267     7.488 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_47/O
                         net (fo=8, routed)           0.717     8.206    u_pc_reg/regs_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X53Y78         LUT4 (Prop_lut4_I1_O)        0.281     8.487 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=36, routed)          0.845     9.332    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X53Y77         LUT2 (Prop_lut2_I0_O)        0.281     9.613 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          1.173    10.786    u_regfile/regs_reg_r1_0_31_6_11/ADDRB0
    SLICE_X42Y75         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.267    11.053 r  u_regfile/regs_reg_r1_0_31_6_11/RAMB_D1/O
                         net (fo=5, routed)           0.812    11.865    u_pc_reg/rs1_data_o0[9]
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.105    11.970 r  u_pc_reg/result_o0_carry__1_i_3/O
                         net (fo=6, routed)           0.375    12.345    u_pc_reg/alu_src_a[9]
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.105    12.450 r  u_pc_reg/ram_reg_0_255_0_0_i_70/O
                         net (fo=3, routed)           0.755    13.205    u_pc_reg/ram_reg_0_255_0_0_i_70_n_0
    SLICE_X43Y70         LUT3 (Prop_lut3_I2_O)        0.126    13.331 r  u_pc_reg/ram_reg_0_255_0_0_i_45/O
                         net (fo=3, routed)           0.696    14.027    u_pc_reg/ram_reg_0_255_0_0_i_45_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.267    14.294 r  u_pc_reg/ram_reg_0_255_0_0_i_20/O
                         net (fo=1, routed)           0.451    14.745    u_pc_reg/ram_reg_0_255_0_0_i_20_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.105    14.850 r  u_pc_reg/ram_reg_0_255_0_0_i_3/O
                         net (fo=2594, routed)        2.352    17.202    u_dmem/ram_reg_1792_2047_7_7/A7
    SLICE_X54Y31         MUXF8 (Prop_muxf8_S_O)       0.232    17.434 r  u_dmem/ram_reg_1792_2047_7_7/F8/O
                         net (fo=1, routed)           0.805    18.239    u_dmem/ram_reg_1792_2047_7_7_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.259    18.498 r  u_dmem/regs_reg_r1_0_31_6_11_i_79/O
                         net (fo=1, routed)           0.827    19.325    u_dmem/regs_reg_r1_0_31_6_11_i_79_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I3_O)        0.105    19.430 r  u_dmem/regs_reg_r1_0_31_6_11_i_46/O
                         net (fo=1, routed)           0.946    20.376    u_pc_reg/bus_dmem_rdata[4]
    SLICE_X43Y50         LUT4 (Prop_lut4_I2_O)        0.105    20.481 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_32/O
                         net (fo=4, routed)           1.101    21.582    u_pc_reg/bus_read_data[7]
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.105    21.687 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_7/O
                         net (fo=17, routed)          0.878    22.565    u_pc_reg/data3[7]
    SLICE_X37Y75         LUT6 (Prop_lut6_I2_O)        0.105    22.670 r  u_pc_reg/regs_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.708    23.378    u_regfile/regs_reg_r2_0_31_24_29/DIA0
    SLICE_X42Y79         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.233    24.274    u_regfile/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X42Y79         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.224    24.498    
                         clock uncertainty           -0.035    24.463    
    SLICE_X42Y79         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.134    24.329    u_regfile/regs_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         24.329    
                         arrival time                         -23.378    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.675ns  (logic 3.589ns (19.219%)  route 15.086ns (80.781%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=3 LUT6=8 MUXF7=1 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 24.274 - 20.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.338     4.538    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X53Y75         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDCE (Prop_fdce_C_Q)         0.348     4.886 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.083     5.969    u_imem/Q[4]
    SLICE_X55Y74         LUT6 (Prop_lut6_I0_O)        0.242     6.211 r  u_imem/result_o0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.211    u_imem/result_o0_carry_i_24_n_0
    SLICE_X55Y74         MUXF7 (Prop_muxf7_I0_O)      0.199     6.410 r  u_imem/result_o0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.410    u_imem/result_o0_carry_i_18_n_0
    SLICE_X55Y74         MUXF8 (Prop_muxf8_I0_O)      0.085     6.495 r  u_imem/result_o0_carry_i_9/O
                         net (fo=126, routed)         0.727     7.221    u_pc_reg/inst_wire[5]
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.267     7.488 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_47/O
                         net (fo=8, routed)           0.717     8.206    u_pc_reg/regs_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X53Y78         LUT4 (Prop_lut4_I1_O)        0.281     8.487 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=36, routed)          0.845     9.332    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X53Y77         LUT2 (Prop_lut2_I0_O)        0.281     9.613 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          1.173    10.786    u_regfile/regs_reg_r1_0_31_6_11/ADDRB0
    SLICE_X42Y75         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.267    11.053 r  u_regfile/regs_reg_r1_0_31_6_11/RAMB_D1/O
                         net (fo=5, routed)           0.812    11.865    u_pc_reg/rs1_data_o0[9]
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.105    11.970 r  u_pc_reg/result_o0_carry__1_i_3/O
                         net (fo=6, routed)           0.375    12.345    u_pc_reg/alu_src_a[9]
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.105    12.450 r  u_pc_reg/ram_reg_0_255_0_0_i_70/O
                         net (fo=3, routed)           0.755    13.205    u_pc_reg/ram_reg_0_255_0_0_i_70_n_0
    SLICE_X43Y70         LUT3 (Prop_lut3_I2_O)        0.126    13.331 r  u_pc_reg/ram_reg_0_255_0_0_i_45/O
                         net (fo=3, routed)           0.696    14.027    u_pc_reg/ram_reg_0_255_0_0_i_45_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.267    14.294 r  u_pc_reg/ram_reg_0_255_0_0_i_20/O
                         net (fo=1, routed)           0.451    14.745    u_pc_reg/ram_reg_0_255_0_0_i_20_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.105    14.850 r  u_pc_reg/ram_reg_0_255_0_0_i_3/O
                         net (fo=2594, routed)        2.352    17.202    u_dmem/ram_reg_1792_2047_7_7/A7
    SLICE_X54Y31         MUXF8 (Prop_muxf8_S_O)       0.232    17.434 r  u_dmem/ram_reg_1792_2047_7_7/F8/O
                         net (fo=1, routed)           0.805    18.239    u_dmem/ram_reg_1792_2047_7_7_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.259    18.498 r  u_dmem/regs_reg_r1_0_31_6_11_i_79/O
                         net (fo=1, routed)           0.827    19.325    u_dmem/regs_reg_r1_0_31_6_11_i_79_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I3_O)        0.105    19.430 r  u_dmem/regs_reg_r1_0_31_6_11_i_46/O
                         net (fo=1, routed)           0.946    20.376    u_pc_reg/bus_dmem_rdata[4]
    SLICE_X43Y50         LUT4 (Prop_lut4_I2_O)        0.105    20.481 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_32/O
                         net (fo=4, routed)           1.101    21.582    u_pc_reg/bus_read_data[7]
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.105    21.687 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_7/O
                         net (fo=17, routed)          0.734    22.421    u_pc_reg/data3[7]
    SLICE_X37Y73         LUT6 (Prop_lut6_I2_O)        0.105    22.526 r  u_pc_reg/regs_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.687    23.213    u_regfile/regs_reg_r2_0_31_24_29/DIA1
    SLICE_X42Y79         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.233    24.274    u_regfile/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X42Y79         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.224    24.498    
                         clock uncertainty           -0.035    24.463    
    SLICE_X42Y79         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.213    24.250    u_regfile/regs_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.250    
                         arrival time                         -23.213    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.732ns  (logic 3.589ns (19.160%)  route 15.143ns (80.840%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=3 LUT6=8 MUXF7=1 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 24.275 - 20.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.338     4.538    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X53Y75         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDCE (Prop_fdce_C_Q)         0.348     4.886 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.083     5.969    u_imem/Q[4]
    SLICE_X55Y74         LUT6 (Prop_lut6_I0_O)        0.242     6.211 r  u_imem/result_o0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.211    u_imem/result_o0_carry_i_24_n_0
    SLICE_X55Y74         MUXF7 (Prop_muxf7_I0_O)      0.199     6.410 r  u_imem/result_o0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.410    u_imem/result_o0_carry_i_18_n_0
    SLICE_X55Y74         MUXF8 (Prop_muxf8_I0_O)      0.085     6.495 r  u_imem/result_o0_carry_i_9/O
                         net (fo=126, routed)         0.727     7.221    u_pc_reg/inst_wire[5]
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.267     7.488 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_47/O
                         net (fo=8, routed)           0.717     8.206    u_pc_reg/regs_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X53Y78         LUT4 (Prop_lut4_I1_O)        0.281     8.487 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=36, routed)          0.845     9.332    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X53Y77         LUT2 (Prop_lut2_I0_O)        0.281     9.613 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          1.173    10.786    u_regfile/regs_reg_r1_0_31_6_11/ADDRB0
    SLICE_X42Y75         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.267    11.053 r  u_regfile/regs_reg_r1_0_31_6_11/RAMB_D1/O
                         net (fo=5, routed)           0.812    11.865    u_pc_reg/rs1_data_o0[9]
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.105    11.970 r  u_pc_reg/result_o0_carry__1_i_3/O
                         net (fo=6, routed)           0.375    12.345    u_pc_reg/alu_src_a[9]
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.105    12.450 r  u_pc_reg/ram_reg_0_255_0_0_i_70/O
                         net (fo=3, routed)           0.755    13.205    u_pc_reg/ram_reg_0_255_0_0_i_70_n_0
    SLICE_X43Y70         LUT3 (Prop_lut3_I2_O)        0.126    13.331 r  u_pc_reg/ram_reg_0_255_0_0_i_45/O
                         net (fo=3, routed)           0.696    14.027    u_pc_reg/ram_reg_0_255_0_0_i_45_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.267    14.294 r  u_pc_reg/ram_reg_0_255_0_0_i_20/O
                         net (fo=1, routed)           0.451    14.745    u_pc_reg/ram_reg_0_255_0_0_i_20_n_0
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.105    14.850 r  u_pc_reg/ram_reg_0_255_0_0_i_3/O
                         net (fo=2594, routed)        2.352    17.202    u_dmem/ram_reg_1792_2047_7_7/A7
    SLICE_X54Y31         MUXF8 (Prop_muxf8_S_O)       0.232    17.434 r  u_dmem/ram_reg_1792_2047_7_7/F8/O
                         net (fo=1, routed)           0.805    18.239    u_dmem/ram_reg_1792_2047_7_7_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I0_O)        0.259    18.498 r  u_dmem/regs_reg_r1_0_31_6_11_i_79/O
                         net (fo=1, routed)           0.827    19.325    u_dmem/regs_reg_r1_0_31_6_11_i_79_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I3_O)        0.105    19.430 r  u_dmem/regs_reg_r1_0_31_6_11_i_46/O
                         net (fo=1, routed)           0.946    20.376    u_pc_reg/bus_dmem_rdata[4]
    SLICE_X43Y50         LUT4 (Prop_lut4_I2_O)        0.105    20.481 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_32/O
                         net (fo=4, routed)           1.101    21.582    u_pc_reg/bus_read_data[7]
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.105    21.687 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_7/O
                         net (fo=17, routed)          0.878    22.565    u_pc_reg/data3[7]
    SLICE_X37Y75         LUT6 (Prop_lut6_I2_O)        0.105    22.670 r  u_pc_reg/regs_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.600    23.270    u_regfile/regs_reg_r1_0_31_24_29/DIA0
    SLICE_X42Y80         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.234    24.275    u_regfile/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X42Y80         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.224    24.499    
                         clock uncertainty           -0.035    24.464    
    SLICE_X42Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.134    24.330    u_regfile/regs_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         24.330    
                         arrival time                         -23.270    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.653ns  (logic 4.638ns (24.864%)  route 14.015ns (75.136%))
  Logic Levels:           20  (CARRY4=2 LUT2=3 LUT3=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 24.270 - 20.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.338     4.538    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X53Y75         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDCE (Prop_fdce_C_Q)         0.348     4.886 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.083     5.969    u_imem/Q[4]
    SLICE_X55Y74         LUT6 (Prop_lut6_I0_O)        0.242     6.211 r  u_imem/result_o0_carry_i_24/O
                         net (fo=1, routed)           0.000     6.211    u_imem/result_o0_carry_i_24_n_0
    SLICE_X55Y74         MUXF7 (Prop_muxf7_I0_O)      0.199     6.410 r  u_imem/result_o0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.410    u_imem/result_o0_carry_i_18_n_0
    SLICE_X55Y74         MUXF8 (Prop_muxf8_I0_O)      0.085     6.495 r  u_imem/result_o0_carry_i_9/O
                         net (fo=126, routed)         0.727     7.221    u_pc_reg/inst_wire[5]
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.267     7.488 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_47/O
                         net (fo=8, routed)           0.717     8.206    u_pc_reg/regs_reg_r1_0_31_0_5_i_47_n_0
    SLICE_X53Y78         LUT4 (Prop_lut4_I1_O)        0.281     8.487 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_51/O
                         net (fo=36, routed)          0.845     9.332    u_pc_reg/regs_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X53Y77         LUT2 (Prop_lut2_I0_O)        0.281     9.613 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=32, routed)          0.718    10.331    u_regfile/regs_reg_r1_0_31_0_5/ADDRB0
    SLICE_X50Y77         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.280    10.611 r  u_regfile/regs_reg_r1_0_31_0_5/RAMB/O
                         net (fo=5, routed)           0.899    11.511    u_pc_reg/rs1_data_o0[2]
    SLICE_X47Y74         LUT6 (Prop_lut6_I1_O)        0.283    11.794 r  u_pc_reg/result_o0_carry_i_2/O
                         net (fo=7, routed)           0.697    12.490    u_alu/alu_src_a[2]
    SLICE_X44Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    12.819 r  u_alu/result_o0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.819    u_alu/result_o0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.084 r  u_alu/result_o0_carry__0/O[1]
                         net (fo=1, routed)           0.690    13.774    u_alu/data0[5]
    SLICE_X45Y70         LUT2 (Prop_lut2_I0_O)        0.271    14.045 r  u_alu/ram_reg_0_255_0_0_i_29/O
                         net (fo=14, routed)          0.786    14.832    u_pc_reg/ram_reg_0_255_4_4
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.267    15.099 r  u_pc_reg/ram_reg_0_255_11_11_i_2/O
                         net (fo=135, routed)         2.036    17.134    u_dmem/ram_reg_3328_3583_11_11/A3
    SLICE_X52Y18         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.105    17.239 r  u_dmem/ram_reg_3328_3583_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000    17.239    u_dmem/ram_reg_3328_3583_11_11/OD
    SLICE_X52Y18         MUXF7 (Prop_muxf7_I0_O)      0.201    17.440 r  u_dmem/ram_reg_3328_3583_11_11/F7.B/O
                         net (fo=1, routed)           0.000    17.440    u_dmem/ram_reg_3328_3583_11_11/O0
    SLICE_X52Y18         MUXF8 (Prop_muxf8_I0_O)      0.082    17.522 r  u_dmem/ram_reg_3328_3583_11_11/F8/O
                         net (fo=1, routed)           0.857    18.379    u_dmem/ram_reg_3328_3583_11_11_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I3_O)        0.259    18.638 r  u_dmem/regs_reg_r1_0_31_0_5_i_288/O
                         net (fo=1, routed)           0.636    19.274    u_dmem/regs_reg_r1_0_31_0_5_i_288_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I0_O)        0.105    19.379 r  u_dmem/regs_reg_r1_0_31_0_5_i_174/O
                         net (fo=1, routed)           1.659    21.038    u_pc_reg/bus_dmem_rdata[8]
    SLICE_X40Y71         LUT6 (Prop_lut6_I0_O)        0.105    21.143 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_89/O
                         net (fo=3, routed)           0.561    21.704    u_pc_reg/cpu_rdata[11]
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.108    21.812 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_25/O
                         net (fo=1, routed)           0.689    22.501    u_pc_reg/regs_reg_r1_0_31_6_11_i_25_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.275    22.776 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.415    23.191    u_regfile/regs_reg_r2_0_31_6_11/DIC1
    SLICE_X42Y73         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.229    24.270    u_regfile/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X42Y73         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.224    24.494    
                         clock uncertainty           -0.035    24.459    
    SLICE_X42Y73         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207    24.252    u_regfile/regs_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         24.252    
                         arrival time                         -23.191    
  -------------------------------------------------------------------
                         slack                                  1.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.805%)  route 0.125ns (40.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.581     1.503    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.125     1.769    rst_cnt_reg[6]
    SLICE_X62Y71         LUT3 (Prop_lut3_I1_O)        0.045     1.814 r  rst_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.814    p_0_in__3[7]
    SLICE_X62Y71         FDRE                                         r  rst_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.850     2.018    sys_clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  rst_cnt_reg[7]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X62Y71         FDRE (Hold_fdre_C_D)         0.091     1.607    rst_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.113%)  route 0.158ns (45.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.580     1.502    sys_clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.158     1.801    rst_cnt_reg[0]
    SLICE_X63Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.846 r  rst_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.846    p_0_in__3[5]
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.850     2.018    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[5]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.092     1.630    rst_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 rst_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.301%)  route 0.170ns (47.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.580     1.502    sys_clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  rst_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  rst_cnt_reg[3]/Q
                         net (fo=6, routed)           0.170     1.813    rst_cnt_reg[3]
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.045     1.858 r  rst_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.858    p_0_in__3[6]
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.850     2.018    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[6]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.091     1.629    rst_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_pc_reg/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.190%)  route 0.150ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.552     1.474    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X50Y78         FDCE                                         r  u_pc_reg/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  u_pc_reg/pc_reg[0]/Q
                         net (fo=8, routed)           0.150     1.789    u_pc_reg/pc_wire[0]
    SLICE_X50Y78         LUT6 (Prop_lut6_I0_O)        0.045     1.834 r  u_pc_reg/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    u_pc_reg/p_1_in_0[0]
    SLICE_X50Y78         FDCE                                         r  u_pc_reg/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.821     1.989    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X50Y78         FDCE                                         r  u_pc_reg/pc_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X50Y78         FDCE (Hold_fdce_C_D)         0.121     1.595    u_pc_reg/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_uart_mmio/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.720%)  route 0.108ns (32.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.552     1.474    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X55Y72         FDCE                                         r  u_uart_mmio/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  u_uart_mmio/count_reg[1]/Q
                         net (fo=10, routed)          0.108     1.711    u_uart_mmio/Q[1]
    SLICE_X55Y72         LUT6 (Prop_lut6_I1_O)        0.099     1.810 r  u_uart_mmio/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.810    u_uart_mmio/count[4]
    SLICE_X55Y72         FDCE                                         r  u_uart_mmio/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.819     1.988    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X55Y72         FDCE                                         r  u_uart_mmio/count_reg[4]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X55Y72         FDCE (Hold_fdce_C_D)         0.092     1.566    u_uart_mmio/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_uart_tx/bit_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.184ns (51.782%)  route 0.171ns (48.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.580     1.502    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X58Y71         FDCE                                         r  u_uart_tx/bit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  u_uart_tx/bit_idx_reg[1]/Q
                         net (fo=4, routed)           0.171     1.815    u_uart_tx/bit_idx_reg[1]
    SLICE_X58Y71         LUT5 (Prop_lut5_I2_O)        0.043     1.858 r  u_uart_tx/bit_idx[3]_i_2/O
                         net (fo=1, routed)           0.000     1.858    u_uart_tx/p_0_in__2[3]
    SLICE_X58Y71         FDCE                                         r  u_uart_tx/bit_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.848     2.016    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X58Y71         FDCE                                         r  u_uart_tx/bit_idx_reg[3]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X58Y71         FDCE (Hold_fdce_C_D)         0.107     1.609    u_uart_tx/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_uart_tx/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.190ns (53.138%)  route 0.168ns (46.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.581     1.503    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  u_uart_tx/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  u_uart_tx/cnt_reg[7]/Q
                         net (fo=3, routed)           0.168     1.812    u_uart_tx/cnt[7]
    SLICE_X58Y70         LUT5 (Prop_lut5_I0_O)        0.049     1.861 r  u_uart_tx/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.861    u_uart_tx/p_1_in[8]
    SLICE_X58Y70         FDCE                                         r  u_uart_tx/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.849     2.017    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  u_uart_tx/cnt_reg[8]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X58Y70         FDCE (Hold_fdce_C_D)         0.107     1.610    u_uart_tx/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_uart_tx/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.183ns (50.922%)  route 0.176ns (49.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.581     1.503    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  u_uart_tx/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  u_uart_tx/cnt_reg[2]/Q
                         net (fo=6, routed)           0.176     1.821    u_uart_tx/cnt[2]
    SLICE_X58Y70         LUT5 (Prop_lut5_I3_O)        0.042     1.863 r  u_uart_tx/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.863    u_uart_tx/p_1_in[3]
    SLICE_X58Y70         FDCE                                         r  u_uart_tx/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.849     2.017    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  u_uart_tx/cnt_reg[3]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X58Y70         FDCE (Hold_fdce_C_D)         0.107     1.610    u_uart_tx/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.580     1.502    sys_clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.177     1.821    rst_cnt_reg[0]
    SLICE_X61Y71         LUT2 (Prop_lut2_I0_O)        0.042     1.863 r  rst_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    p_0_in__3[1]
    SLICE_X61Y71         FDRE                                         r  rst_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.848     2.016    sys_clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  rst_cnt_reg[1]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.107     1.609    rst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_uart_mmio/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/wr_ptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.737%)  route 0.178ns (49.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.581     1.503    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X62Y72         FDCE                                         r  u_uart_mmio/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  u_uart_mmio/wr_ptr_reg[0]/Q
                         net (fo=36, routed)          0.178     1.822    u_uart_mmio/wr_ptr_reg[0]
    SLICE_X62Y72         LUT2 (Prop_lut2_I1_O)        0.042     1.864 r  u_uart_mmio/wr_ptr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.864    u_uart_mmio/p_0_in__0[1]
    SLICE_X62Y72         FDCE                                         r  u_uart_mmio/wr_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.849     2.017    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X62Y72         FDCE                                         r  u_uart_mmio/wr_ptr_reg[1]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X62Y72         FDCE (Hold_fdce_C_D)         0.107     1.610    u_uart_mmio/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y61     led_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y63     led_cnt_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y63     led_cnt_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y65     led_cnt_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y65     led_cnt_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y49    u_dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y49    u_dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y49    u_dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y49    u_dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y49    u_dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y49    u_dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y49    u_dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y49    u_dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X42Y20    u_dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X42Y20    u_dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y49    u_dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y49    u_dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y49    u_dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y49    u_dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y49    u_dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y49    u_dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y49    u_dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y49    u_dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X42Y20    u_dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X42Y20    u_dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       15.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.507ns  (required time - arrival time)
  Source:                 rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.695ns (17.320%)  route 3.318ns (82.680%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 24.271 - 20.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.409     4.609    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.348     4.957 r  rst_cnt_reg[2]/Q
                         net (fo=7, routed)           0.610     5.567    u_uart_mmio/pc_reg[31][2]
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.242     5.809 r  u_uart_mmio/pc[31]_i_11/O
                         net (fo=2, routed)           0.227     6.036    u_pc_reg/pc_reg[31]_2
    SLICE_X62Y71         LUT5 (Prop_lut5_I0_O)        0.105     6.141 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          2.481     8.622    u_pc_reg/sel
    SLICE_X47Y76         FDCE                                         f  u_pc_reg/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.230    24.271    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X47Y76         FDCE                                         r  u_pc_reg/pc_reg[11]/C
                         clock pessimism              0.224    24.495    
                         clock uncertainty           -0.035    24.460    
    SLICE_X47Y76         FDCE (Recov_fdce_C_CLR)     -0.331    24.129    u_pc_reg/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         24.129    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                 15.507    

Slack (MET) :             15.507ns  (required time - arrival time)
  Source:                 rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.695ns (17.320%)  route 3.318ns (82.680%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 24.271 - 20.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.409     4.609    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.348     4.957 r  rst_cnt_reg[2]/Q
                         net (fo=7, routed)           0.610     5.567    u_uart_mmio/pc_reg[31][2]
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.242     5.809 r  u_uart_mmio/pc[31]_i_11/O
                         net (fo=2, routed)           0.227     6.036    u_pc_reg/pc_reg[31]_2
    SLICE_X62Y71         LUT5 (Prop_lut5_I0_O)        0.105     6.141 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          2.481     8.622    u_pc_reg/sel
    SLICE_X47Y76         FDCE                                         f  u_pc_reg/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.230    24.271    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X47Y76         FDCE                                         r  u_pc_reg/pc_reg[13]/C
                         clock pessimism              0.224    24.495    
                         clock uncertainty           -0.035    24.460    
    SLICE_X47Y76         FDCE (Recov_fdce_C_CLR)     -0.331    24.129    u_pc_reg/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         24.129    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                 15.507    

Slack (MET) :             15.507ns  (required time - arrival time)
  Source:                 rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.695ns (17.320%)  route 3.318ns (82.680%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 24.271 - 20.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.409     4.609    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.348     4.957 r  rst_cnt_reg[2]/Q
                         net (fo=7, routed)           0.610     5.567    u_uart_mmio/pc_reg[31][2]
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.242     5.809 r  u_uart_mmio/pc[31]_i_11/O
                         net (fo=2, routed)           0.227     6.036    u_pc_reg/pc_reg[31]_2
    SLICE_X62Y71         LUT5 (Prop_lut5_I0_O)        0.105     6.141 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          2.481     8.622    u_pc_reg/sel
    SLICE_X47Y76         FDCE                                         f  u_pc_reg/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.230    24.271    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X47Y76         FDCE                                         r  u_pc_reg/pc_reg[15]/C
                         clock pessimism              0.224    24.495    
                         clock uncertainty           -0.035    24.460    
    SLICE_X47Y76         FDCE (Recov_fdce_C_CLR)     -0.331    24.129    u_pc_reg/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         24.129    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                 15.507    

Slack (MET) :             15.657ns  (required time - arrival time)
  Source:                 rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.695ns (17.996%)  route 3.167ns (82.004%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 24.270 - 20.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.409     4.609    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.348     4.957 r  rst_cnt_reg[2]/Q
                         net (fo=7, routed)           0.610     5.567    u_uart_mmio/pc_reg[31][2]
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.242     5.809 r  u_uart_mmio/pc[31]_i_11/O
                         net (fo=2, routed)           0.227     6.036    u_pc_reg/pc_reg[31]_2
    SLICE_X62Y71         LUT5 (Prop_lut5_I0_O)        0.105     6.141 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          2.330     8.471    u_pc_reg/sel
    SLICE_X47Y75         FDCE                                         f  u_pc_reg/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.229    24.270    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X47Y75         FDCE                                         r  u_pc_reg/pc_reg[10]/C
                         clock pessimism              0.224    24.494    
                         clock uncertainty           -0.035    24.459    
    SLICE_X47Y75         FDCE (Recov_fdce_C_CLR)     -0.331    24.128    u_pc_reg/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         24.128    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                 15.657    

Slack (MET) :             16.014ns  (required time - arrival time)
  Source:                 rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.695ns (19.804%)  route 2.814ns (80.196%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 24.275 - 20.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.409     4.609    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.348     4.957 r  rst_cnt_reg[2]/Q
                         net (fo=7, routed)           0.610     5.567    u_uart_mmio/pc_reg[31][2]
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.242     5.809 r  u_uart_mmio/pc[31]_i_11/O
                         net (fo=2, routed)           0.227     6.036    u_pc_reg/pc_reg[31]_2
    SLICE_X62Y71         LUT5 (Prop_lut5_I0_O)        0.105     6.141 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          1.977     8.118    u_pc_reg/sel
    SLICE_X47Y79         FDCE                                         f  u_pc_reg/pc_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.234    24.275    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  u_pc_reg/pc_reg[24]/C
                         clock pessimism              0.224    24.499    
                         clock uncertainty           -0.035    24.464    
    SLICE_X47Y79         FDCE (Recov_fdce_C_CLR)     -0.331    24.133    u_pc_reg/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         24.133    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                 16.014    

Slack (MET) :             16.306ns  (required time - arrival time)
  Source:                 rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.695ns (21.563%)  route 2.528ns (78.437%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 24.280 - 20.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.409     4.609    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.348     4.957 r  rst_cnt_reg[2]/Q
                         net (fo=7, routed)           0.610     5.567    u_uart_mmio/pc_reg[31][2]
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.242     5.809 r  u_uart_mmio/pc[31]_i_11/O
                         net (fo=2, routed)           0.227     6.036    u_pc_reg/pc_reg[31]_2
    SLICE_X62Y71         LUT5 (Prop_lut5_I0_O)        0.105     6.141 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          1.691     7.832    u_pc_reg/sel
    SLICE_X51Y81         FDCE                                         f  u_pc_reg/pc_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.239    24.280    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X51Y81         FDCE                                         r  u_pc_reg/pc_reg[28]/C
                         clock pessimism              0.224    24.504    
                         clock uncertainty           -0.035    24.469    
    SLICE_X51Y81         FDCE (Recov_fdce_C_CLR)     -0.331    24.138    u_pc_reg/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         24.138    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                 16.306    

Slack (MET) :             16.306ns  (required time - arrival time)
  Source:                 rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.695ns (21.563%)  route 2.528ns (78.437%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 24.280 - 20.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.409     4.609    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.348     4.957 r  rst_cnt_reg[2]/Q
                         net (fo=7, routed)           0.610     5.567    u_uart_mmio/pc_reg[31][2]
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.242     5.809 r  u_uart_mmio/pc[31]_i_11/O
                         net (fo=2, routed)           0.227     6.036    u_pc_reg/pc_reg[31]_2
    SLICE_X62Y71         LUT5 (Prop_lut5_I0_O)        0.105     6.141 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          1.691     7.832    u_pc_reg/sel
    SLICE_X51Y81         FDCE                                         f  u_pc_reg/pc_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.239    24.280    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X51Y81         FDCE                                         r  u_pc_reg/pc_reg[31]/C
                         clock pessimism              0.224    24.504    
                         clock uncertainty           -0.035    24.469    
    SLICE_X51Y81         FDCE (Recov_fdce_C_CLR)     -0.331    24.138    u_pc_reg/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         24.138    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                 16.306    

Slack (MET) :             16.362ns  (required time - arrival time)
  Source:                 rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.695ns (21.946%)  route 2.472ns (78.054%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 24.280 - 20.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.409     4.609    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.348     4.957 r  rst_cnt_reg[2]/Q
                         net (fo=7, routed)           0.610     5.567    u_uart_mmio/pc_reg[31][2]
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.242     5.809 r  u_uart_mmio/pc[31]_i_11/O
                         net (fo=2, routed)           0.227     6.036    u_pc_reg/pc_reg[31]_2
    SLICE_X62Y71         LUT5 (Prop_lut5_I0_O)        0.105     6.141 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          1.635     7.776    u_pc_reg/sel
    SLICE_X48Y81         FDCE                                         f  u_pc_reg/pc_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.239    24.280    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X48Y81         FDCE                                         r  u_pc_reg/pc_reg[18]/C
                         clock pessimism              0.224    24.504    
                         clock uncertainty           -0.035    24.469    
    SLICE_X48Y81         FDCE (Recov_fdce_C_CLR)     -0.331    24.138    u_pc_reg/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         24.138    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                 16.362    

Slack (MET) :             16.379ns  (required time - arrival time)
  Source:                 rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.695ns (21.563%)  route 2.528ns (78.437%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 24.280 - 20.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.409     4.609    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.348     4.957 r  rst_cnt_reg[2]/Q
                         net (fo=7, routed)           0.610     5.567    u_uart_mmio/pc_reg[31][2]
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.242     5.809 r  u_uart_mmio/pc[31]_i_11/O
                         net (fo=2, routed)           0.227     6.036    u_pc_reg/pc_reg[31]_2
    SLICE_X62Y71         LUT5 (Prop_lut5_I0_O)        0.105     6.141 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          1.691     7.832    u_pc_reg/sel
    SLICE_X50Y81         FDCE                                         f  u_pc_reg/pc_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.239    24.280    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X50Y81         FDCE                                         r  u_pc_reg/pc_reg[23]/C
                         clock pessimism              0.224    24.504    
                         clock uncertainty           -0.035    24.469    
    SLICE_X50Y81         FDCE (Recov_fdce_C_CLR)     -0.258    24.211    u_pc_reg/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         24.211    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                 16.379    

Slack (MET) :             16.379ns  (required time - arrival time)
  Source:                 rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.695ns (21.563%)  route 2.528ns (78.437%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 24.280 - 20.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.409     4.609    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.348     4.957 r  rst_cnt_reg[2]/Q
                         net (fo=7, routed)           0.610     5.567    u_uart_mmio/pc_reg[31][2]
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.242     5.809 r  u_uart_mmio/pc[31]_i_11/O
                         net (fo=2, routed)           0.227     6.036    u_pc_reg/pc_reg[31]_2
    SLICE_X62Y71         LUT5 (Prop_lut5_I0_O)        0.105     6.141 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          1.691     7.832    u_pc_reg/sel
    SLICE_X50Y81         FDCE                                         f  u_pc_reg/pc_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.239    24.280    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X50Y81         FDCE                                         r  u_pc_reg/pc_reg[25]/C
                         clock pessimism              0.224    24.504    
                         clock uncertainty           -0.035    24.469    
    SLICE_X50Y81         FDCE (Recov_fdce_C_CLR)     -0.258    24.211    u_pc_reg/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         24.211    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                 16.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/wr_ptr_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.798%)  route 0.418ns (69.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.581     1.503    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.259     1.903    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X62Y71         LUT5 (Prop_lut5_I3_O)        0.045     1.948 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.159     2.107    u_uart_mmio/sel
    SLICE_X62Y72         FDCE                                         f  u_uart_mmio/wr_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.849     2.017    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X62Y72         FDCE                                         r  u_uart_mmio/wr_ptr_reg[0]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X62Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    u_uart_mmio/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/wr_ptr_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.798%)  route 0.418ns (69.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.581     1.503    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.259     1.903    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X62Y71         LUT5 (Prop_lut5_I3_O)        0.045     1.948 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.159     2.107    u_uart_mmio/sel
    SLICE_X62Y72         FDCE                                         f  u_uart_mmio/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.849     2.017    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X62Y72         FDCE                                         r  u_uart_mmio/wr_ptr_reg[1]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X62Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.424    u_uart_mmio/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/tx_pin_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.926%)  route 0.531ns (74.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.581     1.503    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.259     1.903    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X62Y71         LUT5 (Prop_lut5_I3_O)        0.045     1.948 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.273     2.221    u_uart_tx/sel
    SLICE_X59Y72         FDPE                                         f  u_uart_tx/tx_pin_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.847     2.015    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X59Y72         FDPE                                         r  u_uart_tx/tx_pin_reg/C
                         clock pessimism             -0.479     1.535    
    SLICE_X59Y72         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    u_uart_tx/tx_pin_reg
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/state_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.791%)  route 0.535ns (74.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.581     1.503    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.259     1.903    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X62Y71         LUT5 (Prop_lut5_I3_O)        0.045     1.948 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.276     2.225    u_uart_tx/sel
    SLICE_X58Y72         FDCE                                         f  u_uart_tx/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.847     2.015    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X58Y72         FDCE                                         r  u_uart_tx/state_reg/C
                         clock pessimism             -0.479     1.535    
    SLICE_X58Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.443    u_uart_tx/state_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.809%)  route 0.535ns (74.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.581     1.503    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.259     1.903    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X62Y71         LUT5 (Prop_lut5_I3_O)        0.045     1.948 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.276     2.224    u_uart_tx/sel
    SLICE_X59Y74         FDCE                                         f  u_uart_tx/shifter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.844     2.012    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X59Y74         FDCE                                         r  u_uart_tx/shifter_reg[2]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X59Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.440    u_uart_tx/shifter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.809%)  route 0.535ns (74.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.581     1.503    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.259     1.903    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X62Y71         LUT5 (Prop_lut5_I3_O)        0.045     1.948 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.276     2.224    u_uart_tx/sel
    SLICE_X59Y74         FDCE                                         f  u_uart_tx/shifter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.844     2.012    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X59Y74         FDCE                                         r  u_uart_tx/shifter_reg[3]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X59Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.440    u_uart_tx/shifter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.809%)  route 0.535ns (74.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.581     1.503    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.259     1.903    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X62Y71         LUT5 (Prop_lut5_I3_O)        0.045     1.948 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.276     2.224    u_uart_tx/sel
    SLICE_X59Y74         FDCE                                         f  u_uart_tx/shifter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.844     2.012    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X59Y74         FDCE                                         r  u_uart_tx/shifter_reg[4]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X59Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.440    u_uart_tx/shifter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.809%)  route 0.535ns (74.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.581     1.503    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.259     1.903    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X62Y71         LUT5 (Prop_lut5_I3_O)        0.045     1.948 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.276     2.224    u_uart_tx/sel
    SLICE_X59Y74         FDCE                                         f  u_uart_tx/shifter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.844     2.012    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X59Y74         FDCE                                         r  u_uart_tx/shifter_reg[5]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X59Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.440    u_uart_tx/shifter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.809%)  route 0.535ns (74.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.581     1.503    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.259     1.903    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X62Y71         LUT5 (Prop_lut5_I3_O)        0.045     1.948 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.276     2.224    u_uart_tx/sel
    SLICE_X59Y74         FDCE                                         f  u_uart_tx/shifter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.844     2.012    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X59Y74         FDCE                                         r  u_uart_tx/shifter_reg[6]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X59Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.440    u_uart_tx/shifter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/shifter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.809%)  route 0.535ns (74.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.581     1.503    sys_clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.259     1.903    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X62Y71         LUT5 (Prop_lut5_I3_O)        0.045     1.948 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.276     2.224    u_uart_tx/sel
    SLICE_X59Y74         FDCE                                         f  u_uart_tx/shifter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.844     2.012    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X59Y74         FDCE                                         r  u_uart_tx/shifter_reg[7]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X59Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.440    u_uart_tx/shifter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.784    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx/tx_pin_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.912ns  (logic 3.700ns (62.583%)  route 2.212ns (37.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.406     4.606    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X59Y72         FDPE                                         r  u_uart_tx/tx_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDPE (Prop_fdpe_C_Q)         0.379     4.985 r  u_uart_tx/tx_pin_reg/Q
                         net (fo=1, routed)           2.212     7.197    uart_tx_OBUF
    V2                   OBUF (Prop_obuf_I_O)         3.321    10.518 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    10.518    uart_tx
    V2                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.043ns  (logic 3.649ns (72.353%)  route 1.394ns (27.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.413     4.613    sys_clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  led_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.379     4.992 r  led_cnt_reg[25]/Q
                         net (fo=2, routed)           1.394     6.386    led_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.270     9.656 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     9.656    led
    M18                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.366ns (80.577%)  route 0.329ns (19.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.585     1.507    sys_clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  led_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  led_cnt_reg[25]/Q
                         net (fo=2, routed)           0.329     1.978    led_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.225     3.203 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.203    led
    M18                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx/tx_pin_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.417ns (66.176%)  route 0.724ns (33.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.580     1.502    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X59Y72         FDPE                                         r  u_uart_tx/tx_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.643 r  u_uart_tx/tx_pin_reg/Q
                         net (fo=1, routed)           0.724     2.368    uart_tx_OBUF
    V2                   OBUF (Prop_obuf_I_O)         1.276     3.644 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.644    uart_tx
    V2                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





