
---------- Begin Simulation Statistics ----------
final_tick                                 2567259000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118882                       # Simulator instruction rate (inst/s)
host_mem_usage                                 902592                       # Number of bytes of host memory used
host_op_rate                                   132788                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    68.56                       # Real time elapsed on the host
host_tick_rate                               37447335                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8150103                       # Number of instructions simulated
sim_ops                                       9103510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002567                       # Number of seconds simulated
sim_ticks                                  2567259000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.944566                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  938436                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               968013                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             69491                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1694891                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30486                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34658                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4172                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2267009                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  218425                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5218                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4435137                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4401567                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             63731                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1868928                       # Number of branches committed
system.cpu.commit.bw_lim_events                503290                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1173905                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8164178                       # Number of instructions committed
system.cpu.commit.committedOps                9117585                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4742389                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.922572                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.604275                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1979904     41.75%     41.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1033492     21.79%     63.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       567130     11.96%     75.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       231734      4.89%     80.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       127184      2.68%     83.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       145591      3.07%     86.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        86828      1.83%     87.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        67236      1.42%     89.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       503290     10.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4742389                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               194519                       # Number of function calls committed.
system.cpu.commit.int_insts                   8057694                       # Number of committed integer instructions.
system.cpu.commit.loads                       1397081                       # Number of loads committed
system.cpu.commit.membars                          92                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6838899     75.01%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           25663      0.28%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9435      0.10%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              39      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              51      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              52      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3259      0.04%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1397081     15.32%     90.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         843093      9.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9117585                       # Class of committed instruction
system.cpu.commit.refs                        2240174                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     84554                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8150103                       # Number of Instructions Simulated
system.cpu.committedOps                       9103510                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.629994                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.629994                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                944703                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  5832                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               924839                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10807772                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1723797                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2143452                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  64184                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 24312                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 47378                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2267009                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1730296                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3017043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 31302                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        9936570                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  139888                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.441523                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1836527                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1187347                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.935248                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4923514                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.247293                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.936105                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2633568     53.49%     53.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   238412      4.84%     58.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   276774      5.62%     63.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   281626      5.72%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   329143      6.69%     76.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   184284      3.74%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   286691      5.82%     85.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    74527      1.51%     87.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   618489     12.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4923514                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        11999                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          177                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified        12297                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         27184                       # number of prefetches that crossed the page
system.cpu.idleCycles                          211005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                68517                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1990248                       # Number of branches executed
system.cpu.iew.exec_nop                         18465                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.917161                       # Inst execution rate
system.cpu.iew.exec_refs                      2444006                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     896849                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  152167                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1593628                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                174                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             28878                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               937162                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10297072                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1547157                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            110373                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9843702                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    661                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 66478                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  64184                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 67498                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            38                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            29043                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          364                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        19731                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       196547                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        94069                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            364                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        39447                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          29070                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10262156                       # num instructions consuming a value
system.cpu.iew.wb_count                       9769563                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.530313                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5442159                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.902722                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9787439                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11431314                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7129815                       # number of integer regfile writes
system.cpu.ipc                               1.587316                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.587316                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7428615     74.63%     74.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                27110      0.27%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11286      0.11%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   55      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3354      0.03%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1572858     15.80%     90.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              910682      9.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9954075                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       96054                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009650                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39641     41.27%     41.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     991      1.03%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22908     23.85%     66.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32511     33.85%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9952568                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           24750151                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9683656                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11362190                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10278433                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9954075                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 174                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1175096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              7221                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             58                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       836144                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4923514                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.021742                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.028568                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1720632     34.95%     34.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              592106     12.03%     46.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              797856     16.21%     63.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              681903     13.85%     77.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              487462      9.90%     86.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              283018      5.75%     92.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              222847      4.53%     97.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               82992      1.69%     98.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               54698      1.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4923514                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.938658                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  97547                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             184788                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        85907                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             91866                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             26384                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            53350                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1593628                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              937162                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6531111                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    369                       # number of misc regfile writes
system.cpu.numCycles                          5134519                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  246813                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10715582                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  15381                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1770149                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3005                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2394                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17551163                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10632863                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12517677                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2139667                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 642872                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  64184                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                663390                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1802095                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12390506                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          39311                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1438                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    144742                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            179                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            86006                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     14528015                       # The number of ROB reads
system.cpu.rob.rob_writes                    20765478                       # The number of ROB writes
system.cpu.timesIdled                            2939                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83274                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3507                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15206                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        18798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        39631                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4469                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9416                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9416                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4469                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1321                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       888640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  888640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15206                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15206    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15206                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18550000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           73482250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2567259000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9764                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12319                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5445                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1034                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9734                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9734                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6456                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3309                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1334                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1334                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        18356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        42107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 60463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       761600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1623168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2384768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            20833                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000096                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009798                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  20831     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              20833                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           37945996                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20239983                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9684496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2567259000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1857                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2039                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         1717                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5613                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1857                       # number of overall hits
system.l2.overall_hits::.cpu.data                2039                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         1717                       # number of overall hits
system.l2.overall_hits::total                    5613                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2882                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11004                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13886                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2882                       # number of overall misses
system.l2.overall_misses::.cpu.data             11004                       # number of overall misses
system.l2.overall_misses::total                 13886                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    228289500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    869037500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1097327000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    228289500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    869037500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1097327000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4739                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            13043                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         1717                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                19499                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4739                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           13043                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         1717                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               19499                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.608145                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.843671                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.712139                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.608145                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.843671                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.712139                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79212.179042                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78974.691021                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79023.980988                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79212.179042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78974.691021                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79023.980988                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13886                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13886                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    199479001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    758997500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    958476501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    199479001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    758997500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    958476501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.608145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.843671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.712139                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.608145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.843671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.712139                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69215.475711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68974.691021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69024.665202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69215.475711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68974.691021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69024.665202                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12319                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12319                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12319                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12319                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5445                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5445                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5445                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5445                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               318                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   318                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9416                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9416                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    733546500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     733546500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9734                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9734                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.967331                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967331                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77904.258709                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77904.258709                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9416                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9416                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    639386500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    639386500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.967331                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967331                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67904.258709                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67904.258709                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1857                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         1717                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2882                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2882                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    228289500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    228289500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4739                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         1717                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.608145                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.446406                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79212.179042                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79212.179042                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2882                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2882                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    199479001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    199479001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.608145                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.446406                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69215.475711                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69215.475711                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1721                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1721                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1588                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1588                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    135491000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    135491000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.479903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.479903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85321.788413                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85321.788413                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1588                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1588                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    119611000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    119611000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.479903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.479903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75321.788413                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75321.788413                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                13                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1321                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1321                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1334                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1334                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.990255                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.990255                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1321                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1321                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     27815000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     27815000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.990255                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.990255                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 21056.018168                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21056.018168                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2567259000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5993.355276                       # Cycle average of tags in use
system.l2.tags.total_refs                       38307                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15142                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.529851                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     403.825829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1418.652726                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4170.876721                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.031821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.045726                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6569                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7092                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.115425                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    332174                       # Number of tag accesses
system.l2.tags.data_accesses                   332174                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2567259000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         184384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         704256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             888640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       184384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        184384                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           11004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13885                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          71821347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         274322147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             346143494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     71821347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         71821347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         71821347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        274322147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            346143494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000693500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28078                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13885                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13885                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    126874250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   69425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               387218000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9137.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27887.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10935                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13885                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    301.543071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.247748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.045713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1020     34.73%     34.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          693     23.60%     58.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          393     13.38%     71.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          210      7.15%     78.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          131      4.46%     83.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           82      2.79%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           73      2.49%     88.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           58      1.97%     90.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          277      9.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2937                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 888640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  888640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       346.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    346.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2567182000                       # Total gap between requests
system.mem_ctrls.avgGap                     184888.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       184384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       704256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 71821347.203379169106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 274322146.694197952747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        11004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     80919250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    306298750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28087.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27835.22                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9496200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5028375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            48509160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     202216560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        907184070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        221883360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1394317725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.115332                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    568743250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     85540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1912975750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11566800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6117540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            50629740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     202216560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        796556760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        315043200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1382130600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.368197                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    812200500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     85540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1669518500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2567259000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1724262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1724262                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1724262                       # number of overall hits
system.cpu.icache.overall_hits::total         1724262                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6034                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6034                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6034                       # number of overall misses
system.cpu.icache.overall_misses::total          6034                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    325561500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    325561500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    325561500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    325561500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1730296                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1730296                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1730296                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1730296                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003487                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003487                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003487                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003487                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53954.507789                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53954.507789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53954.507789                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53954.507789                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               711                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         5445                       # number of writebacks
system.cpu.icache.writebacks::total              5445                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1295                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1295                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1295                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1295                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4739                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4739                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4739                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         1717                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6456                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    257364500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    257364500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    257364500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     23239359                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    280603859                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002739                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002739                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002739                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003731                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54307.765351                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54307.765351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54307.765351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 13534.862551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43464.042596                       # average overall mshr miss latency
system.cpu.icache.replacements                   5445                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1724262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1724262                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6034                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6034                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    325561500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    325561500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1730296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1730296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003487                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003487                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53954.507789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53954.507789                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1295                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1295                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4739                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4739                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    257364500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    257364500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002739                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002739                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54307.765351                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54307.765351                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         1717                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         1717                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     23239359                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     23239359                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 13534.862551                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 13534.862551                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2567259000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2567259000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           831.342187                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1730717                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6455                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            268.120372                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   804.696172                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    26.646015                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.785836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.026021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.811858                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          147                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          863                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          362                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.143555                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3467047                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3467047                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2567259000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2567259000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2567259000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2567259000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2567259000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2254781                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2254781                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2255316                       # number of overall hits
system.cpu.dcache.overall_hits::total         2255316                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        90836                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          90836                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        90841                       # number of overall misses
system.cpu.dcache.overall_misses::total         90841                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6017095977                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6017095977                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6017095977                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6017095977                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2345617                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2345617                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2346157                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2346157                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038726                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038726                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038719                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038719                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66241.313763                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66241.313763                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66237.667760                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66237.667760                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          316                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1495                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   106.785714                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12319                       # number of writebacks
system.cpu.dcache.writebacks::total             12319                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        76464                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76464                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        76464                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76464                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14375                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    955350478                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    955350478                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    955647978                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    955647978                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006127                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006127                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006127                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006127                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66473.036321                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66473.036321                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66479.859339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66479.859339                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13353                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1493380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1493380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9081                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9081                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    473449000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    473449000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1502461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1502461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006044                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006044                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52136.218478                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52136.218478                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5774                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5774                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3307                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3307                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    158732000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    158732000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47998.790445                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47998.790445                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       761401                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         761401                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        81016                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81016                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5516286998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5516286998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68088.858966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68088.858966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        70690                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        70690                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    769997499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    769997499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012258                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012258                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74568.806798                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74568.806798                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          535                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           535                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          540                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          540                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009259                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009259                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005556                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005556                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     27359979                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     27359979                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 37022.975643                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 37022.975643                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     26620979                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     26620979                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 36022.975643                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 36022.975643                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          112                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          112                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       435000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       435000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026087                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026087                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       145000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       145000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       332500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       332500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017391                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017391                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       166250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       166250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2567259000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           984.635018                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2269897                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14377                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.883912                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   984.635018                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.961558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.961558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          756                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4707105                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4707105                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2567259000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2567259000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
