
---------- Begin Simulation Statistics ----------
final_tick                               1261978354500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59082                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702520                       # Number of bytes of host memory used
host_op_rate                                    59255                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24316.30                       # Real time elapsed on the host
host_tick_rate                               51898464                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436656990                       # Number of instructions simulated
sim_ops                                    1440860737                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.261978                       # Number of seconds simulated
sim_ticks                                1261978354500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.591538                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              199127657                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           227336636                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         34403225                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        290441953                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          26033608                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       27015069                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          981461                       # Number of indirect misses.
system.cpu0.branchPred.lookups              375209013                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2189095                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100293                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18199573                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329548433                       # Number of branches committed
system.cpu0.commit.bw_lim_events             39131458                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      171991789                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316568549                       # Number of instructions committed
system.cpu0.commit.committedOps            1318672122                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2334361994                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.564896                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.351924                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1716665074     73.54%     73.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    357301108     15.31%     88.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     90573052      3.88%     92.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     83450274      3.57%     96.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     31169763      1.34%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7387759      0.32%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5579965      0.24%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3103541      0.13%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     39131458      1.68%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2334361994                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143627                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273940077                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405172229                       # Number of loads committed
system.cpu0.commit.membars                    4203735                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203741      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742076585     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833032      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272514     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151186365     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318672122                       # Class of committed instruction
system.cpu0.commit.refs                     558458907                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316568549                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318672122                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.912402                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.912402                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            416017069                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             16254815                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           191177713                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1534666170                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               872790408                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1055090683                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18209661                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             24613384                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8089813                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  375209013                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                275726853                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1493498242                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8828258                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          241                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1600740515                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          175                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               68826678                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.149022                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         842285589                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         225161265                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.635768                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2370197634                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.677743                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.921328                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1246265581     52.58%     52.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               829300195     34.99%     87.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               152253874      6.42%     93.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               113681501      4.80%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20311301      0.86%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4233741      0.18%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2046838      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     459      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104144      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2370197634                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      147610063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            18322250                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               348350192                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.574665                       # Inst execution rate
system.cpu0.iew.exec_refs                   639695353                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 169707017                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              343489762                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            479214704                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4156845                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         12884328                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           174817844                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1490597451                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            469988336                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12509649                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1446895778                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2095750                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7964587                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18209661                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12437525                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       207844                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27185224                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        60471                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9415                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8443395                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     74042475                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     21531166                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9415                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       746686                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      17575564                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                661561395                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1431046871                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837575                       # average fanout of values written-back
system.cpu0.iew.wb_producers                554107529                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.568370                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1431136299                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1771668450                       # number of integer regfile reads
system.cpu0.int_regfile_writes              924664372                       # number of integer regfile writes
system.cpu0.ipc                              0.522903                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.522903                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205631      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            798454061     54.71%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848396      0.81%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100468      0.14%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           474894239     32.54%     88.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          167902581     11.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1459405427                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2855119                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001956                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 451116     15.80%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1945744     68.15%     83.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               458253     16.05%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1458054860                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5292064982                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1431046820                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1662531720                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1478135442                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1459405427                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12462009                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      171925326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           201481                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       6152249                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     55134512                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2370197634                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.615732                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.854776                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1344238547     56.71%     56.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          710417087     29.97%     86.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          222072509      9.37%     96.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           74875519      3.16%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15533041      0.66%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1119260      0.05%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1339260      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             366547      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             235864      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2370197634                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.579633                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         28672070                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5220898                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           479214704                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          174817844                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1895                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2517807697                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6149014                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              369011070                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845210693                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12731880                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               894330103                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11116085                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                26170                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1859210102                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1523634563                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          999485027                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1039533042                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23864842                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18209661                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             48952565                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               154274330                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1859210058                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        161193                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5846                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30187899                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5841                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3785870280                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3017190011                       # The number of ROB writes
system.cpu0.timesIdled                       22041878                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1862                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.516515                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20496050                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22643437                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2771216                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30161378                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1073520                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1090773                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17253                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34732848                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48158                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099999                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1972546                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28123635                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3546648                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300662                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15254272                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120088441                       # Number of instructions committed
system.cpu1.commit.committedOps             122188615                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    465845791                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.262294                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.010318                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    414757727     89.03%     89.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25749925      5.53%     94.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9391177      2.02%     96.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7078737      1.52%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1760262      0.38%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       941862      0.20%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2039588      0.44%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       579865      0.12%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3546648      0.76%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    465845791                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798625                       # Number of function calls committed.
system.cpu1.commit.int_insts                116625270                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30179334                       # Number of loads committed
system.cpu1.commit.membars                    4200114                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200114      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76683570     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32279333     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9025454      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122188615                       # Class of committed instruction
system.cpu1.commit.refs                      41304799                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120088441                       # Number of Instructions Simulated
system.cpu1.committedOps                    122188615                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.912690                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.912690                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            367057406                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               845137                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19514208                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             144064869                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27229595                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 68032234                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1973982                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2094923                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4807670                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34732848                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 25078011                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    438559961                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               477119                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     149492333                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5545308                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.073920                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          27768254                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21569570                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.318158                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         469100887                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.323157                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.741141                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               371566958     79.21%     79.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61989732     13.21%     92.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20618853      4.40%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12391133      2.64%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1792132      0.38%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  429081      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  312771      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     215      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           469100887                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         768004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2065503                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30272657                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.282073                       # Inst execution rate
system.cpu1.iew.exec_refs                    45332316                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11532396                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              304737893                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34428507                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100705                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2050922                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11974286                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          137402682                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33799920                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1984609                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            132537297                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1944525                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7035670                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1973982                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11335007                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        85830                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1087278                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        46990                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1880                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        12427                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4249173                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       848821                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1880                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       536451                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1529052                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 75845491                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131107768                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.838626                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 63606003                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.279031                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131174708                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               168132649                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88287309                       # number of integer regfile writes
system.cpu1.ipc                              0.255579                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.255579                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200218      3.12%      3.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84411448     62.75%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36391725     27.05%     92.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9518365      7.08%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             134521906                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2688028                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019982                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 441641     16.43%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1811259     67.38%     83.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               435124     16.19%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133009700                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         741017653                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131107756                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        152618180                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 131101719                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                134521906                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300963                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15214066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           184954                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           301                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6621929                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    469100887                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.286765                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.756482                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          384273743     81.92%     81.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55999962     11.94%     93.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17252118      3.68%     97.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6020061      1.28%     98.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3670881      0.78%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             672165      0.14%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             735371      0.16%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             311738      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             164848      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      469100887                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.286297                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13691214                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1442685                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34428507                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11974286                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       469868891                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2054072741                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              332383169                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81704325                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13966175                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30749635                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4039443                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                37284                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            180538466                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141819860                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           95503205                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 68196935                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17188469                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1973982                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             35773490                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13798880                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       180538454                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23676                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               633                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 27534322                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           632                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   599741796                       # The number of ROB reads
system.cpu1.rob.rob_writes                  278148448                       # The number of ROB writes
system.cpu1.timesIdled                          74637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9842796                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6328                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9918178                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                220584                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12979345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25894120                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       322282                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       102360                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     65840195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5652826                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    131679776                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5755186                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10047030                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3788861                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9125775                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              357                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            252                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2931577                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2931570                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10047030                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           268                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38872720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38872720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1073117504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1073117504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              532                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12979484                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12979484    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12979484                       # Request fanout histogram
system.membus.respLayer1.occupancy        67236164939                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         44431369167                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       614901900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   648105419.173976                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      2628500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1555670500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1258903845000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3074509500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    241930708                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       241930708                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    241930708                       # number of overall hits
system.cpu0.icache.overall_hits::total      241930708                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     33796144                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      33796144                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     33796144                       # number of overall misses
system.cpu0.icache.overall_misses::total     33796144                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 437144842494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 437144842494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 437144842494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 437144842494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    275726852                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    275726852                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    275726852                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    275726852                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.122571                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.122571                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.122571                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.122571                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12934.754997                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12934.754997                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12934.754997                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12934.754997                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3413                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.463768                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     30645367                       # number of writebacks
system.cpu0.icache.writebacks::total         30645367                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3150744                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3150744                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3150744                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3150744                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     30645400                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     30645400                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     30645400                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     30645400                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 380037211496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 380037211496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 380037211496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 380037211496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111144                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111144                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111144                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111144                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12401.117672                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12401.117672                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12401.117672                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12401.117672                       # average overall mshr miss latency
system.cpu0.icache.replacements              30645367                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    241930708                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      241930708                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     33796144                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     33796144                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 437144842494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 437144842494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    275726852                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    275726852                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.122571                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.122571                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12934.754997                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12934.754997                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3150744                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3150744                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     30645400                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     30645400                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 380037211496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 380037211496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111144                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111144                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12401.117672                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12401.117672                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999968                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          272574652                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         30645367                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.894482                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999968                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        582099103                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       582099103                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    535280103                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       535280103                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    535280103                       # number of overall hits
system.cpu0.dcache.overall_hits::total      535280103                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49742313                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49742313                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49742313                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49742313                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1510194701302                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1510194701302                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1510194701302                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1510194701302                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    585022416                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    585022416                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    585022416                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    585022416                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.085026                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.085026                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.085026                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.085026                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30360.363446                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30360.363446                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30360.363446                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30360.363446                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11853356                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       487045                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           233779                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5849                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.703254                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.269790                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32488240                       # number of writebacks
system.cpu0.dcache.writebacks::total         32488240                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18162913                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18162913                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18162913                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18162913                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31579400                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31579400                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31579400                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31579400                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 654921743578                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 654921743578                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 654921743578                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 654921743578                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.053980                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.053980                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.053980                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.053980                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20738.891289                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20738.891289                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20738.891289                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20738.891289                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32488240                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    395015993                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      395015993                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38823903                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38823903                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 974102395500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 974102395500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    433839896                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    433839896                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.089489                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.089489                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25090.274811                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25090.274811                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11026795                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11026795                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27797108                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27797108                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 511341701500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 511341701500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.064072                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.064072                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18395.500046                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18395.500046                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140264110                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140264110                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10918410                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10918410                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 536092305802                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 536092305802                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182520                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182520                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.072220                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.072220                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49099.851151                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49099.851151                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7136118                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7136118                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3782292                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3782292                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 143580042078                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 143580042078                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025018                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025018                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37961.120421                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37961.120421                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2229                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2229                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1716                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1716                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12081500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12081500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.434981                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.434981                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7040.501166                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7040.501166                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1703                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1703                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       907500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       907500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 69807.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69807.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3726                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3726                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       646000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       646000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3863                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3863                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.035465                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.035465                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4715.328467                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4715.328467                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       509000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       509000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.035465                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.035465                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3715.328467                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3715.328467                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190630                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190630                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909663                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909663                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93515160500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93515160500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100293                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100293                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433112                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433112                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102801.983262                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102801.983262                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909663                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909663                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92605497500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92605497500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433112                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433112                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101801.983262                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101801.983262                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999457                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          568965902                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32488825                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.512665                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999457                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1206749891                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1206749891                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            30522811                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29568853                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               85082                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              591764                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60768510                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           30522811                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29568853                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              85082                       # number of overall hits
system.l2.overall_hits::.cpu1.data             591764                       # number of overall hits
system.l2.overall_hits::total                60768510                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            122589                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2918517                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2614                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2025661                       # number of demand (read+write) misses
system.l2.demand_misses::total                5069381                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           122589                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2918517                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2614                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2025661                       # number of overall misses
system.l2.overall_misses::total               5069381                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10333814500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 286366576500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    241095500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 211796506500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     508737993000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10333814500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 286366576500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    241095500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 211796506500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    508737993000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        30645400                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32487370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           87696                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2617425                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             65837891                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       30645400                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32487370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          87696                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2617425                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            65837891                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.089835                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.029808                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.773914                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076998                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.089835                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.029808                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.773914                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076998                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84296.425454                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98120.578534                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92232.402448                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104556.738023                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100355.051830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84296.425454                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98120.578534                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92232.402448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104556.738023                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100355.051830                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7526725                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3788861                       # number of writebacks
system.l2.writebacks::total                   3788861                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         461713                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         272282                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              734155                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        461713                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        272282                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             734155                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       122504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2456804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1753379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4335226                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       122504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2456804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1753379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8869451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13204677                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9103778500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 227459962501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    212306000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 170813594001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 407589641002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9103778500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 227459962501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    212306000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 170813594001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 734606266829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1142195907831                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.075623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.028952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.669887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065847                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.075623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.028952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.669887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.200563                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74314.132600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92583.682907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83617.959827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97419.664545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94018.083717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74314.132600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92583.682907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83617.959827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97419.664545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82824.322140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86499.344727                       # average overall mshr miss latency
system.l2.replacements                       18391504                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8585761                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8585761                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8585761                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8585761                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     56934657                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         56934657                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     56934657                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     56934657                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8869451                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8869451                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 734606266829                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 734606266829                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82824.322140                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82824.322140                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 70                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       271000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       362500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.944444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.972222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7970.588235                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2541.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5178.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       684000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       720000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1404000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.944444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.972222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20117.647059                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20057.142857                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.588235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.619048                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       204000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       264000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.588235                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.619048                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20400                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20307.692308                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2742022                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           179971                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2921993                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1948720                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1395692                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3344412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 197559801500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 150036491000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  347596292500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4690742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1575663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6266405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.415440                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.885781                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.533705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101379.265107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107499.714120                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103933.454521                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       287895                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       167325                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           455220                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1660825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1228367                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2889192                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 157666063500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 122192733500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 279858797000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.354064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.779587                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.461061                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94932.376078                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99475.753989                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96864.035689                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      30522811                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         85082                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30607893                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       122589                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2614                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           125203                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10333814500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    241095500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10574910000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     30645400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        87696                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30733096                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.029808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004074                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84296.425454                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92232.402448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84462.113528                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           85                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           75                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           160                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       122504                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       125043                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9103778500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    212306000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9316084500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003997                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.028952                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004069                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74314.132600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83617.959827                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74503.046952                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26826831                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       411793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27238624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       969797                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       629969                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1599766                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  88806775000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61760015500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 150566790500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27796628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1041762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28838390                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.604715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055473                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91572.540439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98036.594658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94118.008821                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       173818                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       104957                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       278775                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       795979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       525012                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1320991                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  69793899001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  48620860501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 118414759502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.503965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045807                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87683.090887                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92609.046081                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89640.852589                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          212                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           75                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               287                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          309                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          104                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             413                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4996500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3957500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8954000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          521                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          179                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           700                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.593090                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.581006                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.590000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16169.902913                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 38052.884615                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21680.387409                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           78                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           69                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          147                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          231                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          266                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4545998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       679500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5225498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.443378                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.195531                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.380000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19679.645022                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19414.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19644.729323                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999955                       # Cycle average of tags in use
system.l2.tags.total_refs                   139267657                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18391936                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.572213                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.100175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.012287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.467458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.063643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.127949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.228442                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.423440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.179179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.316069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1069264816                       # Number of tag accesses
system.l2.tags.data_accesses               1069264816                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7840320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     158776832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        162496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     113496768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    550353984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          830630400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7840320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       162496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8002816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    242487104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       242487104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         122505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2480888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1773387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8599281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12978600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3788861                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3788861                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6212721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        125815812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           128763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         89935590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    436104139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             658197026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6212721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       128763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6341484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192148386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192148386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192148386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6212721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       125815812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          128763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        89935590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    436104139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            850345412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3727727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    122505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2411080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1756470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8594376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004948314750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229721                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229721                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24571328                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3509323                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12978600                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3788861                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12978600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3788861                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  91630                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 61134                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            761480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            769997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            817016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1054549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            771162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            853573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            785249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            766348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            760654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            756444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           901985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           771534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           807524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           761728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           760192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           787535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            230167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            230071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            230772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           237316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           241663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233543                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 447684446279                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                64434850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            689315133779                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34739.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53489.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9568580                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1737450                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12978600                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3788861                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2520835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2610814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2899259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1649653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1377868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1030167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  294080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  212352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  147168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   57803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  35823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  24187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  11435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   8281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 160308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 234422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 242512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 243477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 244005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 247082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 252061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 262787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 255795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 251680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 244737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 238982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5308630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.303268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.349342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.724790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1809166     34.08%     34.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2534969     47.75%     81.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       444423      8.37%     90.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       209571      3.95%     94.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57827      1.09%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25278      0.48%     95.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21990      0.41%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17394      0.33%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       188012      3.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5308630                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.098293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.325222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    299.793391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229716    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229721                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.227075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.212555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.718196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           206561     89.92%     89.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1870      0.81%     90.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15359      6.69%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4583      2.00%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1031      0.45%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              229      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               60      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229721                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              824766080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5864320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238572800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               830630400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            242487104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       653.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    658.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1261978338500                       # Total gap between requests
system.mem_ctrls.avgGap                      75263.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7840320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    154309120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       162496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    112414080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    550040064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238572800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6212721.455992294475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 122275567.920606508851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 128762.905814166239                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 89077660.959199905396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 435855386.931678116322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 189046665.617750078440                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       122505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2480888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1773387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8599281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3788861                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4047504709                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 125264819078                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    105752209                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  97370127717                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 462526930066                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30111037627687                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33039.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50491.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41651.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54906.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53786.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7947253.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18767961240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9975388995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         45036235440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9784060020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     99619007280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     234630238860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     287016329280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       704829221115                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        558.511339                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 743464945349                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42140020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 476373389151                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19135728360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10170861855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46976730360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9674533980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     99619007280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     361840001970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     179892318240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       727309182045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.324609                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 463541690790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42140020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 756296643710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12222942547.619047                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60561591589.422409                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        50000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 489808993000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   235251180500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1026727174000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     24983563                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        24983563                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     24983563                       # number of overall hits
system.cpu1.icache.overall_hits::total       24983563                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        94448                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         94448                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        94448                       # number of overall misses
system.cpu1.icache.overall_misses::total        94448                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1479354000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1479354000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1479354000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1479354000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     25078011                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25078011                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     25078011                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25078011                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003766                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003766                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003766                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003766                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15663.158563                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15663.158563                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15663.158563                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15663.158563                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        87664                       # number of writebacks
system.cpu1.icache.writebacks::total            87664                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6752                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6752                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6752                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6752                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        87696                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        87696                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        87696                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        87696                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1328100000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1328100000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1328100000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1328100000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003497                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003497                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003497                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003497                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15144.362343                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15144.362343                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15144.362343                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15144.362343                       # average overall mshr miss latency
system.cpu1.icache.replacements                 87664                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     24983563                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       24983563                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        94448                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        94448                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1479354000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1479354000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     25078011                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25078011                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003766                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003766                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15663.158563                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15663.158563                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6752                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6752                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        87696                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        87696                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1328100000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1328100000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003497                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003497                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15144.362343                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15144.362343                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991933                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24651925                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            87664                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           281.209219                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        316850500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991933                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999748                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         50243718                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        50243718                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33224246                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33224246                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33224246                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33224246                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8189557                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8189557                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8189557                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8189557                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 673245026402                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 673245026402                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 673245026402                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 673245026402                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41413803                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41413803                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41413803                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41413803                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197749                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197749                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197749                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197749                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82207.746573                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82207.746573                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82207.746573                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82207.746573                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6106743                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       526388                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            92282                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6431                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.174801                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.851656                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2617492                       # number of writebacks
system.cpu1.dcache.writebacks::total          2617492                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6342831                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6342831                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6342831                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6342831                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1846726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1846726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1846726                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1846726                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 147151971924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 147151971924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 147151971924                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 147151971924                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044592                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044592                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044592                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044592                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79682.623153                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79682.623153                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79682.623153                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79682.623153                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2617492                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27706108                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27706108                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4682676                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4682676                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 324248221500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 324248221500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32388784                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32388784                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144577                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144577                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69244.214526                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69244.214526                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3640448                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3640448                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1042228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1042228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  68278742500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  68278742500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032179                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032179                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65512.289537                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65512.289537                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5518138                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5518138                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3506881                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3506881                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 348996804902                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 348996804902                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9025019                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9025019                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.388573                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.388573                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99517.720990                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99517.720990                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2702383                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2702383                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       804498                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       804498                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78873229424                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78873229424                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089141                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089141                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98040.305164                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98040.305164                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6191500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6191500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.338115                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.338115                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37524.242424                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37524.242424                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2476500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2476500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100410                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100410                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 50540.816327                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50540.816327                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          322                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          322                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       853500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       853500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          445                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          445                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.276404                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.276404                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6939.024390                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6939.024390                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       730500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       730500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.276404                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.276404                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5939.024390                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5939.024390                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328193                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328193                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771806                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771806                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76779245500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76779245500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367527                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367527                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99479.980073                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99479.980073                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771806                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771806                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76007439500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76007439500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367527                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367527                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98479.980073                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98479.980073                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.333064                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           37169392                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2618413                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.195389                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        316862000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.333064                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.916658                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.916658                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89647912                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89647912                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1261978354500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59572479                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12374622                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57253002                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14602643                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13541085                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             358                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            618                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6267215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6267215                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30733096                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28839384                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          700                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          700                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     91936166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97465384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       263056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7853854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             197518460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3922609024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4158439040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11223040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    335034752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8427305856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31934919                       # Total snoops (count)
system.tol2bus.snoopTraffic                 242602624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         97773602                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063219                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.247621                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               91694797     93.78%     93.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5976445      6.11%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 102360      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           97773602                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       131678651499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48735897572                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       45974143385                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3929657404                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         131645297                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1331523427000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 678640                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706552                       # Number of bytes of host memory used
host_op_rate                                   680552                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2267.41                       # Real time elapsed on the host
host_tick_rate                               30671594                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538755257                       # Number of instructions simulated
sim_ops                                    1543089461                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.069545                       # Number of seconds simulated
sim_ticks                                 69545072500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.275762                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               27391125                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27590949                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3389756                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         34075380                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             20551                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          39011                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           18460                       # Number of indirect misses.
system.cpu0.branchPred.lookups               34210671                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6643                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1991                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3371985                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14220135                       # Number of branches committed
system.cpu0.commit.bw_lim_events               608436                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         128532                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44886509                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51813042                       # Number of instructions committed
system.cpu0.commit.committedOps              51874976                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    124023022                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.418269                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.006995                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     93907767     75.72%     75.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19721175     15.90%     91.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5882200      4.74%     96.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1515322      1.22%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1250785      1.01%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       871537      0.70%     99.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       245478      0.20%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        20322      0.02%     99.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       608436      0.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    124023022                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               41574                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51757602                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10951841                       # Number of loads committed
system.cpu0.commit.membars                      93037                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        93460      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35688227     68.80%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4371      0.01%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10953432     21.12%     90.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5132055      9.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51874976                       # Class of committed instruction
system.cpu0.commit.refs                      16086109                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51813042                       # Number of Instructions Simulated
system.cpu0.committedOps                     51874976                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.662585                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.662585                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             36815356                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                18913                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            24908468                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             108103922                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12670628                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 77652020                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3373184                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                32431                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1312003                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   34210671                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8646923                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    117962736                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                74678                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          570                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     119707584                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 760                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2903                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                6782856                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.247981                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10464794                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          27411676                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.867719                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         131823191                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.910659                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.762290                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                38026594     28.85%     28.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                72421756     54.94%     83.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17278322     13.11%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3828478      2.90%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   77849      0.06%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13968      0.01%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   95434      0.07%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   18052      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   62738      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           131823191                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1862                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        6133450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3847204                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                23047788                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.617379                       # Inst execution rate
system.cpu0.iew.exec_refs                    27872471                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8361969                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               20922399                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             19825136                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             68013                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2237737                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10427140                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           96714916                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             19510502                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2588014                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             85171483                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                147860                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3886270                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3373184                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4189586                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        60895                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            6923                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          133                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8873295                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5292872                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           331                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1718420                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2128784                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 44472108                       # num instructions consuming a value
system.cpu0.iew.wb_count                     81132297                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.746593                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 33202575                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.588100                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83054857                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               124918445                       # number of integer regfile reads
system.cpu0.int_regfile_writes               51609726                       # number of integer regfile writes
system.cpu0.ipc                              0.375575                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.375575                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            94847      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             59056909     67.29%     67.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5219      0.01%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1418      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                849      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            19782507     22.54%     89.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8816416     10.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            416      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           254      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              87759497                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2250                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4463                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2165                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2379                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     427308                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004869                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 385605     90.24%     90.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    22      0.01%     90.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    104      0.02%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     90.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 28163      6.59%     96.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                13345      3.12%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               48      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88089708                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         308121773                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     81130132                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        141552789                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  96500886                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 87759497                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             214030                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44839942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           356743                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         85498                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21330497                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    131823191                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.665736                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.949140                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           71828489     54.49%     54.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           42411721     32.17%     86.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11834004      8.98%     95.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2831830      2.15%     97.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2051308      1.56%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             362937      0.28%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             374147      0.28%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             110561      0.08%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              18194      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      131823191                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.636138                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           112184                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           13796                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            19825136                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10427140                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3138                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       137956641                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1133507                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               26453564                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32483070                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                875105                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16146353                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1775776                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8293                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            154610918                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             103217465                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           62678987                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 74739779                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                615160                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3373184                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              4008686                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                30195921                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1922                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       154608996                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       7101625                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             67070                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3619640                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         67441                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   220164683                       # The number of ROB reads
system.cpu0.rob.rob_writes                  201326439                       # The number of ROB writes
system.cpu0.timesIdled                          76802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  907                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.502380                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26104551                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            26235102                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2512141                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         29579119                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15283                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18270                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2987                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29665821                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          762                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2496701                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14057608                       # Number of branches committed
system.cpu1.commit.bw_lim_events               937774                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         140279                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37130315                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50285225                       # Number of instructions committed
system.cpu1.commit.committedOps              50353748                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    112683210                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.446861                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.118972                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     85278795     75.68%     75.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18053763     16.02%     91.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4346222      3.86%     95.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1928582      1.71%     97.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       667850      0.59%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1207653      1.07%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       228059      0.20%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        34512      0.03%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       937774      0.83%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    112683210                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11163                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50234715                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10812997                       # Number of loads committed
system.cpu1.commit.membars                     102957                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       102957      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35212157     69.93%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10814573     21.48%     91.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4223641      8.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50353748                       # Class of committed instruction
system.cpu1.commit.refs                      15038214                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50285225                       # Number of Instructions Simulated
system.cpu1.committedOps                     50353748                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.396632                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.396632                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             34879797                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                15908                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23909612                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              95881772                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11727765                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 68733864                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2497183                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                30644                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1171615                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29665821                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10137623                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    105889331                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                70634                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     105343674                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5025246                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.246158                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10608270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          26119834                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.874111                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         119010224                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.888596                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.757327                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                36200030     30.42%     30.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63293123     53.18%     83.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16881896     14.19%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2383413      2.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   50373      0.04%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    9285      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  111305      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   17277      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   63522      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           119010224                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1504936                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2842790                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21455072                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.651351                       # Inst execution rate
system.cpu1.iew.exec_refs                    24858763                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6851161                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               19482663                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             18259075                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             73268                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1426837                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8087007                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           87433598                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             18007602                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2009978                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             78497645                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                164642                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3351070                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2497183                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3639814                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        39583                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             191                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7446078                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3861790                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1013110                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1829680                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 42212456                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75616155                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.739041                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31196732                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.627441                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      77058775                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               115210638                       # number of integer regfile reads
system.cpu1.int_regfile_writes               48696561                       # number of integer regfile writes
system.cpu1.ipc                              0.417252                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.417252                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           103434      0.13%      0.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             55151591     68.50%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 403      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18232394     22.65%     91.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            7019521      8.72%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              80507623                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     481701                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005983                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 454540     94.36%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 25998      5.40%     99.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1163      0.24%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              80885890                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         280808344                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75616155                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        124513451                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87199079                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 80507623                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             234519                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37079850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           301173                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         94240                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15644668                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    119010224                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.676477                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.986013                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           65259958     54.84%     54.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           37558174     31.56%     86.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10588541      8.90%     95.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2303323      1.94%     97.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2368571      1.99%     99.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             337277      0.28%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             476905      0.40%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              99501      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              17974      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      119010224                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.668029                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           118630                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           14526                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            18259075                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8087007                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    477                       # number of misc regfile reads
system.cpu1.numCycles                       120515160                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18494708                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24194030                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             32010894                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                636955                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14298870                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2039045                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9167                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            137329981                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              92110901                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57576850                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66718617                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                246978                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2497183                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              3582843                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25565956                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       137329981                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7718681                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             73531                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3108814                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         73953                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   199227653                       # The number of ROB reads
system.cpu1.rob.rob_writes                  181297064                       # The number of ROB writes
system.cpu1.timesIdled                          15825                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2923324                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 4748                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2933282                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 63880                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3385203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6744858                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        38452                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        29649                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2126373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1659912                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4253051                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1689561                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3080341                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       927435                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2432325                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1897                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1465                       # Transaction distribution
system.membus.trans_dist::ReadExReq            301185                       # Transaction distribution
system.membus.trans_dist::ReadExResp           301160                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3080341                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           210                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10126359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10126359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    275771904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               275771904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2683                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3385098                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3385098    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3385098                       # Request fanout histogram
system.membus.respLayer1.occupancy        17489082238                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11322486529                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    69545072500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    69545072500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 64                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17711546.875000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   22643388.926002                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     73686500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    68978303000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    566769500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8569746                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8569746                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8569746                       # number of overall hits
system.cpu0.icache.overall_hits::total        8569746                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77174                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77174                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77174                       # number of overall misses
system.cpu0.icache.overall_misses::total        77174                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4805215993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4805215993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4805215993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4805215993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8646920                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8646920                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8646920                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8646920                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008925                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008925                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008925                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008925                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62264.700456                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62264.700456                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62264.700456                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62264.700456                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        14463                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              225                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.280000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71533                       # number of writebacks
system.cpu0.icache.writebacks::total            71533                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5613                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5613                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5613                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5613                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71561                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71561                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4471531993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4471531993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4471531993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4471531993                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008276                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008276                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008276                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008276                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62485.599600                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62485.599600                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62485.599600                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62485.599600                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71533                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8569746                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8569746                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77174                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77174                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4805215993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4805215993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8646920                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8646920                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008925                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008925                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62264.700456                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62264.700456                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5613                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5613                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71561                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71561                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4471531993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4471531993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008276                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008276                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62485.599600                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62485.599600                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.992502                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8642762                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71593                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           120.720769                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.992502                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999766                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999766                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17365401                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17365401                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     15648851                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15648851                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     15648851                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15648851                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      8733635                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8733635                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      8733635                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8733635                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 536660467616                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 536660467616                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 536660467616                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 536660467616                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24382486                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24382486                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24382486                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24382486                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.358193                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.358193                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.358193                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.358193                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 61447.549344                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61447.549344                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 61447.549344                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61447.549344                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4185778                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        91682                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            67290                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1043                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.205053                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.902205                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1043827                       # number of writebacks
system.cpu0.dcache.writebacks::total          1043827                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7687775                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7687775                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7687775                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7687775                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1045860                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1045860                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1045860                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1045860                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  69740570821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  69740570821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  69740570821                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  69740570821                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042894                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042894                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042894                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042894                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 66682.510872                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 66682.510872                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 66682.510872                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 66682.510872                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1043827                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12792588                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12792588                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6489794                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6489794                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 402145961500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 402145961500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     19282382                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19282382                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.336566                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.336566                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 61965.905466                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61965.905466                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5700316                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5700316                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       789478                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       789478                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  51759947000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  51759947000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.040943                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.040943                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 65562.241126                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65562.241126                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2856263                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2856263                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2243841                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2243841                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 134514506116                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 134514506116                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5100104                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5100104                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.439960                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.439960                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59948.323485                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59948.323485                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1987459                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1987459                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256382                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256382                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  17980623821                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  17980623821                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050270                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050270                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70132.161466                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70132.161466                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        31865                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31865                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          703                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          703                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     25112000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     25112000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        32568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.021586                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.021586                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35721.194879                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35721.194879                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          634                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          634                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           69                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1751000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1751000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002119                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002119                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25376.811594                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25376.811594                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        31315                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        31315                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          859                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          859                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9835000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9835000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        32174                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32174                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026699                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026699                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11449.359721                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11449.359721                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          859                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          859                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8977000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8977000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026699                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026699                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10450.523865                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10450.523865                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1360                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1360                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          631                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          631                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10965000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10965000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1991                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1991                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.316926                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.316926                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17377.179081                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17377.179081                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          631                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          631                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10334000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10334000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.316926                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.316926                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16377.179081                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16377.179081                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970807                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16761385                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1045476                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.032300                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970807                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999088                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999088                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         49943882                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        49943882                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               27430                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              291529                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4564                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              299688                       # number of demand (read+write) hits
system.l2.demand_hits::total                   623211                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              27430                       # number of overall hits
system.l2.overall_hits::.cpu0.data             291529                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4564                       # number of overall hits
system.l2.overall_hits::.cpu1.data             299688                       # number of overall hits
system.l2.overall_hits::total                  623211                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             44112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            750738                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10344                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            693387                       # number of demand (read+write) misses
system.l2.demand_misses::total                1498581                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            44112                       # number of overall misses
system.l2.overall_misses::.cpu0.data           750738                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10344                       # number of overall misses
system.l2.overall_misses::.cpu1.data           693387                       # number of overall misses
system.l2.overall_misses::total               1498581                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4062120499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  64967761495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    983956498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  60441155996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     130454994488                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4062120499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  64967761495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    983956498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  60441155996                       # number of overall miss cycles
system.l2.overall_miss_latency::total    130454994488                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1042267                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14908                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          993075                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2121792                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1042267                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14908                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         993075                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2121792                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.616589                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.720293                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.693856                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.698222                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.706281                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.616589                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.720293                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.693856                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.698222                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.706281                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92086.518385                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86538.528082                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95123.404679                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 87167.997087                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87052.347846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92086.518385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86538.528082                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95123.404679                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 87167.997087                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87052.347846                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              35506                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       819                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      43.352869                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1716296                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              927435                       # number of writebacks
system.l2.writebacks::total                    927435                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            298                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         225105                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            345                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         199166                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              424914                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           298                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        225105                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           345                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        199166                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             424914                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        43814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       525633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       494221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1073667                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        43814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       525633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       494221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2337293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3410960                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3605697005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  47500855996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    868981005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45082079997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  97057614003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3605697005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  47500855996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    868981005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45082079997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 181656175160                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 278713789163                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.612423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.504317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.670714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.497667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.506019                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.612423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.504317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.670714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.497667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.607585                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82295.544917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90368.861917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86906.791179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91218.462989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90398.246386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82295.544917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90368.861917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86906.791179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91218.462989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77720.754377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81711.245269                       # average overall mshr miss latency
system.l2.replacements                        5012590                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       933227                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           933227                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       933227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       933227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1157578                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1157578                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1157578                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1157578                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2337293                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2337293                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 181656175160                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 181656175160                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77720.754377                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77720.754377                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   44                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           150                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           234                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                384                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       952500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       717000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1669500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          260                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              428                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.892857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.897196                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         6350                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3064.102564                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4347.656250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          150                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          233                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           383                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3005500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4669500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7675000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.892857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.896154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.894860                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20036.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20040.772532                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20039.164491                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          216                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              318                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       282500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       413000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          231                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          129                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            360                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.935065                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.790698                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.883333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1307.870370                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1279.411765                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1298.742138                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          214                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          101                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          315                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4356000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2002500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      6358500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.926407                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.782946                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20355.140187                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19826.732673                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20185.714286                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            66850                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            65476                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                132326                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         187885                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         155105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              342990                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  16826582000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  14182985000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31009567000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       254735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220581                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            475316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.737570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.703166                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.721604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89557.878490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91441.185004                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90409.536721                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        32485                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        10219                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            42704                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       155400                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       144886                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         300286                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12989406500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  12113065501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25102472001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.610046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.656838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.631761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83586.914414                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 83604.112896                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83595.212567                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         27430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              31994                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        44112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10344                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            54456                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4062120499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    983956498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5046076997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14908                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          86450                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.616589                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.693856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.629913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92086.518385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95123.404679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92663.379554                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          298                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          345                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           643                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        43814                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9999                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        53813                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3605697005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    868981005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4474678010                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.612423                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.670714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.622475                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82295.544917                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86906.791179                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83152.361140                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       224679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       234212                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            458891                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       562853                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       538282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1101135                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  48141179495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  46258170996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  94399350491                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       787532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       772494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1560026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.714705                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.696811                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.705844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85530.643871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85936.685596                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85729.134476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       192620                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       188947                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       381567                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       370233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       349335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       719568                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34511449496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  32969014496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67480463992                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.470118                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.452217                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.461254                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93215.487263                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94376.499624                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93779.134136                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          170                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           41                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               211                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          752                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           68                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             820                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     34294000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1079500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     35373500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          922                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          109                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1031                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.815618                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.623853                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.795344                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 45603.723404                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        15875                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 43138.414634                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          612                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          631                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          140                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          189                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2926981                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       956998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3883979                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.151844                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.449541                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.183317                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20907.007143                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19530.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20550.153439                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999792                       # Cycle average of tags in use
system.l2.tags.total_refs                     6096060                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5013475                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.215935                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.047417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.227234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.329510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.055506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.014729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    50.325396                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.141366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.036399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.031480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.786334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38728771                       # Number of tag accesses
system.l2.tags.data_accesses                 38728771                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2804160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      33700992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        640000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31639552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    147631360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          216416064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2804160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       640000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3444160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59355840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59355840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          43815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         526578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         494368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2306740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3381501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       927435                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             927435                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         40321476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        484592090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9202665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        454950306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2122815531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3111882068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     40321476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9202665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         49524141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      853487355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            853487355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      853487355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        40321476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       484592090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9202665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       454950306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2122815531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3965369423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    924591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     43815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    520877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    491656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2304554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000109756750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54750                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54750                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6423459                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             874099                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3381501                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     927435                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3381501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   927435                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10599                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2844                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            197705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            218805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            209674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            205975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            235918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            212985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            213044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            199421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            210307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            199408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           244756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           219829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           203698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           197494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           199936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           201947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             56079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56759                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  98584977276                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16854510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            161789389776                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29245.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47995.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2799834                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  836489                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3381501                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               927435                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  623714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  639192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  677763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  440392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  296061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  208188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  130185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   85922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   63375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   49308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  44916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  43718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  29387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  15804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  10690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  52765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  58395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  60160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  60360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  59855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  61678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  69032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  58892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  57488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  55998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  55795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       659172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    417.053734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   292.494264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.074326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        58476      8.87%      8.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       245177     37.19%     46.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       142980     21.69%     67.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27049      4.10%     71.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12888      1.96%     73.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7355      1.12%     74.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7180      1.09%     76.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5835      0.89%     76.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       152232     23.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       659172                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.567379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.038228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.648207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          20854     38.09%     38.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         12169     22.23%     60.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         11473     20.96%     81.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         6636     12.12%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         1332      2.43%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          687      1.25%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          502      0.92%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          364      0.66%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          235      0.43%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          162      0.30%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          138      0.25%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           86      0.16%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           52      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           24      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           12      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           10      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54750                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.887598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.814470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.662946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            39606     72.34%     72.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1433      2.62%     74.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4433      8.10%     83.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3914      7.15%     90.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2591      4.73%     94.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1504      2.75%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              691      1.26%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              304      0.56%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              157      0.29%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               67      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               26      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               15      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54750                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              215737728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  678336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59174144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               216416064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59355840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3102.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       850.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3111.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    853.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   69545010000                       # Total gap between requests
system.mem_ctrls.avgGap                      16139.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2804160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     33336128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       640000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31465984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    147491456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59174144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 40321476.406541958451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 479345650.261562407017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9202664.933593966067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 452454543.059107482433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2120803828.337370634079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 850874718.694124579430                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        43815                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       526578                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       494368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2306740                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       927435                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1786225642                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  25732260901                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    452009903                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  24618150842                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 109200742488                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1737420938377                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40767.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48866.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45200.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49797.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47339.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1873361.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2299722600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1222331550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11976457500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2427169500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5489964480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29719101180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1678696320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54813443130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        788.171486                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3962815688                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2322320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63259936812                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2406786900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1279226190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12091782780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2399221620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5489964480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28856745330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2404890720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54928618020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        789.827605                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5632646011                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2322320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61590106489                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                674                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          338                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    27478286.982249                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   54676244.607280                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          338    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    327236500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            338                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    60257411500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9287661000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10121943                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10121943                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10121943                       # number of overall hits
system.cpu1.icache.overall_hits::total       10121943                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15680                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15680                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15680                       # number of overall misses
system.cpu1.icache.overall_misses::total        15680                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1122153000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1122153000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1122153000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1122153000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10137623                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10137623                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10137623                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10137623                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001547                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001547                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001547                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001547                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71565.880102                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71565.880102                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71565.880102                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71565.880102                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          804                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          201                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14908                       # number of writebacks
system.cpu1.icache.writebacks::total            14908                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          772                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          772                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          772                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          772                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14908                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14908                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14908                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14908                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1057257500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1057257500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1057257500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1057257500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001471                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001471                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001471                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001471                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70918.801986                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70918.801986                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70918.801986                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70918.801986                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14908                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10121943                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10121943                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15680                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15680                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1122153000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1122153000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10137623                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10137623                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001547                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001547                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71565.880102                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71565.880102                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          772                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          772                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14908                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14908                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1057257500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1057257500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001471                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001471                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70918.801986                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70918.801986                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10556185                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14940                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           706.571954                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20290154                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20290154                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13531877                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13531877                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13531877                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13531877                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8444221                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8444221                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8444221                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8444221                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 519865156371                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 519865156371                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 519865156371                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 519865156371                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21976098                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21976098                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21976098                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21976098                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.384246                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.384246                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.384246                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.384246                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 61564.608076                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61564.608076                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 61564.608076                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61564.608076                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3151149                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       136352                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            41511                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1630                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.911180                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.651534                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       992476                       # number of writebacks
system.cpu1.dcache.writebacks::total           992476                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7449361                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7449361                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7449361                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7449361                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       994860                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       994860                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       994860                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       994860                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  65167503445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  65167503445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  65167503445                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  65167503445                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045270                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045270                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045270                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045270                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 65504.195007                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65504.195007                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 65504.195007                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65504.195007                       # average overall mshr miss latency
system.cpu1.dcache.replacements                992476                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11390066                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11390066                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6397660                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6397660                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 396607341000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 396607341000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     17787726                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17787726                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.359667                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.359667                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 61992.563062                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61992.563062                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5623895                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5623895                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       773765                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       773765                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  49942647000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  49942647000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.043500                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.043500                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64544.980711                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64544.980711                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2141811                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2141811                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2046561                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2046561                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 123257815371                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 123257815371                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4188372                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4188372                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.488629                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.488629                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 60226.797721                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60226.797721                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1825466                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1825466                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221095                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221095                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  15224856445                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15224856445                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052788                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052788                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 68861.152197                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68861.152197                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        34987                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        34987                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          418                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          418                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     29165500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     29165500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        35405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        35405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011806                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011806                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 69773.923445                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 69773.923445                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          188                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          188                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          230                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          230                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     14935000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     14935000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006496                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006496                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 64934.782609                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64934.782609                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        34592                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        34592                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          659                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          659                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5876500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5876500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        35251                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35251                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.018695                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.018695                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8917.298938                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8917.298938                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          658                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          658                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5225500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5225500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.018666                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.018666                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7941.489362                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7941.489362                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       126500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       126500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       119500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       119500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          932                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            932                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          644                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          644                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      7246999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      7246999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408629                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408629                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11253.104037                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11253.104037                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          644                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          644                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      6602999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      6602999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408629                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408629                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10253.104037                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10253.104037                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.749124                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14601330                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           994957                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.675338                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.749124                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992160                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992160                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45091588                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45091588                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  69545072500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1650011                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1860662                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1189516                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4085155                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3464268                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1937                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1509                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3446                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           475791                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          475791                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         86468                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1563542                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1031                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1031                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       214636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3134838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2982444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6376642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9156864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133510080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1908224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127075200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271650368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8483534                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59612992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10607153                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.166001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.379520                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8875999     83.68%     83.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1701505     16.04%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  29649      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10607153                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4249284468                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1569307849                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         107406370                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1493932669                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22535153                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
