{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530690664142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530690664142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  4 15:51:03 2018 " "Processing started: Wed Jul  4 15:51:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530690664142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1530690664142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc DE4Gen2x8If128 -c DE4Gen2x8If128 " "Command: quartus_drc DE4Gen2x8If128 -c DE4Gen2x8If128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1530690664143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1530690665322 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal " "Entity alt_cal" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530690667479 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530690667479 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1530690667479 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\] " "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530690667479 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\] " "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530690667479 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\] " "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530690667479 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\] " "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530690667479 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530690667479 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530690667479 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530690667479 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530690667479 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1530690667479 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530690667479 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1530690667479 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1530690667479 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1530690667479 ""}
{ "Info" "ISTA_SDC_FOUND" "../constr/DE4Gen2x8If128.sdc " "Reading SDC File: '../constr/DE4Gen2x8If128.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1530690668109 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4Gen2x8If128.sdc 56 *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] net " "Ignored filter at DE4Gen2x8If128.sdc(56): *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] could not be matched with a net" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1530690668439 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE4Gen2x8If128.sdc 56 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE4Gen2x8If128.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{OSC_50_BANK2\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\] " "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{OSC_50_BANK2\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\]" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530690668439 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" 56 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1530690668439 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|refclkout\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|refclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|refclkout\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|refclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|coreclkout\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|coreclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|coreclkout\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkpulse\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkpulse\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkout\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkout\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogfastrefclkout\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogfastrefclkout\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\|refclkout\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\|refclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\|refclkout\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\|refclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIE_REFCLK~input\|o\} -duty_cycle 50.00 -name \{PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout\} " "create_generated_clock -source \{PCIE_REFCLK~input\|o\} -duty_cycle 50.00 -name \{PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[14\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[14\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[14\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[14\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[7\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[7\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[7\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[7\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[12\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[12\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[12\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[12\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[6\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[6\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[6\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[6\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[10\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[10\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[10\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[10\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[5\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[5\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[5\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[5\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll_cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll_cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll_cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll_cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[8\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[8\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[8\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[8\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[4\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[4\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[4\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[4\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[6\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[6\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[6\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[6\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[3\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[3\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[3\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[3\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[4\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[4\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[4\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[4\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[2\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[2\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[2\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[2\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[0\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[0\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[0\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[0\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[0\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[0\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[0\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[0\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[2\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[2\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[2\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[2\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[1\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[1\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[1\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[1\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1530690668494 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1530690668494 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Design Assistant" 0 -1 1530690668499 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Design Assistant" 0 -1 1530690668499 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1530690668499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4Gen2x8If128.sdc 63 refclk*clkout clock " "Ignored filter at DE4Gen2x8If128.sdc(63): refclk*clkout could not be matched with a clock" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1530690668499 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE4Gen2x8If128.sdc 63 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at DE4Gen2x8If128.sdc(63): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530690668500 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" 63 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1530690668500 ""}
{ "Info" "ISTA_SDC_FOUND" "../ip/PCIeGen2x8If128.sdc " "Reading SDC File: '../ip/PCIeGen2x8If128.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1530690668500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen2x8If128.sdc 3 refclk port or pin or register or keeper or net or combinational node or node " "Ignored filter at PCIeGen2x8If128.sdc(3): refclk could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1530690668502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen2x8If128.sdc 3 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen2x8If128.sdc(3): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\} " "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\}" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530690668502 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1530690668502 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen2x8If128.sdc 4 fixedclk_serdes port or pin or register or keeper or net or combinational node or node " "Ignored filter at PCIeGen2x8If128.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1530690668503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen2x8If128.sdc 4 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen2x8If128.sdc(4): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\} " "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\}" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530690668503 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1530690668503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen2x8If128.sdc 6 *hssi_pcie_hip\|testin\[*\] pin " "Ignored filter at PCIeGen2x8If128.sdc(6): *hssi_pcie_hip\|testin\[*\] could not be matched with a pin" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1530690668575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIeGen2x8If128.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at PCIeGen2x8If128.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530690668575 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1530690668575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen2x8If128.sdc 17 *\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr keeper " "Ignored filter at PCIeGen2x8If128.sdc(17): *\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr could not be matched with a keeper" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1530690668613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen2x8If128.sdc 17 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen2x8If128.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530690668614 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1530690668614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen2x8If128.sdc 18 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen2x8If128.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530690668614 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1530690668614 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen2x8If128.sdc 19 *\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\] keeper " "Ignored filter at PCIeGen2x8If128.sdc(19): *\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\] could not be matched with a keeper" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1530690668627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen2x8If128.sdc 19 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen2x8If128.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530690668627 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1530690668627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen2x8If128.sdc 20 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen2x8If128.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530690668627 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1530690668627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen2x8If128.sdc 22 *\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr keeper " "Ignored filter at PCIeGen2x8If128.sdc(22): *\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr could not be matched with a keeper" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1530690668640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen2x8If128.sdc 22 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen2x8If128.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530690668640 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1530690668640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen2x8If128.sdc 23 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen2x8If128.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530690668641 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1530690668641 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen2x8If128.sdc 24 *\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] keeper " "Ignored filter at PCIeGen2x8If128.sdc(24): *\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] could not be matched with a keeper" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1530690668653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen2x8If128.sdc 24 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen2x8If128.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530690668654 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1530690668654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen2x8If128.sdc 25 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen2x8If128.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1530690668654 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1530690668654 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1530690668759 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1530690668759 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[12\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[12\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1530690668759 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1530690668759 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[12]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: datae  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0\|dpclk  to: PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|wire_cent_unit0_dprioout " "From: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0\|dpclk  to: PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1\|dpclk  to: PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|wire_cent_unit1_dprioout " "From: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1\|dpclk  to: PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|wire_cent_unit1_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530690668824 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1530690668824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1530690669135 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme 2 " "(Critical) Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme. Found 2 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirSet " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirSet\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 159 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 6128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690681960 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirSet " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirSet\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 159 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 4069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690681960 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1530690681960 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 2 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 2 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirClr " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirClr\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 160 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 6129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690681960 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirClr " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirClr\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 160 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 4070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690681960 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1530690681960 ""}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 6 " "(High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 6 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 6138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690681961 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 4080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690681961 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[199\] " "Node  \"sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[199\]\"" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 135532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690681961 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[2\] " "Node  \"sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[2\]\"" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 135345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690681961 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[199\] " "Node  \"sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[199\]\"" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 136425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690681961 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[2\] " "Node  \"sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[2\]\"" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 136228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690681961 ""}  } {  } 1 308018 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1530690681961 ""}
{ "Critical Warning" "WDRC_IMPROPER_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains 2 2 " "(High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 2 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|sd_state\[0\] " "Node  \"PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|sd_state\[0\]\"" {  } { { "altpcie_rs_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 358 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 11419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690681962 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|rxdigitalreset_r " "Node  \"PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|rxdigitalreset_r\"" {  } { { "altpcie_rs_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 11496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690681962 ""}  } {  } 1 308067 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1530690681962 ""}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 2 " "(Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 2 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirSet " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirSet\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 159 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 6128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690681963 ""} { "Warning" "WDRC_NODES_WARNING" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirSet " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|wDirSet\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/async_fifo.v" 159 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 4069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690681963 ""}  } {  } 0 308017 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1530690681963 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out " "Node  \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out\"" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 11312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682062 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1530690682062 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " PCIE_RESET_N " "Node  \"PCIE_RESET_N\"" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682063 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1530690682063 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 230 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 230 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|state.CH_ADV " "Node  \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|state.CH_ADV\"" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " ~QUARTUS_CREATED_GND~I " "Node  \"~QUARTUS_CREATED_GND~I\"" {  } { { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 125406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/ALTPLL50I50O125O250O_altpll.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 175144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|state.TEST_INPUT " "Node  \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|state.TEST_INPUT\"" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector154~0 " "Node  \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector154~0\"" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 88241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|rx_done " "Node  \"ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|rx_done\"" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|arst_r\[2\] " "Node  \"PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|arst_r\[2\]\"" {  } { { "altpcie_rs_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 11381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out~clkctrl " "Node  \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out~clkctrl\"" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 175150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|pipeline:output_reg_inst\|reg_pipeline:pipeline_inst\|_rValid~1 " "Node  \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|pipeline:output_reg_inst\|reg_pipeline:pipeline_inst\|_rValid~1\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 237 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 84207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|shiftreg:rst_shiftreg\|rDataShift\[6\]\[0\] " "Node  \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|shiftreg:rst_shiftreg\|rDataShift\[6\]\[0\]\"" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 9126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\] " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\]\"" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/shiftreg.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 76764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|rRST " "Node  \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|rRST\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 156 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 9980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_DW0_register\|rData~1 " "Node  \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_DW0_register\|rData~1\"" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/register.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 91172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\|rData\[1\]\[45\] " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\|rData\[1\]\[45\]\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 8026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\|rData\[1\]\[46\] " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\|rData\[1\]\[46\]\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 8027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\|rData\[1\]\[47\] " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\|rData\[1\]\[47\]\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 8028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:tx_output_inst\|reg_pipeline:pipeline_inst\|WR_DATA_READY " "Node  \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:tx_output_inst\|reg_pipeline:pipeline_inst\|WR_DATA_READY\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 77077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\|_rValid~0 " "Node  \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\|_rValid~0\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 237 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 86022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_arbiter:tx_arbiter_inst\|TXR_TLP_READY " "Node  \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_arbiter:tx_arbiter_inst\|TXR_TLP_READY\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_engine_classic.v" 670 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 9267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\|_rValid~1 " "Node  \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\|_rValid~1\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 237 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 88616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\|reg_pipeline:pipeline_inst\|_rValid~0 " "Node  \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\|reg_pipeline:pipeline_inst\|_rValid~0\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 237 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 93120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\|reg_pipeline:pipeline_inst\|_rValid~0 " "Node  \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\|reg_pipeline:pipeline_inst\|_rValid~0\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 237 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 93615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\|reg_pipeline:pipeline_inst\|_rValid~0 " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\|reg_pipeline:pipeline_inst\|_rValid~0\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 237 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 94000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\|reg_pipeline:pipeline_inst\|WR_DATA_READY " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\|reg_pipeline:pipeline_inst\|WR_DATA_READY\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 7925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|pipeline:txc_data_hold\|reg_pipeline:pipeline_inst\|WR_DATA_READY " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|pipeline:txc_data_hold\|reg_pipeline:pipeline_inst\|WR_DATA_READY\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 76803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\|reg_pipeline:pipeline_inst\|WR_DATA_READY " "Node  \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\|reg_pipeline:pipeline_inst\|WR_DATA_READY\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 9867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:input_register\|reg_pipeline:pipeline_inst\|WR_DATA_READY " "Node  \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:input_register\|reg_pipeline:pipeline_inst\|WR_DATA_READY\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 79321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].fifo_pipeline_inst_\|reg_pipeline:pipeline_inst\|WR_DATA_READY " "Node  \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].fifo_pipeline_inst_\|reg_pipeline:pipeline_inst\|WR_DATA_READY\"" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/pipeline.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 79283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_writer:writer\|rDoneLen~2 " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_writer:writer\|rDoneLen~2\"" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/tx_port_writer.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 84141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rRst " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rRst\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 7141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682068 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1530690682068 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1530690682068 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out~clkctrl " "Node  \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out~clkctrl\"" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 175150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 175166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~clkctrl " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~clkctrl\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 175170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1001 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 135312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 135320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rRst " "Node  \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rRst\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_port_128.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 7141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena\"" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 617 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 126929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_qgi:auto_generated\|counter_reg_bit\[3\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_qgi:auto_generated\|counter_reg_bit\[3\]\"" {  } { { "db/cntr_qgi.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_qgi.tdf" 34 17 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 126880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~0 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 145979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal1~0 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal1~0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 145980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 835 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 125479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[0\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[0\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 135226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[1\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[1\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 135275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[4\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[4\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 135278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[10\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[10\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 135284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[9\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[9\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 135283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[7\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[7\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 135281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[5\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[5\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 135279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[12\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[12\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 135286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[11\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[11\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 135285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[8\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[8\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 135282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[9\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[9\]\"" {  } { { "db/cntr_l6j.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf" 33 17 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 126811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[2\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[2\]\"" {  } { { "db/cntr_l6j.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf" 33 17 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 126818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[4\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[4\]\"" {  } { { "db/cntr_l6j.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf" 33 17 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 126816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[3\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[3\]\"" {  } { { "db/cntr_l6j.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf" 33 17 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 126817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[1\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[1\]\"" {  } { { "db/cntr_l6j.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf" 33 17 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 126819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[7\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[7\]\"" {  } { { "db/cntr_l6j.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf" 33 17 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 126813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[12\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[12\]\"" {  } { { "db/cntr_l6j.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf" 33 17 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 126808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[5\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[5\]\"" {  } { { "db/cntr_l6j.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf" 33 17 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 126815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[11\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\|cntr_l6j:auto_generated\|counter_reg_bit\[11\]\"" {  } { { "db/cntr_l6j.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_l6j.tdf" 33 17 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 126809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1530690682071 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1530690682071 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1530690682071 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "280 16 " "Design Assistant information: finished post-fitting analysis of current design -- generated 280 information messages and 16 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1530690682072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 48 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1538 " "Peak virtual memory: 1538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530690682575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  4 15:51:22 2018 " "Processing ended: Wed Jul  4 15:51:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530690682575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530690682575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530690682575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1530690682575 ""}
