$comment
	File created using the following command:
		vcd file jk_ff.msim.vcd -direction
$end
$date
	Thu Feb 21 19:06:01 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module jk_ff_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " jk [1] $end
$var wire 1 # jk [0] $end
$var wire 1 $ q $end
$var wire 1 % qbar $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_clk $end
$var wire 1 0 ww_jk [1] $end
$var wire 1 1 ww_jk [0] $end
$var wire 1 2 ww_q $end
$var wire 1 3 ww_qbar $end
$var wire 1 4 \q~output_o\ $end
$var wire 1 5 \qbar~output_o\ $end
$var wire 1 6 \clk~input_o\ $end
$var wire 1 7 \jk[1]~input_o\ $end
$var wire 1 8 \jk[0]~input_o\ $end
$var wire 1 9 \Mux0~0_combout\ $end
$var wire 1 : \qtemp~q\ $end
$var wire 1 ; \ALT_INV_qtemp~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0$
1%
0&
1'
x(
1)
1*
1+
1,
1-
1.
1/
02
13
04
15
16
17
18
19
0:
1;
1"
1#
10
11
$end
#62500
0!
0"
0/
00
07
06
09
#125000
1!
1"
1/
10
17
16
19
#187500
0!
0"
0/
00
07
06
09
#250000
1!
0#
1/
01
08
16
#312500
0!
0/
06
#375000
1!
1#
1/
11
18
16
#437500
0!
0#
0/
01
08
06
#500000
1!
1#
1/
11
18
16
#562500
0!
0/
06
#625000
1!
1"
1/
10
17
16
19
#687500
0!
0"
0#
0/
01
00
07
08
06
09
#750000
1!
1/
16
#812500
0!
1"
1#
0/
11
10
17
18
06
19
#875000
1!
0"
1/
00
07
16
1:
09
0;
14
05
12
03
1$
0%
#937500
0!
0#
0/
01
08
06
19
#1000000
