# ERROR: No extended dataflow license exists
# do example_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying /usr/commercial_amd64/altera/16.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/users/zicew/ece327/new/lab4/lab4.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:52:13 on Nov 14,2019
# vcom -reportprogress 300 -93 -work work /users/zicew/ece327/new/lab4/lab4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity lab4
# -- Compiling architecture struc of lab4
# End time: 20:52:14 on Nov 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/users/zicew/ece327/new/lab4/fsm.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:52:14 on Nov 14,2019
# vcom -reportprogress 300 -93 -work work /users/zicew/ece327/new/lab4/fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fsm
# -- Compiling architecture struct of fsm
# End time: 20:52:14 on Nov 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/users/zicew/ece327/new/lab4/real_adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:52:14 on Nov 14,2019
# vcom -reportprogress 300 -93 -work work /users/zicew/ece327/new/lab4/real_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity real_adder
# -- Compiling architecture struc of real_adder
# End time: 20:52:14 on Nov 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/users/zicew/ece327/new/lab4/regB.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:52:14 on Nov 14,2019
# vcom -reportprogress 300 -93 -work work /users/zicew/ece327/new/lab4/regB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity regB
# -- Compiling architecture mixed of regB
# End time: 20:52:14 on Nov 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/users/zicew/ece327/new/lab4/regC.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:52:14 on Nov 14,2019
# vcom -reportprogress 300 -93 -work work /users/zicew/ece327/new/lab4/regC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity regC
# -- Compiling architecture struc of regC
# End time: 20:52:14 on Nov 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/users/zicew/ece327/new/lab4/two_one_mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:52:14 on Nov 14,2019
# vcom -reportprogress 300 -93 -work work /users/zicew/ece327/new/lab4/two_one_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity two_one_mux
# -- Compiling architecture struc of two_one_mux
# End time: 20:52:14 on Nov 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/users/zicew/ece327/new/lab4/regD.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:52:14 on Nov 14,2019
# vcom -reportprogress 300 -93 -work work /users/zicew/ece327/new/lab4/regD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity regD
# -- Compiling architecture mixed of regD
# End time: 20:52:14 on Nov 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/users/zicew/ece327/new/lab4/mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:52:14 on Nov 14,2019
# vcom -reportprogress 300 -93 -work work /users/zicew/ece327/new/lab4/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux
# -- Compiling architecture struct of mux
# End time: 20:52:14 on Nov 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/users/zicew/ece327/new/lab4/regA.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:52:14 on Nov 14,2019
# vcom -reportprogress 300 -93 -work work /users/zicew/ece327/new/lab4/regA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity regA
# -- Compiling architecture mixed of regA
# End time: 20:52:15 on Nov 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/users/zicew/ece327/new/lab4/Adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:52:15 on Nov 14,2019
# vcom -reportprogress 300 -93 -work work /users/zicew/ece327/new/lab4/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Adder
# -- Compiling architecture struc of Adder
# End time: 20:52:15 on Nov 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:52:15 on Nov 14,2019
# vcom -reportprogress 300 -93 -work work /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lab4_vhd_tst
# -- Compiling architecture lab4_arch of lab4_vhd_tst
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(89): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(90): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(93): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(94): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(95): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(96): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(97): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(98): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(100): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(101): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(102): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(103): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(104): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(105): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(107): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(108): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(109): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(110): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(111): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(112): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(115): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(116): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(117): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(118): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(124): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(125): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(127): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(128): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(130): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/ece327/new/lab4/simulation/modelsim/lab4.vht(131): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 20:52:15 on Nov 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 31
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  lab4_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" lab4_vhd_tst 
# Start time: 20:52:15 on Nov 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lab4_vhd_tst(lab4_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lab4(struc)
# Loading work.rega(mixed)
# Loading work.mux(struct)
# Loading work.two_one_mux(struc)
# Loading work.regc(struc)
# Loading work.real_adder(struc)
# Loading work.adder(struc)
# Loading work.regb(mixed)
# Loading work.fsm(struct)
# Loading work.regd(mixed)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab4_vhd_tst/i1/map_adder/Ai
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab4_vhd_tst/i1/map_adder/Ai
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab4_vhd_tst/i1/map_adder/Ai
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /lab4_vhd_tst/i1/map_adder/Ai
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /lab4_vhd_tst/i1/map_adder/Ai
add wave -position insertpoint  \
sim:/lab4_vhd_tst/i1/map_regC/sig_out_B
restart -f
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab4_vhd_tst/i1/map_adder/Ai
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab4_vhd_tst/i1/map_adder/Ai
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab4_vhd_tst/i1/map_adder/Ai
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /lab4_vhd_tst/i1/map_adder/Ai
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /lab4_vhd_tst/i1/map_adder/Ai
# End time: 20:52:54 on Nov 14,2019, Elapsed time: 0:00:39
# Errors: 0, Warnings: 10
