module encoder4X2 (
    input  wire [3:0]in,
    output reg [1:0]out
);
    // Data-flow implementation:
    assign out[1] = in[2] | in[3];
    assign out[0] = in[1] | in[3];
endmodule