-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\inc_enc_v26\Incremental_Encoder_v26_src_Check_d_Axis_Hit.vhd
-- Created: 2023-09-05 15:42:51
-- 
-- Generated by MATLAB 9.13 and HDL Coder 4.0
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Incremental_Encoder_v26_src_Check_d_Axis_Hit
-- Source Path: inc_enc_v26/IncEnc_V26/Check d-Axis-Hit
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Incremental_Encoder_v26_src_Check_d_Axis_Hit IS
  PORT( Count_in                          :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16
        IncPerTurn_elek_AXI4              :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16
        d_axis_hit                        :   OUT   std_logic
        );
END Incremental_Encoder_v26_src_Check_d_Axis_Hit;


ARCHITECTURE rtl OF Incremental_Encoder_v26_src_Check_d_Axis_Hit IS

  -- Signals
  SIGNAL Count_in_unsigned                : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Constant_out1                    : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Equal_relop1                     : std_logic;
  SIGNAL IncPerTurn_elek_AXI4_unsigned    : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Equal1_relop1                    : std_logic;
  SIGNAL OR_out1                          : std_logic;

BEGIN
  Count_in_unsigned <= unsigned(Count_in);

  Constant_out1 <= to_unsigned(16#0000#, 16);

  
  Equal_relop1 <= '1' WHEN Count_in_unsigned = Constant_out1 ELSE
      '0';

  IncPerTurn_elek_AXI4_unsigned <= unsigned(IncPerTurn_elek_AXI4);

  
  Equal1_relop1 <= '1' WHEN Count_in_unsigned = IncPerTurn_elek_AXI4_unsigned ELSE
      '0';

  OR_out1 <= Equal_relop1 OR Equal1_relop1;

  d_axis_hit <= OR_out1;

END rtl;

