# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../3_bit_Program_Counter.srcs/sources_1/imports/new/Counter.vhd" \
"../../../../3_bit_Program_Counter.srcs/sources_1/imports/new/D_FF.vhd" \
"../../../../3_bit_Program_Counter.srcs/sources_1/imports/new/Slow_Clock.vhd" \
"../../../../3_bit_Program_Counter.srcs/sim_1/imports/new/Counter_Sim.vhd" \

# Do not sort compile order
nosort
