

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_7_1_x0'
================================================================
* Date:           Sun Sep 18 13:57:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |       49|    18001|  0.163 us|  59.997 us|   49|  18001|     none|
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_7_1_x0_loop_1_D_drain_IO_L1_out_wrapper_7_1_x0_loop_2   |       48|    18000|   2 ~ 750|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_wrapper_7_1_x0_loop_3_D_drain_IO_L1_out_wrapper_7_1_x0_loop_4  |      641|      641|         7|          5|          1|   128|       yes|
        | + D_drain_IO_L1_out_wrapper_7_1_x0_loop_6                                          |      105|      105|        35|          -|          -|     3|        no|
        |  ++ D_drain_IO_L1_out_wrapper_7_1_x0_loop_7                                        |       32|       32|         3|          2|          2|    16|       yes|
        |  ++ D_drain_IO_L1_out_wrapper_7_1_x0_loop_9                                        |       32|       32|         3|          2|          2|    16|       yes|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 3
  Pipeline-0 : II = 5, D = 7, States = { 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 2, D = 3, States = { 12 13 14 }
  Pipeline-2 : II = 2, D = 3, States = { 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 10 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 
11 --> 12 16 2 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 11 
16 --> 15 17 
17 --> 18 
18 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x0203, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_7_1_x0202, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_1_7_x0170, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x0203, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_7_1_x0202, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_1_7_x0170, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.20ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:10903]   --->   Operation 25 'alloca' 'local_D_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (0.69ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:10912]   --->   Operation 26 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln10903 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:10903]   --->   Operation 27 'specmemcore' 'specmemcore_ln10903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3"   --->   Operation 28 'getelementptr' 'data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_split_V_addr_15 = getelementptr i32 %data_split_V, i64 0, i64 2"   --->   Operation 29 'getelementptr' 'data_split_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_split_V_addr_16 = getelementptr i32 %data_split_V, i64 0, i64 1"   --->   Operation 30 'getelementptr' 'data_split_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_split_V_addr_17 = getelementptr i32 %data_split_V, i64 0, i64 0"   --->   Operation 31 'getelementptr' 'data_split_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln10906 = br void" [./dut.cpp:10906]   --->   Operation 32 'br' 'br_ln10906' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i5 0, void, i5 %add_ln890_34, void %.loopexit421"   --->   Operation 33 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691_729, void %.loopexit421"   --->   Operation 34 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln890_34 = add i5 %indvar_flatten8, i5 1"   --->   Operation 35 'add' 'add_ln890_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten8, i5 24"   --->   Operation 36 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split24, void"   --->   Operation 37 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_7_1_x0_loop_1_D_drain_IO_L1_out_wrapper_7_1_x0_loop_2_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.49ns)   --->   "%icmp_ln89059 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 40 'icmp' 'icmp_ln89059' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln10906 = select i1 %icmp_ln89059, i3 0, i3 %c1_V" [./dut.cpp:10906]   --->   Operation 41 'select' 'select_ln10906' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1058"   --->   Operation 42 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_617)   --->   "%ret_104 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln10906, i3 0"   --->   Operation 43 'bitconcatenate' 'ret_104' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_617)   --->   "%ret = or i6 %ret_104, i6 6"   --->   Operation 44 'or' 'ret' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_617 = icmp_ult  i6 %ret, i6 42"   --->   Operation 45 'icmp' 'icmp_ln890_617' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln10908 = br i1 %icmp_ln890_617, void %.loopexit421, void %.preheader6.preheader.preheader" [./dut.cpp:10908]   --->   Operation 46 'br' 'br_ln10908' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln10914 = br void %.preheader6.preheader" [./dut.cpp:10914]   --->   Operation 47 'br' 'br_ln10914' <Predicate = (!icmp_ln890 & icmp_ln890_617)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln10973 = ret" [./dut.cpp:10973]   --->   Operation 48 'ret' 'ret_ln10973' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 %add_ln890, void %.preheader6, i8 0, void %.preheader6.preheader.preheader"   --->   Operation 49 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %select_ln890_2, void %.preheader6, i4 0, void %.preheader6.preheader.preheader"   --->   Operation 50 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_728, void %.preheader6, i5 0, void %.preheader6.preheader.preheader"   --->   Operation 51 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %indvar_flatten, i8 1"   --->   Operation 52 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.58ns)   --->   "%icmp_ln890_618 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 53 'icmp' 'icmp_ln890_618' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_618, void %.preheader6, void %.preheader5.preheader"   --->   Operation 54 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 55 'add' 'add_ln691' <Predicate = (!icmp_ln890_618)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.63ns)   --->   "%icmp_ln890_619 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 56 'icmp' 'icmp_ln890_619' <Predicate = (!icmp_ln890_618)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_619, i5 0, i5 %c8_V"   --->   Operation 57 'select' 'select_ln890' <Predicate = (!icmp_ln890_618)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.35ns)   --->   "%select_ln890_2 = select i1 %icmp_ln890_619, i4 %add_ln691, i4 %c7_V"   --->   Operation 58 'select' 'select_ln890_2' <Predicate = (!icmp_ln890_618)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_2, i32 2"   --->   Operation 59 'bitselect' 'tmp_242' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_2"   --->   Operation 60 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_242" [./dut.cpp:10924]   --->   Operation 61 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln10924 = zext i6 %tmp_s" [./dut.cpp:10924]   --->   Operation 62 'zext' 'zext_ln10924' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln10924" [./dut.cpp:10924]   --->   Operation 63 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:10924]   --->   Operation 64 'load' 'out_data_V' <Predicate = (!icmp_ln890_618)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 65 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:10924]   --->   Operation 65 'load' 'out_data_V' <Predicate = (!icmp_ln890_618)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %out_data_V"   --->   Operation 66 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.69ns)   --->   "%store_ln10926 = store i32 %trunc_ln674, i2 %data_split_V_addr_17" [./dut.cpp:10926]   --->   Operation 67 'store' 'store_ln10926' <Predicate = (!icmp_ln890_618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 68 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.69ns)   --->   "%store_ln10926 = store i32 %p_Result_1, i2 %data_split_V_addr_16" [./dut.cpp:10926]   --->   Operation 69 'store' 'store_ln10926' <Predicate = (!icmp_ln890_618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 70 'partselect' 'p_Result_2' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 71 'partselect' 'p_Result_3' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 72 [1/1] (0.69ns)   --->   "%store_ln10926 = store i32 %p_Result_2, i2 %data_split_V_addr_15" [./dut.cpp:10926]   --->   Operation 72 'store' 'store_ln10926' <Predicate = (!icmp_ln890_618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 73 [1/1] (0.69ns)   --->   "%store_ln10926 = store i32 %p_Result_3, i2 %data_split_V_addr" [./dut.cpp:10926]   --->   Operation 73 'store' 'store_ln10926' <Predicate = (!icmp_ln890_618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i2 %trunc_ln890"   --->   Operation 74 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.21ns)   --->   "%tmp_244 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_1_7_x0170" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'read' 'tmp_244' <Predicate = (!icmp_ln890_618)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%data_split_V_addr_18 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 76 'getelementptr' 'data_split_V_addr_18' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.69ns)   --->   "%store_ln10934 = store i32 %tmp_244, i2 %data_split_V_addr_18" [./dut.cpp:10934]   --->   Operation 77 'store' 'store_ln10934' <Predicate = (!icmp_ln890_618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 78 [2/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_17"   --->   Operation 78 'load' 'v2_V' <Predicate = (!icmp_ln890_618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 79 [2/2] (0.69ns)   --->   "%v2_V_1623 = load i2 %data_split_V_addr_16"   --->   Operation 79 'load' 'v2_V_1623' <Predicate = (!icmp_ln890_618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln691_728 = add i5 %select_ln890, i5 1"   --->   Operation 80 'add' 'add_ln691_728' <Predicate = (!icmp_ln890_618)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 81 [1/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_17"   --->   Operation 81 'load' 'v2_V' <Predicate = (!icmp_ln890_618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 82 [1/2] (0.69ns)   --->   "%v2_V_1623 = load i2 %data_split_V_addr_16"   --->   Operation 82 'load' 'v2_V_1623' <Predicate = (!icmp_ln890_618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 83 [2/2] (0.69ns)   --->   "%v2_V_1624 = load i2 %data_split_V_addr_15"   --->   Operation 83 'load' 'v2_V_1624' <Predicate = (!icmp_ln890_618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 84 [2/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 84 'load' 'v1_V' <Predicate = (!icmp_ln890_618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_7_1_x0_loop_3_D_drain_IO_L1_out_wrapper_7_1_x0_loop_4_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln10916 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:10916]   --->   Operation 87 'specpipeline' 'specpipeline_ln10916' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln10916 = specloopname void @_ssdm_op_SpecLoopName, void @empty_550" [./dut.cpp:10916]   --->   Operation 88 'specloopname' 'specloopname_ln10916' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>
ST_9 : Operation 89 [1/2] (0.69ns)   --->   "%v2_V_1624 = load i2 %data_split_V_addr_15"   --->   Operation 89 'load' 'v2_V_1624' <Predicate = (!icmp_ln890_618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 90 [1/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 90 'load' 'v1_V' <Predicate = (!icmp_ln890_618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1624, i32 %v2_V_1623, i32 %v2_V"   --->   Operation 91 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (1.20ns)   --->   "%store_ln10936 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:10936]   --->   Operation 92 'store' 'store_ln10936' <Predicate = (!icmp_ln890_618)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6.preheader"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln890_618)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.38>
ST_10 : Operation 94 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 94 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 11 <SV = 4> <Delay = 0.62>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_732, void %.loopexit, i3 1, void %.preheader5.preheader"   --->   Operation 95 'phi' 'c4_V' <Predicate = (icmp_ln890_617)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.49ns)   --->   "%icmp_ln890_620 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 96 'icmp' 'icmp_ln890_620' <Predicate = (icmp_ln890_617)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln890_617)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln10940 = br i1 %icmp_ln890_620, void %.split20, void %.loopexit421.loopexit" [./dut.cpp:10940]   --->   Operation 98 'br' 'br_ln10940' <Predicate = (icmp_ln890_617)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_499"   --->   Operation 99 'specloopname' 'specloopname_ln1616' <Predicate = (icmp_ln890_617 & !icmp_ln890_620)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 1"   --->   Operation 100 'icmp' 'icmp_ln870' <Predicate = (icmp_ln890_617 & !icmp_ln890_620)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln10942 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader3.preheader" [./dut.cpp:10942]   --->   Operation 101 'br' 'br_ln10942' <Predicate = (icmp_ln890_617 & !icmp_ln890_620)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 102 'br' 'br_ln890' <Predicate = (icmp_ln890_617 & !icmp_ln890_620 & !icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 103 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 103 'br' 'br_ln890' <Predicate = (icmp_ln890_617 & !icmp_ln890_620 & icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit421"   --->   Operation 104 'br' 'br_ln0' <Predicate = (icmp_ln890_617 & icmp_ln890_620)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.57ns)   --->   "%add_ln691_729 = add i3 %select_ln10906, i3 1"   --->   Operation 105 'add' 'add_ln691_729' <Predicate = (icmp_ln890_620) | (!icmp_ln890_617)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 106 'br' 'br_ln0' <Predicate = (icmp_ln890_620) | (!icmp_ln890_617)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.70>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%c5_V_4 = phi i5 %add_ln691_731, void %.split14, i5 0, void %.preheader.preheader"   --->   Operation 107 'phi' 'c5_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln691_731 = add i5 %c5_V_4, i5 1"   --->   Operation 108 'add' 'add_ln691_731' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.63ns)   --->   "%icmp_ln890_622 = icmp_eq  i5 %c5_V_4, i5 16"   --->   Operation 109 'icmp' 'icmp_ln890_622' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln10957 = br i1 %icmp_ln890_622, void %.split14, void %.loopexit.loopexit" [./dut.cpp:10957]   --->   Operation 111 'br' 'br_ln10957' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 2.43>
ST_13 : Operation 112 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 112 'read' 'fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_read' <Predicate = (!icmp_ln890_622)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 113 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_7_1_x0202, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'write' 'write_ln174' <Predicate = (!icmp_ln890_622)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 14 <SV = 7> <Delay = 2.43>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln10957 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:10957]   --->   Operation 114 'specpipeline' 'specpipeline_ln10957' <Predicate = (!icmp_ln890_622)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln10957 = specloopname void @_ssdm_op_SpecLoopName, void @empty_824" [./dut.cpp:10957]   --->   Operation 115 'specloopname' 'specloopname_ln10957' <Predicate = (!icmp_ln890_622)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'read' 'fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_read_1' <Predicate = (!icmp_ln890_622)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 117 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_7_1_x0202, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'write' 'write_ln174' <Predicate = (!icmp_ln890_622)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln890_622)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 0.57>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 119 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 120 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.57ns)   --->   "%add_ln691_732 = add i3 %c4_V, i3 1"   --->   Operation 121 'add' 'add_ln691_732' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 122 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.20>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_730, void %.split18, i5 0, void %.preheader3.preheader"   --->   Operation 123 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.70ns)   --->   "%add_ln691_730 = add i5 %c5_V, i5 1"   --->   Operation 124 'add' 'add_ln691_730' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.63ns)   --->   "%icmp_ln890_621 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 125 'icmp' 'icmp_ln890_621' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln10943 = br i1 %icmp_ln890_621, void %.split18, void %.loopexit.loopexit64" [./dut.cpp:10943]   --->   Operation 127 'br' 'br_ln10943' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:10950]   --->   Operation 128 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_621)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln10950 = zext i6 %tmp" [./dut.cpp:10950]   --->   Operation 129 'zext' 'zext_ln10950' <Predicate = (!icmp_ln890_621)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%local_D_V_addr_4 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln10950" [./dut.cpp:10950]   --->   Operation 130 'getelementptr' 'local_D_V_addr_4' <Predicate = (!icmp_ln890_621)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln10950 = or i6 %tmp, i6 1" [./dut.cpp:10950]   --->   Operation 131 'or' 'or_ln10950' <Predicate = (!icmp_ln890_621)> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln10950" [./dut.cpp:10950]   --->   Operation 132 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln890_621)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%local_D_V_addr_5 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_52" [./dut.cpp:10950]   --->   Operation 133 'getelementptr' 'local_D_V_addr_5' <Predicate = (!icmp_ln890_621)> <Delay = 0.00>
ST_16 : Operation 134 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_4" [./dut.cpp:10950]   --->   Operation 134 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_621)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_16 : Operation 135 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_5" [./dut.cpp:10950]   --->   Operation 135 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_621)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 17 <SV = 6> <Delay = 2.41>
ST_17 : Operation 136 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_4" [./dut.cpp:10950]   --->   Operation 136 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_621)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_17 : Operation 137 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_7_1_x0202, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'write' 'write_ln174' <Predicate = (!icmp_ln890_621)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_17 : Operation 138 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_5" [./dut.cpp:10950]   --->   Operation 138 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_621)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 18 <SV = 7> <Delay = 1.21>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln10943 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:10943]   --->   Operation 139 'specpipeline' 'specpipeline_ln10943' <Predicate = (!icmp_ln890_621)> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln10943 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1704" [./dut.cpp:10943]   --->   Operation 140 'specloopname' 'specloopname_ln10943' <Predicate = (!icmp_ln890_621)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_7_1_x0202, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'write' 'write_ln174' <Predicate = (!icmp_ln890_621)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 142 'br' 'br_ln0' <Predicate = (!icmp_ln890_621)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_7_2_x0203]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_7_1_x0202]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_1_7_x0170]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                                 (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 0000000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 0000000000000000000]
specinterface_ln0                               (specinterface    ) [ 0000000000000000000]
specinterface_ln0                               (specinterface    ) [ 0000000000000000000]
specinterface_ln0                               (specinterface    ) [ 0000000000000000000]
local_D_V                                       (alloca           ) [ 0011111111111111111]
data_split_V                                    (alloca           ) [ 0011111111111111111]
specmemcore_ln10903                             (specmemcore      ) [ 0000000000000000000]
data_split_V_addr                               (getelementptr    ) [ 0011111111111111111]
data_split_V_addr_15                            (getelementptr    ) [ 0011111111111111111]
data_split_V_addr_16                            (getelementptr    ) [ 0011111111111111111]
data_split_V_addr_17                            (getelementptr    ) [ 0011111111111111111]
br_ln10906                                      (br               ) [ 0111111111111111111]
indvar_flatten8                                 (phi              ) [ 0010000000000000000]
c1_V                                            (phi              ) [ 0010000000000000000]
add_ln890_34                                    (add              ) [ 0111111111111111111]
icmp_ln890                                      (icmp             ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0000000000000000000]
specloopname_ln0                                (specloopname     ) [ 0000000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
icmp_ln89059                                    (icmp             ) [ 0000000000000000000]
select_ln10906                                  (select           ) [ 0001111111111111111]
specloopname_ln1461                             (specloopname     ) [ 0000000000000000000]
ret_104                                         (bitconcatenate   ) [ 0000000000000000000]
ret                                             (or               ) [ 0000000000000000000]
icmp_ln890_617                                  (icmp             ) [ 0011111111111111111]
br_ln10908                                      (br               ) [ 0000000000000000000]
br_ln10914                                      (br               ) [ 0011111111111111111]
ret_ln10973                                     (ret              ) [ 0000000000000000000]
indvar_flatten                                  (phi              ) [ 0001000000000000000]
c7_V                                            (phi              ) [ 0001000000000000000]
c8_V                                            (phi              ) [ 0001000000000000000]
add_ln890                                       (add              ) [ 0011111111111111111]
icmp_ln890_618                                  (icmp             ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0000000000000000000]
add_ln691                                       (add              ) [ 0000000000000000000]
icmp_ln890_619                                  (icmp             ) [ 0000000000000000000]
select_ln890                                    (select           ) [ 0000111100000000000]
select_ln890_2                                  (select           ) [ 0011111111111111111]
tmp_242                                         (bitselect        ) [ 0000000000000000000]
trunc_ln890                                     (trunc            ) [ 0000111000000000000]
tmp_s                                           (bitconcatenate   ) [ 0000000000000000000]
zext_ln10924                                    (zext             ) [ 0000000000000000000]
local_D_V_addr                                  (getelementptr    ) [ 0001111111000000000]
out_data_V                                      (load             ) [ 0000000000000000000]
trunc_ln674                                     (trunc            ) [ 0000000000000000000]
store_ln10926                                   (store            ) [ 0000000000000000000]
p_Result_1                                      (partselect       ) [ 0000000000000000000]
store_ln10926                                   (store            ) [ 0000000000000000000]
p_Result_2                                      (partselect       ) [ 0000010000000000000]
p_Result_3                                      (partselect       ) [ 0000010000000000000]
store_ln10926                                   (store            ) [ 0000000000000000000]
store_ln10926                                   (store            ) [ 0000000000000000000]
zext_ln890                                      (zext             ) [ 0000000000000000000]
tmp_244                                         (read             ) [ 0000000000000000000]
data_split_V_addr_18                            (getelementptr    ) [ 0000000000000000000]
store_ln10934                                   (store            ) [ 0000000000000000000]
add_ln691_728                                   (add              ) [ 0011100011111111111]
v2_V                                            (load             ) [ 0000100001000000000]
v2_V_1623                                       (load             ) [ 0000100001000000000]
specloopname_ln0                                (specloopname     ) [ 0000000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
specpipeline_ln10916                            (specpipeline     ) [ 0000000000000000000]
specloopname_ln10916                            (specloopname     ) [ 0000000000000000000]
v2_V_1624                                       (load             ) [ 0000000000000000000]
v1_V                                            (load             ) [ 0000000000000000000]
p_Result_s                                      (bitconcatenate   ) [ 0000000000000000000]
store_ln10936                                   (store            ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0011111111111111111]
c4_V                                            (phi              ) [ 0010000000011111111]
icmp_ln890_620                                  (icmp             ) [ 0011111111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
br_ln10940                                      (br               ) [ 0000000000000000000]
specloopname_ln1616                             (specloopname     ) [ 0000000000000000000]
icmp_ln870                                      (icmp             ) [ 0011111111111111111]
br_ln10942                                      (br               ) [ 0000000000000000000]
br_ln890                                        (br               ) [ 0011111111111111111]
br_ln890                                        (br               ) [ 0011111111111111111]
br_ln0                                          (br               ) [ 0000000000000000000]
add_ln691_729                                   (add              ) [ 0111111111111111111]
br_ln0                                          (br               ) [ 0111111111111111111]
c5_V_4                                          (phi              ) [ 0000000000001000000]
add_ln691_731                                   (add              ) [ 0011111111111111111]
icmp_ln890_622                                  (icmp             ) [ 0011111111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
br_ln10957                                      (br               ) [ 0000000000000000000]
fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_read   (read             ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
specpipeline_ln10957                            (specpipeline     ) [ 0000000000000000000]
specloopname_ln10957                            (specloopname     ) [ 0000000000000000000]
fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_read_1 (read             ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0011111111111111111]
br_ln0                                          (br               ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0000000000000000000]
add_ln691_732                                   (add              ) [ 0011111111111111111]
br_ln0                                          (br               ) [ 0011111111111111111]
c5_V                                            (phi              ) [ 0000000000000000100]
add_ln691_730                                   (add              ) [ 0011111111111111111]
icmp_ln890_621                                  (icmp             ) [ 0011111111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 0000000000000000000]
br_ln10943                                      (br               ) [ 0000000000000000000]
tmp                                             (bitconcatenate   ) [ 0000000000000000000]
zext_ln10950                                    (zext             ) [ 0000000000000000000]
local_D_V_addr_4                                (getelementptr    ) [ 0000000000000000010]
or_ln10950                                      (or               ) [ 0000000000000000000]
tmp_52                                          (bitconcatenate   ) [ 0000000000000000000]
local_D_V_addr_5                                (getelementptr    ) [ 0000000000000000010]
local_D_V_load                                  (load             ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
local_D_V_load_1                                (load             ) [ 0000000000000000101]
specpipeline_ln10943                            (specpipeline     ) [ 0000000000000000000]
specloopname_ln10943                            (specloopname     ) [ 0000000000000000000]
write_ln174                                     (write            ) [ 0000000000000000000]
br_ln0                                          (br               ) [ 0011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_7_2_x0203">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_7_2_x0203"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_7_1_x0202">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_7_1_x0202"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_PE_1_7_x0170">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_1_7_x0170"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1279"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1431"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_7_1_x0_loop_1_D_drain_IO_L1_out_wrapper_7_1_x0_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1058"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_7_1_x0_loop_3_D_drain_IO_L1_out_wrapper_7_1_x0_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_550"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_499"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_824"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1704"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="local_D_V_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="data_split_V_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_split_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_244_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_244/6 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="128" slack="0"/>
<pin id="144" dir="0" index="1" bw="128" slack="0"/>
<pin id="145" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_read/13 fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_read_1/14 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="128" slack="0"/>
<pin id="151" dir="0" index="2" bw="128" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 write_ln174/14 write_ln174/17 write_ln174/18 "/>
</bind>
</comp>

<comp id="156" class="1004" name="data_split_V_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="data_split_V_addr_15_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_15/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="data_split_V_addr_16_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_16/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="data_split_V_addr_17_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_17/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="local_D_V_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="0"/>
<pin id="217" dir="0" index="4" bw="5" slack="0"/>
<pin id="218" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="128" slack="0"/>
<pin id="220" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/3 store_ln10936/9 local_D_V_load/16 local_D_V_load_1/16 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="3"/>
<pin id="205" dir="0" index="4" bw="2" slack="0"/>
<pin id="206" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
<pin id="208" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln10926/4 store_ln10926/4 store_ln10926/5 store_ln10926/5 store_ln10934/6 v2_V/7 v2_V_1623/7 v2_V_1624/8 v1_V/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="data_split_V_addr_18_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="2" slack="0"/>
<pin id="213" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_18/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="local_D_V_addr_4_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="6" slack="0"/>
<pin id="225" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_4/16 "/>
</bind>
</comp>

<comp id="227" class="1004" name="local_D_V_addr_5_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="64" slack="0"/>
<pin id="231" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_5/16 "/>
</bind>
</comp>

<comp id="236" class="1005" name="indvar_flatten8_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="1"/>
<pin id="238" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="indvar_flatten8_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="c1_V_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="1"/>
<pin id="249" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="c1_V_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="3" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="indvar_flatten_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="indvar_flatten_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="269" class="1005" name="c7_V_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="1"/>
<pin id="271" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="c7_V_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/3 "/>
</bind>
</comp>

<comp id="280" class="1005" name="c8_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="1"/>
<pin id="282" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="c8_V_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="1" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/3 "/>
</bind>
</comp>

<comp id="291" class="1005" name="c4_V_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="1"/>
<pin id="293" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="c4_V_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/11 "/>
</bind>
</comp>

<comp id="303" class="1005" name="c5_V_4_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="1"/>
<pin id="305" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_4 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="c5_V_4_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_4/12 "/>
</bind>
</comp>

<comp id="314" class="1005" name="c5_V_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="1"/>
<pin id="316" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="c5_V_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="1" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/16 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln890_34_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_34/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln890_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln89059_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89059/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln10906_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="3" slack="0"/>
<pin id="347" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10906/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="ret_104_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="0" index="1" bw="3" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_104/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="ret_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln890_617_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="0"/>
<pin id="367" dir="0" index="1" bw="6" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_617/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln890_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln890_618_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_618/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln691_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln890_619_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_619/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln890_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="5" slack="0"/>
<pin id="399" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln890_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="0" index="2" bw="4" slack="0"/>
<pin id="407" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_2/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_242_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="4" slack="0"/>
<pin id="414" dir="0" index="2" bw="3" slack="0"/>
<pin id="415" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_242/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln890_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_s_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="0" index="1" bw="5" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln10924_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10924/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln674_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="128" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_Result_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="128" slack="0"/>
<pin id="444" dir="0" index="2" bw="7" slack="0"/>
<pin id="445" dir="0" index="3" bw="7" slack="0"/>
<pin id="446" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_Result_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="128" slack="0"/>
<pin id="455" dir="0" index="2" bw="8" slack="0"/>
<pin id="456" dir="0" index="3" bw="8" slack="0"/>
<pin id="457" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_Result_3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="128" slack="0"/>
<pin id="465" dir="0" index="2" bw="8" slack="0"/>
<pin id="466" dir="0" index="3" bw="8" slack="0"/>
<pin id="467" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln890_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="3"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln691_728_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="4"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_728/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_Result_s_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="128" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="0" index="3" bw="32" slack="1"/>
<pin id="486" dir="0" index="4" bw="32" slack="1"/>
<pin id="487" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln890_620_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="0"/>
<pin id="494" dir="0" index="1" bw="3" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_620/11 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln870_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/11 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln691_729_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="3" slack="3"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_729/11 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln691_731_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_731/12 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln890_622_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="0" index="1" bw="5" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_622/12 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln691_732_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="2"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_732/15 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln691_730_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_730/16 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln890_621_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="0" index="1" bw="5" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_621/16 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="6" slack="0"/>
<pin id="541" dir="0" index="1" bw="5" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln10950_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10950/16 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln10950_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10950/16 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_52_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="6" slack="0"/>
<pin id="562" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/16 "/>
</bind>
</comp>

<comp id="567" class="1005" name="data_split_V_addr_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="2" slack="4"/>
<pin id="569" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="data_split_V_addr "/>
</bind>
</comp>

<comp id="572" class="1005" name="data_split_V_addr_15_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="2" slack="4"/>
<pin id="574" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="data_split_V_addr_15 "/>
</bind>
</comp>

<comp id="577" class="1005" name="data_split_V_addr_16_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="3"/>
<pin id="579" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_16 "/>
</bind>
</comp>

<comp id="583" class="1005" name="data_split_V_addr_17_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="2" slack="3"/>
<pin id="585" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_17 "/>
</bind>
</comp>

<comp id="589" class="1005" name="add_ln890_34_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="0"/>
<pin id="591" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_34 "/>
</bind>
</comp>

<comp id="594" class="1005" name="icmp_ln890_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="598" class="1005" name="select_ln10906_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="3" slack="3"/>
<pin id="600" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="select_ln10906 "/>
</bind>
</comp>

<comp id="603" class="1005" name="icmp_ln890_617_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="1"/>
<pin id="605" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_617 "/>
</bind>
</comp>

<comp id="607" class="1005" name="add_ln890_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="612" class="1005" name="icmp_ln890_618_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_618 "/>
</bind>
</comp>

<comp id="616" class="1005" name="select_ln890_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="4"/>
<pin id="618" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="621" class="1005" name="select_ln890_2_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="0"/>
<pin id="623" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_2 "/>
</bind>
</comp>

<comp id="626" class="1005" name="trunc_ln890_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="3"/>
<pin id="628" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="631" class="1005" name="local_D_V_addr_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="1"/>
<pin id="633" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="p_Result_2_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="642" class="1005" name="p_Result_3_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="647" class="1005" name="add_ln691_728_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="1"/>
<pin id="649" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_728 "/>
</bind>
</comp>

<comp id="652" class="1005" name="v2_V_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="657" class="1005" name="v2_V_1623_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_1623 "/>
</bind>
</comp>

<comp id="662" class="1005" name="icmp_ln890_620_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_620 "/>
</bind>
</comp>

<comp id="666" class="1005" name="icmp_ln870_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="670" class="1005" name="add_ln691_729_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="1"/>
<pin id="672" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_729 "/>
</bind>
</comp>

<comp id="675" class="1005" name="add_ln691_731_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="5" slack="0"/>
<pin id="677" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_731 "/>
</bind>
</comp>

<comp id="680" class="1005" name="icmp_ln890_622_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_622 "/>
</bind>
</comp>

<comp id="684" class="1005" name="add_ln691_732_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="3" slack="1"/>
<pin id="686" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_732 "/>
</bind>
</comp>

<comp id="689" class="1005" name="add_ln691_730_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="5" slack="0"/>
<pin id="691" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_730 "/>
</bind>
</comp>

<comp id="694" class="1005" name="icmp_ln890_621_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_621 "/>
</bind>
</comp>

<comp id="698" class="1005" name="local_D_V_addr_4_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="1"/>
<pin id="700" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_4 "/>
</bind>
</comp>

<comp id="703" class="1005" name="local_D_V_addr_5_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="5" slack="1"/>
<pin id="705" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_5 "/>
</bind>
</comp>

<comp id="708" class="1005" name="local_D_V_load_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="128" slack="1"/>
<pin id="710" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="90" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="112" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="114" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="142" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="132" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="132" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="132" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="132" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="136" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="194" pin="7"/><net_sink comp="148" pin=2"/></net>

<net id="234"><net_src comp="221" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="235"><net_src comp="227" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="272"><net_src comp="60" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="294"><net_src comp="104" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="302"><net_src comp="295" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="306"><net_src comp="32" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="240" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="240" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="251" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="34" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="251" pin="4"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="343" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="34" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="54" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="56" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="262" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="62" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="262" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="64" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="273" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="66" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="284" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="68" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="32" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="284" pin="4"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="389" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="383" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="273" pin="4"/><net_sink comp="403" pin=2"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="403" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="72" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="403" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="395" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="411" pin="3"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="439"><net_src comp="194" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="447"><net_src comp="76" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="194" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="78" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="80" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="451"><net_src comp="441" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="458"><net_src comp="76" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="194" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="82" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="84" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="468"><net_src comp="76" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="194" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="86" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="88" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="475"><net_src comp="472" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="480"><net_src comp="36" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="488"><net_src comp="102" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="200" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="200" pin="7"/><net_sink comp="481" pin=2"/></net>

<net id="491"><net_src comp="481" pin="5"/><net_sink comp="194" pin=4"/></net>

<net id="496"><net_src comp="295" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="106" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="295" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="104" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="104" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="307" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="36" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="307" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="68" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="291" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="104" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="318" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="36" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="318" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="68" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="74" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="318" pin="4"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="118" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="550"><net_src comp="539" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="556"><net_src comp="539" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="120" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="122" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="124" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="552" pin="2"/><net_sink comp="558" pin=2"/></net>

<net id="566"><net_src comp="558" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="570"><net_src comp="156" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="575"><net_src comp="164" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="580"><net_src comp="172" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="586"><net_src comp="180" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="592"><net_src comp="325" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="597"><net_src comp="331" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="343" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="606"><net_src comp="365" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="371" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="615"><net_src comp="377" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="395" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="624"><net_src comp="403" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="629"><net_src comp="419" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="634"><net_src comp="188" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="640"><net_src comp="452" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="645"><net_src comp="462" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="650"><net_src comp="476" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="655"><net_src comp="200" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="481" pin=4"/></net>

<net id="660"><net_src comp="200" pin="7"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="481" pin=3"/></net>

<net id="665"><net_src comp="492" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="498" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="504" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="678"><net_src comp="509" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="683"><net_src comp="515" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="521" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="692"><net_src comp="527" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="697"><net_src comp="533" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="221" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="706"><net_src comp="227" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="711"><net_src comp="194" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="148" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_7_1_x0202 | {13 14 17 18 }
 - Input state : 
	Port: D_drain_IO_L1_out_wrapper_7_1_x0 : fifo_D_drain_D_drain_IO_L1_out_7_2_x0203 | {13 14 }
	Port: D_drain_IO_L1_out_wrapper_7_1_x0 : fifo_D_drain_PE_1_7_x0170 | {6 }
  - Chain level:
	State 1
		specmemcore_ln10903 : 1
		data_split_V_addr : 1
		data_split_V_addr_15 : 1
		data_split_V_addr_16 : 1
		data_split_V_addr_17 : 1
	State 2
		add_ln890_34 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln89059 : 1
		select_ln10906 : 2
		ret_104 : 3
		ret : 4
		icmp_ln890_617 : 4
		br_ln10908 : 5
	State 3
		add_ln890 : 1
		icmp_ln890_618 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_619 : 1
		select_ln890 : 2
		select_ln890_2 : 2
		tmp_242 : 3
		trunc_ln890 : 3
		tmp_s : 4
		zext_ln10924 : 5
		local_D_V_addr : 6
		out_data_V : 7
	State 4
		trunc_ln674 : 1
		store_ln10926 : 2
		p_Result_1 : 1
		store_ln10926 : 2
		p_Result_2 : 1
		p_Result_3 : 1
	State 5
	State 6
		data_split_V_addr_18 : 1
		store_ln10934 : 2
	State 7
	State 8
	State 9
		p_Result_s : 1
		store_ln10936 : 2
	State 10
	State 11
		icmp_ln890_620 : 1
		br_ln10940 : 2
		icmp_ln870 : 1
		br_ln10942 : 2
	State 12
		add_ln691_731 : 1
		icmp_ln890_622 : 1
		br_ln10957 : 2
	State 13
	State 14
	State 15
	State 16
		add_ln691_730 : 1
		icmp_ln890_621 : 1
		br_ln10943 : 2
		tmp : 1
		zext_ln10950 : 2
		local_D_V_addr_4 : 3
		or_ln10950 : 2
		tmp_52 : 2
		local_D_V_addr_5 : 3
		local_D_V_load : 4
		local_D_V_load_1 : 4
	State 17
		write_ln174 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |  add_ln890_34_fu_325  |    0    |    12   |
|          |    add_ln890_fu_371   |    0    |    15   |
|          |    add_ln691_fu_383   |    0    |    12   |
|    add   |  add_ln691_728_fu_476 |    0    |    12   |
|          |  add_ln691_729_fu_504 |    0    |    10   |
|          |  add_ln691_731_fu_509 |    0    |    12   |
|          |  add_ln691_732_fu_521 |    0    |    10   |
|          |  add_ln691_730_fu_527 |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln890_fu_331   |    0    |    9    |
|          |  icmp_ln89059_fu_337  |    0    |    8    |
|          | icmp_ln890_617_fu_365 |    0    |    10   |
|          | icmp_ln890_618_fu_377 |    0    |    11   |
|   icmp   | icmp_ln890_619_fu_389 |    0    |    9    |
|          | icmp_ln890_620_fu_492 |    0    |    8    |
|          |   icmp_ln870_fu_498   |    0    |    8    |
|          | icmp_ln890_622_fu_515 |    0    |    9    |
|          | icmp_ln890_621_fu_533 |    0    |    9    |
|----------|-----------------------|---------|---------|
|          | select_ln10906_fu_343 |    0    |    3    |
|  select  |  select_ln890_fu_395  |    0    |    5    |
|          | select_ln890_2_fu_403 |    0    |    4    |
|----------|-----------------------|---------|---------|
|   read   |  tmp_244_read_fu_136  |    0    |    0    |
|          |    grp_read_fu_142    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_148   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     ret_104_fu_351    |    0    |    0    |
|          |      tmp_s_fu_423     |    0    |    0    |
|bitconcatenate|   p_Result_s_fu_481   |    0    |    0    |
|          |       tmp_fu_539      |    0    |    0    |
|          |     tmp_52_fu_558     |    0    |    0    |
|----------|-----------------------|---------|---------|
|    or    |       ret_fu_359      |    0    |    0    |
|          |   or_ln10950_fu_552   |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|     tmp_242_fu_411    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln890_fu_419  |    0    |    0    |
|          |   trunc_ln674_fu_436  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  zext_ln10924_fu_431  |    0    |    0    |
|   zext   |   zext_ln890_fu_472   |    0    |    0    |
|          |  zext_ln10950_fu_547  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   p_Result_1_fu_441   |    0    |    0    |
|partselect|   p_Result_2_fu_452   |    0    |    0    |
|          |   p_Result_3_fu_462   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   188   |
|----------|-----------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_split_V|    0   |   32   |   33   |
|  local_D_V |    4   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    4   |   32   |   33   |
+------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    add_ln691_728_reg_647   |    5   |
|    add_ln691_729_reg_670   |    3   |
|    add_ln691_730_reg_689   |    5   |
|    add_ln691_731_reg_675   |    5   |
|    add_ln691_732_reg_684   |    3   |
|    add_ln890_34_reg_589    |    5   |
|      add_ln890_reg_607     |    8   |
|        c1_V_reg_247        |    3   |
|        c4_V_reg_291        |    3   |
|       c5_V_4_reg_303       |    5   |
|        c5_V_reg_314        |    5   |
|        c7_V_reg_269        |    4   |
|        c8_V_reg_280        |    5   |
|data_split_V_addr_15_reg_572|    2   |
|data_split_V_addr_16_reg_577|    2   |
|data_split_V_addr_17_reg_583|    2   |
|  data_split_V_addr_reg_567 |    2   |
|     icmp_ln870_reg_666     |    1   |
|   icmp_ln890_617_reg_603   |    1   |
|   icmp_ln890_618_reg_612   |    1   |
|   icmp_ln890_620_reg_662   |    1   |
|   icmp_ln890_621_reg_694   |    1   |
|   icmp_ln890_622_reg_680   |    1   |
|     icmp_ln890_reg_594     |    1   |
|   indvar_flatten8_reg_236  |    5   |
|   indvar_flatten_reg_258   |    8   |
|  local_D_V_addr_4_reg_698  |    5   |
|  local_D_V_addr_5_reg_703  |    5   |
|   local_D_V_addr_reg_631   |    5   |
|  local_D_V_load_1_reg_708  |   128  |
|     p_Result_2_reg_637     |   32   |
|     p_Result_3_reg_642     |   32   |
|   select_ln10906_reg_598   |    3   |
|   select_ln890_2_reg_621   |    4   |
|    select_ln890_reg_616    |    5   |
|     trunc_ln890_reg_626    |    2   |
|      v2_V_1623_reg_657     |   32   |
|        v2_V_reg_652        |   32   |
+----------------------------+--------+
|            Total           |   372  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_148 |  p2  |   3  |  128 |   384  ||    14   |
| grp_access_fu_194 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_194 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_200 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_200 |  p1  |   3  |  32  |   96   ||    14   |
| grp_access_fu_200 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_200 |  p4  |   2  |   2  |    4   ||    9    |
|    c4_V_reg_291   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   518  || 3.35886 ||   114   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   188  |
|   Memory  |    4   |    -   |   32   |   33   |
|Multiplexer|    -   |    3   |    -   |   114  |
|  Register |    -   |    -   |   372  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   404  |   335  |
+-----------+--------+--------+--------+--------+
