# SPI-slave-with-single-port-RAM
This repository contains the design of SPI_SLAVE, Single port synchronous RAM, a Top module (wrapper) to connect SPI slave with RAM, and a testbench that acts as a master that initiates communication with slave. 
