read library $SOCLABS_PROJECT_DIR/memories/rf/rf_sp_hdf_ss_1p08v_1p08v_125c.lib -liberty -golden 
read library $SOCLABS_PROJECT_DIR/memories/bootrom/rom_via_ss_1p08v_1p08v_125c.lib -liberty -golden -append


add search path $SOCLABS_PROJECT_DIR/system/src/defines
add search path "[get_db hdl_search_path] $ACCELERATOR_DIR/src/rtl"
read library -verilog -golden -append -define POWER_PINS $SOCLABS_PROJECT_DIR/system/src/defines/gen_defines.v 
read library -golden -append -define POWER_PINS -sv09 $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_ahb_packet_constructor.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_ahb_packet_deconstructor.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_addr_calc.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_data_req.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_ahb_reg_interface.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_packet_construct.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_packet_deconstruct.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_req_ctrl_reg.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_dmac_req.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_valid_filter.sv 
read library -verilog -golden -append -define POWER_PINS $SOCLABS_PROJECT_DIR/system/src/accelerator_subsystem.v 
read library -golden -append -define POWER_PINS -sv09 $SOCLABS_PRIMITIVES_TECH_DIR/src/sv/fifo_vr.sv 
read library -verilog -golden -append -define POWER_PINS $SOCLABS_ASIC_LIB_TECH_DIR/sram/verilog/sl_ahb_sram.v $SOCLABS_ASIC_LIB_TECH_DIR/sram/verilog/sl_sram.v $SOCLABS_ASIC_LIB_TECH_DIR/rom/verilog/bootrom.v $SOCLABS_ASIC_LIB_TECH_DIR/pads/verilog/PAD_INOUT8MA_NOE.v $SOCLABS_ASIC_LIB_TECH_DIR/pads/verilog/PAD_VDDIO.v $SOCLABS_ASIC_LIB_TECH_DIR/pads/verilog/PAD_VSSIO.v $SOCLABS_ASIC_LIB_TECH_DIR/pads/verilog/PAD_VDDSOC.v $SOCLABS_ASIC_LIB_TECH_DIR/pads/verilog/PAD_VSS.v $SOCLABS_ASIC_LIB_TECH_DIR/sync/verilog/SYNCHRONIZER_EDGES.v 
read library -golden -append -define POWER_PINS -sv09 $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_ahb_packet_constructor.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_ahb_packet_deconstructor.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_addr_calc.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_data_req.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_ahb_reg_interface.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_packet_construct.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_packet_deconstruct.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_req_ctrl_reg.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_dmac_req.sv $SOCLABS_WRAPPER_TECH_DIR/hdl/src/wrapper_valid_filter.sv 
add search path "[get_db hdl_search_path] $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_apb_dualtimers/verilog"
add search path "[get_db hdl_search_path] $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_apb_watchdog/verilog"
add search path "[get_db hdl_search_path] $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/models/memories/"
read library -verilog -golden -append -define POWER_PINS $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_test_slave.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/models/clkgate/cmsdk_clock_gate.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/models/memories/cmsdk_ahb_ram_beh.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/models/memories/cmsdk_ahb_ram.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/models/memories/cmsdk_ahb_rom.v $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/models/memories/cmsdk_fpga_rom.v 
read library -verilog2k -golden -append -define POWER_PINS $ARM_IP_LIBRARY_PATH/latest/Corstone-101/logical/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v 
add search path "[get_db hdl_search_path] $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0_dap/verilog"
add search path "[get_db hdl_search_path] $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/ualdis/verilog"
read library -verilog -golden -append -define POWER_PINS $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_core_alu.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_core_ctl.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_core_dec.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_core_gpr.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_core_mul.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_core_pfu.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_core_psr.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_core_spu.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_core.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_dbg_bpu.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_dbg_ctl.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_dbg_dwt.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_dbg_if.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_dbg_sel.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_matrix_sel.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_matrix.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_nvic_main.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_nvic_reg.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_nvic.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_tarmac.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_top_clk.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_top_dbg.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_top_sys.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/cm0_top.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0/verilog/CORTEXM0.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0_dap/verilog/cm0_dap_ap_cdc.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0_dap/verilog/cm0_dap_ap_mast.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0_dap/verilog/cm0_dap_ap.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0_dap/verilog/cm0_dap_dp_cdc.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0_dap/verilog/cm0_dap_dp_jtag.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0_dap/verilog/cm0_dap_dp_pwr.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0_dap/verilog/cm0_dap_dp_sw.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0_dap/verilog/cm0_dap_dp.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0_dap/verilog/CORTEXM0DAP.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0_integration/verilog/CORTEXM0INTEGRATION.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0_integration/verilog/cortexm0_pmu.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0_integration/verilog/cortexm0_rst_ctl.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/cortexm0_integration/verilog/cortexm0_wic.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_acg.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_dap_cdc_capt_sync.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_dap_cdc_comb_and_addr.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_dap_cdc_comb_and_data.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_dap_cdc_comb_and.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_dap_cdc_send_addr.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_dap_cdc_send_data.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_dap_cdc_send_reset.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_dap_cdc_send.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_dap_jt_cdc_comb_and.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_dap_sw_cdc_capt_reset.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_dbg_reset_sync.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_pmu_acg.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_pmu_cdc_send_reset.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_pmu_cdc_send_set.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_pmu_sync_reset.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_pmu_sync_set.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_rst_send_set.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/cells/cm0_rst_sync.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/wrappers/CORTEXM0IMP.v $ARM_IP_LIBRARY_PATH/latest/Cortex-M0/logical/models/wrappers/CORTEXM0INTEGRATIONIMP.v 
read library -verilog -golden -append -define POWER_PINS $SOCLABS_SLCOREM0_TECH_DIR/src/verilog/slcorem0.v $SOCLABS_SLCOREM0_TECH_DIR/src/verilog/slcorem0_prmu.v $SOCLABS_SLCOREM0_TECH_DIR/src/verilog/slcorem0_stclkctrl.v $SOCLABS_SLCOREM0_TECH_DIR/src/verilog/slcorem0_rstctrl.v $SOCLABS_SLCOREM0_TECH_DIR/src/verilog/slcorem0_integration.v 
read library -verilog -golden -append -define POWER_PINS $SOCLABS_SOCDEBUG_TECH_DIR/controller/verilog/socdebug_adp_control.v $SOCLABS_SOCDEBUG_TECH_DIR/controller/verilog/socdebug_ahb.v $SOCLABS_SOCDEBUG_TECH_DIR/controller/verilog/socdebug_ft1248_control.v $SOCLABS_SOCDEBUG_TECH_DIR/controller/verilog/socdebug_usrt_control.v 

add search path "[get_db hdl_search_path] $SOCLABS_SLDMA350_TECH_DIR/src/logical/"
add search path "[get_db hdl_search_path] $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/"
read library -golden -append -define POWER_PINS -sv09 $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/ada_gen_regmap_sldma350_pkg.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/ada_apb_regmap_conv_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/ada_reg_field_ro_ro_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/ada_reg_field_rw_ro_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/ada_reg_field_rw_w1c_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/ada_reg_field_rw_w1s_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/ada_reg_field_rw_rw_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/ada_gen_coreif_dmach_sldma350_pkg.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/ada_gen_addrmap_dmach_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/ada_interface_sldma350_pkg.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/ada_address_map_m1_sldma350_inc.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/ada_flop_en/verilog/ada_flop_en.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/ada_or_tree/verilog/ada_or_tree.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/ada_gen_regif_dmainfo_sldma350_pkg.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/models/cells/generic/ada_arm_flop.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/models/cells/generic/ada_arm_sync.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/models/cells/generic/ada_arm_mux2.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/models/cells/generic/ada_arm_or.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/models/cells/generic/ada_arm_idbit_v1.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/ada_ecorevnum.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_top_sldma350/verilog/ada_top_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_biu_sldma350/verilog/ada_biu_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_biu_sldma350/verilog/ada_biu_read_switch_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_biu_sldma350/verilog/ada_biu_read_switch_wrapper_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_biu_sldma350/verilog/ada_biu_write_switch_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_biu_sldma350/verilog/ada_biu_write_switch_wrapper_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_biu_sldma350/verilog/ada_biu_arbiter_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_biu_sldma350/verilog/ada_biu_qv_cmp_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_biu_sldma350/verilog/ada_biu_lrg_arb_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_biu_sldma350/verilog/ada_biu_grant_queue_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_biu_sldma350/verilog/ada_biu_full_f2s_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_biu_sldma350/verilog/ada_biu_reverse_s2f_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_gen_regif_dmach_0_sldma350_pkg.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_gen_regif_dmach_0_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_gen_regmap_dmach_0_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_gen_fields_coreif_dmach_0_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_gen_coreif_res_dmach_0_sldma350_pkg.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_sldma350_pkg.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_ctrl_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_1d_wr_ctrl_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_2d_wr_ctrl_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_1d_rd_ctrl_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_2d_rd_ctrl_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_fifo_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_cmdlink_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_axi_rd_if_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_axi_wr_if_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_axi_stop_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_reg_bank_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_inc_gen_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_stream_wrapper_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_stream_slave_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_stream_master_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_stream_bypass_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_trig_in_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_0_sldma350/verilog/ada_channel_0_trig_out_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_gen_regif_dmach_1_sldma350_pkg.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_gen_regif_dmach_1_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_gen_regmap_dmach_1_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_gen_fields_coreif_dmach_1_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_gen_coreif_res_dmach_1_sldma350_pkg.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_sldma350_pkg.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_ctrl_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_1d_wr_ctrl_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_2d_wr_ctrl_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_1d_rd_ctrl_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_2d_rd_ctrl_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_fifo_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_cmdlink_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_axi_rd_if_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_axi_wr_if_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_axi_stop_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_reg_bank_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_inc_gen_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_stream_wrapper_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_stream_slave_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_stream_master_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_stream_bypass_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_trig_in_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_channel_1_sldma350/verilog/ada_channel_1_trig_out_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_gen_regif_dmainfo_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_gen_regmap_dmainfo_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_gen_fields_coreif_dmainfo_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_gen_addrmap_dmainfo_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_gen_coreif_dmansecctrl_sldma350_pkg.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_gen_regif_dmansecctrl_sldma350_pkg.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_gen_regif_dmansecctrl_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_gen_regmap_dmansecctrl_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_gen_fields_coreif_dmansecctrl_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_gen_addrmap_dmansecctrl_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_ctrl_apb_slave_mux_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_ctrl_dmainfo_reg_bank_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_ctrl_dmansecctrl_reg_bank_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_ctrl_trigmask_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_ctrl_trigin_used_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_ctrl_trigout_used_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_ctrl_sldma350/verilog/ada_ctrl_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_qctrl_sldma350/verilog/ada_qctrl_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/ada_trigmtx_sldma350/verilog/ada_trigmtx_sldma350.sv 
read library -golden -append -define POWER_PINS -sv09 $SOCLABS_SLDMA350_TECH_DIR/src/logical/models/cells/generic/xhb500_or.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/models/cells/generic/xhb500_xor.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/models/cells/generic/xhb500_flop.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/models/cells/generic/xhb500_sync.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/xhb500_regd_slice/verilog/xhb500_bypass_regd_slice_empty.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/xhb500_regd_slice/verilog/xhb500_forward_regd_slice.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/shared/verilog/xhb500_regd_slice/verilog/xhb500_forward_regd_slice_empty.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/xhb500_axi_to_ahb_bridge_sldma350/verilog/xhb500_axi_to_ahb_bridge_sldma350_pkg.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/xhb500_axi_to_ahb_bridge_sldma350/verilog/xhb500_axi_to_ahb_bridge_sldma350.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/xhb500_axi_to_ahb_bridge_sldma350/verilog/xhb500_axi_to_ahb_bridge_sldma350_core.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/xhb500_axi_to_ahb_bridge_sldma350/verilog/xhb500_axi_to_ahb_bridge_sldma350_core_xin.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/xhb500_axi_to_ahb_bridge_sldma350/verilog/xhb500_axi_to_ahb_bridge_sldma350_core_h_xout.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/xhb500_axi_to_ahb_bridge_sldma350/verilog/xhb500_axi_to_ahb_bridge_sldma350_xreg.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/xhb500_axi_to_ahb_bridge_sldma350/verilog/xhb500_axi_to_ahb_bridge_sldma350_hreg.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/xhb500_axi_to_ahb_bridge_sldma350/verilog/xhb500_axi_to_ahb_bridge_sldma350_respreg_r.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/xhb500_axi_to_ahb_bridge_sldma350/verilog/xhb500_axi_to_ahb_bridge_sldma350_respreg_b.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/xhb500_axi_to_ahb_bridge_sldma350/verilog/xhb500_axi_to_ahb_bridge_sldma350_lpi.sv $SOCLABS_SLDMA350_TECH_DIR/src/logical/xhb500_axi_to_ahb_bridge_sldma350/verilog/xhb500_axi_to_ahb_bridge_sldma350_strbgen.sv $SOCLABS_SLDMA350_TECH_DIR/wrapper/logical/sldma350_ahb.v $SOCLABS_SLDMA350_TECH_DIR/wrapper/logical/sldma350_trig_converter.v 
read library -verilog -golden -append -define POWER_PINS $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_arbiter_BOOTROM_0.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_arbiter_DMEM_0.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_arbiter_EXPRAM_H.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_arbiter_EXPRAM_L.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_arbiter_EXP.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_arbiter_IMEM_0.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_arbiter_SYSIO.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_arbiter_SYSTABLE.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_busmatrix_default_slave.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_busmatrix_lite.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_busmatrix.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_inititator_input.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_matrix_decode_CPU_0.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_matrix_decode_DEBUG.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_matrix_decode_DMAC_0.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_matrix_decode_DMAC_1.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_target_output_BOOTROM_0.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_target_output_DMEM_0.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_target_output_EXPRAM_H.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_target_output_EXPRAM_L.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_target_output_EXP.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_target_output_IMEM_0.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_target_output_SYSIO.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_busmatrix/verilog/nanosoc_busmatrix/nanosoc_target_output_SYSTABLE.v 
read library -verilog -golden -append -define POWER_PINS $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_chip/pads/glib/verilog/nanosoc_chip_pads.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_chip/chip/verilog/nanosoc_chip.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_system/verilog/nanosoc_system.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_subsystems/cpu/verilog/nanosoc_ss_cpu.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_subsystems/debug/verilog/nanosoc_ss_debug.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_subsystems/expansion/verilog/nanosoc_ss_expansion.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_subsystems/systemctrl/verilog/nanosoc_ss_systemctrl.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_subsystems/interconnect/verilog/nanosoc_ss_interconnect.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_subsystems/dma/verilog/nanosoc_ss_dma.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_regions/bootrom_0/verilog/nanosoc_bootrom_cpu_0.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_regions/bootrom_0/verilog/nanosoc_region_bootrom_0.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_regions/dmem_0/verilog/nanosoc_region_dmem_0.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_regions/imem_0/verilog/nanosoc_region_imem_0.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_regions/exp/verilog/nanosoc_region_exp.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_regions/expram_h/verilog/nanosoc_region_expram_h.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_regions/expram_l/verilog/nanosoc_region_expram_l.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_regions/sysio/verilog/nanosoc_region_sysio.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_regions/sysio/verilog/nanosoc_sysctrl.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_regions/sysio/verilog/nanosoc_sysio_apb_ss.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_regions/sysio/verilog/nanosoc_sysio_decode.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_regions/systable/verilog/nanosoc_coresight_systable.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_regions/systable/verilog/nanosoc_region_systable.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_control/verilog/nanosoc_clkctrl.v $SOCLABS_NANOSOC_TECH_DIR/nanosoc/nanosoc_control/verilog/nanosoc_pin_mux.v 
read library /home/dwn1c21/SoC-Labs/phys_ip/tsmc/cln65lp/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib -liberty -golden -append

read design -verilog -golden -define POWER_PINS $SOCLABS_NANOSOC_TECH_DIR/ASIC/nanosoc_chip_pads/tsmc65lp/nanosoc_chip_pads.v 


read library $PHYS_IP/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_1p08v_125c.lib -liberty -revised
read library $SOCLABS_PROJECT_DIR/memories/rf/rf_sp_hdf_ss_1p08v_1p08v_125c.lib -liberty -revised -append
read library $SOCLABS_PROJECT_DIR/memories/bootrom/rom_via_ss_1p08v_1p08v_125c.lib -liberty -revised -append
read library /home/dwn1c21/SoC-Labs/phys_ip/tsmc/cln65lp/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib -liberty -revised -append
read design $SOCLABS_PROJECT_DIR/imp/ASIC/nanosoc/netlist/nanosoc_chip_pads.vm -revised -verilog 
