
---------- Begin Simulation Statistics ----------
final_tick                                80859740500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 296960                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702396                       # Number of bytes of host memory used
host_op_rate                                   297543                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   336.75                       # Real time elapsed on the host
host_tick_rate                              240121268                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080860                       # Number of seconds simulated
sim_ticks                                 80859740500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694689                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095372                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101789                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727532                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477603                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65338                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.617195                       # CPI: cycles per instruction
system.cpu.discardedOps                        190568                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42609955                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402164                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001328                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        29293350                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.618355                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        161719481                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132426131                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       113568                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        292956                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           64                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       509622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1568                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1021734                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1568                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  80859740500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              51122                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        65699                       # Transaction distribution
system.membus.trans_dist::CleanEvict            47862                       # Transaction distribution
system.membus.trans_dist::ReadExReq            128273                       # Transaction distribution
system.membus.trans_dist::ReadExResp           128273                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         51122                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       472351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15686016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15686016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            179395                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  179395    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              179395                       # Request fanout histogram
system.membus.respLayer1.occupancy          964934500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           592577000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80859740500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            279251                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       519649                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          103648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           232863                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          232862                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       278504                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1532051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1533847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     61780224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               61847360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          113979                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4204736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           626093                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002610                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051020                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 624459     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1634      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             626093                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          965119000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         767050996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  80859740500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   81                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               332634                       # number of demand (read+write) hits
system.l2.demand_hits::total                   332715                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  81                       # number of overall hits
system.l2.overall_hits::.cpu.data              332634                       # number of overall hits
system.l2.overall_hits::total                  332715                       # number of overall hits
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             178733                       # number of demand (read+write) misses
system.l2.demand_misses::total                 179399                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data            178733                       # number of overall misses
system.l2.overall_misses::total                179399                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50575500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14795485000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14846060500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50575500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14795485000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14846060500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           511367                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               512114                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          511367                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              512114                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.891566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.349520                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.350311                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.891566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.349520                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.350311                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75939.189189                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82779.816822                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82754.421708                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75939.189189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82779.816822                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82754.421708                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               65699                       # number of writebacks
system.l2.writebacks::total                     65699                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        178729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            179395                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       178729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           179395                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43915500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13007951000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13051866500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43915500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13007951000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13051866500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.891566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.349512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.350303                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.891566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.349512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.350303                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65939.189189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72780.304260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72754.906770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65939.189189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72780.304260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72754.906770                       # average overall mshr miss latency
system.l2.replacements                         113979                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       453950                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           453950                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       453950                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       453950                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1150                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1150                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            104590                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                104590                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          128273                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              128273                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10871163500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10871163500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        232863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            232863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.550852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.550852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84750.208540                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84750.208540                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       128273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         128273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9588433500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9588433500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.550852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.550852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74750.208540                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74750.208540                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             81                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 81                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50575500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50575500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.891566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75939.189189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75939.189189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43915500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43915500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.891566                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891566                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65939.189189                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65939.189189                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        228044                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            228044                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        50460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           50460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3924321500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3924321500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       278504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        278504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.181182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.181182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77770.937376                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77770.937376                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        50456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        50456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3419517500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3419517500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.181168                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.181168                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67772.266926                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67772.266926                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80859740500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63142.004334                       # Cycle average of tags in use
system.l2.tags.total_refs                     1020516                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    179515                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.684851                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      71.196951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       122.992142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     62947.815241                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963471                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6213                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        59216                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4266195                       # Number of tag accesses
system.l2.tags.data_accesses                  4266195                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80859740500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11438656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11481280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4204736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4204736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          178729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              179395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        65699                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65699                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            527135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         141462932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             141990067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       527135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           527135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       52000365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             52000365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       52000365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           527135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        141462932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            193990432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     65699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    178707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012356432500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3957                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3957                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              438166                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              61786                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      179395                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65699                       # Number of write requests accepted
system.mem_ctrls.readBursts                    179395                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65699                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4153                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2285447750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  896865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5648691500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12741.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31491.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   129892                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49735                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                179395                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65699                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  122482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        65412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.745612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.258705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.004618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39015     59.65%     59.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8149     12.46%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1489      2.28%     74.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1008      1.54%     75.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8430     12.89%     88.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1411      2.16%     90.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          313      0.48%     91.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          380      0.58%     92.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5217      7.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        65412                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.327268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.542053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.482724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3687     93.18%     93.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          259      6.55%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            9      0.23%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3957                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.596159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.570088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.948718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2809     70.99%     70.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.23%     71.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1084     27.39%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      1.06%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.23%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3957                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11479872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4202944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11481280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4204736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       141.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        51.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    141.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80859178000                       # Total gap between requests
system.mem_ctrls.avgGap                     329910.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11437248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4202944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 527135.008552247309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 141445519.479499191046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 51978202.922874830663                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       178729                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        65699                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16630000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5632061500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1883197927250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24969.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31511.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  28664027.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            233456580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            124066140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           641557560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          170975880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6382421760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18979534530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15067374720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41599387170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.463526                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  38975369500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2699840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39184531000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            233620800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            124172400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           639165660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          171826740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6382421760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19181634870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14897184960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41630027190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.842454                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  38529505500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2699840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39630395000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     80859740500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  80859740500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662532                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662532                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662532                       # number of overall hits
system.cpu.icache.overall_hits::total         9662532                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53313500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53313500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53313500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53313500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663279                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663279                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663279                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663279                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71370.147256                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71370.147256                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71370.147256                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71370.147256                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52566500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52566500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52566500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52566500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70370.147256                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70370.147256                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70370.147256                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70370.147256                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662532                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662532                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53313500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53313500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71370.147256                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71370.147256                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52566500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52566500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70370.147256                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70370.147256                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  80859740500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           360.291276                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663279                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.116466                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.291276                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.703694                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.703694                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327305                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327305                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80859740500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80859740500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  80859740500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51509811                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51509811                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51510319                       # number of overall hits
system.cpu.dcache.overall_hits::total        51510319                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       562098                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         562098                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       570009                       # number of overall misses
system.cpu.dcache.overall_misses::total        570009                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20568268500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20568268500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20568268500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20568268500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52071909                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52071909                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52080328                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52080328                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010795                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010795                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010945                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010945                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36591.961722                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36591.961722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36084.111830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36084.111830                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       162815                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1849                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    88.055706                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       453950                       # number of writebacks
system.cpu.dcache.writebacks::total            453950                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58637                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58637                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58637                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58637                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       503461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       503461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       511367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       511367                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18508482500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18508482500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19056485499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19056485499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009819                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009819                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36762.495010                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36762.495010                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37265.770961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37265.770961                       # average overall mshr miss latency
system.cpu.dcache.replacements                 509318                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40850735                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40850735                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       271073                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        271073                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6486438500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6486438500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41121808                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41121808                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006592                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006592                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23928.751665                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23928.751665                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          475                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          475                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       270598                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       270598                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6189107500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6189107500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006580                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006580                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22871.963207                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22871.963207                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10659076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10659076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       291025                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       291025                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14081830000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14081830000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48387.011425                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48387.011425                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58162                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58162                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       232863                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232863                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12319375000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12319375000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52903.960698                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52903.960698                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    548002999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    548002999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 69314.824058                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 69314.824058                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80859740500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2011.879287                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021761                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            511366                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.730974                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2011.879287                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982363                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982363                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          636                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1073                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208832982                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208832982                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  80859740500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80859740500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
