In archive libpi.a:

gpio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_on>:
   0:	e350002f 	cmp	r0, #47, 0	; 0x2f
   4:	1350001f 	cmpne	r0, #31, 0
   8:	812fff1e 	bxhi	lr
   c:	e92d4010 	push	{r4, lr}
  10:	e3a01001 	mov	r1, #1, 0
  14:	e1a01011 	lsl	r1, r1, r0
  18:	e59f0004 	ldr	r0, [pc, #4]	; 24 <gpio_set_on+0x24>
  1c:	ebfffffe 	bl	0 <PUT32>
  20:	e8bd8010 	pop	{r4, pc}
  24:	2020001c 	eorcs	r0, r0, ip, lsl r0

00000028 <gpio_set_off>:
  28:	e350002f 	cmp	r0, #47, 0	; 0x2f
  2c:	1350001f 	cmpne	r0, #31, 0
  30:	812fff1e 	bxhi	lr
  34:	e92d4010 	push	{r4, lr}
  38:	e3a01001 	mov	r1, #1, 0
  3c:	e1a01011 	lsl	r1, r1, r0
  40:	e59f0004 	ldr	r0, [pc, #4]	; 4c <gpio_set_off+0x24>
  44:	ebfffffe 	bl	0 <PUT32>
  48:	e8bd8010 	pop	{r4, pc}
  4c:	20200028 	eorcs	r0, r0, r8, lsr #32

00000050 <gpio_write>:
  50:	e92d4010 	push	{r4, lr}
  54:	e3510000 	cmp	r1, #0, 0
  58:	0a000001 	beq	64 <gpio_write+0x14>
  5c:	ebfffffe 	bl	0 <gpio_set_on>
  60:	e8bd8010 	pop	{r4, pc}
  64:	ebfffffe 	bl	28 <gpio_set_off>
  68:	e8bd8010 	pop	{r4, pc}

0000006c <gpio_read>:
  6c:	e350002f 	cmp	r0, #47, 0	; 0x2f
  70:	1350001f 	cmpne	r0, #31, 0
  74:	8a000007 	bhi	98 <gpio_read+0x2c>
  78:	e92d4010 	push	{r4, lr}
  7c:	e1a04000 	mov	r4, r0
  80:	e59f0018 	ldr	r0, [pc, #24]	; a0 <gpio_read+0x34>
  84:	ebfffffe 	bl	0 <GET32>
  88:	e3a03001 	mov	r3, #1, 0
  8c:	e0000413 	and	r0, r0, r3, lsl r4
  90:	e1a00430 	lsr	r0, r0, r4
  94:	e8bd8010 	pop	{r4, pc}
  98:	e3e00000 	mvn	r0, #0, 0
  9c:	e12fff1e 	bx	lr
  a0:	20200034 	eorcs	r0, r0, r4, lsr r0

000000a4 <gpio_set_function>:
  a4:	e350002f 	cmp	r0, #47, 0	; 0x2f
  a8:	1350001f 	cmpne	r0, #31, 0
  ac:	812fff1e 	bxhi	lr
  b0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
  b4:	e1a05001 	mov	r5, r1
  b8:	e3510007 	cmp	r1, #7, 0
  bc:	88bd81f0 	pophi	{r4, r5, r6, r7, r8, pc}
  c0:	e59f4040 	ldr	r4, [pc, #64]	; 108 <gpio_set_function+0x64>
  c4:	e0843094 	umull	r3, r4, r4, r0
  c8:	e1a041a4 	lsr	r4, r4, #3
  cc:	e2846302 	add	r6, r4, #134217728	; 0x8000000
  d0:	e2866702 	add	r6, r6, #524288	; 0x80000
  d4:	e1a06106 	lsl	r6, r6, #2
  d8:	e0844104 	add	r4, r4, r4, lsl #2
  dc:	e0404084 	sub	r4, r0, r4, lsl #1
  e0:	e0844084 	add	r4, r4, r4, lsl #1
  e4:	e3a01007 	mov	r1, #7, 0
  e8:	e1a07411 	lsl	r7, r1, r4
  ec:	e1a00006 	mov	r0, r6
  f0:	ebfffffe 	bl	0 <GET32>
  f4:	e1c01007 	bic	r1, r0, r7
  f8:	e1811415 	orr	r1, r1, r5, lsl r4
  fc:	e1a00006 	mov	r0, r6
 100:	ebfffffe 	bl	0 <PUT32>
 104:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 108:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

0000010c <gpio_set_output>:
 10c:	e92d4010 	push	{r4, lr}
 110:	e3a01001 	mov	r1, #1, 0
 114:	ebfffffe 	bl	a4 <gpio_set_function>
 118:	e8bd8010 	pop	{r4, pc}

0000011c <gpio_set_input>:
 11c:	e92d4010 	push	{r4, lr}
 120:	e3a01000 	mov	r1, #0, 0
 124:	ebfffffe 	bl	a4 <gpio_set_function>
 128:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000037b 	andeq	r0, r0, fp, ror r3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001cf 	andeq	r0, r0, pc, asr #3
  10:	0001b30c 	andeq	fp, r1, ip, lsl #6
  14:	0000a200 	andeq	sl, r0, r0, lsl #4
  18:	00000000 	andeq	r0, r0, r0
  1c:	00012c00 	andeq	r2, r1, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4f070403 	svcmi	0x00070403
  30:	03000001 	movweq	r0, #1
  34:	01c30601 	biceq	r0, r3, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001a905 	andeq	sl, r1, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
  48:	7d050803 	stcvc	8, cr0, [r5, #-12]
  4c:	03000001 	movweq	r0, #1
  50:	00cc0801 	sbceq	r0, ip, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	0000fb07 	andeq	pc, r0, r7, lsl #22
  5c:	011d0400 	tsteq	sp, r0, lsl #8
  60:	34030000 	strcc	r0, [r3], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	000000e9 	andeq	r0, r0, r9, ror #1
  70:	5c070803 	stcpl	8, cr0, [r7], {3}
  74:	05000001 	streq	r0, [r0, #-1]
  78:	004f0107 	subeq	r0, pc, r7, lsl #2
  7c:	0c040000 	stceq	0, cr0, [r4], {-0}
  80:	0000b60e 	andeq	fp, r0, lr, lsl #12
  84:	02840600 	addeq	r0, r4, #0, 12
  88:	06000000 	streq	r0, [r0], -r0
  8c:	00000030 	andeq	r0, r0, r0, lsr r0
  90:	00750601 	rsbseq	r0, r5, r1, lsl #12
  94:	06040000 	streq	r0, [r4], -r0
  98:	00000084 	andeq	r0, r0, r4, lsl #1
  9c:	00930605 	addseq	r0, r3, r5, lsl #12
  a0:	06060000 	streq	r0, [r6], -r0
  a4:	00000041 	andeq	r0, r0, r1, asr #32
  a8:	018b0607 	orreq	r0, fp, r7, lsl #12
  ac:	06030000 	streq	r0, [r3], -r0
  b0:	000000da 	ldrdeq	r0, [r0], -sl
  b4:	43040002 	movwmi	r0, #16386	; 0x4002
  b8:	04000001 	streq	r0, [r0], #-1
  bc:	00770315 	rsbseq	r0, r7, r5, lsl r3
  c0:	07050000 	streq	r0, [r5, -r0]
  c4:	00002c04 	andeq	r2, r0, r4, lsl #24
  c8:	060d0100 	streq	r0, [sp], -r0, lsl #2
  cc:	000000fe 	strdeq	r0, [r0], -lr
  d0:	00019f07 	andeq	r9, r1, r7, lsl #30
  d4:	20000000 	andcs	r0, r0, r0
  d8:	00250720 	eoreq	r0, r5, r0, lsr #14
  dc:	00000000 	andeq	r0, r0, r0
  e0:	10072020 	andne	r2, r7, r0, lsr #32
  e4:	1c000000 	stcne	0, cr0, [r0], {-0}
  e8:	07202000 	streq	r2, [r0, -r0]!
  ec:	00000000 	andeq	r0, r0, r0
  f0:	20200028 	eorcs	r0, r0, r8, lsr #32
  f4:	00017307 	andeq	r7, r1, r7, lsl #6
  f8:	20003400 	andcs	r3, r0, r0, lsl #8
  fc:	94080020 	strls	r0, [r8], #-32	; 0xffffffe0
 100:	01000002 	tsteq	r0, r2
 104:	00a4064d 	adceq	r0, r4, sp, asr #12
 108:	00680000 	rsbeq	r0, r8, r0
 10c:	9c010000 	stcls	0, cr0, [r1], {-0}
 110:	0000019d 	muleq	r0, sp, r1
 114:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 118:	214d0100 	mrscs	r0, (UNDEF: 93)
 11c:	0000002c 	andeq	r0, r0, ip, lsr #32
 120:	00000004 	andeq	r0, r0, r4
 124:	00000000 	andeq	r0, r0, r0
 128:	0002a60a 	andeq	sl, r2, sl, lsl #12
 12c:	324d0100 	subcc	r0, sp, #0
 130:	000000b6 	strheq	r0, [r0], -r6
 134:	00000029 	andeq	r0, r0, r9, lsr #32
 138:	00000025 	andeq	r0, r0, r5, lsr #32
 13c:	00006a0b 	andeq	r6, r0, fp, lsl #20
 140:	0e500100 	rdfeqs	f0, f0, f0
 144:	0000002c 	andeq	r0, r0, ip, lsr #32
 148:	0000004c 	andeq	r0, r0, ip, asr #32
 14c:	0000004a 	andeq	r0, r0, sl, asr #32
 150:	00000a0b 	andeq	r0, r0, fp, lsl #20
 154:	0e510100 	rdfeqs	f0, f1, f0
 158:	0000002c 	andeq	r0, r0, ip, lsr #32
 15c:	00000061 	andeq	r0, r0, r1, rrx
 160:	0000005f 	andeq	r0, r0, pc, asr r0
 164:	00019a0b 	andeq	r9, r1, fp, lsl #20
 168:	0e520100 	rdfeqs	f0, f2, f0
 16c:	0000002c 	andeq	r0, r0, ip, lsr #32
 170:	00000076 	andeq	r0, r0, r6, ror r0
 174:	00000074 	andeq	r0, r0, r4, ror r0
 178:	0000f40c 	andeq	pc, r0, ip, lsl #8
 17c:	00036600 	andeq	r6, r3, r0, lsl #12
 180:	00018c00 	andeq	r8, r1, r0, lsl #24
 184:	50010d00 	andpl	r0, r1, r0, lsl #26
 188:	00007602 	andeq	r7, r0, r2, lsl #12
 18c:	0001040e 	andeq	r0, r1, lr, lsl #8
 190:	00037200 	andeq	r7, r3, r0, lsl #4
 194:	50010d00 	andpl	r0, r1, r0, lsl #26
 198:	00007602 	andeq	r7, r0, r2, lsl #12
 19c:	00600f00 	rsbeq	r0, r0, r0, lsl #30
 1a0:	44010000 	strmi	r0, [r1], #-0
 1a4:	00002505 	andeq	r2, r0, r5, lsl #10
 1a8:	00006c00 	andeq	r6, r0, r0, lsl #24
 1ac:	00003800 	andeq	r3, r0, r0, lsl #16
 1b0:	df9c0100 	svcle	0x009c0100
 1b4:	09000001 	stmdbeq	r0, {r0}
 1b8:	006e6970 	rsbeq	r6, lr, r0, ror r9
 1bc:	2c184401 	cfldrscs	mvf4, [r8], {1}
 1c0:	91000000 	mrsls	r0, (UNDEF: 0)
 1c4:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
 1c8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 1cc:	00000088 	andeq	r0, r0, r8, lsl #1
 1d0:	00000366 	andeq	r0, r0, r6, ror #6
 1d4:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 1d8:	2000340c 	andcs	r3, r0, ip, lsl #8
 1dc:	08000020 	stmdaeq	r0, {r5}
 1e0:	0000010e 	andeq	r0, r0, lr, lsl #2
 1e4:	1c063e01 	stcne	14, cr3, [r6], {1}
 1e8:	10000001 	andne	r0, r0, r1
 1ec:	01000000 	mrseq	r0, (UNDEF: 0)
 1f0:	0002209c 	muleq	r2, ip, r0
 1f4:	69700900 	ldmdbvs	r0!, {r8, fp}^
 1f8:	3e01006e 	cdpcc	0, 0, cr0, cr1, cr14, {3}
 1fc:	00002c1e 	andeq	r2, r0, lr, lsl ip
 200:	0000cc00 	andeq	ip, r0, r0, lsl #24
 204:	0000c800 	andeq	ip, r0, r0, lsl #16
 208:	01280e00 			; <UNDEFINED> instruction: 0x01280e00
 20c:	00fe0000 	rscseq	r0, lr, r0
 210:	010d0000 	mrseq	r0, (UNDEF: 13)
 214:	01f30350 	mvnseq	r0, r0, asr r3
 218:	51010d50 	tstpl	r1, r0, asr sp
 21c:	00003001 	andeq	r3, r0, r1
 220:	00001a08 	andeq	r1, r0, r8, lsl #20
 224:	06320100 	ldrteq	r0, [r2], -r0, lsl #2
 228:	00000050 	andeq	r0, r0, r0, asr r0
 22c:	0000001c 	andeq	r0, r0, ip, lsl r0
 230:	027b9c01 	rsbseq	r9, fp, #256	; 0x100
 234:	70090000 	andvc	r0, r9, r0
 238:	01006e69 	tsteq	r0, r9, ror #28
 23c:	002c1a32 	eoreq	r1, ip, r2, lsr sl
 240:	00f50000 	rscseq	r0, r5, r0
 244:	00ed0000 	rsceq	r0, sp, r0
 248:	76090000 	strvc	r0, [r9], -r0
 24c:	28320100 	ldmdacs	r2!, {r8}
 250:	0000002c 	andeq	r0, r0, ip, lsr #32
 254:	00000137 	andeq	r0, r0, r7, lsr r1
 258:	0000012f 	andeq	r0, r0, pc, lsr #2
 25c:	0000600c 	andeq	r6, r0, ip
 260:	0002c200 	andeq	ip, r2, r0, lsl #4
 264:	00027100 	andeq	r7, r2, r0, lsl #2
 268:	50010d00 	andpl	r0, r1, r0, lsl #26
 26c:	5001f303 	andpl	pc, r1, r3, lsl #6
 270:	00681000 	rsbeq	r1, r8, r0
 274:	027b0000 	rsbseq	r0, fp, #0, 0
 278:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 27c:	00000126 	andeq	r0, r0, r6, lsr #2
 280:	28062901 	stmdacs	r6, {r0, r8, fp, sp}
 284:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 288:	01000000 	mrseq	r0, (UNDEF: 0)
 28c:	0002c29c 	muleq	r2, ip, r2
 290:	69700900 	ldmdbvs	r0!, {r8, fp}^
 294:	2901006e 	stmdbcs	r1, {r1, r2, r3, r5, r6}
 298:	00002c1c 	andeq	r2, r0, ip, lsl ip
 29c:	00017500 	andeq	r7, r1, r0, lsl #10
 2a0:	00017100 	andeq	r7, r1, r0, lsl #2
 2a4:	00480e00 	subeq	r0, r8, r0, lsl #28
 2a8:	03720000 	cmneq	r2, #0, 0
 2ac:	010d0000 	mrseq	r0, (UNDEF: 13)
 2b0:	280c0550 	stmdacs	ip, {r4, r6, r8, sl}
 2b4:	0d202000 	stceq	0, cr2, [r0, #-0]
 2b8:	31055101 	tstcc	r5, r1, lsl #2
 2bc:	245001f3 	ldrbcs	r0, [r0], #-499	; 0xfffffe0d
 2c0:	af080000 	svcge	0x00080000
 2c4:	01000002 	tsteq	r0, r2
 2c8:	00000622 	andeq	r0, r0, r2, lsr #12
 2cc:	00280000 	eoreq	r0, r8, r0
 2d0:	9c010000 	stcls	0, cr0, [r1], {-0}
 2d4:	00000309 	andeq	r0, r0, r9, lsl #6
 2d8:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 2dc:	1b220100 	blne	8806e4 <gpio_set_input+0x8805c8>
 2e0:	0000002c 	andeq	r0, r0, ip, lsr #32
 2e4:	0000019a 	muleq	r0, sl, r1
 2e8:	00000196 	muleq	r0, r6, r1
 2ec:	0000200e 	andeq	r2, r0, lr
 2f0:	00037200 	andeq	r7, r3, r0, lsl #4
 2f4:	50010d00 	andpl	r0, r1, r0, lsl #26
 2f8:	001c0c05 	andseq	r0, ip, r5, lsl #24
 2fc:	010d2020 	tsteq	sp, r0, lsr #32
 300:	f3310551 	vqrshl.u64	q0, <illegal reg q0.5>, <illegal reg q0.5>
 304:	00245001 	eoreq	r5, r4, r1
 308:	01330800 	teqeq	r3, r0, lsl #16
 30c:	1d010000 	stcne	0, cr0, [r1, #-0]
 310:	00010c06 	andeq	r0, r1, r6, lsl #24
 314:	00001000 	andeq	r1, r0, r0
 318:	4a9c0100 	bmi	fe700720 <gpio_set_input+0xfe700604>
 31c:	09000003 	stmdbeq	r0, {r0, r1}
 320:	006e6970 	rsbeq	r6, lr, r0, ror r9
 324:	2c1f1d01 	ldccs	13, cr1, [pc], {1}
 328:	bf000000 	svclt	0x00000000
 32c:	bb000001 	bllt	c <.debug_info+0xc>
 330:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 334:	00000118 	andeq	r0, r0, r8, lsl r1
 338:	000000fe 	strdeq	r0, [r0], -lr
 33c:	0350010d 	cmpeq	r0, #1073741827	; 0x40000003
 340:	0d5001f3 	ldfeqe	f0, [r0, #-972]	; 0xfffffc34
 344:	31015101 	tstcc	r1, r1, lsl #2
 348:	50110000 	andspl	r0, r1, r0
 34c:	02000000 	andeq	r0, r0, #0, 0
 350:	005d1c88 	subseq	r1, sp, r8, lsl #25
 354:	66030000 	strvs	r0, [r3], -r0
 358:	12000003 	andne	r0, r0, #3, 0
 35c:	88020078 	stmdahi	r2, {r3, r4, r5, r6}
 360:	00005d2f 	andeq	r5, r0, pc, lsr #26
 364:	6f130000 	svcvs	0x00130000
 368:	6f000000 	svcvs	0x00000000
 36c:	02000000 	andeq	r0, r0, #0, 0
 370:	5a130a78 	bpl	4c29e8 <gpio_set_input+0x4c28cc>
 374:	5a000000 	bpl	8 <.debug_info+0x8>
 378:	02000000 	andeq	r0, r0, #0, 0
 37c:	Address 0x000000000000037c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_set_input+0x2bff90>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <gpio_set_input+0xe83724>
  30:	0b390b3b 	bleq	e42d24 <gpio_set_input+0xe42c08>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	3e010405 	cdpcc	4, 0, cr0, cr1, cr5, {0}
  3c:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
  40:	3b0b3a13 	blcc	2ce894 <gpio_set_input+0x2ce778>
  44:	010b390b 	tsteq	fp, fp, lsl #18
  48:	06000013 			; <UNDEFINED> instruction: 0x06000013
  4c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  50:	00000b1c 	andeq	r0, r0, ip, lsl fp
  54:	03002807 	movweq	r2, #2055	; 0x807
  58:	00061c0e 	andeq	r1, r6, lr, lsl #24
  5c:	012e0800 			; <UNDEFINED> instruction: 0x012e0800
  60:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  64:	0b3b0b3a 	bleq	ec2d54 <gpio_set_input+0xec2c38>
  68:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  6c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  70:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  74:	00130119 	andseq	r0, r3, r9, lsl r1
  78:	00050900 	andeq	r0, r5, r0, lsl #18
  7c:	0b3a0803 	bleq	e82090 <gpio_set_input+0xe81f74>
  80:	0b390b3b 	bleq	e42d74 <gpio_set_input+0xe42c58>
  84:	17021349 	strne	r1, [r2, -r9, asr #6]
  88:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  8c:	00050a00 	andeq	r0, r5, r0, lsl #20
  90:	0b3a0e03 	bleq	e838a4 <gpio_set_input+0xe83788>
  94:	0b390b3b 	bleq	e42d88 <gpio_set_input+0xe42c6c>
  98:	17021349 	strne	r1, [r2, -r9, asr #6]
  9c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  a0:	00340b00 	eorseq	r0, r4, r0, lsl #22
  a4:	0b3a0e03 	bleq	e838b8 <gpio_set_input+0xe8379c>
  a8:	0b390b3b 	bleq	e42d9c <gpio_set_input+0xe42c80>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  b4:	82890c00 	addhi	r0, r9, #0, 24
  b8:	01110101 	tsteq	r1, r1, lsl #2
  bc:	13011331 	movwne	r1, #4913	; 0x1331
  c0:	8a0d0000 	bhi	3400c8 <gpio_set_input+0x33ffac>
  c4:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
  c8:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
  cc:	890e0000 	stmdbhi	lr, {}	; <UNPREDICTABLE>
  d0:	11010182 	smlabbne	r1, r2, r1, r0
  d4:	00133101 	andseq	r3, r3, r1, lsl #2
  d8:	012e0f00 			; <UNDEFINED> instruction: 0x012e0f00
  dc:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  e0:	0b3b0b3a 	bleq	ec2dd0 <gpio_set_input+0xec2cb4>
  e4:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  e8:	01111349 	tsteq	r1, r9, asr #6
  ec:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  f0:	01194297 			; <UNDEFINED> instruction: 0x01194297
  f4:	10000013 	andne	r0, r0, r3, lsl r0
  f8:	00018289 	andeq	r8, r1, r9, lsl #5
  fc:	13310111 	teqne	r1, #1073741828	; 0x40000004
 100:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
 104:	3a0e0301 	bcc	380d10 <gpio_set_input+0x380bf4>
 108:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 10c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 110:	010b2013 	tsteq	fp, r3, lsl r0
 114:	12000013 	andne	r0, r0, #19, 0
 118:	08030005 	stmdaeq	r3, {r0, r2}
 11c:	0b3b0b3a 	bleq	ec2e0c <gpio_set_input+0xec2cf0>
 120:	13490b39 	movtne	r0, #39737	; 0x9b39
 124:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
 128:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 12c:	030e6e19 	movweq	r6, #60953	; 0xee19
 130:	3b0b3a0e 	blcc	2ce970 <gpio_set_input+0x2ce854>
 134:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	000000a4 	andeq	r0, r0, r4, lsr #1
   8:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   c:	f0500001 			; <UNDEFINED> instruction: 0xf0500001
  10:	0c000000 	stceq	0, cr0, [r0], {-0}
  14:	04000001 	streq	r0, [r0], #-1
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	0000a400 	andeq	sl, r0, r0, lsl #8
  2c:	0000e800 	andeq	lr, r0, r0, lsl #16
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	000000e8 	andeq	r0, r0, r8, ror #1
  38:	0000010c 	andeq	r0, r0, ip, lsl #2
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  4c:	000000d8 	ldrdeq	r0, [r0], -r8
  50:	0000010c 	andeq	r0, r0, ip, lsl #2
  54:	00560001 	subseq	r0, r6, r1
	...
  60:	0000e400 	andeq	lr, r0, r0, lsl #8
  64:	00010c00 	andeq	r0, r1, r0, lsl #24
  68:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
  74:	00ec0000 	rsceq	r0, ip, r0
  78:	010c0000 	mrseq	r0, (UNDEF: 12)
  7c:	00010000 	andeq	r0, r1, r0
  80:	00000057 	andeq	r0, r0, r7, asr r0
	...
  90:	00006c00 	andeq	r6, r0, r0, lsl #24
  94:	00008400 	andeq	r8, r0, r0, lsl #8
  98:	50000100 	andpl	r0, r0, r0, lsl #2
  9c:	00000084 	andeq	r0, r0, r4, lsl #1
  a0:	00000098 	muleq	r0, r8, r0
  a4:	98540001 	ldmdals	r4, {r0}^
  a8:	9c000000 	stcls	0, cr0, [r0], {-0}
  ac:	01000000 	mrseq	r0, (UNDEF: 0)
  b0:	009c5000 	addseq	r5, ip, r0
  b4:	00a40000 	adceq	r0, r4, r0
  b8:	00040000 	andeq	r0, r4, r0
  bc:	9f5001f3 	svcls	0x005001f3
	...
  cc:	0000011c 	andeq	r0, r0, ip, lsl r1
  d0:	00000127 	andeq	r0, r0, r7, lsr #2
  d4:	27500001 	ldrbcs	r0, [r0, -r1]
  d8:	2c000001 	stccs	0, cr0, [r0], {1}
  dc:	04000001 	streq	r0, [r0], #-1
  e0:	5001f300 	andpl	pc, r1, r0, lsl #6
  e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  f4:	00005000 	andeq	r5, r0, r0
  f8:	00005f00 	andeq	r5, r0, r0, lsl #30
  fc:	50000100 	andpl	r0, r0, r0, lsl #2
 100:	0000005f 	andeq	r0, r0, pc, asr r0
 104:	00000064 	andeq	r0, r0, r4, rrx
 108:	01f30004 	mvnseq	r0, r4
 10c:	00649f50 	rsbeq	r9, r4, r0, asr pc
 110:	00670000 	rsbeq	r0, r7, r0
 114:	00010000 	andeq	r0, r1, r0
 118:	00006750 	andeq	r6, r0, r0, asr r7
 11c:	00006c00 	andeq	r6, r0, r0, lsl #24
 120:	f3000400 	vshl.u8	d0, d0, d0
 124:	009f5001 	addseq	r5, pc, r1
	...
 134:	50000000 	andpl	r0, r0, r0
 138:	5f000000 	svcpl	0x00000000
 13c:	01000000 	mrseq	r0, (UNDEF: 0)
 140:	005f5100 	subseq	r5, pc, r0, lsl #2
 144:	00640000 	rsbeq	r0, r4, r0
 148:	00040000 	andeq	r0, r4, r0
 14c:	9f5101f3 	svcls	0x005101f3
 150:	00000064 	andeq	r0, r0, r4, rrx
 154:	00000067 	andeq	r0, r0, r7, rrx
 158:	67510001 	ldrbvs	r0, [r1, -r1]
 15c:	6c000000 	stcvs	0, cr0, [r0], {-0}
 160:	04000000 	streq	r0, [r0], #-0
 164:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 168:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 174:	00002800 	andeq	r2, r0, r0, lsl #16
 178:	00004400 	andeq	r4, r0, r0, lsl #8
 17c:	50000100 	andpl	r0, r0, r0, lsl #2
 180:	00000044 	andeq	r0, r0, r4, asr #32
 184:	00000050 	andeq	r0, r0, r0, asr r0
 188:	01f30004 	mvnseq	r0, r4
 18c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 19c:	001c0000 	andseq	r0, ip, r0
 1a0:	00010000 	andeq	r0, r1, r0
 1a4:	00001c50 	andeq	r1, r0, r0, asr ip
 1a8:	00002800 	andeq	r2, r0, r0, lsl #16
 1ac:	f3000400 	vshl.u8	d0, d0, d0
 1b0:	009f5001 	addseq	r5, pc, r1
	...
 1bc:	0c000000 	stceq	0, cr0, [r0], {-0}
 1c0:	17000001 	strne	r0, [r0, -r1]
 1c4:	01000001 	tsteq	r0, r1
 1c8:	01175000 	tsteq	r7, r0
 1cc:	011c0000 	tsteq	ip, r0
 1d0:	00040000 	andeq	r0, r4, r0
 1d4:	9f5001f3 	svcls	0x005001f3
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000012c 	andeq	r0, r0, ip, lsr #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001c5 	andeq	r0, r0, r5, asr #3
   4:	00cb0003 	sbceq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  20:	75792f73 	ldrbvc	r2, [r9, #-3955]!	; 0xfffff08d
  24:	706e6978 	rsbvc	r6, lr, r8, ror r9
  28:	472f6965 	strmi	r6, [pc, -r5, ror #18]!
  2c:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  30:	73632f62 	cmnvc	r3, #392	; 0x188
  34:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  38:	7733322d 	ldrvc	r3, [r3, -sp, lsr #4]!
  3c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffea0 <gpio_set_input+0xfffffd84>
  40:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  44:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  48:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  4c:	73752f00 	cmnvc	r5, #0, 30
  50:	6f6c2f72 	svcvs	0x006c2f72
  54:	2f6c6163 	svccs	0x006c6163
  58:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
  5c:	612f7261 			; <UNDEFINED> instruction: 0x612f7261
  60:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  64:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  68:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  6c:	7365742d 	cmnvc	r5, #754974720	; 0x2d000000
  70:	2d392f74 	ldccs	15, cr2, [r9, #-464]!	; 0xfffffe30
  74:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  78:	632d3471 			; <UNDEFINED> instruction: 0x632d3471
  7c:	37303173 			; <UNDEFINED> instruction: 0x37303173
  80:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  84:	63672f62 	cmnvs	r7, #392	; 0x188
  88:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  8c:	6f6e2d6d 	svcvs	0x006e2d6d
  90:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  94:	2f696261 	svccs	0x00696261
  98:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  9c:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  a0:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  a4:	67000065 	strvs	r0, [r0, -r5, rrx]
  a8:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
  ac:	00000063 	andeq	r0, r0, r3, rrx
  b0:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  b4:	0100682e 	tsteq	r0, lr, lsr #16
  b8:	74730000 	ldrbtvc	r0, [r3], #-0
  bc:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  c0:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  c4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  c8:	70670000 	rsbvc	r0, r7, r0
  cc:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  d0:	00000100 	andeq	r0, r0, r0, lsl #2
  d4:	00200500 	eoreq	r0, r0, r0, lsl #10
  d8:	00000205 	andeq	r0, r0, r5, lsl #4
  dc:	21030000 	mrscs	r0, (UNDEF: 3)
  e0:	13050501 	movwne	r0, #21761	; 0x5501
  e4:	01060705 	tsteq	r6, r5, lsl #14
  e8:	05652005 	strbeq	r2, [r5, #-5]!
  ec:	06310605 	ldrteq	r0, [r1], -r5, lsl #12
  f0:	2f010566 	svccs	0x00010566
  f4:	4d062105 	stfmis	f2, [r6, #-20]	; 0xffffffec
  f8:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  fc:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 100:	05056521 	streq	r6, [r5, #-1313]	; 0xfffffadf
 104:	66063106 	strvs	r3, [r6], -r6, lsl #2
 108:	05310105 	ldreq	r0, [r1, #-261]!	; 0xfffffefb
 10c:	064d062b 	strbeq	r0, [sp], -fp, lsr #12
 110:	06050501 	streq	r0, [r5], -r1, lsl #10
 114:	0607052f 	streq	r0, [r7], -pc, lsr #10
 118:	06090501 	streq	r0, [r9], -r1, lsl #10
 11c:	062e064b 	strteq	r0, [lr], -fp, asr #12
 120:	06010530 			; <UNDEFINED> instruction: 0x06010530
 124:	061d052f 	ldreq	r0, [sp], -pc, lsr #10
 128:	052e0d03 	streq	r0, [lr, #-3331]!	; 0xfffff2fd
 12c:	05051303 	streq	r1, [r5, #-771]	; 0xfffffcfd
 130:	1d050106 	stfnes	f0, [r5, #-24]	; 0xffffffe8
 134:	06030565 	streq	r0, [r3], -r5, ror #10
 138:	0615054f 	ldreq	r0, [r5], -pc, asr #10
 13c:	26052e01 	strcs	r2, [r5], -r1, lsl #28
 140:	4a36052e 	bmi	d81600 <gpio_set_input+0xd814e4>
 144:	34050204 	strcc	r0, [r5], #-516	; 0xfffffdfc
 148:	2e3f0306 	cdpcs	3, 3, cr0, cr15, cr6, {0}
 14c:	01050104 	tsteq	r5, r4, lsl #2
 150:	01430306 	cmpeq	r3, r6, lsl #6
 154:	05291005 	streq	r1, [r9, #-5]!
 158:	3c053301 	stccc	3, cr3, [r5], {1}
 15c:	05054c06 	streq	r4, [r5, #-3078]	; 0xfffff3fa
 160:	06070513 			; <UNDEFINED> instruction: 0x06070513
 164:	653c0501 	ldrvs	r0, [ip, #-1281]!	; 0xfffffaff
 168:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 16c:	01060805 	tsteq	r6, r5, lsl #16
 170:	4b060505 	blmi	18158c <gpio_set_input+0x181470>
 174:	01062705 	tsteq	r6, r5, lsl #14
 178:	05662005 	strbeq	r2, [r6, #-5]!
 17c:	05054a0e 	streq	r4, [r5, #-2574]	; 0xfffff5f2
 180:	1b052f06 	blne	14bda0 <gpio_set_input+0x14bc84>
 184:	0e050106 	adfeqs	f0, f5, f6
 188:	0605054a 	streq	r0, [r5], -sl, asr #10
 18c:	0619052f 	ldreq	r0, [r9], -pc, lsr #10
 190:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 194:	12053006 	andne	r3, r5, #6, 0
 198:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 19c:	05052e1e 	streq	r2, [r5, #-3614]	; 0xfffff1e2
 1a0:	6701052e 	strvs	r0, [r1, -lr, lsr #10]
 1a4:	03062405 	movweq	r2, #25605	; 0x6405
 1a8:	01064a48 	tsteq	r6, r8, asr #20
 1ac:	2f060505 	svccs	0x00060505
 1b0:	4b060105 	blmi	1805cc <gpio_set_input+0x1804b0>
 1b4:	03062305 	movweq	r2, #25349	; 0x6305
 1b8:	01062e1f 	tsteq	r6, pc, lsl lr
 1bc:	30060305 	andcc	r0, r6, r5, lsl #6
 1c0:	4b060105 	blmi	1805dc <gpio_set_input+0x1804c0>
 1c4:	01000202 	tsteq	r0, r2, lsl #4
 1c8:	Address 0x00000000000001c8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f697067 	svcvs	0x00697067
   4:	726c635f 	rsbvc	r6, ip, #2080374785	; 0x7c000001
   8:	68730030 	ldmdavs	r3!, {r4, r5}^
   c:	00746669 	rsbseq	r6, r4, r9, ror #12
  10:	6f697067 	svcvs	0x00697067
  14:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
  18:	70670030 	rsbvc	r0, r7, r0, lsr r0
  1c:	775f6f69 	ldrbvc	r6, [pc, -r9, ror #30]
  20:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
  24:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  28:	73665f6f 	cmnvc	r6, #444	; 0x1bc
  2c:	00306c65 	eorseq	r6, r0, r5, ror #24
  30:	4f495047 	svcmi	0x00495047
  34:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  38:	554f5f43 	strbpl	r5, [pc, #-3907]	; fffff0fd <gpio_set_input+0xffffefe1>
  3c:	54555054 	ldrbpl	r5, [r5], #-84	; 0xffffffac
  40:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  44:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  48:	415f434e 	cmpmi	pc, lr, asr #6
  4c:	0033544c 	eorseq	r5, r3, ip, asr #8
  50:	5f564544 	svcpl	0x00564544
  54:	334c4156 	movtcc	r4, #49494	; 0xc156
  58:	55500032 	ldrbpl	r0, [r0, #-50]	; 0xffffffce
  5c:	00323354 	eorseq	r3, r2, r4, asr r3
  60:	6f697067 	svcvs	0x00697067
  64:	6165725f 	cmnvs	r5, pc, asr r2
  68:	64610064 	strbtvs	r0, [r1], #-100	; 0xffffff9c
  6c:	47007264 	strmi	r7, [r0, -r4, ror #4]
  70:	32335445 	eorscc	r5, r3, #1157627904	; 0x45000000
  74:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  78:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  7c:	415f434e 	cmpmi	pc, lr, asr #6
  80:	0030544c 	eorseq	r5, r0, ip, asr #8
  84:	4f495047 	svcmi	0x00495047
  88:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  8c:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  90:	47003154 	smlsdmi	r0, r4, r1, r3
  94:	5f4f4950 	svcpl	0x004f4950
  98:	434e5546 	movtmi	r5, #58694	; 0xe546
  9c:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  a0:	552f0032 	strpl	r0, [pc, #-50]!	; 76 <.debug_str+0x76>
  a4:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  a8:	7875792f 	ldmdavc	r5!, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr}^
  ac:	65706e69 	ldrbvs	r6, [r0, #-3689]!	; 0xfffff197
  b0:	69472f69 	stmdbvs	r7, {r0, r3, r5, r6, r8, r9, sl, fp, sp}^
  b4:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  b8:	3173632f 	cmncc	r3, pc, lsr #6
  bc:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  c0:	69773332 	ldmdbvs	r7!, {r1, r4, r5, r8, r9, ip, sp}^
  c4:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  c8:	00697062 	rsbeq	r7, r9, r2, rrx
  cc:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  d0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  d4:	61686320 	cmnvs	r8, r0, lsr #6
  d8:	50470072 	subpl	r0, r7, r2, ror r0
  dc:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  e0:	5f434e55 	svcpl	0x00434e55
  e4:	35544c41 	ldrbcc	r4, [r4, #-3137]	; 0xfffff3bf
  e8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  ec:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  f0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  f4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  f8:	7300746e 	movwvc	r7, #1134	; 0x46e
  fc:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 100:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 104:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 108:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 10c:	70670074 	rsbvc	r0, r7, r4, ror r0
 110:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 114:	695f7465 	ldmdbvs	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 118:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0xffffff92
 11c:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 120:	5f323374 	svcpl	0x00323374
 124:	70670074 	rsbvc	r0, r7, r4, ror r0
 128:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 12c:	6f5f7465 	svcvs	0x005f7465
 130:	67006666 	strvs	r6, [r0, -r6, ror #12]
 134:	5f6f6970 	svcpl	0x006f6970
 138:	5f746573 	svcpl	0x00746573
 13c:	7074756f 	rsbsvc	r7, r4, pc, ror #10
 140:	67007475 	smlsdxvs	r0, r5, r4, r7
 144:	5f6f6970 	svcpl	0x006f6970
 148:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 14c:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
 150:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 154:	2064656e 	rsbcs	r6, r4, lr, ror #10
 158:	00746e69 	rsbseq	r6, r4, r9, ror #28
 15c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 160:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 164:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 168:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 16c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 170:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 174:	5f6f6970 	svcpl	0x006f6970
 178:	3076656c 	rsbscc	r6, r6, ip, ror #10
 17c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 180:	6f6c2067 	svcvs	0x006c2067
 184:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 188:	4700746e 	strmi	r7, [r0, -lr, ror #8]
 18c:	5f4f4950 	svcpl	0x004f4950
 190:	434e5546 	movtmi	r5, #58694	; 0xe546
 194:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
 198:	616d0034 	cmnvs	sp, r4, lsr r0
 19c:	47006b73 	smlsdxmi	r0, r3, fp, r6
 1a0:	5f4f4950 	svcpl	0x004f4950
 1a4:	45534142 	ldrbmi	r4, [r3, #-322]	; 0xfffffebe
 1a8:	6f687300 	svcvs	0x00687300
 1ac:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1b0:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 1b4:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
 1b8:	6f6c0063 	svcvs	0x006c0063
 1bc:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1c0:	7300746e 	movwvc	r7, #1134	; 0x46e
 1c4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1c8:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1cc:	47007261 	strmi	r7, [r0, -r1, ror #4]
 1d0:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 1d4:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 1d8:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 1dc:	31303220 	teqcc	r0, r0, lsr #4
 1e0:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 1e4:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 1e8:	61656c65 	cmnvs	r5, r5, ror #24
 1ec:	20296573 	eorcs	r6, r9, r3, ror r5
 1f0:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 1f4:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 1f8:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 1fc:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 200:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 204:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 208:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 20c:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 210:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 214:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 218:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 21c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 220:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 224:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 228:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 22c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 230:	36373131 			; <UNDEFINED> instruction: 0x36373131
 234:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 238:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 23c:	616f6c66 	cmnvs	pc, r6, ror #24
 240:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 244:	6f733d69 	svcvs	0x00733d69
 248:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 24c:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 250:	616d2d20 	cmnvs	sp, r0, lsr #26
 254:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 258:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 25c:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 260:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 264:	4f2d2062 	svcmi	0x002d2062
 268:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 26c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 270:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 274:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 278:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 27c:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 280:	00676e69 	rsbeq	r6, r7, r9, ror #28
 284:	4f495047 	svcmi	0x00495047
 288:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 28c:	4e495f43 	cdpmi	15, 4, cr5, cr9, cr3, {2}
 290:	00545550 	subseq	r5, r4, r0, asr r5
 294:	6f697067 	svcvs	0x00697067
 298:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 29c:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 2a0:	6f697463 	svcvs	0x00697463
 2a4:	7566006e 	strbvc	r0, [r6, #-110]!	; 0xffffff92
 2a8:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 2ac:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
 2b0:	5f6f6970 	svcpl	0x006f6970
 2b4:	5f746573 	svcpl	0x00746573
 2b8:	Address 0x00000000000002b8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <gpio_set_input+0x80a4d4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000028 	andeq	r0, r0, r8, lsr #32
  20:	84080e48 	strhi	r0, [r8], #-3656	; 0xfffff1b8
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000028 	andeq	r0, r0, r8, lsr #32
  34:	00000028 	andeq	r0, r0, r8, lsr #32
  38:	84080e48 	strhi	r0, [r8], #-3656	; 0xfffff1b8
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000014 	andeq	r0, r0, r4, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000050 	andeq	r0, r0, r0, asr r0
  4c:	0000001c 	andeq	r0, r0, ip, lsl r0
  50:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  54:	00018e02 	andeq	r8, r1, r2, lsl #28
  58:	00000018 	andeq	r0, r0, r8, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	0000006c 	andeq	r0, r0, ip, rrx
  64:	00000038 	andeq	r0, r0, r8, lsr r0
  68:	84080e48 	strhi	r0, [r8], #-3656	; 0xfffff1b8
  6c:	4e018e02 	cdpmi	14, 0, cr8, cr1, cr2, {0}
  70:	cec4000e 	cdpgt	0, 12, cr0, cr4, cr14, {0}
  74:	0000001c 	andeq	r0, r0, ip, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	000000a4 	andeq	r0, r0, r4, lsr #1
  80:	00000068 	andeq	r0, r0, r8, rrx
  84:	84180e48 	ldrhi	r0, [r8], #-3656	; 0xfffff1b8
  88:	86058506 	strhi	r8, [r5], -r6, lsl #10
  8c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  90:	00018e02 	andeq	r8, r1, r2, lsl #28
  94:	00000014 	andeq	r0, r0, r4, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	0000010c 	andeq	r0, r0, ip, lsl #2
  a0:	00000010 	andeq	r0, r0, r0, lsl r0
  a4:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a8:	00018e02 	andeq	r8, r1, r2, lsl #28
  ac:	00000014 	andeq	r0, r0, r4, lsl r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	0000011c 	andeq	r0, r0, ip, lsl r1
  b8:	00000010 	andeq	r0, r0, r0, lsl r0
  bc:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  c0:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_set_input+0x12cd710>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_set_input+0x46314>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcpy>:
   0:	e3a03000 	mov	r3, #0, 0
   4:	e1530002 	cmp	r3, r2
   8:	212fff1e 	bxcs	lr
   c:	e7d1c003 	ldrb	ip, [r1, r3]
  10:	e7c0c003 	strb	ip, [r0, r3]
  14:	e2833001 	add	r3, r3, #1, 0
  18:	eafffff9 	b	4 <memcpy+0x4>

0000001c <memcpy_end>:
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000012f 	andeq	r0, r0, pc, lsr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d7 	ldrdeq	r0, [r0], -r7
  10:	0000930c 	andeq	r9, r0, ip, lsl #6
  14:	00000700 	andeq	r0, r0, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002000 	andeq	r2, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10200 	ldrbne	r0, [r1, r0, lsl #4]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	6f070404 	svcvs	0x00070404
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00cb0601 	sbceq	r0, fp, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000b805 	andeq	fp, r0, r5, lsl #16
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000c2 	andeq	r0, r0, r2, asr #1
  54:	a3050804 	movwge	r0, #22532	; 0x5804
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00310801 	eorseq	r0, r1, r1, lsl #16
  60:	5b050000 	blpl	140068 <memcpy_end+0x14004c>
  64:	04000000 	streq	r0, [r0], #-0
  68:	00510702 	subseq	r0, r1, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00003f07 	andeq	r3, r0, r7, lsl #30
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	0000007c 	andeq	r0, r0, ip, ror r0
  7c:	64070406 	strvs	r0, [r7], #-1030	; 0xfffffbfa
  80:	01000000 	mrseq	r0, (UNDEF: 0)
  84:	001c0629 	andseq	r0, ip, r9, lsr #12
  88:	00040000 	andeq	r0, r4, r0
  8c:	9c010000 	stcls	0, cr0, [r1], {-0}
  90:	0000b108 	andeq	fp, r0, r8, lsl #2
  94:	07070100 	streq	r0, [r7, -r0, lsl #2]
  98:	0000007c 	andeq	r0, r0, ip, ror r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	011f9c01 	tsteq	pc, r1, lsl #24
  a8:	64090000 	strvs	r0, [r9], #-0
  ac:	01007473 	tsteq	r0, r3, ror r4
  b0:	007c1407 	rsbseq	r1, ip, r7, lsl #8
  b4:	50010000 	andpl	r0, r1, r0
  b8:	63727309 	cmnvs	r2, #603979776	; 0x24000000
  bc:	25070100 	strcs	r0, [r7, #-256]	; 0xffffff00
  c0:	0000011f 	andeq	r0, r0, pc, lsl r1
  c4:	8c0a5101 	stfhis	f5, [sl], {1}
  c8:	01000001 	tsteq	r0, r1
  cc:	002c3107 	eoreq	r3, ip, r7, lsl #2
  d0:	52010000 	andpl	r0, r1, #0, 0
  d4:	0000000b 	andeq	r0, r0, fp
  d8:	00001c00 	andeq	r1, r0, r0, lsl #24
  dc:	00640c00 	rsbeq	r0, r4, r0, lsl #24
  e0:	26182001 	ldrcs	r2, [r8], -r1
  e4:	02000001 	andeq	r0, r0, #1, 0
  e8:	00000000 	andeq	r0, r0, r0
  ec:	0c000000 	stceq	0, cr0, [r0], {-0}
  f0:	21010073 	tstcs	r1, r3, ror r0
  f4:	00012c1e 	andeq	r2, r1, lr, lsl ip
  f8:	00001700 	andeq	r1, r0, r0, lsl #14
  fc:	00001500 	andeq	r1, r0, r0, lsl #10
 100:	00000b00 	andeq	r0, r0, r0, lsl #22
 104:	001c0000 	andseq	r0, ip, r0
 108:	690c0000 	stmdbvs	ip, {}	; <UNPREDICTABLE>
 10c:	16220100 	strtne	r0, [r2], -r0, lsl #2
 110:	00000038 	andeq	r0, r0, r8, lsr r0
 114:	0000002e 	andeq	r0, r0, lr, lsr #32
 118:	0000002a 	andeq	r0, r0, sl, lsr #32
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	00012504 	andeq	r2, r1, r4, lsl #10
 124:	040d0e00 	streq	r0, [sp], #-3584	; 0xfffff200
 128:	0000005b 	andeq	r0, r0, fp, asr r0
 12c:	0062040d 	rsbeq	r0, r2, sp, lsl #8
 130:	Address 0x0000000000000130 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memcpy_end+0x2c0090>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memcpy_end+0x380c0c>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memcpy_end+0xf82c48>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b0b000f 	bleq	2c0084 <memcpy_end+0x2c0068>
  44:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  48:	03193f00 	tsteq	r9, #0, 30
  4c:	3b0b3a0e 	blcc	2ce88c <memcpy_end+0x2ce870>
  50:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  54:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  58:	97184006 	ldrls	r4, [r8, -r6]
  5c:	00001942 	andeq	r1, r0, r2, asr #18
  60:	3f012e08 	svccc	0x00012e08
  64:	3a0e0319 	bcc	380cd0 <memcpy_end+0x380cb4>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  70:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  74:	97184006 	ldrls	r4, [r8, -r6]
  78:	13011942 	movwne	r1, #6466	; 0x1942
  7c:	05090000 	streq	r0, [r9, #-0]
  80:	3a080300 	bcc	200c88 <memcpy_end+0x200c6c>
  84:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  88:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  8c:	0a000018 	beq	f4 <memcpy_end+0xd8>
  90:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  94:	0b3b0b3a 	bleq	ec2d84 <memcpy_end+0xec2d68>
  98:	13490b39 	movtne	r0, #39737	; 0x9b39
  9c:	00001802 	andeq	r1, r0, r2, lsl #16
  a0:	11010b0b 	tstne	r1, fp, lsl #22
  a4:	00061201 	andeq	r1, r6, r1, lsl #4
  a8:	00340c00 	eorseq	r0, r4, r0, lsl #24
  ac:	0b3a0803 	bleq	e820c0 <memcpy_end+0xe820a4>
  b0:	0b390b3b 	bleq	e42da4 <memcpy_end+0xe42d88>
  b4:	17021349 	strne	r1, [r2, -r9, asr #6]
  b8:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  bc:	000f0d00 	andeq	r0, pc, r0, lsl #26
  c0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  c4:	260e0000 	strcs	r0, [lr], -r0
  c8:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000002 	andeq	r0, r0, r2
   4:	001c0000 	andseq	r0, ip, r0
   8:	00010000 	andeq	r0, r1, r0
   c:	00000050 	andeq	r0, r0, r0, asr r0
  10:	00000000 	andeq	r0, r0, r0
  14:	00000300 	andeq	r0, r0, r0, lsl #6
  18:	1c000000 	stcne	0, cr0, [r0], {-0}
  1c:	01000000 	mrseq	r0, (UNDEF: 0)
  20:	00005100 	andeq	r5, r0, r0, lsl #2
  24:	00000000 	andeq	r0, r0, r0
  28:	00050000 	andeq	r0, r5, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00040000 	andeq	r0, r4, r0
  34:	00020000 	andeq	r0, r2, r0
  38:	00049f30 	andeq	r9, r4, r0, lsr pc
  3c:	001c0000 	andseq	r0, ip, r0
  40:	00010000 	andeq	r0, r1, r0
  44:	00000053 	andeq	r0, r0, r3, asr r0
  48:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000f5 	strdeq	r0, [r0], -r5
   4:	008b0003 	addeq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <memcpy_end+0xffffffa9>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <memcpy_end+0xfffffe44>
  28:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  2c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  30:	2f72616c 	svccs	0x0072616c
  34:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  40:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  44:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  48:	3130322d 	teqcc	r0, sp, lsr #4
  4c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  50:	30317363 	eorscc	r7, r1, r3, ror #6
  54:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffff80 <memcpy_end+0xffffff64>
  58:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  5c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  60:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  64:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  68:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  6c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  70:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  74:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  78:	00006564 	andeq	r6, r0, r4, ror #10
  7c:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  80:	632e7970 			; <UNDEFINED> instruction: 0x632e7970
  84:	00000100 	andeq	r0, r0, r0, lsl #2
  88:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
  8c:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
  90:	00000200 	andeq	r0, r0, r0, lsl #4
  94:	00390500 	eorseq	r0, r9, r0, lsl #10
  98:	00000205 	andeq	r0, r0, r5, lsl #4
  9c:	05180000 	ldreq	r0, [r8, #-0]
  a0:	01190309 	tsteq	r9, r9, lsl #6
  a4:	0d051313 	stceq	3, cr1, [r5, #-76]	; 0xffffffb4
  a8:	06160501 	ldreq	r0, [r6], -r1, lsl #10
  ac:	001d0501 	andseq	r0, sp, r1, lsl #10
  b0:	06010402 	streq	r0, [r1], -r2, lsl #8
  b4:	0009052e 	andeq	r0, r9, lr, lsr #10
  b8:	06010402 	streq	r0, [r1], -r2, lsl #8
  bc:	000d0501 	andeq	r0, sp, r1, lsl #10
  c0:	06030402 	streq	r0, [r3], -r2, lsl #8
  c4:	0015054b 	andseq	r0, r5, fp, asr #10
  c8:	06030402 	streq	r0, [r3], -r2, lsl #8
  cc:	00120501 	andseq	r0, r2, r1, lsl #10
  d0:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
  d4:	02002905 	andeq	r2, r0, #81920	; 0x14000
  d8:	2d060304 	stccs	3, cr0, [r6, #-16]
  dc:	02002a05 	andeq	r2, r0, #20480	; 0x5000
  e0:	01060304 	tsteq	r6, r4, lsl #6
  e4:	03040200 	movweq	r0, #16896	; 0x4200
  e8:	0617052e 	ldreq	r0, [r7], -lr, lsr #10
  ec:	01190535 	tsteq	r9, r5, lsr r5
  f0:	01060105 	tsteq	r6, r5, lsl #2
  f4:	01000202 	tsteq	r0, r2, lsl #4
  f8:	Address 0x00000000000000f8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	2f00745f 	svccs	0x0000745f
   8:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
   c:	75792f73 	ldrbvc	r2, [r9, #-3955]!	; 0xfffff08d
  10:	706e6978 	rsbvc	r6, lr, r8, ror r9
  14:	472f6965 	strmi	r6, [pc, -r5, ror #18]!
  18:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  1c:	73632f62 	cmnvc	r3, #392	; 0x188
  20:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  24:	7733322d 	ldrvc	r3, [r3, -sp, lsr #4]!
  28:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffe8c <memcpy_end+0xfffffe70>
  2c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  30:	736e7500 	cmnvc	lr, #0, 10
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  38:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  3c:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  50:	6f687300 	svcvs	0x00687300
  54:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  58:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  5c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  60:	00746e69 	rsbseq	r6, r4, r9, ror #28
  64:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  68:	655f7970 	ldrbvs	r7, [pc, #-2416]	; fffff700 <memcpy_end+0xfffff6e4>
  6c:	7500646e 	strvc	r6, [r0, #-1134]	; 0xfffffb92
  70:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  74:	2064656e 	rsbcs	r6, r4, lr, ror #10
  78:	00746e69 	rsbseq	r6, r4, r9, ror #28
  7c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  80:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  84:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  88:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  8c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  90:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  94:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  98:	656d2f63 	strbvs	r2, [sp, #-3939]!	; 0xfffff09d
  9c:	7970636d 	ldmdbvc	r0!, {r0, r2, r3, r5, r6, r8, r9, sp, lr}^
  a0:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
  a4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  ac:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b0:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  b4:	00797063 	rsbseq	r7, r9, r3, rrx
  b8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  bc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  c0:	6f6c0074 	svcvs	0x006c0074
  c4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  c8:	7300746e 	movwvc	r7, #1134	; 0x46e
  cc:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  d0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  d4:	47007261 	strmi	r7, [r0, -r1, ror #4]
  d8:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  dc:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  e0:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  e4:	31303220 	teqcc	r0, r0, lsr #4
  e8:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  ec:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  f0:	61656c65 	cmnvs	r5, r5, ror #24
  f4:	20296573 	eorcs	r6, r9, r3, ror r5
  f8:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  fc:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 100:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 104:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 108:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 10c:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 110:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 114:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 118:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 11c:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 120:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 124:	36373131 			; <UNDEFINED> instruction: 0x36373131
 128:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 12c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 130:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 134:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 138:	36373131 			; <UNDEFINED> instruction: 0x36373131
 13c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 140:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 144:	616f6c66 	cmnvs	pc, r6, ror #24
 148:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 14c:	6f733d69 	svcvs	0x00733d69
 150:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 154:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 158:	616d2d20 	cmnvs	sp, r0, lsr #26
 15c:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 160:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 164:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 168:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 16c:	4f2d2062 	svcmi	0x002d2062
 170:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 174:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 178:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 17c:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 180:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 184:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 188:	00676e69 	rsbeq	r6, r7, r9, ror #28
 18c:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
 190:	Address 0x0000000000000190 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memcpy_end+0x80a5d4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcpy_end+0x12cd810>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memcpy_end+0x46414>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memset.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memset>:
   0:	e92d4030 	push	{r4, r5, lr}
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e3520000 	cmp	r2, #0, 0
   c:	0a00000b 	beq	40 <memset+0x40>
  10:	e3510000 	cmp	r1, #0, 0
  14:	1a000007 	bne	38 <memset+0x38>
  18:	e3100007 	tst	r0, #7, 0
  1c:	1a000001 	bne	28 <memset+0x28>
  20:	e3120007 	tst	r2, #7, 0
  24:	0a00000d 	beq	60 <memset+0x60>
  28:	e3100003 	tst	r0, #3, 0
  2c:	1a000001 	bne	38 <memset+0x38>
  30:	e3120003 	tst	r2, #3, 0
  34:	0a000013 	beq	88 <memset+0x88>
  38:	e0802002 	add	r2, r0, r2
  3c:	ea00001a 	b	ac <memset+0xac>
  40:	e59f3074 	ldr	r3, [pc, #116]	; bc <memset+0xbc>
  44:	e58d3000 	str	r3, [sp]
  48:	e3a03008 	mov	r3, #8, 0
  4c:	e59f206c 	ldr	r2, [pc, #108]	; c0 <memset+0xc0>
  50:	e59f106c 	ldr	r1, [pc, #108]	; c4 <memset+0xc4>
  54:	e59f006c 	ldr	r0, [pc, #108]	; c8 <memset+0xc8>
  58:	ebfffffe 	bl	0 <printk>
  5c:	ebfffffe 	bl	0 <clean_reboot>
  60:	e1a021a2 	lsr	r2, r2, #3
  64:	ea000003 	b	78 <memset+0x78>
  68:	e1a04001 	mov	r4, r1
  6c:	e1a05fc1 	asr	r5, r1, #31
  70:	e0c040f8 	strd	r4, [r0], #8
  74:	e1a02003 	mov	r2, r3
  78:	e2423001 	sub	r3, r2, #1, 0
  7c:	e3520000 	cmp	r2, #0, 0
  80:	1afffff8 	bne	68 <memset+0x68>
  84:	ea00000a 	b	b4 <memset+0xb4>
  88:	e1a02122 	lsr	r2, r2, #2
  8c:	ea000001 	b	98 <memset+0x98>
  90:	e4801004 	str	r1, [r0], #4
  94:	e1a02003 	mov	r2, r3
  98:	e2423001 	sub	r3, r2, #1, 0
  9c:	e3520000 	cmp	r2, #0, 0
  a0:	1afffffa 	bne	90 <memset+0x90>
  a4:	ea000002 	b	b4 <memset+0xb4>
  a8:	e4c01001 	strb	r1, [r0], #1
  ac:	e1500002 	cmp	r0, r2
  b0:	3afffffc 	bcc	a8 <memset+0xa8>
  b4:	e28dd00c 	add	sp, sp, #12, 0
  b8:	e8bd8030 	pop	{r4, r5, pc}
  bc:	00000038 	andeq	r0, r0, r8, lsr r0
	...
  c8:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	6d2f6362 	stcvs	3, cr6, [pc, #-392]!	; fffffe84 <memset+0xfffffe84>
   8:	65736d65 	ldrbvs	r6, [r3, #-3429]!	; 0xfffff29b
   c:	00632e74 	rsbeq	r2, r3, r4, ror lr
  10:	253a7325 	ldrcs	r7, [sl, #-805]!	; 0xfffffcdb
  14:	64253a73 	strtvs	r3, [r5], #-2675	; 0xfffff58d
  18:	5252453a 	subspl	r4, r2, #243269632	; 0xe800000
  1c:	203a524f 	eorscs	r5, sl, pc, asr #4
  20:	65737341 	ldrbvs	r7, [r3, #-833]!	; 0xfffffcbf
  24:	6f697472 	svcvs	0x00697472
  28:	2560206e 	strbcs	r2, [r0, #-110]!	; 0xffffff92
  2c:	66206073 			; <UNDEFINED> instruction: 0x66206073
  30:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0xfffff69f
  34:	000a2e64 	andeq	r2, sl, r4, ror #28
  38:	Address 0x0000000000000038 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3799>:
   0:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
   4:	Address 0x0000000000000004 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001e0 	andeq	r0, r0, r0, ror #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000104 	andeq	r0, r0, r4, lsl #2
  10:	00008e0c 	andeq	r8, r0, ip, lsl #28
  14:	00001000 	andeq	r1, r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000cc00 	andeq	ip, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10200 	ldrbne	r0, [r1, r0, lsl #4]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	9e070404 	cdpls	4, 0, cr0, cr7, cr4, {0}
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00f80601 	rscseq	r0, r8, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000d505 	andeq	sp, r0, r5, lsl #10
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000ef 	andeq	r0, r0, pc, ror #1
  54:	c2050804 	andgt	r0, r5, #4, 16	; 0x40000
  58:	04000000 	streq	r0, [r0], #-0
  5c:	003a0801 	eorseq	r0, sl, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0, 0
  64:	00006707 	andeq	r6, r0, r7, lsl #14
  68:	00e60300 	rsceq	r0, r6, r0, lsl #6
  6c:	34030000 	strcc	r0, [r3], #-0
  70:	00007519 	andeq	r7, r0, r9, lsl r5
  74:	07040400 	streq	r0, [r4, -r0, lsl #8]
  78:	00000055 	andeq	r0, r0, r5, asr r0
  7c:	00000703 	andeq	r0, r0, r3, lsl #14
  80:	19370300 	ldmdbne	r7!, {r8, r9}
  84:	00000088 	andeq	r0, r0, r8, lsl #1
  88:	ab070804 	blge	1c2018 <memset+0x1c2018>
  8c:	05000000 	streq	r0, [r0, #-0]
  90:	007a0604 	rsbseq	r0, sl, r4, lsl #12
  94:	07010000 	streq	r0, [r1, -r0]
  98:	00008f07 	andeq	r8, r0, r7, lsl #30
  9c:	00000000 	andeq	r0, r0, r0
  a0:	0000cc00 	andeq	ip, r0, r0, lsl #24
  a4:	989c0100 	ldmls	ip, {r8}
  a8:	07000001 	streq	r0, [r0, -r1]
  ac:	00747364 	rsbseq	r7, r4, r4, ror #6
  b0:	8f140701 	svchi	0x00140701
  b4:	0c000000 	stceq	0, cr0, [r0], {-0}
  b8:	00000000 	andeq	r0, r0, r0
  bc:	07000000 	streq	r0, [r0, -r0]
  c0:	07010063 	streq	r0, [r1, -r3, rrx]
  c4:	0000251d 	andeq	r2, r0, sp, lsl r5
  c8:	00006500 	andeq	r6, r0, r0, lsl #10
  cc:	00005f00 	andeq	r5, r0, r0, lsl #30
  d0:	006e0700 	rsbeq	r0, lr, r0, lsl #14
  d4:	2c270701 	stccs	7, cr0, [r7], #-4
  d8:	ab000000 	blge	8 <.debug_info+0x8>
  dc:	91000000 	mrsls	r0, (UNDEF: 0)
  e0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  e4:	00000081 	andeq	r0, r0, r1, lsl #1
  e8:	000001a8 	andeq	r0, r0, r8, lsr #3
  ec:	00000305 	andeq	r0, r0, r5, lsl #6
  f0:	70090000 	andvc	r0, r9, r0
  f4:	0b1b0100 	bleq	6c04fc <memset+0x6c04fc>
  f8:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
  fc:	00000153 	andeq	r0, r0, r3, asr r1
 100:	0000014b 	andeq	r0, r0, fp, asr #2
 104:	01006509 	tsteq	r0, r9, lsl #10
 108:	01b9151b 			; <UNDEFINED> instruction: 0x01b9151b
 10c:	018d0000 	orreq	r0, sp, r0
 110:	01890000 	orreq	r0, r9, r0
 114:	600a0000 	andvs	r0, sl, r0
 118:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 11c:	36000000 	strcc	r0, [r0], -r0
 120:	09000001 	stmdbeq	r0, {r0}
 124:	0c010070 	stceq	0, cr0, [r1], {112}	; 0x70
 128:	0001bf17 	andeq	fp, r1, r7, lsl pc
 12c:	0001b100 	andeq	fp, r1, r0, lsl #2
 130:	0001ab00 	andeq	sl, r1, r0, lsl #22
 134:	880a0000 	stmdahi	sl, {}	; <UNPREDICTABLE>
 138:	20000000 	andcs	r0, r0, r0
 13c:	56000000 	strpl	r0, [r0], -r0
 140:	09000001 	stmdbeq	r0, {r0}
 144:	13010070 	movwne	r0, #4208	; 0x1070
 148:	0001c517 	andeq	ip, r1, r7, lsl r5
 14c:	0001e200 	andeq	lr, r1, r0, lsl #4
 150:	0001dc00 	andeq	sp, r1, r0, lsl #24
 154:	5c0b0000 	stcpl	0, cr0, [fp], {-0}
 158:	cb000000 	blgt	160 <.debug_info+0x160>
 15c:	8e000001 	cdphi	0, 0, cr0, cr0, cr1, {0}
 160:	0c000001 	stceq	0, cr0, [r0], {1}
 164:	03055001 	movweq	r5, #20481	; 0x5001
 168:	00000010 	andeq	r0, r0, r0, lsl r0
 16c:	0551010c 	ldrbeq	r0, [r1, #-268]	; 0xfffffef4
 170:	00000003 	andeq	r0, r0, r3
 174:	52010c00 	andpl	r0, r1, #0, 24
 178:	00000305 	andeq	r0, r0, r5, lsl #6
 17c:	010c0000 	mrseq	r0, (UNDEF: 12)
 180:	0c380153 	ldfeqs	f0, [r8], #-332	; 0xfffffeb4
 184:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 188:	00003803 	andeq	r3, r0, r3, lsl #16
 18c:	600d0000 	andvs	r0, sp, r0
 190:	d7000000 	strle	r0, [r0, -r0]
 194:	00000001 	andeq	r0, r0, r1
 198:	0001b40e 	andeq	fp, r1, lr, lsl #8
 19c:	0001a800 	andeq	sl, r1, r0, lsl #16
 1a0:	00380f00 	eorseq	r0, r8, r0, lsl #30
 1a4:	00060000 	andeq	r0, r6, r0
 1a8:	00019810 	andeq	r9, r1, r0, lsl r8
 1ac:	08010400 	stmdaeq	r1, {sl}
 1b0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1b4:	0001ad10 	andeq	sl, r1, r0, lsl sp
 1b8:	ad041100 	stfges	f1, [r4, #-0]
 1bc:	11000001 	tstne	r0, r1
 1c0:	00007c04 	andeq	r7, r0, r4, lsl #24
 1c4:	69041100 	stmdbvs	r4, {r8, ip}
 1c8:	12000000 	andne	r0, r0, #0, 0
 1cc:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 1d0:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 1d4:	12052404 	andne	r2, r5, #4, 8	; 0x4000000
 1d8:	00000048 	andeq	r0, r0, r8, asr #32
 1dc:	00000048 	andeq	r0, r0, r8, asr #32
 1e0:	00065f04 	andeq	r5, r6, r4, lsl #30

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memset+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memset+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memset+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	0b000f05 	bleq	3c54 <memset+0x3c54>
  3c:	0600000b 	streq	r0, [r0], -fp
  40:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  44:	0b3a0e03 	bleq	e83858 <memset+0xe83858>
  48:	0b390b3b 	bleq	e42d3c <memset+0xe42d3c>
  4c:	13491927 	movtne	r1, #39207	; 0x9927
  50:	06120111 			; <UNDEFINED> instruction: 0x06120111
  54:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  58:	00130119 	andseq	r0, r3, r9, lsl r1
  5c:	00050700 	andeq	r0, r5, r0, lsl #14
  60:	0b3a0803 	bleq	e82074 <memset+0xe82074>
  64:	0b390b3b 	bleq	e42d58 <memset+0xe42d58>
  68:	17021349 	strne	r1, [r2, -r9, asr #6]
  6c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  70:	00340800 	eorseq	r0, r4, r0, lsl #16
  74:	13490e03 	movtne	r0, #40451	; 0x9e03
  78:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  7c:	34090000 	strcc	r0, [r9], #-0
  80:	3a080300 	bcc	200c88 <memset+0x200c88>
  84:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  88:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  8c:	1742b717 	smlaldne	fp, r2, r7, r7
  90:	0b0a0000 	bleq	280098 <memset+0x280098>
  94:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  98:	00130106 	andseq	r0, r3, r6, lsl #2
  9c:	82890b00 	addhi	r0, r9, #0, 22
  a0:	01110101 	tsteq	r1, r1, lsl #2
  a4:	13011331 	movwne	r1, #4913	; 0x1331
  a8:	8a0c0000 	bhi	3000b0 <memset+0x3000b0>
  ac:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
  b0:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
  b4:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
  b8:	11000182 	smlabbne	r0, r2, r1, r0
  bc:	00133101 	andseq	r3, r3, r1, lsl #2
  c0:	01010e00 	tsteq	r1, r0, lsl #28
  c4:	13011349 	movwne	r1, #4937	; 0x1349
  c8:	210f0000 	mrscs	r0, CPSR
  cc:	2f134900 	svccs	0x00134900
  d0:	1000000b 	andne	r0, r0, fp
  d4:	13490026 	movtne	r0, #36902	; 0x9026
  d8:	0f110000 	svceq	0x00110000
  dc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  e0:	12000013 	andne	r0, r0, #19, 0
  e4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  e8:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
  ec:	0b3a0e03 	bleq	e83900 <memset+0xe83900>
  f0:	0b390b3b 	bleq	e42de4 <memset+0xe42de4>
  f4:	Address 0x00000000000000f4 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
  10:	00000058 	andeq	r0, r0, r8, asr r0
  14:	58500001 	ldmdapl	r0, {r0}^
  18:	60000000 	andvs	r0, r0, r0
  1c:	04000000 	streq	r0, [r0], #-0
  20:	5001f300 	andpl	pc, r1, r0, lsl #6
  24:	0000609f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  28:	00006800 	andeq	r6, r0, r0, lsl #16
  2c:	50000100 	andpl	r0, r0, r0, lsl #2
  30:	00000068 	andeq	r0, r0, r8, rrx
  34:	00000088 	andeq	r0, r0, r8, lsl #1
  38:	01f30004 	mvnseq	r0, r4
  3c:	00889f50 	addeq	r9, r8, r0, asr pc
  40:	00900000 	addseq	r0, r0, r0
  44:	00010000 	andeq	r0, r1, r0
  48:	00009050 	andeq	r9, r0, r0, asr r0
  4c:	0000cc00 	andeq	ip, r0, r0, lsl #24
  50:	f3000400 	vshl.u8	d0, d0, d0
  54:	009f5001 	addseq	r5, pc, r1
	...
  68:	00005400 	andeq	r5, r0, r0, lsl #8
  6c:	51000100 	mrspl	r0, (UNDEF: 16)
  70:	00000054 	andeq	r0, r0, r4, asr r0
  74:	00000060 	andeq	r0, r0, r0, rrx
  78:	01f30004 	mvnseq	r0, r4
  7c:	00609f51 	rsbeq	r9, r0, r1, asr pc
  80:	00cc0000 	sbceq	r0, ip, r0
  84:	00010000 	andeq	r0, r1, r0
  88:	00000051 	andeq	r0, r0, r1, asr r0
	...
  ac:	3c000000 	stccc	0, cr0, [r0], {-0}
  b0:	01000000 	mrseq	r0, (UNDEF: 0)
  b4:	003c5200 	eorseq	r5, ip, r0, lsl #4
  b8:	00400000 	subeq	r0, r0, r0
  bc:	00040000 	andeq	r0, r4, r0
  c0:	9f5201f3 	svcls	0x005201f3
  c4:	00000040 	andeq	r0, r0, r0, asr #32
  c8:	00000050 	andeq	r0, r0, r0, asr r0
  cc:	50520001 	subspl	r0, r2, r1
  d0:	60000000 	andvs	r0, r0, r0
  d4:	04000000 	streq	r0, [r0], #-0
  d8:	5201f300 	andpl	pc, r1, #0, 6
  dc:	0000609f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  e0:	00006800 	andeq	r6, r0, r0, lsl #16
  e4:	52000100 	andpl	r0, r0, #0
  e8:	00000068 	andeq	r0, r0, r8, rrx
  ec:	00000078 	andeq	r0, r0, r8, ror r0
  f0:	78530001 	ldmdavc	r3, {r0}^
  f4:	7c000000 	stcvc	0, cr0, [r0], {-0}
  f8:	01000000 	mrseq	r0, (UNDEF: 0)
  fc:	007c5200 	rsbseq	r5, ip, r0, lsl #4
 100:	00880000 	addeq	r0, r8, r0
 104:	00010000 	andeq	r0, r1, r0
 108:	00008853 	andeq	r8, r0, r3, asr r8
 10c:	00009000 	andeq	r9, r0, r0
 110:	52000100 	andpl	r0, r0, #0
 114:	00000090 	muleq	r0, r0, r0
 118:	00000098 	muleq	r0, r8, r0
 11c:	98530001 	ldmdals	r3, {r0}^
 120:	9c000000 	stcls	0, cr0, [r0], {-0}
 124:	01000000 	mrseq	r0, (UNDEF: 0)
 128:	009c5200 	addseq	r5, ip, r0, lsl #4
 12c:	00a80000 	adceq	r0, r8, r0
 130:	00010000 	andeq	r0, r1, r0
 134:	0000a853 	andeq	sl, r0, r3, asr r8
 138:	0000b400 	andeq	fp, r0, r0, lsl #8
 13c:	f3000400 	vshl.u8	d0, d0, d0
 140:	009f5201 	addseq	r5, pc, r1, lsl #4
 144:	00000000 	andeq	r0, r0, r0
 148:	01000000 	mrseq	r0, (UNDEF: 0)
 14c:	02020000 	andeq	r0, r2, #0, 0
 150:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 154:	40000000 	andmi	r0, r0, r0
 158:	01000000 	mrseq	r0, (UNDEF: 0)
 15c:	00a85000 	adceq	r5, r8, r0
 160:	00a80000 	adceq	r0, r8, r0
 164:	00010000 	andeq	r0, r1, r0
 168:	0000a850 	andeq	sl, r0, r0, asr r8
 16c:	0000ac00 	andeq	sl, r0, r0, lsl #24
 170:	70000300 	andvc	r0, r0, r0, lsl #6
 174:	00ac9f01 	adceq	r9, ip, r1, lsl #30
 178:	00b40000 	adcseq	r0, r4, r0
 17c:	00010000 	andeq	r0, r1, r0
 180:	00000050 	andeq	r0, r0, r0, asr r0
	...
 18c:	00003c00 	andeq	r3, r0, r0, lsl #24
 190:	00004000 	andeq	r4, r0, r0
 194:	52000100 	andpl	r0, r0, #0
 198:	000000a8 	andeq	r0, r0, r8, lsr #1
 19c:	000000b4 	strheq	r0, [r0], -r4
 1a0:	00520001 	subseq	r0, r2, r1
 1a4:	00000000 	andeq	r0, r0, r0
 1a8:	01000000 	mrseq	r0, (UNDEF: 0)
 1ac:	00000101 	andeq	r0, r0, r1, lsl #2
 1b0:	00006000 	andeq	r6, r0, r0
 1b4:	00006800 	andeq	r6, r0, r0, lsl #16
 1b8:	50000100 	andpl	r0, r0, r0, lsl #2
 1bc:	00000068 	andeq	r0, r0, r8, rrx
 1c0:	00000074 	andeq	r0, r0, r4, ror r0
 1c4:	08700003 	ldmdaeq	r0!, {r0, r1}^
 1c8:	0000749f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
 1cc:	00008800 	andeq	r8, r0, r0, lsl #16
 1d0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
 1dc:	00010102 	andeq	r0, r1, r2, lsl #2
 1e0:	00880000 	addeq	r0, r8, r0
 1e4:	00900000 	addseq	r0, r0, r0
 1e8:	00010000 	andeq	r0, r1, r0
 1ec:	00009050 	andeq	r9, r0, r0, asr r0
 1f0:	00009400 	andeq	r9, r0, r0, lsl #8
 1f4:	70000300 	andvc	r0, r0, r0, lsl #6
 1f8:	00949f04 	addseq	r9, r4, r4, lsl #30
 1fc:	00a80000 	adceq	r0, r8, r0
 200:	00010000 	andeq	r0, r1, r0
 204:	00000050 	andeq	r0, r0, r0, asr r0
 208:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000000cc 	andeq	r0, r0, ip, asr #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
   4:	00d60003 	sbcseq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <memset+0xffffffc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <memset+0xfffffe60>
  28:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  2c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  30:	2f72616c 	svccs	0x0072616c
  34:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  40:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  44:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  48:	3130322d 	teqcc	r0, sp, lsr #4
  4c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  50:	30317363 	eorscc	r7, r1, r3, ror #6
  54:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffff80 <memset+0xffffff80>
  58:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  5c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  60:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  64:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  68:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  6c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  70:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  74:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  78:	2f006564 	svccs	0x00006564
  7c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  80:	75792f73 	ldrbvc	r2, [r9, #-3955]!	; 0xfffff08d
  84:	706e6978 	rsbvc	r6, lr, r8, ror r9
  88:	472f6965 	strmi	r6, [pc, -r5, ror #18]!
  8c:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  90:	73632f62 	cmnvc	r3, #392	; 0x188
  94:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  98:	7733322d 	ldrvc	r3, [r3, -sp, lsr #4]!
  9c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; ffffff00 <memset+0xffffff00>
  a0:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  a4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  ac:	656d0000 	strbvs	r0, [sp, #-0]!
  b0:	7465736d 	strbtvc	r7, [r5], #-877	; 0xfffffc93
  b4:	0100632e 	tsteq	r0, lr, lsr #6
  b8:	74730000 	ldrbtvc	r0, [r3], #-0
  bc:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  c0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  c4:	74730000 	ldrbtvc	r0, [r3], #-0
  c8:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  cc:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  d0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  d4:	70720000 	rsbsvc	r0, r2, r0
  d8:	00682e69 	rsbeq	r2, r8, r9, ror #28
  dc:	00000003 	andeq	r0, r0, r3
  e0:	05002a05 	streq	r2, [r0, #-2565]	; 0xfffff5fb
  e4:	00000002 	andeq	r0, r0, r2
  e8:	01061800 	tsteq	r6, r0, lsl #16
  ec:	4b060505 	blmi	181508 <memset+0x181508>
  f0:	002e0601 	eoreq	r0, lr, r1, lsl #12
  f4:	06020402 	streq	r0, [r2], -r2, lsl #8
  f8:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
  fc:	07051402 	streq	r1, [r5, -r2, lsl #8]
 100:	02040200 	andeq	r0, r4, #0, 4
 104:	09050106 	stmdbeq	r5, {r1, r2, r8}
 108:	0b054b06 	bleq	152d28 <memset+0x152d28>
 10c:	1a050106 	bne	14052c <memset+0x14052c>
 110:	01040200 	mrseq	r0, R12_usr
 114:	0610054a 	ldreq	r0, [r0], -sl, asr #10
 118:	06120550 			; <UNDEFINED> instruction: 0x06120550
 11c:	00210501 	eoreq	r0, r1, r1, lsl #10
 120:	4a010402 	bmi	41130 <memset+0x41130>
 124:	03060505 	movweq	r0, #25861	; 0x6505
 128:	15054a0a 	strne	r4, [r5, #-2570]	; 0xfffff5f6
 12c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 130:	0a052f06 	beq	14bd50 <memset+0x14bd50>
 134:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 138:	01040200 	mrseq	r0, R12_usr
 13c:	2e6c0306 	cdpcs	3, 6, cr0, cr12, cr6, {0}
 140:	01040200 	mrseq	r0, R12_usr
 144:	02008206 	andeq	r8, r0, #1610612736	; 0x60000000
 148:	002e0104 	eoreq	r0, lr, r4, lsl #2
 14c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 150:	01040200 	mrseq	r0, R12_usr
 154:	0d052e06 	stceq	14, cr2, [r5, #-24]	; 0xffffffe8
 158:	0f051332 	svceq	0x00051332
 15c:	0d050106 	stfeqs	f0, [r5, #-24]	; 0xffffffe8
 160:	12052f06 	andne	r2, r5, #6, 30
 164:	11050106 	tstne	r5, r6, lsl #2
 168:	16052f06 	strne	r2, [r5], -r6, lsl #30
 16c:	14050106 	strne	r0, [r5], #-262	; 0xfffffefa
 170:	06120565 	ldreq	r0, [r2], -r5, ror #10
 174:	0614052e 	ldreq	r0, [r4], -lr, lsr #10
 178:	2e120501 	cfmul32cs	mvfx0, mvfx2, mvfx1
 17c:	0d052e4a 	stceq	14, cr2, [r5, #-296]	; 0xfffffed8
 180:	05131706 	ldreq	r1, [r3, #-1798]	; 0xfffff8fa
 184:	0501060f 	streq	r0, [r1, #-1551]	; 0xfffff9f1
 188:	052f060d 	streq	r0, [pc, #-1549]!	; fffffb83 <memset+0xfffffb83>
 18c:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 190:	052f0611 	streq	r0, [pc, #-1553]!	; fffffb87 <memset+0xfffffb87>
 194:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
 198:	12052d14 	andne	r2, r5, #20, 26	; 0x500
 19c:	14052e06 	strne	r2, [r5], #-3590	; 0xfffff1fa
 1a0:	12050106 	andne	r0, r5, #-2147483647	; 0x80000001
 1a4:	052e4a2e 	streq	r4, [lr, #-2606]!	; 0xfffff5d2
 1a8:	051a0609 	ldreq	r0, [sl, #-1545]	; 0xfffff9f7
 1ac:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 1b0:	052d060a 	streq	r0, [sp, #-1546]!	; 0xfffff9f6
 1b4:	024d0601 	subeq	r0, sp, #1048576	; 0x100000
 1b8:	0101000c 	tsteq	r1, ip

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
   8:	36746e69 	ldrbtcc	r6, [r4], -r9, ror #28
   c:	00745f34 	rsbseq	r5, r4, r4, lsr pc
  10:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  14:	792f7372 	stmdbvc	pc!, {r1, r4, r5, r6, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
  18:	6e697875 	mcrvs	8, 3, r7, cr9, cr5, {3}
  1c:	2f696570 	svccs	0x00696570
  20:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  24:	632f6275 			; <UNDEFINED> instruction: 0x632f6275
  28:	30343173 	eorscc	r3, r4, r3, ror r1
  2c:	33322d65 	teqcc	r2, #6464	; 0x1940
  30:	2f6e6977 	svccs	0x006e6977
  34:	7062696c 	rsbvc	r6, r2, ip, ror #18
  38:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  3c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  40:	63206465 			; <UNDEFINED> instruction: 0x63206465
  44:	00726168 	rsbseq	r6, r2, r8, ror #2
  48:	61656c63 	cmnvs	r5, r3, ror #24
  4c:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
  50:	746f6f62 	strbtvc	r6, [pc], #-3938	; 58 <.debug_str+0x58>
  54:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  58:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  5c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  60:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  64:	7300746e 	movwvc	r7, #1134	; 0x46e
  68:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  6c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  70:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
  7c:	7465736d 	strbtvc	r7, [r5], #-877	; 0xfffffc93
  80:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  84:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  88:	5f4e4f49 	svcpl	0x004e4f49
  8c:	2f2e005f 	svccs	0x002e005f
  90:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  94:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!	; 0xffffff44
  98:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
  9c:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
  a0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  a4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a8:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  b8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  bc:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  c0:	6f6c0074 	svcvs	0x006c0074
  c4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  c8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  cc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d4:	6f687300 	svcvs	0x00687300
  d8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  dc:	7000746e 	andvc	r7, r0, lr, ror #8
  e0:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  e4:	6975006b 	ldmdbvs	r5!, {r0, r1, r3, r5, r6}^
  e8:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
  ec:	6c00745f 	cfstrsvs	mvf7, [r0], {95}	; 0x5f
  f0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  f4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  fc:	63206465 			; <UNDEFINED> instruction: 0x63206465
 100:	00726168 	rsbseq	r6, r2, r8, ror #2
 104:	20554e47 	subscs	r4, r5, r7, asr #28
 108:	20393943 	eorscs	r3, r9, r3, asr #18
 10c:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 110:	30322031 	eorscc	r2, r2, r1, lsr r0
 114:	30313931 	eorscc	r3, r1, r1, lsr r9
 118:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 11c:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 120:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 124:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 128:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 12c:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 130:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 134:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 138:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 13c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 140:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 144:	205d3939 	subscs	r3, sp, r9, lsr r9
 148:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 14c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 150:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 154:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 158:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 15c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 160:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 164:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 168:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 16c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 170:	6f6c666d 	svcvs	0x006c666d
 174:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 178:	733d6962 	teqvc	sp, #1605632	; 0x188000
 17c:	2074666f 	rsbscs	r6, r4, pc, ror #12
 180:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 184:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 188:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 18c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 190:	7a6b3676 	bvc	1acdb70 <memset+0x1acdb70>
 194:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 198:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 19c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1a0:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1a4:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1a8:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1ac:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1b0:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1b4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memset+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	000000cc 	andeq	r0, r0, ip, asr #1
  20:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
  24:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  28:	180e4201 	stmdane	lr, {r0, r9, lr}
  2c:	0c0e5802 	stceq	8, cr5, [lr], {2}

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memset+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memset+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <printk>:
   0:	e92d000f 	push	{r0, r1, r2, r3}
   4:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e28d1014 	add	r1, sp, #20, 0
  10:	e58d1004 	str	r1, [sp, #4]
  14:	e59d0010 	ldr	r0, [sp, #16]
  18:	ebfffffe 	bl	130 <vprintk>
  1c:	e28dd00c 	add	sp, sp, #12, 0
  20:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
  24:	e28dd010 	add	sp, sp, #16, 0
  28:	e12fff1e 	bx	lr

0000002c <emit_val>:
  2c:	e92d4010 	push	{r4, lr}
  30:	e24dd030 	sub	sp, sp, #48, 0	; 0x30
  34:	e350000a 	cmp	r0, #10, 0
  38:	0a000014 	beq	90 <emit_val+0x64>
  3c:	e3500010 	cmp	r0, #16, 0
  40:	0a000022 	beq	d0 <emit_val+0xa4>
  44:	e3500002 	cmp	r0, #2, 0
  48:	0a000006 	beq	68 <emit_val+0x3c>
  4c:	e58d0000 	str	r0, [sp]
  50:	e3a03019 	mov	r3, #25, 0
  54:	e59f20b8 	ldr	r2, [pc, #184]	; 114 <emit_val+0xe8>
  58:	e59f10b8 	ldr	r1, [pc, #184]	; 118 <emit_val+0xec>
  5c:	e59f00b8 	ldr	r0, [pc, #184]	; 11c <emit_val+0xf0>
  60:	ebfffffe 	bl	0 <printk>
  64:	ebfffffe 	bl	0 <clean_reboot>
  68:	e28d400c 	add	r4, sp, #12, 0
  6c:	e2012001 	and	r2, r1, #1, 0
  70:	e59f00a8 	ldr	r0, [pc, #168]	; 120 <emit_val+0xf4>
  74:	e7d02002 	ldrb	r2, [r0, r2]
  78:	e5c42000 	strb	r2, [r4]
  7c:	e2844001 	add	r4, r4, #1, 0
  80:	e3510001 	cmp	r1, #1, 0
  84:	e1a010a1 	lsr	r1, r1, #1
  88:	8afffff7 	bhi	6c <emit_val+0x40>
  8c:	ea00001b 	b	100 <emit_val+0xd4>
  90:	e28d400c 	add	r4, sp, #12, 0
  94:	e59f3088 	ldr	r3, [pc, #136]	; 124 <emit_val+0xf8>
  98:	e0832193 	umull	r2, r3, r3, r1
  9c:	e1a031a3 	lsr	r3, r3, #3
  a0:	e1a00003 	mov	r0, r3
  a4:	e0833103 	add	r3, r3, r3, lsl #2
  a8:	e0413083 	sub	r3, r1, r3, lsl #1
  ac:	e59fc074 	ldr	ip, [pc, #116]	; 128 <emit_val+0xfc>
  b0:	e7dcc003 	ldrb	ip, [ip, r3]
  b4:	e5c4c000 	strb	ip, [r4]
  b8:	e2844001 	add	r4, r4, #1, 0
  bc:	e1a03001 	mov	r3, r1
  c0:	e1a01000 	mov	r1, r0
  c4:	e3530009 	cmp	r3, #9, 0
  c8:	8afffff1 	bhi	94 <emit_val+0x68>
  cc:	ea00000b 	b	100 <emit_val+0xd4>
  d0:	e28d400c 	add	r4, sp, #12, 0
  d4:	e201200f 	and	r2, r1, #15, 0
  d8:	e59f004c 	ldr	r0, [pc, #76]	; 12c <emit_val+0x100>
  dc:	e7d02002 	ldrb	r2, [r0, r2]
  e0:	e5c42000 	strb	r2, [r4]
  e4:	e2844001 	add	r4, r4, #1, 0
  e8:	e351000f 	cmp	r1, #15, 0
  ec:	e1a01221 	lsr	r1, r1, #4
  f0:	8afffff7 	bhi	d4 <emit_val+0xa8>
  f4:	ea000001 	b	100 <emit_val+0xd4>
  f8:	e5740001 	ldrb	r0, [r4, #-1]!
  fc:	ebfffffe 	bl	0 <rpi_putchar>
 100:	e28d300c 	add	r3, sp, #12, 0
 104:	e1540003 	cmp	r4, r3
 108:	8afffffa 	bhi	f8 <emit_val+0xcc>
 10c:	e28dd030 	add	sp, sp, #48, 0	; 0x30
 110:	e8bd8010 	pop	{r4, pc}
	...
 11c:	00000010 	andeq	r0, r0, r0, lsl r0
 120:	00000034 	andeq	r0, r0, r4, lsr r0
 124:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 128:	00000038 	andeq	r0, r0, r8, lsr r0
 12c:	00000044 	andeq	r0, r0, r4, asr #32

00000130 <vprintk>:
 130:	e92d4030 	push	{r4, r5, lr}
 134:	e24dd014 	sub	sp, sp, #20, 0
 138:	e1a04000 	mov	r4, r0
 13c:	e58d100c 	str	r1, [sp, #12]
 140:	ea000002 	b	150 <vprintk+0x20>
 144:	ebfffffe 	bl	0 <rpi_putchar>
 148:	e1a05004 	mov	r5, r4
 14c:	e2854001 	add	r4, r5, #1, 0
 150:	e5d40000 	ldrb	r0, [r4]
 154:	e3500000 	cmp	r0, #0, 0
 158:	0a00005d 	beq	2d4 <vprintk+0x1a4>
 15c:	e3500025 	cmp	r0, #37, 0	; 0x25
 160:	1afffff7 	bne	144 <vprintk+0x14>
 164:	e2845001 	add	r5, r4, #1, 0
 168:	e5d42001 	ldrb	r2, [r4, #1]
 16c:	e2423062 	sub	r3, r2, #98, 0	; 0x62
 170:	e3530016 	cmp	r3, #22, 0
 174:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 178:	ea00004e 	b	2b8 <vprintk+0x188>
 17c:	000001d8 	ldrdeq	r0, [r0], -r8
 180:	00000210 	andeq	r0, r0, r0, lsl r2
 184:	00000254 	andeq	r0, r0, r4, asr r2
 188:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 18c:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 190:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 194:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 198:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 19c:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 1a0:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 1a4:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 1a8:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 1ac:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 1b0:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 1b4:	00000228 	andeq	r0, r0, r8, lsr #4
 1b8:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 1bc:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 1c0:	0000028c 	andeq	r0, r0, ip, lsl #5
 1c4:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 1c8:	000001f4 	strdeq	r0, [r0], -r4
 1cc:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 1d0:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
 1d4:	00000228 	andeq	r0, r0, r8, lsr #4
 1d8:	e59d300c 	ldr	r3, [sp, #12]
 1dc:	e2832004 	add	r2, r3, #4, 0
 1e0:	e58d200c 	str	r2, [sp, #12]
 1e4:	e5931000 	ldr	r1, [r3]
 1e8:	e3a00002 	mov	r0, #2, 0
 1ec:	ebffff8e 	bl	2c <emit_val>
 1f0:	eaffffd5 	b	14c <vprintk+0x1c>
 1f4:	e59d300c 	ldr	r3, [sp, #12]
 1f8:	e2832004 	add	r2, r3, #4, 0
 1fc:	e58d200c 	str	r2, [sp, #12]
 200:	e5931000 	ldr	r1, [r3]
 204:	e3a0000a 	mov	r0, #10, 0
 208:	ebffff87 	bl	2c <emit_val>
 20c:	eaffffce 	b	14c <vprintk+0x1c>
 210:	e59d300c 	ldr	r3, [sp, #12]
 214:	e2832004 	add	r2, r3, #4, 0
 218:	e58d200c 	str	r2, [sp, #12]
 21c:	e5930000 	ldr	r0, [r3]
 220:	ebfffffe 	bl	0 <rpi_putchar>
 224:	eaffffc8 	b	14c <vprintk+0x1c>
 228:	e3a00030 	mov	r0, #48, 0	; 0x30
 22c:	ebfffffe 	bl	0 <rpi_putchar>
 230:	e3a00078 	mov	r0, #120, 0	; 0x78
 234:	ebfffffe 	bl	0 <rpi_putchar>
 238:	e59d300c 	ldr	r3, [sp, #12]
 23c:	e2832004 	add	r2, r3, #4, 0
 240:	e58d200c 	str	r2, [sp, #12]
 244:	e5931000 	ldr	r1, [r3]
 248:	e3a00010 	mov	r0, #16, 0
 24c:	ebffff76 	bl	2c <emit_val>
 250:	eaffffbd 	b	14c <vprintk+0x1c>
 254:	e59d300c 	ldr	r3, [sp, #12]
 258:	e2832004 	add	r2, r3, #4, 0
 25c:	e58d200c 	str	r2, [sp, #12]
 260:	e5934000 	ldr	r4, [r3]
 264:	e3540000 	cmp	r4, #0, 0
 268:	ba000003 	blt	27c <vprintk+0x14c>
 26c:	e1a01004 	mov	r1, r4
 270:	e3a0000a 	mov	r0, #10, 0
 274:	ebffff6c 	bl	2c <emit_val>
 278:	eaffffb3 	b	14c <vprintk+0x1c>
 27c:	e3a0002d 	mov	r0, #45, 0	; 0x2d
 280:	ebfffffe 	bl	0 <rpi_putchar>
 284:	e2644000 	rsb	r4, r4, #0, 0
 288:	eafffff7 	b	26c <vprintk+0x13c>
 28c:	e59d300c 	ldr	r3, [sp, #12]
 290:	e2832004 	add	r2, r3, #4, 0
 294:	e58d200c 	str	r2, [sp, #12]
 298:	e5934000 	ldr	r4, [r3]
 29c:	ea000001 	b	2a8 <vprintk+0x178>
 2a0:	ebfffffe 	bl	0 <rpi_putchar>
 2a4:	e2844001 	add	r4, r4, #1, 0
 2a8:	e5d40000 	ldrb	r0, [r4]
 2ac:	e3500000 	cmp	r0, #0, 0
 2b0:	1afffffa 	bne	2a0 <vprintk+0x170>
 2b4:	eaffffa4 	b	14c <vprintk+0x1c>
 2b8:	e58d2000 	str	r2, [sp]
 2bc:	e3a03049 	mov	r3, #73, 0	; 0x49
 2c0:	e59f2014 	ldr	r2, [pc, #20]	; 2dc <vprintk+0x1ac>
 2c4:	e59f1014 	ldr	r1, [pc, #20]	; 2e0 <vprintk+0x1b0>
 2c8:	e59f0014 	ldr	r0, [pc, #20]	; 2e4 <vprintk+0x1b4>
 2cc:	ebfffffe 	bl	0 <printk>
 2d0:	ebfffffe 	bl	0 <clean_reboot>
 2d4:	e28dd014 	add	sp, sp, #20, 0
 2d8:	e8bd8030 	pop	{r4, r5, pc}
 2dc:	0000000c 	andeq	r0, r0, ip
 2e0:	00000000 	andeq	r0, r0, r0
 2e4:	00000058 	andeq	r0, r0, r8, asr r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	702f6362 	eorvc	r6, pc, r2, ror #6
   8:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
   c:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  10:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  14:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  18:	3a73253a 	bcc	1cc9508 <vprintk+0x1cc93d8>
  1c:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  20:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
  24:	62206469 	eorvs	r6, r0, #1761607680	; 0x69000000
  28:	3d657361 	stclcc	3, cr7, [r5, #-388]!	; 0xfffffe7c
  2c:	0a0a6425 	beq	2990c8 <vprintk+0x298f98>
  30:	00000000 	andeq	r0, r0, r0
  34:	00003130 	andeq	r3, r0, r0, lsr r1
  38:	33323130 	teqcc	r2, #12
  3c:	37363534 			; <UNDEFINED> instruction: 0x37363534
  40:	00003938 	andeq	r3, r0, r8, lsr r9
  44:	33323130 	teqcc	r2, #12
  48:	37363534 			; <UNDEFINED> instruction: 0x37363534
  4c:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
  50:	66656463 	strbtvs	r6, [r5], -r3, ror #8
  54:	00000000 	andeq	r0, r0, r0
  58:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  5c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  60:	3a73253a 	bcc	1cc9550 <vprintk+0x1cc9420>
  64:	623a6425 	eorsvs	r6, sl, #620756992	; 0x25000000
  68:	7375676f 	cmnvc	r5, #29097984	; 0x1bc0000
  6c:	65646920 	strbvs	r6, [r4, #-2336]!	; 0xfffff6e0
  70:	6669746e 	strbtvs	r7, [r9], -lr, ror #8
  74:	3a726569 	bcc	1c99620 <vprintk+0x1c994f0>
  78:	63253c20 			; <UNDEFINED> instruction: 0x63253c20
  7c:	000a0a3e 	andeq	r0, sl, lr, lsr sl

Disassembly of section .rodata:

00000000 <__FUNCTION__.3811>:
   0:	74696d65 	strbtvc	r6, [r9], #-3429	; 0xfffff29b
   4:	6c61765f 	stclvs	6, cr7, [r1], #-380	; 0xfffffe84
   8:	00000000 	andeq	r0, r0, r0

0000000c <__FUNCTION__.3834>:
   c:	69727076 	ldmdbvs	r2!, {r1, r2, r4, r5, r6, ip, sp, lr}^
  10:	006b746e 	rsbeq	r7, fp, lr, ror #8

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000038e 	andeq	r0, r0, lr, lsl #7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000013a 	andeq	r0, r0, sl, lsr r1
  10:	0000d20c 	andeq	sp, r0, ip, lsl #4
  14:	00001400 	andeq	r1, r0, r0, lsl #8
  18:	00000000 	andeq	r0, r0, r0
  1c:	0002e800 	andeq	lr, r2, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	a0070403 	andge	r0, r7, r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	012e0601 			; <UNDEFINED> instruction: 0x012e0601
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00010b05 	andeq	r0, r1, r5, lsl #22
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000125 	andeq	r0, r0, r5, lsr #2
  48:	ec050803 	stc	8, cr0, [r5], {3}
  4c:	03000000 	movweq	r0, #0
  50:	003e0801 	eorseq	r0, lr, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00006b07 	andeq	r6, r0, r7, lsl #22
  5c:	011c0400 	tsteq	ip, r0, lsl #8
  60:	34020000 	strcc	r0, [r2], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000059 	andeq	r0, r0, r9, asr r0
  70:	ad070803 	stcge	8, cr0, [r7, #-12]
  74:	04000000 	streq	r0, [r0], #-0
  78:	00000005 	andeq	r0, r0, r5
  7c:	831b2803 	tsthi	fp, #196608	; 0x30000
  80:	05000000 	streq	r0, [r0, #-0]
  84:	000000e2 	andeq	r0, r0, r2, ror #1
  88:	9a000504 	bls	14a0 <vprintk+0x1370>
  8c:	06000000 	streq	r0, [r0], -r0
  90:	000000c4 	andeq	r0, r0, r4, asr #1
  94:	0000009a 	muleq	r0, sl, r0
  98:	04070000 	streq	r0, [r7], #-0
  9c:	00007e04 	andeq	r7, r0, r4, lsl #28
  a0:	18630300 	stmdane	r3!, {r8, r9}^
  a4:	00000077 	andeq	r0, r0, r7, ror r0
  a8:	00011508 	andeq	r1, r1, r8, lsl #10
  ac:	05500100 	ldrbeq	r0, [r0, #-256]	; 0xffffff00
  b0:	00000025 	andeq	r0, r0, r5, lsr #32
  b4:	00000000 	andeq	r0, r0, r0
  b8:	0000002c 	andeq	r0, r0, ip, lsr #32
  bc:	010d9c01 	tsteq	sp, r1, lsl #24
  c0:	66090000 	strvs	r0, [r9], -r0
  c4:	0100746d 	tsteq	r0, sp, ror #8
  c8:	010d1850 	tsteq	sp, r0, asr r8
  cc:	91020000 	mrsls	r0, (UNDEF: 2)
  d0:	000b0a70 	andeq	r0, fp, r0, ror sl
  d4:	01000000 	mrseq	r0, (UNDEF: 0)
  d8:	009c0d51 	addseq	r0, ip, r1, asr sp
  dc:	91020000 	mrsls	r0, (UNDEF: 2)
  e0:	65720c64 	ldrbvs	r0, [r2, #-3172]!	; 0xfffff39c
  e4:	53010074 	movwpl	r0, #4212	; 0x1074
  e8:	00002509 	andeq	r2, r0, r9, lsl #10
  ec:	00000200 	andeq	r0, r0, r0, lsl #4
  f0:	00000000 	andeq	r0, r0, r0
  f4:	001c0d00 	andseq	r0, ip, r0, lsl #26
  f8:	011f0000 	tsteq	pc, r0
  fc:	010e0000 	mrseq	r0, (UNDEF: 14)
 100:	48910350 	ldmmi	r1, {r4, r6, r8, r9}
 104:	51010e06 	tstpl	r1, r6, lsl #28
 108:	004c9102 	subeq	r9, ip, r2, lsl #2
 10c:	1a040f00 	bne	103d14 <vprintk+0x103be4>
 110:	03000001 	movweq	r0, #1
 114:	01060801 	tsteq	r6, r1, lsl #16
 118:	13100000 	tstne	r0, #0, 0
 11c:	08000001 	stmdaeq	r0, {r0}
 120:	00000086 	andeq	r0, r0, r6, lsl #1
 124:	25052401 	strcs	r2, [r5, #-1025]	; 0xfffffbff
 128:	30000000 	andcc	r0, r0, r0
 12c:	b8000001 	stmdalt	r0, {r0}
 130:	01000001 	tsteq	r0, r1
 134:	0002849c 	muleq	r2, ip, r4
 138:	6d661100 	stfvse	f1, [r6, #-0]
 13c:	24010074 	strcs	r0, [r1], #-116	; 0xffffff8c
 140:	00010d19 	andeq	r0, r1, r9, lsl sp
 144:	00002100 	andeq	r2, r0, r0, lsl #2
 148:	00001500 	andeq	r1, r0, r0, lsl #10
 14c:	70610900 	rsbvc	r0, r1, r0, lsl #18
 150:	26240100 	strtcs	r0, [r4], -r0, lsl #2
 154:	0000009c 	muleq	r0, ip, r0
 158:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
 15c:	0000008e 	andeq	r0, r0, lr, lsl #1
 160:	00000294 	muleq	r0, r4, r2
 164:	000c0305 	andeq	r0, ip, r5, lsl #6
 168:	00130000 	andseq	r0, r3, r0
 16c:	7a000000 	bvc	174 <.debug_info+0x174>
 170:	14000002 	strne	r0, [r0], #-2
 174:	2b010075 	blcs	40350 <vprintk+0x40220>
 178:	00005d16 	andeq	r5, r0, r6, lsl sp
 17c:	00760c00 	rsbseq	r0, r6, r0, lsl #24
 180:	25112c01 	ldrcs	r2, [r1, #-3073]	; 0xfffff3ff
 184:	6f000000 	svcvs	0x00000000
 188:	6b000000 	blvs	8 <.debug_info+0x8>
 18c:	0c000000 	stceq	0, cr0, [r0], {-0}
 190:	2d010073 	stccs	0, cr0, [r1, #-460]	; 0xfffffe34
 194:	00029913 	andeq	r9, r2, r3, lsl r9
 198:	00008f00 	andeq	r8, r0, r0, lsl #30
 19c:	00008d00 	andeq	r8, r0, r0, lsl #26
 1a0:	01f01500 	mvnseq	r1, r0, lsl #10
 1a4:	029f0000 	addseq	r0, pc, #0, 0
 1a8:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
 1ac:	010e0000 	mrseq	r0, (UNDEF: 14)
 1b0:	00320150 	eorseq	r0, r2, r0, asr r1
 1b4:	00020c15 	andeq	r0, r2, r5, lsl ip
 1b8:	00029f00 	andeq	r9, r2, r0, lsl #30
 1bc:	0001c700 	andeq	ip, r1, r0, lsl #14
 1c0:	50010e00 	andpl	r0, r1, r0, lsl #28
 1c4:	16003a01 	strne	r3, [r0], -r1, lsl #20
 1c8:	00000224 	andeq	r0, r0, r4, lsr #4
 1cc:	00000379 	andeq	r0, r0, r9, ror r3
 1d0:	00023015 	andeq	r3, r2, r5, lsl r0
 1d4:	00037900 	andeq	r7, r3, r0, lsl #18
 1d8:	0001e400 	andeq	lr, r1, r0, lsl #8
 1dc:	50010e00 	andpl	r0, r1, r0, lsl #28
 1e0:	00300802 	eorseq	r0, r0, r2, lsl #16
 1e4:	00023815 	andeq	r3, r2, r5, lsl r8
 1e8:	00037900 	andeq	r7, r3, r0, lsl #18
 1ec:	0001f800 	andeq	pc, r1, r0, lsl #16
 1f0:	50010e00 	andpl	r0, r1, r0, lsl #28
 1f4:	00780802 	rsbseq	r0, r8, r2, lsl #16
 1f8:	00025015 	andeq	r5, r2, r5, lsl r0
 1fc:	00029f00 	andeq	r9, r2, r0, lsl #30
 200:	00020b00 	andeq	r0, r2, r0, lsl #22
 204:	50010e00 	andpl	r0, r1, r0, lsl #28
 208:	15004001 	strne	r4, [r0, #-1]
 20c:	00000278 	andeq	r0, r0, r8, ror r2
 210:	0000029f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
 214:	00000224 	andeq	r0, r0, r4, lsr #4
 218:	0150010e 	cmpeq	r0, lr, lsl #2
 21c:	51010e3a 	tstpl	r1, sl, lsr lr
 220:	00007402 	andeq	r7, r0, r2, lsl #8
 224:	00028415 	andeq	r8, r2, r5, lsl r4
 228:	00037900 	andeq	r7, r3, r0, lsl #18
 22c:	00023800 	andeq	r3, r2, r0, lsl #16
 230:	50010e00 	andpl	r0, r1, r0, lsl #28
 234:	002d0802 	eoreq	r0, sp, r2, lsl #16
 238:	0002a416 	andeq	sl, r2, r6, lsl r4
 23c:	00037900 	andeq	r7, r3, r0, lsl #18
 240:	02d01500 	sbcseq	r1, r0, #0, 10
 244:	00a80000 	adceq	r0, r8, r0
 248:	02700000 	rsbseq	r0, r0, #0, 0
 24c:	010e0000 	mrseq	r0, (UNDEF: 14)
 250:	58030550 	stmdapl	r3, {r4, r6, r8, sl}
 254:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 258:	03055101 	movweq	r5, #20737	; 0x5101
 25c:	00000000 	andeq	r0, r0, r0
 260:	0552010e 	ldrbeq	r0, [r2, #-270]	; 0xfffffef2
 264:	00000c03 	andeq	r0, r0, r3, lsl #24
 268:	53010e00 	movwpl	r0, #7680	; 0x1e00
 26c:	00490802 	subeq	r0, r9, r2, lsl #16
 270:	0002d416 	andeq	sp, r2, r6, lsl r4
 274:	00038500 	andeq	r8, r3, r0, lsl #10
 278:	48160000 	ldmdami	r6, {}	; <UNPREDICTABLE>
 27c:	79000001 	stmdbvc	r0, {r0}
 280:	00000003 	andeq	r0, r0, r3
 284:	00011a17 	andeq	r1, r1, r7, lsl sl
 288:	00029400 	andeq	r9, r2, r0, lsl #8
 28c:	002c1800 	eoreq	r1, ip, r0, lsl #16
 290:	00070000 	andeq	r0, r7, r0
 294:	00028410 	andeq	r8, r2, r0, lsl r4
 298:	13040f00 	movwne	r0, #20224	; 0x4f00
 29c:	19000001 	stmdbne	r0, {r0}
 2a0:	000000c9 	andeq	r0, r0, r9, asr #1
 2a4:	2c0d0501 	cfstr32cs	mvfx0, [sp], {1}
 2a8:	04000000 	streq	r0, [r0], #-0
 2ac:	01000001 	tsteq	r0, r1
 2b0:	0003549c 	muleq	r3, ip, r4
 2b4:	009b1a00 	addseq	r1, fp, r0, lsl #20
 2b8:	05010000 	streq	r0, [r1, #-0]
 2bc:	00002c1f 	andeq	r2, r0, pc, lsl ip
 2c0:	0000b400 	andeq	fp, r0, r0, lsl #8
 2c4:	0000a200 	andeq	sl, r0, r0, lsl #4
 2c8:	00751100 	rsbseq	r1, r5, r0, lsl #2
 2cc:	5d2e0501 	cfstr32pl	mvfx0, [lr, #-4]!
 2d0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 2d4:	2c000001 	stccs	0, cr0, [r0], {1}
 2d8:	1b000001 	blne	2e4 <.debug_info+0x2e4>
 2dc:	006d756e 	rsbeq	r7, sp, lr, ror #10
 2e0:	540a0601 	strpl	r0, [sl], #-1537	; 0xfffff9ff
 2e4:	02000003 	andeq	r0, r0, #3, 0
 2e8:	700c5491 	mulvc	ip, r1, r4
 2ec:	14060100 	strne	r0, [r6], #-256	; 0xffffff00
 2f0:	00000299 	muleq	r0, r9, r2
 2f4:	0000019d 	muleq	r0, sp, r1
 2f8:	00000185 	andeq	r0, r0, r5, lsl #3
 2fc:	00008e12 	andeq	r8, r0, r2, lsl lr
 300:	00037400 	andeq	r7, r3, r0, lsl #8
 304:	00030500 	andeq	r0, r3, r0, lsl #10
 308:	15000000 	strne	r0, [r0, #-0]
 30c:	00000064 	andeq	r0, r0, r4, rrx
 310:	000000a8 	andeq	r0, r0, r8, lsr #1
 314:	00000341 	andeq	r0, r0, r1, asr #6
 318:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
 31c:	00001003 	andeq	r1, r0, r3
 320:	51010e00 	tstpl	r1, r0, lsl #28
 324:	00000305 	andeq	r0, r0, r5, lsl #6
 328:	010e0000 	mrseq	r0, (UNDEF: 14)
 32c:	00030552 	andeq	r0, r3, r2, asr r5
 330:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 334:	49015301 	stmdbmi	r1, {r0, r8, r9, ip, lr}
 338:	007d020e 	rsbseq	r0, sp, lr, lsl #4
 33c:	5001f303 	andpl	pc, r1, r3, lsl #6
 340:	00681600 	rsbeq	r1, r8, r0, lsl #12
 344:	03850000 	orreq	r0, r5, #0, 0
 348:	00160000 	andseq	r0, r6, r0
 34c:	79000001 	stmdbvc	r0, {r0}
 350:	00000003 	andeq	r0, r0, r3
 354:	00011317 	andeq	r1, r1, r7, lsl r3
 358:	00036400 	andeq	r6, r3, r0, lsl #8
 35c:	002c1800 	eoreq	r1, ip, r0, lsl #16
 360:	00200000 	eoreq	r0, r0, r0
 364:	00011a17 	andeq	r1, r1, r7, lsl sl
 368:	00037400 	andeq	r7, r3, r0, lsl #8
 36c:	002c1800 	eoreq	r1, ip, r0, lsl #16
 370:	00080000 	andeq	r0, r8, r0
 374:	00036410 	andeq	r6, r3, r0, lsl r4
 378:	00fa1c00 	rscseq	r1, sl, r0, lsl #24
 37c:	00fa0000 	rscseq	r0, sl, r0
 380:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
 384:	004c1c05 	subeq	r1, ip, r5, lsl #24
 388:	004c0000 	subeq	r0, ip, r0
 38c:	5f040000 	svcpl	0x00040000
 390:	Address 0x0000000000000390 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <vprintk+0x2bff7c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <vprintk+0xe83710>
  30:	0b390b3b 	bleq	e42d24 <vprintk+0xe42bf4>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	03011305 	movweq	r1, #4869	; 0x1305
  3c:	3a0b0b0e 	bcc	2c2c7c <vprintk+0x2c2b4c>
  40:	010b3b0b 	tsteq	fp, fp, lsl #22
  44:	06000013 			; <UNDEFINED> instruction: 0x06000013
  48:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
  4c:	0b381349 	bleq	e04d78 <vprintk+0xe04c48>
  50:	00001934 	andeq	r1, r0, r4, lsr r9
  54:	0b000f07 	bleq	3c78 <vprintk+0x3b48>
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  60:	0b3a0e03 	bleq	e83874 <vprintk+0xe83744>
  64:	0b390b3b 	bleq	e42d58 <vprintk+0xe42c28>
  68:	13491927 	movtne	r1, #39207	; 0x9927
  6c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  70:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  74:	00130119 	andseq	r0, r3, r9, lsl r1
  78:	00050900 	andeq	r0, r5, r0, lsl #18
  7c:	0b3a0803 	bleq	e82090 <vprintk+0xe81f60>
  80:	0b390b3b 	bleq	e42d74 <vprintk+0xe42c44>
  84:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  88:	180a0000 	stmdane	sl, {}	; <UNPREDICTABLE>
  8c:	0b000000 	bleq	94 <.debug_abbrev+0x94>
  90:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  94:	0b3b0b3a 	bleq	ec2d84 <vprintk+0xec2c54>
  98:	13490b39 	movtne	r0, #39737	; 0x9b39
  9c:	00001802 	andeq	r1, r0, r2, lsl #16
  a0:	0300340c 	movweq	r3, #1036	; 0x40c
  a4:	3b0b3a08 	blcc	2ce8cc <vprintk+0x2ce79c>
  a8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  ac:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  b0:	00001742 	andeq	r1, r0, r2, asr #14
  b4:	0182890d 	orreq	r8, r2, sp, lsl #18
  b8:	31011101 	tstcc	r1, r1, lsl #2
  bc:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  c0:	0001828a 	andeq	r8, r1, sl, lsl #5
  c4:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  c8:	0f000018 	svceq	0x00000018
  cc:	0b0b000f 	bleq	2c0110 <vprintk+0x2bffe0>
  d0:	00001349 	andeq	r1, r0, r9, asr #6
  d4:	49002610 	stmdbmi	r0, {r4, r9, sl, sp}
  d8:	11000013 	tstne	r0, r3, lsl r0
  dc:	08030005 	stmdaeq	r3, {r0, r2}
  e0:	0b3b0b3a 	bleq	ec2dd0 <vprintk+0xec2ca0>
  e4:	13490b39 	movtne	r0, #39737	; 0x9b39
  e8:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  ec:	12000017 	andne	r0, r0, #23, 0
  f0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  f4:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  f8:	00001802 	andeq	r1, r0, r2, lsl #16
  fc:	55010b13 	strpl	r0, [r1, #-2835]	; 0xfffff4ed
 100:	00130117 	andseq	r0, r3, r7, lsl r1
 104:	00341400 	eorseq	r1, r4, r0, lsl #8
 108:	0b3a0803 	bleq	e8211c <vprintk+0xe81fec>
 10c:	0b390b3b 	bleq	e42e00 <vprintk+0xe42cd0>
 110:	00001349 	andeq	r1, r0, r9, asr #6
 114:	01828915 	orreq	r8, r2, r5, lsl r9
 118:	31011101 	tstcc	r1, r1, lsl #2
 11c:	00130113 	andseq	r0, r3, r3, lsl r1
 120:	82891600 	addhi	r1, r9, #0, 12
 124:	01110001 	tsteq	r1, r1
 128:	00001331 	andeq	r1, r0, r1, lsr r3
 12c:	49010117 	stmdbmi	r1, {r0, r1, r2, r4, r8}
 130:	00130113 	andseq	r0, r3, r3, lsl r1
 134:	00211800 	eoreq	r1, r1, r0, lsl #16
 138:	0b2f1349 	bleq	bc4e64 <vprintk+0xbc4d34>
 13c:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
 140:	3a0e0301 	bcc	380d4c <vprintk+0x380c1c>
 144:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 148:	1119270b 	tstne	r9, fp, lsl #14
 14c:	40061201 	andmi	r1, r6, r1, lsl #4
 150:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 154:	00001301 	andeq	r1, r0, r1, lsl #6
 158:	0300051a 	movweq	r0, #1306	; 0x51a
 15c:	3b0b3a0e 	blcc	2ce99c <vprintk+0x2ce86c>
 160:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 164:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 168:	00001742 	andeq	r1, r0, r2, asr #14
 16c:	0300341b 	movweq	r3, #1051	; 0x41b
 170:	3b0b3a08 	blcc	2ce998 <vprintk+0x2ce868>
 174:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 178:	00180213 	andseq	r0, r8, r3, lsl r2
 17c:	002e1c00 	eoreq	r1, lr, r0, lsl #24
 180:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 184:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 188:	0b3b0b3a 	bleq	ec2e78 <vprintk+0xec2d48>
 18c:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	001c0000 	andseq	r0, ip, r0
   4:	002c0000 	eoreq	r0, ip, r0
   8:	00010000 	andeq	r0, r1, r0
   c:	00000050 	andeq	r0, r0, r0, asr r0
	...
  20:	00013000 	andeq	r3, r1, r0
  24:	00014400 	andeq	r4, r1, r0, lsl #8
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000144 	andeq	r0, r0, r4, asr #2
  30:	0000014c 	andeq	r0, r0, ip, asr #2
  34:	4c540001 	mrrcmi	0, 0, r0, r4, cr1
  38:	50000001 	andpl	r0, r0, r1
  3c:	01000001 	tsteq	r0, r1
  40:	01505500 	cmpeq	r0, r0, lsl #10
  44:	01680000 	cmneq	r8, r0
  48:	00010000 	andeq	r0, r1, r0
  4c:	00016854 	andeq	r6, r1, r4, asr r8
  50:	0002d400 	andeq	sp, r2, r0, lsl #8
  54:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
  58:	000002d4 	ldrdeq	r0, [r0], -r4
  5c:	000002dc 	ldrdeq	r0, [r0], -ip
  60:	00540001 	subseq	r0, r4, r1
	...
  6c:	6c000000 	stcvs	0, cr0, [r0], {-0}
  70:	7c000002 	stcvc	0, cr0, [r0], {2}
  74:	01000002 	tsteq	r0, r2
  78:	02885400 	addeq	r5, r8, #0, 8
  7c:	028c0000 	addeq	r0, ip, #0, 0
  80:	00010000 	andeq	r0, r1, r0
  84:	00000054 	andeq	r0, r0, r4, asr r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	a0000000 	andge	r0, r0, r0
  90:	b8000002 	stmdalt	r0, {r1}
  94:	01000002 	tsteq	r0, r2
  98:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  b4:	0000002c 	andeq	r0, r0, ip, lsr #32
  b8:	00000060 	andeq	r0, r0, r0, rrx
  bc:	60500001 	subsvs	r0, r0, r1
  c0:	63000000 	movwvs	r0, #0
  c4:	02000000 	andeq	r0, r0, #0, 0
  c8:	63007d00 	movwvs	r7, #3328	; 0xd00
  cc:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
  d0:	04000000 	streq	r0, [r0], #-0
  d4:	5001f300 	andpl	pc, r1, r0, lsl #6
  d8:	0000689f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  dc:	00006c00 	andeq	r6, r0, r0, lsl #24
  e0:	50000100 	andpl	r0, r0, r0, lsl #2
  e4:	0000006c 	andeq	r0, r0, ip, rrx
  e8:	00000090 	muleq	r0, r0, r0
  ec:	01f30004 	mvnseq	r0, r4
  f0:	00909f50 	addseq	r9, r0, r0, asr pc
  f4:	00940000 	addseq	r0, r4, r0
  f8:	00010000 	andeq	r0, r1, r0
  fc:	00009450 	andeq	r9, r0, r0, asr r4
 100:	0000d000 	andeq	sp, r0, r0
 104:	f3000400 	vshl.u8	d0, d0, d0
 108:	d09f5001 	addsle	r5, pc, r1
 10c:	d4000000 	strle	r0, [r0], #-0
 110:	01000000 	mrseq	r0, (UNDEF: 0)
 114:	00d45000 	sbcseq	r5, r4, r0
 118:	01300000 	teqeq	r0, r0
 11c:	00040000 	andeq	r0, r4, r0
 120:	9f5001f3 	svcls	0x005001f3
	...
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	0000005c 	andeq	r0, r0, ip, asr r0
 140:	5c510001 	mrrcpl	0, 0, r0, r1, cr1
 144:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
 148:	04000000 	streq	r0, [r0], #-0
 14c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 150:	0000689f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
 154:	00008800 	andeq	r8, r0, r0, lsl #16
 158:	51000100 	mrspl	r0, (UNDEF: 16)
 15c:	00000090 	muleq	r0, r0, r0
 160:	000000c4 	andeq	r0, r0, r4, asr #1
 164:	c4510001 	ldrbgt	r0, [r1], #-1
 168:	d0000000 	andle	r0, r0, r0
 16c:	01000000 	mrseq	r0, (UNDEF: 0)
 170:	00d05000 	sbcseq	r5, r0, r0
 174:	00f00000 	rscseq	r0, r0, r0
 178:	00010000 	andeq	r0, r1, r0
 17c:	00000051 	andeq	r0, r0, r1, asr r0
 180:	00000000 	andeq	r0, r0, r0
 184:	00000100 	andeq	r0, r0, r0, lsl #2
	...
 198:	00000101 	andeq	r0, r0, r1, lsl #2
 19c:	00003400 	andeq	r3, r0, r0, lsl #8
 1a0:	00006c00 	andeq	r6, r0, r0, lsl #24
 1a4:	91000300 	mrsls	r0, LR_irq
 1a8:	006c9f4c 	rsbeq	r9, ip, ip, asr #30
 1ac:	00800000 	addeq	r0, r0, r0
 1b0:	00010000 	andeq	r0, r1, r0
 1b4:	00008054 	andeq	r8, r0, r4, asr r0
 1b8:	00009000 	andeq	r9, r0, r0
 1bc:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
 1c0:	00909f7f 	addseq	r9, r0, pc, ror pc
 1c4:	00940000 	addseq	r0, r4, r0
 1c8:	00030000 	andeq	r0, r3, r0
 1cc:	949f4c91 	ldrls	r4, [pc], #3217	; 1d4 <.debug_loc+0x1d4>
 1d0:	bc000000 	stclt	0, cr0, [r0], {-0}
 1d4:	01000000 	mrseq	r0, (UNDEF: 0)
 1d8:	00bc5400 	adcseq	r5, ip, r0, lsl #8
 1dc:	00d00000 	sbcseq	r0, r0, r0
 1e0:	00030000 	andeq	r0, r3, r0
 1e4:	d09f7f74 	addsle	r7, pc, r4, ror pc	; <UNPREDICTABLE>
 1e8:	d4000000 	strle	r0, [r0], #-0
 1ec:	03000000 	movweq	r0, #0
 1f0:	9f4c9100 	svcls	0x004c9100
 1f4:	000000d4 	ldrdeq	r0, [r0], -r4
 1f8:	000000e8 	andeq	r0, r0, r8, ror #1
 1fc:	e8540001 	ldmda	r4, {r0}^
 200:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
 204:	03000000 	movweq	r0, #0
 208:	9f7f7400 	svcls	0x007f7400
 20c:	000000f8 	strdeq	r0, [r0], -r8
 210:	000000f8 	strdeq	r0, [r0], -r8
 214:	f8540001 			; <UNDEFINED> instruction: 0xf8540001
 218:	fc000000 	stc2	0, cr0, [r0], {-0}
 21c:	03000000 	movweq	r0, #0
 220:	9f7f7400 	svcls	0x007f7400
 224:	000000fc 	strdeq	r0, [r0], -ip
 228:	00000114 	andeq	r0, r0, r4, lsl r1
 22c:	00540001 	subseq	r0, r4, r1
 230:	00000000 	andeq	r0, r0, r0
 234:	Address 0x0000000000000234 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000002e8 	andeq	r0, r0, r8, ror #5
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	0000014c 	andeq	r0, r0, ip, asr #2
   4:	0000014c 	andeq	r0, r0, ip, asr #2
   8:	00000164 	andeq	r0, r0, r4, ror #2
   c:	000002d4 	ldrdeq	r0, [r0], -r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000002cf 	andeq	r0, r0, pc, asr #5
   4:	00e40003 	rsceq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <vprintk+0xfffffe95>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <vprintk+0xfffffd30>
  28:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  2c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  30:	2f72616c 	svccs	0x0072616c
  34:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  40:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  44:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  48:	3130322d 	teqcc	r0, sp, lsr #4
  4c:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  50:	30317363 	eorscc	r7, r1, r3, ror #6
  54:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffff80 <vprintk+0xfffffe50>
  58:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  5c:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  60:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  64:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  68:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  6c:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  70:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  74:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  78:	2f006564 	svccs	0x00006564
  7c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  80:	75792f73 	ldrbvc	r2, [r9, #-3955]!	; 0xfffff08d
  84:	706e6978 	rsbvc	r6, lr, r8, ror r9
  88:	472f6965 	strmi	r6, [pc, -r5, ror #18]!
  8c:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  90:	73632f62 	cmnvc	r3, #392	; 0x188
  94:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  98:	7733322d 	ldrvc	r3, [r3, -sp, lsr #4]!
  9c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; ffffff00 <vprintk+0xfffffdd0>
  a0:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  a4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  a8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  ac:	72700000 	rsbsvc	r0, r0, #0, 0
  b0:	6b746e69 	blvs	1d1ba5c <vprintk+0x1d1b92c>
  b4:	0100632e 	tsteq	r0, lr, lsr #6
  b8:	74730000 	ldrbtvc	r0, [r3], #-0
  bc:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  c0:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  c4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  c8:	74730000 	ldrbtvc	r0, [r3], #-0
  cc:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
  d0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  d4:	70720000 	rsbsvc	r0, r2, r0
  d8:	00682e69 	rsbeq	r2, r8, r9, ror #28
  dc:	3c000003 	stccc	0, cr0, [r0], {3}
  e0:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  e4:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
  e8:	0000003e 	andeq	r0, r0, lr, lsr r0
  ec:	22050000 	andcs	r0, r5, #0, 0
  f0:	00020500 	andeq	r0, r2, r0, lsl #10
  f4:	03000000 	movweq	r0, #0
  f8:	060100cf 	streq	r0, [r1], -pc, asr #1
  fc:	06050501 	streq	r0, [r5], -r1, lsl #10
 100:	05131467 	ldreq	r1, [r3, #-1127]	; 0xfffffb99
 104:	0e054b08 	vmlaeq.f64	d4, d5, d8
 108:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 10c:	05134b06 	ldreq	r4, [r3, #-2822]	; 0xfffff4fa
 110:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
 114:	ad030631 	stcge	6, cr0, [r3, #-196]	; 0xffffff3c
 118:	0106827f 	tsteq	r6, pc, ror r2
 11c:	4b060505 	blmi	181538 <vprintk+0x181408>
 120:	03090514 	movweq	r0, #38164	; 0x9514
 124:	0601ba11 			; <UNDEFINED> instruction: 0x0601ba11
 128:	2e062e82 	cdpcs	14, 0, cr2, cr6, cr2, {4}
 12c:	03060505 	movweq	r0, #25861	; 0x6505
 130:	09052e6f 	stmdbeq	r5, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp}
 134:	01040200 	mrseq	r0, R12_usr
 138:	0d053006 	stceq	0, cr3, [r5, #-24]	; 0xffffffe8
 13c:	01040200 	mrseq	r0, R12_usr
 140:	001b0513 	andseq	r0, fp, r3, lsl r5
 144:	06010402 	streq	r0, [r1], -r2, lsl #8
 148:	00180501 	andseq	r0, r8, r1, lsl #10
 14c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 150:	02001205 	andeq	r1, r0, #1342177280	; 0x50000000
 154:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 158:	04020010 	streq	r0, [r2], #-16
 15c:	054b0601 	strbeq	r0, [fp, #-1537]	; 0xfffff9ff
 160:	04020009 	streq	r0, [r2], #-9
 164:	00010601 	andeq	r0, r1, r1, lsl #12
 168:	4a010402 	bmi	41178 <vprintk+0x41048>
 16c:	05460505 	strbeq	r0, [r6, #-1285]	; 0xfffffafb
 170:	04020009 	streq	r0, [r2], #-9
 174:	05350601 	ldreq	r0, [r5, #-1537]!	; 0xfffff9ff
 178:	0402000d 	streq	r0, [r2], #-13
 17c:	23051301 	movwcs	r1, #21249	; 0x5301
 180:	01040200 	mrseq	r0, R12_usr
 184:	20050106 	andcs	r0, r5, r6, lsl #2
 188:	01040200 	mrseq	r0, R12_usr
 18c:	001205ba 			; <UNDEFINED> instruction: 0x001205ba
 190:	4a010402 	bmi	411a0 <vprintk+0x41070>
 194:	02001005 	andeq	r1, r0, #5, 0
 198:	4b060104 	blmi	1805b0 <vprintk+0x180480>
 19c:	02001305 	andeq	r1, r0, #335544320	; 0x14000000
 1a0:	2e060104 	adfcss	f0, f6, f4
 1a4:	02000905 	andeq	r0, r0, #81920	; 0x14000
 1a8:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 1ac:	66770305 	ldrbtvs	r0, [r7], -r5, lsl #6
 1b0:	02000905 	andeq	r0, r0, #81920	; 0x14000
 1b4:	03060104 	movweq	r0, #24836	; 0x6104
 1b8:	0d052e0c 	stceq	14, cr2, [r5, #-48]	; 0xffffffd0
 1bc:	01040200 	mrseq	r0, R12_usr
 1c0:	00290513 	eoreq	r0, r9, r3, lsl r5
 1c4:	06010402 	streq	r0, [r1], -r2, lsl #8
 1c8:	00260501 	eoreq	r0, r6, r1, lsl #10
 1cc:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 1d0:	02001205 	andeq	r1, r0, #1342177280	; 0x50000000
 1d4:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 1d8:	04020010 	streq	r0, [r2], #-16
 1dc:	054b0601 	strbeq	r0, [fp, #-1537]	; 0xfffff9ff
 1e0:	04020009 	streq	r0, [r2], #-9
 1e4:	00010601 	andeq	r0, r1, r1, lsl #12
 1e8:	4a010402 	bmi	411f8 <vprintk+0x410c8>
 1ec:	06135206 	ldreq	r5, [r3], -r6, lsl #4
 1f0:	000a052e 	andeq	r0, sl, lr, lsr #10
 1f4:	06010402 	streq	r0, [r1], -r2, lsl #8
 1f8:	0601052c 	streq	r0, [r1], -ip, lsr #10
 1fc:	2a054a6a 	bcs	152bac <vprintk+0x152a7c>
 200:	02050006 	andeq	r0, r5, #6, 0
 204:	00000130 	andeq	r0, r0, r0, lsr r1
 208:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
 20c:	05830605 	streq	r0, [r3, #1541]	; 0x605
 210:	1605300d 	strne	r3, [r5], -sp
 214:	054a2203 	strbeq	r2, [sl, #-515]	; 0xfffffdfd
 218:	015c0311 	cmpeq	ip, r1, lsl r3
 21c:	01061405 	tsteq	r6, r5, lsl #8
 220:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 224:	2e060104 	adfcss	f0, f6, f4
 228:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 22c:	2e060104 	adfcss	f0, f6, f4
 230:	4b060905 	blmi	18264c <vprintk+0x18251c>
 234:	01060b05 	tsteq	r6, r5, lsl #22
 238:	4d060d05 	stcmi	13, cr0, [r6, #-20]	; 0xffffffec
 23c:	01061005 	tsteq	r6, r5
 240:	30060d05 	andcc	r0, r6, r5, lsl #26
 244:	05141313 	ldreq	r1, [r4, #-787]	; 0xfffffced
 248:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
 24c:	38020617 	stmdacc	r2, {r0, r1, r2, r4, r9, sl}
 250:	ba3a0513 	blt	e816a4 <vprintk+0xe81574>
 254:	01060d05 	tsteq	r6, r5, lsl #26
 258:	2f061705 	svccs	0x00061705
 25c:	05ba3b05 	ldreq	r3, [sl, #2821]!	; 0xb05
 260:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 264:	052f0617 	streq	r0, [pc, #-1559]!	; fffffc55 <vprintk+0xfffffb25>
 268:	0d059e31 	stceq	14, cr9, [r5, #-196]	; 0xffffff3c
 26c:	11050106 	tstne	r5, r6, lsl #2
 270:	4b4b3306 	blmi	12cce90 <vprintk+0x12ccd60>
 274:	130531bb 	movwne	r3, #20923	; 0x51bb
 278:	11050106 	tstne	r5, r6, lsl #2
 27c:	13058306 	movwne	r8, #21254	; 0x5306
 280:	11050106 	tstne	r5, r6, lsl #2
 284:	05674e06 	strbeq	r4, [r7, #-3590]!	; 0xfffff1fa
 288:	054b2a15 	strbeq	r2, [fp, #-2581]	; 0xfffff5eb
 28c:	2e010617 	mcrcs	6, 0, r0, cr1, cr7, {0}
 290:	34061105 	strcc	r1, [r6], #-261	; 0xfffffefb
 294:	01061705 	tsteq	r6, r5, lsl #14
 298:	05821105 	streq	r1, [r2, #261]	; 0x105
 29c:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
 2a0:	052f0603 	streq	r0, [pc, #-1539]!	; fffffca5 <vprintk+0xfffffb75>
 2a4:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
 2a8:	32052d03 	andcc	r2, r5, #192	; 0xc0
 2ac:	03040200 	movweq	r0, #16896	; 0x4200
 2b0:	2d050106 	stfcss	f0, [r5, #-24]	; 0xffffffe8
 2b4:	01040200 	mrseq	r0, R12_usr
 2b8:	11052e06 	tstne	r5, r6, lsl #28
 2bc:	01040200 	mrseq	r0, R12_usr
 2c0:	16052e06 	strne	r2, [r5], -r6, lsl #28
 2c4:	ba016906 	blt	5a6e4 <vprintk+0x5a5b4>
 2c8:	01052e06 	tsteq	r5, r6, lsl #28
 2cc:	06024a17 			; <UNDEFINED> instruction: 0x06024a17
 2d0:	Address 0x00000000000002d0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73677261 	cmnvc	r7, #268435462	; 0x10000006
   4:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
   8:	5f63756e 	svcpl	0x0063756e
   c:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
  10:	00747369 	rsbseq	r7, r4, r9, ror #6
  14:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  18:	792f7372 	stmdbvc	pc!, {r1, r4, r5, r6, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
  1c:	6e697875 	mcrvs	8, 3, r7, cr9, cr5, {3}
  20:	2f696570 	svccs	0x00696570
  24:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  28:	632f6275 			; <UNDEFINED> instruction: 0x632f6275
  2c:	30343173 	eorscc	r3, r4, r3, ror r1
  30:	33322d65 	teqcc	r2, #6464	; 0x1940
  34:	2f6e6977 	svccs	0x006e6977
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  40:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  44:	63206465 			; <UNDEFINED> instruction: 0x63206465
  48:	00726168 	rsbseq	r6, r2, r8, ror #2
  4c:	61656c63 	cmnvs	r5, r3, ror #24
  50:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
  54:	746f6f62 	strbtvc	r6, [pc], #-3938	; 5c <.debug_str+0x5c>
  58:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  5c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  60:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  64:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  68:	7300746e 	movwvc	r7, #1134	; 0x46e
  6c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  70:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  74:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  78:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  7c:	61760074 	cmnvs	r6, r4, ror r0
  80:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
  84:	70760074 	rsbsvc	r0, r6, r4, ror r0
  88:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  8c:	5f5f006b 	svcpl	0x005f006b
  90:	434e5546 	movtmi	r5, #58694	; 0xe546
  94:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  98:	62005f5f 	andvs	r5, r0, #380	; 0x17c
  9c:	00657361 	rsbeq	r7, r5, r1, ror #6
  a0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  a4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  a8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  ac:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  b0:	6f6c2067 	svcvs	0x006c2067
  b4:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  b8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  bc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c4:	70615f5f 	rsbvc	r5, r1, pc, asr pc
  c8:	696d6500 	stmdbvs	sp!, {r8, sl, sp, lr}^
  cc:	61765f74 	cmnvs	r6, r4, ror pc
  d0:	2f2e006c 	svccs	0x002e006c
  d4:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  d8:	6972702f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, ip, sp, lr}^
  dc:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
  e0:	5f5f0063 	svcpl	0x005f0063
  e4:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
  e8:	00747369 	rsbseq	r7, r4, r9, ror #6
  ec:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  f0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  f4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  f8:	70720074 	rsbsvc	r0, r2, r4, ror r0
  fc:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 100:	61686374 	smcvs	34356	; 0x8634
 104:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
 108:	73007261 	movwvc	r7, #609	; 0x261
 10c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 110:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 114:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 118:	006b746e 	rsbeq	r7, fp, lr, ror #8
 11c:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 120:	745f3233 	ldrbvc	r3, [pc], #-563	; 128 <.debug_str+0x128>
 124:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 128:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 12c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 130:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 134:	61686320 	cmnvs	r8, r0, lsr #6
 138:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 13c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 140:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 144:	20312e32 	eorscs	r2, r1, r2, lsr lr
 148:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 14c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 150:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 154:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 158:	5b202965 	blpl	80a6f4 <vprintk+0x80a5c4>
 15c:	2f4d5241 	svccs	0x004d5241
 160:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 164:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 168:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 16c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 170:	6f697369 	svcvs	0x00697369
 174:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 178:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 17c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 180:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 184:	316d7261 	cmncc	sp, r1, ror #4
 188:	6a363731 	bvs	d8de54 <vprintk+0xd8dd24>
 18c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 190:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 194:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 198:	316d7261 	cmncc	sp, r1, ror #4
 19c:	6a363731 	bvs	d8de68 <vprintk+0xd8dd38>
 1a0:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1a4:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 1a8:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 1ac:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 1b0:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 1b4:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 1b8:	206d7261 	rsbcs	r7, sp, r1, ror #4
 1bc:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1c0:	613d6863 	teqvs	sp, r3, ror #16
 1c4:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 1c8:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1cc:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1d0:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1d4:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1d8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1dc:	20393975 	eorscs	r3, r9, r5, ror r9
 1e0:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1e4:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1e8:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1ec:	Address 0x00000000000001ec is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <vprintk+0x80a4c0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000030 	andeq	r0, r0, r0, lsr r0
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	80100e42 	andshi	r0, r0, r2, asr #28
  24:	82038104 	andhi	r8, r3, #1
  28:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
  2c:	058e140e 	streq	r1, [lr, #1038]	; 0x40e
  30:	4a200e42 	bmi	803940 <vprintk+0x803810>
  34:	ce42140e 	cdpgt	4, 4, cr1, cr2, cr14, {0}
  38:	c342100e 	movtgt	r1, #8206	; 0x200e
  3c:	0ec0c1c2 	acseqdm	f4, f2
  40:	00000000 	andeq	r0, r0, r0
  44:	0000001c 	andeq	r0, r0, ip, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000002c 	andeq	r0, r0, ip, lsr #32
  50:	00000104 	andeq	r0, r0, r4, lsl #2
  54:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  58:	42018e02 	andmi	r8, r1, #2, 28
  5c:	6e02380e 	cdpvs	8, 0, cr3, cr2, cr14, {0}
  60:	0000080e 	andeq	r0, r0, lr, lsl #16
  64:	0000001c 	andeq	r0, r0, ip, lsl r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000130 	andeq	r0, r0, r0, lsr r1
  70:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  74:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
  78:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  7c:	200e4201 	andcs	r4, lr, r1, lsl #4
  80:	0c0ed002 	stceq	0, cr13, [lr], {2}

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <vprintk+0x12cd6fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <vprintk+0x46300>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


putchar.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_putchar>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <uart_putc>
   c:	e1a00004 	mov	r0, r4
  10:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000b1 	strheq	r0, [r0], -r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d5 	ldrdeq	r0, [r0], -r5
  10:	0000a50c 	andeq	sl, r0, ip, lsl #10
	...
  1c:	00001400 	andeq	r1, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	5d070403 	cfstrspl	mvf0, [r7, #-12]
  30:	03000000 	movweq	r0, #0
  34:	00c90601 	sbceq	r0, r9, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00009b05 	andeq	r9, r0, r5, lsl #22
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000c0 	andeq	r0, r0, r0, asr #1
  48:	81050803 	tsthi	r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	002a0801 	eoreq	r0, sl, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004a07 	andeq	r4, r0, r7, lsl #20
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000038 	andeq	r0, r0, r8, lsr r0
  64:	6a070803 	bvs	1c2014 <rpi_putchar+0x1c2014>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	0000008f 	andeq	r0, r0, pc, lsl #1
  70:	25050301 	strcs	r0, [r5, #-769]	; 0xfffffcff
  74:	00000000 	andeq	r0, r0, r0
  78:	14000000 	strne	r0, [r0], #-0
  7c:	01000000 	mrseq	r0, (UNDEF: 0)
  80:	0000a89c 	muleq	r0, ip, r8
  84:	00630500 	rsbeq	r0, r3, r0, lsl #10
  88:	25150301 	ldrcs	r0, [r5, #-769]	; 0xfffffcff
  8c:	04000000 	streq	r0, [r0], #-0
  90:	00000000 	andeq	r0, r0, r0
  94:	06000000 	streq	r0, [r0], -r0
  98:	0000000c 	andeq	r0, r0, ip
  9c:	000000a8 	andeq	r0, r0, r8, lsr #1
  a0:	02500107 	subseq	r0, r0, #-1073741823	; 0xc0000001
  a4:	00000074 	andeq	r0, r0, r4, ror r0
  a8:	0000b608 	andeq	fp, r0, r8, lsl #12
  ac:	0000b600 	andeq	fp, r0, r0, lsl #12
  b0:	06350200 	ldrteq	r0, [r5], -r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_putchar+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	012e0400 			; <UNDEFINED> instruction: 0x012e0400
  2c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  30:	0b3b0b3a 	bleq	ec2d20 <rpi_putchar+0xec2d20>
  34:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  38:	01111349 	tsteq	r1, r9, asr #6
  3c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  40:	01194297 			; <UNDEFINED> instruction: 0x01194297
  44:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
  48:	08030005 	stmdaeq	r3, {r0, r2}
  4c:	0b3b0b3a 	bleq	ec2d3c <rpi_putchar+0xec2d3c>
  50:	13490b39 	movtne	r0, #39737	; 0x9b39
  54:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  58:	06000017 			; <UNDEFINED> instruction: 0x06000017
  5c:	01018289 	smlabbeq	r1, r9, r2, r8
  60:	13310111 	teqne	r1, #1073741828	; 0x40000004
  64:	8a070000 	bhi	1c006c <rpi_putchar+0x1c006c>
  68:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
  6c:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
  70:	2e080000 	cdpcs	0, 0, cr0, cr8, cr0, {0}
  74:	3c193f00 	ldccc	15, cr3, [r9], {-0}
  78:	030e6e19 	movweq	r6, #60953	; 0xee19
  7c:	3b0b3a0e 	blcc	2ce8bc <rpi_putchar+0x2ce8bc>
  80:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000000b 	andeq	r0, r0, fp
   c:	0b500001 	bleq	1400018 <rpi_putchar+0x1400018>
  10:	14000000 	strne	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000014 	andeq	r0, r0, r4, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000084 	andeq	r0, r0, r4, lsl #1
   4:	00620003 	rsbeq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <rpi_putchar+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	7875792f 	ldmdavc	r5!, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr}^
  2c:	65706e69 	ldrbvs	r6, [r0, #-3689]!	; 0xfffff197
  30:	69472f69 	stmdbvs	r7, {r0, r3, r5, r6, r8, r9, sl, fp, sp}^
  34:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  38:	3173632f 	cmncc	r3, pc, lsr #6
  3c:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  40:	69773332 	ldmdbvs	r7!, {r1, r4, r5, r8, r9, ip, sp}^
  44:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  48:	2f697062 	svccs	0x00697062
  4c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  50:	00656475 	rsbeq	r6, r5, r5, ror r4
  54:	74757000 	ldrbtvc	r7, [r5], #-0
  58:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  5c:	0100632e 	tsteq	r0, lr, lsr #6
  60:	70720000 	rsbsvc	r0, r2, r0
  64:	00682e69 	rsbeq	r2, r8, r9, ror #28
  68:	00000002 	andeq	r0, r0, r2
  6c:	05001805 	streq	r1, [r0, #-2053]	; 0xfffff7fb
  70:	00000002 	andeq	r0, r0, r2
  74:	01061400 	tsteq	r6, r0, lsl #8
  78:	4a061a05 	bmi	186894 <rpi_putchar+0x186894>
  7c:	052e2805 	streq	r2, [lr, #-2053]!	; 0xfffff7fb
  80:	02010601 	andeq	r0, r1, #1048576	; 0x100000
  84:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	792f7372 	stmdbvc	pc!, {r1, r4, r5, r6, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
   8:	6e697875 	mcrvs	8, 3, r7, cr9, cr5, {3}
   c:	2f696570 	svccs	0x00696570
  10:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  14:	632f6275 			; <UNDEFINED> instruction: 0x632f6275
  18:	30343173 	eorscc	r3, r4, r3, ror r1
  1c:	33322d65 	teqcc	r2, #6464	; 0x1940
  20:	2f6e6977 	svccs	0x006e6977
  24:	7062696c 	rsbvc	r6, r2, ip, ror #18
  28:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  2c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  30:	63206465 			; <UNDEFINED> instruction: 0x63206465
  34:	00726168 	rsbseq	r6, r2, r8, ror #2
  38:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  3c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  48:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  4c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  50:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  54:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  58:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  5c:	736e7500 	cmnvc	lr, #0, 10
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	6f6c0074 	svcvs	0x006c0074
  6c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  70:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  74:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  78:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  7c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  80:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  84:	6f6c2067 	svcvs	0x006c2067
  88:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  8c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  90:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  94:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  98:	73007261 	movwvc	r7, #609	; 0x261
  9c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  a0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a4:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; ac <.debug_str+0xac>
  a8:	2f636269 	svccs	0x00636269
  ac:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  b0:	2e726168 	rpwcssz	f6, f2, #0.0
  b4:	61750063 	cmnvs	r5, r3, rrx
  b8:	705f7472 	subsvc	r7, pc, r2, ror r4	; <UNPREDICTABLE>
  bc:	00637475 	rsbeq	r7, r3, r5, ror r4
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  cc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  d0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d4:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  d8:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  dc:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  e0:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  e4:	31393130 	teqcc	r9, r0, lsr r1
  e8:	20353230 	eorscs	r3, r5, r0, lsr r2
  ec:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  f0:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  f4:	415b2029 	cmpmi	fp, r9, lsr #32
  f8:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  fc:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 100:	6172622d 	cmnvs	r2, sp, lsr #4
 104:	2068636e 	rsbcs	r6, r8, lr, ror #6
 108:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 10c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 110:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 114:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 118:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 11c:	613d7570 	teqvs	sp, r0, ror r5
 120:	31316d72 	teqcc	r1, r2, ror sp
 124:	7a6a3637 	bvc	1a8da08 <rpi_putchar+0x1a8da08>
 128:	20732d66 	rsbscs	r2, r3, r6, ror #26
 12c:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 130:	613d656e 	teqvs	sp, lr, ror #10
 134:	31316d72 	teqcc	r1, r2, ror sp
 138:	7a6a3637 	bvc	1a8da1c <rpi_putchar+0x1a8da1c>
 13c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 140:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 144:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 148:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 14c:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 150:	616d2d20 	cmnvs	sp, r0, lsr #26
 154:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 158:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 15c:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 160:	6b36766d 	blvs	d9db1c <rpi_putchar+0xd9db1c>
 164:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 168:	20626467 	rsbcs	r6, r2, r7, ror #8
 16c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 170:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 174:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 178:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 17c:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 180:	61747365 	cmnvs	r4, r5, ror #6
 184:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 188:	Address 0x0000000000000188 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_putchar+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_putchar+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_putchar+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


putk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <putk>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e5d40000 	ldrb	r0, [r4]
   c:	e3500000 	cmp	r0, #0, 0
  10:	0a000002 	beq	20 <putk+0x20>
  14:	ebfffffe 	bl	0 <rpi_putchar>
  18:	e2844001 	add	r4, r4, #1, 0
  1c:	eafffff9 	b	8 <putk+0x8>
  20:	e3a00001 	mov	r0, #1, 0
  24:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000bc 	strheq	r0, [r0], -ip
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d2 	ldrdeq	r0, [r0], -r2
  10:	0000af0c 	andeq	sl, r0, ip, lsl #30
	...
  1c:	00002800 	andeq	r2, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	5d070403 	cfstrspl	mvf0, [r7, #-12]
  30:	03000000 	movweq	r0, #0
  34:	00c60601 	sbceq	r0, r6, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000a005 	andeq	sl, r0, r5
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000bd 	strheq	r0, [r0], -sp
  48:	81050803 	tsthi	r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	002a0801 	eoreq	r0, sl, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004a07 	andeq	r4, r0, r7, lsl #20
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000038 	andeq	r0, r0, r8, lsr r0
  64:	6a070803 	bvs	1c2014 <putk+0x1c2014>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	000000aa 	andeq	r0, r0, sl, lsr #1
  70:	25050301 	strcs	r0, [r5, #-769]	; 0xfffffcff
  74:	00000000 	andeq	r0, r0, r0
  78:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  7c:	01000000 	mrseq	r0, (UNDEF: 0)
  80:	0000a19c 	muleq	r0, ip, r1
  84:	00700500 	rsbseq	r0, r0, r0, lsl #10
  88:	a1160301 	tstge	r6, r1, lsl #6
  8c:	04000000 	streq	r0, [r0], #-0
  90:	00000000 	andeq	r0, r0, r0
  94:	06000000 	streq	r0, [r0], -r0
  98:	00000018 	andeq	r0, r0, r8, lsl r0
  9c:	000000b3 	strheq	r0, [r0], -r3
  a0:	ae040700 	cdpge	7, 0, cr0, cr4, cr0, {0}
  a4:	03000000 	movweq	r0, #0
  a8:	009b0801 	addseq	r0, fp, r1, lsl #16
  ac:	a7080000 	strge	r0, [r8, -r0]
  b0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  b4:	0000008f 	andeq	r0, r0, pc, lsl #1
  b8:	0000008f 	andeq	r0, r0, pc, lsl #1
  bc:	00051e02 	andeq	r1, r5, r2, lsl #28

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <putk+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	012e0400 			; <UNDEFINED> instruction: 0x012e0400
  2c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  30:	0b3b0b3a 	bleq	ec2d20 <putk+0xec2d20>
  34:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  38:	01111349 	tsteq	r1, r9, asr #6
  3c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  40:	01194297 			; <UNDEFINED> instruction: 0x01194297
  44:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
  48:	08030005 	stmdaeq	r3, {r0, r2}
  4c:	0b3b0b3a 	bleq	ec2d3c <putk+0xec2d3c>
  50:	13490b39 	movtne	r0, #39737	; 0x9b39
  54:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  58:	06000017 			; <UNDEFINED> instruction: 0x06000017
  5c:	00018289 	andeq	r8, r1, r9, lsl #5
  60:	13310111 	teqne	r1, #1073741828	; 0x40000004
  64:	0f070000 	svceq	0x00070000
  68:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  6c:	08000013 	stmdaeq	r0, {r0, r1, r4}
  70:	13490026 	movtne	r0, #36902	; 0x9026
  74:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  78:	3c193f00 	ldccc	15, cr3, [r9], {-0}
  7c:	030e6e19 	movweq	r6, #60953	; 0xee19
  80:	3b0b3a0e 	blcc	2ce8c0 <putk+0x2ce8c0>
  84:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	00000000 	andeq	r0, r0, r0
   8:	00000008 	andeq	r0, r0, r8
   c:	08500001 	ldmdaeq	r0, {r0}^
  10:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000028 	andeq	r0, r0, r8, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ad 	andeq	r0, r0, sp, lsr #1
   4:	005f0003 	subseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <putk+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	7875792f 	ldmdavc	r5!, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr}^
  2c:	65706e69 	ldrbvs	r6, [r0, #-3689]!	; 0xfffff197
  30:	69472f69 	stmdbvs	r7, {r0, r3, r5, r6, r8, r9, sl, fp, sp}^
  34:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  38:	3173632f 	cmncc	r3, pc, lsr #6
  3c:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  40:	69773332 	ldmdbvs	r7!, {r1, r4, r5, r8, r9, ip, sp}^
  44:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  48:	2f697062 	svccs	0x00697062
  4c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  50:	00656475 	rsbeq	r6, r5, r5, ror r4
  54:	74757000 	ldrbtvc	r7, [r5], #-0
  58:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  5c:	72000001 	andvc	r0, r0, #1, 0
  60:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  64:	00000200 	andeq	r0, r0, r0, lsl #4
  68:	00190500 	andseq	r0, r9, r0, lsl #10
  6c:	00000205 	andeq	r0, r0, r5, lsl #4
  70:	06140000 	ldreq	r0, [r4], -r0
  74:	06050501 	streq	r0, [r5], -r1, lsl #10
  78:	000b054b 	andeq	r0, fp, fp, asr #10
  7c:	01010402 	tsteq	r1, r2, lsl #8
  80:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
  84:	2e060104 	adfcss	f0, f6, f4
  88:	02000905 	andeq	r0, r0, #81920	; 0x14000
  8c:	4b060204 	blmi	1808a4 <putk+0x1808a4>
  90:	02000f05 	andeq	r0, r0, #5, 30
  94:	052d0204 	streq	r0, [sp, #-516]!	; 0xfffffdfc
  98:	04020010 	streq	r0, [r2], #-16
  9c:	00010602 	andeq	r0, r1, r2, lsl #12
  a0:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
  a4:	32060505 	andcc	r0, r6, #20971520	; 0x1400000
  a8:	13060105 	movwne	r0, #24837	; 0x6105
  ac:	01000402 	tsteq	r0, r2, lsl #8
  b0:	Address 0x00000000000000b0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	792f7372 	stmdbvc	pc!, {r1, r4, r5, r6, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
   8:	6e697875 	mcrvs	8, 3, r7, cr9, cr5, {3}
   c:	2f696570 	svccs	0x00696570
  10:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  14:	632f6275 			; <UNDEFINED> instruction: 0x632f6275
  18:	30343173 	eorscc	r3, r4, r3, ror r1
  1c:	33322d65 	teqcc	r2, #6464	; 0x1940
  20:	2f6e6977 	svccs	0x006e6977
  24:	7062696c 	rsbvc	r6, r2, ip, ror #18
  28:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  2c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  30:	63206465 			; <UNDEFINED> instruction: 0x63206465
  34:	00726168 	rsbseq	r6, r2, r8, ror #2
  38:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  3c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  48:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  4c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  50:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  54:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  58:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  5c:	736e7500 	cmnvc	lr, #0, 10
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	6f6c0074 	svcvs	0x006c0074
  6c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  70:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  74:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  78:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  7c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  80:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  84:	6f6c2067 	svcvs	0x006c2067
  88:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  8c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  90:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  94:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  98:	63007261 	movwvs	r7, #609	; 0x261
  9c:	00726168 	rsbseq	r6, r2, r8, ror #2
  a0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  a4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  a8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  ac:	2e006b74 	vmovcs.16	d0[1], r6
  b0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  b4:	75702f63 	ldrbvc	r2, [r0, #-3939]!	; 0xfffff09d
  b8:	632e6b74 			; <UNDEFINED> instruction: 0x632e6b74
  bc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  c0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  c4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  c8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  cc:	61686320 	cmnvs	r8, r0, lsr #6
  d0:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  d4:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  d8:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  dc:	20312e32 	eorscs	r2, r1, r2, lsr lr
  e0:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  e4:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  e8:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  ec:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  f0:	5b202965 	blpl	80a68c <putk+0x80a68c>
  f4:	2f4d5241 	svccs	0x004d5241
  f8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  fc:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 100:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 104:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 108:	6f697369 	svcvs	0x00697369
 10c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 110:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 114:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 118:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 11c:	316d7261 	cmncc	sp, r1, ror #4
 120:	6a363731 	bvs	d8ddec <putk+0xd8ddec>
 124:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 128:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 12c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 130:	316d7261 	cmncc	sp, r1, ror #4
 134:	6a363731 	bvs	d8de00 <putk+0xd8de00>
 138:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 13c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 140:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 144:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 148:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 14c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 150:	206d7261 	rsbcs	r7, sp, r1, ror #4
 154:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 158:	613d6863 	teqvs	sp, r3, ror #16
 15c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 160:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 164:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 168:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 16c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 170:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 174:	20393975 	eorscs	r3, r9, r5, ror r9
 178:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 17c:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 180:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 184:	Address 0x0000000000000184 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <putk+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000028 	andeq	r0, r0, r8, lsr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <putk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <putk+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


clean-reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <clean_reboot>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f0010 	ldr	r0, [pc, #16]	; 1c <clean_reboot+0x1c>
   8:	ebfffffe 	bl	0 <putk>
   c:	ebfffffe 	bl	0 <uart_flush_tx>
  10:	e3a0000a 	mov	r0, #10, 0
  14:	ebfffffe 	bl	0 <delay_ms>
  18:	ebfffffe 	bl	0 <rpi_reboot>
  1c:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	454e4f44 	strbmi	r4, [lr, #-3908]	; 0xfffff0bc
   4:	0a212121 	beq	848490 <clean_reboot+0x848490>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000eb 	andeq	r0, r0, fp, ror #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000fd 	strdeq	r0, [r0], -sp
  10:	0000a20c 	andeq	sl, r0, ip, lsl #4
  14:	00000b00 	andeq	r0, r0, r0, lsl #22
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002000 	andeq	r2, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	7e070403 	cdpvc	4, 0, cr0, cr7, cr3, {0}
  30:	03000000 	movweq	r0, #0
  34:	00f10601 	rscseq	r0, r1, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000cb05 	andeq	ip, r0, r5, lsl #22
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000da 	ldrdeq	r0, [r0], -sl
  48:	bd050803 	stclt	8, cr0, [r5, #-12]
  4c:	03000000 	movweq	r0, #0
  50:	00350801 	eorseq	r0, r5, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00006b07 	andeq	r6, r0, r7, lsl #22
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000059 	andeq	r0, r0, r9, asr r0
  64:	8b070803 	blhi	1c2014 <clean_reboot+0x1c2014>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	0000004c 	andeq	r0, r0, ip, asr #32
  70:	00060401 	andeq	r0, r6, r1, lsl #8
  74:	20000000 	andcs	r0, r0, r0
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	0000be9c 	muleq	r0, ip, lr
  80:	000c0500 	andeq	r0, ip, r0, lsl #10
  84:	00be0000 	adcseq	r0, lr, r0
  88:	00980000 	addseq	r0, r8, r0
  8c:	01060000 	mrseq	r0, (UNDEF: 6)
  90:	00030550 	andeq	r0, r3, r0, asr r5
  94:	00000000 	andeq	r0, r0, r0
  98:	00001007 	andeq	r1, r0, r7
  9c:	0000ca00 	andeq	ip, r0, r0, lsl #20
  a0:	00180500 	andseq	r0, r8, r0, lsl #10
  a4:	00d60000 	sbcseq	r0, r6, r0
  a8:	00b40000 	adcseq	r0, r4, r0
  ac:	01060000 	mrseq	r0, (UNDEF: 6)
  b0:	003a0150 	eorseq	r0, sl, r0, asr r1
  b4:	00001c07 	andeq	r1, r0, r7, lsl #24
  b8:	0000e200 	andeq	lr, r0, r0, lsl #4
  bc:	d5080000 	strle	r0, [r8, #-0]
  c0:	d5000000 	strle	r0, [r0, #-0]
  c4:	02000000 	andeq	r0, r0, #0, 0
  c8:	e3080521 	movw	r0, #34081	; 0x8521
  cc:	e3000000 	movw	r0, #0
  d0:	02000000 	andeq	r0, r0, #0, 0
  d4:	43080640 	movwmi	r0, #34368	; 0x8640
  d8:	43000000 	movwmi	r0, #0
  dc:	02000000 	andeq	r0, r0, #0, 0
  e0:	0008064d 	andeq	r0, r8, sp, asr #12
  e4:	00000000 	andeq	r0, r0, r0
  e8:	02000000 	andeq	r0, r0, #0, 0
  ec:	Address 0x00000000000000ec is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <clean_reboot+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	012e0400 			; <UNDEFINED> instruction: 0x012e0400
  2c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  30:	0b3b0b3a 	bleq	ec2d20 <clean_reboot+0xec2d20>
  34:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  38:	11190187 	tstne	r9, r7, lsl #3
  3c:	40061201 	andmi	r1, r6, r1, lsl #4
  40:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  44:	00001301 	andeq	r1, r0, r1, lsl #6
  48:	01828905 	orreq	r8, r2, r5, lsl #18
  4c:	31011101 	tstcc	r1, r1, lsl #2
  50:	00130113 	andseq	r0, r3, r3, lsl r1
  54:	828a0600 	addhi	r0, sl, #0, 12
  58:	18020001 	stmdane	r2, {r0}
  5c:	00184291 	mulseq	r8, r1, r2
  60:	82890700 	addhi	r0, r9, #0, 14
  64:	01110001 	tsteq	r1, r1
  68:	00001331 	andeq	r1, r0, r1, lsr r3
  6c:	3f002e08 	svccc	0x00002e08
  70:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  74:	3a0e030e 	bcc	380cb4 <clean_reboot+0x380cb4>
  78:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  7c:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000087 	andeq	r0, r0, r7, lsl #1
   4:	006c0003 	rsbeq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	75792f73 	ldrbvc	r2, [r9, #-3955]!	; 0xfffff08d
  30:	706e6978 	rsbvc	r6, lr, r8, ror r9
  34:	472f6965 	strmi	r6, [pc, -r5, ror #18]!
  38:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  3c:	73632f62 	cmnvc	r3, #392	; 0x188
  40:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  44:	7733322d 	ldrvc	r3, [r3, -sp, lsr #4]!
  48:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffeac <clean_reboot+0xfffffeac>
  4c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  50:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  54:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  58:	6c630000 	stclvs	0, cr0, [r3], #-0
  5c:	2d6e6165 	stfcse	f6, [lr, #-404]!	; 0xfffffe6c
  60:	6f626572 	svcvs	0x00626572
  64:	632e746f 			; <UNDEFINED> instruction: 0x632e746f
  68:	00000100 	andeq	r0, r0, r0, lsl #2
  6c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  70:	00020068 	andeq	r0, r2, r8, rrx
  74:	19050000 	stmdbne	r5, {}	; <UNPREDICTABLE>
  78:	00020500 	andeq	r0, r2, r0, lsl #10
  7c:	15000000 	strne	r0, [r0, #-0]
  80:	4b2f0505 	blmi	bc149c <clean_reboot+0xbc149c>
  84:	04024b2f 	streq	r4, [r2], #-2863	; 0xfffff4d1
  88:	Address 0x0000000000000088 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	2f00746f 	svccs	0x0000746f
   c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  10:	75792f73 	ldrbvc	r2, [r9, #-3955]!	; 0xfffff08d
  14:	706e6978 	rsbvc	r6, lr, r8, ror r9
  18:	472f6965 	strmi	r6, [pc, -r5, ror #18]!
  1c:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  20:	73632f62 	cmnvc	r3, #392	; 0x188
  24:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  28:	7733322d 	ldrvc	r3, [r3, -sp, lsr #4]!
  2c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffe90 <clean_reboot+0xfffffe90>
  30:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  34:	736e7500 	cmnvc	lr, #0, 10
  38:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  3c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  40:	64007261 	strvs	r7, [r0], #-609	; 0xfffffd9f
  44:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  48:	00736d5f 	rsbseq	r6, r3, pc, asr sp
  4c:	61656c63 	cmnvs	r5, r3, ror #24
  50:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
  54:	746f6f62 	strbtvc	r6, [pc], #-3938	; 5c <.debug_str+0x5c>
  58:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  5c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  60:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  64:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  68:	7300746e 	movwvc	r7, #1134	; 0x46e
  6c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  70:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  74:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  78:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  7c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  80:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  84:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  88:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  8c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  90:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  94:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  98:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  9c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  a0:	2f2e0074 	svccs	0x002e0074
  a4:	66617473 			; <UNDEFINED> instruction: 0x66617473
  a8:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  ac:	6c632f63 	stclvs	15, cr2, [r3], #-396	; 0xfffffe74
  b0:	2d6e6165 	stfcse	f6, [lr, #-404]!	; 0xfffffe6c
  b4:	6f626572 	svcvs	0x00626572
  b8:	632e746f 			; <UNDEFINED> instruction: 0x632e746f
  bc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  c0:	6f6c2067 	svcvs	0x006c2067
  c4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  c8:	7300746e 	movwvc	r7, #1134	; 0x46e
  cc:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  d0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  d4:	74757000 	ldrbtvc	r7, [r5], #-0
  d8:	6f6c006b 	svcvs	0x006c006b
  dc:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  e0:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  e4:	5f747261 	svcpl	0x00747261
  e8:	73756c66 	cmnvc	r5, #26112	; 0x6600
  ec:	78745f68 	ldmdavc	r4!, {r3, r5, r6, r8, r9, sl, fp, ip, lr}^
  f0:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  f4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  fc:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 100:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 104:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 108:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 10c:	31393130 	teqcc	r9, r0, lsr r1
 110:	20353230 	eorscs	r3, r5, r0, lsr r2
 114:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 118:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 11c:	415b2029 	cmpmi	fp, r9, lsr #32
 120:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 124:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 128:	6172622d 	cmnvs	r2, sp, lsr #4
 12c:	2068636e 	rsbcs	r6, r8, lr, ror #6
 130:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 134:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 138:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 13c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 140:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 144:	613d7570 	teqvs	sp, r0, ror r5
 148:	31316d72 	teqcc	r1, r2, ror sp
 14c:	7a6a3637 	bvc	1a8da30 <clean_reboot+0x1a8da30>
 150:	20732d66 	rsbscs	r2, r3, r6, ror #26
 154:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 158:	613d656e 	teqvs	sp, lr, ror #10
 15c:	31316d72 	teqcc	r1, r2, ror sp
 160:	7a6a3637 	bvc	1a8da44 <clean_reboot+0x1a8da44>
 164:	20732d66 	rsbscs	r2, r3, r6, ror #26
 168:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 16c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 170:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 174:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 178:	616d2d20 	cmnvs	sp, r0, lsr #26
 17c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 180:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 184:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 188:	6b36766d 	blvs	d9db44 <clean_reboot+0xd9db44>
 18c:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 190:	20626467 	rsbcs	r6, r2, r7, ror #8
 194:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 198:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 19c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1a0:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1a4:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1a8:	61747365 	cmnvs	r4, r5, ror #6
 1ac:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1b0:	Address 0x00000000000001b0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <clean_reboot+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <clean_reboot+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <clean_reboot+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cstart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_cstart>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f3024 	ldr	r3, [pc, #36]	; 30 <_cstart+0x30>
   8:	e59f2024 	ldr	r2, [pc, #36]	; 34 <_cstart+0x34>
   c:	e1530002 	cmp	r3, r2
  10:	33a02000 	movcc	r2, #0, 0
  14:	34832004 	strcc	r2, [r3], #4
  18:	3afffffa 	bcc	8 <_cstart+0x8>
  1c:	ebfffffe 	bl	0 <uart_init>
  20:	e3a03001 	mov	r3, #1, 0
  24:	ee0f3f1c 	mcr	15, 0, r3, cr15, cr12, {0}
  28:	ebfffffe 	bl	0 <notmain>
  2c:	ebfffffe 	bl	0 <clean_reboot>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000011e 	andeq	r0, r0, lr, lsl r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000104 	andeq	r0, r0, r4, lsl #2
  10:	0000920c 	andeq	r9, r0, ip, lsl #4
  14:	00002800 	andeq	r2, r0, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003800 	andeq	r3, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	a7070403 	strge	r0, [r7, -r3, lsl #8]
  30:	03000000 	movweq	r0, #0
  34:	00f80601 	rscseq	r0, r8, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000e505 	andeq	lr, r0, r5, lsl #10
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000ef 	andeq	r0, r0, pc, ror #1
  48:	cb050803 	blgt	142014 <_cstart+0x142014>
  4c:	03000000 	movweq	r0, #0
  50:	00520801 	subseq	r0, r2, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00007f07 	andeq	r7, r0, r7, lsl #30
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000006d 	andeq	r0, r0, sp, rrx
  64:	b4070803 	strlt	r0, [r7], #-2051	; 0xfffff7fd
  68:	04000000 	streq	r0, [r0], #-0
  6c:	0000000e 	andeq	r0, r0, lr
  70:	00060401 	andeq	r0, r6, r1, lsl #8
  74:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	0000f79c 	muleq	r0, ip, r7
  80:	00000500 	andeq	r0, r0, r0, lsl #10
  84:	05010000 	streq	r0, [r1, #-0]
  88:	00002510 	andeq	r2, r0, r0, lsl r5
  8c:	00d90500 	sbcseq	r0, r9, r0, lsl #10
  90:	05010000 	streq	r0, [r1, #-0]
  94:	0000251f 	andeq	r2, r0, pc, lsl r5
  98:	01b90600 			; <UNDEFINED> instruction: 0x01b90600
  9c:	06010000 	streq	r0, [r1], -r0
  a0:	73620707 	cmnvc	r2, #1835008	; 0x1c0000
  a4:	09010073 	stmdbeq	r1, {r0, r1, r4, r5, r6}
  a8:	0000f70a 	andeq	pc, r0, sl, lsl #14
  ac:	00000600 	andeq	r0, r0, r0, lsl #12
  b0:	00000000 	andeq	r0, r0, r0
  b4:	00160800 	andseq	r0, r6, r0, lsl #16
  b8:	0a010000 	beq	400c0 <_cstart+0x400c0>
  bc:	0000f70a 	andeq	pc, r0, sl, lsl #14
  c0:	00200900 	eoreq	r0, r0, r0, lsl #18
  c4:	00080000 	andeq	r0, r8, r0
  c8:	00db0000 	sbcseq	r0, fp, r0
  cc:	690a0000 	stmdbvs	sl, {}	; <UNPREDICTABLE>
  d0:	1301006e 	movwne	r0, #4206	; 0x106e
  d4:	00002c05 	andeq	r2, r0, r5, lsl #24
  d8:	0b000100 	bleq	4e0 <_cstart+0x4e0>
  dc:	00000020 	andeq	r0, r0, r0, lsr #32
  e0:	000000fd 	strdeq	r0, [r0], -sp
  e4:	00002c0b 	andeq	r2, r0, fp, lsl #24
  e8:	00010900 	andeq	r0, r1, r0, lsl #18
  ec:	00300b00 	eorseq	r0, r0, r0, lsl #22
  f0:	01150000 	tsteq	r5, r0
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00002504 	andeq	r2, r0, r4, lsl #10
  fc:	001e0d00 	andseq	r0, lr, r0, lsl #26
 100:	001e0000 	andseq	r0, lr, r0
 104:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
 108:	01b90d06 			; <UNDEFINED> instruction: 0x01b90d06
 10c:	01b90000 			; <UNDEFINED> instruction: 0x01b90000
 110:	97020000 	strls	r0, [r2, -r0]
 114:	00600d06 	rsbeq	r0, r0, r6, lsl #26
 118:	00600000 	rsbeq	r0, r0, r0
 11c:	5f020000 	svcpl	0x00020000
 120:	Address 0x0000000000000120 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <_cstart+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	012e0400 			; <UNDEFINED> instruction: 0x012e0400
  2c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  30:	0b3b0b3a 	bleq	ec2d20 <_cstart+0xec2d20>
  34:	01110b39 	tsteq	r1, r9, lsr fp
  38:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  3c:	01194297 			; <UNDEFINED> instruction: 0x01194297
  40:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
  44:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  48:	0b3b0b3a 	bleq	ec2d38 <_cstart+0xec2d38>
  4c:	13490b39 	movtne	r0, #39737	; 0x9b39
  50:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  54:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
  58:	03193f00 	tsteq	r9, #0, 30
  5c:	3b0b3a0e 	blcc	2ce89c <_cstart+0x2ce89c>
  60:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  64:	00193c19 	andseq	r3, r9, r9, lsl ip
  68:	00340700 	eorseq	r0, r4, r0, lsl #14
  6c:	0b3a0803 	bleq	e82080 <_cstart+0xe82080>
  70:	0b390b3b 	bleq	e42d64 <_cstart+0xe42d64>
  74:	17021349 	strne	r1, [r2, -r9, asr #6]
  78:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  7c:	00340800 	eorseq	r0, r4, r0, lsl #16
  80:	0b3a0e03 	bleq	e83894 <_cstart+0xe83894>
  84:	0b390b3b 	bleq	e42d78 <_cstart+0xe42d78>
  88:	00001349 	andeq	r1, r0, r9, asr #6
  8c:	11010b09 	tstne	r1, r9, lsl #22
  90:	01061201 	tsteq	r6, r1, lsl #4
  94:	0a000013 	beq	e8 <_cstart+0xe8>
  98:	08030034 	stmdaeq	r3, {r2, r4, r5}
  9c:	0b3b0b3a 	bleq	ec2d8c <_cstart+0xec2d8c>
  a0:	13490b39 	movtne	r0, #39737	; 0x9b39
  a4:	00000b1c 	andeq	r0, r0, ip, lsl fp
  a8:	0182890b 	orreq	r8, r2, fp, lsl #18
  ac:	31011100 	mrscc	r1, (UNDEF: 17)
  b0:	0c000013 	stceq	0, cr0, [r0], {19}
  b4:	0b0b000f 	bleq	2c00f8 <_cstart+0x2c00f8>
  b8:	00001349 	andeq	r1, r0, r9, asr #6
  bc:	3f002e0d 	svccc	0x00002e0d
  c0:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  c4:	3a0e030e 	bcc	380d04 <_cstart+0x380d04>
  c8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  cc:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	00080000 	andeq	r0, r8, r0
   8:	00100000 	andseq	r0, r0, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001053 	andeq	r1, r0, r3, asr r0
  14:	00001800 	andeq	r1, r0, r0, lsl #16
  18:	73000300 	movwvc	r0, #768	; 0x300
  1c:	00189f04 	andseq	r9, r8, r4, lsl #30
  20:	001f0000 	andseq	r0, pc, r0
  24:	00010000 	andeq	r0, r1, r0
  28:	00000053 	andeq	r0, r0, r3, asr r0
  2c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000038 	andeq	r0, r0, r8, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a0 	andeq	r0, r0, r0, lsr #1
   4:	00660003 	rsbeq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	75792f73 	ldrbvc	r2, [r9, #-3955]!	; 0xfffff08d
  30:	706e6978 	rsbvc	r6, lr, r8, ror r9
  34:	472f6965 	strmi	r6, [pc, -r5, ror #18]!
  38:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  3c:	73632f62 	cmnvc	r3, #392	; 0x188
  40:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  44:	7733322d 	ldrvc	r3, [r3, -sp, lsr #4]!
  48:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffeac <_cstart+0xfffffeac>
  4c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  50:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  54:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  58:	73630000 	cmnvc	r3, #0, 0
  5c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  60:	0100632e 	tsteq	r0, lr, lsr #6
  64:	70720000 	rsbsvc	r0, r2, r0
  68:	00682e69 	rsbeq	r2, r8, r9, ror #28
  6c:	00000002 	andeq	r0, r0, r2
  70:	05001005 	streq	r1, [r0, #-5]
  74:	00000002 	andeq	r0, r0, r2
  78:	05051500 	streq	r1, [r5, #-1280]	; 0xfffffb00
  7c:	1302052f 	movwne	r0, #9519	; 0x252f
  80:	13150505 	tstne	r5, #20971520	; 0x1400000
  84:	060a0514 			; <UNDEFINED> instruction: 0x060a0514
  88:	0531060f 	ldreq	r0, [r1, #-1551]!	; 0xfffff9f1
  8c:	10054b09 	andne	r4, r5, r9, lsl #22
  90:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
  94:	32300605 	eorscc	r0, r0, #5242880	; 0x500000
  98:	144a0101 	strbne	r0, [sl], #-257	; 0xfffffeff
  9c:	022f0205 	eoreq	r0, pc, #1342177280	; 0x50000000
  a0:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73625f5f 	cmnvc	r2, #380	; 0x17c
   4:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xfffff08d
   8:	5f747261 	svcpl	0x00747261
   c:	635f005f 	cmpvs	pc, #95, 0	; 0x5f
  10:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  14:	73620074 	cmnvc	r2, #116, 0	; 0x74
  18:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
  1c:	61750064 	cmnvs	r5, r4, rrx
  20:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  24:	0074696e 	rsbseq	r6, r4, lr, ror #18
  28:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  2c:	792f7372 	stmdbvc	pc!, {r1, r4, r5, r6, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
  30:	6e697875 	mcrvs	8, 3, r7, cr9, cr5, {3}
  34:	2f696570 	svccs	0x00696570
  38:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  3c:	632f6275 			; <UNDEFINED> instruction: 0x632f6275
  40:	30343173 	eorscc	r3, r4, r3, ror r1
  44:	33322d65 	teqcc	r2, #6464	; 0x1940
  48:	2f6e6977 	svccs	0x006e6977
  4c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  50:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  54:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  58:	63206465 			; <UNDEFINED> instruction: 0x63206465
  5c:	00726168 	rsbseq	r6, r2, r8, ror #2
  60:	61656c63 	cmnvs	r5, r3, ror #24
  64:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
  68:	746f6f62 	strbtvc	r6, [pc], #-3938	; 70 <.debug_str+0x70>
  6c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  70:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  74:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  78:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  7c:	7300746e 	movwvc	r7, #1134	; 0x46e
  80:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  84:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  88:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  8c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  90:	2f2e0074 	svccs	0x002e0074
  94:	66617473 			; <UNDEFINED> instruction: 0x66617473
  98:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  9c:	73632f63 	cmnvc	r3, #396	; 0x18c
  a0:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  a4:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
  a8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  ac:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  bc:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  c0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  c4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  c8:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  cc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  d0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  d4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  d8:	625f5f00 	subsvs	r5, pc, #0, 30
  dc:	655f7373 	ldrbvs	r7, [pc, #-883]	; fffffd71 <_cstart+0xfffffd71>
  e0:	5f5f646e 	svcpl	0x005f646e
  e4:	6f687300 	svcvs	0x00687300
  e8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  ec:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  f0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  f4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  fc:	63206465 			; <UNDEFINED> instruction: 0x63206465
 100:	00726168 	rsbseq	r6, r2, r8, ror #2
 104:	20554e47 	subscs	r4, r5, r7, asr #28
 108:	20393943 	eorscs	r3, r9, r3, asr #18
 10c:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 110:	30322031 	eorscc	r2, r2, r1, lsr r0
 114:	30313931 	eorscc	r3, r1, r1, lsr r9
 118:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 11c:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 120:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 124:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 128:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 12c:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 130:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 134:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 138:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 13c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 140:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 144:	205d3939 	subscs	r3, sp, r9, lsr r9
 148:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 14c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 150:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 154:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 158:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 15c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 160:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 164:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 168:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 16c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 170:	6f6c666d 	svcvs	0x006c666d
 174:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 178:	733d6962 	teqvc	sp, #1605632	; 0x188000
 17c:	2074666f 	rsbscs	r6, r4, pc, ror #12
 180:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 184:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 188:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 18c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 190:	7a6b3676 	bvc	1acdb70 <_cstart+0x1acdb70>
 194:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 198:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 19c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1a0:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1a4:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1a8:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1ac:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1b0:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1b4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1b8:	746f6e00 	strbtvc	r6, [pc], #-3584	; 1c0 <.debug_str+0x1c0>
 1bc:	6e69616d 	powvsez	f6, f1, #5.0
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <_cstart+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000038 	andeq	r0, r0, r8, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <_cstart+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <_cstart+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


delay-ncycles.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <delay_cycles>:
   0:	e2403001 	sub	r3, r0, #1, 0
   4:	e3500000 	cmp	r0, #0, 0
   8:	012fff1e 	bxeq	lr
   c:	e2811000 	add	r1, r1, #0, 0
  10:	e1a00003 	mov	r0, r3
  14:	eafffff9 	b	0 <delay_cycles>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000008f 	andeq	r0, r0, pc, lsl #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000a5 	andeq	r0, r0, r5, lsr #1
  10:	0000000c 	andeq	r0, r0, ip
  14:	00005a00 	andeq	r5, r0, r0, lsl #20
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001800 	andeq	r1, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	22070403 	andcs	r0, r7, #50331648	; 0x3000000
  30:	03000000 	movweq	r0, #0
  34:	004e0601 	subeq	r0, lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00008405 	andeq	r8, r0, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000168 	andeq	r0, r0, r8, ror #2
  48:	84050803 	strhi	r0, [r5], #-2051	; 0xfffff7fd
  4c:	03000001 	movweq	r0, #1
  50:	015a0801 	cmpeq	sl, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00017107 	andeq	r7, r1, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000002f 	andeq	r0, r0, pc, lsr #32
  64:	8e070803 	cdphi	8, 0, cr0, cr7, cr3, {0}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000041 	andeq	r0, r0, r1, asr #32
  70:	00060501 	andeq	r0, r6, r1, lsl #10
  74:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	001c059c 	mulseq	ip, ip, r5
  80:	05010000 	streq	r0, [r1, #-0]
  84:	00002c1c 	andeq	r2, r0, ip, lsl ip
  88:	00000400 	andeq	r0, r0, r0, lsl #8
  8c:	00000000 	andeq	r0, r0, r0
  90:	Address 0x0000000000000090 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <delay_cycles+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	012e0400 			; <UNDEFINED> instruction: 0x012e0400
  2c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  30:	0b3b0b3a 	bleq	ec2d20 <delay_cycles+0xec2d20>
  34:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  38:	06120111 			; <UNDEFINED> instruction: 0x06120111
  3c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  40:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
  44:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  48:	0b3b0b3a 	bleq	ec2d38 <delay_cycles+0xec2d38>
  4c:	13490b39 	movtne	r0, #39737	; 0x9b39
  50:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  54:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000004 	andeq	r0, r0, r4
   c:	04500001 	ldrbeq	r0, [r0], #-1
  10:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005300 	andeq	r5, r0, r0, lsl #6
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000005c 	andeq	r0, r0, ip, asr r0
   4:	00320003 	eorseq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	616c6564 	cmnvs	ip, r4, ror #10
  2c:	636e2d79 	cmnvs	lr, #7744	; 0x1e40
  30:	656c6379 	strbvs	r6, [ip, #-889]!	; 0xfffffc87
  34:	00632e73 	rsbeq	r2, r3, r3, ror lr
  38:	00000001 	andeq	r0, r0, r1
  3c:	05002305 	streq	r2, [r0, #-773]	; 0xfffffcfb
  40:	00000002 	andeq	r0, r0, r2
  44:	05051600 	streq	r1, [r5, #-1536]	; 0xfffffa00
  48:	010a0514 	tsteq	sl, r4, lsl r5
  4c:	01061005 	tsteq	r6, r5
  50:	052e0a05 	streq	r0, [lr, #-2565]!	; 0xfffff5fb
  54:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
  58:	022d0610 	eoreq	r0, sp, #16, 12	; 0x1000000
  5c:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	616c6564 	cmnvs	ip, r4, ror #10
  10:	636e2d79 	cmnvs	lr, #7744	; 0x1e40
  14:	656c6379 	strbvs	r6, [ip, #-889]!	; 0xfffffc87
  18:	00632e73 	rsbeq	r2, r3, r3, ror lr
  1c:	6b636974 	blvs	18da5f4 <delay_cycles+0x18da5f4>
  20:	6e750073 	mrcvs	0, 3, r0, cr5, cr3, {3}
  24:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  28:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  2c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  30:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	6c656400 	cfstrdvs	mvd6, [r5], #-0
  44:	635f7961 	cmpvs	pc, #1589248	; 0x184000
  48:	656c6379 	strbvs	r6, [ip, #-889]!	; 0xfffffc87
  4c:	69730073 	ldmdbvs	r3!, {r0, r1, r4, r5, r6}^
  50:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  54:	61686320 	cmnvs	r8, r0, lsr #6
  58:	552f0072 	strpl	r0, [pc, #-114]!	; ffffffee <delay_cycles+0xffffffee>
  5c:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  60:	7875792f 	ldmdavc	r5!, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr}^
  64:	65706e69 	ldrbvs	r6, [r0, #-3689]!	; 0xfffff197
  68:	69472f69 	stmdbvs	r7, {r0, r3, r5, r6, r8, r9, sl, fp, sp}^
  6c:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
  70:	3173632f 	cmncc	r3, pc, lsr #6
  74:	2d653034 	stclcs	0, cr3, [r5, #-208]!	; 0xffffff30
  78:	69773332 	ldmdbvs	r7!, {r1, r4, r5, r8, r9, ip, sp}^
  7c:	696c2f6e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp}^
  80:	00697062 	rsbeq	r7, r9, r2, rrx
  84:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  88:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  8c:	6f6c0074 	svcvs	0x006c0074
  90:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  94:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  98:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  9c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  a0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a4:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  a8:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  ac:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  b0:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  b4:	31393130 	teqcc	r9, r0, lsr r1
  b8:	20353230 	eorscs	r3, r5, r0, lsr r2
  bc:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  c0:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  c4:	415b2029 	cmpmi	fp, r9, lsr #32
  c8:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  cc:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  d0:	6172622d 	cmnvs	r2, sp, lsr #4
  d4:	2068636e 	rsbcs	r6, r8, lr, ror #6
  d8:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  dc:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  e0:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  e4:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
  e8:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
  ec:	613d7570 	teqvs	sp, r0, ror r5
  f0:	31316d72 	teqcc	r1, r2, ror sp
  f4:	7a6a3637 	bvc	1a8d9d8 <delay_cycles+0x1a8d9d8>
  f8:	20732d66 	rsbscs	r2, r3, r6, ror #26
  fc:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 100:	613d656e 	teqvs	sp, lr, ror #10
 104:	31316d72 	teqcc	r1, r2, ror sp
 108:	7a6a3637 	bvc	1a8d9ec <delay_cycles+0x1a8d9ec>
 10c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 110:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 114:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 118:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 11c:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 120:	616d2d20 	cmnvs	sp, r0, lsr #26
 124:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 128:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 12c:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 130:	6b36766d 	blvs	d9daec <delay_cycles+0xd9daec>
 134:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 138:	20626467 	rsbcs	r6, r2, r7, ror #8
 13c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 140:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 144:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 148:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 14c:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 150:	61747365 	cmnvs	r4, r5, ror #6
 154:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 158:	6e750067 	cdpvs	0, 7, cr0, cr5, cr7, {3}
 15c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 160:	63206465 			; <UNDEFINED> instruction: 0x63206465
 164:	00726168 	rsbseq	r6, r2, r8, ror #2
 168:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 16c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 170:	6f687300 	svcvs	0x00687300
 174:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 178:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 17c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 180:	00746e69 	rsbseq	r6, r4, r9, ror #28
 184:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 188:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 18c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 190:	Address 0x0000000000000190 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <delay_cycles+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_cycles+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <delay_cycles+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


mem-barrier.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <dev_barrier>:
   0:	eafffffe 	b	10 <dsb>

00000004 <dmb>:
   4:	e3a00000 	mov	r0, #0, 0
   8:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
   c:	e12fff1e 	bx	lr

00000010 <dsb>:
  10:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <dsb+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <at_user_level>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e200001f 	and	r0, r0, #31, 0
   8:	e3500010 	cmp	r0, #16, 0
   c:	13a00000 	movne	r0, #0, 0
  10:	03a00001 	moveq	r0, #1, 0
  14:	e12fff1e 	bx	lr

00000018 <set_user_level>:
  18:	e10f3000 	mrs	r3, CPSR
  1c:	e3c3301f 	bic	r3, r3, #31, 0
  20:	e3833010 	orr	r3, r3, #16, 0
  24:	e129f003 	msr	CPSR_fc, r3
  28:	e12fff1e 	bx	lr

0000002c <rpi_reboot>:
  2c:	e92d4010 	push	{r4, lr}
  30:	ebfffffe 	bl	0 <at_user_level>
  34:	e3500000 	cmp	r0, #0, 0
  38:	1a000009 	bne	64 <rpi_reboot+0x38>
  3c:	ebfffffe 	bl	0 <uart_flush_tx>
  40:	e3a0000a 	mov	r0, #10, 0
  44:	ebfffffe 	bl	0 <delay_ms>
  48:	e59f101c 	ldr	r1, [pc, #28]	; 6c <rpi_reboot+0x40>
  4c:	e59f001c 	ldr	r0, [pc, #28]	; 70 <rpi_reboot+0x44>
  50:	ebfffffe 	bl	0 <PUT32>
  54:	e59f1018 	ldr	r1, [pc, #24]	; 74 <rpi_reboot+0x48>
  58:	e59f0018 	ldr	r0, [pc, #24]	; 78 <rpi_reboot+0x4c>
  5c:	ebfffffe 	bl	0 <PUT32>
  60:	eafffffe 	b	60 <rpi_reboot+0x34>
  64:	ebfffffe 	bl	18 <set_user_level>
  68:	eafffff3 	b	3c <rpi_reboot+0x10>
  6c:	5a000001 	bpl	78 <rpi_reboot+0x4c>
  70:	20100024 	andscs	r0, r0, r4, lsr #32
  74:	5a000020 	bpl	fc <rpi_reboot+0xd0>
  78:	2010001c 	andscs	r0, r0, ip, lsl r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001cc 	andeq	r0, r0, ip, asr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000014d 	andeq	r0, r0, sp, asr #2
  10:	0000990c 	andeq	r9, r0, ip, lsl #18
  14:	00003300 	andeq	r3, r0, r0, lsl #6
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00002503 	andeq	r2, r0, r3, lsl #10
  30:	07040400 	streq	r0, [r4, -r0, lsl #8]
  34:	000000c8 	andeq	r0, r0, r8, asr #1
  38:	41060104 	tstmi	r6, r4, lsl #2
  3c:	04000001 	streq	r0, [r0], #-1
  40:	01130502 	tsteq	r3, r2, lsl #10
  44:	04040000 	streq	r0, [r4], #-0
  48:	00012a05 	andeq	r2, r1, r5, lsl #20
  4c:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  50:	00000105 	andeq	r0, r0, r5, lsl #2
  54:	5d080104 	stfpls	f0, [r8, #-16]
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00860702 	addeq	r0, r6, r2, lsl #14
  60:	04040000 	streq	r0, [r4], #-0
  64:	00007407 	andeq	r7, r0, r7, lsl #8
  68:	07080400 	streq	r0, [r8, -r0, lsl #8]
  6c:	000000d5 	ldrdeq	r0, [r0], -r5
  70:	00000b05 	andeq	r0, r0, r5, lsl #22
  74:	110d0100 	mrsne	r0, (UNDEF: 29)
  78:	00000031 	andeq	r0, r0, r1, lsr r0
  7c:	00000006 	andeq	r0, r0, r6
  80:	061f0100 	ldreq	r0, [pc], -r0, lsl #2
  84:	0000002c 	andeq	r0, r0, ip, lsr #32
  88:	00000050 	andeq	r0, r0, r0, asr r0
  8c:	01519c01 	cmpeq	r1, r1, lsl #24
  90:	1d070000 	stcne	0, cr0, [r7, #-0]
  94:	01000001 	tsteq	r0, r1
  98:	002c0f2a 	eoreq	r0, ip, sl, lsr #30
  9c:	00020000 	andeq	r0, r2, r0
  a0:	00000000 	andeq	r0, r0, r0
  a4:	16070000 	strne	r0, [r7], -r0
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	002c0f2b 	eoreq	r0, ip, fp, lsr #30
  b0:	001c0000 	andseq	r0, ip, r0
  b4:	001a0000 	andseq	r0, sl, r0
  b8:	ae070000 	cdpge	0, 0, cr0, cr7, cr0, {0}
  bc:	01000000 	mrseq	r0, (UNDEF: 0)
  c0:	002c0f2c 	eoreq	r0, ip, ip, lsr #30
  c4:	00360000 	eorseq	r0, r6, r0
  c8:	00340000 	eorseq	r0, r4, r0
  cc:	ec070000 	stc	0, cr0, [r7], {-0}
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	002c0f2d 	eoreq	r0, ip, sp, lsr #30
  d8:	004f0000 	subeq	r0, pc, r0
  dc:	004d0000 	subeq	r0, sp, r0
  e0:	34080000 	strcc	r0, [r8], #-0
  e4:	7c000000 	stcvc	0, cr0, [r0], {-0}
  e8:	08000001 	stmdaeq	r0, {r0}
  ec:	00000040 	andeq	r0, r0, r0, asr #32
  f0:	000001ab 	andeq	r0, r0, fp, lsr #3
  f4:	00004809 	andeq	r4, r0, r9, lsl #16
  f8:	0001b700 	andeq	fp, r1, r0, lsl #14
  fc:	00010700 	andeq	r0, r1, r0, lsl #14
 100:	50010a00 	andpl	r0, r1, r0, lsl #20
 104:	09003a01 	stmdbeq	r0, {r0, r9, fp, ip, sp}
 108:	00000054 	andeq	r0, r0, r4, asr r0
 10c:	000001c3 	andeq	r0, r0, r3, asr #3
 110:	00000127 	andeq	r0, r0, r7, lsr #2
 114:	0550010a 	ldrbeq	r0, [r0, #-266]	; 0xfffffef6
 118:	1000240c 	andne	r2, r0, ip, lsl #8
 11c:	51010a20 	tstpl	r1, r0, lsr #20
 120:	00010c05 	andeq	r0, r1, r5, lsl #24
 124:	09005a00 	stmdbeq	r0, {r9, fp, ip, lr}
 128:	00000060 	andeq	r0, r0, r0, rrx
 12c:	000001c3 	andeq	r0, r0, r3, asr #3
 130:	00000147 	andeq	r0, r0, r7, asr #2
 134:	0550010a 	ldrbeq	r0, [r0, #-266]	; 0xfffffef6
 138:	10001c0c 	andne	r1, r0, ip, lsl #24
 13c:	51010a20 	tstpl	r1, r0, lsr #20
 140:	00200c05 	eoreq	r0, r0, r5, lsl #24
 144:	08005a00 	stmdaeq	r0, {r9, fp, ip, lr}
 148:	00000068 	andeq	r0, r0, r8, rrx
 14c:	00000151 	andeq	r0, r0, r1, asr r1
 150:	00240b00 	eoreq	r0, r4, r0, lsl #22
 154:	17010000 	strne	r0, [r1, -r0]
 158:	00001806 	andeq	r1, r0, r6, lsl #16
 15c:	00001400 	andeq	r1, r0, r0, lsl #8
 160:	7c9c0100 	ldfvcs	f0, [ip], {0}
 164:	07000001 	streq	r0, [r0, -r1]
 168:	00000125 	andeq	r0, r0, r5, lsr #2
 16c:	310e1801 	tstcc	lr, r1, lsl #16
 170:	6a000000 	bvs	8 <.debug_info+0x8>
 174:	64000000 	strvs	r0, [r0], #-0
 178:	00000000 	andeq	r0, r0, r0
 17c:	0000ba0c 	andeq	fp, r0, ip, lsl #20
 180:	050e0100 	streq	r0, [lr, #-256]	; 0xffffff00
 184:	00000025 	andeq	r0, r0, r5, lsr #32
 188:	00000000 	andeq	r0, r0, r0
 18c:	00000018 	andeq	r0, r0, r8, lsl r0
 190:	01ab9c01 			; <UNDEFINED> instruction: 0x01ab9c01
 194:	25070000 	strcs	r0, [r7, #-0]
 198:	01000001 	tsteq	r0, r1
 19c:	00310e0f 	eorseq	r0, r1, pc, lsl #28
 1a0:	00980000 	addseq	r0, r8, r0
 1a4:	00940000 	addseq	r0, r4, r0
 1a8:	0d000000 	stceq	0, cr0, [r0, #-0]
 1ac:	00000133 	andeq	r0, r0, r3, lsr r1
 1b0:	00000133 	andeq	r0, r0, r3, lsr r1
 1b4:	0d064002 	stceq	0, cr4, [r6, #-8]
 1b8:	0000006b 	andeq	r0, r0, fp, rrx
 1bc:	0000006b 	andeq	r0, r0, fp, rrx
 1c0:	0d064d02 	stceq	13, cr4, [r6, #-8]
 1c4:	0000001e 	andeq	r0, r0, lr, lsl r0
 1c8:	0000001e 	andeq	r0, r0, lr, lsl r0
 1cc:	00067402 	andeq	r7, r6, r2, lsl #8

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_reboot+0x2c0080>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	26030000 	strcs	r0, [r3], -r0
  20:	00134900 	andseq	r4, r3, r0, lsl #18
  24:	00240400 	eoreq	r0, r4, r0, lsl #8
  28:	0b3e0b0b 	bleq	f82c5c <rpi_reboot+0xf82c30>
  2c:	00000e03 	andeq	r0, r0, r3, lsl #28
  30:	03003405 	movweq	r3, #1029	; 0x405
  34:	3b0b3a0e 	blcc	2ce874 <rpi_reboot+0x2ce848>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  44:	0b3a0e03 	bleq	e83858 <rpi_reboot+0xe8382c>
  48:	0b390b3b 	bleq	e42d3c <rpi_reboot+0xe42d10>
  4c:	01871927 	orreq	r1, r7, r7, lsr #18
  50:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  54:	97184006 	ldrls	r4, [r8, -r6]
  58:	13011942 	movwne	r1, #6466	; 0x1942
  5c:	34070000 	strcc	r0, [r7], #-0
  60:	3a0e0300 	bcc	380c68 <rpi_reboot+0x380c3c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  6c:	1742b717 	smlaldne	fp, r2, r7, r7
  70:	89080000 	stmdbhi	r8, {}	; <UNPREDICTABLE>
  74:	11000182 	smlabbne	r0, r2, r1, r0
  78:	00133101 	andseq	r3, r3, r1, lsl #2
  7c:	82890900 	addhi	r0, r9, #0, 18
  80:	01110101 	tsteq	r1, r1, lsl #2
  84:	13011331 	movwne	r1, #4913	; 0x1331
  88:	8a0a0000 	bhi	280090 <rpi_reboot+0x280064>
  8c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
  90:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
  94:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  98:	03193f01 	tsteq	r9, #1, 30
  9c:	3b0b3a0e 	blcc	2ce8dc <rpi_reboot+0x2ce8b0>
  a0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  a8:	97184006 	ldrls	r4, [r8, -r6]
  ac:	13011942 	movwne	r1, #6466	; 0x1942
  b0:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
  b4:	03193f01 	tsteq	r9, #1, 30
  b8:	3b0b3a0e 	blcc	2ce8f8 <rpi_reboot+0x2ce8cc>
  bc:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  c0:	11134919 	tstne	r3, r9, lsl r9
  c4:	40061201 	andmi	r1, r6, r1, lsl #4
  c8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  cc:	00001301 	andeq	r1, r0, r1, lsl #6
  d0:	3f002e0d 	svccc	0x00002e0d
  d4:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  d8:	3a0e030e 	bcc	380d18 <rpi_reboot+0x380cec>
  dc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e0:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00480001 	subeq	r0, r8, r1
   4:	00640000 	rsbeq	r0, r4, r0
   8:	00060000 	andeq	r0, r6, r0
   c:	10001c0c 	andne	r1, r0, ip, lsl #24
  10:	00009f20 	andeq	r9, r0, r0, lsr #30
  14:	00000000 	andeq	r0, r0, r0
  18:	00020000 	andeq	r0, r2, r0
  1c:	00000048 	andeq	r0, r0, r8, asr #32
  20:	00000064 	andeq	r0, r0, r4, rrx
  24:	240c0006 	strcs	r0, [ip], #-6
  28:	9f201000 	svcls	0x00201000
	...
  34:	00480003 	subeq	r0, r8, r3
  38:	00640000 	rsbeq	r0, r4, r0
  3c:	00050000 	andeq	r0, r5, r0
  40:	2447b408 	strbcs	fp, [r7], #-1032	; 0xfffffbf8
  44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  48:	00000000 	andeq	r0, r0, r0
  4c:	48000400 	stmdami	r0, {sl}
  50:	64000000 	strvs	r0, [r0], #-0
  54:	03000000 	movweq	r0, #0
  58:	9f200800 	svcls	0x00200800
	...
  64:	00000002 	andeq	r0, r0, r2
  68:	00180000 	andseq	r0, r8, r0
  6c:	001c0000 	andseq	r0, ip, r0
  70:	00020000 	andeq	r0, r2, r0
  74:	001c9f30 	andseq	r9, ip, r0, lsr pc
  78:	00200000 	eoreq	r0, r0, r0
  7c:	00010000 	andeq	r0, r1, r0
  80:	00002453 	andeq	r2, r0, r3, asr r4
  84:	00002c00 	andeq	r2, r0, r0, lsl #24
  88:	53000100 	movwpl	r0, #256	; 0x100
	...
  94:	00000002 	andeq	r0, r0, r2
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000004 	andeq	r0, r0, r4
  a0:	9f300002 	svcls	0x00300002
  a4:	00000004 	andeq	r0, r0, r4
  a8:	00000008 	andeq	r0, r0, r8
  ac:	00500001 	subseq	r0, r0, r1
  b0:	00000000 	andeq	r0, r0, r0
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000007c 	andeq	r0, r0, ip, ror r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000007c 	andeq	r0, r0, ip, ror r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000d4 	ldrdeq	r0, [r0], -r4
   4:	00660003 	rsbeq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	75792f73 	ldrbvc	r2, [r9, #-3955]!	; 0xfffff08d
  30:	706e6978 	rsbvc	r6, lr, r8, ror r9
  34:	472f6965 	strmi	r6, [pc, -r5, ror #18]!
  38:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  3c:	73632f62 	cmnvc	r3, #392	; 0x188
  40:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  44:	7733322d 	ldrvc	r3, [r3, -sp, lsr #4]!
  48:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffeac <rpi_reboot+0xfffffe80>
  4c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  50:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  54:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  58:	65720000 	ldrbvs	r0, [r2, #-0]!
  5c:	746f6f62 	strbtvc	r6, [pc], #-3938	; 64 <.debug_line+0x64>
  60:	0100632e 	tsteq	r0, lr, lsr #6
  64:	70720000 	rsbsvc	r0, r2, r0
  68:	00682e69 	rsbeq	r2, r8, r9, ror #28
  6c:	00000002 	andeq	r0, r0, r2
  70:	05001905 	streq	r1, [r0, #-2309]	; 0xfffff6fb
  74:	00000002 	andeq	r0, r0, r2
  78:	010d0300 	mrseq	r0, SP_mon
  7c:	13130505 	tstne	r3, #20971520	; 0x1400000
  80:	06130531 			; <UNDEFINED> instruction: 0x06130531
  84:	2f010501 	svccs	0x00010501
  88:	85061b05 	strhi	r1, [r6, #-2821]	; 0xfffff4fb
  8c:	14130505 	ldrne	r0, [r3], #-1285	; 0xfffffafb
  90:	052f0905 	streq	r0, [pc, #-2309]!	; fffff793 <rpi_reboot+0xfffff767>
  94:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
  98:	05052e0e 	streq	r2, [r5, #-3598]	; 0xfffff1f2
  9c:	01052f06 	tsteq	r5, r6, lsl #30
  a0:	17052f06 	strne	r2, [r5, -r6, lsl #30]
  a4:	05053006 	streq	r3, [r5, #-6]
  a8:	0608052f 	streq	r0, [r8], -pc, lsr #10
  ac:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
  b0:	50060505 	andpl	r0, r6, r5, lsl #10
  b4:	13134d2f 	tstne	r3, #3008	; 0xbc0
  b8:	00671513 	rsbeq	r1, r7, r3, lsl r5
  bc:	67010402 	strvs	r0, [r1, -r2, lsl #8]
  c0:	02000d05 	andeq	r0, r0, #320	; 0x140
  c4:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
  c8:	0402000a 	streq	r0, [r2], #-10
  cc:	09050101 	stmdbeq	r5, {r0, r8}
  d0:	022e6f03 	eoreq	r6, lr, #3, 30
  d4:	0101000c 	tsteq	r1, ip

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	7500746f 	strvc	r7, [r0, #-1135]	; 0xfffffb91
   c:	5f726573 	svcpl	0x00726573
  10:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0xfffffa94
  14:	4d50006c 	ldclmi	0, cr0, [r0, #-432]	; 0xfffffe50
  18:	4f44575f 	svcmi	0x0044575f
  1c:	55500047 	ldrbpl	r0, [r0, #-71]	; 0xffffffb9
  20:	00323354 	eorseq	r3, r2, r4, asr r3
  24:	5f746573 	svcpl	0x00746573
  28:	72657375 	rsbvc	r7, r5, #-738197503	; 0xd4000001
  2c:	76656c5f 			; <UNDEFINED> instruction: 0x76656c5f
  30:	2f006c65 	svccs	0x00006c65
  34:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  38:	75792f73 	ldrbvc	r2, [r9, #-3955]!	; 0xfffff08d
  3c:	706e6978 	rsbvc	r6, lr, r8, ror r9
  40:	472f6965 	strmi	r6, [pc, -r5, ror #18]!
  44:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  48:	73632f62 	cmnvc	r3, #392	; 0x188
  4c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  50:	7733322d 	ldrvc	r3, [r3, -sp, lsr #4]!
  54:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffeb8 <rpi_reboot+0xfffffe8c>
  58:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  5c:	736e7500 	cmnvc	lr, #0, 10
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  68:	64007261 	strvs	r7, [r0], #-609	; 0xfffffd9f
  6c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  70:	00736d5f 	rsbseq	r6, r3, pc, asr sp
  74:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  78:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  7c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  80:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  84:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  88:	2074726f 	rsbscs	r7, r4, pc, ror #4
  8c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  90:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  94:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  98:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  9c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  a0:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  a4:	6265722f 	rsbvs	r7, r5, #-268435454	; 0xf0000002
  a8:	2e746f6f 	cdpcs	15, 7, cr6, cr4, cr15, {3}
  ac:	4d500063 	ldclmi	0, cr0, [r0, #-396]	; 0xfffffe74
  b0:	5341505f 	movtpl	r5, #4191	; 0x105f
  b4:	524f5753 	subpl	r5, pc, #21757952	; 0x14c0000
  b8:	74610044 	strbtvc	r0, [r1], #-68	; 0xffffffbc
  bc:	6573755f 	ldrbvs	r7, [r3, #-1375]!	; 0xfffffaa1
  c0:	656c5f72 	strbvs	r5, [ip, #-3954]!	; 0xfffff08e
  c4:	006c6576 	rsbeq	r6, ip, r6, ror r5
  c8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  cc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  d0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  d4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  d8:	6f6c2067 	svcvs	0x006c2067
  dc:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  e0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  e4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  e8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  ec:	525f4d50 	subspl	r4, pc, #80, 26	; 0x1400
  f0:	5f435453 	svcpl	0x00435453
  f4:	46435257 			; <UNDEFINED> instruction: 0x46435257
  f8:	55465f47 	strbpl	r5, [r6, #-3911]	; 0xfffff0b9
  fc:	525f4c4c 	subspl	r4, pc, #76, 24	; 0x4c00
 100:	54455345 	strbpl	r5, [r5], #-837	; 0xfffffcbb
 104:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 108:	6f6c2067 	svcvs	0x006c2067
 10c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 110:	7300746e 	movwvc	r7, #1134	; 0x46e
 114:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 118:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 11c:	5f4d5000 	svcpl	0x004d5000
 120:	43545352 	cmpmi	r4, #1207959553	; 0x48000001
 124:	73706300 	cmnvc	r0, #0, 6
 128:	6f6c0072 	svcvs	0x006c0072
 12c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 130:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 134:	5f747261 	svcpl	0x00747261
 138:	73756c66 	cmnvc	r5, #26112	; 0x6600
 13c:	78745f68 	ldmdavc	r4!, {r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 140:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 144:	2064656e 	rsbcs	r6, r4, lr, ror #10
 148:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 14c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 150:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 154:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 158:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 15c:	31393130 	teqcc	r9, r0, lsr r1
 160:	20353230 	eorscs	r3, r5, r0, lsr r2
 164:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 168:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 16c:	415b2029 	cmpmi	fp, r9, lsr #32
 170:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 174:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 178:	6172622d 	cmnvs	r2, sp, lsr #4
 17c:	2068636e 	rsbcs	r6, r8, lr, ror #6
 180:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 184:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 188:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 18c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 190:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 194:	613d7570 	teqvs	sp, r0, ror r5
 198:	31316d72 	teqcc	r1, r2, ror sp
 19c:	7a6a3637 	bvc	1a8da80 <rpi_reboot+0x1a8da54>
 1a0:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1a4:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 1a8:	613d656e 	teqvs	sp, lr, ror #10
 1ac:	31316d72 	teqcc	r1, r2, ror sp
 1b0:	7a6a3637 	bvc	1a8da94 <rpi_reboot+0x1a8da68>
 1b4:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1b8:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 1bc:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 1c0:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 1c4:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 1c8:	616d2d20 	cmnvs	sp, r0, lsr #26
 1cc:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1d0:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1d4:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1d8:	6b36766d 	blvs	d9db94 <rpi_reboot+0xd9db68>
 1dc:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1e0:	20626467 	rsbcs	r6, r2, r7, ror #8
 1e4:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1e8:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1ec:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1f0:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1f4:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1f8:	61747365 	cmnvs	r4, r5, ror #6
 1fc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 200:	Address 0x0000000000000200 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_reboot+0x80a5c4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000018 	andeq	r0, r0, r8, lsl r0
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	00000050 	andeq	r0, r0, r0, asr r0
  40:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  44:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reboot+0x12cd800>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_reboot+0x46404>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


timer.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_get_usec_raw>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f0004 	ldr	r0, [pc, #4]	; 10 <timer_get_usec_raw+0x10>
   8:	ebfffffe 	bl	0 <GET32>
   c:	e8bd8010 	pop	{r4, pc}
  10:	20003004 	andcs	r3, r0, r4

00000014 <timer_get_usec>:
  14:	e92d4010 	push	{r4, lr}
  18:	ebfffffe 	bl	0 <dev_barrier>
  1c:	ebfffffe 	bl	0 <timer_get_usec_raw>
  20:	e1a04000 	mov	r4, r0
  24:	ebfffffe 	bl	0 <dev_barrier>
  28:	e1a00004 	mov	r0, r4
  2c:	e8bd8010 	pop	{r4, pc}

00000030 <delay_us>:
  30:	e92d4070 	push	{r4, r5, r6, lr}
  34:	e1a05000 	mov	r5, r0
  38:	ebfffffe 	bl	14 <timer_get_usec>
  3c:	e1a04000 	mov	r4, r0
  40:	ebfffffe 	bl	14 <timer_get_usec>
  44:	e0400004 	sub	r0, r0, r4
  48:	e1500005 	cmp	r0, r5
  4c:	3afffffb 	bcc	40 <delay_us+0x10>
  50:	e8bd8070 	pop	{r4, r5, r6, pc}

00000054 <delay_ms>:
  54:	e92d4010 	push	{r4, lr}
  58:	e0603280 	rsb	r3, r0, r0, lsl #5
  5c:	e0800103 	add	r0, r0, r3, lsl #2
  60:	e1a00180 	lsl	r0, r0, #3
  64:	ebfffffe 	bl	30 <delay_us>
  68:	e8bd8010 	pop	{r4, pc}

0000006c <delay_sec>:
  6c:	e92d4010 	push	{r4, lr}
  70:	e0603280 	rsb	r3, r0, r0, lsl #5
  74:	e0800103 	add	r0, r0, r3, lsl #2
  78:	e1a00180 	lsl	r0, r0, #3
  7c:	ebfffffe 	bl	54 <delay_ms>
  80:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001f9 	strdeq	r0, [r0], -r9
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000112 	andeq	r0, r0, r2, lsl r1
  10:	0000160c 	andeq	r1, r0, ip, lsl #12
  14:	00003000 	andeq	r3, r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00008400 	andeq	r8, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	ae070403 	cdpge	4, 0, cr0, cr7, cr3, {0}
  30:	03000000 	movweq	r0, #0
  34:	01060601 	tsteq	r6, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000f305 	andeq	pc, r0, r5, lsl #6
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000fd 	strdeq	r0, [r0], -sp
  48:	e5050803 	str	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	005a0801 	subseq	r0, sl, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00008307 	andeq	r8, r0, r7, lsl #6
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000071 	andeq	r0, r0, r1, ror r0
  64:	bb070803 	bllt	1c2014 <delay_sec+0x1c1fa8>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	0000000c 	andeq	r0, r0, ip
  70:	6c061e01 	stcvs	14, cr1, [r6], {1}
  74:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	0000b59c 	muleq	r0, ip, r5
  80:	65730500 	ldrbvs	r0, [r3, #-1280]!	; 0xfffffb00
  84:	1e010063 	cdpne	0, 0, cr0, cr1, cr3, {3}
  88:	00002c19 	andeq	r2, r0, r9, lsl ip
  8c:	00000400 	andeq	r0, r0, r0, lsl #8
  90:	00000000 	andeq	r0, r0, r0
  94:	00800600 	addeq	r0, r0, r0, lsl #12
  98:	00b50000 	adcseq	r0, r5, r0
  9c:	01070000 	mrseq	r0, (UNDEF: 7)
  a0:	01f31150 	mvnseq	r1, r0, asr r1
  a4:	f3243550 	vqrshl.u32	<illegal reg q1.5>, q0, q2
  a8:	321c5001 	andscc	r5, ip, #1, 0
  ac:	5001f324 	andpl	pc, r1, r4, lsr #6
  b0:	00243322 	eoreq	r3, r4, r2, lsr #6
  b4:	00680400 	rsbeq	r0, r8, r0, lsl #8
  b8:	1b010000 	blne	400c0 <delay_sec+0x40054>
  bc:	00005406 	andeq	r5, r0, r6, lsl #8
  c0:	00001800 	andeq	r1, r0, r0, lsl #16
  c4:	fe9c0100 	cdp2	1, 9, cr0, cr12, cr0, {0}
  c8:	05000000 	streq	r0, [r0, #-0]
  cc:	0100736d 	tsteq	r0, sp, ror #6
  d0:	002c181b 	eoreq	r1, ip, fp, lsl r8
  d4:	00290000 	eoreq	r0, r9, r0
  d8:	00250000 	eoreq	r0, r5, r0
  dc:	68060000 	stmdavs	r6, {}	; <UNPREDICTABLE>
  e0:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
  e4:	07000000 	streq	r0, [r0, -r0]
  e8:	f3115001 	vhadd.u16	d5, d1, d1
  ec:	24355001 	ldrtcs	r5, [r5], #-1
  f0:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
  f4:	01f32432 	mvnseq	r2, r2, lsr r4
  f8:	24332250 	ldrtcs	r2, [r3], #-592	; 0xfffffdb0
  fc:	a5040000 	strge	r0, [r4, #-0]
 100:	01000000 	mrseq	r0, (UNDEF: 0)
 104:	00300612 	eorseq	r0, r0, r2, lsl r6
 108:	00240000 	eoreq	r0, r4, r0
 10c:	9c010000 	stcls	0, cr0, [r1], {-0}
 110:	0000016e 	andeq	r0, r0, lr, ror #2
 114:	00737505 	rsbseq	r7, r3, r5, lsl #10
 118:	2c181201 	lfmcs	f1, 4, [r8], {1}
 11c:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
 120:	4a000000 	bmi	8 <.debug_info+0x8>
 124:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 128:	01006272 	tsteq	r0, r2, ror r2
 12c:	002c0e13 	eoreq	r0, ip, r3, lsl lr
 130:	006e0000 	rsbeq	r0, lr, r0
 134:	006c0000 	rsbeq	r0, ip, r0
 138:	40090000 	andmi	r0, r9, r0
 13c:	14000000 	strne	r0, [r0], #-0
 140:	64000000 	strvs	r0, [r0], #-0
 144:	08000001 	stmdaeq	r0, {r0}
 148:	01006172 	tsteq	r0, r2, ror r1
 14c:	002c1215 	eoreq	r1, ip, r5, lsl r2
 150:	00830000 	addeq	r0, r3, r0
 154:	00810000 	addeq	r0, r1, r0
 158:	440a0000 	strmi	r0, [sl], #-0
 15c:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
 160:	00000001 	andeq	r0, r0, r1
 164:	00003c0a 	andeq	r3, r0, sl, lsl #24
 168:	00016e00 	andeq	r6, r1, r0, lsl #28
 16c:	960b0000 	strls	r0, [fp], -r0
 170:	01000000 	mrseq	r0, (UNDEF: 0)
 174:	002c0a09 	eoreq	r0, ip, r9, lsl #20
 178:	00140000 	andseq	r0, r4, r0
 17c:	001c0000 	andseq	r0, ip, r0
 180:	9c010000 	stcls	0, cr0, [r1], {-0}
 184:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
 188:	01007508 	tsteq	r0, r8, lsl #10
 18c:	002c0e0d 	eoreq	r0, ip, sp, lsl #28
 190:	009a0000 	addseq	r0, sl, r0
 194:	00960000 	addseq	r0, r6, r0
 198:	1c0a0000 	stcne	0, cr0, [sl], {-0}
 19c:	e4000000 	str	r0, [r0], #-0
 1a0:	0a000001 	beq	1ac <.debug_info+0x1ac>
 1a4:	00000020 	andeq	r0, r0, r0, lsr #32
 1a8:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
 1ac:	0000280a 	andeq	r2, r0, sl, lsl #16
 1b0:	0001e400 	andeq	lr, r1, r0, lsl #8
 1b4:	d20b0000 	andle	r0, fp, #0, 0
 1b8:	01000000 	mrseq	r0, (UNDEF: 0)
 1bc:	002c0a04 	eoreq	r0, ip, r4, lsl #20
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	00140000 	andseq	r0, r4, r0
 1c8:	9c010000 	stcls	0, cr0, [r1], {-0}
 1cc:	000001e4 	andeq	r0, r0, r4, ror #3
 1d0:	00000c06 	andeq	r0, r0, r6, lsl #24
 1d4:	0001f000 	andeq	pc, r1, r0
 1d8:	50010700 	andpl	r0, r1, r0, lsl #14
 1dc:	30040c05 	andcc	r0, r4, r5, lsl #24
 1e0:	00002000 	andeq	r2, r0, r0
 1e4:	0000000c 	andeq	r0, r0, ip
 1e8:	00000000 	andeq	r0, r0, r0
 1ec:	066d0200 	strbteq	r0, [sp], -r0, lsl #4
 1f0:	00002a0c 	andeq	r2, r0, ip, lsl #20
 1f4:	00002a00 	andeq	r2, r0, r0, lsl #20
 1f8:	0a780200 	beq	1e00a00 <delay_sec+0x1e00994>
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <delay_sec+0x2c0040>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	012e0400 			; <UNDEFINED> instruction: 0x012e0400
  2c:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  30:	0b3b0b3a 	bleq	ec2d20 <delay_sec+0xec2cb4>
  34:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  38:	06120111 			; <UNDEFINED> instruction: 0x06120111
  3c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  40:	00130119 	andseq	r0, r3, r9, lsl r1
  44:	00050500 	andeq	r0, r5, r0, lsl #10
  48:	0b3a0803 	bleq	e8205c <delay_sec+0xe81ff0>
  4c:	0b390b3b 	bleq	e42d40 <delay_sec+0xe42cd4>
  50:	17021349 	strne	r1, [r2, -r9, asr #6]
  54:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  58:	82890600 	addhi	r0, r9, #0, 12
  5c:	01110101 	tsteq	r1, r1, lsl #2
  60:	00001331 	andeq	r1, r0, r1, lsr r3
  64:	01828a07 	orreq	r8, r2, r7, lsl #20
  68:	91180200 	tstls	r8, r0, lsl #4
  6c:	00001842 	andeq	r1, r0, r2, asr #16
  70:	03003408 	movweq	r3, #1032	; 0x408
  74:	3b0b3a08 	blcc	2ce89c <delay_sec+0x2ce830>
  78:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  7c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  80:	00001742 	andeq	r1, r0, r2, asr #14
  84:	11010b09 	tstne	r1, r9, lsl #22
  88:	01061201 	tsteq	r6, r1, lsl #4
  8c:	0a000013 	beq	e0 <delay_sec+0x74>
  90:	00018289 	andeq	r8, r1, r9, lsl #5
  94:	13310111 	teqne	r1, #1073741828	; 0x40000004
  98:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  9c:	03193f01 	tsteq	r9, #1, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <delay_sec+0x2ce874>
  a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a8:	11134919 	tstne	r3, r9, lsl r9
  ac:	40061201 	andmi	r1, r6, r1, lsl #4
  b0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  b4:	00001301 	andeq	r1, r0, r1, lsl #6
  b8:	3f002e0c 	svccc	0x00002e0c
  bc:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  c0:	3a0e030e 	bcc	380d00 <delay_sec+0x380c94>
  c4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  c8:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000006c 	andeq	r0, r0, ip, rrx
   8:	00000078 	andeq	r0, r0, r8, ror r0
   c:	78500001 	ldmdavc	r0, {r0}^
  10:	84000000 	strhi	r0, [r0], #-0
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00005400 	andeq	r5, r0, r0, lsl #8
  2c:	00006000 	andeq	r6, r0, r0
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	00000060 	andeq	r0, r0, r0, rrx
  38:	0000006c 	andeq	r0, r0, ip, rrx
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	00300000 	eorseq	r0, r0, r0
  50:	003b0000 	eorseq	r0, fp, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00003b50 	andeq	r3, r0, r0, asr fp
  5c:	00005400 	andeq	r5, r0, r0, lsl #8
  60:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
  6c:	00400000 	subeq	r0, r0, r0
  70:	00540000 	subseq	r0, r4, r0
  74:	00010000 	andeq	r0, r1, r0
  78:	00000054 	andeq	r0, r0, r4, asr r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	44000000 	strmi	r0, [r0], #-0
  84:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
  88:	01000000 	mrseq	r0, (UNDEF: 0)
  8c:	00005000 	andeq	r5, r0, r0
	...
  98:	00240000 	eoreq	r0, r4, r0
  9c:	00270000 	eoreq	r0, r7, r0
  a0:	00010000 	andeq	r0, r1, r0
  a4:	00002750 	andeq	r2, r0, r0, asr r7
  a8:	00003000 	andeq	r3, r0, r0
  ac:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000084 	andeq	r0, r0, r4, lsl #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000dc 	ldrdeq	r0, [r0], -ip
   4:	00650003 	rsbeq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	75792f73 	ldrbvc	r2, [r9, #-3955]!	; 0xfffff08d
  30:	706e6978 	rsbvc	r6, lr, r8, ror r9
  34:	472f6965 	strmi	r6, [pc, -r5, ror #18]!
  38:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  3c:	73632f62 	cmnvc	r3, #392	; 0x188
  40:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  44:	7733322d 	ldrvc	r3, [r3, -sp, lsr #4]!
  48:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffeac <delay_sec+0xfffffe40>
  4c:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  50:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  54:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  58:	69740000 	ldmdbvs	r4!, {}^	; <UNPREDICTABLE>
  5c:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
  60:	00010063 	andeq	r0, r1, r3, rrx
  64:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  68:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  6c:	05000000 	streq	r0, [r0, #-0]
  70:	02050023 	andeq	r0, r5, #35, 0	; 0x23
  74:	00000000 	andeq	r0, r0, r0
  78:	2f050515 	svccs	0x00050515
  7c:	01060c05 	tsteq	r6, r5, lsl #24
  80:	054b0105 	strbeq	r0, [fp, #-261]	; 0xfffffefb
  84:	054d061f 	strbeq	r0, [sp, #-1567]	; 0xfffff9e1
  88:	052f3105 	streq	r3, [pc, #-261]!	; ffffff8b <delay_sec+0xffffff1f>
  8c:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
  90:	2f4b0605 	svccs	0x004b0605
  94:	13060105 	movwne	r0, #24837	; 0x6105
  98:	4c061c05 	stcmi	12, cr1, [r6], {5}
  9c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  a0:	13054b06 	movwne	r4, #23302	; 0x5b06
  a4:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
  a8:	052f0605 	streq	r0, [pc, #-1541]!	; fffffaab <delay_sec+0xfffffa3f>
  ac:	17051309 	strne	r1, [r5, -r9, lsl #6]
  b0:	09050106 	stmdbeq	r5, {r1, r2, r8}
  b4:	11052f06 	tstne	r5, r6, lsl #30
  b8:	0c050106 	stfeqs	f0, [r5], {6}
  bc:	061c052e 	ldreq	r0, [ip], -lr, lsr #10
  c0:	0501066b 	streq	r0, [r1, #-1643]	; 0xfffff995
  c4:	062f0605 	strteq	r0, [pc], -r5, lsl #12
  c8:	4b01054a 	blmi	415f8 <delay_sec+0x4158c>
  cc:	2f061e05 	svccs	0x00061e05
  d0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  d4:	4a062f06 	bmi	18bcf4 <delay_sec+0x18bc88>
  d8:	024b0105 	subeq	r0, fp, #1073741825	; 0x40000001
  dc:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	616c6564 	cmnvs	ip, r4, ror #10
  10:	65735f79 	ldrbvs	r5, [r3, #-3961]!	; 0xfffff087
  14:	2f2e0063 	svccs	0x002e0063
  18:	66617473 			; <UNDEFINED> instruction: 0x66617473
  1c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  20:	69742f63 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
  24:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
  28:	45470063 	strbmi	r0, [r7, #-99]	; 0xffffff9d
  2c:	00323354 	eorseq	r3, r2, r4, asr r3
  30:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  34:	792f7372 	stmdbvc	pc!, {r1, r4, r5, r6, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
  38:	6e697875 	mcrvs	8, 3, r7, cr9, cr5, {3}
  3c:	2f696570 	svccs	0x00696570
  40:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
  44:	632f6275 			; <UNDEFINED> instruction: 0x632f6275
  48:	30343173 	eorscc	r3, r4, r3, ror r1
  4c:	33322d65 	teqcc	r2, #6464	; 0x1940
  50:	2f6e6977 	svccs	0x006e6977
  54:	7062696c 	rsbvc	r6, r2, ip, ror #18
  58:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  5c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  60:	63206465 			; <UNDEFINED> instruction: 0x63206465
  64:	00726168 	rsbseq	r6, r2, r8, ror #2
  68:	616c6564 	cmnvs	ip, r4, ror #10
  6c:	736d5f79 	cmnvc	sp, #484	; 0x1e4
  70:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  74:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  78:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  7c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  80:	7300746e 	movwvc	r7, #1134	; 0x46e
  84:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  88:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  8c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  90:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  94:	69740074 	ldmdbvs	r4!, {r2, r4, r5, r6}^
  98:	5f72656d 	svcpl	0x0072656d
  9c:	5f746567 	svcpl	0x00746567
  a0:	63657375 	cmnvs	r5, #-738197503	; 0xd4000001
  a4:	6c656400 	cfstrdvs	mvd6, [r5], #-0
  a8:	755f7961 	ldrbvc	r7, [pc, #-2401]	; fffff74f <delay_sec+0xfffff6e3>
  ac:	6e750073 	mrcvs	0, 3, r0, cr5, cr3, {3}
  b0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  b4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  b8:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  bc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  c8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  cc:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  d0:	69740074 	ldmdbvs	r4!, {r2, r4, r5, r6}^
  d4:	5f72656d 	svcpl	0x0072656d
  d8:	5f746567 	svcpl	0x00746567
  dc:	63657375 	cmnvs	r5, #-738197503	; 0xd4000001
  e0:	7761725f 			; <UNDEFINED> instruction: 0x7761725f
  e4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e8:	6f6c2067 	svcvs	0x006c2067
  ec:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  f0:	7300746e 	movwvc	r7, #1134	; 0x46e
  f4:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  f8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  fc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 100:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 104:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 108:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 10c:	61686320 	cmnvs	r8, r0, lsr #6
 110:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 114:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 118:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 11c:	20312e32 	eorscs	r2, r1, r2, lsr lr
 120:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 124:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 128:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 12c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 130:	5b202965 	blpl	80a6cc <delay_sec+0x80a660>
 134:	2f4d5241 	svccs	0x004d5241
 138:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 13c:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 140:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 144:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 148:	6f697369 	svcvs	0x00697369
 14c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 150:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 154:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 158:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 15c:	316d7261 	cmncc	sp, r1, ror #4
 160:	6a363731 	bvs	d8de2c <delay_sec+0xd8ddc0>
 164:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 168:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 16c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 170:	316d7261 	cmncc	sp, r1, ror #4
 174:	6a363731 	bvs	d8de40 <delay_sec+0xd8ddd4>
 178:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 17c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 180:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 184:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 188:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 18c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 190:	206d7261 	rsbcs	r7, sp, r1, ror #4
 194:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 198:	613d6863 	teqvs	sp, r3, ror #16
 19c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 1a0:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1a4:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1a8:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1ac:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1b0:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1b4:	20393975 	eorscs	r3, r9, r5, ror r9
 1b8:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1bc:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1c0:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1c4:	Address 0x00000000000001c4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <delay_sec+0x80a584>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000018 	andeq	r0, r0, r8, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000030 	andeq	r0, r0, r0, lsr r0
  4c:	00000024 	andeq	r0, r0, r4, lsr #32
  50:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  54:	86038504 	strhi	r8, [r3], -r4, lsl #10
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000054 	andeq	r0, r0, r4, asr r0
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000006c 	andeq	r0, r0, ip, rrx
  80:	00000018 	andeq	r0, r0, r8, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_sec+0x12cd7c0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <delay_sec+0x463c4>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


staff-start.o:     file format elf32-littlearm


Disassembly of section .text.boot:

00000000 <_start>:
   0:	e3a00013 	mov	r0, #19, 0
   4:	e3800080 	orr	r0, r0, #128, 0	; 0x80
   8:	e129f000 	msr	CPSR_fc, r0
   c:	e3a01000 	mov	r1, #0, 0
  10:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
  14:	e3a0d302 	mov	sp, #134217728	; 0x8000000
  18:	e3a0b000 	mov	fp, #0, 0
  1c:	ebfffffe 	bl	0 <_cstart>
  20:	ebfffffe 	bl	0 <rpi_reboot>

00000024 <PUT32>:
  24:	e5801000 	str	r1, [r0]
  28:	e12fff1e 	bx	lr

0000002c <GET32>:
  2c:	e5900000 	ldr	r0, [r0]
  30:	e12fff1e 	bx	lr

00000034 <BRANCHTO>:
  34:	e12fff10 	bx	r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <BRANCHTO+0x168d7f8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <and_in32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e0001005 	and	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <or_in32>:
  20:	e92d4070 	push	{r4, r5, r6, lr}
  24:	e1a04000 	mov	r4, r0
  28:	e1a05001 	mov	r5, r1
  2c:	ebfffffe 	bl	0 <get32>
  30:	e1801005 	orr	r1, r0, r5
  34:	e1a00004 	mov	r0, r4
  38:	ebfffffe 	bl	0 <put32>
  3c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000040 <uart_init>:
  40:	e92d4010 	push	{r4, lr}
  44:	e3a01002 	mov	r1, #2, 0
  48:	e3a0000e 	mov	r0, #14, 0
  4c:	ebfffffe 	bl	0 <gpio_set_function>
  50:	e3a01002 	mov	r1, #2, 0
  54:	e3a0000f 	mov	r0, #15, 0
  58:	ebfffffe 	bl	0 <gpio_set_function>
  5c:	ebfffffe 	bl	0 <dev_barrier>
  60:	e3a01001 	mov	r1, #1, 0
  64:	e59f0064 	ldr	r0, [pc, #100]	; d0 <uart_init+0x90>
  68:	ebffffec 	bl	20 <or_in32>
  6c:	ebfffffe 	bl	0 <dev_barrier>
  70:	e59f405c 	ldr	r4, [pc, #92]	; d4 <uart_init+0x94>
  74:	e3a01000 	mov	r1, #0, 0
  78:	e1a00004 	mov	r0, r4
  7c:	ebfffffe 	bl	0 <put32>
  80:	e3a01000 	mov	r1, #0, 0
  84:	e59f004c 	ldr	r0, [pc, #76]	; d8 <uart_init+0x98>
  88:	ebfffffe 	bl	0 <put32>
  8c:	e3a01003 	mov	r1, #3, 0
  90:	e59f0044 	ldr	r0, [pc, #68]	; dc <uart_init+0x9c>
  94:	ebfffffe 	bl	0 <put32>
  98:	e3a01000 	mov	r1, #0, 0
  9c:	e59f003c 	ldr	r0, [pc, #60]	; e0 <uart_init+0xa0>
  a0:	ebfffffe 	bl	0 <put32>
  a4:	e3a010c7 	mov	r1, #199, 0	; 0xc7
  a8:	e59f0034 	ldr	r0, [pc, #52]	; e4 <uart_init+0xa4>
  ac:	ebfffffe 	bl	0 <put32>
  b0:	e59f1030 	ldr	r1, [pc, #48]	; e8 <uart_init+0xa8>
  b4:	e59f0030 	ldr	r0, [pc, #48]	; ec <uart_init+0xac>
  b8:	ebfffffe 	bl	0 <put32>
  bc:	e3a01003 	mov	r1, #3, 0
  c0:	e1a00004 	mov	r0, r4
  c4:	ebfffffe 	bl	0 <put32>
  c8:	ebfffffe 	bl	0 <dev_barrier>
  cc:	e8bd8010 	pop	{r4, pc}
  d0:	20215004 	eorcs	r5, r1, r4
  d4:	20215060 	eorcs	r5, r1, r0, rrx
  d8:	20215044 	eorcs	r5, r1, r4, asr #32
  dc:	2021504c 	eorcs	r5, r1, ip, asr #32
  e0:	20215050 	eorcs	r5, r1, r0, asr r0
  e4:	20215048 	eorcs	r5, r1, r8, asr #32
  e8:	0000010e 	andeq	r0, r0, lr, lsl #2
  ec:	20215068 	eorcs	r5, r1, r8, rrx

000000f0 <uart_can_getc>:
  f0:	e92d4010 	push	{r4, lr}
  f4:	e59f0008 	ldr	r0, [pc, #8]	; 104 <uart_can_getc+0x14>
  f8:	ebfffffe 	bl	0 <get32>
  fc:	e2000001 	and	r0, r0, #1, 0
 100:	e8bd8010 	pop	{r4, pc}
 104:	20215064 	eorcs	r5, r1, r4, rrx

00000108 <uart_can_putc>:
 108:	e92d4010 	push	{r4, lr}
 10c:	e59f0010 	ldr	r0, [pc, #16]	; 124 <uart_can_putc+0x1c>
 110:	ebfffffe 	bl	0 <get32>
 114:	e3100002 	tst	r0, #2, 0
 118:	13a00001 	movne	r0, #1, 0
 11c:	03a00000 	moveq	r0, #0, 0
 120:	e8bd8010 	pop	{r4, pc}
 124:	20215064 	eorcs	r5, r1, r4, rrx

00000128 <uart_getc>:
 128:	e92d4010 	push	{r4, lr}
 12c:	ebfffffe 	bl	0 <dev_barrier>
 130:	ebfffffe 	bl	f0 <uart_can_getc>
 134:	e3500000 	cmp	r0, #0, 0
 138:	0afffffc 	beq	130 <uart_getc+0x8>
 13c:	e59f0010 	ldr	r0, [pc, #16]	; 154 <uart_getc+0x2c>
 140:	ebfffffe 	bl	0 <get32>
 144:	e6ef4070 	uxtb	r4, r0
 148:	ebfffffe 	bl	0 <dev_barrier>
 14c:	e1a00004 	mov	r0, r4
 150:	e8bd8010 	pop	{r4, pc}
 154:	20215040 	eorcs	r5, r1, r0, asr #32

00000158 <uart_putc>:
 158:	e92d4010 	push	{r4, lr}
 15c:	e1a04000 	mov	r4, r0
 160:	ebfffffe 	bl	0 <dev_barrier>
 164:	ebfffffe 	bl	108 <uart_can_putc>
 168:	e3500000 	cmp	r0, #0, 0
 16c:	0afffffc 	beq	164 <uart_putc+0xc>
 170:	e6ef1074 	uxtb	r1, r4
 174:	e59f0008 	ldr	r0, [pc, #8]	; 184 <uart_putc+0x2c>
 178:	ebfffffe 	bl	0 <put32>
 17c:	ebfffffe 	bl	0 <dev_barrier>
 180:	e8bd8010 	pop	{r4, pc}
 184:	20215040 	eorcs	r5, r1, r0, asr #32

00000188 <uart_has_data>:
 188:	e92d4010 	push	{r4, lr}
 18c:	ebfffffe 	bl	0 <dev_barrier>
 190:	ebfffffe 	bl	f0 <uart_can_getc>
 194:	e8bd8010 	pop	{r4, pc}

00000198 <uart_tx_is_empty>:
 198:	e92d4010 	push	{r4, lr}
 19c:	ebfffffe 	bl	0 <dev_barrier>
 1a0:	e59f000c 	ldr	r0, [pc, #12]	; 1b4 <uart_tx_is_empty+0x1c>
 1a4:	ebfffffe 	bl	0 <get32>
 1a8:	e1a004a0 	lsr	r0, r0, #9
 1ac:	e2000001 	and	r0, r0, #1, 0
 1b0:	e8bd8010 	pop	{r4, pc}
 1b4:	20215064 	eorcs	r5, r1, r4, rrx

000001b8 <uart_flush_tx>:
 1b8:	e92d4010 	push	{r4, lr}
 1bc:	ebfffffe 	bl	198 <uart_tx_is_empty>
 1c0:	e3500000 	cmp	r0, #0, 0
 1c4:	0afffffc 	beq	1bc <uart_flush_tx+0x4>
 1c8:	e8bd8010 	pop	{r4, pc}

000001cc <uart_disable>:
 1cc:	e92d4010 	push	{r4, lr}
 1d0:	ebfffffe 	bl	1b8 <uart_flush_tx>
 1d4:	ebfffffe 	bl	0 <dev_barrier>
 1d8:	e3e01001 	mvn	r1, #1, 0
 1dc:	e59f0008 	ldr	r0, [pc, #8]	; 1ec <uart_disable+0x20>
 1e0:	ebffff86 	bl	0 <and_in32>
 1e4:	ebfffffe 	bl	0 <dev_barrier>
 1e8:	e8bd8010 	pop	{r4, pc}
 1ec:	20215004 	eorcs	r5, r1, r4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000005c6 	andeq	r0, r0, r6, asr #11
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000014b 	andeq	r0, r0, fp, asr #2
  10:	0000450c 	andeq	r4, r0, ip, lsl #10
  14:	00009800 	andeq	r9, r0, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	0001f000 	andeq	pc, r1, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	3e070403 	cdpcc	4, 0, cr0, cr7, cr3, {0}
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	89060103 	stmdbhi	r6, {r0, r1, r8}
  3c:	03000002 	movweq	r0, #2
  40:	02410502 	subeq	r0, r1, #8388608	; 0x800000
  44:	04030000 	streq	r0, [r3], #-0
  48:	00026905 	andeq	r6, r2, r5, lsl #18
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	00000224 	andeq	r0, r0, r4, lsr #4
  54:	db080103 	blle	200414 <uart_disable+0x200248>
  58:	03000000 	movweq	r0, #0
  5c:	010a0702 	tsteq	sl, r2, lsl #14
  60:	60050000 	andvs	r0, r5, r0
  64:	05000002 	streq	r0, [r0, #-2]
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000f807 	andeq	pc, r0, r7, lsl #16
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	000001de 	ldrdeq	r0, [r0], -lr
  7c:	54010706 	strpl	r0, [r1], #-1798	; 0xfffff8fa
  80:	04000000 	streq	r0, [r0], #-0
  84:	00bb0e0c 	adcseq	r0, fp, ip, lsl #28
  88:	9f070000 	svcls	0x00070000
  8c:	00000002 	andeq	r0, r0, r2
  90:	00002807 	andeq	r2, r0, r7, lsl #16
  94:	7a070100 	bvc	1c0408 <uart_disable+0x1c023c>
  98:	04000000 	streq	r0, [r0], #-0
  9c:	00008907 	andeq	r8, r0, r7, lsl #18
  a0:	15070500 	strne	r0, [r7, #-1280]	; 0xfffffb00
  a4:	06000002 	streq	r0, [r0], -r2
  a8:	0000cc07 	andeq	ip, r0, r7, lsl #24
  ac:	32070700 	andcc	r0, r7, #0, 14
  b0:	03000002 	movweq	r0, #2
  b4:	0000e907 	andeq	lr, r0, r7, lsl #18
  b8:	08000200 	stmdaeq	r0, {r9}
  bc:	00000039 	andeq	r0, r0, r9, lsr r0
  c0:	0806022c 	stmdaeq	r6, {r2, r3, r5, r9}
  c4:	00000157 	andeq	r0, r0, r7, asr r1
  c8:	006f6909 	rsbeq	r6, pc, r9, lsl #18
  cc:	33090902 	movwcc	r0, #39170	; 0x9902
  d0:	00000000 	andeq	r0, r0, r0
  d4:	72656909 	rsbvc	r6, r5, #147456	; 0x24000
  d8:	090a0200 	stmdbeq	sl, {r9}
  dc:	00000033 	andeq	r0, r0, r3, lsr r0
  e0:	69690904 	stmdbvs	r9!, {r2, r8, fp}^
  e4:	11020072 	tstne	r2, r2, ror r0
  e8:	00003309 	andeq	r3, r0, r9, lsl #6
  ec:	6c090800 	stcvs	8, cr0, [r9], {-0}
  f0:	02007263 	andeq	r7, r0, #805306374	; 0x30000006
  f4:	00330913 	eorseq	r0, r3, r3, lsl r9
  f8:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
  fc:	0072636d 	rsbseq	r6, r2, sp, ror #6
 100:	33091402 	movwcc	r1, #37890	; 0x9402
 104:	10000000 	andne	r0, r0, r0
 108:	72736c09 	rsbsvc	r6, r3, #2304	; 0x900
 10c:	09150200 	ldmdbeq	r5, {r9}
 110:	00000033 	andeq	r0, r0, r3, lsr r0
 114:	736d0914 	cmnvc	sp, #20, 18	; 0x50000
 118:	16020072 			; <UNDEFINED> instruction: 0x16020072
 11c:	00003309 	andeq	r3, r0, r9, lsl #6
 120:	530a1800 	movwpl	r1, #43008	; 0xa800
 124:	02000002 	andeq	r0, r0, #2, 0
 128:	00330917 	eorseq	r0, r3, r7, lsl r9
 12c:	0a1c0000 	beq	700134 <uart_disable+0x6fff68>
 130:	000001f5 	strdeq	r0, [r0], -r5
 134:	33091b02 	movwcc	r1, #39682	; 0x9b02
 138:	20000000 	andcs	r0, r0, r0
 13c:	0000090a 	andeq	r0, r0, sl, lsl #18
 140:	091d0200 	ldmdbeq	sp, {r9}
 144:	00000033 	andeq	r0, r0, r3, lsr r0
 148:	01230a24 			; <UNDEFINED> instruction: 0x01230a24
 14c:	1e020000 	cdpne	0, 0, cr0, cr2, cr0, {0}
 150:	00003309 	andeq	r3, r0, r9, lsl #6
 154:	0b002800 	bleq	a15c <uart_disable+0x9f90>
 158:	00000128 	andeq	r0, r0, r8, lsr #2
 15c:	6d090801 	stcvs	8, cr0, [r9, #-4]
 160:	04000001 	streq	r0, [r0], #-1
 164:	0c202150 	stfeqs	f2, [r0], #-320	; 0xfffffec0
 168:	00003304 	andeq	r3, r0, r4, lsl #6
 16c:	01670d00 	cmneq	r7, r0, lsl #26
 170:	5b0b0000 	blpl	2c0008 <uart_disable+0x2bfe3c>
 174:	01000002 	tsteq	r0, r2
 178:	01882329 	orreq	r2, r8, r9, lsr #6
 17c:	50400000 	subpl	r0, r0, r0
 180:	040c2021 	streq	r2, [ip], #-33	; 0xffffffdf
 184:	000000bb 	strheq	r0, [r0], -fp
 188:	0001820d 	andeq	r8, r1, sp, lsl #4
 18c:	02720e00 	rsbseq	r0, r2, #0, 28
 190:	cc010000 	stcgt	0, cr0, [r1], {-0}
 194:	0001b806 	andeq	fp, r1, r6, lsl #16
 198:	00001400 	andeq	r1, r0, r0, lsl #8
 19c:	ad9c0100 	ldfges	f0, [ip]
 1a0:	0f000001 	svceq	0x00000001
 1a4:	000001c0 	andeq	r0, r0, r0, asr #3
 1a8:	000001ad 	andeq	r0, r0, sp, lsr #3
 1ac:	005f1000 	subseq	r1, pc, r0
 1b0:	b6010000 	strlt	r0, [r1], -r0
 1b4:	00002505 	andeq	r2, r0, r5, lsl #10
 1b8:	00019800 	andeq	r9, r1, r0, lsl #16
 1bc:	00002000 	andeq	r2, r0, r0
 1c0:	e49c0100 	ldr	r0, [ip], #256	; 0x100
 1c4:	0f000001 	svceq	0x00000001
 1c8:	000001a0 	andeq	r0, r0, r0, lsr #3
 1cc:	00000599 	muleq	r0, r9, r5
 1d0:	0001a811 	andeq	sl, r1, r1, lsl r8
 1d4:	0005a500 	andeq	sl, r5, r0, lsl #10
 1d8:	50011200 	andpl	r1, r1, r0, lsl #4
 1dc:	50640c05 	rsbpl	r0, r4, r5, lsl #24
 1e0:	00002021 	andeq	r2, r0, r1, lsr #32
 1e4:	00020710 	andeq	r0, r2, r0, lsl r7
 1e8:	05b30100 	ldreq	r0, [r3, #256]!	; 0x100
 1ec:	00000025 	andeq	r0, r0, r5, lsr #32
 1f0:	00000188 	andeq	r0, r0, r8, lsl #3
 1f4:	00000010 	andeq	r0, r0, r0, lsl r0
 1f8:	02119c01 	andseq	r9, r1, #256	; 0x100
 1fc:	900f0000 	andls	r0, pc, r0
 200:	99000001 	stmdbls	r0, {r0}
 204:	0f000005 	svceq	0x00000005
 208:	00000194 	muleq	r0, r4, r1
 20c:	00000302 	andeq	r0, r0, r2, lsl #6
 210:	02950e00 	addseq	r0, r5, #0, 28
 214:	ab010000 	blge	4021c <uart_disable+0x40050>
 218:	00015806 	andeq	r5, r1, r6, lsl #16
 21c:	00003000 	andeq	r3, r0, r0
 220:	759c0100 	ldrvc	r0, [ip, #256]	; 0x100
 224:	13000002 	movwne	r0, #2
 228:	ab010063 	blge	403bc <uart_disable+0x401f0>
 22c:	00002c19 	andeq	r2, r0, r9, lsl ip
 230:	00000400 	andeq	r0, r0, r0, lsl #8
 234:	00000000 	andeq	r0, r0, r0
 238:	01640f00 	cmneq	r4, r0, lsl #30
 23c:	05990000 	ldreq	r0, [r9]
 240:	680f0000 	stmdavs	pc, {}	; <UNPREDICTABLE>
 244:	d4000001 	strle	r0, [r0], #-1
 248:	14000002 	strne	r0, [r0], #-2
 24c:	0000017c 	andeq	r0, r0, ip, ror r1
 250:	000005b1 			; <UNDEFINED> instruction: 0x000005b1
 254:	0000026b 	andeq	r0, r0, fp, ror #4
 258:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 25c:	2150400c 	cmpcs	r0, ip
 260:	51011220 	tstpl	r1, r0, lsr #4
 264:	08007405 	stmdaeq	r0, {r0, r2, sl, ip, sp, lr}
 268:	0f001aff 	svceq	0x00001aff
 26c:	00000180 	andeq	r0, r0, r0, lsl #3
 270:	00000599 	muleq	r0, r9, r5
 274:	01341000 	teqeq	r4, r0
 278:	a3010000 	movwge	r0, #4096	; 0x1000
 27c:	00002505 	andeq	r2, r0, r5, lsl #10
 280:	00012800 	andeq	r2, r1, r0, lsl #16
 284:	00003000 	andeq	r3, r0, r0
 288:	d49c0100 	ldrle	r0, [ip], #256	; 0x100
 28c:	15000002 	strne	r0, [r0, #-2]
 290:	a7010063 	strge	r0, [r1, -r3, rrx]
 294:	00002509 	andeq	r2, r0, r9, lsl #10
 298:	00002400 	andeq	r2, r0, r0, lsl #8
 29c:	00002200 	andeq	r2, r0, r0, lsl #4
 2a0:	01300f00 	teqeq	r0, r0, lsl #30
 2a4:	05990000 	ldreq	r0, [r9]
 2a8:	340f0000 	strcc	r0, [pc], #-0	; 8 <.debug_info+0x8>
 2ac:	02000001 	andeq	r0, r0, #1, 0
 2b0:	14000003 	strne	r0, [r0], #-3
 2b4:	00000144 	andeq	r0, r0, r4, asr #2
 2b8:	000005a5 	andeq	r0, r0, r5, lsr #11
 2bc:	000002ca 	andeq	r0, r0, sl, asr #5
 2c0:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 2c4:	2150400c 	cmpcs	r0, ip
 2c8:	4c0f0020 	stcmi	0, cr0, [pc], {32}
 2cc:	99000001 	stmdbls	r0, {r0}
 2d0:	00000005 	andeq	r0, r0, r5
 2d4:	00004c10 	andeq	r4, r0, r0, lsl ip
 2d8:	05940100 	ldreq	r0, [r4, #256]	; 0x100
 2dc:	00000025 	andeq	r0, r0, r5, lsr #32
 2e0:	00000108 	andeq	r0, r0, r8, lsl #2
 2e4:	00000020 	andeq	r0, r0, r0, lsr #32
 2e8:	03029c01 	movweq	r9, #11265	; 0x2c01
 2ec:	14110000 	ldrne	r0, [r1], #-0
 2f0:	a5000001 	strge	r0, [r0, #-1]
 2f4:	12000005 	andne	r0, r0, #5, 0
 2f8:	0c055001 	stceq	0, cr5, [r5], {1}
 2fc:	20215064 	eorcs	r5, r1, r4, rrx
 300:	0e100000 	cdpeq	0, 1, cr0, cr0, cr0, {0}
 304:	01000000 	mrseq	r0, (UNDEF: 0)
 308:	0025058b 	eoreq	r0, r5, fp, lsl #11
 30c:	00f00000 	rscseq	r0, r0, r0
 310:	00180000 	andseq	r0, r8, r0
 314:	9c010000 	stcls	0, cr0, [r1], {-0}
 318:	00000330 	andeq	r0, r0, r0, lsr r3
 31c:	0000fc11 	andeq	pc, r0, r1, lsl ip	; <UNPREDICTABLE>
 320:	0005a500 	andeq	sl, r5, r0, lsl #10
 324:	50011200 	andpl	r1, r1, r0, lsl #4
 328:	50640c05 	rsbpl	r0, r4, r5, lsl #24
 32c:	00002021 	andeq	r2, r0, r1, lsr #32
 330:	0000700e 	andeq	r7, r0, lr
 334:	06450100 	strbeq	r0, [r5], -r0, lsl #2
 338:	00000040 	andeq	r0, r0, r0, asr #32
 33c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 340:	047d9c01 	ldrbteq	r9, [sp], #-3073	; 0xfffff3ff
 344:	00160000 	andseq	r0, r6, r0
 348:	01000000 	mrseq	r0, (UNDEF: 0)
 34c:	00620e7e 	rsbeq	r0, r2, lr, ror lr
 350:	010e0000 	mrseq	r0, (UNDEF: 14)
 354:	00005014 	andeq	r5, r0, r4, lsl r0
 358:	0005bd00 	andeq	fp, r5, r0, lsl #26
 35c:	00036c00 	andeq	r6, r3, r0, lsl #24
 360:	50011200 	andpl	r1, r1, r0, lsl #4
 364:	01123e01 	tsteq	r2, r1, lsl #28
 368:	00320151 	eorseq	r0, r2, r1, asr r1
 36c:	00005c14 	andeq	r5, r0, r4, lsl ip
 370:	0005bd00 	andeq	fp, r5, r0, lsl #26
 374:	00038400 	andeq	r8, r3, r0, lsl #8
 378:	50011200 	andpl	r1, r1, r0, lsl #4
 37c:	01123f01 	tsteq	r2, r1, lsl #30
 380:	00320151 	eorseq	r0, r2, r1, asr r1
 384:	0000600f 	andeq	r6, r0, pc
 388:	00059900 	andeq	r9, r5, r0, lsl #18
 38c:	006c1400 	rsbeq	r1, ip, r0, lsl #8
 390:	05360000 	ldreq	r0, [r6, #-0]!
 394:	03a90000 			; <UNDEFINED> instruction: 0x03a90000
 398:	01120000 	tsteq	r2, r0
 39c:	040c0550 	streq	r0, [ip], #-1360	; 0xfffffab0
 3a0:	12202150 	eorne	r2, r0, #20
 3a4:	31015101 	tstcc	r1, r1, lsl #2
 3a8:	00700f00 	rsbseq	r0, r0, r0, lsl #30
 3ac:	05990000 	ldreq	r0, [r9]
 3b0:	80140000 	andshi	r0, r4, r0
 3b4:	b1000000 	mrslt	r0, (UNDEF: 0)
 3b8:	cb000005 	blgt	3d4 <.debug_info+0x3d4>
 3bc:	12000003 	andne	r0, r0, #3, 0
 3c0:	74025001 	strvc	r5, [r2], #-1
 3c4:	51011200 	mrspl	r1, R9_usr
 3c8:	14003001 	strne	r3, [r0], #-1
 3cc:	0000008c 	andeq	r0, r0, ip, lsl #1
 3d0:	000005b1 			; <UNDEFINED> instruction: 0x000005b1
 3d4:	000003e7 	andeq	r0, r0, r7, ror #7
 3d8:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 3dc:	2150440c 	cmpcs	r0, ip, lsl #8
 3e0:	51011220 	tstpl	r1, r0, lsr #4
 3e4:	14003001 	strne	r3, [r0], #-1
 3e8:	00000098 	muleq	r0, r8, r0
 3ec:	000005b1 			; <UNDEFINED> instruction: 0x000005b1
 3f0:	00000403 	andeq	r0, r0, r3, lsl #8
 3f4:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 3f8:	21504c0c 	cmpcs	r0, ip, lsl #24
 3fc:	51011220 	tstpl	r1, r0, lsr #4
 400:	14003301 	strne	r3, [r0], #-769	; 0xfffffcff
 404:	000000a4 	andeq	r0, r0, r4, lsr #1
 408:	000005b1 			; <UNDEFINED> instruction: 0x000005b1
 40c:	0000041f 	andeq	r0, r0, pc, lsl r4
 410:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 414:	2150500c 	cmpcs	r0, ip
 418:	51011220 	tstpl	r1, r0, lsr #4
 41c:	14003001 	strne	r3, [r0], #-1
 420:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 424:	000005b1 			; <UNDEFINED> instruction: 0x000005b1
 428:	0000043c 	andeq	r0, r0, ip, lsr r4
 42c:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 430:	2150480c 	cmpcs	r0, ip, lsl #16
 434:	51011220 	tstpl	r1, r0, lsr #4
 438:	00c70802 	sbceq	r0, r7, r2, lsl #16
 43c:	0000bc14 	andeq	fp, r0, r4, lsl ip
 440:	0005b100 	andeq	fp, r5, r0, lsl #2
 444:	00045a00 	andeq	r5, r4, r0, lsl #20
 448:	50011200 	andpl	r1, r1, r0, lsl #4
 44c:	50680c05 	rsbpl	r0, r8, r5, lsl #24
 450:	01122021 	tsteq	r2, r1, lsr #32
 454:	0e0a0351 	mcreq	3, 0, r0, cr10, cr1, {2}
 458:	c8140001 	ldmdagt	r4, {r0}
 45c:	b1000000 	mrslt	r0, (UNDEF: 0)
 460:	73000005 	movwvc	r0, #5
 464:	12000004 	andne	r0, r0, #4, 0
 468:	74025001 	strvc	r5, [r2], #-1
 46c:	51011200 	mrspl	r1, R9_usr
 470:	0f003301 	svceq	0x00003301
 474:	000000cc 	andeq	r0, r0, ip, asr #1
 478:	00000599 	muleq	r0, r9, r5
 47c:	01fa0e00 	mvnseq	r0, r0, lsl #28
 480:	35010000 	strcc	r0, [r1, #-0]
 484:	0001cc06 	andeq	ip, r1, r6, lsl #24
 488:	00002400 	andeq	r2, r0, r0, lsl #8
 48c:	cc9c0100 	ldfgts	f0, [ip], {0}
 490:	0f000004 	svceq	0x00000004
 494:	000001d4 	ldrdeq	r0, [r0], -r4
 498:	0000018d 	andeq	r0, r0, sp, lsl #3
 49c:	0001d80f 	andeq	sp, r1, pc, lsl #16
 4a0:	00059900 	andeq	r9, r5, r0, lsl #18
 4a4:	01e41400 	mvneq	r1, r0, lsl #8
 4a8:	04cc0000 	strbeq	r0, [ip], #0
 4ac:	04c20000 	strbeq	r0, [r2], #0
 4b0:	01120000 	tsteq	r2, r0
 4b4:	040c0550 	streq	r0, [ip], #-1360	; 0xfffffab0
 4b8:	12202150 	eorne	r2, r0, #20
 4bc:	09025101 	stmdbeq	r2, {r0, r8, ip, lr}
 4c0:	e80f00fe 	stmda	pc, {r1, r2, r3, r4, r5, r6, r7}	; <UNPREDICTABLE>
 4c4:	99000001 	stmdbls	r0, {r0}
 4c8:	00000005 	andeq	r0, r0, r5
 4cc:	00028017 	andeq	r8, r2, r7, lsl r0
 4d0:	0d310100 	ldfeqs	f0, [r1, #-0]
 4d4:	00000000 	andeq	r0, r0, r0
 4d8:	00000020 	andeq	r0, r0, r0, lsr #32
 4dc:	052f9c01 	streq	r9, [pc, #-3073]!	; fffff8e3 <uart_disable+0xfffff717>
 4e0:	5a180000 	bpl	600008 <uart_disable+0x5ffe3c>
 4e4:	01000000 	mrseq	r0, (UNDEF: 0)
 4e8:	052f2531 	streq	r2, [pc, #-1329]!	; ffffffbf <uart_disable+0xfffffdf3>
 4ec:	003b0000 	eorseq	r0, fp, r0
 4f0:	00370000 	eorseq	r0, r7, r0
 4f4:	76130000 	ldrvc	r0, [r3], -r0
 4f8:	01006c61 	tsteq	r0, r1, ror #24
 4fc:	002c3431 	eoreq	r3, ip, r1, lsr r4
 500:	005d0000 	subseq	r0, sp, r0
 504:	00590000 	subseq	r0, r9, r0
 508:	10140000 	andsne	r0, r4, r0
 50c:	a5000000 	strge	r0, [r0, #-0]
 510:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
 514:	12000005 	andne	r0, r0, #5, 0
 518:	74025001 	strvc	r5, [r2], #-1
 51c:	1c110000 	ldcne	0, cr0, [r1], {-0}
 520:	b1000000 	mrslt	r0, (UNDEF: 0)
 524:	12000005 	andne	r0, r0, #5, 0
 528:	74025001 	strvc	r5, [r2], #-1
 52c:	0c000000 	stceq	0, cr0, [r0], {-0}
 530:	00053504 	andeq	r3, r5, r4, lsl #10
 534:	4b171900 	blmi	5c6408 <uart_disable+0x5c623c>
 538:	01000002 	tsteq	r0, r2
 53c:	00200d2e 	eoreq	r0, r0, lr, lsr #26
 540:	00200000 	eoreq	r0, r0, r0
 544:	9c010000 	stcls	0, cr0, [r1], {-0}
 548:	00000599 	muleq	r0, r9, r5
 54c:	00005a18 	andeq	r5, r0, r8, lsl sl
 550:	242e0100 	strtcs	r0, [lr], #-256	; 0xffffff00
 554:	0000052f 	andeq	r0, r0, pc, lsr #10
 558:	0000007f 	andeq	r0, r0, pc, ror r0
 55c:	0000007b 	andeq	r0, r0, fp, ror r0
 560:	6c617613 	stclvs	6, cr7, [r1], #-76	; 0xffffffb4
 564:	332e0100 			; <UNDEFINED> instruction: 0x332e0100
 568:	0000002c 	andeq	r0, r0, ip, lsr #32
 56c:	000000a1 	andeq	r0, r0, r1, lsr #1
 570:	0000009d 	muleq	r0, sp, r0
 574:	00003014 	andeq	r3, r0, r4, lsl r0
 578:	0005a500 	andeq	sl, r5, r0, lsl #10
 57c:	00058800 	andeq	r8, r5, r0, lsl #16
 580:	50011200 	andpl	r1, r1, r0, lsl #4
 584:	00007402 	andeq	r7, r0, r2, lsl #8
 588:	00003c11 	andeq	r3, r0, r1, lsl ip
 58c:	0005b100 	andeq	fp, r5, r0, lsl #2
 590:	50011200 	andpl	r1, r1, r0, lsl #4
 594:	00007402 	andeq	r7, r0, r2, lsl #8
 598:	001c1a00 	andseq	r1, ip, r0, lsl #20
 59c:	001c0000 	andseq	r0, ip, r0
 5a0:	6d030000 	stcvs	0, cr0, [r3, #-0]
 5a4:	02c11a06 	sbceq	r1, r1, #24576	; 0x6000
 5a8:	02c10000 	sbceq	r0, r1, #0, 0
 5ac:	79030000 	stmdbvc	r3, {}	; <UNPREDICTABLE>
 5b0:	011d1a0a 	tsteq	sp, sl, lsl #20
 5b4:	011d0000 	tsteq	sp, r0
 5b8:	75030000 	strvc	r0, [r3, #-0]
 5bc:	02af1a06 	adceq	r1, pc, #24576	; 0x6000
 5c0:	02af0000 	adceq	r0, pc, #0, 0
 5c4:	19040000 	stmdbne	r4, {}	; <UNPREDICTABLE>
 5c8:	Address 0x00000000000005c8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <uart_disable+0x2bfee0>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00350400 	eorseq	r0, r5, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <uart_disable+0x2ce6a8>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <uart_disable+0xf8028c>
  44:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  48:	0b3b0b3a 	bleq	ec2d38 <uart_disable+0xec2b6c>
  4c:	13010b39 	movwne	r0, #6969	; 0x1b39
  50:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
  60:	0b3a0b0b 	bleq	e82c94 <uart_disable+0xe82ac8>
  64:	0b390b3b 	bleq	e42d58 <uart_disable+0xe42b8c>
  68:	00001301 	andeq	r1, r0, r1, lsl #6
  6c:	03000d09 	movweq	r0, #3337	; 0xd09
  70:	3b0b3a08 	blcc	2ce898 <uart_disable+0x2ce6cc>
  74:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  78:	000b3813 	andeq	r3, fp, r3, lsl r8
  7c:	000d0a00 	andeq	r0, sp, r0, lsl #20
  80:	0b3a0e03 	bleq	e83894 <uart_disable+0xe836c8>
  84:	0b390b3b 	bleq	e42d78 <uart_disable+0xe42bac>
  88:	0b381349 	bleq	e04db4 <uart_disable+0xe04be8>
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	3a0e0300 	bcc	380c98 <uart_disable+0x380acc>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  9c:	0c000006 	stceq	0, cr0, [r0], {6}
  a0:	0b0b000f 	bleq	2c00e4 <uart_disable+0x2bff18>
  a4:	00001349 	andeq	r1, r0, r9, asr #6
  a8:	4900260d 	stmdbmi	r0, {r0, r2, r3, r9, sl, sp}
  ac:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  b0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b4:	0b3a0e03 	bleq	e838c8 <uart_disable+0xe836fc>
  b8:	0b390b3b 	bleq	e42dac <uart_disable+0xe42be0>
  bc:	01111927 	tsteq	r1, r7, lsr #18
  c0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  c4:	01194297 			; <UNDEFINED> instruction: 0x01194297
  c8:	0f000013 	svceq	0x00000013
  cc:	00018289 	andeq	r8, r1, r9, lsl #5
  d0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  d4:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
  d8:	03193f01 	tsteq	r9, #1, 30
  dc:	3b0b3a0e 	blcc	2ce91c <uart_disable+0x2ce750>
  e0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  e4:	11134919 	tstne	r3, r9, lsl r9
  e8:	40061201 	andmi	r1, r6, r1, lsl #4
  ec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  f0:	00001301 	andeq	r1, r0, r1, lsl #6
  f4:	01828911 	orreq	r8, r2, r1, lsl r9
  f8:	31011101 	tstcc	r1, r1, lsl #2
  fc:	12000013 	andne	r0, r0, #19, 0
 100:	0001828a 	andeq	r8, r1, sl, lsl #5
 104:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 108:	13000018 	movwne	r0, #24
 10c:	08030005 	stmdaeq	r3, {r0, r2}
 110:	0b3b0b3a 	bleq	ec2e00 <uart_disable+0xec2c34>
 114:	13490b39 	movtne	r0, #39737	; 0x9b39
 118:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 11c:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
 120:	01018289 	smlabbeq	r1, r9, r2, r8
 124:	13310111 	teqne	r1, #1073741828	; 0x40000004
 128:	00001301 	andeq	r1, r0, r1, lsl #6
 12c:	03003415 	movweq	r3, #1045	; 0x415
 130:	3b0b3a08 	blcc	2ce958 <uart_disable+0x2ce78c>
 134:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 138:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 13c:	00001742 	andeq	r1, r0, r2, asr #14
 140:	03003416 	movweq	r3, #1046	; 0x416
 144:	3b0b3a0e 	blcc	2ce984 <uart_disable+0x2ce7b8>
 148:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 14c:	00051c13 	andeq	r1, r5, r3, lsl ip
 150:	012e1700 			; <UNDEFINED> instruction: 0x012e1700
 154:	0b3a0e03 	bleq	e83968 <uart_disable+0xe8379c>
 158:	0b390b3b 	bleq	e42e4c <uart_disable+0xe42c80>
 15c:	01111927 	tsteq	r1, r7, lsr #18
 160:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 164:	01194297 			; <UNDEFINED> instruction: 0x01194297
 168:	18000013 	stmdane	r0, {r0, r1, r4}
 16c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 170:	0b3b0b3a 	bleq	ec2e60 <uart_disable+0xec2c94>
 174:	13490b39 	movtne	r0, #39737	; 0x9b39
 178:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 17c:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
 180:	00000035 	andeq	r0, r0, r5, lsr r0
 184:	3f002e1a 	svccc	0x00002e1a
 188:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 18c:	3a0e030e 	bcc	380dcc <uart_disable+0x380c00>
 190:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 194:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000158 	andeq	r0, r0, r8, asr r1
   8:	00000163 	andeq	r0, r0, r3, ror #2
   c:	63500001 	cmpvs	r0, #1, 0
  10:	88000001 	stmdahi	r0, {r0}
  14:	01000001 	tsteq	r0, r1
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  24:	00000148 	andeq	r0, r0, r8, asr #2
  28:	00000158 	andeq	r0, r0, r8, asr r1
  2c:	00540001 	subseq	r0, r4, r1
	...
  3c:	0f000000 	svceq	0x00000000
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	000f5000 	andeq	r5, pc, r0
  48:	00200000 	eoreq	r0, r0, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000054 	andeq	r0, r0, r4, asr r0
	...
  60:	00000f00 	andeq	r0, r0, r0, lsl #30
  64:	51000100 	mrspl	r0, (UNDEF: 16)
  68:	0000000f 	andeq	r0, r0, pc
  6c:	00000020 	andeq	r0, r0, r0, lsr #32
  70:	00550001 	subseq	r0, r5, r1
	...
  7c:	20000000 	andcs	r0, r0, r0
  80:	2f000000 	svccs	0x00000000
  84:	01000000 	mrseq	r0, (UNDEF: 0)
  88:	002f5000 	eoreq	r5, pc, r0
  8c:	00400000 	subeq	r0, r0, r0
  90:	00010000 	andeq	r0, r1, r0
  94:	00000054 	andeq	r0, r0, r4, asr r0
	...
  a0:	00002000 	andeq	r2, r0, r0
  a4:	00002f00 	andeq	r2, r0, r0, lsl #30
  a8:	51000100 	mrspl	r0, (UNDEF: 16)
  ac:	0000002f 	andeq	r0, r0, pc, lsr #32
  b0:	00000040 	andeq	r0, r0, r0, asr #32
  b4:	00550001 	subseq	r0, r5, r1
  b8:	00000000 	andeq	r0, r0, r0
  bc:	Address 0x00000000000000bc is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000204 	andeq	r0, r0, r4, lsl #4
   4:	00c80003 	sbceq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7733322d 	ldrvc	r3, [r3, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffeb <uart_disable+0xfffffe1f>
  4c:	732f7273 			; <UNDEFINED> instruction: 0x732f7273
  50:	65726168 	ldrbvs	r6, [r2, #-360]!	; 0xfffffe98
  54:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  58:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  5c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  60:	61652d65 	cmnvs	r5, r5, ror #26
  64:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  68:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  6c:	31323032 	teqcc	r2, r2, lsr r0
  70:	2f30312e 	svccs	0x0030312e
  74:	2f62696c 	svccs	0x0062696c
  78:	2f636367 	svccs	0x00636367
  7c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  80:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  84:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  88:	30312f69 	eorscc	r2, r1, r9, ror #30
  8c:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
  90:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  94:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  98:	61750000 	cmnvs	r5, r0
  9c:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  a0:	00000000 	andeq	r0, r0, r0
  a4:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  a8:	0100682e 	tsteq	r0, lr, lsr #16
  ac:	70720000 	rsbsvc	r0, r2, r0
  b0:	00682e69 	rsbeq	r2, r8, r9, ror #28
  b4:	67000001 	strvs	r0, [r0, -r1]
  b8:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
  bc:	00010068 	andeq	r0, r1, r8, rrx
  c0:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  c4:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  c8:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  cc:	00020068 	andeq	r0, r2, r8, rrx
  d0:	39050000 	stmdbcc	r5, {}	; <UNPREDICTABLE>
  d4:	00020500 	andeq	r0, r2, r0, lsl #10
  d8:	03000000 	movweq	r0, #0
  dc:	01060130 	tsteq	r6, r0, lsr r1
  e0:	67060505 	strvs	r0, [r6, -r5, lsl #10]
  e4:	01061105 	tsteq	r6, r5, lsl #2
  e8:	052e0505 	streq	r0, [lr, #-1285]!	; 0xfffffafb
  ec:	38056701 	stmdacc	r5, {r0, r8, r9, sl, sp, lr}
  f0:	01062906 	tsteq	r6, r6, lsl #18
  f4:	67060505 	strvs	r0, [r6, -r5, lsl #10]
  f8:	01061105 	tsteq	r6, r5, lsl #2
  fc:	052e0505 	streq	r0, [lr, #-1285]!	; 0xfffffafb
 100:	16056701 	strne	r6, [r5], -r1, lsl #14
 104:	2e150306 	cdpcs	3, 1, cr0, cr5, cr6, {0}
 108:	67350505 	ldrvs	r0, [r5, -r5, lsl #10]!
 10c:	03683568 	cmneq	r8, #104, 10	; 0x1a000000
 110:	6b852e0c 	blvs	fe14b948 <uart_disable+0xfe14b77c>
 114:	0c036969 			; <UNDEFINED> instruction: 0x0c036969
 118:	676b1366 	strbvs	r1, [fp, -r6, ror #6]!
 11c:	2f060105 	svccs	0x00060105
 120:	08061905 	stmdaeq	r6, {r0, r2, r8, fp, ip}
 124:	34050525 	strcc	r0, [r5], #-1317	; 0xfffffadb
 128:	01060d05 	tsteq	r6, r5, lsl #26
 12c:	054c0105 	strbeq	r0, [ip, #-261]	; 0xfffffefb
 130:	05670619 	strbeq	r0, [r7, #-1561]!	; 0xfffff9e7
 134:	0d053605 	stceq	6, cr3, [r5, #-20]	; 0xffffffec
 138:	28050106 	stmdacs	r5, {r1, r2, r8}
 13c:	3001054a 	andcc	r0, r1, sl, asr #10
 140:	87061505 	strhi	r1, [r6, -r5, lsl #10]
 144:	2f2f0505 	svccs	0x002f0505
 148:	02000905 	andeq	r0, r0, #81920	; 0x14000
 14c:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
 150:	0402000a 	streq	r0, [r2], #-10
 154:	0c051101 	stfeqs	f1, [r5], {1}
 158:	01040200 	mrseq	r0, R12_usr
 15c:	0a050106 	beq	14057c <uart_disable+0x1403b0>
 160:	01040200 	mrseq	r0, R12_usr
 164:	0605052e 	streq	r0, [r5], -lr, lsr #10
 168:	060e054c 	streq	r0, [lr], -ip, asr #10
 16c:	4a090501 	bmi	241578 <uart_disable+0x2413ac>
 170:	2f060505 	svccs	0x00060505
 174:	0601052f 	streq	r0, [r1], -pc, lsr #10
 178:	061c0513 			; <UNDEFINED> instruction: 0x061c0513
 17c:	05010667 	streq	r0, [r1, #-1639]	; 0xfffff999
 180:	2f4b0605 	svccs	0x004b0605
 184:	02000905 	andeq	r0, r0, #81920	; 0x14000
 188:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
 18c:	0402000a 	streq	r0, [r2], #-10
 190:	0c051101 	stfeqs	f1, [r5], {1}
 194:	01040200 	mrseq	r0, R12_usr
 198:	0a050106 	beq	1405b8 <uart_disable+0x1403ec>
 19c:	01040200 	mrseq	r0, R12_usr
 1a0:	0605052e 	streq	r0, [r5], -lr, lsr #10
 1a4:	0105674c 	tsteq	r5, ip, asr #14
 1a8:	19052f06 	stmdbne	r5, {r1, r2, r8, r9, sl, fp, sp}
 1ac:	1b054c06 	blne	1531cc <uart_disable+0x153000>
 1b0:	2e2a052e 	cfsh64cs	mvdx0, mvdx10, #30
 1b4:	01063105 	tsteq	r6, r5, lsl #2
 1b8:	052e4205 	streq	r4, [lr, #-517]!	; 0xfffffdfb
 1bc:	0531061c 	ldreq	r0, [r1, #-1564]!	; 0xfffff9e4
 1c0:	09032f05 	stmdbeq	r3, {r0, r2, r8, r9, sl, fp, sp}
 1c4:	060e052e 	streq	r0, [lr], -lr, lsr #10
 1c8:	4a210501 	bmi	8415d4 <uart_disable+0x841408>
 1cc:	0a030105 	beq	c05e8 <uart_disable+0xc041c>
 1d0:	061a052e 	ldreq	r0, [sl], -lr, lsr #10
 1d4:	00090568 	andeq	r0, r9, r8, ror #10
 1d8:	30010402 	andcc	r0, r1, r2, lsl #8
 1dc:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 1e0:	05110104 	ldreq	r0, [r1, #-260]	; 0xfffffefc
 1e4:	0402000c 	streq	r0, [r2], #-12
 1e8:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 1ec:	0402000a 	streq	r0, [r2], #-10
 1f0:	19052e01 	stmdbne	r5, {r0, r9, sl, fp, sp}
 1f4:	7ee80306 	cdpvc	3, 14, cr0, cr8, cr6, {0}
 1f8:	2f050566 	svccs	0x00050566
 1fc:	05672f2f 	strbeq	r2, [r7, #-3887]!	; 0xfffff0d1
 200:	022f0601 	eoreq	r0, pc, #1048576	; 0x100000
 204:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	64756162 	ldrbtvs	r6, [r5], #-354	; 0xfffffe9e
   4:	6c61765f 	stclvs	6, cr7, [r1], #-380	; 0xfffffe84
   8:	61747300 	cmnvs	r4, r0, lsl #6
   c:	61750074 	cmnvs	r5, r4, ror r0
  10:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
  14:	675f6e61 	ldrbvs	r6, [pc, -r1, ror #28]
  18:	00637465 	rsbeq	r7, r3, r5, ror #8
  1c:	5f766564 	svcpl	0x00766564
  20:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
  24:	00726569 	rsbseq	r6, r2, r9, ror #10
  28:	4f495047 	svcmi	0x00495047
  2c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  30:	554f5f43 	strbpl	r5, [pc, #-3907]	; fffff0f5 <uart_disable+0xffffef29>
  34:	54555054 	ldrbpl	r5, [r5], #-84	; 0xffffffac
  38:	78756100 	ldmdavc	r5!, {r8, sp, lr}^
  3c:	7265705f 	rsbvc	r7, r5, #95, 0	; 0x5f
  40:	73687069 	cmnvc	r8, #105, 0	; 0x69
  44:	72617500 	rsbvc	r7, r1, #0, 10
  48:	00632e74 	rsbeq	r2, r3, r4, ror lr
  4c:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  50:	6e61635f 	mcrvs	3, 3, r6, cr1, cr15, {2}
  54:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  58:	64610063 	strbtvs	r0, [r1], #-99	; 0xffffff9d
  5c:	75007264 	strvc	r7, [r0, #-612]	; 0xfffffd9c
  60:	5f747261 	svcpl	0x00747261
  64:	695f7874 	ldmdbvs	pc, {r2, r4, r5, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
  68:	6d655f73 	stclvs	15, cr5, [r5, #-460]!	; 0xfffffe34
  6c:	00797470 	rsbseq	r7, r9, r0, ror r4
  70:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  74:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
  78:	50470074 	subpl	r0, r7, r4, ror r0
  7c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  80:	5f434e55 	svcpl	0x00434e55
  84:	30544c41 	subscc	r4, r4, r1, asr #24
  88:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  8c:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  90:	415f434e 	cmpmi	pc, lr, asr #6
  94:	0031544c 	eorseq	r5, r1, ip, asr #8
  98:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffffe4 <uart_disable+0xfffffe18>
  9c:	6e652f65 	cdpvs	15, 6, cr2, cr5, cr5, {3}
  a0:	72656c67 	rsbvc	r6, r5, #26368	; 0x6700
  a4:	616c632f 	cmnvs	ip, pc, lsr #6
  a8:	632f7373 			; <UNDEFINED> instruction: 0x632f7373
  ac:	30343173 	eorscc	r3, r4, r3, ror r1
  b0:	33322d65 	teqcc	r2, #6464	; 0x1940
  b4:	2f6e6977 	svccs	0x006e6977
  b8:	7062696c 	rsbvc	r6, r2, ip, ror #18
  bc:	74732f69 	ldrbtvc	r2, [r3], #-3945	; 0xfffff097
  c0:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  c4:	76697270 			; <UNDEFINED> instruction: 0x76697270
  c8:	00657461 	rsbeq	r7, r5, r1, ror #8
  cc:	4f495047 	svcmi	0x00495047
  d0:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  d4:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  d8:	75003354 	strvc	r3, [r0, #-852]	; 0xfffffcac
  dc:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  e0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  e4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  e8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  ec:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  f0:	415f434e 	cmpmi	pc, lr, asr #6
  f4:	0035544c 	eorseq	r5, r5, ip, asr #8
  f8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  fc:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 100:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 104:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 108:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 10c:	2074726f 	rsbscs	r7, r4, pc, ror #4
 110:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 114:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 118:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 11c:	74757000 	ldrbtvc	r7, [r5], #-0
 120:	62003233 	andvs	r3, r0, #805306371	; 0x30000003
 124:	00647561 	rsbeq	r7, r4, r1, ror #10
 128:	5f787561 	svcpl	0x00787561
 12c:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 130:	0073656c 	rsbseq	r6, r3, ip, ror #10
 134:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 138:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 13c:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
 140:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 144:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 148:	4700746e 	strmi	r7, [r0, -lr, ror #8]
 14c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 150:	31203939 			; <UNDEFINED> instruction: 0x31203939
 154:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
 158:	30322031 	eorscc	r2, r2, r1, lsr r0
 15c:	38303132 	ldmdacc	r0!, {r1, r4, r5, r8, ip, sp}
 160:	28203432 	stmdacs	r0!, {r1, r4, r5, sl, ip, sp}
 164:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 168:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 16c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 170:	613d7570 	teqvs	sp, r0, ror r5
 174:	31316d72 	teqcc	r1, r2, ror sp
 178:	7a6a3637 	bvc	1a8da5c <uart_disable+0x1a8d890>
 17c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 180:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 184:	613d656e 	teqvs	sp, lr, ror #10
 188:	31316d72 	teqcc	r1, r2, ror sp
 18c:	7a6a3637 	bvc	1a8da70 <uart_disable+0x1a8d8a4>
 190:	20732d66 	rsbscs	r2, r3, r6, ror #26
 194:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 198:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 19c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 1a0:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 1a4:	616d2d20 	cmnvs	sp, r0, lsr #26
 1a8:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1ac:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1b0:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1b4:	6b36766d 	blvs	d9db70 <uart_disable+0xd9d9a4>
 1b8:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1bc:	20626467 	rsbcs	r6, r2, r7, ror #8
 1c0:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1c4:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1c8:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1cc:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1d0:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1d4:	61747365 	cmnvs	r4, r5, ror #6
 1d8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1dc:	6f6c0067 	svcvs	0x006c0067
 1e0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1e4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1e8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1ec:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1f0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1f4:	746e6300 	strbtvc	r6, [lr], #-768	; 0xfffffd00
 1f8:	6175006c 	cmnvs	r5, ip, rrx
 1fc:	645f7472 	ldrbvs	r7, [pc], #-1138	; 204 <.debug_str+0x204>
 200:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 204:	7500656c 	strvc	r6, [r0, #-1388]	; 0xfffffa94
 208:	5f747261 	svcpl	0x00747261
 20c:	5f736168 	svcpl	0x00736168
 210:	61746164 	cmnvs	r4, r4, ror #2
 214:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 218:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
 21c:	415f434e 	cmpmi	pc, lr, asr #6
 220:	0032544c 	eorseq	r5, r2, ip, asr #8
 224:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 228:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 22c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 230:	50470074 	subpl	r0, r7, r4, ror r0
 234:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 238:	5f434e55 	svcpl	0x00434e55
 23c:	34544c41 	ldrbcc	r4, [r4], #-3137	; 0xfffff3bf
 240:	6f687300 	svcvs	0x00687300
 244:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 248:	6f00746e 	svcvs	0x0000746e
 24c:	6e695f72 	mcrvs	15, 3, r5, cr9, cr2, {3}
 250:	73003233 	movwvc	r3, #563	; 0x233
 254:	74617263 	strbtvc	r7, [r1], #-611	; 0xfffffd9d
 258:	75006863 	strvc	r6, [r0, #-2147]	; 0xfffff79d
 25c:	00747261 	rsbseq	r7, r4, r1, ror #4
 260:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 264:	745f3233 	ldrbvc	r3, [pc], #-563	; 26c <.debug_str+0x26c>
 268:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 26c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 270:	61750074 	cmnvs	r5, r4, ror r0
 274:	665f7472 			; <UNDEFINED> instruction: 0x665f7472
 278:	6873756c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^
 27c:	0078745f 	rsbseq	r7, r8, pc, asr r4
 280:	5f646e61 	svcpl	0x00646e61
 284:	32336e69 	eorscc	r6, r3, #1680	; 0x690
 288:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 28c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 290:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 294:	72617500 	rsbvc	r7, r1, #0, 10
 298:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
 29c:	47006374 	smlsdxmi	r0, r4, r3, r6
 2a0:	5f4f4950 	svcpl	0x004f4950
 2a4:	434e5546 	movtmi	r5, #58694	; 0xe546
 2a8:	504e495f 	subpl	r4, lr, pc, asr r9
 2ac:	67005455 	smlsdvs	r0, r5, r4, r5
 2b0:	5f6f6970 	svcpl	0x006f6970
 2b4:	5f746573 	svcpl	0x00746573
 2b8:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 2bc:	6e6f6974 			; <UNDEFINED> instruction: 0x6e6f6974
 2c0:	74656700 	strbtvc	r6, [r5], #-1792	; 0xfffff900
 2c4:	Address 0x00000000000002c4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <uart_disable+0xfffffd04>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  40:	86038504 	strhi	r8, [r3], -r4, lsl #10
  44:	00018e02 	andeq	r8, r1, r2, lsl #28
  48:	00000014 	andeq	r0, r0, r4, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000040 	andeq	r0, r0, r0, asr #32
  54:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  58:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  6c:	00000018 	andeq	r0, r0, r8, lsl r0
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	00000014 	andeq	r0, r0, r4, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000108 	andeq	r0, r0, r8, lsl #2
  84:	00000020 	andeq	r0, r0, r0, lsr #32
  88:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  8c:	00018e02 	andeq	r8, r1, r2, lsl #28
  90:	00000014 	andeq	r0, r0, r4, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	00000128 	andeq	r0, r0, r8, lsr #2
  9c:	00000030 	andeq	r0, r0, r0, lsr r0
  a0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a4:	00018e02 	andeq	r8, r1, r2, lsl #28
  a8:	00000014 	andeq	r0, r0, r4, lsl r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	00000158 	andeq	r0, r0, r8, asr r1
  b4:	00000030 	andeq	r0, r0, r0, lsr r0
  b8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  bc:	00018e02 	andeq	r8, r1, r2, lsl #28
  c0:	00000014 	andeq	r0, r0, r4, lsl r0
  c4:	00000000 	andeq	r0, r0, r0
  c8:	00000188 	andeq	r0, r0, r8, lsl #3
  cc:	00000010 	andeq	r0, r0, r0, lsl r0
  d0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  d4:	00018e02 	andeq	r8, r1, r2, lsl #28
  d8:	00000014 	andeq	r0, r0, r4, lsl r0
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000198 	muleq	r0, r8, r1
  e4:	00000020 	andeq	r0, r0, r0, lsr #32
  e8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  ec:	00018e02 	andeq	r8, r1, r2, lsl #28
  f0:	00000014 	andeq	r0, r0, r4, lsl r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  fc:	00000014 	andeq	r0, r0, r4, lsl r0
 100:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 104:	00018e02 	andeq	r8, r1, r2, lsl #28
 108:	00000014 	andeq	r0, r0, r4, lsl r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	000001cc 	andeq	r0, r0, ip, asr #3
 114:	00000024 	andeq	r0, r0, r4, lsr #32
 118:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 11c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_disable+0x12cd660>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_disable+0x46264>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


gpio-pud.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_pud>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e24dd008 	sub	sp, sp, #8, 0
   8:	e350001f 	cmp	r0, #31, 0
   c:	8a000007 	bhi	30 <gpio_set_pud+0x30>
  10:	e1a05000 	mov	r5, r0
  14:	e1a04001 	mov	r4, r1
  18:	e3510003 	cmp	r1, #3, 0
  1c:	8a00000b 	bhi	50 <gpio_set_pud+0x50>
  20:	e3510002 	cmp	r1, #2, 0
  24:	9a000011 	bls	70 <gpio_set_pud+0x70>
  28:	e28dd008 	add	sp, sp, #8, 0
  2c:	e8bd8070 	pop	{r4, r5, r6, pc}
  30:	e59f30a0 	ldr	r3, [pc, #160]	; d8 <gpio_set_pud+0xd8>
  34:	e58d3000 	str	r3, [sp]
  38:	e3a03012 	mov	r3, #18, 0
  3c:	e59f2098 	ldr	r2, [pc, #152]	; dc <gpio_set_pud+0xdc>
  40:	e59f1098 	ldr	r1, [pc, #152]	; e0 <gpio_set_pud+0xe0>
  44:	e59f0098 	ldr	r0, [pc, #152]	; e4 <gpio_set_pud+0xe4>
  48:	ebfffffe 	bl	0 <printk>
  4c:	ebfffffe 	bl	0 <clean_reboot>
  50:	e59f3090 	ldr	r3, [pc, #144]	; e8 <gpio_set_pud+0xe8>
  54:	e58d3000 	str	r3, [sp]
  58:	e3a03013 	mov	r3, #19, 0
  5c:	e59f2078 	ldr	r2, [pc, #120]	; dc <gpio_set_pud+0xdc>
  60:	e59f1078 	ldr	r1, [pc, #120]	; e0 <gpio_set_pud+0xe0>
  64:	e59f0080 	ldr	r0, [pc, #128]	; ec <gpio_set_pud+0xec>
  68:	ebfffffe 	bl	0 <printk>
  6c:	ebfffffe 	bl	0 <clean_reboot>
  70:	ebfffffe 	bl	0 <dev_barrier>
  74:	e59f6074 	ldr	r6, [pc, #116]	; f0 <gpio_set_pud+0xf0>
  78:	e1a01004 	mov	r1, r4
  7c:	e1a00006 	mov	r0, r6
  80:	ebfffffe 	bl	0 <PUT32>
  84:	e3a00096 	mov	r0, #150, 0	; 0x96
  88:	ebfffffe 	bl	0 <delay_us>
  8c:	e59f4060 	ldr	r4, [pc, #96]	; f4 <gpio_set_pud+0xf4>
  90:	e3a01001 	mov	r1, #1, 0
  94:	e1a01511 	lsl	r1, r1, r5
  98:	e1a00004 	mov	r0, r4
  9c:	ebfffffe 	bl	0 <PUT32>
  a0:	e3a00096 	mov	r0, #150, 0	; 0x96
  a4:	ebfffffe 	bl	0 <delay_us>
  a8:	e3a01000 	mov	r1, #0, 0
  ac:	e1a00006 	mov	r0, r6
  b0:	ebfffffe 	bl	0 <PUT32>
  b4:	e3a00096 	mov	r0, #150, 0	; 0x96
  b8:	ebfffffe 	bl	0 <delay_us>
  bc:	e3a01000 	mov	r1, #0, 0
  c0:	e1a00004 	mov	r0, r4
  c4:	ebfffffe 	bl	0 <PUT32>
  c8:	e3a00096 	mov	r0, #150, 0	; 0x96
  cc:	ebfffffe 	bl	0 <delay_us>
  d0:	ebfffffe 	bl	0 <dev_barrier>
  d4:	eaffffd3 	b	28 <gpio_set_pud+0x28>
  d8:	00000038 	andeq	r0, r0, r8, lsr r0
	...
  e4:	0000000c 	andeq	r0, r0, ip
  e8:	00000070 	andeq	r0, r0, r0, ror r0
  ec:	00000044 	andeq	r0, r0, r4, asr #32
  f0:	20200094 	mlacs	r0, r4, r0, r0
  f4:	20200098 	mlacs	r0, r8, r0, r0

000000f8 <gpio_set_pullup>:
  f8:	e92d4010 	push	{r4, lr}
  fc:	e3a01002 	mov	r1, #2, 0
 100:	ebfffffe 	bl	0 <gpio_set_pud>
 104:	e8bd8010 	pop	{r4, pc}

00000108 <gpio_set_pulldown>:
 108:	e92d4010 	push	{r4, lr}
 10c:	e3a01001 	mov	r1, #1, 0
 110:	ebfffffe 	bl	0 <gpio_set_pud>
 114:	e8bd8010 	pop	{r4, pc}

00000118 <gpio_pud_off>:
 118:	e92d4010 	push	{r4, lr}
 11c:	e3a01000 	mov	r1, #0, 0
 120:	ebfffffe 	bl	0 <gpio_set_pud>
 124:	e8bd8010 	pop	{r4, pc}

00000128 <gpio_get_pud>:
 128:	e92d4010 	push	{r4, lr}
 12c:	e59f0008 	ldr	r0, [pc, #8]	; 13c <gpio_get_pud+0x14>
 130:	ebfffffe 	bl	0 <GET32>
 134:	e2000003 	and	r0, r0, #3, 0
 138:	e8bd8010 	pop	{r4, pc}
 13c:	20200094 	mlacs	r0, r4, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	6475702d 	ldrbtvs	r7, [r5], #-45	; 0xffffffd3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	4f525245 	svcmi	0x00525245
  10:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  14:	3a73253a 	bcc	1cc9504 <gpio_get_pud+0x1cc93dc>
  18:	203a6425 	eorscs	r6, sl, r5, lsr #8
  1c:	534c4146 	movtpl	r4, #49478	; 0xc146
  20:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  24:	3a293e73 	bcc	a4f9f8 <gpio_get_pud+0xa4f8d0>
  28:	6e697020 	cdpvs	0, 6, cr7, cr9, cr0, {1}
  2c:	6f6f7420 	svcvs	0x006f7420
  30:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  34:	000a6567 	andeq	r6, sl, r7, ror #10
  38:	206e6970 	rsbcs	r6, lr, r0, ror r9
  3c:	3233203c 	eorscc	r2, r3, #60, 0	; 0x3c
  40:	00000000 	andeq	r0, r0, r0
  44:	4f525245 	svcmi	0x00525245
  48:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  4c:	3a73253a 	bcc	1cc953c <gpio_get_pud+0x1cc9414>
  50:	203a6425 	eorscs	r6, sl, r5, lsr #8
  54:	534c4146 	movtpl	r4, #49478	; 0xc146
  58:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  5c:	3a293e73 	bcc	a4fa30 <gpio_get_pud+0xa4f908>
  60:	64757020 	ldrbtvs	r7, [r5], #-32	; 0xffffffe0
  64:	6f6f7420 	svcvs	0x006f7420
  68:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  6c:	000a6567 	andeq	r6, sl, r7, ror #10
  70:	20647570 	rsbcs	r7, r4, r0, ror r5
  74:	0034203c 	eorseq	r2, r4, ip, lsr r0

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	6f697067 	svcvs	0x00697067
   4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
   8:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000388 	andeq	r0, r0, r8, lsl #7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000bc 	strheq	r0, [r0], -ip
  10:	0001660c 	andeq	r6, r1, ip, lsl #12
  14:	00001f00 	andeq	r1, r0, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00014000 	andeq	r4, r1, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	af070403 	svcge	0x00070403
  30:	03000000 	movweq	r0, #0
  34:	01e40601 	mvneq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001c405 	andeq	ip, r1, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001db 	ldrdeq	r0, [r0], -fp
  48:	b1050803 	tstlt	r5, r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	00530801 	subseq	r0, r3, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00007d07 	andeq	r7, r0, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000006b 	andeq	r0, r0, fp, rrx
  64:	4f070803 	svcmi	0x00070803
  68:	04000001 	streq	r0, [r0], #-1
  6c:	0000018b 	andeq	r0, r0, fp, lsl #3
  70:	2c110501 	cfldr32cs	mvfx0, [r1], {1}
  74:	04000000 	streq	r0, [r0], #-0
  78:	00000061 	andeq	r0, r0, r1, rrx
  7c:	2c110601 	ldccs	6, cr0, [r1], {1}
  80:	05000000 	streq	r0, [r0, #-0]
  84:	00000171 	andeq	r0, r0, r1, ror r1
  88:	25053801 	strcs	r3, [r5, #-2049]	; 0xfffff7ff
  8c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  90:	18000001 	stmdane	r0, {r0}
  94:	01000000 	mrseq	r0, (UNDEF: 0)
  98:	0000c59c 	muleq	r0, ip, r5
  9c:	69700600 	ldmdbvs	r0!, {r9, sl}^
  a0:	3801006e 	stmdacc	r1, {r1, r2, r3, r5, r6}
  a4:	00002c1b 	andeq	r2, r0, fp, lsl ip
  a8:	00000400 	andeq	r0, r0, r0, lsl #8
  ac:	00000000 	andeq	r0, r0, r0
  b0:	01340700 	teqeq	r4, r0, lsl #14
  b4:	03430000 	movteq	r0, #12288	; 0x3000
  b8:	01080000 	mrseq	r0, (UNDEF: 8)
  bc:	940c0550 	strls	r0, [ip], #-1360	; 0xfffffab0
  c0:	00202000 	eoreq	r2, r0, r0
  c4:	000c0900 	andeq	r0, ip, r0, lsl #18
  c8:	36010000 	strcc	r0, [r1], -r0
  cc:	00011806 	andeq	r1, r1, r6, lsl #16
  d0:	00001000 	andeq	r1, r0, r0
  d4:	069c0100 	ldreq	r0, [ip], r0, lsl #2
  d8:	06000001 	streq	r0, [r0], -r1
  dc:	006e6970 	rsbeq	r6, lr, r0, ror r9
  e0:	2c1c3601 	ldccs	6, cr3, [ip], {1}
  e4:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
  e8:	25000000 	strcs	r0, [r0, #-0]
  ec:	07000000 	streq	r0, [r0, -r0]
  f0:	00000124 	andeq	r0, r0, r4, lsr #2
  f4:	00000188 	andeq	r0, r0, r8, lsl #3
  f8:	03500108 	cmpeq	r0, #2
  fc:	085001f3 	ldmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
 100:	30015101 	andcc	r5, r1, r1, lsl #2
 104:	90090000 	andls	r0, r9, r0
 108:	01000000 	mrseq	r0, (UNDEF: 0)
 10c:	01080635 	tsteq	r8, r5, lsr r6
 110:	00100000 	andseq	r0, r0, r0
 114:	9c010000 	stcls	0, cr0, [r1], {-0}
 118:	00000147 	andeq	r0, r0, r7, asr #2
 11c:	6e697006 	cdpvs	0, 6, cr7, cr9, cr6, {0}
 120:	21350100 	teqcs	r5, r0, lsl #2
 124:	0000002c 	andeq	r0, r0, ip, lsr #32
 128:	0000004e 	andeq	r0, r0, lr, asr #32
 12c:	0000004a 	andeq	r0, r0, sl, asr #32
 130:	00011407 	andeq	r1, r1, r7, lsl #8
 134:	00018800 	andeq	r8, r1, r0, lsl #16
 138:	50010800 	andpl	r0, r1, r0, lsl #16
 13c:	5001f303 	andpl	pc, r1, r3, lsl #6
 140:	01510108 	cmpeq	r1, r8, lsl #2
 144:	09000031 	stmdbeq	r0, {r0, r4, r5}
 148:	00000194 	muleq	r0, r4, r1
 14c:	f8063401 			; <UNDEFINED> instruction: 0xf8063401
 150:	10000000 	andne	r0, r0, r0
 154:	01000000 	mrseq	r0, (UNDEF: 0)
 158:	0001889c 	muleq	r1, ip, r8
 15c:	69700600 	ldmdbvs	r0!, {r9, sl}^
 160:	3401006e 	strcc	r0, [r1], #-110	; 0xffffff92
 164:	00002c1f 	andeq	r2, r0, pc, lsl ip
 168:	00007300 	andeq	r7, r0, r0, lsl #6
 16c:	00006f00 	andeq	r6, r0, r0, lsl #30
 170:	01040700 	tsteq	r4, r0, lsl #14
 174:	01880000 	orreq	r0, r8, r0
 178:	01080000 	mrseq	r0, (UNDEF: 8)
 17c:	01f30350 	mvnseq	r0, r0, asr r3
 180:	51010850 	tstpl	r1, r0, asr r8
 184:	00003201 	andeq	r3, r0, r1, lsl #4
 188:	00017e09 	andeq	r7, r1, r9, lsl #28
 18c:	06110100 	ldreq	r0, [r1], -r0, lsl #2
 190:	00000000 	andeq	r0, r0, r0
 194:	000000f8 	strdeq	r0, [r0], -r8
 198:	03229c01 			; <UNDEFINED> instruction: 0x03229c01
 19c:	70060000 	andvc	r0, r6, r0
 1a0:	01006e69 	tsteq	r0, r9, ror #28
 1a4:	002c1c11 	eoreq	r1, ip, r1, lsl ip
 1a8:	00a40000 	adceq	r0, r4, r0
 1ac:	00940000 	addseq	r0, r4, r0
 1b0:	70060000 	andvc	r0, r6, r0
 1b4:	01006475 	tsteq	r0, r5, ror r4
 1b8:	002c2a11 	eoreq	r2, ip, r1, lsl sl
 1bc:	01190000 	tsteq	r9, r0
 1c0:	01070000 	mrseq	r0, (UNDEF: 7)
 1c4:	a20a0000 	andge	r0, sl, #0, 0
 1c8:	32000000 	andcc	r0, r0, #0, 0
 1cc:	05000003 	streq	r0, [r0, #-3]
 1d0:	00000003 	andeq	r0, r0, r3
 1d4:	004c0b00 	subeq	r0, ip, r0, lsl #22
 1d8:	034f0000 	movteq	r0, #61440	; 0xf000
 1dc:	020d0000 	andeq	r0, sp, #0, 0
 1e0:	01080000 	mrseq	r0, (UNDEF: 8)
 1e4:	0c030550 	cfstr32eq	mvfx0, [r3], {80}	; 0x50
 1e8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 1ec:	03055101 	movweq	r5, #20737	; 0x5101
 1f0:	00000000 	andeq	r0, r0, r0
 1f4:	05520108 	ldrbeq	r0, [r2, #-264]	; 0xfffffef8
 1f8:	00000003 	andeq	r0, r0, r3
 1fc:	53010800 	movwpl	r0, #6144	; 0x1800
 200:	02084201 	andeq	r4, r8, #268435456	; 0x10000000
 204:	0305007d 	movweq	r0, #20605	; 0x507d
 208:	00000038 	andeq	r0, r0, r8, lsr r0
 20c:	00500c00 	subseq	r0, r0, r0, lsl #24
 210:	035b0000 	cmpeq	fp, #0, 0
 214:	6c0b0000 	stcvs	0, cr0, [fp], {-0}
 218:	4f000000 	svcmi	0x00000000
 21c:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
 220:	08000002 	stmdaeq	r0, {r1}
 224:	03055001 	movweq	r5, #20481	; 0x5001
 228:	00000044 	andeq	r0, r0, r4, asr #32
 22c:	05510108 	ldrbeq	r0, [r1, #-264]	; 0xfffffef8
 230:	00000003 	andeq	r0, r0, r3
 234:	52010800 	andpl	r0, r1, #0, 16
 238:	00000305 	andeq	r0, r0, r5, lsl #6
 23c:	01080000 	mrseq	r0, (UNDEF: 8)
 240:	08430153 	stmdaeq	r3, {r0, r1, r4, r6, r8}^
 244:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 248:	00007003 	andeq	r7, r0, r3
 24c:	700c0000 	andvc	r0, ip, r0
 250:	5b000000 	blpl	258 <.debug_info+0x258>
 254:	0c000003 	stceq	0, cr0, [r0], {3}
 258:	00000074 	andeq	r0, r0, r4, ror r0
 25c:	00000367 	andeq	r0, r0, r7, ror #6
 260:	0000840b 	andeq	r8, r0, fp, lsl #8
 264:	00037300 	andeq	r7, r3, r0, lsl #6
 268:	00027a00 	andeq	r7, r2, r0, lsl #20
 26c:	50010800 	andpl	r0, r1, r0, lsl #16
 270:	08007602 	stmdaeq	r0, {r1, r9, sl, ip, sp, lr}
 274:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
 278:	8c0b0000 	stchi	0, cr0, [fp], {-0}
 27c:	7f000000 	svcvc	0x00000000
 280:	8e000003 	cdphi	0, 0, cr0, cr0, cr3, {0}
 284:	08000002 	stmdaeq	r0, {r1}
 288:	08025001 	stmdaeq	r2, {r0, ip, lr}
 28c:	a00b0096 	mulge	fp, r6, r0
 290:	73000000 	movwvc	r0, #0
 294:	aa000003 	bge	2a8 <.debug_info+0x2a8>
 298:	08000002 	stmdaeq	r0, {r1}
 29c:	74025001 	strvc	r5, [r2], #-1
 2a0:	51010800 	tstpl	r1, r0, lsl #16
 2a4:	00753104 	rsbseq	r3, r5, r4, lsl #2
 2a8:	a80b0024 	stmdage	fp, {r2, r5}
 2ac:	7f000000 	svcvc	0x00000000
 2b0:	be000003 	cdplt	0, 0, cr0, cr0, cr3, {0}
 2b4:	08000002 	stmdaeq	r0, {r1}
 2b8:	08025001 	stmdaeq	r2, {r0, ip, lr}
 2bc:	b40b0096 	strlt	r0, [fp], #-150	; 0xffffff6a
 2c0:	73000000 	movwvc	r0, #0
 2c4:	d7000003 	strle	r0, [r0, -r3]
 2c8:	08000002 	stmdaeq	r0, {r1}
 2cc:	76025001 	strvc	r5, [r2], -r1
 2d0:	51010800 	tstpl	r1, r0, lsl #16
 2d4:	0b003001 	bleq	c2e0 <gpio_get_pud+0xc1b8>
 2d8:	000000bc 	strheq	r0, [r0], -ip
 2dc:	0000037f 	andeq	r0, r0, pc, ror r3
 2e0:	000002eb 	andeq	r0, r0, fp, ror #5
 2e4:	02500108 	subseq	r0, r0, #2
 2e8:	0b009608 	bleq	25b10 <gpio_get_pud+0x259e8>
 2ec:	000000c8 	andeq	r0, r0, r8, asr #1
 2f0:	00000373 	andeq	r0, r0, r3, ror r3
 2f4:	00000304 	andeq	r0, r0, r4, lsl #6
 2f8:	02500108 	subseq	r0, r0, #2
 2fc:	01080074 	tsteq	r8, r4, ror r0
 300:	00300151 	eorseq	r0, r0, r1, asr r1
 304:	0000d00b 	andeq	sp, r0, fp
 308:	00037f00 	andeq	r7, r3, r0, lsl #30
 30c:	00031800 	andeq	r1, r3, r0, lsl #16
 310:	50010800 	andpl	r0, r1, r0, lsl #16
 314:	00960802 	addseq	r0, r6, r2, lsl #16
 318:	0000d40c 	andeq	sp, r0, ip, lsl #8
 31c:	00036700 	andeq	r6, r3, r0, lsl #14
 320:	3e0d0000 	cdpcc	0, 0, cr0, cr13, cr0, {0}
 324:	32000003 	andcc	r0, r0, #3, 0
 328:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
 32c:	0000002c 	andeq	r0, r0, ip, lsr #32
 330:	220f000c 	andcs	r0, pc, #12, 0
 334:	03000003 	movweq	r0, #3
 338:	01bf0801 			; <UNDEFINED> instruction: 0x01bf0801
 33c:	370f0000 	strcc	r0, [pc, -r0]
 340:	10000003 	andne	r0, r0, r3
 344:	00000019 	andeq	r0, r0, r9, lsl r0
 348:	00000019 	andeq	r0, r0, r9, lsl r0
 34c:	100a7802 	andne	r7, sl, r2, lsl #16
 350:	000001ce 	andeq	r0, r0, lr, asr #3
 354:	000001ce 	andeq	r0, r0, lr, asr #3
 358:	10052402 	andne	r2, r5, r2, lsl #8
 35c:	000001a4 	andeq	r0, r0, r4, lsr #3
 360:	000001a4 	andeq	r0, r0, r4, lsr #3
 364:	10065f02 	andne	r5, r6, r2, lsl #30
	...
 370:	10066d02 	andne	r6, r6, r2, lsl #26
 374:	000001d5 	ldrdeq	r0, [r0], -r5
 378:	000001d5 	ldrdeq	r0, [r0], -r5
 37c:	10067402 	andne	r7, r6, r2, lsl #8
 380:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 384:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 388:	00064a02 	andeq	r4, r6, r2, lsl #20

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_get_pud+0x2bff84>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00340400 	eorseq	r0, r4, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <gpio_get_pud+0xe83718>
  30:	0b390b3b 	bleq	e42d24 <gpio_get_pud+0xe42bfc>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	3f012e05 	svccc	0x00012e05
  3c:	3a0e0319 	bcc	380ca8 <gpio_get_pud+0x380b80>
  40:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  44:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  48:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  4c:	97184006 	ldrls	r4, [r8, -r6]
  50:	13011942 	movwne	r1, #6466	; 0x1942
  54:	05060000 	streq	r0, [r6, #-0]
  58:	3a080300 	bcc	200c60 <gpio_get_pud+0x200b38>
  5c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  60:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  64:	1742b717 	smlaldne	fp, r2, r7, r7
  68:	89070000 	stmdbhi	r7, {}	; <UNPREDICTABLE>
  6c:	11010182 	smlabbne	r1, r2, r1, r0
  70:	00133101 	andseq	r3, r3, r1, lsl #2
  74:	828a0800 	addhi	r0, sl, #0, 16
  78:	18020001 	stmdane	r2, {r0}
  7c:	00184291 	mulseq	r8, r1, r2
  80:	012e0900 			; <UNDEFINED> instruction: 0x012e0900
  84:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  88:	0b3b0b3a 	bleq	ec2d78 <gpio_get_pud+0xec2c50>
  8c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  90:	06120111 			; <UNDEFINED> instruction: 0x06120111
  94:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  98:	00130119 	andseq	r0, r3, r9, lsl r1
  9c:	00340a00 	eorseq	r0, r4, r0, lsl #20
  a0:	13490e03 	movtne	r0, #40451	; 0x9e03
  a4:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  a8:	890b0000 	stmdbhi	fp, {}	; <UNPREDICTABLE>
  ac:	11010182 	smlabbne	r1, r2, r1, r0
  b0:	01133101 	tsteq	r3, r1, lsl #2
  b4:	0c000013 	stceq	0, cr0, [r0], {19}
  b8:	00018289 	andeq	r8, r1, r9, lsl #5
  bc:	13310111 	teqne	r1, #1073741828	; 0x40000004
  c0:	010d0000 	mrseq	r0, (UNDEF: 13)
  c4:	01134901 	tsteq	r3, r1, lsl #18
  c8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  cc:	13490021 	movtne	r0, #36897	; 0x9021
  d0:	00000b2f 	andeq	r0, r0, pc, lsr #22
  d4:	4900260f 	stmdbmi	r0, {r0, r1, r2, r3, r9, sl, sp}
  d8:	10000013 	andne	r0, r0, r3, lsl r0
  dc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  e0:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
  e4:	0b3a0e03 	bleq	e838f8 <gpio_get_pud+0xe837d0>
  e8:	0b390b3b 	bleq	e42ddc <gpio_get_pud+0xe42cb4>
  ec:	Address 0x00000000000000ec is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000128 	andeq	r0, r0, r8, lsr #2
   8:	00000130 	andeq	r0, r0, r0, lsr r1
   c:	30500001 	subscc	r0, r0, r1
  10:	40000001 	andmi	r0, r0, r1
  14:	04000001 	streq	r0, [r0], #-1
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00011800 	andeq	r1, r1, r0, lsl #16
  2c:	00012300 	andeq	r2, r1, r0, lsl #6
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	00000123 	andeq	r0, r0, r3, lsr #2
  38:	00000128 	andeq	r0, r0, r8, lsr #2
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	01080000 	mrseq	r0, (UNDEF: 8)
  50:	01130000 	tsteq	r3, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00011350 	andeq	r1, r1, r0, asr r3
  5c:	00011800 	andeq	r1, r1, r0, lsl #16
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  70:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
  74:	03000000 	movweq	r0, #0
  78:	01000001 	tsteq	r0, r1
  7c:	01035000 	mrseq	r5, (UNDEF: 3)
  80:	01080000 	mrseq	r0, (UNDEF: 8)
  84:	00040000 	andeq	r0, r4, r0
  88:	9f5001f3 	svcls	0x005001f3
	...
  a8:	00000028 	andeq	r0, r0, r8, lsr #32
  ac:	28500001 	ldmdacs	r0, {r0}^
  b0:	30000000 	andcc	r0, r0, r0
  b4:	01000000 	mrseq	r0, (UNDEF: 0)
  b8:	00305500 	eorseq	r5, r0, r0, lsl #10
  bc:	00480000 	subeq	r0, r8, r0
  c0:	00010000 	andeq	r0, r1, r0
  c4:	00004850 	andeq	r4, r0, r0, asr r8
  c8:	00005000 	andeq	r5, r0, r0
  cc:	f3000400 	vshl.u8	d0, d0, d0
  d0:	509f5001 	addspl	r5, pc, r1
  d4:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	00685000 	rsbeq	r5, r8, r0
  e0:	00700000 	rsbseq	r0, r0, r0
  e4:	00010000 	andeq	r0, r1, r0
  e8:	00007055 	andeq	r7, r0, r5, asr r0
  ec:	00007300 	andeq	r7, r0, r0, lsl #6
  f0:	50000100 	andpl	r0, r0, r0, lsl #2
  f4:	00000073 	andeq	r0, r0, r3, ror r0
  f8:	000000f8 	strdeq	r0, [r0], -r8
  fc:	00550001 	subseq	r0, r5, r1
	...
 11c:	00002800 	andeq	r2, r0, r0, lsl #16
 120:	51000100 	mrspl	r0, (UNDEF: 16)
 124:	00000028 	andeq	r0, r0, r8, lsr #32
 128:	00000030 	andeq	r0, r0, r0, lsr r0
 12c:	01f30004 	mvnseq	r0, r4
 130:	00309f51 	eorseq	r9, r0, r1, asr pc
 134:	00440000 	subeq	r0, r4, r0
 138:	00010000 	andeq	r0, r1, r0
 13c:	00004451 	andeq	r4, r0, r1, asr r4
 140:	00005000 	andeq	r5, r0, r0
 144:	f3000400 	vshl.u8	d0, d0, d0
 148:	509f5101 	addspl	r5, pc, r1, lsl #2
 14c:	64000000 	strvs	r0, [r0], #-0
 150:	01000000 	mrseq	r0, (UNDEF: 0)
 154:	00645100 	rsbeq	r5, r4, r0, lsl #2
 158:	00700000 	rsbseq	r0, r0, r0
 15c:	00010000 	andeq	r0, r1, r0
 160:	00007054 	andeq	r7, r0, r4, asr r0
 164:	00007300 	andeq	r7, r0, r0, lsl #6
 168:	51000100 	mrspl	r0, (UNDEF: 16)
 16c:	00000073 	andeq	r0, r0, r3, ror r0
 170:	00000090 	muleq	r0, r0, r0
 174:	90540001 	subsls	r0, r4, r1
 178:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
 17c:	04000000 	streq	r0, [r0], #-0
 180:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 184:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 188:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000140 	andeq	r0, r0, r0, asr #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000010c 	andeq	r0, r0, ip, lsl #2
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7733322d 	ldrvc	r3, [r3, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	67000065 	strvs	r0, [r0, -r5, rrx]
  4c:	2d6f6970 			; <UNDEFINED> instruction: 0x2d6f6970
  50:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
  54:	00000063 	andeq	r0, r0, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0100682e 	tsteq	r0, lr, lsr #16
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002f 	andeq	r0, r5, #47, 0	; 0x2f
  68:	00000000 	andeq	r0, r0, r0
  6c:	06011003 	streq	r1, [r1], -r3
  70:	06050501 	streq	r0, [r5], -r1, lsl #10
  74:	0200014b 	andeq	r0, r0, #-1073741806	; 0xc0000012
  78:	00820204 	addeq	r0, r2, r4, lsl #4
  7c:	13020402 	movwne	r0, #9218	; 0x2402
  80:	02040200 	andeq	r0, r4, #0, 4
  84:	14144a01 	ldrne	r4, [r4], #-2561	; 0xfffff5ff
  88:	01060705 	tsteq	r6, r5, lsl #14
  8c:	1b030105 	blne	c04a8 <gpio_get_pud+0xc0380>
  90:	0005054a 	andeq	r0, r5, sl, asr #10
  94:	06010402 	streq	r0, [r1], -r2, lsl #8
  98:	004a6003 	subeq	r6, sl, r3
  9c:	06010402 	streq	r0, [r1], -r2, lsl #8
  a0:	0402009e 	streq	r0, [r2], #-158	; 0xffffff62
  a4:	02002e01 	andeq	r2, r0, #1, 28
  a8:	2e060104 	adfcss	f0, f6, f4
  ac:	01040200 	mrseq	r0, R12_usr
  b0:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
  b4:	009e0601 	addseq	r0, lr, r1, lsl #12
  b8:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  bc:	01040200 	mrseq	r0, R12_usr
  c0:	31352e06 	teqcc	r5, r6, lsl #28
  c4:	2e064e84 	cdpcs	14, 0, cr4, cr6, cr4, {4}
  c8:	674e8406 	strbvs	r8, [lr, -r6, lsl #8]
  cc:	054c674e 	strbeq	r6, [ip, #-1870]	; 0xfffff8b2
  d0:	063f0824 	ldrteq	r0, [pc], -r4, lsr #16
  d4:	06260501 	strteq	r0, [r6], -r1, lsl #10
  d8:	063f052e 	ldrteq	r0, [pc], -lr, lsr #10
  dc:	0626054a 	strteq	r0, [r6], -sl, asr #10
  e0:	0501062f 	streq	r0, [r1, #-1583]	; 0xfffff9d1
  e4:	052e0628 	streq	r0, [lr, #-1576]!	; 0xfffff9d8
  e8:	054a0641 	strbeq	r0, [sl, #-1601]	; 0xfffff9bf
  ec:	062f0621 	strteq	r0, [pc], -r1, lsr #12
  f0:	06230501 	strteq	r0, [r3], -r1, lsl #10
  f4:	063c052e 	ldrteq	r0, [ip], -lr, lsr #10
  f8:	0620054a 	strteq	r0, [r0], -sl, asr #10
  fc:	05010630 	streq	r0, [r1, #-1584]	; 0xfffff9d0
 100:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb03 <gpio_get_pud+0xfffff9db>
 104:	2e01060d 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx13
 108:	022f0105 	eoreq	r0, pc, #1073741825	; 0x40000001
 10c:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	6f697067 	svcvs	0x00697067
  10:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
  14:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
  18:	54454700 	strbpl	r4, [r5], #-1792	; 0xfffff900
  1c:	2f003233 	svccs	0x00003233
  20:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  24:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  28:	2f72656c 	svccs	0x0072656c
  2c:	73616c63 	cmnvc	r1, #25344	; 0x6300
  30:	73632f73 	cmnvc	r3, #460	; 0x1cc
  34:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  38:	7733322d 	ldrvc	r3, [r3, -sp, lsr #4]!
  3c:	6c2f6e69 	stcvs	14, cr6, [pc], #-420	; fffffea0 <gpio_get_pud+0xfffffd78>
  40:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  44:	6174732f 	cmnvs	r4, pc, lsr #6
  48:	702d6666 	eorvc	r6, sp, r6, ror #12
  4c:	61766972 	cmnvs	r6, r2, ror r9
  50:	75006574 	strvc	r6, [r0, #-1396]	; 0xfffffa8c
  54:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  58:	2064656e 	rsbcs	r6, r4, lr, ror #10
  5c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  60:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  64:	6c635f6f 	stclvs	15, cr5, [r3], #-444	; 0xfffffe44
  68:	6c00306b 	stcvs	0, cr3, [r0], {107}	; 0x6b
  6c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  78:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  7c:	6f687300 	svcvs	0x00687300
  80:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  84:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  88:	2064656e 	rsbcs	r6, r4, lr, ror #10
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	6f697067 	svcvs	0x00697067
  94:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
  98:	6c75705f 	ldclvs	0, cr7, [r5], #-380	; 0xfffffe84
  9c:	776f646c 	strbvc	r6, [pc, -ip, ror #8]!
  a0:	5f5f006e 	svcpl	0x005f006e
  a4:	434e5546 	movtmi	r5, #58694	; 0xe546
  a8:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  ac:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  b0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  bc:	20554e47 	subscs	r4, r5, r7, asr #28
  c0:	20393943 	eorscs	r3, r9, r3, asr #18
  c4:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  c8:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  cc:	30313230 	eorscc	r3, r1, r0, lsr r2
  d0:	20343238 	eorscs	r3, r4, r8, lsr r2
  d4:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  d8:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  dc:	6d2d2029 	stcvs	0, cr2, [sp, #-164]!	; 0xffffff5c
  e0:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  e4:	316d7261 	cmncc	sp, r1, ror #4
  e8:	6a363731 	bvs	d8ddb4 <gpio_get_pud+0xd8dc8c>
  ec:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  f0:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  f4:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  f8:	316d7261 	cmncc	sp, r1, ror #4
  fc:	6a363731 	bvs	d8ddc8 <gpio_get_pud+0xd8dca0>
 100:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 104:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 108:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 10c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 110:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 114:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 118:	206d7261 	rsbcs	r7, sp, r1, ror #4
 11c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 120:	613d6863 	teqvs	sp, r3, ror #16
 124:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 128:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 12c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 130:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 134:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 138:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 13c:	20393975 	eorscs	r3, r9, r5, ror r9
 140:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 144:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 148:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 14c:	6c00676e 	stcvs	7, cr6, [r0], {110}	; 0x6e
 150:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 154:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 158:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 15c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 160:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 164:	70670074 	rsbvc	r0, r7, r4, ror r0
 168:	702d6f69 	eorvc	r6, sp, r9, ror #30
 16c:	632e6475 			; <UNDEFINED> instruction: 0x632e6475
 170:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 174:	65675f6f 	strbvs	r5, [r7, #-3951]!	; 0xfffff091
 178:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
 17c:	70670064 	rsbvc	r0, r7, r4, rrx
 180:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 184:	705f7465 	subsvc	r7, pc, r5, ror #8
 188:	67006475 	smlsdxvs	r0, r5, r4, r6
 18c:	5f6f6970 	svcpl	0x006f6970
 190:	00647570 	rsbeq	r7, r4, r0, ror r5
 194:	6f697067 	svcvs	0x00697067
 198:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 19c:	6c75705f 	ldclvs	0, cr7, [r5], #-380	; 0xfffffe84
 1a0:	0070756c 	rsbseq	r7, r0, ip, ror #10
 1a4:	61656c63 	cmnvs	r5, r3, ror #24
 1a8:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
 1ac:	746f6f62 	strbtvc	r6, [pc], #-3938	; 1b4 <.debug_str+0x1b4>
 1b0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1b4:	6f6c2067 	svcvs	0x006c2067
 1b8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1bc:	6300746e 	movwvs	r7, #1134	; 0x46e
 1c0:	00726168 	rsbseq	r6, r2, r8, ror #2
 1c4:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1c8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1cc:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
 1d0:	6b746e69 	blvs	1d1bb7c <gpio_get_pud+0x1d1ba54>
 1d4:	54555000 	ldrbpl	r5, [r5], #-0
 1d8:	6c003233 	sfmvs	f3, 4, [r0], {51}	; 0x33
 1dc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1e0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1e4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1e8:	63206465 			; <UNDEFINED> instruction: 0x63206465
 1ec:	00726168 	rsbseq	r6, r2, r8, ror #2
 1f0:	616c6564 	cmnvs	ip, r4, ror #10
 1f4:	73755f79 	cmnvc	r5, #484	; 0x1e4
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_get_pud+0xfffffda8>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	000000f8 	strdeq	r0, [r0], -r8
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	42018e02 	andmi	r8, r1, #2, 28
  2c:	0a52180e 	beq	148606c <gpio_get_pud+0x1485f44>
  30:	0b42100e 	bleq	1084070 <gpio_get_pud+0x1083f48>
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	000000f8 	strdeq	r0, [r0], -r8
  40:	00000010 	andeq	r0, r0, r0, lsl r0
  44:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  48:	00018e02 	andeq	r8, r1, r2, lsl #28
  4c:	00000014 	andeq	r0, r0, r4, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000108 	andeq	r0, r0, r8, lsl #2
  58:	00000010 	andeq	r0, r0, r0, lsl r0
  5c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  60:	00018e02 	andeq	r8, r1, r2, lsl #28
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000118 	andeq	r0, r0, r8, lsl r1
  70:	00000010 	andeq	r0, r0, r0, lsl r0
  74:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  78:	00018e02 	andeq	r8, r1, r2, lsl #28
  7c:	00000014 	andeq	r0, r0, r4, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000128 	andeq	r0, r0, r8, lsr #2
  88:	00000018 	andeq	r0, r0, r8, lsl r0
  8c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  90:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_get_pud+0x12cd704>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_get_pud+0x46308>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


gpio-int.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <or32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e1801005 	orr	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <OR32>:
  20:	e92d4010 	push	{r4, lr}
  24:	ebfffff5 	bl	0 <or32>
  28:	e8bd8010 	pop	{r4, pc}

0000002c <gpio_int_set>:
  2c:	e351001f 	cmp	r1, #31, 0
  30:	812fff1e 	bxhi	lr
  34:	e92d4070 	push	{r4, r5, r6, lr}
  38:	e1a05000 	mov	r5, r0
  3c:	e1a04001 	mov	r4, r1
  40:	ebfffffe 	bl	0 <dev_barrier>
  44:	e3a01001 	mov	r1, #1, 0
  48:	e1a01411 	lsl	r1, r1, r4
  4c:	e1a00005 	mov	r0, r5
  50:	ebfffff2 	bl	20 <OR32>
  54:	ebfffffe 	bl	0 <dev_barrier>
  58:	e3a01802 	mov	r1, #131072	; 0x20000
  5c:	e59f0008 	ldr	r0, [pc, #8]	; 6c <gpio_int_set+0x40>
  60:	ebffffee 	bl	20 <OR32>
  64:	ebfffffe 	bl	0 <dev_barrier>
  68:	e8bd8070 	pop	{r4, r5, r6, pc}
  6c:	2000b214 	andcs	fp, r0, r4, lsl r2

00000070 <is_gpio_int>:
  70:	e92d4010 	push	{r4, lr}
  74:	e24dd008 	sub	sp, sp, #8, 0
  78:	e2403031 	sub	r3, r0, #49, 0	; 0x31
  7c:	e3530003 	cmp	r3, #3, 0
  80:	8a000007 	bhi	a4 <is_gpio_int+0x34>
  84:	e1a04000 	mov	r4, r0
  88:	e59f0034 	ldr	r0, [pc, #52]	; c4 <is_gpio_int+0x54>
  8c:	ebfffffe 	bl	0 <GET32>
  90:	e204401f 	and	r4, r4, #31, 0
  94:	e1a00430 	lsr	r0, r0, r4
  98:	e2000001 	and	r0, r0, #1, 0
  9c:	e28dd008 	add	sp, sp, #8, 0
  a0:	e8bd8010 	pop	{r4, pc}
  a4:	e59f301c 	ldr	r3, [pc, #28]	; c8 <is_gpio_int+0x58>
  a8:	e58d3000 	str	r3, [sp]
  ac:	e3a03037 	mov	r3, #55, 0	; 0x37
  b0:	e59f2014 	ldr	r2, [pc, #20]	; cc <is_gpio_int+0x5c>
  b4:	e59f1014 	ldr	r1, [pc, #20]	; d0 <is_gpio_int+0x60>
  b8:	e59f0014 	ldr	r0, [pc, #20]	; d4 <is_gpio_int+0x64>
  bc:	ebfffffe 	bl	0 <printk>
  c0:	ebfffffe 	bl	0 <clean_reboot>
  c4:	2000b208 	andcs	fp, r0, r8, lsl #4
  c8:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  d4:	0000000c 	andeq	r0, r0, ip

000000d8 <gpio_int_rising_edge>:
  d8:	e350001f 	cmp	r0, #31, 0
  dc:	812fff1e 	bxhi	lr
  e0:	e92d4010 	push	{r4, lr}
  e4:	e1a01000 	mov	r1, r0
  e8:	e59f0004 	ldr	r0, [pc, #4]	; f4 <gpio_int_rising_edge+0x1c>
  ec:	ebfffffe 	bl	2c <gpio_int_set>
  f0:	e8bd8010 	pop	{r4, pc}
  f4:	2020004c 	eorcs	r0, r0, ip, asr #32

000000f8 <gpio_int_falling_edge>:
  f8:	e350001f 	cmp	r0, #31, 0
  fc:	812fff1e 	bxhi	lr
 100:	e92d4010 	push	{r4, lr}
 104:	e1a01000 	mov	r1, r0
 108:	e59f0004 	ldr	r0, [pc, #4]	; 114 <gpio_int_falling_edge+0x1c>
 10c:	ebfffffe 	bl	2c <gpio_int_set>
 110:	e8bd8010 	pop	{r4, pc}
 114:	20200058 	eorcs	r0, r0, r8, asr r0

00000118 <gpio_int_async_falling_edge>:
 118:	e350001f 	cmp	r0, #31, 0
 11c:	812fff1e 	bxhi	lr
 120:	e92d4010 	push	{r4, lr}
 124:	e3a03058 	mov	r3, #88, 0	; 0x58
 128:	e59f200c 	ldr	r2, [pc, #12]	; 13c <gpio_int_async_falling_edge+0x24>
 12c:	e59f100c 	ldr	r1, [pc, #12]	; 140 <gpio_int_async_falling_edge+0x28>
 130:	e59f000c 	ldr	r0, [pc, #12]	; 144 <gpio_int_async_falling_edge+0x2c>
 134:	ebfffffe 	bl	0 <printk>
 138:	ebfffffe 	bl	0 <clean_reboot>
 13c:	0000000c 	andeq	r0, r0, ip
 140:	00000000 	andeq	r0, r0, r0
 144:	00000050 	andeq	r0, r0, r0, asr r0

00000148 <gpio_int_async_rising_edge>:
 148:	e350001f 	cmp	r0, #31, 0
 14c:	812fff1e 	bxhi	lr
 150:	e92d4010 	push	{r4, lr}
 154:	e3a0305e 	mov	r3, #94, 0	; 0x5e
 158:	e59f200c 	ldr	r2, [pc, #12]	; 16c <gpio_int_async_rising_edge+0x24>
 15c:	e59f100c 	ldr	r1, [pc, #12]	; 170 <gpio_int_async_rising_edge+0x28>
 160:	e59f000c 	ldr	r0, [pc, #12]	; 174 <gpio_int_async_rising_edge+0x2c>
 164:	ebfffffe 	bl	0 <printk>
 168:	ebfffffe 	bl	0 <clean_reboot>
 16c:	00000028 	andeq	r0, r0, r8, lsr #32
 170:	00000000 	andeq	r0, r0, r0
 174:	00000050 	andeq	r0, r0, r0, asr r0

00000178 <gpio_enable_hi_int>:
 178:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 17c:	e24dd00c 	sub	sp, sp, #12, 0
 180:	e1a01000 	mov	r1, r0
 184:	e2403001 	sub	r3, r0, #1, 0
 188:	e353001e 	cmp	r3, #30, 0
 18c:	8a000003 	bhi	1a0 <gpio_enable_hi_int+0x28>
 190:	e59f0024 	ldr	r0, [pc, #36]	; 1bc <gpio_enable_hi_int+0x44>
 194:	ebfffffe 	bl	2c <gpio_int_set>
 198:	e28dd00c 	add	sp, sp, #12, 0
 19c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 1a0:	e58d0000 	str	r0, [sp]
 1a4:	e3a03066 	mov	r3, #102, 0	; 0x66
 1a8:	e59f2010 	ldr	r2, [pc, #16]	; 1c0 <gpio_enable_hi_int+0x48>
 1ac:	e59f1010 	ldr	r1, [pc, #16]	; 1c4 <gpio_enable_hi_int+0x4c>
 1b0:	e59f0010 	ldr	r0, [pc, #16]	; 1c8 <gpio_enable_hi_int+0x50>
 1b4:	ebfffffe 	bl	0 <printk>
 1b8:	ebfffffe 	bl	0 <clean_reboot>
 1bc:	20200064 	eorcs	r0, r0, r4, rrx
 1c0:	00000044 	andeq	r0, r0, r4, asr #32
 1c4:	00000000 	andeq	r0, r0, r0
 1c8:	0000007c 	andeq	r0, r0, ip, ror r0

000001cc <gpio_enable_lo_int>:
 1cc:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 1d0:	e24dd00c 	sub	sp, sp, #12, 0
 1d4:	e1a01000 	mov	r1, r0
 1d8:	e2403001 	sub	r3, r0, #1, 0
 1dc:	e353001e 	cmp	r3, #30, 0
 1e0:	8a000003 	bhi	1f4 <gpio_enable_lo_int+0x28>
 1e4:	e59f0024 	ldr	r0, [pc, #36]	; 210 <gpio_enable_lo_int+0x44>
 1e8:	ebfffffe 	bl	2c <gpio_int_set>
 1ec:	e28dd00c 	add	sp, sp, #12, 0
 1f0:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 1f4:	e58d0000 	str	r0, [sp]
 1f8:	e3a0306c 	mov	r3, #108, 0	; 0x6c
 1fc:	e59f2010 	ldr	r2, [pc, #16]	; 214 <gpio_enable_lo_int+0x48>
 200:	e59f1010 	ldr	r1, [pc, #16]	; 218 <gpio_enable_lo_int+0x4c>
 204:	e59f0010 	ldr	r0, [pc, #16]	; 21c <gpio_enable_lo_int+0x50>
 208:	ebfffffe 	bl	0 <printk>
 20c:	ebfffffe 	bl	0 <clean_reboot>
 210:	20200070 	eorcs	r0, r0, r0, ror r0
 214:	00000058 	andeq	r0, r0, r8, asr r0
 218:	00000000 	andeq	r0, r0, r0
 21c:	0000007c 	andeq	r0, r0, ip, ror r0

00000220 <gpio_event_detected>:
 220:	e350001f 	cmp	r0, #31, 0
 224:	9a000001 	bls	230 <gpio_event_detected+0x10>
 228:	e3a00000 	mov	r0, #0, 0
 22c:	e12fff1e 	bx	lr
 230:	e92d4010 	push	{r4, lr}
 234:	e1a04000 	mov	r4, r0
 238:	ebfffffe 	bl	0 <dev_barrier>
 23c:	e59f0014 	ldr	r0, [pc, #20]	; 258 <gpio_event_detected+0x38>
 240:	ebfffffe 	bl	0 <GET32>
 244:	e1a00430 	lsr	r0, r0, r4
 248:	e2004001 	and	r4, r0, #1, 0
 24c:	ebfffffe 	bl	0 <dev_barrier>
 250:	e1a00004 	mov	r0, r4
 254:	e8bd8010 	pop	{r4, pc}
 258:	20200040 	eorcs	r0, r0, r0, asr #32

0000025c <gpio_event_clear>:
 25c:	e350001f 	cmp	r0, #31, 0
 260:	812fff1e 	bxhi	lr
 264:	e92d4010 	push	{r4, lr}
 268:	e1a04000 	mov	r4, r0
 26c:	ebfffffe 	bl	0 <dev_barrier>
 270:	e3a01001 	mov	r1, #1, 0
 274:	e1a01411 	lsl	r1, r1, r4
 278:	e59f0008 	ldr	r0, [pc, #8]	; 288 <gpio_event_clear+0x2c>
 27c:	ebfffffe 	bl	0 <PUT32>
 280:	ebfffffe 	bl	0 <dev_barrier>
 284:	e8bd8010 	pop	{r4, pc}
 288:	20200040 	eorcs	r0, r0, r0, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <gpio_event_clear+0x1cc92a8>
  18:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  1c:	00000a73 	andeq	r0, r0, r3, ror sl
  20:	6f697067 	svcvs	0x00697067
  24:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  28:	203d3e20 	eorscs	r3, sp, r0, lsr #28
  2c:	4f495047 	svcmi	0x00495047
  30:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  34:	26262030 			; <UNDEFINED> instruction: 0x26262030
  38:	69706720 	ldmdbvs	r0!, {r5, r8, r9, sl, sp, lr}^
  3c:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
  40:	3d3c2074 	ldccc	0, cr2, [ip, #-464]!	; 0xfffffe30
  44:	49504720 	ldmdbmi	r0, {r5, r8, r9, sl, lr}^
  48:	4e495f4f 	cdpmi	15, 4, cr5, cr9, cr15, {2}
  4c:	00003354 	andeq	r3, r0, r4, asr r3
  50:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  54:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  58:	3a73253a 	bcc	1cc9548 <gpio_event_clear+0x1cc92ec>
  5c:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  60:	656c706d 	strbvs	r7, [ip, #-109]!	; 0xffffff93
  64:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  68:	69687420 	stmdbvs	r8!, {r5, sl, ip, sp, lr}^
  6c:	75662073 	strbvc	r2, [r6, #-115]!	; 0xffffff8d
  70:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
  74:	0a216e6f 	beq	85ba38 <gpio_event_clear+0x85b7dc>
  78:	0000000a 	andeq	r0, r0, sl
  7c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  80:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  84:	3a73253a 	bcc	1cc9574 <gpio_event_clear+0x1cc9318>
  88:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  8c:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
  90:	70206469 	eorvc	r6, r0, r9, ror #8
  94:	203a6e69 	eorscs	r6, sl, r9, ror #28
  98:	0a0a6425 	beq	299134 <gpio_event_clear+0x298ed8>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.4>:
   0:	675f7369 	ldrbvs	r7, [pc, -r9, ror #6]
   4:	5f6f6970 	svcpl	0x006f6970
   8:	00746e69 	rsbseq	r6, r4, r9, ror #28

0000000c <__FUNCTION__.3>:
   c:	6f697067 	svcvs	0x00697067
  10:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  14:	7973615f 	ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
  18:	665f636e 	ldrbvs	r6, [pc], -lr, ror #6
  1c:	696c6c61 	stmdbvs	ip!, {r0, r5, r6, sl, fp, sp, lr}^
  20:	655f676e 	ldrbvs	r6, [pc, #-1902]	; fffff8ba <gpio_event_clear+0xfffff65e>
  24:	00656764 	rsbeq	r6, r5, r4, ror #14

00000028 <__FUNCTION__.2>:
  28:	6f697067 	svcvs	0x00697067
  2c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  30:	7973615f 	ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
  34:	725f636e 	subsvc	r6, pc, #-1207959551	; 0xb8000001
  38:	6e697369 	cdpvs	3, 6, cr7, cr9, cr9, {3}
  3c:	64655f67 	strbtvs	r5, [r5], #-3943	; 0xfffff099
  40:	00006567 	andeq	r6, r0, r7, ror #10

00000044 <__FUNCTION__.1>:
  44:	6f697067 	svcvs	0x00697067
  48:	616e655f 	cmnvs	lr, pc, asr r5
  4c:	5f656c62 	svcpl	0x00656c62
  50:	695f6968 	ldmdbvs	pc, {r3, r5, r6, r8, fp, sp, lr}^	; <UNPREDICTABLE>
  54:	0000746e 	andeq	r7, r0, lr, ror #8

00000058 <__FUNCTION__.0>:
  58:	6f697067 	svcvs	0x00697067
  5c:	616e655f 	cmnvs	lr, pc, asr r5
  60:	5f656c62 	svcpl	0x00656c62
  64:	695f6f6c 	ldmdbvs	pc, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
  68:	Address 0x0000000000000068 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000077f 	andeq	r0, r0, pc, ror r7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000183 	andeq	r0, r0, r3, lsl #3
  10:	0002cc0c 	andeq	ip, r2, ip, lsl #24
  14:	00029100 	andeq	r9, r2, r0, lsl #2
  18:	00000000 	andeq	r0, r0, r0
  1c:	00028c00 	andeq	r8, r2, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	3e070403 	cdpcc	4, 0, cr0, cr7, cr3, {0}
  30:	03000002 	movweq	r0, #2
  34:	00b20601 	adcseq	r0, r2, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00007205 	andeq	r7, r0, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  48:	d1050803 	tstle	r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	01460801 	cmpeq	r6, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00025507 	andeq	r5, r2, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000031f 	andeq	r0, r0, pc, lsl r3
  64:	27070803 	strcs	r0, [r7, -r3, lsl #16]
  68:	04000002 	streq	r0, [r0], #-2
  6c:	004f0107 	subeq	r0, pc, r7, lsl #2
  70:	43020000 	movwmi	r0, #8192	; 0x2000
  74:	00009206 	andeq	r9, r0, r6, lsl #4
  78:	00200500 	eoreq	r0, r0, r0, lsl #10
  7c:	05310000 	ldreq	r0, [r1, #-0]!
  80:	0000002a 	andeq	r0, r0, sl, lsr #32
  84:	00340532 	eorseq	r0, r4, r2, lsr r5
  88:	05330000 	ldreq	r0, [r3, #-0]!
  8c:	0000003e 	andeq	r0, r0, lr, lsr r0
  90:	07040034 	smladxeq	r4, r4, r0, r0
  94:	00002c04 	andeq	r2, r0, r4, lsl #24
  98:	06140300 	ldreq	r0, [r4], -r0, lsl #6
  9c:	00000104 	andeq	r0, r0, r4, lsl #2
  a0:	00000006 	andeq	r0, r0, r6
  a4:	00b20000 	adcseq	r0, r2, r0
  a8:	038c0620 	orreq	r0, ip, #32, 12	; 0x2000000
  ac:	b2000000 	andlt	r0, r0, #0, 0
  b0:	7e062000 	cdpvc	0, 0, cr2, cr6, cr0, {0}
  b4:	04000003 	streq	r0, [r0], #-3
  b8:	062000b2 			; <UNDEFINED> instruction: 0x062000b2
  bc:	00000268 	andeq	r0, r0, r8, ror #4
  c0:	2000b208 	andcs	fp, r0, r8, lsl #4
  c4:	00008a06 	andeq	r8, r0, r6, lsl #20
  c8:	00b20c00 	adcseq	r0, r2, r0, lsl #24
  cc:	01250620 			; <UNDEFINED> instruction: 0x01250620
  d0:	b2100000 	andslt	r0, r0, #0, 0
  d4:	33062000 	movwcc	r2, #24576	; 0x6000
  d8:	14000001 	strne	r0, [r0], #-1
  dc:	062000b2 			; <UNDEFINED> instruction: 0x062000b2
  e0:	00000343 	andeq	r0, r0, r3, asr #6
  e4:	2000b218 	andcs	fp, r0, r8, lsl r2
  e8:	00031006 	andeq	r1, r3, r6
  ec:	00b21c00 	adcseq	r1, r2, r0, lsl #24
  f0:	00630620 	rsbeq	r0, r3, r0, lsr #12
  f4:	b2200000 	eorlt	r0, r0, #0, 0
  f8:	54062000 	strpl	r2, [r6], #-0
  fc:	24000001 	strcs	r0, [r0], #-1
 100:	002000b2 	strhteq	r0, [r0], -r2
 104:	2c040704 	stccs	7, cr0, [r4], {4}
 108:	01000000 	mrseq	r0, (UNDEF: 0)
 10c:	01490605 	cmpeq	r9, r5, lsl #12
 110:	4b060000 	blmi	180008 <gpio_event_clear+0x17fdac>
 114:	00000002 	andeq	r0, r0, r2
 118:	06202000 	strteq	r2, [r0], -r0
 11c:	0000039e 	muleq	r0, lr, r3
 120:	20200040 	eorcs	r0, r0, r0, asr #32
 124:	00011406 	andeq	r1, r1, r6, lsl #8
 128:	20004c00 	andcs	r4, r0, r0, lsl #24
 12c:	03310620 	teqeq	r1, #32, 12	; 0x2000000
 130:	00580000 	subseq	r0, r8, r0
 134:	16062020 	strne	r2, [r6], -r0, lsr #32
 138:	64000002 	strvs	r0, [r0], #-2
 13c:	06202000 	strteq	r2, [r0], -r0
 140:	000000a2 	andeq	r0, r0, r2, lsr #1
 144:	20200070 	eorcs	r0, r0, r0, ror r0
 148:	02ea0700 	rsceq	r0, sl, #0, 14
 14c:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
 150:	00025c06 	andeq	r5, r2, r6, lsl #24
 154:	00003000 	andeq	r3, r0, r0
 158:	a59c0100 	ldrge	r0, [ip, #256]	; 0x100
 15c:	08000001 	stmdaeq	r0, {r0}
 160:	006e6970 	rsbeq	r6, lr, r0, ror r9
 164:	2c207e01 	stccs	14, cr7, [r0], #-4
 168:	04000000 	streq	r0, [r0], #-0
 16c:	00000000 	andeq	r0, r0, r0
 170:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 174:	00000270 	andeq	r0, r0, r0, ror r2
 178:	0000072e 	andeq	r0, r0, lr, lsr #14
 17c:	0002800a 	andeq	r8, r2, sl
 180:	00073a00 	andeq	r3, r7, r0, lsl #20
 184:	00019b00 	andeq	r9, r1, r0, lsl #22
 188:	50010b00 	andpl	r0, r1, r0, lsl #22
 18c:	00400c05 	subeq	r0, r0, r5, lsl #24
 190:	010b2020 	tsteq	fp, r0, lsr #32
 194:	74310451 	ldrtvc	r0, [r1], #-1105	; 0xfffffbaf
 198:	09002400 	stmdbeq	r0, {sl, sp}
 19c:	00000284 	andeq	r0, r0, r4, lsl #5
 1a0:	0000072e 	andeq	r0, r0, lr, lsr #14
 1a4:	035e0c00 	cmpeq	lr, #0, 24
 1a8:	74010000 	strvc	r0, [r1], #-0
 1ac:	00002505 	andeq	r2, r0, r5, lsl #10
 1b0:	00022000 	andeq	r2, r2, r0
 1b4:	00003c00 	andeq	r3, r0, r0, lsl #24
 1b8:	0f9c0100 	svceq	0x009c0100
 1bc:	08000002 	stmdaeq	r0, {r1}
 1c0:	006e6970 	rsbeq	r6, lr, r0, ror r9
 1c4:	2c227401 	cfstrscs	mvf7, [r2], #-4
 1c8:	2c000000 	stccs	0, cr0, [r0], {-0}
 1cc:	22000000 	andcs	r0, r0, #0, 0
 1d0:	0d000000 	stceq	0, cr0, [r0, #-0]
 1d4:	78010072 	stmdavc	r1, {r1, r4, r5, r6}
 1d8:	00002c0e 	andeq	r2, r0, lr, lsl #24
 1dc:	00007300 	andeq	r7, r0, r0, lsl #6
 1e0:	00007100 	andeq	r7, r0, r0, lsl #2
 1e4:	023c0900 	eorseq	r0, ip, #0, 18
 1e8:	072e0000 	streq	r0, [lr, -r0]!
 1ec:	440a0000 	strmi	r0, [sl], #-0
 1f0:	46000002 	strmi	r0, [r0], -r2
 1f4:	05000007 	streq	r0, [r0, #-7]
 1f8:	0b000002 	bleq	208 <.debug_info+0x208>
 1fc:	0c055001 	stceq	0, cr5, [r5], {1}
 200:	20200040 	eorcs	r0, r0, r0, asr #32
 204:	02500900 	subseq	r0, r0, #0, 18
 208:	072e0000 	streq	r0, [lr, -r0]!
 20c:	07000000 	streq	r0, [r0, -r0]
 210:	000000be 	strheq	r0, [r0], -lr
 214:	cc066a01 			; <UNDEFINED> instruction: 0xcc066a01
 218:	54000001 	strpl	r0, [r0], #-1
 21c:	01000000 	mrseq	r0, (UNDEF: 0)
 220:	0002a79c 	muleq	r2, ip, r7
 224:	69700800 	ldmdbvs	r0!, {fp}^
 228:	6a01006e 	bvs	403e8 <gpio_event_clear+0x4018c>
 22c:	00002c22 	andeq	r2, r0, r2, lsr #24
 230:	00009200 	andeq	r9, r0, r0, lsl #4
 234:	00008600 	andeq	r8, r0, r0, lsl #12
 238:	00ed0e00 	rsceq	r0, sp, r0, lsl #28
 23c:	02b70000 	adcseq	r0, r7, #0, 0
 240:	03050000 	movweq	r0, #20480	; 0x5000
 244:	00000058 	andeq	r0, r0, r8, asr r0
 248:	0001ec0a 	andeq	lr, r1, sl, lsl #24
 24c:	0005cc00 	andeq	ip, r5, r0, lsl #24
 250:	00026600 	andeq	r6, r2, r0, lsl #12
 254:	50010b00 	andpl	r0, r1, r0, lsl #22
 258:	00700c05 	rsbseq	r0, r0, r5, lsl #24
 25c:	010b2020 	tsteq	fp, r0, lsr #32
 260:	01f30351 	mvnseq	r0, r1, asr r3
 264:	0c0a0050 	stceq	0, cr0, [sl], {80}	; 0x50
 268:	52000002 	andpl	r0, r0, #2, 0
 26c:	9d000007 	stcls	0, cr0, [r0, #-28]	; 0xffffffe4
 270:	0b000002 	bleq	280 <.debug_info+0x280>
 274:	03055001 	movweq	r5, #20481	; 0x5001
 278:	0000007c 	andeq	r0, r0, ip, ror r0
 27c:	0551010b 	ldrbeq	r0, [r1, #-267]	; 0xfffffef5
 280:	00000003 	andeq	r0, r0, r3
 284:	52010b00 	andpl	r0, r1, #0, 22
 288:	00580305 	subseq	r0, r8, r5, lsl #6
 28c:	010b0000 	mrseq	r0, (UNDEF: 11)
 290:	6c080253 	sfmvs	f0, 4, [r8], {83}	; 0x53
 294:	007d020b 	rsbseq	r0, sp, fp, lsl #4
 298:	5001f303 	andpl	pc, r1, r3, lsl #6
 29c:	02100900 	andseq	r0, r0, #0, 18
 2a0:	075e0000 	ldrbeq	r0, [lr, -r0]
 2a4:	0f000000 	svceq	0x00000000
 2a8:	000002c3 	andeq	r0, r0, r3, asr #5
 2ac:	000002b7 			; <UNDEFINED> instruction: 0x000002b7
 2b0:	00002c10 	andeq	r2, r0, r0, lsl ip
 2b4:	11001200 	mrsne	r1, R8_usr
 2b8:	000002a7 	andeq	r0, r0, r7, lsr #5
 2bc:	8c080103 	stfhis	f0, [r8], {3}
 2c0:	11000002 	tstne	r0, r2
 2c4:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
 2c8:	0002d707 	andeq	sp, r2, r7, lsl #14
 2cc:	06640100 	strbteq	r0, [r4], -r0, lsl #2
 2d0:	00000178 	andeq	r0, r0, r8, ror r1
 2d4:	00000054 	andeq	r0, r0, r4, asr r0
 2d8:	03609c01 	cmneq	r0, #256	; 0x100
 2dc:	70080000 	andvc	r0, r8, r0
 2e0:	01006e69 	tsteq	r0, r9, ror #28
 2e4:	002c2264 	eoreq	r2, ip, r4, ror #4
 2e8:	00ef0000 	rsceq	r0, pc, r0
 2ec:	00e30000 	rsceq	r0, r3, r0
 2f0:	ed0e0000 	stc	0, cr0, [lr, #-0]
 2f4:	b7000000 	strlt	r0, [r0, -r0]
 2f8:	05000002 	streq	r0, [r0, #-2]
 2fc:	00004403 	andeq	r4, r0, r3, lsl #8
 300:	01980a00 	orrseq	r0, r8, r0, lsl #20
 304:	05cc0000 	strbeq	r0, [ip]
 308:	031f0000 	tsteq	pc, #0, 0
 30c:	010b0000 	mrseq	r0, (UNDEF: 11)
 310:	640c0550 	strvs	r0, [ip], #-1360	; 0xfffffab0
 314:	0b202000 	bleq	80831c <gpio_event_clear+0x8080c0>
 318:	f3035101 	vrhadd.u8	d5, d3, d1
 31c:	0a005001 	beq	14328 <gpio_event_clear+0x140cc>
 320:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
 324:	00000752 	andeq	r0, r0, r2, asr r7
 328:	00000356 	andeq	r0, r0, r6, asr r3
 32c:	0550010b 	ldrbeq	r0, [r0, #-267]	; 0xfffffef5
 330:	00007c03 	andeq	r7, r0, r3, lsl #24
 334:	51010b00 	tstpl	r1, r0, lsl #22
 338:	00000305 	andeq	r0, r0, r5, lsl #6
 33c:	010b0000 	mrseq	r0, (UNDEF: 11)
 340:	44030552 	strmi	r0, [r3], #-1362	; 0xfffffaae
 344:	0b000000 	bleq	34c <.debug_info+0x34c>
 348:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 34c:	7d020b66 	vstrvc	d0, [r2, #-408]	; 0xfffffe68
 350:	01f30300 	mvnseq	r0, r0, lsl #6
 354:	bc090050 	stclt	0, cr0, [r9], {80}	; 0x50
 358:	5e000001 	cdppl	0, 0, cr0, cr0, cr1, {0}
 35c:	00000007 	andeq	r0, r0, r7
 360:	00004807 	andeq	r4, r0, r7, lsl #16
 364:	065b0100 	ldrbeq	r0, [fp], -r0, lsl #2
 368:	00000148 	andeq	r0, r0, r8, asr #2
 36c:	00000030 	andeq	r0, r0, r0, lsr r0
 370:	03d29c01 	bicseq	r9, r2, #256	; 0x100
 374:	70080000 	andvc	r0, r8, r0
 378:	01006e69 	tsteq	r0, r9, ror #28
 37c:	002c2a5b 	eoreq	r2, ip, fp, asr sl
 380:	01440000 	mrseq	r0, (UNDEF: 68)
 384:	01400000 	mrseq	r0, (UNDEF: 64)
 388:	ed0e0000 	stc	0, cr0, [lr, #-0]
 38c:	e2000000 	and	r0, r0, #0, 0
 390:	05000003 	streq	r0, [r0, #-3]
 394:	00002803 	andeq	r2, r0, r3, lsl #16
 398:	01680a00 	cmneq	r8, r0, lsl #20
 39c:	07520000 	ldrbeq	r0, [r2, -r0]
 3a0:	03c80000 	biceq	r0, r8, #0, 0
 3a4:	010b0000 	mrseq	r0, (UNDEF: 11)
 3a8:	50030550 	andpl	r0, r3, r0, asr r5
 3ac:	0b000000 	bleq	3b4 <.debug_info+0x3b4>
 3b0:	03055101 	movweq	r5, #20737	; 0x5101
 3b4:	00000000 	andeq	r0, r0, r0
 3b8:	0552010b 	ldrbeq	r0, [r2, #-267]	; 0xfffffef5
 3bc:	00002803 	andeq	r2, r0, r3, lsl #16
 3c0:	53010b00 	movwpl	r0, #6912	; 0x1b00
 3c4:	005e0802 	subseq	r0, lr, r2, lsl #16
 3c8:	00016c09 	andeq	r6, r1, r9, lsl #24
 3cc:	00075e00 	andeq	r5, r7, r0, lsl #28
 3d0:	c30f0000 	movwgt	r0, #61440	; 0xf000
 3d4:	e2000002 	and	r0, r0, #2, 0
 3d8:	10000003 	andne	r0, r0, r3
 3dc:	0000002c 	andeq	r0, r0, ip, lsr #32
 3e0:	d211001a 	andsle	r0, r1, #26, 0
 3e4:	07000003 	streq	r0, [r0, -r3]
 3e8:	00000167 	andeq	r0, r0, r7, ror #2
 3ec:	18065501 	stmdane	r6, {r0, r8, sl, ip, lr}
 3f0:	30000001 	andcc	r0, r0, r1
 3f4:	01000000 	mrseq	r0, (UNDEF: 0)
 3f8:	0004599c 	muleq	r4, ip, r9
 3fc:	69700800 	ldmdbvs	r0!, {fp}^
 400:	5501006e 	strpl	r0, [r1, #-110]	; 0xffffff92
 404:	00002c2b 	andeq	r2, r0, fp, lsr #24
 408:	00016900 	andeq	r6, r1, r0, lsl #18
 40c:	00016500 	andeq	r6, r1, r0, lsl #10
 410:	00ed0e00 	rsceq	r0, sp, r0, lsl #28
 414:	04690000 	strbteq	r0, [r9], #-0
 418:	03050000 	movweq	r0, #20480	; 0x5000
 41c:	0000000c 	andeq	r0, r0, ip
 420:	0001380a 	andeq	r3, r1, sl, lsl #16
 424:	00075200 	andeq	r5, r7, r0, lsl #4
 428:	00044f00 	andeq	r4, r4, r0, lsl #30
 42c:	50010b00 	andpl	r0, r1, r0, lsl #22
 430:	00500305 	subseq	r0, r0, r5, lsl #6
 434:	010b0000 	mrseq	r0, (UNDEF: 11)
 438:	00030551 	andeq	r0, r3, r1, asr r5
 43c:	0b000000 	bleq	444 <.debug_info+0x444>
 440:	03055201 	movweq	r5, #20993	; 0x5201
 444:	0000000c 	andeq	r0, r0, ip
 448:	0253010b 	subseq	r0, r3, #-1073741822	; 0xc0000002
 44c:	09005808 	stmdbeq	r0, {r3, fp, ip, lr}
 450:	0000013c 	andeq	r0, r0, ip, lsr r1
 454:	0000075e 	andeq	r0, r0, lr, asr r7
 458:	02c30f00 	sbceq	r0, r3, #0, 30
 45c:	04690000 	strbteq	r0, [r9], #-0
 460:	2c100000 	ldccs	0, cr0, [r0], {-0}
 464:	1b000000 	blne	46c <.debug_info+0x46c>
 468:	04591100 	ldrbeq	r1, [r9], #-256	; 0xffffff00
 46c:	76070000 	strvc	r0, [r7], -r0
 470:	01000002 	tsteq	r0, r2
 474:	00f8064e 	rscseq	r0, r8, lr, asr #12
 478:	00200000 	eoreq	r0, r0, r0
 47c:	9c010000 	stcls	0, cr0, [r1], {-0}
 480:	000004b3 			; <UNDEFINED> instruction: 0x000004b3
 484:	6e697008 	cdpvs	0, 6, cr7, cr9, cr8, {0}
 488:	254e0100 	strbcs	r0, [lr, #-256]	; 0xffffff00
 48c:	0000002c 	andeq	r0, r0, ip, lsr #32
 490:	00000190 	muleq	r0, r0, r1
 494:	0000018a 	andeq	r0, r0, sl, lsl #3
 498:	00011012 	andeq	r1, r1, r2, lsl r0
 49c:	0005cc00 	andeq	ip, r5, r0, lsl #24
 4a0:	50010b00 	andpl	r0, r1, r0, lsl #22
 4a4:	00580c05 	subseq	r0, r8, r5, lsl #24
 4a8:	010b2020 	tsteq	fp, r0, lsr #32
 4ac:	01f30351 	mvnseq	r0, r1, asr r3
 4b0:	07000050 	smlsdeq	r0, r0, r0, r0
 4b4:	000002fb 	strdeq	r0, [r0], -fp
 4b8:	d8064301 	stmdale	r6, {r0, r8, r9, lr}
 4bc:	20000000 	andcs	r0, r0, r0
 4c0:	01000000 	mrseq	r0, (UNDEF: 0)
 4c4:	0004f89c 	muleq	r4, ip, r8
 4c8:	69700800 	ldmdbvs	r0!, {fp}^
 4cc:	4301006e 	movwmi	r0, #4206	; 0x106e
 4d0:	00002c24 	andeq	r2, r0, r4, lsr #24
 4d4:	0001c200 	andeq	ip, r1, r0, lsl #4
 4d8:	0001bc00 	andeq	fp, r1, r0, lsl #24
 4dc:	00f01200 	rscseq	r1, r0, r0, lsl #4
 4e0:	05cc0000 	strbeq	r0, [ip]
 4e4:	010b0000 	mrseq	r0, (UNDEF: 11)
 4e8:	4c0c0550 	cfstr32mi	mvfx0, [ip], {80}	; 0x50
 4ec:	0b202000 	bleq	8084f4 <gpio_event_clear+0x808298>
 4f0:	f3035101 	vrhadd.u8	d5, d3, d1
 4f4:	00005001 	andeq	r5, r0, r1
 4f8:	0000960c 	andeq	r9, r0, ip, lsl #12
 4fc:	05360100 	ldreq	r0, [r6, #-256]!	; 0xffffff00
 500:	00000025 	andeq	r0, r0, r5, lsr #32
 504:	00000070 	andeq	r0, r0, r0, ror r0
 508:	00000068 	andeq	r0, r0, r8, rrx
 50c:	05b79c01 	ldreq	r9, [r7, #3073]!	; 0xc01
 510:	55130000 	ldrpl	r0, [r3, #-0]
 514:	01000003 	tsteq	r0, r3
 518:	002c1a36 	eoreq	r1, ip, r6, lsr sl
 51c:	01f80000 	mvnseq	r0, r0
 520:	01ee0000 	mvneq	r0, r0
 524:	ed0e0000 	stc	0, cr0, [lr, #-0]
 528:	c7000000 	strgt	r0, [r0, -r0]
 52c:	05000005 	streq	r0, [r0, #-5]
 530:	00000003 	andeq	r0, r0, r3
 534:	007c1400 	rsbseq	r1, ip, r0, lsl #8
 538:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
 53c:	00002c0e 	andeq	r2, r0, lr, lsl #24
 540:	00023f00 	andeq	r3, r2, r0, lsl #30
 544:	00023d00 	andeq	r3, r2, r0, lsl #26
 548:	666f0d00 	strbtvs	r0, [pc], -r0, lsl #26
 54c:	3a010066 	bcc	406ec <gpio_event_clear+0x40490>
 550:	00002c0e 	andeq	r2, r0, lr, lsl #24
 554:	00025400 	andeq	r5, r2, r0, lsl #8
 558:	00025200 	andeq	r5, r2, r0, lsl #4
 55c:	00900a00 	addseq	r0, r0, r0, lsl #20
 560:	07460000 	strbeq	r0, [r6, -r0]
 564:	05740000 	ldrbeq	r0, [r4, #-0]!
 568:	010b0000 	mrseq	r0, (UNDEF: 11)
 56c:	080c0550 	stmdaeq	ip, {r4, r6, r8, sl}
 570:	002000b2 	strhteq	r0, [r0], -r2
 574:	0000c00a 	andeq	ip, r0, sl
 578:	00075200 	andeq	r5, r7, r0, lsl #4
 57c:	0005ad00 	andeq	sl, r5, r0, lsl #26
 580:	50010b00 	andpl	r0, r1, r0, lsl #22
 584:	000c0305 	andeq	r0, ip, r5, lsl #6
 588:	010b0000 	mrseq	r0, (UNDEF: 11)
 58c:	00030551 	andeq	r0, r3, r1, asr r5
 590:	0b000000 	bleq	598 <.debug_info+0x598>
 594:	03055201 	movweq	r5, #20993	; 0x5201
 598:	00000000 	andeq	r0, r0, r0
 59c:	0253010b 	subseq	r0, r3, #-1073741822	; 0xc0000002
 5a0:	020b3708 	andeq	r3, fp, #8, 14	; 0x200000
 5a4:	0305007d 	movweq	r0, #20605	; 0x507d
 5a8:	00000020 	andeq	r0, r0, r0, lsr #32
 5ac:	00c40900 	sbceq	r0, r4, r0, lsl #18
 5b0:	075e0000 	ldrbeq	r0, [lr, -r0]
 5b4:	0f000000 	svceq	0x00000000
 5b8:	000002c3 	andeq	r0, r0, r3, asr #5
 5bc:	000005c7 	andeq	r0, r0, r7, asr #11
 5c0:	00002c10 	andeq	r2, r0, r0, lsl ip
 5c4:	11000b00 	tstne	r0, r0, lsl #22
 5c8:	000005b7 			; <UNDEFINED> instruction: 0x000005b7
 5cc:	0000fa07 	andeq	pc, r0, r7, lsl #20
 5d0:	061e0100 	ldreq	r0, [lr], -r0, lsl #2
 5d4:	0000002c 	andeq	r0, r0, ip, lsr #32
 5d8:	00000044 	andeq	r0, r0, r4, asr #32
 5dc:	066d9c01 	strbteq	r9, [sp], -r1, lsl #24
 5e0:	e8130000 	ldmda	r3, {}	; <UNPREDICTABLE>
 5e4:	01000000 	mrseq	r0, (UNDEF: 0)
 5e8:	002c1c1e 	eoreq	r1, ip, lr, lsl ip
 5ec:	026b0000 	rsbeq	r0, fp, #0, 0
 5f0:	02670000 	rsbeq	r0, r7, #0, 0
 5f4:	70080000 	andvc	r0, r8, r0
 5f8:	01006e69 	tsteq	r0, r9, ror #28
 5fc:	002c2b1e 	eoreq	r2, ip, lr, lsl fp
 600:	028d0000 	addeq	r0, sp, #0, 0
 604:	02890000 	addeq	r0, r9, #0, 0
 608:	6f150000 	svcvs	0x00150000
 60c:	01006666 	tsteq	r0, r6, ror #12
 610:	002c0e29 	eoreq	r0, ip, r9, lsr #28
 614:	09110000 	ldmdbeq	r1, {}	; <UNPREDICTABLE>
 618:	00000044 	andeq	r0, r0, r4, asr #32
 61c:	0000072e 	andeq	r0, r0, lr, lsr #14
 620:	0000540a 	andeq	r5, r0, sl, lsl #8
 624:	00066d00 	andeq	r6, r6, r0, lsl #26
 628:	00063c00 	andeq	r3, r6, r0, lsl #24
 62c:	50010b00 	andpl	r0, r1, r0, lsl #22
 630:	0b007502 	bleq	1da40 <gpio_event_clear+0x1d7e4>
 634:	31045101 	tstcc	r4, r1, lsl #2
 638:	00240074 	eoreq	r0, r4, r4, ror r0
 63c:	00005809 	andeq	r5, r0, r9, lsl #16
 640:	00072e00 	andeq	r2, r7, r0, lsl #28
 644:	00640a00 	rsbeq	r0, r4, r0, lsl #20
 648:	066d0000 	strbteq	r0, [sp], -r0
 64c:	06630000 	strbteq	r0, [r3], -r0
 650:	010b0000 	mrseq	r0, (UNDEF: 11)
 654:	140c0550 	strne	r0, [ip], #-1360	; 0xfffffab0
 658:	0b2000b2 	bleq	800928 <gpio_event_clear+0x8006cc>
 65c:	40035101 	andmi	r5, r3, r1, lsl #2
 660:	0900243d 	stmdbeq	r0, {r0, r2, r3, r4, r5, sl, sp}
 664:	00000068 	andeq	r0, r0, r8, rrx
 668:	0000072e 	andeq	r0, r0, lr, lsr #14
 66c:	01411600 	cmpeq	r1, r0, lsl #12
 670:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
 674:	0000200d 	andeq	r2, r0, sp
 678:	00000c00 	andeq	r0, r0, r0, lsl #24
 67c:	c49c0100 	ldrgt	r0, [ip], #256	; 0x100
 680:	13000006 	movwne	r0, #6
 684:	000000e8 	andeq	r0, r0, r8, ror #1
 688:	5d201901 			; <UNDEFINED> instruction: 0x5d201901
 68c:	af000000 	svcge	0x00000000
 690:	ab000002 	blge	10 <.debug_info+0x10>
 694:	08000002 	stmdaeq	r0, {r1}
 698:	006c6176 	rsbeq	r6, ip, r6, ror r1
 69c:	2c2f1901 			; <UNDEFINED> instruction: 0x2c2f1901
 6a0:	d4000000 	strle	r0, [r0], #-0
 6a4:	d0000002 	andle	r0, r0, r2
 6a8:	12000002 	andne	r0, r0, #2, 0
 6ac:	00000028 	andeq	r0, r0, r8, lsr #32
 6b0:	000006c4 	andeq	r0, r0, r4, asr #13
 6b4:	0350010b 	cmpeq	r0, #-1073741822	; 0xc0000002
 6b8:	0b5001f3 	bleq	1400e8c <gpio_event_clear+0x1400c30>
 6bc:	f3035101 	vrhadd.u8	d5, d3, d1
 6c0:	00005101 	andeq	r5, r0, r1, lsl #2
 6c4:	00001516 	andeq	r1, r0, r6, lsl r5
 6c8:	0d160100 	ldfeqs	f0, [r6, #-0]
 6cc:	00000000 	andeq	r0, r0, r0
 6d0:	00000020 	andeq	r0, r0, r0, lsr #32
 6d4:	07279c01 	streq	r9, [r7, -r1, lsl #24]!
 6d8:	e8130000 	ldmda	r3, {}	; <UNPREDICTABLE>
 6dc:	01000000 	mrseq	r0, (UNDEF: 0)
 6e0:	07272116 			; <UNDEFINED> instruction: 0x07272116
 6e4:	02f90000 	rscseq	r0, r9, #0, 0
 6e8:	02f50000 	rscseq	r0, r5, #0, 0
 6ec:	76080000 	strvc	r0, [r8], -r0
 6f0:	01006c61 	tsteq	r0, r1, ror #24
 6f4:	002c3016 	eoreq	r3, ip, r6, lsl r0
 6f8:	031b0000 	tsteq	fp, #0, 0
 6fc:	03170000 	tsteq	r7, #0, 0
 700:	100a0000 	andne	r0, sl, r0
 704:	6a000000 	bvs	70c <.debug_info+0x70c>
 708:	16000007 	strne	r0, [r0], -r7
 70c:	0b000007 	bleq	730 <.debug_info+0x730>
 710:	74025001 	strvc	r5, [r2], #-1
 714:	1c120000 	ldcne	0, cr0, [r2], {-0}
 718:	76000000 	strvc	r0, [r0], -r0
 71c:	0b000007 	bleq	740 <.debug_info+0x740>
 720:	74025001 	strvc	r5, [r2], #-1
 724:	17000000 	strne	r0, [r0, -r0]
 728:	00072d04 	andeq	r2, r7, r4, lsl #26
 72c:	09191800 	ldmdbeq	r9, {fp, ip}
 730:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 734:	04000000 	streq	r0, [r0], #-0
 738:	8419066d 	ldrhi	r0, [r9], #-1645	; 0xfffff993
 73c:	84000000 	strhi	r0, [r0], #-0
 740:	04000000 	streq	r0, [r0], #-0
 744:	72190674 	andsvc	r0, r9, #116, 12	; 0x7400000
 748:	72000003 	andvc	r0, r0, #3, 0
 74c:	04000003 	streq	r0, [r0], #-3
 750:	c5190a78 	ldrgt	r0, [r9, #-2680]	; 0xfffff588
 754:	c5000002 	strgt	r0, [r0, #-2]
 758:	04000002 	streq	r0, [r0], #-2
 75c:	07190524 	ldreq	r0, [r9, -r4, lsr #10]
 760:	07000001 	streq	r0, [r0, -r1]
 764:	04000001 	streq	r0, [r0], #-1
 768:	7819065f 	ldmdavc	r9, {r0, r1, r2, r3, r4, r6, r9, sl}
 76c:	78000003 	stmdavc	r0, {r0, r1}
 770:	04000003 	streq	r0, [r0], #-3
 774:	1a190a79 	bne	6429ec <gpio_event_clear+0x642790>
 778:	1a000000 	bne	8 <.debug_info+0x8>
 77c:	04000000 	streq	r0, [r0], #-0
 780:	Address 0x0000000000000780 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_event_clear+0x2bfe50>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01040400 	tsteq	r4, r0, lsl #8
  2c:	0b0b0b3e 	bleq	2c2d2c <gpio_event_clear+0x2c2ad0>
  30:	0b3a1349 	bleq	e84d5c <gpio_event_clear+0xe84b00>
  34:	0b390b3b 	bleq	e42d28 <gpio_event_clear+0xe42acc>
  38:	00001301 	andeq	r1, r0, r1, lsl #6
  3c:	03002805 	movweq	r2, #2053	; 0x805
  40:	000b1c0e 	andeq	r1, fp, lr, lsl #24
  44:	00280600 	eoreq	r0, r8, r0, lsl #12
  48:	061c0e03 	ldreq	r0, [ip], -r3, lsl #28
  4c:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  50:	03193f01 	tsteq	r9, #1, 30
  54:	3b0b3a0e 	blcc	2ce894 <gpio_event_clear+0x2ce638>
  58:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  5c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  60:	97184006 	ldrls	r4, [r8, -r6]
  64:	13011942 	movwne	r1, #6466	; 0x1942
  68:	05080000 	streq	r0, [r8, #-0]
  6c:	3a080300 	bcc	200c74 <gpio_event_clear+0x200a18>
  70:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  74:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  78:	1742b717 	smlaldne	fp, r2, r7, r7
  7c:	89090000 	stmdbhi	r9, {}	; <UNPREDICTABLE>
  80:	11000182 	smlabbne	r0, r2, r1, r0
  84:	00133101 	andseq	r3, r3, r1, lsl #2
  88:	82890a00 	addhi	r0, r9, #0, 20
  8c:	01110101 	tsteq	r1, r1, lsl #2
  90:	13011331 	movwne	r1, #4913	; 0x1331
  94:	8a0b0000 	bhi	2c009c <gpio_event_clear+0x2bfe40>
  98:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
  9c:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
  a0:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
  a4:	03193f01 	tsteq	r9, #1, 30
  a8:	3b0b3a0e 	blcc	2ce8e8 <gpio_event_clear+0x2ce68c>
  ac:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  b0:	11134919 	tstne	r3, r9, lsl r9
  b4:	40061201 	andmi	r1, r6, r1, lsl #4
  b8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  bc:	00001301 	andeq	r1, r0, r1, lsl #6
  c0:	0300340d 	movweq	r3, #1037	; 0x40d
  c4:	3b0b3a08 	blcc	2ce8ec <gpio_event_clear+0x2ce690>
  c8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  cc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  d0:	00001742 	andeq	r1, r0, r2, asr #14
  d4:	0300340e 	movweq	r3, #1038	; 0x40e
  d8:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
  dc:	00180219 	andseq	r0, r8, r9, lsl r2
  e0:	01010f00 	tsteq	r1, r0, lsl #30
  e4:	13011349 	movwne	r1, #4937	; 0x1349
  e8:	21100000 	tstcs	r0, r0
  ec:	2f134900 	svccs	0x00134900
  f0:	1100000b 	tstne	r0, fp
  f4:	13490026 	movtne	r0, #36902	; 0x9026
  f8:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
  fc:	11010182 	smlabbne	r1, r2, r1, r0
 100:	00133101 	andseq	r3, r3, r1, lsl #2
 104:	00051300 	andeq	r1, r5, r0, lsl #6
 108:	0b3a0e03 	bleq	e8391c <gpio_event_clear+0xe836c0>
 10c:	0b390b3b 	bleq	e42e00 <gpio_event_clear+0xe42ba4>
 110:	17021349 	strne	r1, [r2, -r9, asr #6]
 114:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 118:	00341400 	eorseq	r1, r4, r0, lsl #8
 11c:	0b3a0e03 	bleq	e83930 <gpio_event_clear+0xe836d4>
 120:	0b390b3b 	bleq	e42e14 <gpio_event_clear+0xe42bb8>
 124:	17021349 	strne	r1, [r2, -r9, asr #6]
 128:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 12c:	00341500 	eorseq	r1, r4, r0, lsl #10
 130:	0b3a0803 	bleq	e82144 <gpio_event_clear+0xe81ee8>
 134:	0b390b3b 	bleq	e42e28 <gpio_event_clear+0xe42bcc>
 138:	0b1c1349 	bleq	704e64 <gpio_event_clear+0x704c08>
 13c:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
 140:	3a0e0301 	bcc	380d4c <gpio_event_clear+0x380af0>
 144:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 148:	1119270b 	tstne	r9, fp, lsl #14
 14c:	40061201 	andmi	r1, r6, r1, lsl #4
 150:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 154:	00001301 	andeq	r1, r0, r1, lsl #6
 158:	0b000f17 	bleq	3dbc <gpio_event_clear+0x3b60>
 15c:	0013490b 	andseq	r4, r3, fp, lsl #18
 160:	00351800 	eorseq	r1, r5, r0, lsl #16
 164:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
 168:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 16c:	030e6e19 	movweq	r6, #60953	; 0xee19
 170:	3b0b3a0e 	blcc	2ce9b0 <gpio_event_clear+0x2ce754>
 174:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000025c 	andeq	r0, r0, ip, asr r2
   8:	0000026f 	andeq	r0, r0, pc, ror #4
   c:	6f500001 	svcvs	0x00500001
  10:	8c000002 	stchi	0, cr0, [r0], {2}
  14:	01000002 	tsteq	r0, r2
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  2c:	00000220 	andeq	r0, r0, r0, lsr #4
  30:	0000022c 	andeq	r0, r0, ip, lsr #4
  34:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  38:	30000002 	andcc	r0, r0, r2
  3c:	04000002 	streq	r0, [r0], #-2
  40:	5001f300 	andpl	pc, r1, r0, lsl #6
  44:	0002309f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
  48:	00023b00 	andeq	r3, r2, r0, lsl #22
  4c:	50000100 	andpl	r0, r0, r0, lsl #2
  50:	0000023b 	andeq	r0, r0, fp, lsr r2
  54:	0000024c 	andeq	r0, r0, ip, asr #4
  58:	4c540001 	mrrcmi	0, 0, r0, r4, cr1
  5c:	5c000002 	stcpl	0, cr0, [r0], {2}
  60:	04000002 	streq	r0, [r0], #-2
  64:	5001f300 	andpl	pc, r1, r0, lsl #6
  68:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  6c:	00000000 	andeq	r0, r0, r0
  70:	4c000000 	stcmi	0, cr0, [r0], {-0}
  74:	5c000002 	stcpl	0, cr0, [r0], {2}
  78:	01000002 	tsteq	r0, r2
  7c:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  90:	01cc0000 	biceq	r0, ip, r0
  94:	01e80000 	mvneq	r0, r0
  98:	00010000 	andeq	r0, r1, r0
  9c:	0001e850 	andeq	lr, r1, r0, asr r8
  a0:	0001eb00 	andeq	lr, r1, r0, lsl #22
  a4:	51000100 	mrspl	r0, (UNDEF: 16)
  a8:	000001eb 	andeq	r0, r0, fp, ror #3
  ac:	000001f4 	strdeq	r0, [r0], -r4
  b0:	01f30004 	mvnseq	r0, r4
  b4:	01f49f50 	mvnseq	r9, r0, asr pc
  b8:	02080000 	andeq	r0, r8, #0, 0
  bc:	00010000 	andeq	r0, r1, r0
  c0:	00020850 	andeq	r0, r2, r0, asr r8
  c4:	00020b00 	andeq	r0, r2, r0, lsl #22
  c8:	91000200 	mrsls	r0, R8_usr
  cc:	00020b68 	andeq	r0, r2, r8, ror #22
  d0:	00022000 	andeq	r2, r2, r0
  d4:	f3000400 	vshl.u8	d0, d0, d0
  d8:	009f5001 	addseq	r5, pc, r1
	...
  ec:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
  f0:	94000001 	strls	r0, [r0], #-1
  f4:	01000001 	tsteq	r0, r1
  f8:	01945000 	orrseq	r5, r4, r0
  fc:	01970000 	orrseq	r0, r7, r0
 100:	00010000 	andeq	r0, r1, r0
 104:	00019751 	andeq	r9, r1, r1, asr r7
 108:	0001a000 	andeq	sl, r1, r0
 10c:	f3000400 	vshl.u8	d0, d0, d0
 110:	a09f5001 	addsge	r5, pc, r1
 114:	b4000001 	strlt	r0, [r0], #-1
 118:	01000001 	tsteq	r0, r1
 11c:	01b45000 			; <UNDEFINED> instruction: 0x01b45000
 120:	01b70000 			; <UNDEFINED> instruction: 0x01b70000
 124:	00020000 	andeq	r0, r2, r0
 128:	01b76891 			; <UNDEFINED> instruction: 0x01b76891
 12c:	01cc0000 	biceq	r0, ip, r0
 130:	00040000 	andeq	r0, r4, r0
 134:	9f5001f3 	svcls	0x005001f3
	...
 144:	00000148 	andeq	r0, r0, r8, asr #2
 148:	00000164 	andeq	r0, r0, r4, ror #2
 14c:	64500001 	ldrbvs	r0, [r0], #-1
 150:	78000001 	stmdavc	r0, {r0}
 154:	04000001 	streq	r0, [r0], #-1
 158:	5001f300 	andpl	pc, r1, r0, lsl #6
 15c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 168:	00011800 	andeq	r1, r1, r0, lsl #16
 16c:	00013400 	andeq	r3, r1, r0, lsl #8
 170:	50000100 	andpl	r0, r0, r0, lsl #2
 174:	00000134 	andeq	r0, r0, r4, lsr r1
 178:	00000148 	andeq	r0, r0, r8, asr #2
 17c:	01f30004 	mvnseq	r0, r4
 180:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 190:	000000f8 	strdeq	r0, [r0], -r8
 194:	0000010c 	andeq	r0, r0, ip, lsl #2
 198:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 19c:	0f000001 	svceq	0x00000001
 1a0:	01000001 	tsteq	r0, r1
 1a4:	010f5100 	mrseq	r5, (UNDEF: 31)
 1a8:	01180000 	tsteq	r8, r0
 1ac:	00040000 	andeq	r0, r4, r0
 1b0:	9f5001f3 	svcls	0x005001f3
	...
 1c0:	00d80000 	sbcseq	r0, r8, r0
 1c4:	00ec0000 	rsceq	r0, ip, r0
 1c8:	00010000 	andeq	r0, r1, r0
 1cc:	0000ec50 	andeq	lr, r0, r0, asr ip
 1d0:	0000ef00 	andeq	lr, r0, r0, lsl #30
 1d4:	51000100 	mrspl	r0, (UNDEF: 16)
 1d8:	000000ef 	andeq	r0, r0, pc, ror #1
 1dc:	000000f8 	strdeq	r0, [r0], -r8
 1e0:	01f30004 	mvnseq	r0, r4
 1e4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 1f8:	00000070 	andeq	r0, r0, r0, ror r0
 1fc:	0000008c 	andeq	r0, r0, ip, lsl #1
 200:	8c500001 	mrrchi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 204:	94000000 	strls	r0, [r0], #-0
 208:	01000000 	mrseq	r0, (UNDEF: 0)
 20c:	00945400 	addseq	r5, r4, r0, lsl #8
 210:	00a40000 	adceq	r0, r4, r0
 214:	00040000 	andeq	r0, r4, r0
 218:	9f5001f3 	svcls	0x005001f3
 21c:	000000a4 	andeq	r0, r0, r4, lsr #1
 220:	000000bc 	strheq	r0, [r0], -ip
 224:	bc500001 	mrrclt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 228:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 22c:	04000000 	streq	r0, [r0], #-0
 230:	5001f300 	andpl	pc, r1, r0, lsl #6
 234:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 238:	00000000 	andeq	r0, r0, r0
 23c:	90000000 	andls	r0, r0, r0
 240:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
 244:	01000000 	mrseq	r0, (UNDEF: 0)
 248:	00005000 	andeq	r5, r0, r0
	...
 254:	00000094 	muleq	r0, r4, r0
 258:	000000a4 	andeq	r0, r0, r4, lsr #1
 25c:	00540001 	subseq	r0, r4, r1
	...
 268:	2c000000 	stccs	0, cr0, [r0], {-0}
 26c:	43000000 	movwmi	r0, #0
 270:	01000000 	mrseq	r0, (UNDEF: 0)
 274:	00435000 	subeq	r5, r3, r0
 278:	00700000 	rsbseq	r0, r0, r0
 27c:	00010000 	andeq	r0, r1, r0
 280:	00000055 	andeq	r0, r0, r5, asr r0
	...
 28c:	00002c00 	andeq	r2, r0, r0, lsl #24
 290:	00004300 	andeq	r4, r0, r0, lsl #6
 294:	51000100 	mrspl	r0, (UNDEF: 16)
 298:	00000043 	andeq	r0, r0, r3, asr #32
 29c:	00000070 	andeq	r0, r0, r0, ror r0
 2a0:	00540001 	subseq	r0, r4, r1
	...
 2ac:	20000000 	andcs	r0, r0, r0
 2b0:	27000000 	strcs	r0, [r0, -r0]
 2b4:	01000000 	mrseq	r0, (UNDEF: 0)
 2b8:	00275000 	eoreq	r5, r7, r0
 2bc:	002c0000 	eoreq	r0, ip, r0
 2c0:	00040000 	andeq	r0, r4, r0
 2c4:	9f5001f3 	svcls	0x005001f3
	...
 2d4:	00000020 	andeq	r0, r0, r0, lsr #32
 2d8:	00000027 	andeq	r0, r0, r7, lsr #32
 2dc:	27510001 	ldrbcs	r0, [r1, -r1]
 2e0:	2c000000 	stccs	0, cr0, [r0], {-0}
 2e4:	04000000 	streq	r0, [r0], #-0
 2e8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 2ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 2fc:	00000f00 	andeq	r0, r0, r0, lsl #30
 300:	50000100 	andpl	r0, r0, r0, lsl #2
 304:	0000000f 	andeq	r0, r0, pc
 308:	00000020 	andeq	r0, r0, r0, lsr #32
 30c:	00540001 	subseq	r0, r4, r1
	...
 31c:	0f000000 	svceq	0x00000000
 320:	01000000 	mrseq	r0, (UNDEF: 0)
 324:	000f5100 	andeq	r5, pc, r0, lsl #2
 328:	00200000 	eoreq	r0, r0, r0
 32c:	00010000 	andeq	r0, r1, r0
 330:	00000055 	andeq	r0, r0, r5, asr r0
 334:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000028c 	andeq	r0, r0, ip, lsl #5
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000021c 	andeq	r0, r0, ip, lsl r2
   4:	00770003 	rsbseq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7733322d 	ldrvc	r3, [r3, -sp, lsr #4]!
  38:	2f2f6e69 	svccs	0x002f6e69
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	67000065 	strvs	r0, [r0, -r5, rrx]
  4c:	2d6f6970 			; <UNDEFINED> instruction: 0x2d6f6970
  50:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  54:	00000063 	andeq	r0, r0, r3, rrx
  58:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  5c:	00682e6f 	rsbeq	r2, r8, pc, ror #28
  60:	72000001 	andvc	r0, r0, #1, 0
  64:	692d6970 	pushvs	{r4, r5, r6, r8, fp, sp, lr}
  68:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  6c:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
  70:	00682e73 	rsbeq	r2, r8, r3, ror lr
  74:	72000001 	andvc	r0, r0, #1, 0
  78:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  7c:	00000100 	andeq	r0, r0, r0, lsl #2
  80:	00350500 	eorseq	r0, r5, r0, lsl #10
  84:	00000205 	andeq	r0, r0, r5, lsl #4
  88:	15030000 	strne	r0, [r3, #-0]
  8c:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  90:	05670605 	strbeq	r0, [r7, #-1541]!	; 0xfffff9fb
  94:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
  98:	01052e05 	tsteq	r5, r5, lsl #28
  9c:	06340567 	ldrteq	r0, [r4], -r7, ror #10
  a0:	0501062f 	streq	r0, [r1, #-1583]	; 0xfffff9d1
  a4:	052f0605 	streq	r0, [pc, #-1541]!	; fffffaa7 <gpio_event_clear+0xfffff84b>
  a8:	052f0601 	streq	r0, [pc, #-1537]!	; fffffaaf <gpio_event_clear+0xfffff853>
  ac:	05310630 	ldreq	r0, [r1, #-1584]!	; 0xfffff9d0
  b0:	07051305 	streq	r1, [r5, -r5, lsl #6]
  b4:	30050106 	andcc	r0, r5, r6, lsl #2
  b8:	06050549 	streq	r0, [r5], -r9, asr #10
  bc:	33832f6a 	orrcc	r2, r3, #424	; 0x1a8
  c0:	01056913 	tsteq	r5, r3, lsl r9
  c4:	24052f06 	strcs	r2, [r5], #-3846	; 0xfffff0fa
  c8:	01065206 	tsteq	r6, r6, lsl #4
  cc:	4b060505 	blmi	1814e8 <gpio_event_clear+0x18128c>
  d0:	04020001 	streq	r0, [r2], #-1
  d4:	02008202 	andeq	r8, r0, #536870912	; 0x20000000
  d8:	00010204 	andeq	r0, r1, r4, lsl #4
  dc:	14020402 	strne	r0, [r2], #-1026	; 0xfffffbfe
  e0:	02001805 	andeq	r1, r0, #327680	; 0x50000
  e4:	01060204 	tsteq	r6, r4, lsl #4
  e8:	02040200 	andeq	r0, r4, #0, 4
  ec:	0005052e 	andeq	r0, r5, lr, lsr #10
  f0:	06020402 	streq	r0, [r2], -r2, lsl #8
  f4:	000e052f 	andeq	r0, lr, pc, lsr #10
  f8:	06020402 	streq	r0, [r2], -r2, lsl #8
  fc:	00050501 	andeq	r0, r5, r1, lsl #10
 100:	06020402 	streq	r0, [r2], -r2, lsl #8
 104:	0015052f 	andseq	r0, r5, pc, lsr #10
 108:	06020402 	streq	r0, [r2], -r2, lsl #8
 10c:	00010501 	andeq	r0, r1, r1, lsl #10
 110:	2f020402 	svccs	0x00020402
 114:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 118:	61060104 	tstvs	r6, r4, lsl #2
 11c:	01040200 	mrseq	r0, R12_usr
 120:	04020001 	streq	r0, [r2], #-1
 124:	00ba0601 	adcseq	r0, sl, r1, lsl #12
 128:	06010402 	streq	r0, [r1], -r2, lsl #8
 12c:	0329052e 			; <UNDEFINED> instruction: 0x0329052e
 130:	0505ba0c 	streq	fp, [r5, #-2572]	; 0xfffff5f4
 134:	06070513 			; <UNDEFINED> instruction: 0x06070513
 138:	49290501 	stmdbmi	r9!, {r0, r8, sl}
 13c:	31060505 	tstcc	r6, r5, lsl #10
 140:	01054a06 	tsteq	r5, r6, lsl #20
 144:	062a052f 	strteq	r0, [sl], -pc, lsr #10
 148:	13050551 	movwne	r0, #21841	; 0x5551
 14c:	01060705 	tsteq	r6, r5, lsl #14
 150:	05492a05 	strbeq	r2, [r9, #-2565]	; 0xfffff5fb
 154:	06310605 	ldrteq	r0, [r1], -r5, lsl #12
 158:	2f01054a 	svccs	0x0001054a
 15c:	4d063005 	stcmi	0, cr3, [r6, #-20]	; 0xffffffec
 160:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 164:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 168:	05054930 	streq	r4, [r5, #-2352]	; 0xfffff6d0
 16c:	06013106 	streq	r3, [r1], -r6, lsl #2
 170:	052e0682 	streq	r0, [lr, #-1666]!	; 0xfffff97e
 174:	0505852f 	streq	r8, [r5, #-1327]	; 0xfffffad1
 178:	06070513 			; <UNDEFINED> instruction: 0x06070513
 17c:	492f0501 	stmdbmi	pc!, {r0, r8, sl}	; <UNPREDICTABLE>
 180:	31060505 	tstcc	r6, r5, lsl #10
 184:	06820601 	streq	r0, [r2], r1, lsl #12
 188:	8827052e 	stmdahi	r7!, {r1, r2, r3, r5, r8, sl}
 18c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 190:	0d056706 	stceq	7, cr6, [r5, #-24]	; 0xffffffe8
 194:	07050106 	streq	r0, [r5, -r6, lsl #2]
 198:	0609052e 	streq	r0, [r9], -lr, lsr #10
 19c:	1305054b 	movwne	r0, #21835	; 0x554b
 1a0:	01052e06 	tsteq	r5, r6, lsl #28
 1a4:	0609052f 	streq	r0, [r9], -pc, lsr #10
 1a8:	9e060148 	adflssm	f0, f6, #0.0
 1ac:	27052e06 	strcs	r2, [r5, -r6, lsl #28]
 1b0:	050106a2 	streq	r0, [r1, #-1698]	; 0xfffff95e
 1b4:	05670605 	strbeq	r0, [r7, #-1541]!	; 0xfffff9fb
 1b8:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 1bc:	09052e07 	stmdbeq	r5, {r0, r1, r2, r9, sl, fp, sp}
 1c0:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 1c4:	052e0613 	streq	r0, [lr, #-1555]!	; 0xfffff9ed
 1c8:	09052f01 	stmdbeq	r5, {r0, r8, r9, sl, fp, sp}
 1cc:	06014806 	streq	r4, [r1], -r6, lsl #16
 1d0:	052e069e 	streq	r0, [lr, #-1694]!	; 0xfffff962
 1d4:	0505a627 	streq	sl, [r5, #-1575]	; 0xfffff9d9
 1d8:	06070513 			; <UNDEFINED> instruction: 0x06070513
 1dc:	4b100501 	blmi	4015e8 <gpio_event_clear+0x40138c>
 1e0:	05330105 	ldreq	r0, [r3, #-261]!	; 0xfffffefb
 1e4:	2e790327 	cdpcs	3, 7, cr0, cr9, cr7, {1}
 1e8:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 1ec:	0613052f 	ldreq	r0, [r3], -pc, lsr #10
 1f0:	4a2d0501 	bmi	b415fc <gpio_event_clear+0xb413a0>
 1f4:	052e0e05 	streq	r0, [lr, #-3589]!	; 0xfffff1fb
 1f8:	2f2f0605 	svccs	0x002f0605
 1fc:	01060c05 	tsteq	r6, r5, lsl #24
 200:	052f0105 	streq	r0, [pc, #-261]!	; 103 <.debug_line+0x103>
 204:	054d0625 	strbeq	r0, [sp, #-1573]	; 0xfffff9db
 208:	07051305 	streq	r1, [r5, -r5, lsl #6]
 20c:	25050106 	strcs	r0, [r5, #-262]	; 0xfffffefa
 210:	06050549 	streq	r0, [r5], -r9, asr #10
 214:	05832f4d 	streq	r2, [r3, #3917]	; 0xf4d
 218:	022f0601 	eoreq	r0, pc, #1048576	; 0x100000
 21c:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
   8:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
   c:	7261625f 	rsbvc	r6, r1, #-268435451	; 0xf0000005
  10:	72656972 	rsbvc	r6, r5, #1867776	; 0x1c8000
  14:	33726f00 	cmncc	r2, #0, 30
  18:	75700032 	ldrbvc	r0, [r0, #-50]!	; 0xffffffce
  1c:	00323374 	eorseq	r3, r2, r4, ror r3
  20:	4f495047 	svcmi	0x00495047
  24:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  28:	50470030 	subpl	r0, r7, r0, lsr r0
  2c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  30:	0031544e 	eorseq	r5, r1, lr, asr #8
  34:	4f495047 	svcmi	0x00495047
  38:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  3c:	50470032 	subpl	r0, r7, r2, lsr r0
  40:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  44:	0033544e 	eorseq	r5, r3, lr, asr #8
  48:	6f697067 	svcvs	0x00697067
  4c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  50:	7973615f 	ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
  54:	725f636e 	subsvc	r6, pc, #-1207959551	; 0xb8000001
  58:	6e697369 	cdpvs	3, 6, cr7, cr9, cr9, {3}
  5c:	64655f67 	strbtvs	r5, [r5], #-3943	; 0xfffff099
  60:	44006567 	strmi	r6, [r0], #-1383	; 0xfffffa99
  64:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
  68:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
  6c:	5f735152 	svcpl	0x00735152
  70:	68730032 	ldmdavs	r3!, {r1, r4, r5}^
  74:	2074726f 	rsbscs	r7, r4, pc, ror #4
  78:	00746e69 	rsbseq	r6, r4, r9, ror #28
  7c:	646e6570 	strbtvs	r6, [lr], #-1392	; 0xfffffa90
  80:	00676e69 	rsbeq	r6, r7, r9, ror #28
  84:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
  88:	49460032 	stmdbmi	r6, {r1, r4, r5}^
  8c:	6f635f51 	svcvs	0x00635f51
  90:	6f72746e 	svcvs	0x0072746e
  94:	7369006c 	cmnvc	r9, #108, 0	; 0x6c
  98:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
  9c:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
  a0:	50470074 	subpl	r0, r7, r4, ror r0
  a4:	4c5f4f49 	mrrcmi	15, 4, r4, pc, cr9	; <UNPREDICTABLE>
  a8:	445f574f 	ldrbmi	r5, [pc], #-1871	; b0 <.debug_str+0xb0>
  ac:	43455445 	movtmi	r5, #21573	; 0x5445
  b0:	69730054 	ldmdbvs	r3!, {r2, r4, r6}^
  b4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  b8:	61686320 	cmnvs	r8, r0, lsr #6
  bc:	70670072 	rsbvc	r0, r7, r2, ror r0
  c0:	655f6f69 	ldrbvs	r6, [pc, #-3945]	; fffff15f <gpio_event_clear+0xffffef03>
  c4:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  c8:	6f6c5f65 	svcvs	0x006c5f65
  cc:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  d0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  d4:	6f6c2067 	svcvs	0x006c2067
  d8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  dc:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  e0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e8:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
  ec:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  f0:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  f4:	5f4e4f49 	svcpl	0x004e4f49
  f8:	7067005f 	rsbvc	r0, r7, pc, asr r0
  fc:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 100:	735f746e 	cmpvc	pc, #1845493760	; 0x6e000000
 104:	63007465 	movwvs	r7, #1125	; 0x465
 108:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 10c:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
 110:	00746f6f 	rsbseq	r6, r4, pc, ror #30
 114:	4f495047 	svcmi	0x00495047
 118:	5349525f 	movtpl	r5, #37471	; 0x925f
 11c:	5f474e49 	svcpl	0x00474e49
 120:	45474445 	strbmi	r4, [r7, #-1093]	; 0xfffffbbb
 124:	616e4500 	cmnvs	lr, r0, lsl #10
 128:	5f656c62 	svcpl	0x00656c62
 12c:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 130:	4500315f 	strmi	r3, [r0, #-351]	; 0xfffffea1
 134:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 138:	52495f65 	subpl	r5, r9, #404	; 0x194
 13c:	325f7351 	subscc	r7, pc, #1140850689	; 0x44000001
 140:	33524f00 	cmpcc	r2, #0, 30
 144:	6e750032 	mrcvs	0, 3, r0, cr5, cr2, {1}
 148:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 14c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 150:	00726168 	rsbseq	r6, r2, r8, ror #2
 154:	61736944 	cmnvs	r3, r4, asr #18
 158:	5f656c62 	svcpl	0x00656c62
 15c:	69736142 	ldmdbvs	r3!, {r1, r6, r8, sp, lr}^
 160:	52495f63 	subpl	r5, r9, #396	; 0x18c
 164:	67007351 	smlsdvs	r0, r1, r3, r7
 168:	5f6f6970 	svcpl	0x006f6970
 16c:	5f746e69 	svcpl	0x00746e69
 170:	6e797361 	cdpvs	3, 7, cr7, cr9, cr1, {3}
 174:	61665f63 	cmnvs	r6, r3, ror #30
 178:	6e696c6c 	cdpvs	12, 6, cr6, cr9, cr12, {3}
 17c:	64655f67 	strbtvs	r5, [r5], #-3943	; 0xfffff099
 180:	47006567 	strmi	r6, [r0, -r7, ror #10]
 184:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 188:	31203939 			; <UNDEFINED> instruction: 0x31203939
 18c:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
 190:	30322031 	eorscc	r2, r2, r1, lsr r0
 194:	38303132 	ldmdacc	r0!, {r1, r4, r5, r8, ip, sp}
 198:	28203432 	stmdacs	r0!, {r1, r4, r5, sl, ip, sp}
 19c:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 1a0:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 1a4:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 1a8:	613d7570 	teqvs	sp, r0, ror r5
 1ac:	31316d72 	teqcc	r1, r2, ror sp
 1b0:	7a6a3637 	bvc	1a8da94 <gpio_event_clear+0x1a8d838>
 1b4:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1b8:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 1bc:	613d656e 	teqvs	sp, lr, ror #10
 1c0:	31316d72 	teqcc	r1, r2, ror sp
 1c4:	7a6a3637 	bvc	1a8daa8 <gpio_event_clear+0x1a8d84c>
 1c8:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1cc:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 1d0:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 1d4:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 1d8:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 1dc:	616d2d20 	cmnvs	sp, r0, lsr #26
 1e0:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1e4:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1e8:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1ec:	6b36766d 	blvs	d9dba8 <gpio_event_clear+0xd9d94c>
 1f0:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1f4:	20626467 	rsbcs	r6, r2, r7, ror #8
 1f8:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1fc:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 200:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 204:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 208:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 20c:	61747365 	cmnvs	r4, r5, ror #6
 210:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 214:	50470067 	subpl	r0, r7, r7, rrx
 218:	485f4f49 	ldmdami	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
 21c:	5f484749 	svcpl	0x00484749
 220:	45544544 	ldrbmi	r4, [r4, #-1348]	; 0xfffffabc
 224:	6c005443 	cfstrsvs	mvf5, [r0], {67}	; 0x43
 228:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 22c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 230:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 234:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 238:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 23c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 240:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 244:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 248:	4700746e 	strmi	r7, [r0, -lr, ror #8]
 24c:	5f4f4950 	svcpl	0x004f4950
 250:	45534142 	ldrbmi	r4, [r3, #-322]	; 0xfffffebe
 254:	6f687300 	svcvs	0x00687300
 258:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 25c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 260:	2064656e 	rsbcs	r6, r4, lr, ror #10
 264:	00746e69 	rsbseq	r6, r4, r9, ror #28
 268:	5f515249 	svcpl	0x00515249
 26c:	646e6570 	strbtvs	r6, [lr], #-1392	; 0xfffffa90
 270:	5f676e69 	svcpl	0x00676e69
 274:	70670032 	rsbvc	r0, r7, r2, lsr r0
 278:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 27c:	665f746e 	ldrbvs	r7, [pc], -lr, ror #8
 280:	696c6c61 	stmdbvs	ip!, {r0, r5, r6, sl, fp, sp, lr}^
 284:	655f676e 	ldrbvs	r6, [pc, #-1902]	; fffffb1e <gpio_event_clear+0xfffff8c2>
 288:	00656764 	rsbeq	r6, r5, r4, ror #14
 28c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 290:	6f682f00 	svcvs	0x00682f00
 294:	652f656d 	strvs	r6, [pc, #-1389]!	; fffffd2f <gpio_event_clear+0xfffffad3>
 298:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0xfffff892
 29c:	6c632f72 	stclvs	15, cr2, [r3], #-456	; 0xfffffe38
 2a0:	2f737361 	svccs	0x00737361
 2a4:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
 2a8:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
 2ac:	6e697733 	mcrvs	7, 3, r7, cr9, cr3, {1}
 2b0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 2b4:	732f6970 			; <UNDEFINED> instruction: 0x732f6970
 2b8:	66666174 			; <UNDEFINED> instruction: 0x66666174
 2bc:	6972702d 	ldmdbvs	r2!, {r0, r2, r3, r5, ip, sp, lr}^
 2c0:	65746176 	ldrbvs	r6, [r4, #-374]!	; 0xfffffe8a
 2c4:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 2c8:	006b746e 	rsbeq	r7, fp, lr, ror #8
 2cc:	6f697067 	svcvs	0x00697067
 2d0:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
 2d4:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
 2d8:	5f6f6970 	svcpl	0x006f6970
 2dc:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 2e0:	685f656c 	ldmdavs	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 2e4:	6e695f69 	cdpvs	15, 6, cr5, cr9, cr9, {3}
 2e8:	70670074 	rsbvc	r0, r7, r4, ror r0
 2ec:	655f6f69 	ldrbvs	r6, [pc, #-3945]	; fffff38b <gpio_event_clear+0xfffff12f>
 2f0:	746e6576 	strbtvc	r6, [lr], #-1398	; 0xfffffa8a
 2f4:	656c635f 	strbvs	r6, [ip, #-863]!	; 0xfffffca1
 2f8:	67007261 	strvs	r7, [r0, -r1, ror #4]
 2fc:	5f6f6970 	svcpl	0x006f6970
 300:	5f746e69 	svcpl	0x00746e69
 304:	69736972 	ldmdbvs	r3!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 308:	655f676e 	ldrbvs	r6, [pc, #-1902]	; fffffba2 <gpio_event_clear+0xfffff946>
 30c:	00656764 	rsbeq	r6, r5, r4, ror #14
 310:	61736944 	cmnvs	r3, r4, asr #18
 314:	5f656c62 	svcpl	0x00656c62
 318:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 31c:	6c00315f 	stfvss	f3, [r0], {95}	; 0x5f
 320:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 324:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 328:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 32c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 330:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 334:	41465f4f 	cmpmi	r6, pc, asr #30
 338:	4e494c4c 	cdpmi	12, 4, cr4, cr9, cr12, {2}
 33c:	44455f47 	strbmi	r5, [r5], #-3911	; 0xfffff0b9
 340:	45004547 	strmi	r4, [r0, #-1351]	; 0xfffffab9
 344:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 348:	61425f65 	cmpvs	r2, r5, ror #30
 34c:	5f636973 	svcpl	0x00636973
 350:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 354:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 358:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 35c:	70670074 	rsbvc	r0, r7, r4, ror r0
 360:	655f6f69 	ldrbvs	r6, [pc, #-3945]	; fffff3ff <gpio_event_clear+0xfffff1a3>
 364:	746e6576 	strbtvc	r6, [lr], #-1398	; 0xfffffa8a
 368:	7465645f 	strbtvc	r6, [r5], #-1119	; 0xfffffba1
 36c:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
 370:	45470064 	strbmi	r0, [r7, #-100]	; 0xffffff9c
 374:	00323354 	eorseq	r3, r2, r4, asr r3
 378:	33746567 	cmncc	r4, #432013312	; 0x19c00000
 37c:	52490032 	subpl	r0, r9, #50, 0	; 0x32
 380:	65705f51 	ldrbvs	r5, [r0, #-3921]!	; 0xfffff0af
 384:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 388:	00315f67 	eorseq	r5, r1, r7, ror #30
 38c:	5f515249 	svcpl	0x00515249
 390:	69736162 	ldmdbvs	r3!, {r1, r5, r6, r8, sp, lr}^
 394:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
 398:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 39c:	50470067 	subpl	r0, r7, r7, rrx
 3a0:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; fffff45f <gpio_event_clear+0xfffff203>
 3a4:	544e4556 	strbpl	r4, [lr], #-1366	; 0xfffffaaa
 3a8:	5445445f 	strbpl	r4, [r5], #-1119	; 0xfffffba1
 3ac:	30544345 	subscc	r4, r4, r5, asr #6
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_event_clear+0xfffffc74>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	0000000c 	andeq	r0, r0, ip
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000018 	andeq	r0, r0, r8, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000002c 	andeq	r0, r0, ip, lsr #32
  50:	00000044 	andeq	r0, r0, r4, asr #32
  54:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  58:	86038504 	strhi	r8, [r3], -r4, lsl #10
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	00000070 	andeq	r0, r0, r0, ror r0
  6c:	00000068 	andeq	r0, r0, r8, rrx
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	42018e02 	andmi	r8, r1, #2, 28
  78:	0a54100e 	beq	15040b8 <gpio_event_clear+0x1503e5c>
  7c:	0b42080e 	bleq	10820bc <gpio_event_clear+0x1081e60>
  80:	00000014 	andeq	r0, r0, r4, lsl r0
  84:	00000000 	andeq	r0, r0, r0
  88:	000000d8 	ldrdeq	r0, [r0], -r8
  8c:	00000020 	andeq	r0, r0, r0, lsr #32
  90:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  94:	00018e02 	andeq	r8, r1, r2, lsl #28
  98:	00000014 	andeq	r0, r0, r4, lsl r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	000000f8 	strdeq	r0, [r0], -r8
  a4:	00000020 	andeq	r0, r0, r0, lsr #32
  a8:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  ac:	00018e02 	andeq	r8, r1, r2, lsl #28
  b0:	00000014 	andeq	r0, r0, r4, lsl r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000118 	andeq	r0, r0, r8, lsl r1
  bc:	00000030 	andeq	r0, r0, r0, lsr r0
  c0:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  c4:	00018e02 	andeq	r8, r1, r2, lsl #28
  c8:	00000014 	andeq	r0, r0, r4, lsl r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00000148 	andeq	r0, r0, r8, asr #2
  d4:	00000030 	andeq	r0, r0, r0, lsr r0
  d8:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  dc:	00018e02 	andeq	r8, r1, r2, lsl #28
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00000178 	andeq	r0, r0, r8, ror r1
  ec:	00000054 	andeq	r0, r0, r4, asr r0
  f0:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  f4:	100e4201 	andne	r4, lr, r1, lsl #4
  f8:	040e0a4e 	streq	r0, [lr], #-2638	; 0xfffff5b2
  fc:	00000b42 	andeq	r0, r0, r2, asr #22
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	00000000 	andeq	r0, r0, r0
 108:	000001cc 	andeq	r0, r0, ip, asr #3
 10c:	00000054 	andeq	r0, r0, r4, asr r0
 110:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
 114:	100e4201 	andne	r4, lr, r1, lsl #4
 118:	040e0a4e 	streq	r0, [lr], #-2638	; 0xfffff5b2
 11c:	00000b42 	andeq	r0, r0, r2, asr #22
 120:	00000014 	andeq	r0, r0, r4, lsl r0
 124:	00000000 	andeq	r0, r0, r0
 128:	00000220 	andeq	r0, r0, r0, lsr #4
 12c:	0000003c 	andeq	r0, r0, ip, lsr r0
 130:	84080e4a 	strhi	r0, [r8], #-3658	; 0xfffff1b6
 134:	00018e02 	andeq	r8, r1, r2, lsl #28
 138:	00000014 	andeq	r0, r0, r4, lsl r0
 13c:	00000000 	andeq	r0, r0, r0
 140:	0000025c 	andeq	r0, r0, ip, asr r2
 144:	00000030 	andeq	r0, r0, r0, lsr r0
 148:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
 14c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_event_clear+0x12cd5d0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_event_clear+0x461d4>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.

