
mcu-test1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce68  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d0  0800cff8  0800cff8  0001cff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d3c8  0800d3c8  00020334  2**0
                  CONTENTS
  4 .ARM          00000008  0800d3c8  0800d3c8  0001d3c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d3d0  0800d3d0  00020334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d3d0  0800d3d0  0001d3d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d3d4  0800d3d4  0001d3d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000334  20000000  0800d3d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020334  2**0
                  CONTENTS
 10 .bss          00002758  20000334  20000334  00020334  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002a8c  20002a8c  00020334  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020334  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001dd31  00000000  00000000  00020364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004e34  00000000  00000000  0003e095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014e8  00000000  00000000  00042ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001490  00000000  00000000  000443b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002734c  00000000  00000000  00045848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001eb0d  00000000  00000000  0006cb94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd145  00000000  00000000  0008b6a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001587e6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005884  00000000  00000000  00158838  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000001b3  00000000  00000000  0015e0bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000334 	.word	0x20000334
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cfe0 	.word	0x0800cfe0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000338 	.word	0x20000338
 80001cc:	0800cfe0 	.word	0x0800cfe0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <write_register>:

//(1): Functions definitions
//-------------- Static Functions ---------------//
// Function(1): Write to register
static void write_register(uint8_t reg, uint8_t *data)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b084      	sub	sp, #16
 8000578:	af02      	add	r7, sp, #8
 800057a:	4603      	mov	r3, r0
 800057c:	6039      	str	r1, [r7, #0]
 800057e:	71fb      	strb	r3, [r7, #7]
	iData[0] = reg;
 8000580:	4a09      	ldr	r2, [pc, #36]	; (80005a8 <write_register+0x34>)
 8000582:	79fb      	ldrb	r3, [r7, #7]
 8000584:	7013      	strb	r3, [r2, #0]
	iData[1] = data[0];
 8000586:	683b      	ldr	r3, [r7, #0]
 8000588:	781a      	ldrb	r2, [r3, #0]
 800058a:	4b07      	ldr	r3, [pc, #28]	; (80005a8 <write_register+0x34>)
 800058c:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, iData, 2, 100);
 800058e:	2364      	movs	r3, #100	; 0x64
 8000590:	9300      	str	r3, [sp, #0]
 8000592:	2302      	movs	r3, #2
 8000594:	4a04      	ldr	r2, [pc, #16]	; (80005a8 <write_register+0x34>)
 8000596:	2194      	movs	r1, #148	; 0x94
 8000598:	4804      	ldr	r0, [pc, #16]	; (80005ac <write_register+0x38>)
 800059a:	f004 fff9 	bl	8005590 <HAL_I2C_Master_Transmit>
	//HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, data, size, 100);
}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	20000350 	.word	0x20000350
 80005ac:	20000354 	.word	0x20000354

080005b0 <read_register>:
// Function(2): Read from register
static void read_register(uint8_t reg, uint8_t *data)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af02      	add	r7, sp, #8
 80005b6:	4603      	mov	r3, r0
 80005b8:	6039      	str	r1, [r7, #0]
 80005ba:	71fb      	strb	r3, [r7, #7]
	iData[0] = reg;
 80005bc:	4a0b      	ldr	r2, [pc, #44]	; (80005ec <read_register+0x3c>)
 80005be:	79fb      	ldrb	r3, [r7, #7]
 80005c0:	7013      	strb	r3, [r2, #0]
	HAL_I2C_Master_Transmit(&i2cx, DAC_I2C_ADDR, iData, 1, 100);
 80005c2:	2364      	movs	r3, #100	; 0x64
 80005c4:	9300      	str	r3, [sp, #0]
 80005c6:	2301      	movs	r3, #1
 80005c8:	4a08      	ldr	r2, [pc, #32]	; (80005ec <read_register+0x3c>)
 80005ca:	2194      	movs	r1, #148	; 0x94
 80005cc:	4808      	ldr	r0, [pc, #32]	; (80005f0 <read_register+0x40>)
 80005ce:	f004 ffdf 	bl	8005590 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&i2cx, DAC_I2C_ADDR, data, 1, 100);
 80005d2:	2364      	movs	r3, #100	; 0x64
 80005d4:	9300      	str	r3, [sp, #0]
 80005d6:	2301      	movs	r3, #1
 80005d8:	683a      	ldr	r2, [r7, #0]
 80005da:	2194      	movs	r1, #148	; 0x94
 80005dc:	4804      	ldr	r0, [pc, #16]	; (80005f0 <read_register+0x40>)
 80005de:	f005 f8d5 	bl	800578c <HAL_I2C_Master_Receive>
}
 80005e2:	bf00      	nop
 80005e4:	3708      	adds	r7, #8
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	20000350 	.word	0x20000350
 80005f0:	20000354 	.word	0x20000354

080005f4 <CS43_Init>:

//-------------- Public Functions ----------------//
// Function(1): Initialisation
void CS43_Init(I2C_HandleTypeDef i2c_handle, CS43_MODE outputMode)
{
 80005f4:	b084      	sub	sp, #16
 80005f6:	b580      	push	{r7, lr}
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	f107 0c08 	add.w	ip, r7, #8
 80005fe:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	__HAL_UNLOCK(&hi2s3);     // THIS IS EXTREMELY IMPORTANT FOR I2S3 TO WORK!!
 8000602:	4b81      	ldr	r3, [pc, #516]	; (8000808 <CS43_Init+0x214>)
 8000604:	2200      	movs	r2, #0
 8000606:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	__HAL_I2S_ENABLE(&hi2s3); // THIS IS EXTREMELY IMPORTANT FOR I2S3 TO WORK!!
 800060a:	4b7f      	ldr	r3, [pc, #508]	; (8000808 <CS43_Init+0x214>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	69da      	ldr	r2, [r3, #28]
 8000610:	4b7d      	ldr	r3, [pc, #500]	; (8000808 <CS43_Init+0x214>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000618:	61da      	str	r2, [r3, #28]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 800061a:	2201      	movs	r2, #1
 800061c:	2110      	movs	r1, #16
 800061e:	487b      	ldr	r0, [pc, #492]	; (800080c <CS43_Init+0x218>)
 8000620:	f003 f8e8 	bl	80037f4 <HAL_GPIO_WritePin>
	//(1): Get the I2C handle
	i2cx = i2c_handle;
 8000624:	4b7a      	ldr	r3, [pc, #488]	; (8000810 <CS43_Init+0x21c>)
 8000626:	4618      	mov	r0, r3
 8000628:	f107 0308 	add.w	r3, r7, #8
 800062c:	2254      	movs	r2, #84	; 0x54
 800062e:	4619      	mov	r1, r3
 8000630:	f00c f860 	bl	800c6f4 <memcpy>
	//(2): Power down
	iData[1] = 0x01;
 8000634:	4b77      	ldr	r3, [pc, #476]	; (8000814 <CS43_Init+0x220>)
 8000636:	2201      	movs	r2, #1
 8000638:	705a      	strb	r2, [r3, #1]
	write_register(POWER_CONTROL1,iData);
 800063a:	4976      	ldr	r1, [pc, #472]	; (8000814 <CS43_Init+0x220>)
 800063c:	2002      	movs	r0, #2
 800063e:	f7ff ff99 	bl	8000574 <write_register>
	//(3): Enable Right and Left headphones
	iData[1] =  (2 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8000642:	4b74      	ldr	r3, [pc, #464]	; (8000814 <CS43_Init+0x220>)
 8000644:	2280      	movs	r2, #128	; 0x80
 8000646:	705a      	strb	r2, [r3, #1]
	iData[1] |= (2 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 8000648:	4b72      	ldr	r3, [pc, #456]	; (8000814 <CS43_Init+0x220>)
 800064a:	785b      	ldrb	r3, [r3, #1]
 800064c:	f043 0320 	orr.w	r3, r3, #32
 8000650:	b2da      	uxtb	r2, r3
 8000652:	4b70      	ldr	r3, [pc, #448]	; (8000814 <CS43_Init+0x220>)
 8000654:	705a      	strb	r2, [r3, #1]
	iData[1] |= (3 << 2);  // PDN_SPKB[0:1] = 11 (Speaker B always off)
 8000656:	4b6f      	ldr	r3, [pc, #444]	; (8000814 <CS43_Init+0x220>)
 8000658:	785b      	ldrb	r3, [r3, #1]
 800065a:	f043 030c 	orr.w	r3, r3, #12
 800065e:	b2da      	uxtb	r2, r3
 8000660:	4b6c      	ldr	r3, [pc, #432]	; (8000814 <CS43_Init+0x220>)
 8000662:	705a      	strb	r2, [r3, #1]
	iData[1] |= (3 << 0);  // PDN_SPKA[0:1] = 11 (Speaker A always off)
 8000664:	4b6b      	ldr	r3, [pc, #428]	; (8000814 <CS43_Init+0x220>)
 8000666:	785b      	ldrb	r3, [r3, #1]
 8000668:	f043 0303 	orr.w	r3, r3, #3
 800066c:	b2da      	uxtb	r2, r3
 800066e:	4b69      	ldr	r3, [pc, #420]	; (8000814 <CS43_Init+0x220>)
 8000670:	705a      	strb	r2, [r3, #1]
	write_register(POWER_CONTROL2,&iData[1]);
 8000672:	4969      	ldr	r1, [pc, #420]	; (8000818 <CS43_Init+0x224>)
 8000674:	2004      	movs	r0, #4
 8000676:	f7ff ff7d 	bl	8000574 <write_register>
	//(4): Automatic clock detection
	iData[1] = (1 << 7);
 800067a:	4b66      	ldr	r3, [pc, #408]	; (8000814 <CS43_Init+0x220>)
 800067c:	2280      	movs	r2, #128	; 0x80
 800067e:	705a      	strb	r2, [r3, #1]
	write_register(CLOCKING_CONTROL,&iData[1]);
 8000680:	4965      	ldr	r1, [pc, #404]	; (8000818 <CS43_Init+0x224>)
 8000682:	2005      	movs	r0, #5
 8000684:	f7ff ff76 	bl	8000574 <write_register>
	//(5): Interface control 1
	read_register(INTERFACE_CONTROL1, iData);
 8000688:	4962      	ldr	r1, [pc, #392]	; (8000814 <CS43_Init+0x220>)
 800068a:	2006      	movs	r0, #6
 800068c:	f7ff ff90 	bl	80005b0 <read_register>
	iData[1] &= (1 << 5); // Clear all bits except bit 5 which is reserved
 8000690:	4b60      	ldr	r3, [pc, #384]	; (8000814 <CS43_Init+0x220>)
 8000692:	785b      	ldrb	r3, [r3, #1]
 8000694:	f003 0320 	and.w	r3, r3, #32
 8000698:	b2da      	uxtb	r2, r3
 800069a:	4b5e      	ldr	r3, [pc, #376]	; (8000814 <CS43_Init+0x220>)
 800069c:	705a      	strb	r2, [r3, #1]
	iData[1] &= ~(1 << 7);  // Slave
 800069e:	4b5d      	ldr	r3, [pc, #372]	; (8000814 <CS43_Init+0x220>)
 80006a0:	785b      	ldrb	r3, [r3, #1]
 80006a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80006a6:	b2da      	uxtb	r2, r3
 80006a8:	4b5a      	ldr	r3, [pc, #360]	; (8000814 <CS43_Init+0x220>)
 80006aa:	705a      	strb	r2, [r3, #1]
	iData[1] &= ~(1 << 6);  // Clock polarity: Not inverted
 80006ac:	4b59      	ldr	r3, [pc, #356]	; (8000814 <CS43_Init+0x220>)
 80006ae:	785b      	ldrb	r3, [r3, #1]
 80006b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80006b4:	b2da      	uxtb	r2, r3
 80006b6:	4b57      	ldr	r3, [pc, #348]	; (8000814 <CS43_Init+0x220>)
 80006b8:	705a      	strb	r2, [r3, #1]
	iData[1] &= ~(1 << 4);  // No DSP mode
 80006ba:	4b56      	ldr	r3, [pc, #344]	; (8000814 <CS43_Init+0x220>)
 80006bc:	785b      	ldrb	r3, [r3, #1]
 80006be:	f023 0310 	bic.w	r3, r3, #16
 80006c2:	b2da      	uxtb	r2, r3
 80006c4:	4b53      	ldr	r3, [pc, #332]	; (8000814 <CS43_Init+0x220>)
 80006c6:	705a      	strb	r2, [r3, #1]
	iData[1] &= ~(1 << 2);  // Left justified, up to 24 bit (default)
 80006c8:	4b52      	ldr	r3, [pc, #328]	; (8000814 <CS43_Init+0x220>)
 80006ca:	785b      	ldrb	r3, [r3, #1]
 80006cc:	f023 0304 	bic.w	r3, r3, #4
 80006d0:	b2da      	uxtb	r2, r3
 80006d2:	4b50      	ldr	r3, [pc, #320]	; (8000814 <CS43_Init+0x220>)
 80006d4:	705a      	strb	r2, [r3, #1]
	iData[1] |= (1 << 2);
 80006d6:	4b4f      	ldr	r3, [pc, #316]	; (8000814 <CS43_Init+0x220>)
 80006d8:	785b      	ldrb	r3, [r3, #1]
 80006da:	f043 0304 	orr.w	r3, r3, #4
 80006de:	b2da      	uxtb	r2, r3
 80006e0:	4b4c      	ldr	r3, [pc, #304]	; (8000814 <CS43_Init+0x220>)
 80006e2:	705a      	strb	r2, [r3, #1]

	iData[1] |=  (3 << 0);  // 16-bit audio word length for I2S interface
 80006e4:	4b4b      	ldr	r3, [pc, #300]	; (8000814 <CS43_Init+0x220>)
 80006e6:	785b      	ldrb	r3, [r3, #1]
 80006e8:	f043 0303 	orr.w	r3, r3, #3
 80006ec:	b2da      	uxtb	r2, r3
 80006ee:	4b49      	ldr	r3, [pc, #292]	; (8000814 <CS43_Init+0x220>)
 80006f0:	705a      	strb	r2, [r3, #1]
	write_register(INTERFACE_CONTROL1,&iData[1]);
 80006f2:	4949      	ldr	r1, [pc, #292]	; (8000818 <CS43_Init+0x224>)
 80006f4:	2006      	movs	r0, #6
 80006f6:	f7ff ff3d 	bl	8000574 <write_register>
	//(6): Passthrough A settings
	read_register(PASSTHROUGH_A, &iData[1]);
 80006fa:	4947      	ldr	r1, [pc, #284]	; (8000818 <CS43_Init+0x224>)
 80006fc:	2008      	movs	r0, #8
 80006fe:	f7ff ff57 	bl	80005b0 <read_register>
	iData[1] &= 0xF0;      // Bits [4-7] are reserved
 8000702:	4b44      	ldr	r3, [pc, #272]	; (8000814 <CS43_Init+0x220>)
 8000704:	785b      	ldrb	r3, [r3, #1]
 8000706:	f023 030f 	bic.w	r3, r3, #15
 800070a:	b2da      	uxtb	r2, r3
 800070c:	4b41      	ldr	r3, [pc, #260]	; (8000814 <CS43_Init+0x220>)
 800070e:	705a      	strb	r2, [r3, #1]
	iData[1] |=  (1 << 0); // Use AIN1A as source for passthrough
 8000710:	4b40      	ldr	r3, [pc, #256]	; (8000814 <CS43_Init+0x220>)
 8000712:	785b      	ldrb	r3, [r3, #1]
 8000714:	f043 0301 	orr.w	r3, r3, #1
 8000718:	b2da      	uxtb	r2, r3
 800071a:	4b3e      	ldr	r3, [pc, #248]	; (8000814 <CS43_Init+0x220>)
 800071c:	705a      	strb	r2, [r3, #1]
	write_register(PASSTHROUGH_A,&iData[1]);
 800071e:	493e      	ldr	r1, [pc, #248]	; (8000818 <CS43_Init+0x224>)
 8000720:	2008      	movs	r0, #8
 8000722:	f7ff ff27 	bl	8000574 <write_register>
	//(7): Passthrough B settings
	read_register(PASSTHROUGH_B, &iData[1]);
 8000726:	493c      	ldr	r1, [pc, #240]	; (8000818 <CS43_Init+0x224>)
 8000728:	2009      	movs	r0, #9
 800072a:	f7ff ff41 	bl	80005b0 <read_register>
	iData[1] &= 0xF0;      // Bits [4-7] are reserved
 800072e:	4b39      	ldr	r3, [pc, #228]	; (8000814 <CS43_Init+0x220>)
 8000730:	785b      	ldrb	r3, [r3, #1]
 8000732:	f023 030f 	bic.w	r3, r3, #15
 8000736:	b2da      	uxtb	r2, r3
 8000738:	4b36      	ldr	r3, [pc, #216]	; (8000814 <CS43_Init+0x220>)
 800073a:	705a      	strb	r2, [r3, #1]
	iData[1] |=  (1 << 0); // Use AIN1B as source for passthrough
 800073c:	4b35      	ldr	r3, [pc, #212]	; (8000814 <CS43_Init+0x220>)
 800073e:	785b      	ldrb	r3, [r3, #1]
 8000740:	f043 0301 	orr.w	r3, r3, #1
 8000744:	b2da      	uxtb	r2, r3
 8000746:	4b33      	ldr	r3, [pc, #204]	; (8000814 <CS43_Init+0x220>)
 8000748:	705a      	strb	r2, [r3, #1]
	write_register(PASSTHROUGH_B,&iData[1]);
 800074a:	4933      	ldr	r1, [pc, #204]	; (8000818 <CS43_Init+0x224>)
 800074c:	2009      	movs	r0, #9
 800074e:	f7ff ff11 	bl	8000574 <write_register>
	//(8): Miscellaneous register settings
	read_register(MISCELLANEOUS_CONTRLS, &iData[1]);
 8000752:	4931      	ldr	r1, [pc, #196]	; (8000818 <CS43_Init+0x224>)
 8000754:	200e      	movs	r0, #14
 8000756:	f7ff ff2b 	bl	80005b0 <read_register>
	if(outputMode == MODE_ANAL)
 800075a:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800075e:	2b01      	cmp	r3, #1
 8000760:	d123      	bne.n	80007aa <CS43_Init+0x1b6>
	{
		iData[1] |=  (1 << 7);   // Enable passthrough for AIN-A
 8000762:	4b2c      	ldr	r3, [pc, #176]	; (8000814 <CS43_Init+0x220>)
 8000764:	785b      	ldrb	r3, [r3, #1]
 8000766:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800076a:	b2da      	uxtb	r2, r3
 800076c:	4b29      	ldr	r3, [pc, #164]	; (8000814 <CS43_Init+0x220>)
 800076e:	705a      	strb	r2, [r3, #1]
		iData[1] |=  (1 << 6);   // Enable passthrough for AIN-B
 8000770:	4b28      	ldr	r3, [pc, #160]	; (8000814 <CS43_Init+0x220>)
 8000772:	785b      	ldrb	r3, [r3, #1]
 8000774:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000778:	b2da      	uxtb	r2, r3
 800077a:	4b26      	ldr	r3, [pc, #152]	; (8000814 <CS43_Init+0x220>)
 800077c:	705a      	strb	r2, [r3, #1]
		iData[1] &= ~(1 << 5);   // Unmute passthrough on AIN-A
 800077e:	4b25      	ldr	r3, [pc, #148]	; (8000814 <CS43_Init+0x220>)
 8000780:	785b      	ldrb	r3, [r3, #1]
 8000782:	f023 0320 	bic.w	r3, r3, #32
 8000786:	b2da      	uxtb	r2, r3
 8000788:	4b22      	ldr	r3, [pc, #136]	; (8000814 <CS43_Init+0x220>)
 800078a:	705a      	strb	r2, [r3, #1]
		iData[1] &= ~(1 << 4);   // Unmute passthrough on AIN-B
 800078c:	4b21      	ldr	r3, [pc, #132]	; (8000814 <CS43_Init+0x220>)
 800078e:	785b      	ldrb	r3, [r3, #1]
 8000790:	f023 0310 	bic.w	r3, r3, #16
 8000794:	b2da      	uxtb	r2, r3
 8000796:	4b1f      	ldr	r3, [pc, #124]	; (8000814 <CS43_Init+0x220>)
 8000798:	705a      	strb	r2, [r3, #1]
		iData[1] &= ~(1 << 3);   // Changed settings take affect immediately
 800079a:	4b1e      	ldr	r3, [pc, #120]	; (8000814 <CS43_Init+0x220>)
 800079c:	785b      	ldrb	r3, [r3, #1]
 800079e:	f023 0308 	bic.w	r3, r3, #8
 80007a2:	b2da      	uxtb	r2, r3
 80007a4:	4b1b      	ldr	r3, [pc, #108]	; (8000814 <CS43_Init+0x220>)
 80007a6:	705a      	strb	r2, [r3, #1]
 80007a8:	e006      	b.n	80007b8 <CS43_Init+0x1c4>
	}
	else if(outputMode == MODE_I2S)
 80007aa:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d102      	bne.n	80007b8 <CS43_Init+0x1c4>
	{
		iData[1] = 0x02;
 80007b2:	4b18      	ldr	r3, [pc, #96]	; (8000814 <CS43_Init+0x220>)
 80007b4:	2202      	movs	r2, #2
 80007b6:	705a      	strb	r2, [r3, #1]
	}
	write_register(MISCELLANEOUS_CONTRLS,&iData[1]);
 80007b8:	4917      	ldr	r1, [pc, #92]	; (8000818 <CS43_Init+0x224>)
 80007ba:	200e      	movs	r0, #14
 80007bc:	f7ff feda 	bl	8000574 <write_register>
	//(9): Unmute headphone and speaker
	read_register(PLAYBACK_CONTROL, &iData[1]);
 80007c0:	4915      	ldr	r1, [pc, #84]	; (8000818 <CS43_Init+0x224>)
 80007c2:	200f      	movs	r0, #15
 80007c4:	f7ff fef4 	bl	80005b0 <read_register>
	iData[1] = 0x00;
 80007c8:	4b12      	ldr	r3, [pc, #72]	; (8000814 <CS43_Init+0x220>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	705a      	strb	r2, [r3, #1]
	write_register(PLAYBACK_CONTROL,&iData[1]);
 80007ce:	4912      	ldr	r1, [pc, #72]	; (8000818 <CS43_Init+0x224>)
 80007d0:	200f      	movs	r0, #15
 80007d2:	f7ff fecf 	bl	8000574 <write_register>
	//(10): Set volume to default (0dB)
	iData[1] = 0x00;
 80007d6:	4b0f      	ldr	r3, [pc, #60]	; (8000814 <CS43_Init+0x220>)
 80007d8:	2200      	movs	r2, #0
 80007da:	705a      	strb	r2, [r3, #1]
	write_register(PASSTHROUGH_VOLUME_A,&iData[1]);
 80007dc:	490e      	ldr	r1, [pc, #56]	; (8000818 <CS43_Init+0x224>)
 80007de:	2014      	movs	r0, #20
 80007e0:	f7ff fec8 	bl	8000574 <write_register>
	write_register(PASSTHROUGH_VOLUME_B,&iData[1]);
 80007e4:	490c      	ldr	r1, [pc, #48]	; (8000818 <CS43_Init+0x224>)
 80007e6:	2015      	movs	r0, #21
 80007e8:	f7ff fec4 	bl	8000574 <write_register>
	write_register(PCM_VOLUME_A,&iData[1]);
 80007ec:	490a      	ldr	r1, [pc, #40]	; (8000818 <CS43_Init+0x224>)
 80007ee:	201a      	movs	r0, #26
 80007f0:	f7ff fec0 	bl	8000574 <write_register>
	write_register(PCM_VOLUME_B,&iData[1]);
 80007f4:	4908      	ldr	r1, [pc, #32]	; (8000818 <CS43_Init+0x224>)
 80007f6:	201b      	movs	r0, #27
 80007f8:	f7ff febc 	bl	8000574 <write_register>
}
 80007fc:	bf00      	nop
 80007fe:	46bd      	mov	sp, r7
 8000800:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000804:	b004      	add	sp, #16
 8000806:	4770      	bx	lr
 8000808:	20000a0c 	.word	0x20000a0c
 800080c:	40020c00 	.word	0x40020c00
 8000810:	20000354 	.word	0x20000354
 8000814:	20000350 	.word	0x20000350
 8000818:	20000351 	.word	0x20000351

0800081c <CS43_Enable_RightLeft>:

// Function(2): Enable Right and Left headphones
void CS43_Enable_RightLeft(uint8_t side)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	71fb      	strb	r3, [r7, #7]
	switch (side)
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	2b03      	cmp	r3, #3
 800082a:	d837      	bhi.n	800089c <CS43_Enable_RightLeft+0x80>
 800082c:	a201      	add	r2, pc, #4	; (adr r2, 8000834 <CS43_Enable_RightLeft+0x18>)
 800082e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000832:	bf00      	nop
 8000834:	08000845 	.word	0x08000845
 8000838:	0800085b 	.word	0x0800085b
 800083c:	08000871 	.word	0x08000871
 8000840:	08000887 	.word	0x08000887
	{
		case 0:
			iData[1] =  (3 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8000844:	4b21      	ldr	r3, [pc, #132]	; (80008cc <CS43_Enable_RightLeft+0xb0>)
 8000846:	22c0      	movs	r2, #192	; 0xc0
 8000848:	705a      	strb	r2, [r3, #1]
			iData[1] |= (3 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 800084a:	4b20      	ldr	r3, [pc, #128]	; (80008cc <CS43_Enable_RightLeft+0xb0>)
 800084c:	785b      	ldrb	r3, [r3, #1]
 800084e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8000852:	b2da      	uxtb	r2, r3
 8000854:	4b1d      	ldr	r3, [pc, #116]	; (80008cc <CS43_Enable_RightLeft+0xb0>)
 8000856:	705a      	strb	r2, [r3, #1]
			break;
 8000858:	e021      	b.n	800089e <CS43_Enable_RightLeft+0x82>
		case 1:
			iData[1] =  (2 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 800085a:	4b1c      	ldr	r3, [pc, #112]	; (80008cc <CS43_Enable_RightLeft+0xb0>)
 800085c:	2280      	movs	r2, #128	; 0x80
 800085e:	705a      	strb	r2, [r3, #1]
			iData[1] |= (3 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 8000860:	4b1a      	ldr	r3, [pc, #104]	; (80008cc <CS43_Enable_RightLeft+0xb0>)
 8000862:	785b      	ldrb	r3, [r3, #1]
 8000864:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8000868:	b2da      	uxtb	r2, r3
 800086a:	4b18      	ldr	r3, [pc, #96]	; (80008cc <CS43_Enable_RightLeft+0xb0>)
 800086c:	705a      	strb	r2, [r3, #1]
			break;
 800086e:	e016      	b.n	800089e <CS43_Enable_RightLeft+0x82>
		case 2:
			iData[1] =  (3 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8000870:	4b16      	ldr	r3, [pc, #88]	; (80008cc <CS43_Enable_RightLeft+0xb0>)
 8000872:	22c0      	movs	r2, #192	; 0xc0
 8000874:	705a      	strb	r2, [r3, #1]
			iData[1] |= (2 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 8000876:	4b15      	ldr	r3, [pc, #84]	; (80008cc <CS43_Enable_RightLeft+0xb0>)
 8000878:	785b      	ldrb	r3, [r3, #1]
 800087a:	f043 0320 	orr.w	r3, r3, #32
 800087e:	b2da      	uxtb	r2, r3
 8000880:	4b12      	ldr	r3, [pc, #72]	; (80008cc <CS43_Enable_RightLeft+0xb0>)
 8000882:	705a      	strb	r2, [r3, #1]
			break;
 8000884:	e00b      	b.n	800089e <CS43_Enable_RightLeft+0x82>
		case 3:
			iData[1] =  (2 << 6);  // PDN_HPB[0:1]  = 10 (HP-B always onCon)
 8000886:	4b11      	ldr	r3, [pc, #68]	; (80008cc <CS43_Enable_RightLeft+0xb0>)
 8000888:	2280      	movs	r2, #128	; 0x80
 800088a:	705a      	strb	r2, [r3, #1]
			iData[1] |= (2 << 4);  // PDN_HPA[0:1]  = 10 (HP-A always on)
 800088c:	4b0f      	ldr	r3, [pc, #60]	; (80008cc <CS43_Enable_RightLeft+0xb0>)
 800088e:	785b      	ldrb	r3, [r3, #1]
 8000890:	f043 0320 	orr.w	r3, r3, #32
 8000894:	b2da      	uxtb	r2, r3
 8000896:	4b0d      	ldr	r3, [pc, #52]	; (80008cc <CS43_Enable_RightLeft+0xb0>)
 8000898:	705a      	strb	r2, [r3, #1]
			break;
 800089a:	e000      	b.n	800089e <CS43_Enable_RightLeft+0x82>
		default:
			break;
 800089c:	bf00      	nop
	}
	iData[1] |= (3 << 2);  // PDN_SPKB[0:1] = 11 (Speaker B always off)
 800089e:	4b0b      	ldr	r3, [pc, #44]	; (80008cc <CS43_Enable_RightLeft+0xb0>)
 80008a0:	785b      	ldrb	r3, [r3, #1]
 80008a2:	f043 030c 	orr.w	r3, r3, #12
 80008a6:	b2da      	uxtb	r2, r3
 80008a8:	4b08      	ldr	r3, [pc, #32]	; (80008cc <CS43_Enable_RightLeft+0xb0>)
 80008aa:	705a      	strb	r2, [r3, #1]
	iData[1] |= (3 << 0);  // PDN_SPKA[0:1] = 11 (Speaker A always off)
 80008ac:	4b07      	ldr	r3, [pc, #28]	; (80008cc <CS43_Enable_RightLeft+0xb0>)
 80008ae:	785b      	ldrb	r3, [r3, #1]
 80008b0:	f043 0303 	orr.w	r3, r3, #3
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	4b05      	ldr	r3, [pc, #20]	; (80008cc <CS43_Enable_RightLeft+0xb0>)
 80008b8:	705a      	strb	r2, [r3, #1]
	write_register(POWER_CONTROL2,&iData[1]);
 80008ba:	4905      	ldr	r1, [pc, #20]	; (80008d0 <CS43_Enable_RightLeft+0xb4>)
 80008bc:	2004      	movs	r0, #4
 80008be:	f7ff fe59 	bl	8000574 <write_register>
}
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	20000350 	.word	0x20000350
 80008d0:	20000351 	.word	0x20000351

080008d4 <CS43_SetVolume>:

// Function(3): Set Volume Level
void CS43_SetVolume(uint8_t volume)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b084      	sub	sp, #16
 80008d8:	af00      	add	r7, sp, #0
 80008da:	4603      	mov	r3, r0
 80008dc:	71fb      	strb	r3, [r7, #7]
	int8_t tempVol = volume - 50;
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	3b32      	subs	r3, #50	; 0x32
 80008e2:	b2db      	uxtb	r3, r3
 80008e4:	73fb      	strb	r3, [r7, #15]
	tempVol = tempVol*(127/50);
 80008e6:	7bfb      	ldrb	r3, [r7, #15]
 80008e8:	005b      	lsls	r3, r3, #1
 80008ea:	b2db      	uxtb	r3, r3
 80008ec:	73fb      	strb	r3, [r7, #15]
	uint8_t myVolume =  (uint8_t )tempVol;
 80008ee:	7bfb      	ldrb	r3, [r7, #15]
 80008f0:	73bb      	strb	r3, [r7, #14]
	iData[1] = myVolume;
 80008f2:	4a16      	ldr	r2, [pc, #88]	; (800094c <CS43_SetVolume+0x78>)
 80008f4:	7bbb      	ldrb	r3, [r7, #14]
 80008f6:	7053      	strb	r3, [r2, #1]
	write_register(PASSTHROUGH_VOLUME_A,&iData[1]);
 80008f8:	4915      	ldr	r1, [pc, #84]	; (8000950 <CS43_SetVolume+0x7c>)
 80008fa:	2014      	movs	r0, #20
 80008fc:	f7ff fe3a 	bl	8000574 <write_register>
	write_register(PASSTHROUGH_VOLUME_B,&iData[1]);
 8000900:	4913      	ldr	r1, [pc, #76]	; (8000950 <CS43_SetVolume+0x7c>)
 8000902:	2015      	movs	r0, #21
 8000904:	f7ff fe36 	bl	8000574 <write_register>

	iData[1] = VOLUME_CONVERT_D(volume);
 8000908:	79fb      	ldrb	r3, [r7, #7]
 800090a:	2b64      	cmp	r3, #100	; 0x64
 800090c:	d80e      	bhi.n	800092c <CS43_SetVolume+0x58>
 800090e:	79fa      	ldrb	r2, [r7, #7]
 8000910:	4613      	mov	r3, r2
 8000912:	005b      	lsls	r3, r3, #1
 8000914:	4413      	add	r3, r2
 8000916:	011b      	lsls	r3, r3, #4
 8000918:	4a0e      	ldr	r2, [pc, #56]	; (8000954 <CS43_SetVolume+0x80>)
 800091a:	fb82 1203 	smull	r1, r2, r2, r3
 800091e:	1152      	asrs	r2, r2, #5
 8000920:	17db      	asrs	r3, r3, #31
 8000922:	1ad3      	subs	r3, r2, r3
 8000924:	b2db      	uxtb	r3, r3
 8000926:	3b18      	subs	r3, #24
 8000928:	b2db      	uxtb	r3, r3
 800092a:	e000      	b.n	800092e <CS43_SetVolume+0x5a>
 800092c:	2318      	movs	r3, #24
 800092e:	4a07      	ldr	r2, [pc, #28]	; (800094c <CS43_SetVolume+0x78>)
 8000930:	7053      	strb	r3, [r2, #1]

	/* Set the Master volume */
	write_register(CS43L22_REG_MASTER_A_VOL,&iData[1]);
 8000932:	4907      	ldr	r1, [pc, #28]	; (8000950 <CS43_SetVolume+0x7c>)
 8000934:	2020      	movs	r0, #32
 8000936:	f7ff fe1d 	bl	8000574 <write_register>
	write_register(CS43L22_REG_MASTER_B_VOL,&iData[1]);
 800093a:	4905      	ldr	r1, [pc, #20]	; (8000950 <CS43_SetVolume+0x7c>)
 800093c:	2021      	movs	r0, #33	; 0x21
 800093e:	f7ff fe19 	bl	8000574 <write_register>
}
 8000942:	bf00      	nop
 8000944:	3710      	adds	r7, #16
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	20000350 	.word	0x20000350
 8000950:	20000351 	.word	0x20000351
 8000954:	51eb851f 	.word	0x51eb851f

08000958 <CS43_Start>:

// Function(4): Start the Audio DAC
void CS43_Start(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
	// Write 0x99 to register 0x00.
	iData[1] = 0x99;
 800095c:	4b1d      	ldr	r3, [pc, #116]	; (80009d4 <CS43_Start+0x7c>)
 800095e:	2299      	movs	r2, #153	; 0x99
 8000960:	705a      	strb	r2, [r3, #1]
	write_register(CONFIG_00,&iData[1]);
 8000962:	491d      	ldr	r1, [pc, #116]	; (80009d8 <CS43_Start+0x80>)
 8000964:	2000      	movs	r0, #0
 8000966:	f7ff fe05 	bl	8000574 <write_register>
	// Write 0x80 to register 0x47.
	iData[1] = 0x80;
 800096a:	4b1a      	ldr	r3, [pc, #104]	; (80009d4 <CS43_Start+0x7c>)
 800096c:	2280      	movs	r2, #128	; 0x80
 800096e:	705a      	strb	r2, [r3, #1]
	write_register(CONFIG_47,&iData[1]);
 8000970:	4919      	ldr	r1, [pc, #100]	; (80009d8 <CS43_Start+0x80>)
 8000972:	2047      	movs	r0, #71	; 0x47
 8000974:	f7ff fdfe 	bl	8000574 <write_register>
	// Write '1'b to bit 7 in register 0x32.
	read_register(CONFIG_32, &iData[1]);
 8000978:	4917      	ldr	r1, [pc, #92]	; (80009d8 <CS43_Start+0x80>)
 800097a:	2032      	movs	r0, #50	; 0x32
 800097c:	f7ff fe18 	bl	80005b0 <read_register>
	iData[1] |= 0x80;
 8000980:	4b14      	ldr	r3, [pc, #80]	; (80009d4 <CS43_Start+0x7c>)
 8000982:	785b      	ldrb	r3, [r3, #1]
 8000984:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000988:	b2da      	uxtb	r2, r3
 800098a:	4b12      	ldr	r3, [pc, #72]	; (80009d4 <CS43_Start+0x7c>)
 800098c:	705a      	strb	r2, [r3, #1]
	write_register(CONFIG_32,&iData[1]);
 800098e:	4912      	ldr	r1, [pc, #72]	; (80009d8 <CS43_Start+0x80>)
 8000990:	2032      	movs	r0, #50	; 0x32
 8000992:	f7ff fdef 	bl	8000574 <write_register>
	// Write '0'b to bit 7 in register 0x32.
	read_register(CONFIG_32, &iData[1]);
 8000996:	4910      	ldr	r1, [pc, #64]	; (80009d8 <CS43_Start+0x80>)
 8000998:	2032      	movs	r0, #50	; 0x32
 800099a:	f7ff fe09 	bl	80005b0 <read_register>
	iData[1] &= ~(0x80);
 800099e:	4b0d      	ldr	r3, [pc, #52]	; (80009d4 <CS43_Start+0x7c>)
 80009a0:	785b      	ldrb	r3, [r3, #1]
 80009a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80009a6:	b2da      	uxtb	r2, r3
 80009a8:	4b0a      	ldr	r3, [pc, #40]	; (80009d4 <CS43_Start+0x7c>)
 80009aa:	705a      	strb	r2, [r3, #1]
	write_register(CONFIG_32,&iData[1]);
 80009ac:	490a      	ldr	r1, [pc, #40]	; (80009d8 <CS43_Start+0x80>)
 80009ae:	2032      	movs	r0, #50	; 0x32
 80009b0:	f7ff fde0 	bl	8000574 <write_register>
	// Write 0x00 to register 0x00.
	iData[1] = 0x00;
 80009b4:	4b07      	ldr	r3, [pc, #28]	; (80009d4 <CS43_Start+0x7c>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	705a      	strb	r2, [r3, #1]
	write_register(CONFIG_00,&iData[1]);
 80009ba:	4907      	ldr	r1, [pc, #28]	; (80009d8 <CS43_Start+0x80>)
 80009bc:	2000      	movs	r0, #0
 80009be:	f7ff fdd9 	bl	8000574 <write_register>
	//Set the "Power Ctl 1" register (0x02) to 0x9E
	iData[1] = 0x9E;
 80009c2:	4b04      	ldr	r3, [pc, #16]	; (80009d4 <CS43_Start+0x7c>)
 80009c4:	229e      	movs	r2, #158	; 0x9e
 80009c6:	705a      	strb	r2, [r3, #1]
	write_register(POWER_CONTROL1,&iData[1]);
 80009c8:	4903      	ldr	r1, [pc, #12]	; (80009d8 <CS43_Start+0x80>)
 80009ca:	2002      	movs	r0, #2
 80009cc:	f7ff fdd2 	bl	8000574 <write_register>
}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	20000350 	.word	0x20000350
 80009d8:	20000351 	.word	0x20000351

080009dc <_EPD_Reset>:

uint8_t WS_20_30[159] = { 0x80,0x66,0x0,0x0,0x0,0x0,0x0,0x0,0x40,0x0,0x0,0x0,0x10,0x66,0x0,0x0,0x0,0x0,0x0,0x0,0x20,0x0,0x0,0x0,0x80,0x66,0x0,0x0,0x0,0x0,0x0,0x0,0x40,0x0,0x0,0x0,0x10,0x66,0x0,0x0,0x0,0x0,0x0,0x0,0x20,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x14,0x8,0x0,0x0,0x0,0x0,0x1,0xA,0xA,0x0,0xA,0xA,0x0,0x1,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x14,0x8,0x0,0x1,0x0,0x0,0x1,0x0,0x0,0x0,0x0,0x0,0x0,0x1,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x44,0x44,0x44,0x44,0x44,0x44,0x0,0x0,0x0,0x22,0x17,0x41,0x0,0x32,0x36 };

extern SPI_HandleTypeDef hspi1;

static void _EPD_Reset(void) {
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EPD_RST_GPIO_Port, EPD_RST_Pin, GPIO_PIN_SET);
 80009e0:	2201      	movs	r2, #1
 80009e2:	2102      	movs	r1, #2
 80009e4:	480b      	ldr	r0, [pc, #44]	; (8000a14 <_EPD_Reset+0x38>)
 80009e6:	f002 ff05 	bl	80037f4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80009ea:	2064      	movs	r0, #100	; 0x64
 80009ec:	f002 f8a8 	bl	8002b40 <HAL_Delay>
	HAL_GPIO_WritePin(EPD_RST_GPIO_Port, EPD_RST_Pin, GPIO_PIN_RESET);
 80009f0:	2200      	movs	r2, #0
 80009f2:	2102      	movs	r1, #2
 80009f4:	4807      	ldr	r0, [pc, #28]	; (8000a14 <_EPD_Reset+0x38>)
 80009f6:	f002 fefd 	bl	80037f4 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 80009fa:	2002      	movs	r0, #2
 80009fc:	f002 f8a0 	bl	8002b40 <HAL_Delay>
	HAL_GPIO_WritePin(EPD_RST_GPIO_Port, EPD_RST_Pin, GPIO_PIN_SET);
 8000a00:	2201      	movs	r2, #1
 8000a02:	2102      	movs	r1, #2
 8000a04:	4803      	ldr	r0, [pc, #12]	; (8000a14 <_EPD_Reset+0x38>)
 8000a06:	f002 fef5 	bl	80037f4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000a0a:	2064      	movs	r0, #100	; 0x64
 8000a0c:	f002 f898 	bl	8002b40 <HAL_Delay>
}
 8000a10:	bf00      	nop
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40020000 	.word	0x40020000

08000a18 <_EPD_SendCommand>:

static void _EPD_SendCommand(uint8_t reg) {
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	4603      	mov	r3, r0
 8000a20:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(EPD_DC_GPIO_Port, EPD_DC_Pin, GPIO_PIN_RESET);
 8000a22:	2200      	movs	r2, #0
 8000a24:	2104      	movs	r1, #4
 8000a26:	480c      	ldr	r0, [pc, #48]	; (8000a58 <_EPD_SendCommand+0x40>)
 8000a28:	f002 fee4 	bl	80037f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, GPIO_PIN_RESET);
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	2140      	movs	r1, #64	; 0x40
 8000a30:	4809      	ldr	r0, [pc, #36]	; (8000a58 <_EPD_SendCommand+0x40>)
 8000a32:	f002 fedf 	bl	80037f4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &reg, 1, 1000);
 8000a36:	1df9      	adds	r1, r7, #7
 8000a38:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	4807      	ldr	r0, [pc, #28]	; (8000a5c <_EPD_SendCommand+0x44>)
 8000a40:	f007 f8c5 	bl	8007bce <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, GPIO_PIN_SET);
 8000a44:	2201      	movs	r2, #1
 8000a46:	2140      	movs	r1, #64	; 0x40
 8000a48:	4803      	ldr	r0, [pc, #12]	; (8000a58 <_EPD_SendCommand+0x40>)
 8000a4a:	f002 fed3 	bl	80037f4 <HAL_GPIO_WritePin>
}
 8000a4e:	bf00      	nop
 8000a50:	3708      	adds	r7, #8
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	40020000 	.word	0x40020000
 8000a5c:	20000a54 	.word	0x20000a54

08000a60 <_EPD_SendData>:

static void _EPD_SendData(uint8_t data) {
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	4603      	mov	r3, r0
 8000a68:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(EPD_DC_GPIO_Port, EPD_DC_Pin, GPIO_PIN_SET);
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	2104      	movs	r1, #4
 8000a6e:	480c      	ldr	r0, [pc, #48]	; (8000aa0 <_EPD_SendData+0x40>)
 8000a70:	f002 fec0 	bl	80037f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, GPIO_PIN_RESET);
 8000a74:	2200      	movs	r2, #0
 8000a76:	2140      	movs	r1, #64	; 0x40
 8000a78:	4809      	ldr	r0, [pc, #36]	; (8000aa0 <_EPD_SendData+0x40>)
 8000a7a:	f002 febb 	bl	80037f4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 8000a7e:	1df9      	adds	r1, r7, #7
 8000a80:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a84:	2201      	movs	r2, #1
 8000a86:	4807      	ldr	r0, [pc, #28]	; (8000aa4 <_EPD_SendData+0x44>)
 8000a88:	f007 f8a1 	bl	8007bce <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, GPIO_PIN_SET);
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	2140      	movs	r1, #64	; 0x40
 8000a90:	4803      	ldr	r0, [pc, #12]	; (8000aa0 <_EPD_SendData+0x40>)
 8000a92:	f002 feaf 	bl	80037f4 <HAL_GPIO_WritePin>
}
 8000a96:	bf00      	nop
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	40020000 	.word	0x40020000
 8000aa4:	20000a54 	.word	0x20000a54

08000aa8 <_EPD_ReadBusy>:

void _EPD_ReadBusy(void) {
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
	while(1) {
		if(HAL_GPIO_ReadPin(EPD_BUSY_GPIO_Port, EPD_BUSY_Pin) == GPIO_PIN_RESET)
 8000aac:	2108      	movs	r1, #8
 8000aae:	4806      	ldr	r0, [pc, #24]	; (8000ac8 <_EPD_ReadBusy+0x20>)
 8000ab0:	f002 fe88 	bl	80037c4 <HAL_GPIO_ReadPin>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d003      	beq.n	8000ac2 <_EPD_ReadBusy+0x1a>
			break;
		HAL_Delay(5);
 8000aba:	2005      	movs	r0, #5
 8000abc:	f002 f840 	bl	8002b40 <HAL_Delay>
		if(HAL_GPIO_ReadPin(EPD_BUSY_GPIO_Port, EPD_BUSY_Pin) == GPIO_PIN_RESET)
 8000ac0:	e7f4      	b.n	8000aac <_EPD_ReadBusy+0x4>
			break;
 8000ac2:	bf00      	nop
	}
}
 8000ac4:	bf00      	nop
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	40020000 	.word	0x40020000

08000acc <_EPD_LUT>:

static void _EPD_LUT(uint8_t *lut) {
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b084      	sub	sp, #16
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
	uint8_t count;
	_EPD_SendCommand(0x32);
 8000ad4:	2032      	movs	r0, #50	; 0x32
 8000ad6:	f7ff ff9f 	bl	8000a18 <_EPD_SendCommand>
	for(count=0; count<153; count++)
 8000ada:	2300      	movs	r3, #0
 8000adc:	73fb      	strb	r3, [r7, #15]
 8000ade:	e009      	b.n	8000af4 <_EPD_LUT+0x28>
		_EPD_SendData(lut[count]);
 8000ae0:	7bfb      	ldrb	r3, [r7, #15]
 8000ae2:	687a      	ldr	r2, [r7, #4]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f7ff ffb9 	bl	8000a60 <_EPD_SendData>
	for(count=0; count<153; count++)
 8000aee:	7bfb      	ldrb	r3, [r7, #15]
 8000af0:	3301      	adds	r3, #1
 8000af2:	73fb      	strb	r3, [r7, #15]
 8000af4:	7bfb      	ldrb	r3, [r7, #15]
 8000af6:	2b98      	cmp	r3, #152	; 0x98
 8000af8:	d9f2      	bls.n	8000ae0 <_EPD_LUT+0x14>
	_EPD_ReadBusy();
 8000afa:	f7ff ffd5 	bl	8000aa8 <_EPD_ReadBusy>
}
 8000afe:	bf00      	nop
 8000b00:	3710      	adds	r7, #16
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}

08000b06 <_EPD_LUT_by_host>:

static void _EPD_LUT_by_host(uint8_t *lut) {
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b082      	sub	sp, #8
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	6078      	str	r0, [r7, #4]
	_EPD_LUT((uint8_t *)lut);			//lut
 8000b0e:	6878      	ldr	r0, [r7, #4]
 8000b10:	f7ff ffdc 	bl	8000acc <_EPD_LUT>
	_EPD_SendCommand(0x3f);
 8000b14:	203f      	movs	r0, #63	; 0x3f
 8000b16:	f7ff ff7f 	bl	8000a18 <_EPD_SendCommand>
	_EPD_SendData(*(lut+153));
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	3399      	adds	r3, #153	; 0x99
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff ff9d 	bl	8000a60 <_EPD_SendData>
	_EPD_SendCommand(0x03);	// gate voltage
 8000b26:	2003      	movs	r0, #3
 8000b28:	f7ff ff76 	bl	8000a18 <_EPD_SendCommand>
	_EPD_SendData(*(lut+154));
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	339a      	adds	r3, #154	; 0x9a
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	4618      	mov	r0, r3
 8000b34:	f7ff ff94 	bl	8000a60 <_EPD_SendData>
	_EPD_SendCommand(0x04);	// source voltage
 8000b38:	2004      	movs	r0, #4
 8000b3a:	f7ff ff6d 	bl	8000a18 <_EPD_SendCommand>
	_EPD_SendData(*(lut+155));	// VSH
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	339b      	adds	r3, #155	; 0x9b
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff ff8b 	bl	8000a60 <_EPD_SendData>
	_EPD_SendData(*(lut+156));	// VSH2
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	339c      	adds	r3, #156	; 0x9c
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff ff85 	bl	8000a60 <_EPD_SendData>
	_EPD_SendData(*(lut+157));	// VSL
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	339d      	adds	r3, #157	; 0x9d
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f7ff ff7f 	bl	8000a60 <_EPD_SendData>
	_EPD_SendCommand(0x2c);		// VCOM
 8000b62:	202c      	movs	r0, #44	; 0x2c
 8000b64:	f7ff ff58 	bl	8000a18 <_EPD_SendCommand>
	_EPD_SendData(*(lut+158));
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	339e      	adds	r3, #158	; 0x9e
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff ff76 	bl	8000a60 <_EPD_SendData>
}
 8000b74:	bf00      	nop
 8000b76:	3708      	adds	r7, #8
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <_EPD_TurnOnDisplay>:

static void _EPD_TurnOnDisplay(void) {
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
	_EPD_SendCommand(0x22); //Display Update Control
 8000b80:	2022      	movs	r0, #34	; 0x22
 8000b82:	f7ff ff49 	bl	8000a18 <_EPD_SendCommand>
	_EPD_SendData(0xc7);
 8000b86:	20c7      	movs	r0, #199	; 0xc7
 8000b88:	f7ff ff6a 	bl	8000a60 <_EPD_SendData>
	_EPD_SendCommand(0x20); //Activate Display Update Sequence
 8000b8c:	2020      	movs	r0, #32
 8000b8e:	f7ff ff43 	bl	8000a18 <_EPD_SendCommand>
	_EPD_ReadBusy();
 8000b92:	f7ff ff89 	bl	8000aa8 <_EPD_ReadBusy>
}
 8000b96:	bf00      	nop
 8000b98:	bd80      	pop	{r7, pc}

08000b9a <_EPD_SetWindows>:
	_EPD_SendData(0x0F);
	_EPD_SendCommand(0x20); //Activate Display Update Sequence
	_EPD_ReadBusy();
}

static void _EPD_SetWindows(uint16_t Xstart, uint16_t Ystart, uint16_t Xend, uint16_t Yend) {
 8000b9a:	b590      	push	{r4, r7, lr}
 8000b9c:	b083      	sub	sp, #12
 8000b9e:	af00      	add	r7, sp, #0
 8000ba0:	4604      	mov	r4, r0
 8000ba2:	4608      	mov	r0, r1
 8000ba4:	4611      	mov	r1, r2
 8000ba6:	461a      	mov	r2, r3
 8000ba8:	4623      	mov	r3, r4
 8000baa:	80fb      	strh	r3, [r7, #6]
 8000bac:	4603      	mov	r3, r0
 8000bae:	80bb      	strh	r3, [r7, #4]
 8000bb0:	460b      	mov	r3, r1
 8000bb2:	807b      	strh	r3, [r7, #2]
 8000bb4:	4613      	mov	r3, r2
 8000bb6:	803b      	strh	r3, [r7, #0]
	_EPD_SendCommand(0x44); // SET_RAM_X_ADDRESS_START_END_POSITION
 8000bb8:	2044      	movs	r0, #68	; 0x44
 8000bba:	f7ff ff2d 	bl	8000a18 <_EPD_SendCommand>
	_EPD_SendData((Xstart>>3) & 0xFF);
 8000bbe:	88fb      	ldrh	r3, [r7, #6]
 8000bc0:	08db      	lsrs	r3, r3, #3
 8000bc2:	b29b      	uxth	r3, r3
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f7ff ff4a 	bl	8000a60 <_EPD_SendData>
	_EPD_SendData((Xend>>3) & 0xFF);
 8000bcc:	887b      	ldrh	r3, [r7, #2]
 8000bce:	08db      	lsrs	r3, r3, #3
 8000bd0:	b29b      	uxth	r3, r3
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff ff43 	bl	8000a60 <_EPD_SendData>

	_EPD_SendCommand(0x45); // SET_RAM_Y_ADDRESS_START_END_POSITION
 8000bda:	2045      	movs	r0, #69	; 0x45
 8000bdc:	f7ff ff1c 	bl	8000a18 <_EPD_SendCommand>
	_EPD_SendData(Ystart & 0xFF);
 8000be0:	88bb      	ldrh	r3, [r7, #4]
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	4618      	mov	r0, r3
 8000be6:	f7ff ff3b 	bl	8000a60 <_EPD_SendData>
	_EPD_SendData((Ystart >> 8) & 0xFF);
 8000bea:	88bb      	ldrh	r3, [r7, #4]
 8000bec:	0a1b      	lsrs	r3, r3, #8
 8000bee:	b29b      	uxth	r3, r3
 8000bf0:	b2db      	uxtb	r3, r3
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f7ff ff34 	bl	8000a60 <_EPD_SendData>
	_EPD_SendData(Yend & 0xFF);
 8000bf8:	883b      	ldrh	r3, [r7, #0]
 8000bfa:	b2db      	uxtb	r3, r3
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f7ff ff2f 	bl	8000a60 <_EPD_SendData>
	_EPD_SendData((Yend >> 8) & 0xFF);
 8000c02:	883b      	ldrh	r3, [r7, #0]
 8000c04:	0a1b      	lsrs	r3, r3, #8
 8000c06:	b29b      	uxth	r3, r3
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f7ff ff28 	bl	8000a60 <_EPD_SendData>
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd90      	pop	{r4, r7, pc}

08000c18 <_EPD_SetCursor>:

static void _EPD_SetCursor(uint16_t Xstart, uint16_t Ystart) {
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	460a      	mov	r2, r1
 8000c22:	80fb      	strh	r3, [r7, #6]
 8000c24:	4613      	mov	r3, r2
 8000c26:	80bb      	strh	r3, [r7, #4]
	_EPD_SendCommand(0x4E); // SET_RAM_X_ADDRESS_COUNTER
 8000c28:	204e      	movs	r0, #78	; 0x4e
 8000c2a:	f7ff fef5 	bl	8000a18 <_EPD_SendCommand>
	_EPD_SendData(Xstart & 0xFF);
 8000c2e:	88fb      	ldrh	r3, [r7, #6]
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	4618      	mov	r0, r3
 8000c34:	f7ff ff14 	bl	8000a60 <_EPD_SendData>

	_EPD_SendCommand(0x4F); // SET_RAM_Y_ADDRESS_COUNTER
 8000c38:	204f      	movs	r0, #79	; 0x4f
 8000c3a:	f7ff feed 	bl	8000a18 <_EPD_SendCommand>
	_EPD_SendData(Ystart & 0xFF);
 8000c3e:	88bb      	ldrh	r3, [r7, #4]
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	4618      	mov	r0, r3
 8000c44:	f7ff ff0c 	bl	8000a60 <_EPD_SendData>
	_EPD_SendData((Ystart >> 8) & 0xFF);
 8000c48:	88bb      	ldrh	r3, [r7, #4]
 8000c4a:	0a1b      	lsrs	r3, r3, #8
 8000c4c:	b29b      	uxth	r3, r3
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	4618      	mov	r0, r3
 8000c52:	f7ff ff05 	bl	8000a60 <_EPD_SendData>
}
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
	...

08000c60 <EPD_Init>:



void EPD_Init(void) {
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EPD_DC_GPIO_Port, EPD_DC_Pin, GPIO_PIN_RESET);
 8000c64:	2200      	movs	r2, #0
 8000c66:	2104      	movs	r1, #4
 8000c68:	4822      	ldr	r0, [pc, #136]	; (8000cf4 <EPD_Init+0x94>)
 8000c6a:	f002 fdc3 	bl	80037f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, GPIO_PIN_RESET);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2140      	movs	r1, #64	; 0x40
 8000c72:	4820      	ldr	r0, [pc, #128]	; (8000cf4 <EPD_Init+0x94>)
 8000c74:	f002 fdbe 	bl	80037f4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EPD_RST_GPIO_Port, EPD_RST_Pin, GPIO_PIN_SET);
 8000c78:	2201      	movs	r2, #1
 8000c7a:	2102      	movs	r1, #2
 8000c7c:	481d      	ldr	r0, [pc, #116]	; (8000cf4 <EPD_Init+0x94>)
 8000c7e:	f002 fdb9 	bl	80037f4 <HAL_GPIO_WritePin>

	_EPD_Reset();
 8000c82:	f7ff feab 	bl	80009dc <_EPD_Reset>
	HAL_Delay(100);
 8000c86:	2064      	movs	r0, #100	; 0x64
 8000c88:	f001 ff5a 	bl	8002b40 <HAL_Delay>

	_EPD_ReadBusy();
 8000c8c:	f7ff ff0c 	bl	8000aa8 <_EPD_ReadBusy>
	_EPD_SendCommand(0x12);  //SWRESET
 8000c90:	2012      	movs	r0, #18
 8000c92:	f7ff fec1 	bl	8000a18 <_EPD_SendCommand>
	_EPD_ReadBusy();
 8000c96:	f7ff ff07 	bl	8000aa8 <_EPD_ReadBusy>

	_EPD_SendCommand(0x01); //Driver output control
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	f7ff febc 	bl	8000a18 <_EPD_SendCommand>
	_EPD_SendData(0x27);
 8000ca0:	2027      	movs	r0, #39	; 0x27
 8000ca2:	f7ff fedd 	bl	8000a60 <_EPD_SendData>
	_EPD_SendData(0x01);
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	f7ff feda 	bl	8000a60 <_EPD_SendData>
	_EPD_SendData(0x00);
 8000cac:	2000      	movs	r0, #0
 8000cae:	f7ff fed7 	bl	8000a60 <_EPD_SendData>

	_EPD_SendCommand(0x11); //data entry mode
 8000cb2:	2011      	movs	r0, #17
 8000cb4:	f7ff feb0 	bl	8000a18 <_EPD_SendCommand>
	_EPD_SendData(0x03);
 8000cb8:	2003      	movs	r0, #3
 8000cba:	f7ff fed1 	bl	8000a60 <_EPD_SendData>

	_EPD_SetWindows(0, 0, EPD_WIDTH-1, EPD_HEIGHT-1);
 8000cbe:	f240 1327 	movw	r3, #295	; 0x127
 8000cc2:	227f      	movs	r2, #127	; 0x7f
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	2000      	movs	r0, #0
 8000cc8:	f7ff ff67 	bl	8000b9a <_EPD_SetWindows>

	_EPD_SendCommand(0x21); //  Display update control
 8000ccc:	2021      	movs	r0, #33	; 0x21
 8000cce:	f7ff fea3 	bl	8000a18 <_EPD_SendCommand>
	_EPD_SendData(0x00);
 8000cd2:	2000      	movs	r0, #0
 8000cd4:	f7ff fec4 	bl	8000a60 <_EPD_SendData>
	_EPD_SendData(0x80);
 8000cd8:	2080      	movs	r0, #128	; 0x80
 8000cda:	f7ff fec1 	bl	8000a60 <_EPD_SendData>

	_EPD_SetCursor(0, 0);
 8000cde:	2100      	movs	r1, #0
 8000ce0:	2000      	movs	r0, #0
 8000ce2:	f7ff ff99 	bl	8000c18 <_EPD_SetCursor>
	_EPD_ReadBusy();
 8000ce6:	f7ff fedf 	bl	8000aa8 <_EPD_ReadBusy>

	_EPD_LUT_by_host(WS_20_30);
 8000cea:	4803      	ldr	r0, [pc, #12]	; (8000cf8 <EPD_Init+0x98>)
 8000cec:	f7ff ff0b 	bl	8000b06 <_EPD_LUT_by_host>
}
 8000cf0:	bf00      	nop
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	40020000 	.word	0x40020000
 8000cf8:	20000000 	.word	0x20000000

08000cfc <EPD_Clear>:

void EPD_Clear(void) {
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
	uint16_t i;
	_EPD_SendCommand(0x24);   //write RAM for black(0)/white (1)
 8000d02:	2024      	movs	r0, #36	; 0x24
 8000d04:	f7ff fe88 	bl	8000a18 <_EPD_SendCommand>
	for(i = 0; i < EPD_BYTES; i++) {
 8000d08:	2300      	movs	r3, #0
 8000d0a:	80fb      	strh	r3, [r7, #6]
 8000d0c:	e005      	b.n	8000d1a <EPD_Clear+0x1e>
		_EPD_SendData(0xff);
 8000d0e:	20ff      	movs	r0, #255	; 0xff
 8000d10:	f7ff fea6 	bl	8000a60 <_EPD_SendData>
	for(i = 0; i < EPD_BYTES; i++) {
 8000d14:	88fb      	ldrh	r3, [r7, #6]
 8000d16:	3301      	adds	r3, #1
 8000d18:	80fb      	strh	r3, [r7, #6]
 8000d1a:	88fb      	ldrh	r3, [r7, #6]
 8000d1c:	f5b3 5f94 	cmp.w	r3, #4736	; 0x1280
 8000d20:	d3f5      	bcc.n	8000d0e <EPD_Clear+0x12>
	}
	_EPD_TurnOnDisplay();
 8000d22:	f7ff ff2b 	bl	8000b7c <_EPD_TurnOnDisplay>
}
 8000d26:	bf00      	nop
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}

08000d2e <EPD_Display>:

void EPD_Display(uint8_t *image) {
 8000d2e:	b580      	push	{r7, lr}
 8000d30:	b084      	sub	sp, #16
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	6078      	str	r0, [r7, #4]
	uint16_t i;
	_EPD_SendCommand(0x24);   //write RAM for black(0)/white (1)
 8000d36:	2024      	movs	r0, #36	; 0x24
 8000d38:	f7ff fe6e 	bl	8000a18 <_EPD_SendCommand>
	for(i=0; i<EPD_BYTES; i++) {
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	81fb      	strh	r3, [r7, #14]
 8000d40:	e009      	b.n	8000d56 <EPD_Display+0x28>
		_EPD_SendData(image[i]);
 8000d42:	89fb      	ldrh	r3, [r7, #14]
 8000d44:	687a      	ldr	r2, [r7, #4]
 8000d46:	4413      	add	r3, r2
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f7ff fe88 	bl	8000a60 <_EPD_SendData>
	for(i=0; i<EPD_BYTES; i++) {
 8000d50:	89fb      	ldrh	r3, [r7, #14]
 8000d52:	3301      	adds	r3, #1
 8000d54:	81fb      	strh	r3, [r7, #14]
 8000d56:	89fb      	ldrh	r3, [r7, #14]
 8000d58:	f5b3 5f94 	cmp.w	r3, #4736	; 0x1280
 8000d5c:	d3f1      	bcc.n	8000d42 <EPD_Display+0x14>
	}
	_EPD_TurnOnDisplay();
 8000d5e:	f7ff ff0d 	bl	8000b7c <_EPD_TurnOnDisplay>
}
 8000d62:	bf00      	nop
 8000d64:	3710      	adds	r7, #16
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}

08000d6a <EPD_Sleep>:
		_EPD_SendData(image[i]);
	}
	_EPD_TurnOnDisplay_Partial();
}

void EPD_Sleep(void) {
 8000d6a:	b580      	push	{r7, lr}
 8000d6c:	af00      	add	r7, sp, #0
	_EPD_SendCommand(0x10); //enter deep sleep
 8000d6e:	2010      	movs	r0, #16
 8000d70:	f7ff fe52 	bl	8000a18 <_EPD_SendCommand>
	_EPD_SendData(0x01);
 8000d74:	2001      	movs	r0, #1
 8000d76:	f7ff fe73 	bl	8000a60 <_EPD_SendData>
	HAL_Delay(100);
 8000d7a:	2064      	movs	r0, #100	; 0x64
 8000d7c:	f001 fee0 	bl	8002b40 <HAL_Delay>
}
 8000d80:	bf00      	nop
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <Conv_ADC>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Conv_ADC(uint8_t *buf, int32_t *result) {
	*result = 0xFF000000 * ((buf[1] >> 7) & 1) + (buf[1] << 16) + (buf[0] << 8) + buf[3];
 8000d84:	7843      	ldrb	r3, [r0, #1]
 8000d86:	09da      	lsrs	r2, r3, #7
 8000d88:	ebc2 2202 	rsb	r2, r2, r2, lsl #8
 8000d8c:	041b      	lsls	r3, r3, #16
 8000d8e:	eb03 6302 	add.w	r3, r3, r2, lsl #24
 8000d92:	78c2      	ldrb	r2, [r0, #3]
 8000d94:	4413      	add	r3, r2
 8000d96:	7802      	ldrb	r2, [r0, #0]
 8000d98:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8000d9c:	600b      	str	r3, [r1, #0]
}
 8000d9e:	4770      	bx	lr

08000da0 <HAL_I2S_RxHalfCpltCallback>:

uint32_t rxHalfCpltCounter = 0;
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000da0:	b538      	push	{r3, r4, r5, lr}
	if (hi2s->Instance == SPI2)
 8000da2:	6802      	ldr	r2, [r0, #0]
 8000da4:	4b16      	ldr	r3, [pc, #88]	; (8000e00 <HAL_I2S_RxHalfCpltCallback+0x60>)
 8000da6:	429a      	cmp	r2, r3
 8000da8:	d000      	beq.n	8000dac <HAL_I2S_RxHalfCpltCallback+0xc>
		if (display_counter < 296) {
			display_array[display_counter] = BUFF_CONV[0];
			display_counter++;
		}
	}
}
 8000daa:	bd38      	pop	{r3, r4, r5, pc}
		Conv_ADC(&ADC_BUFF.ADC8[0], &BUFF_CONV[0]); // LEFT
 8000dac:	4c15      	ldr	r4, [pc, #84]	; (8000e04 <HAL_I2S_RxHalfCpltCallback+0x64>)
 8000dae:	4d16      	ldr	r5, [pc, #88]	; (8000e08 <HAL_I2S_RxHalfCpltCallback+0x68>)
 8000db0:	4621      	mov	r1, r4
 8000db2:	4628      	mov	r0, r5
 8000db4:	f7ff ffe6 	bl	8000d84 <Conv_ADC>
		Conv_ADC(&ADC_BUFF.ADC8[4], &BUFF_CONV[1]); // RIGHT
 8000db8:	1d21      	adds	r1, r4, #4
 8000dba:	1d28      	adds	r0, r5, #4
 8000dbc:	f7ff ffe2 	bl	8000d84 <Conv_ADC>
		RAW_SAMPLES[0] = (float)BUFF_CONV[0];
 8000dc0:	edd4 7a00 	vldr	s15, [r4]
 8000dc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000dc8:	4b10      	ldr	r3, [pc, #64]	; (8000e0c <HAL_I2S_RxHalfCpltCallback+0x6c>)
 8000dca:	edc3 7a00 	vstr	s15, [r3]
		RAW_SAMPLES[1] = (float)BUFF_CONV[1];
 8000dce:	ed94 7a01 	vldr	s14, [r4, #4]
 8000dd2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000dd6:	ed83 7a01 	vstr	s14, [r3, #4]
		rxHalfCpltCounter++;
 8000dda:	4a0d      	ldr	r2, [pc, #52]	; (8000e10 <HAL_I2S_RxHalfCpltCallback+0x70>)
 8000ddc:	6813      	ldr	r3, [r2, #0]
 8000dde:	3301      	adds	r3, #1
 8000de0:	6013      	str	r3, [r2, #0]
		if (display_counter < 296) {
 8000de2:	4b0c      	ldr	r3, [pc, #48]	; (8000e14 <HAL_I2S_RxHalfCpltCallback+0x74>)
 8000de4:	881b      	ldrh	r3, [r3, #0]
 8000de6:	f5b3 7f94 	cmp.w	r3, #296	; 0x128
 8000dea:	d2de      	bcs.n	8000daa <HAL_I2S_RxHalfCpltCallback+0xa>
			display_array[display_counter] = BUFF_CONV[0];
 8000dec:	4a0a      	ldr	r2, [pc, #40]	; (8000e18 <HAL_I2S_RxHalfCpltCallback+0x78>)
 8000dee:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8000df2:	edc2 7a00 	vstr	s15, [r2]
			display_counter++;
 8000df6:	3301      	adds	r3, #1
 8000df8:	4a06      	ldr	r2, [pc, #24]	; (8000e14 <HAL_I2S_RxHalfCpltCallback+0x74>)
 8000dfa:	8013      	strh	r3, [r2, #0]
}
 8000dfc:	e7d5      	b.n	8000daa <HAL_I2S_RxHalfCpltCallback+0xa>
 8000dfe:	bf00      	nop
 8000e00:	40003800 	.word	0x40003800
 8000e04:	200003c8 	.word	0x200003c8
 8000e08:	200003a8 	.word	0x200003a8
 8000e0c:	200003f8 	.word	0x200003f8
 8000e10:	20002374 	.word	0x20002374
 8000e14:	200008a0 	.word	0x200008a0
 8000e18:	20000400 	.word	0x20000400

08000e1c <HAL_I2S_RxCpltCallback>:

uint32_t rxCpltCounter = 0;
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000e1c:	b538      	push	{r3, r4, r5, lr}
	if (hi2s->Instance == SPI2)
 8000e1e:	6802      	ldr	r2, [r0, #0]
 8000e20:	4b18      	ldr	r3, [pc, #96]	; (8000e84 <HAL_I2S_RxCpltCallback+0x68>)
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d000      	beq.n	8000e28 <HAL_I2S_RxCpltCallback+0xc>
		if (display_counter < 296) {
			display_array[display_counter] = BUFF_CONV[2];
			display_counter++;
		}
	}
}
 8000e26:	bd38      	pop	{r3, r4, r5, pc}
		Conv_ADC(&ADC_BUFF.ADC8[8], &BUFF_CONV[2]); // LEFT
 8000e28:	4c17      	ldr	r4, [pc, #92]	; (8000e88 <HAL_I2S_RxCpltCallback+0x6c>)
 8000e2a:	4d18      	ldr	r5, [pc, #96]	; (8000e8c <HAL_I2S_RxCpltCallback+0x70>)
 8000e2c:	f104 0108 	add.w	r1, r4, #8
 8000e30:	f105 0008 	add.w	r0, r5, #8
 8000e34:	f7ff ffa6 	bl	8000d84 <Conv_ADC>
		Conv_ADC(&ADC_BUFF.ADC8[12], &BUFF_CONV[3]); // RIGHT
 8000e38:	f104 010c 	add.w	r1, r4, #12
 8000e3c:	f105 000c 	add.w	r0, r5, #12
 8000e40:	f7ff ffa0 	bl	8000d84 <Conv_ADC>
		RAW_SAMPLES[0] = (float)BUFF_CONV[2];
 8000e44:	edd4 7a02 	vldr	s15, [r4, #8]
 8000e48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e4c:	4b10      	ldr	r3, [pc, #64]	; (8000e90 <HAL_I2S_RxCpltCallback+0x74>)
 8000e4e:	edc3 7a00 	vstr	s15, [r3]
		RAW_SAMPLES[1] = (float)BUFF_CONV[3];
 8000e52:	ed94 7a03 	vldr	s14, [r4, #12]
 8000e56:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000e5a:	ed83 7a01 	vstr	s14, [r3, #4]
		rxCpltCounter++;
 8000e5e:	4a0d      	ldr	r2, [pc, #52]	; (8000e94 <HAL_I2S_RxCpltCallback+0x78>)
 8000e60:	6813      	ldr	r3, [r2, #0]
 8000e62:	3301      	adds	r3, #1
 8000e64:	6013      	str	r3, [r2, #0]
		if (display_counter < 296) {
 8000e66:	4b0c      	ldr	r3, [pc, #48]	; (8000e98 <HAL_I2S_RxCpltCallback+0x7c>)
 8000e68:	881b      	ldrh	r3, [r3, #0]
 8000e6a:	f5b3 7f94 	cmp.w	r3, #296	; 0x128
 8000e6e:	d2da      	bcs.n	8000e26 <HAL_I2S_RxCpltCallback+0xa>
			display_array[display_counter] = BUFF_CONV[2];
 8000e70:	4a0a      	ldr	r2, [pc, #40]	; (8000e9c <HAL_I2S_RxCpltCallback+0x80>)
 8000e72:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8000e76:	edc2 7a00 	vstr	s15, [r2]
			display_counter++;
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	4a06      	ldr	r2, [pc, #24]	; (8000e98 <HAL_I2S_RxCpltCallback+0x7c>)
 8000e7e:	8013      	strh	r3, [r2, #0]
}
 8000e80:	e7d1      	b.n	8000e26 <HAL_I2S_RxCpltCallback+0xa>
 8000e82:	bf00      	nop
 8000e84:	40003800 	.word	0x40003800
 8000e88:	200003c8 	.word	0x200003c8
 8000e8c:	200003a8 	.word	0x200003a8
 8000e90:	200003f8 	.word	0x200003f8
 8000e94:	20002370 	.word	0x20002370
 8000e98:	200008a0 	.word	0x200008a0
 8000e9c:	20000400 	.word	0x20000400

08000ea0 <HAL_I2S_TxHalfCpltCallback>:

uint32_t txHalfCpltCounter = 0;
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
	if (hi2s->Instance == SPI3)
 8000ea0:	6802      	ldr	r2, [r0, #0]
 8000ea2:	4b04      	ldr	r3, [pc, #16]	; (8000eb4 <HAL_I2S_TxHalfCpltCallback+0x14>)
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d000      	beq.n	8000eaa <HAL_I2S_TxHalfCpltCallback+0xa>
		//PROC_SAMPLES[0] = RAW_SAMPLES[0] * 10;
		//PROC_SAMPLES[0] = wave_gen('s', txHalfCpltCounter, 440.0F) * 10000;
		//DAC_BUFF.DAC16[__HAL_DMA_GET_COUNTER(hi2s->hdmatx)] = (int16_t)PROC_SAMPLES[0];
		txHalfCpltCounter++;
	}
}
 8000ea8:	4770      	bx	lr
		txHalfCpltCounter++;
 8000eaa:	4a03      	ldr	r2, [pc, #12]	; (8000eb8 <HAL_I2S_TxHalfCpltCallback+0x18>)
 8000eac:	6813      	ldr	r3, [r2, #0]
 8000eae:	3301      	adds	r3, #1
 8000eb0:	6013      	str	r3, [r2, #0]
}
 8000eb2:	e7f9      	b.n	8000ea8 <HAL_I2S_TxHalfCpltCallback+0x8>
 8000eb4:	40003c00 	.word	0x40003c00
 8000eb8:	2000237c 	.word	0x2000237c

08000ebc <HAL_I2S_TxCpltCallback>:

uint32_t txCpltCounter = 0;
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
	if (hi2s->Instance == SPI3)
 8000ebc:	6802      	ldr	r2, [r0, #0]
 8000ebe:	4b04      	ldr	r3, [pc, #16]	; (8000ed0 <HAL_I2S_TxCpltCallback+0x14>)
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	d000      	beq.n	8000ec6 <HAL_I2S_TxCpltCallback+0xa>
	{
		//PROC_SAMPLES[1] = wave_gen('s', txCpltCounter, 440.0F) * 10000;
		//DAC_BUFF.DAC16[__HAL_DMA_GET_COUNTER(hi2s->hdmatx)] = (int16_t)PROC_SAMPLES[1];
		txCpltCounter++;
	}
}
 8000ec4:	4770      	bx	lr
		txCpltCounter++;
 8000ec6:	4a03      	ldr	r2, [pc, #12]	; (8000ed4 <HAL_I2S_TxCpltCallback+0x18>)
 8000ec8:	6813      	ldr	r3, [r2, #0]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	6013      	str	r3, [r2, #0]
}
 8000ece:	e7f9      	b.n	8000ec4 <HAL_I2S_TxCpltCallback+0x8>
 8000ed0:	40003c00 	.word	0x40003c00
 8000ed4:	20002378 	.word	0x20002378

08000ed8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ed8:	b500      	push	{lr}
 8000eda:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000edc:	2230      	movs	r2, #48	; 0x30
 8000ede:	2100      	movs	r1, #0
 8000ee0:	a808      	add	r0, sp, #32
 8000ee2:	f00b fc15 	bl	800c710 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	9303      	str	r3, [sp, #12]
 8000eea:	9304      	str	r3, [sp, #16]
 8000eec:	9305      	str	r3, [sp, #20]
 8000eee:	9306      	str	r3, [sp, #24]
 8000ef0:	9307      	str	r3, [sp, #28]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ef2:	9301      	str	r3, [sp, #4]
 8000ef4:	4a21      	ldr	r2, [pc, #132]	; (8000f7c <SystemClock_Config+0xa4>)
 8000ef6:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8000ef8:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8000efc:	6411      	str	r1, [r2, #64]	; 0x40
 8000efe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000f00:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000f04:	9201      	str	r2, [sp, #4]
 8000f06:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f08:	9302      	str	r3, [sp, #8]
 8000f0a:	4b1d      	ldr	r3, [pc, #116]	; (8000f80 <SystemClock_Config+0xa8>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f1a:	9302      	str	r3, [sp, #8]
 8000f1c:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f22:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f26:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f2c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000f30:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f32:	2208      	movs	r2, #8
 8000f34:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000f36:	f44f 72a8 	mov.w	r2, #336	; 0x150
 8000f3a:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f3c:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000f3e:	2307      	movs	r3, #7
 8000f40:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f42:	a808      	add	r0, sp, #32
 8000f44:	f005 fff6 	bl	8006f34 <HAL_RCC_OscConfig>
 8000f48:	b998      	cbnz	r0, 8000f72 <SystemClock_Config+0x9a>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f4a:	230f      	movs	r3, #15
 8000f4c:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f52:	2300      	movs	r3, #0
 8000f54:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000f56:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000f5a:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f60:	9307      	str	r3, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f62:	2105      	movs	r1, #5
 8000f64:	a803      	add	r0, sp, #12
 8000f66:	f006 fa5d 	bl	8007424 <HAL_RCC_ClockConfig>
 8000f6a:	b920      	cbnz	r0, 8000f76 <SystemClock_Config+0x9e>
  {
    Error_Handler();
  }
}
 8000f6c:	b015      	add	sp, #84	; 0x54
 8000f6e:	f85d fb04 	ldr.w	pc, [sp], #4
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f72:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000f74:	e7fe      	b.n	8000f74 <SystemClock_Config+0x9c>
 8000f76:	b672      	cpsid	i
 8000f78:	e7fe      	b.n	8000f78 <SystemClock_Config+0xa0>
 8000f7a:	bf00      	nop
 8000f7c:	40023800 	.word	0x40023800
 8000f80:	40007000 	.word	0x40007000

08000f84 <PeriphCommonClock_Config>:
{
 8000f84:	b500      	push	{lr}
 8000f86:	b085      	sub	sp, #20
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f88:	2300      	movs	r3, #0
 8000f8a:	9303      	str	r3, [sp, #12]
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	9300      	str	r3, [sp, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 181;
 8000f90:	23b5      	movs	r3, #181	; 0xb5
 8000f92:	9301      	str	r3, [sp, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000f94:	2302      	movs	r3, #2
 8000f96:	9302      	str	r3, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f98:	4668      	mov	r0, sp
 8000f9a:	f006 fc4f 	bl	800783c <HAL_RCCEx_PeriphCLKConfig>
 8000f9e:	b910      	cbnz	r0, 8000fa6 <PeriphCommonClock_Config+0x22>
}
 8000fa0:	b005      	add	sp, #20
 8000fa2:	f85d fb04 	ldr.w	pc, [sp], #4
 8000fa6:	b672      	cpsid	i
	while (1)
 8000fa8:	e7fe      	b.n	8000fa8 <PeriphCommonClock_Config+0x24>
	...

08000fac <main>:
{
 8000fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000fb0:	ed2d 8b04 	vpush	{d8-d9}
 8000fb4:	b0a5      	sub	sp, #148	; 0x94
  HAL_Init();
 8000fb6:	f001 fd51 	bl	8002a5c <HAL_Init>
  SystemClock_Config();
 8000fba:	f7ff ff8d 	bl	8000ed8 <SystemClock_Config>
  PeriphCommonClock_Config();
 8000fbe:	f7ff ffe1 	bl	8000f84 <PeriphCommonClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc2:	2400      	movs	r4, #0
 8000fc4:	941a      	str	r4, [sp, #104]	; 0x68
 8000fc6:	941b      	str	r4, [sp, #108]	; 0x6c
 8000fc8:	941c      	str	r4, [sp, #112]	; 0x70
 8000fca:	941d      	str	r4, [sp, #116]	; 0x74
 8000fcc:	941e      	str	r4, [sp, #120]	; 0x78
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fce:	9415      	str	r4, [sp, #84]	; 0x54
 8000fd0:	4db5      	ldr	r5, [pc, #724]	; (80012a8 <main+0x2fc>)
 8000fd2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fd8:	632b      	str	r3, [r5, #48]	; 0x30
 8000fda:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000fdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fe0:	9315      	str	r3, [sp, #84]	; 0x54
 8000fe2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe4:	9416      	str	r4, [sp, #88]	; 0x58
 8000fe6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000fe8:	f043 0304 	orr.w	r3, r3, #4
 8000fec:	632b      	str	r3, [r5, #48]	; 0x30
 8000fee:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000ff0:	f003 0304 	and.w	r3, r3, #4
 8000ff4:	9316      	str	r3, [sp, #88]	; 0x58
 8000ff6:	9b16      	ldr	r3, [sp, #88]	; 0x58
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff8:	9417      	str	r4, [sp, #92]	; 0x5c
 8000ffa:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000ffc:	f043 0301 	orr.w	r3, r3, #1
 8001000:	632b      	str	r3, [r5, #48]	; 0x30
 8001002:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001004:	f003 0301 	and.w	r3, r3, #1
 8001008:	9317      	str	r3, [sp, #92]	; 0x5c
 800100a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800100c:	9418      	str	r4, [sp, #96]	; 0x60
 800100e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001010:	f043 0302 	orr.w	r3, r3, #2
 8001014:	632b      	str	r3, [r5, #48]	; 0x30
 8001016:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001018:	f003 0302 	and.w	r3, r3, #2
 800101c:	9318      	str	r3, [sp, #96]	; 0x60
 800101e:	9b18      	ldr	r3, [sp, #96]	; 0x60
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001020:	9419      	str	r4, [sp, #100]	; 0x64
 8001022:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001024:	f043 0308 	orr.w	r3, r3, #8
 8001028:	632b      	str	r3, [r5, #48]	; 0x30
 800102a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800102c:	f003 0308 	and.w	r3, r3, #8
 8001030:	9319      	str	r3, [sp, #100]	; 0x64
 8001032:	9b19      	ldr	r3, [sp, #100]	; 0x64
  HAL_GPIO_WritePin(OtgPower_GPIO_Port, OtgPower_Pin, GPIO_PIN_RESET);
 8001034:	f8df 92c0 	ldr.w	r9, [pc, #704]	; 80012f8 <main+0x34c>
 8001038:	4622      	mov	r2, r4
 800103a:	2101      	movs	r1, #1
 800103c:	4648      	mov	r0, r9
 800103e:	f002 fbd9 	bl	80037f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, EPD_RST_Pin|EPD_DC_Pin|EPD_CS_Pin, GPIO_PIN_RESET);
 8001042:	f8df 82b8 	ldr.w	r8, [pc, #696]	; 80012fc <main+0x350>
 8001046:	4622      	mov	r2, r4
 8001048:	2146      	movs	r1, #70	; 0x46
 800104a:	4640      	mov	r0, r8
 800104c:	f002 fbd2 	bl	80037f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, Led1_Pin|Led2_Pin|Led3_Pin|Led4_Pin, GPIO_PIN_RESET);
 8001050:	4f96      	ldr	r7, [pc, #600]	; (80012ac <main+0x300>)
 8001052:	4622      	mov	r2, r4
 8001054:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001058:	4638      	mov	r0, r7
 800105a:	f002 fbcb 	bl	80037f4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(AudioPower_GPIO_Port, AudioPower_Pin, GPIO_PIN_SET);
 800105e:	2201      	movs	r2, #1
 8001060:	2110      	movs	r1, #16
 8001062:	4638      	mov	r0, r7
 8001064:	f002 fbc6 	bl	80037f4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = OtgPower_Pin;
 8001068:	2601      	movs	r6, #1
 800106a:	961a      	str	r6, [sp, #104]	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106c:	961b      	str	r6, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	941c      	str	r4, [sp, #112]	; 0x70
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001070:	941d      	str	r4, [sp, #116]	; 0x74
  HAL_GPIO_Init(OtgPower_GPIO_Port, &GPIO_InitStruct);
 8001072:	a91a      	add	r1, sp, #104	; 0x68
 8001074:	4648      	mov	r0, r9
 8001076:	f002 fa09 	bl	800348c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = EncB_Pin|EncA_Pin;
 800107a:	230c      	movs	r3, #12
 800107c:	931a      	str	r3, [sp, #104]	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800107e:	941b      	str	r4, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001080:	941c      	str	r4, [sp, #112]	; 0x70
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001082:	a91a      	add	r1, sp, #104	; 0x68
 8001084:	4648      	mov	r0, r9
 8001086:	f002 fa01 	bl	800348c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Btn0_Pin|EPD_BUSY_Pin;
 800108a:	2309      	movs	r3, #9
 800108c:	931a      	str	r3, [sp, #104]	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800108e:	941b      	str	r4, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001090:	941c      	str	r4, [sp, #112]	; 0x70
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001092:	a91a      	add	r1, sp, #104	; 0x68
 8001094:	4640      	mov	r0, r8
 8001096:	f002 f9f9 	bl	800348c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = EPD_RST_Pin|EPD_DC_Pin|EPD_CS_Pin;
 800109a:	2346      	movs	r3, #70	; 0x46
 800109c:	931a      	str	r3, [sp, #104]	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800109e:	961b      	str	r6, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a0:	941c      	str	r4, [sp, #112]	; 0x70
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a2:	941d      	str	r4, [sp, #116]	; 0x74
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a4:	a91a      	add	r1, sp, #104	; 0x68
 80010a6:	4640      	mov	r0, r8
 80010a8:	f002 f9f0 	bl	800348c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Btn3_Pin|Btn2_Pin;
 80010ac:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 80010b0:	931a      	str	r3, [sp, #104]	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010b2:	941b      	str	r4, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010b4:	961c      	str	r6, [sp, #112]	; 0x70
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b6:	a91a      	add	r1, sp, #104	; 0x68
 80010b8:	487d      	ldr	r0, [pc, #500]	; (80012b0 <main+0x304>)
 80010ba:	f002 f9e7 	bl	800348c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Btn1_Pin;
 80010be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010c2:	931a      	str	r3, [sp, #104]	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010c4:	941b      	str	r4, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010c6:	961c      	str	r6, [sp, #112]	; 0x70
  HAL_GPIO_Init(Btn1_GPIO_Port, &GPIO_InitStruct);
 80010c8:	a91a      	add	r1, sp, #104	; 0x68
 80010ca:	4638      	mov	r0, r7
 80010cc:	f002 f9de 	bl	800348c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Led1_Pin|Led2_Pin|Led3_Pin|Led4_Pin
 80010d0:	f24f 0310 	movw	r3, #61456	; 0xf010
 80010d4:	931a      	str	r3, [sp, #104]	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d6:	961b      	str	r6, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d8:	941c      	str	r4, [sp, #112]	; 0x70
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010da:	941d      	str	r4, [sp, #116]	; 0x74
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010dc:	a91a      	add	r1, sp, #104	; 0x68
 80010de:	4638      	mov	r0, r7
 80010e0:	f002 f9d4 	bl	800348c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010e4:	941a      	str	r4, [sp, #104]	; 0x68
 80010e6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80010e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010ec:	632b      	str	r3, [r5, #48]	; 0x30
 80010ee:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80010f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010f4:	931a      	str	r3, [sp, #104]	; 0x68
 80010f6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80010f8:	4622      	mov	r2, r4
 80010fa:	4621      	mov	r1, r4
 80010fc:	200e      	movs	r0, #14
 80010fe:	f001 fe1e 	bl	8002d3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001102:	200e      	movs	r0, #14
 8001104:	f001 fe37 	bl	8002d76 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001108:	4622      	mov	r2, r4
 800110a:	4621      	mov	r1, r4
 800110c:	2010      	movs	r0, #16
 800110e:	f001 fe16 	bl	8002d3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001112:	2010      	movs	r0, #16
 8001114:	f001 fe2f 	bl	8002d76 <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 8001118:	4866      	ldr	r0, [pc, #408]	; (80012b4 <main+0x308>)
 800111a:	4b67      	ldr	r3, [pc, #412]	; (80012b8 <main+0x30c>)
 800111c:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800111e:	4b67      	ldr	r3, [pc, #412]	; (80012bc <main+0x310>)
 8001120:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001122:	6084      	str	r4, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001124:	60c4      	str	r4, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001126:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800112a:	6103      	str	r3, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800112c:	6144      	str	r4, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800112e:	6184      	str	r4, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001130:	61c4      	str	r4, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001132:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001134:	f004 f8e8 	bl	8005308 <HAL_I2C_Init>
 8001138:	2800      	cmp	r0, #0
 800113a:	f040 80e8 	bne.w	800130e <main+0x362>
  hi2s2.Instance = SPI2;
 800113e:	4860      	ldr	r0, [pc, #384]	; (80012c0 <main+0x314>)
 8001140:	4b60      	ldr	r3, [pc, #384]	; (80012c4 <main+0x318>)
 8001142:	6003      	str	r3, [r0, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8001144:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001148:	6043      	str	r3, [r0, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800114a:	2300      	movs	r3, #0
 800114c:	6083      	str	r3, [r0, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 800114e:	2203      	movs	r2, #3
 8001150:	60c2      	str	r2, [r0, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001152:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001156:	6102      	str	r2, [r0, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001158:	f64a 4244 	movw	r2, #44100	; 0xac44
 800115c:	6142      	str	r2, [r0, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 800115e:	6183      	str	r3, [r0, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001160:	61c3      	str	r3, [r0, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001162:	6203      	str	r3, [r0, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001164:	f005 f866 	bl	8006234 <HAL_I2S_Init>
 8001168:	2800      	cmp	r0, #0
 800116a:	f040 80d2 	bne.w	8001312 <main+0x366>
  hi2s3.Instance = SPI3;
 800116e:	4856      	ldr	r0, [pc, #344]	; (80012c8 <main+0x31c>)
 8001170:	4b56      	ldr	r3, [pc, #344]	; (80012cc <main+0x320>)
 8001172:	6003      	str	r3, [r0, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001174:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001178:	6042      	str	r2, [r0, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800117a:	2300      	movs	r3, #0
 800117c:	6083      	str	r3, [r0, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800117e:	60c3      	str	r3, [r0, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001180:	6102      	str	r2, [r0, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001182:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001186:	6142      	str	r2, [r0, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001188:	6183      	str	r3, [r0, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800118a:	61c3      	str	r3, [r0, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800118c:	6203      	str	r3, [r0, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800118e:	f005 f851 	bl	8006234 <HAL_I2S_Init>
 8001192:	2800      	cmp	r0, #0
 8001194:	f040 80bf 	bne.w	8001316 <main+0x36a>
  MX_USB_HOST_Init();
 8001198:	f00a ff3a 	bl	800c010 <MX_USB_HOST_Init>
  MX_FATFS_Init();
 800119c:	f007 fed6 	bl	8008f4c <MX_FATFS_Init>
  hspi1.Instance = SPI1;
 80011a0:	484b      	ldr	r0, [pc, #300]	; (80012d0 <main+0x324>)
 80011a2:	4b4c      	ldr	r3, [pc, #304]	; (80012d4 <main+0x328>)
 80011a4:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011a6:	f44f 7382 	mov.w	r3, #260	; 0x104
 80011aa:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80011ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80011b0:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011b2:	2300      	movs	r3, #0
 80011b4:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011b6:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011b8:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011be:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80011c0:	2228      	movs	r2, #40	; 0x28
 80011c2:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011c4:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011c6:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011c8:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80011ca:	230a      	movs	r3, #10
 80011cc:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011ce:	f006 fc75 	bl	8007abc <HAL_SPI_Init>
 80011d2:	2800      	cmp	r0, #0
 80011d4:	f040 80a1 	bne.w	800131a <main+0x36e>
	HAL_GPIO_WritePin(Led2_GPIO_Port, Led2_Pin, GPIO_PIN_SET);
 80011d8:	4f34      	ldr	r7, [pc, #208]	; (80012ac <main+0x300>)
 80011da:	2201      	movs	r2, #1
 80011dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011e0:	4638      	mov	r0, r7
 80011e2:	f002 fb07 	bl	80037f4 <HAL_GPIO_WritePin>
	pedalboard.active_pedals = 0;
 80011e6:	483c      	ldr	r0, [pc, #240]	; (80012d8 <main+0x32c>)
 80011e8:	2400      	movs	r4, #0
 80011ea:	7004      	strb	r4, [r0, #0]
	pedalboard_append(&pedalboard, LPF);
 80011ec:	2105      	movs	r1, #5
 80011ee:	f001 f863 	bl	80022b8 <pedalboard_append>
	CS43_Init(hi2c1, MODE_I2S);
 80011f2:	4d30      	ldr	r5, [pc, #192]	; (80012b4 <main+0x308>)
 80011f4:	9411      	str	r4, [sp, #68]	; 0x44
 80011f6:	2244      	movs	r2, #68	; 0x44
 80011f8:	f105 0110 	add.w	r1, r5, #16
 80011fc:	4668      	mov	r0, sp
 80011fe:	f00b fa79 	bl	800c6f4 <memcpy>
 8001202:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001206:	f7ff f9f5 	bl	80005f4 <CS43_Init>
	CS43_SetVolume(0);
 800120a:	4620      	mov	r0, r4
 800120c:	f7ff fb62 	bl	80008d4 <CS43_SetVolume>
	CS43_Enable_RightLeft(CS43_RIGHT_LEFT);
 8001210:	2003      	movs	r0, #3
 8001212:	f7ff fb03 	bl	800081c <CS43_Enable_RightLeft>
	CS43_Start();
 8001216:	f7ff fb9f 	bl	8000958 <CS43_Start>
	HAL_I2S_Receive_DMA(&hi2s2, &ADC_BUFF.ADC16[0], 4);
 800121a:	2204      	movs	r2, #4
 800121c:	492f      	ldr	r1, [pc, #188]	; (80012dc <main+0x330>)
 800121e:	4828      	ldr	r0, [pc, #160]	; (80012c0 <main+0x314>)
 8001220:	f005 f9f0 	bl	8006604 <HAL_I2S_Receive_DMA>
	HAL_I2S_Transmit_DMA(&hi2s3, &DAC_BUFF.DAC16[0], 2);
 8001224:	2202      	movs	r2, #2
 8001226:	492e      	ldr	r1, [pc, #184]	; (80012e0 <main+0x334>)
 8001228:	4827      	ldr	r0, [pc, #156]	; (80012c8 <main+0x31c>)
 800122a:	f005 f943 	bl	80064b4 <HAL_I2S_Transmit_DMA>
	EPD_Init();
 800122e:	f7ff fd17 	bl	8000c60 <EPD_Init>
	EPD_Clear();
 8001232:	f7ff fd63 	bl	8000cfc <EPD_Clear>
	draw_clean(image);
 8001236:	4e2b      	ldr	r6, [pc, #172]	; (80012e4 <main+0x338>)
 8001238:	4630      	mov	r0, r6
 800123a:	f000 fb11 	bl	8001860 <draw_clean>
	draw_rectangle(image, 36, 56, 88, 20);
 800123e:	f04f 0814 	mov.w	r8, #20
 8001242:	f8cd 8000 	str.w	r8, [sp]
 8001246:	2358      	movs	r3, #88	; 0x58
 8001248:	2238      	movs	r2, #56	; 0x38
 800124a:	2124      	movs	r1, #36	; 0x24
 800124c:	4630      	mov	r0, r6
 800124e:	f000 fa16 	bl	800167e <draw_rectangle>
	sprintf(row, "g33ky toad");
 8001252:	4a25      	ldr	r2, [pc, #148]	; (80012e8 <main+0x33c>)
 8001254:	ab1f      	add	r3, sp, #124	; 0x7c
 8001256:	ca07      	ldmia	r2, {r0, r1, r2}
 8001258:	c303      	stmia	r3!, {r0, r1}
 800125a:	f823 2b02 	strh.w	r2, [r3], #2
 800125e:	0c12      	lsrs	r2, r2, #16
 8001260:	701a      	strb	r2, [r3, #0]
	draw_text(image, row, 40, 60);
 8001262:	233c      	movs	r3, #60	; 0x3c
 8001264:	2228      	movs	r2, #40	; 0x28
 8001266:	a91f      	add	r1, sp, #124	; 0x7c
 8001268:	4630      	mov	r0, r6
 800126a:	f000 faca 	bl	8001802 <draw_text>
	sprintf(row, "digital pedal");
 800126e:	4b1f      	ldr	r3, [pc, #124]	; (80012ec <main+0x340>)
 8001270:	ad1f      	add	r5, sp, #124	; 0x7c
 8001272:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001274:	c507      	stmia	r5!, {r0, r1, r2}
 8001276:	802b      	strh	r3, [r5, #0]
	draw_text(image, row, 20, 90);
 8001278:	235a      	movs	r3, #90	; 0x5a
 800127a:	4642      	mov	r2, r8
 800127c:	a91f      	add	r1, sp, #124	; 0x7c
 800127e:	4630      	mov	r0, r6
 8001280:	f000 fabf 	bl	8001802 <draw_text>
	EPD_Display(image);
 8001284:	4630      	mov	r0, r6
 8001286:	f7ff fd52 	bl	8000d2e <EPD_Display>
	EPD_Sleep();
 800128a:	f7ff fd6e 	bl	8000d6a <EPD_Sleep>
	encoderA.current = 0;
 800128e:	4b18      	ldr	r3, [pc, #96]	; (80012f0 <main+0x344>)
 8001290:	805c      	strh	r4, [r3, #2]
	encoderB.current = 0;
 8001292:	4b18      	ldr	r3, [pc, #96]	; (80012f4 <main+0x348>)
 8001294:	805c      	strh	r4, [r3, #2]
	HAL_GPIO_WritePin(Led2_GPIO_Port, Led2_Pin, GPIO_PIN_RESET);
 8001296:	4622      	mov	r2, r4
 8001298:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800129c:	4638      	mov	r0, r7
 800129e:	f002 faa9 	bl	80037f4 <HAL_GPIO_WritePin>
	uint32_t lasttick = 0;
 80012a2:	9413      	str	r4, [sp, #76]	; 0x4c
 80012a4:	e02c      	b.n	8001300 <main+0x354>
 80012a6:	bf00      	nop
 80012a8:	40023800 	.word	0x40023800
 80012ac:	40020c00 	.word	0x40020c00
 80012b0:	40020400 	.word	0x40020400
 80012b4:	20000970 	.word	0x20000970
 80012b8:	40005400 	.word	0x40005400
 80012bc:	000186a0 	.word	0x000186a0
 80012c0:	200009c4 	.word	0x200009c4
 80012c4:	40003800 	.word	0x40003800
 80012c8:	20000a0c 	.word	0x20000a0c
 80012cc:	40003c00 	.word	0x40003c00
 80012d0:	20000a54 	.word	0x20000a54
 80012d4:	40013000 	.word	0x40013000
 80012d8:	20001d2c 	.word	0x20001d2c
 80012dc:	200003a8 	.word	0x200003a8
 80012e0:	200003d8 	.word	0x200003d8
 80012e4:	20000aac 	.word	0x20000aac
 80012e8:	0800d30c 	.word	0x0800d30c
 80012ec:	0800d318 	.word	0x0800d318
 80012f0:	200008a4 	.word	0x200008a4
 80012f4:	200008a8 	.word	0x200008a8
 80012f8:	40020800 	.word	0x40020800
 80012fc:	40020000 	.word	0x40020000
		HAL_GPIO_WritePin(OtgPower_GPIO_Port, OtgPower_Pin, GPIO_PIN_RESET);
 8001300:	4e99      	ldr	r6, [pc, #612]	; (8001568 <main+0x5bc>)
			encoderA.current = (encoderA.last * alpha / 100) + (temp * (100 - alpha) / 100);
 8001302:	4f9a      	ldr	r7, [pc, #616]	; (800156c <main+0x5c0>)
				float val = (float)display_array[i] / 32768.0F * 0.1F;
 8001304:	eddf 9a9a 	vldr	s19, [pc, #616]	; 8001570 <main+0x5c4>
				if (val < -64) val = -64;
 8001308:	ed9f 9a9a 	vldr	s18, [pc, #616]	; 8001574 <main+0x5c8>
 800130c:	e0a6      	b.n	800145c <main+0x4b0>
 800130e:	b672      	cpsid	i
	while (1)
 8001310:	e7fe      	b.n	8001310 <main+0x364>
 8001312:	b672      	cpsid	i
 8001314:	e7fe      	b.n	8001314 <main+0x368>
 8001316:	b672      	cpsid	i
 8001318:	e7fe      	b.n	8001318 <main+0x36c>
 800131a:	b672      	cpsid	i
 800131c:	e7fe      	b.n	800131c <main+0x370>
			lasttick = HAL_GetTick();
 800131e:	f001 fc03 	bl	8002b28 <HAL_GetTick>
 8001322:	9013      	str	r0, [sp, #76]	; 0x4c
			encoderA.last = encoderA.current;
 8001324:	4b94      	ldr	r3, [pc, #592]	; (8001578 <main+0x5cc>)
 8001326:	885a      	ldrh	r2, [r3, #2]
 8001328:	801a      	strh	r2, [r3, #0]
			encoderB.last = encoderB.current;
 800132a:	4b94      	ldr	r3, [pc, #592]	; (800157c <main+0x5d0>)
 800132c:	885a      	ldrh	r2, [r3, #2]
 800132e:	801a      	strh	r2, [r3, #0]
			temp = HAL_GPIO_ReadPin(EncA_GPIO_Port, EncA_Pin) == GPIO_PIN_SET ? ceil : 0;
 8001330:	2108      	movs	r1, #8
 8001332:	4630      	mov	r0, r6
 8001334:	f002 fa46 	bl	80037c4 <HAL_GPIO_ReadPin>
 8001338:	2801      	cmp	r0, #1
 800133a:	f242 7210 	movw	r2, #10000	; 0x2710
 800133e:	bf18      	it	ne
 8001340:	2200      	movne	r2, #0
			encoderA.current = (encoderA.last * alpha / 100) + (temp * (100 - alpha) / 100);
 8001342:	498d      	ldr	r1, [pc, #564]	; (8001578 <main+0x5cc>)
 8001344:	880b      	ldrh	r3, [r1, #0]
 8001346:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800134a:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 800134e:	fb87 4003 	smull	r4, r0, r7, r3
 8001352:	17db      	asrs	r3, r3, #31
 8001354:	ebc3 1360 	rsb	r3, r3, r0, asr #5
 8001358:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800135c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001360:	fb87 0202 	smull	r0, r2, r7, r2
 8001364:	eb03 1362 	add.w	r3, r3, r2, asr #5
 8001368:	804b      	strh	r3, [r1, #2]
			temp = HAL_GPIO_ReadPin(EncB_GPIO_Port, EncB_Pin) == GPIO_PIN_SET ? ceil : 0;
 800136a:	2104      	movs	r1, #4
 800136c:	4630      	mov	r0, r6
 800136e:	f002 fa29 	bl	80037c4 <HAL_GPIO_ReadPin>
 8001372:	2801      	cmp	r0, #1
 8001374:	f242 7210 	movw	r2, #10000	; 0x2710
 8001378:	bf18      	it	ne
 800137a:	2200      	movne	r2, #0
			encoderB.current = (encoderB.last * alpha / 100) + (temp * (100 - alpha) / 100);
 800137c:	497f      	ldr	r1, [pc, #508]	; (800157c <main+0x5d0>)
 800137e:	880b      	ldrh	r3, [r1, #0]
 8001380:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001384:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8001388:	fb87 4003 	smull	r4, r0, r7, r3
 800138c:	17db      	asrs	r3, r3, #31
 800138e:	ebc3 1360 	rsb	r3, r3, r0, asr #5
 8001392:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001396:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800139a:	fb87 0202 	smull	r0, r2, r7, r2
 800139e:	eb03 1362 	add.w	r3, r3, r2, asr #5
 80013a2:	b29b      	uxth	r3, r3
 80013a4:	804b      	strh	r3, [r1, #2]
			if (encoderA.last < thr && encoderA.current >= thr) {
 80013a6:	4a74      	ldr	r2, [pc, #464]	; (8001578 <main+0x5cc>)
 80013a8:	8812      	ldrh	r2, [r2, #0]
 80013aa:	f241 3187 	movw	r1, #4999	; 0x1387
 80013ae:	428a      	cmp	r2, r1
 80013b0:	d810      	bhi.n	80013d4 <main+0x428>
 80013b2:	4a71      	ldr	r2, [pc, #452]	; (8001578 <main+0x5cc>)
 80013b4:	8851      	ldrh	r1, [r2, #2]
 80013b6:	f241 3287 	movw	r2, #4999	; 0x1387
 80013ba:	4291      	cmp	r1, r2
 80013bc:	d95b      	bls.n	8001476 <main+0x4ca>
				if (encoderB.current > thr) {
 80013be:	f241 3288 	movw	r2, #5000	; 0x1388
 80013c2:	4293      	cmp	r3, r2
					encoderCounter--;
 80013c4:	4a6e      	ldr	r2, [pc, #440]	; (8001580 <main+0x5d4>)
 80013c6:	8813      	ldrh	r3, [r2, #0]
 80013c8:	bf8c      	ite	hi
 80013ca:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
					encoderCounter++;
 80013ce:	3301      	addls	r3, #1
 80013d0:	8013      	strh	r3, [r2, #0]
 80013d2:	e050      	b.n	8001476 <main+0x4ca>
			} else if (encoderA.last > thr && encoderA.current <= thr) {
 80013d4:	f241 3188 	movw	r1, #5000	; 0x1388
 80013d8:	428a      	cmp	r2, r1
 80013da:	d94c      	bls.n	8001476 <main+0x4ca>
 80013dc:	4a66      	ldr	r2, [pc, #408]	; (8001578 <main+0x5cc>)
 80013de:	8851      	ldrh	r1, [r2, #2]
 80013e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80013e4:	4291      	cmp	r1, r2
 80013e6:	d846      	bhi.n	8001476 <main+0x4ca>
				if (encoderB.current > thr) {
 80013e8:	4293      	cmp	r3, r2
					encoderCounter++;
 80013ea:	4a65      	ldr	r2, [pc, #404]	; (8001580 <main+0x5d4>)
 80013ec:	8813      	ldrh	r3, [r2, #0]
 80013ee:	bf8c      	ite	hi
 80013f0:	3301      	addhi	r3, #1
					encoderCounter--;
 80013f2:	f103 33ff 	addls.w	r3, r3, #4294967295	; 0xffffffff
 80013f6:	8013      	strh	r3, [r2, #0]
 80013f8:	e03d      	b.n	8001476 <main+0x4ca>
				if (val > 63) val = 63;
 80013fa:	eddf 7a62 	vldr	s15, [pc, #392]	; 8001584 <main+0x5d8>
				toggle_single_pixel(image, 64 + (int)val, i);
 80013fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001402:	ee17 1a90 	vmov	r1, s15
 8001406:	3140      	adds	r1, #64	; 0x40
 8001408:	b2a2      	uxth	r2, r4
 800140a:	b289      	uxth	r1, r1
 800140c:	4640      	mov	r0, r8
 800140e:	f000 f904 	bl	800161a <toggle_single_pixel>
			for (int i = 0; i < 296; i++) {
 8001412:	3401      	adds	r4, #1
 8001414:	f5b4 7f94 	cmp.w	r4, #296	; 0x128
 8001418:	d012      	beq.n	8001440 <main+0x494>
				float val = (float)display_array[i] / 32768.0F * 0.1F;
 800141a:	ecf5 7a01 	vldmia	r5!, {s15}
 800141e:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8001422:	ee67 7aa8 	vmul.f32	s15, s15, s17
				if (val > 63) val = 63;
 8001426:	eef4 7ac8 	vcmpe.f32	s15, s16
 800142a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800142e:	dce4      	bgt.n	80013fa <main+0x44e>
				if (val < -64) val = -64;
 8001430:	eef4 7a49 	vcmp.f32	s15, s18
 8001434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001438:	bf48      	it	mi
 800143a:	eef0 7a49 	vmovmi.f32	s15, s18
 800143e:	e7de      	b.n	80013fe <main+0x452>
			display_counter = 0;
 8001440:	2400      	movs	r4, #0
 8001442:	4b51      	ldr	r3, [pc, #324]	; (8001588 <main+0x5dc>)
 8001444:	801c      	strh	r4, [r3, #0]
			EPD_Display(image);
 8001446:	4851      	ldr	r0, [pc, #324]	; (800158c <main+0x5e0>)
 8001448:	f7ff fc71 	bl	8000d2e <EPD_Display>
			EPD_Sleep();
 800144c:	f7ff fc8d 	bl	8000d6a <EPD_Sleep>
			HAL_GPIO_WritePin(Led3_GPIO_Port, Led3_Pin, GPIO_PIN_RESET);
 8001450:	4622      	mov	r2, r4
 8001452:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001456:	484e      	ldr	r0, [pc, #312]	; (8001590 <main+0x5e4>)
 8001458:	f002 f9cc 	bl	80037f4 <HAL_GPIO_WritePin>
    MX_USB_HOST_Process();
 800145c:	f00a fdfe 	bl	800c05c <MX_USB_HOST_Process>
		HAL_GPIO_WritePin(OtgPower_GPIO_Port, OtgPower_Pin, GPIO_PIN_RESET);
 8001460:	2200      	movs	r2, #0
 8001462:	2101      	movs	r1, #1
 8001464:	4630      	mov	r0, r6
 8001466:	f002 f9c5 	bl	80037f4 <HAL_GPIO_WritePin>
		if (HAL_GetTick() != lasttick) {
 800146a:	f001 fb5d 	bl	8002b28 <HAL_GetTick>
 800146e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8001470:	4298      	cmp	r0, r3
 8001472:	f47f af54 	bne.w	800131e <main+0x372>
		if (HAL_GetTick() % (interval * 1000) == 0) {
 8001476:	f001 fb57 	bl	8002b28 <HAL_GetTick>
 800147a:	4b46      	ldr	r3, [pc, #280]	; (8001594 <main+0x5e8>)
 800147c:	fba3 2300 	umull	r2, r3, r3, r0
 8001480:	0b1b      	lsrs	r3, r3, #12
 8001482:	f241 3288 	movw	r2, #5000	; 0x1388
 8001486:	fb02 0013 	mls	r0, r2, r3, r0
 800148a:	2800      	cmp	r0, #0
 800148c:	d1e6      	bne.n	800145c <main+0x4b0>
			HAL_GPIO_WritePin(Led3_GPIO_Port, Led3_Pin, GPIO_PIN_SET);
 800148e:	2201      	movs	r2, #1
 8001490:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001494:	483e      	ldr	r0, [pc, #248]	; (8001590 <main+0x5e4>)
 8001496:	f002 f9ad 	bl	80037f4 <HAL_GPIO_WritePin>
			EPD_Init();
 800149a:	f7ff fbe1 	bl	8000c60 <EPD_Init>
			draw_clean(image);
 800149e:	4c3b      	ldr	r4, [pc, #236]	; (800158c <main+0x5e0>)
 80014a0:	4620      	mov	r0, r4
 80014a2:	f000 f9dd 	bl	8001860 <draw_clean>
			sprintf(row, "RxH %d LR", rxHalfCpltCounter / interval);
 80014a6:	f8df a110 	ldr.w	sl, [pc, #272]	; 80015b8 <main+0x60c>
 80014aa:	f8da 3000 	ldr.w	r3, [sl]
 80014ae:	f8df b10c 	ldr.w	fp, [pc, #268]	; 80015bc <main+0x610>
 80014b2:	fbab 2303 	umull	r2, r3, fp, r3
 80014b6:	089a      	lsrs	r2, r3, #2
 80014b8:	4937      	ldr	r1, [pc, #220]	; (8001598 <main+0x5ec>)
 80014ba:	a81f      	add	r0, sp, #124	; 0x7c
 80014bc:	f00b fa20 	bl	800c900 <siprintf>
			draw_text(image, row, 0, 0);
 80014c0:	2300      	movs	r3, #0
 80014c2:	461a      	mov	r2, r3
 80014c4:	a91f      	add	r1, sp, #124	; 0x7c
 80014c6:	4620      	mov	r0, r4
 80014c8:	f000 f99b 	bl	8001802 <draw_text>
			sprintf(row, "RxC %d LR", rxCpltCounter / interval);
 80014cc:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 80015c0 <main+0x614>
 80014d0:	f8d9 3000 	ldr.w	r3, [r9]
 80014d4:	fbab 2303 	umull	r2, r3, fp, r3
 80014d8:	089a      	lsrs	r2, r3, #2
 80014da:	4930      	ldr	r1, [pc, #192]	; (800159c <main+0x5f0>)
 80014dc:	a81f      	add	r0, sp, #124	; 0x7c
 80014de:	f00b fa0f 	bl	800c900 <siprintf>
			draw_text(image, row, 0, 20);
 80014e2:	2314      	movs	r3, #20
 80014e4:	2200      	movs	r2, #0
 80014e6:	a91f      	add	r1, sp, #124	; 0x7c
 80014e8:	4620      	mov	r0, r4
 80014ea:	f000 f98a 	bl	8001802 <draw_text>
			sprintf(row, "TxH %d L", txHalfCpltCounter / interval);
 80014ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 80015c4 <main+0x618>
 80014f2:	f8d8 3000 	ldr.w	r3, [r8]
 80014f6:	fbab 2303 	umull	r2, r3, fp, r3
 80014fa:	089a      	lsrs	r2, r3, #2
 80014fc:	4928      	ldr	r1, [pc, #160]	; (80015a0 <main+0x5f4>)
 80014fe:	a81f      	add	r0, sp, #124	; 0x7c
 8001500:	f00b f9fe 	bl	800c900 <siprintf>
			draw_text(image, row, 0, 40);
 8001504:	2328      	movs	r3, #40	; 0x28
 8001506:	2200      	movs	r2, #0
 8001508:	a91f      	add	r1, sp, #124	; 0x7c
 800150a:	4620      	mov	r0, r4
 800150c:	f000 f979 	bl	8001802 <draw_text>
			sprintf(row, "TxC %d R", txCpltCounter / interval);
 8001510:	4d24      	ldr	r5, [pc, #144]	; (80015a4 <main+0x5f8>)
 8001512:	682b      	ldr	r3, [r5, #0]
 8001514:	fbab 2303 	umull	r2, r3, fp, r3
 8001518:	089a      	lsrs	r2, r3, #2
 800151a:	4923      	ldr	r1, [pc, #140]	; (80015a8 <main+0x5fc>)
 800151c:	a81f      	add	r0, sp, #124	; 0x7c
 800151e:	f00b f9ef 	bl	800c900 <siprintf>
			draw_text(image, row, 0, 60);
 8001522:	233c      	movs	r3, #60	; 0x3c
 8001524:	2200      	movs	r2, #0
 8001526:	a91f      	add	r1, sp, #124	; 0x7c
 8001528:	4620      	mov	r0, r4
 800152a:	f000 f96a 	bl	8001802 <draw_text>
			sprintf(row, "Enc %d", encoderCounter);
 800152e:	4b14      	ldr	r3, [pc, #80]	; (8001580 <main+0x5d4>)
 8001530:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001534:	491d      	ldr	r1, [pc, #116]	; (80015ac <main+0x600>)
 8001536:	a81f      	add	r0, sp, #124	; 0x7c
 8001538:	f00b f9e2 	bl	800c900 <siprintf>
			draw_text(image, row, 0, 80);
 800153c:	2350      	movs	r3, #80	; 0x50
 800153e:	2200      	movs	r2, #0
 8001540:	a91f      	add	r1, sp, #124	; 0x7c
 8001542:	4620      	mov	r0, r4
 8001544:	f000 f95d 	bl	8001802 <draw_text>
			rxHalfCpltCounter = 0;
 8001548:	2400      	movs	r4, #0
 800154a:	f8ca 4000 	str.w	r4, [sl]
			rxCpltCounter = 0;
 800154e:	f8c9 4000 	str.w	r4, [r9]
			txHalfCpltCounter = 0;
 8001552:	f8c8 4000 	str.w	r4, [r8]
			txCpltCounter = 0;
 8001556:	602c      	str	r4, [r5, #0]
			for (int i = 0; i < 296; i++) {
 8001558:	4d15      	ldr	r5, [pc, #84]	; (80015b0 <main+0x604>)
				float val = (float)display_array[i] / 32768.0F * 0.1F;
 800155a:	eddf 8a16 	vldr	s17, [pc, #88]	; 80015b4 <main+0x608>
				if (val > 63) val = 63;
 800155e:	ed9f 8a09 	vldr	s16, [pc, #36]	; 8001584 <main+0x5d8>
				toggle_single_pixel(image, 64 + (int)val, i);
 8001562:	f8df 8028 	ldr.w	r8, [pc, #40]	; 800158c <main+0x5e0>
 8001566:	e758      	b.n	800141a <main+0x46e>
 8001568:	40020800 	.word	0x40020800
 800156c:	51eb851f 	.word	0x51eb851f
 8001570:	38000000 	.word	0x38000000
 8001574:	c2800000 	.word	0xc2800000
 8001578:	200008a4 	.word	0x200008a4
 800157c:	200008a8 	.word	0x200008a8
 8001580:	200008ac 	.word	0x200008ac
 8001584:	427c0000 	.word	0x427c0000
 8001588:	200008a0 	.word	0x200008a0
 800158c:	20000aac 	.word	0x20000aac
 8001590:	40020c00 	.word	0x40020c00
 8001594:	d1b71759 	.word	0xd1b71759
 8001598:	0800d328 	.word	0x0800d328
 800159c:	0800d334 	.word	0x0800d334
 80015a0:	0800d340 	.word	0x0800d340
 80015a4:	20002378 	.word	0x20002378
 80015a8:	0800d34c 	.word	0x0800d34c
 80015ac:	0800d358 	.word	0x0800d358
 80015b0:	20000400 	.word	0x20000400
 80015b4:	3dcccccd 	.word	0x3dcccccd
 80015b8:	20002374 	.word	0x20002374
 80015bc:	cccccccd 	.word	0xcccccccd
 80015c0:	20002370 	.word	0x20002370
 80015c4:	2000237c 	.word	0x2000237c

080015c8 <Error_Handler>:
 80015c8:	b672      	cpsid	i
	while (1)
 80015ca:	e7fe      	b.n	80015ca <Error_Handler+0x2>

080015cc <read_font_pixel>:
#define CANVAS_WIDTH 128
#define CANVAS_HEIGHT 296

uint8_t font[516] = { 0x0, 0x18, 0x3C, 0x66, 0x66, 0x66, 0x7E, 0x66, 0x66, 0x66, 0x0, 0x0, 0x0, 0x7C, 0x66, 0x66, 0x66, 0x7C, 0x66, 0x66, 0x66, 0x7C, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x66, 0x60, 0x60, 0x60, 0x66, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x78, 0x6C, 0x66, 0x66, 0x66, 0x66, 0x66, 0x6C, 0x78, 0x0, 0x0, 0x0, 0x7E, 0x60, 0x60, 0x60, 0x78, 0x60, 0x60, 0x60, 0x7E, 0x0, 0x0, 0x0, 0x7E, 0x60, 0x60, 0x60, 0x78, 0x60, 0x60, 0x60, 0x60, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x66, 0x60, 0x60, 0x6E, 0x66, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x66, 0x66, 0x66, 0x66, 0x7E, 0x66, 0x66, 0x66, 0x66, 0x0, 0x0, 0x0, 0x3C, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x3C, 0x0, 0x0, 0x0, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x66, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x66, 0x66, 0x6C, 0x6C, 0x78, 0x6C, 0x6C, 0x66, 0x66, 0x0, 0x0, 0x0, 0x60, 0x60, 0x60, 0x60, 0x60, 0x60, 0x60, 0x60, 0x7E, 0x0, 0x0, 0x0, 0x63, 0x63, 0x77, 0x7F, 0x6B, 0x6B, 0x63, 0x63, 0x63, 0x0, 0x0, 0x0, 0x63, 0x63, 0x73, 0x7B, 0x6F, 0x67, 0x63, 0x63, 0x63, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x7C, 0x66, 0x66, 0x66, 0x7C, 0x60, 0x60, 0x60, 0x60, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x3C, 0xC, 0x6, 0x0, 0x7C, 0x66, 0x66, 0x66, 0x7C, 0x6C, 0x66, 0x66, 0x64, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x60, 0x30, 0x18, 0xC, 0x6, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x7E, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x0, 0x0, 0x0, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x3C, 0x18, 0x0, 0x0, 0x0, 0x63, 0x63, 0x63, 0x63, 0x6B, 0x6B, 0x36, 0x36, 0x36, 0x0, 0x0, 0x0, 0x66, 0x66, 0x34, 0x18, 0x18, 0x2C, 0x66, 0x66, 0x66, 0x0, 0x0, 0x0, 0x66, 0x66, 0x66, 0x66, 0x3C, 0x18, 0x18, 0x18, 0x18, 0x0, 0x0, 0x0, 0x7E, 0x6, 0x6, 0xC, 0x18, 0x30, 0x60, 0x60, 0x7E, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x6E, 0x6E, 0x66, 0x76, 0x76, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x6, 0xE, 0x3E, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x66, 0x6, 0xC, 0x18, 0x30, 0x60, 0x7E, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x66, 0x6, 0x1C, 0x6, 0x66, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x30, 0x30, 0x36, 0x36, 0x36, 0x66, 0x7F, 0x6, 0x6, 0x0, 0x0, 0x0, 0x7E, 0x60, 0x60, 0x60, 0x7C, 0x6, 0x6, 0xC, 0x78, 0x0, 0x0, 0x0, 0x1C, 0x38, 0x30, 0x7C, 0x66, 0x66, 0x66, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x7E, 0x6, 0xC, 0xC, 0x18, 0x18, 0x30, 0x30, 0x30, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x66, 0x76, 0x3C, 0x6E, 0x66, 0x66, 0x3C, 0x0, 0x0, 0x0, 0x3C, 0x66, 0x66, 0x66, 0x66, 0x3E, 0xC, 0x1C, 0x38, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x38, 0x38, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x38, 0x38, 0x18, 0x30, 0x0, 0x0, 0x0, 0x18, 0x18, 0x7E, 0x18, 0x18, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x7E, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x6, 0xC, 0x18, 0x30, 0x60, 0x30, 0x18, 0xC, 0x6, 0x0, 0x0, 0x0, 0x60, 0x30, 0x18, 0xC, 0x6, 0xC, 0x18, 0x30, 0x60, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};

uint8_t read_font_pixel(uint8_t *image, uint16_t x, uint16_t y) {
 80015cc:	b480      	push	{r7}
 80015ce:	b085      	sub	sp, #20
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	460b      	mov	r3, r1
 80015d6:	807b      	strh	r3, [r7, #2]
 80015d8:	4613      	mov	r3, r2
 80015da:	803b      	strh	r3, [r7, #0]
	uint16_t i = (x +  y * FONT_WIDTH) / 8;
 80015dc:	887a      	ldrh	r2, [r7, #2]
 80015de:	883b      	ldrh	r3, [r7, #0]
 80015e0:	00db      	lsls	r3, r3, #3
 80015e2:	4413      	add	r3, r2
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	da00      	bge.n	80015ea <read_font_pixel+0x1e>
 80015e8:	3307      	adds	r3, #7
 80015ea:	10db      	asrs	r3, r3, #3
 80015ec:	81fb      	strh	r3, [r7, #14]
	uint8_t pixel_group = image[i];
 80015ee:	89fb      	ldrh	r3, [r7, #14]
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	4413      	add	r3, r2
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	737b      	strb	r3, [r7, #13]
	return ((pixel_group >> (7 - x % 8)) & 0x01);
 80015f8:	7b7a      	ldrb	r2, [r7, #13]
 80015fa:	887b      	ldrh	r3, [r7, #2]
 80015fc:	43db      	mvns	r3, r3
 80015fe:	f003 0307 	and.w	r3, r3, #7
 8001602:	fa42 f303 	asr.w	r3, r2, r3
 8001606:	b2db      	uxtb	r3, r3
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	b2db      	uxtb	r3, r3
}
 800160e:	4618      	mov	r0, r3
 8001610:	3714      	adds	r7, #20
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr

0800161a <toggle_single_pixel>:

void toggle_single_pixel(uint8_t *image, uint16_t x, uint16_t y) {
 800161a:	b480      	push	{r7}
 800161c:	b085      	sub	sp, #20
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
 8001622:	460b      	mov	r3, r1
 8001624:	807b      	strh	r3, [r7, #2]
 8001626:	4613      	mov	r3, r2
 8001628:	803b      	strh	r3, [r7, #0]
	uint16_t i = (x +  y * CANVAS_WIDTH) / 8;
 800162a:	887a      	ldrh	r2, [r7, #2]
 800162c:	883b      	ldrh	r3, [r7, #0]
 800162e:	01db      	lsls	r3, r3, #7
 8001630:	4413      	add	r3, r2
 8001632:	2b00      	cmp	r3, #0
 8001634:	da00      	bge.n	8001638 <toggle_single_pixel+0x1e>
 8001636:	3307      	adds	r3, #7
 8001638:	10db      	asrs	r3, r3, #3
 800163a:	81fb      	strh	r3, [r7, #14]
	if (x < CANVAS_WIDTH && y < CANVAS_HEIGHT) image[i] ^= (0x01 << (7 - x % 8));
 800163c:	887b      	ldrh	r3, [r7, #2]
 800163e:	2b7f      	cmp	r3, #127	; 0x7f
 8001640:	d817      	bhi.n	8001672 <toggle_single_pixel+0x58>
 8001642:	883b      	ldrh	r3, [r7, #0]
 8001644:	f5b3 7f94 	cmp.w	r3, #296	; 0x128
 8001648:	d213      	bcs.n	8001672 <toggle_single_pixel+0x58>
 800164a:	89fb      	ldrh	r3, [r7, #14]
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	4413      	add	r3, r2
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	b25a      	sxtb	r2, r3
 8001654:	887b      	ldrh	r3, [r7, #2]
 8001656:	43db      	mvns	r3, r3
 8001658:	f003 0307 	and.w	r3, r3, #7
 800165c:	2101      	movs	r1, #1
 800165e:	fa01 f303 	lsl.w	r3, r1, r3
 8001662:	b25b      	sxtb	r3, r3
 8001664:	4053      	eors	r3, r2
 8001666:	b259      	sxtb	r1, r3
 8001668:	89fb      	ldrh	r3, [r7, #14]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	4413      	add	r3, r2
 800166e:	b2ca      	uxtb	r2, r1
 8001670:	701a      	strb	r2, [r3, #0]
}
 8001672:	bf00      	nop
 8001674:	3714      	adds	r7, #20
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr

0800167e <draw_rectangle>:
	for (uint16_t i = 0; i < CANVAS_WIDTH * CANVAS_HEIGHT / 8; i++) {
		image[i] = ~image[i];
	}
}

void draw_rectangle(uint8_t *image, uint16_t x, uint16_t y, uint16_t w, uint16_t h) {
 800167e:	b580      	push	{r7, lr}
 8001680:	b086      	sub	sp, #24
 8001682:	af00      	add	r7, sp, #0
 8001684:	60f8      	str	r0, [r7, #12]
 8001686:	4608      	mov	r0, r1
 8001688:	4611      	mov	r1, r2
 800168a:	461a      	mov	r2, r3
 800168c:	4603      	mov	r3, r0
 800168e:	817b      	strh	r3, [r7, #10]
 8001690:	460b      	mov	r3, r1
 8001692:	813b      	strh	r3, [r7, #8]
 8001694:	4613      	mov	r3, r2
 8001696:	80fb      	strh	r3, [r7, #6]
	for (uint16_t i = 0; i < h; i++) {
 8001698:	2300      	movs	r3, #0
 800169a:	82fb      	strh	r3, [r7, #22]
 800169c:	e018      	b.n	80016d0 <draw_rectangle+0x52>
		for (uint16_t j = 0; j < w; j++) {
 800169e:	2300      	movs	r3, #0
 80016a0:	82bb      	strh	r3, [r7, #20]
 80016a2:	e00e      	b.n	80016c2 <draw_rectangle+0x44>
			toggle_single_pixel(image, x + j, y + i);
 80016a4:	897a      	ldrh	r2, [r7, #10]
 80016a6:	8abb      	ldrh	r3, [r7, #20]
 80016a8:	4413      	add	r3, r2
 80016aa:	b299      	uxth	r1, r3
 80016ac:	893a      	ldrh	r2, [r7, #8]
 80016ae:	8afb      	ldrh	r3, [r7, #22]
 80016b0:	4413      	add	r3, r2
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	461a      	mov	r2, r3
 80016b6:	68f8      	ldr	r0, [r7, #12]
 80016b8:	f7ff ffaf 	bl	800161a <toggle_single_pixel>
		for (uint16_t j = 0; j < w; j++) {
 80016bc:	8abb      	ldrh	r3, [r7, #20]
 80016be:	3301      	adds	r3, #1
 80016c0:	82bb      	strh	r3, [r7, #20]
 80016c2:	8aba      	ldrh	r2, [r7, #20]
 80016c4:	88fb      	ldrh	r3, [r7, #6]
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d3ec      	bcc.n	80016a4 <draw_rectangle+0x26>
	for (uint16_t i = 0; i < h; i++) {
 80016ca:	8afb      	ldrh	r3, [r7, #22]
 80016cc:	3301      	adds	r3, #1
 80016ce:	82fb      	strh	r3, [r7, #22]
 80016d0:	8afa      	ldrh	r2, [r7, #22]
 80016d2:	8c3b      	ldrh	r3, [r7, #32]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d3e2      	bcc.n	800169e <draw_rectangle+0x20>
		}
	}
}
 80016d8:	bf00      	nop
 80016da:	bf00      	nop
 80016dc:	3718      	adds	r7, #24
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
	...

080016e4 <draw_char>:

void draw_char(uint8_t *image, uint16_t x, uint16_t y, uint16_t c) {
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	4608      	mov	r0, r1
 80016ee:	4611      	mov	r1, r2
 80016f0:	461a      	mov	r2, r3
 80016f2:	4603      	mov	r3, r0
 80016f4:	817b      	strh	r3, [r7, #10]
 80016f6:	460b      	mov	r3, r1
 80016f8:	813b      	strh	r3, [r7, #8]
 80016fa:	4613      	mov	r3, r2
 80016fc:	80fb      	strh	r3, [r7, #6]
	uint16_t font_offset = c * FONT_HEIGHT;
 80016fe:	88fb      	ldrh	r3, [r7, #6]
 8001700:	461a      	mov	r2, r3
 8001702:	0052      	lsls	r2, r2, #1
 8001704:	4413      	add	r3, r2
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	827b      	strh	r3, [r7, #18]
	for (uint16_t i = 0; i < FONT_HEIGHT; i++) {
 800170a:	2300      	movs	r3, #0
 800170c:	82fb      	strh	r3, [r7, #22]
 800170e:	e023      	b.n	8001758 <draw_char+0x74>
		for (uint16_t j = 0; j < FONT_WIDTH; j++) {
 8001710:	2300      	movs	r3, #0
 8001712:	82bb      	strh	r3, [r7, #20]
 8001714:	e01a      	b.n	800174c <draw_char+0x68>
			if (read_font_pixel(font, j, i + font_offset)) {
 8001716:	8afa      	ldrh	r2, [r7, #22]
 8001718:	8a7b      	ldrh	r3, [r7, #18]
 800171a:	4413      	add	r3, r2
 800171c:	b29a      	uxth	r2, r3
 800171e:	8abb      	ldrh	r3, [r7, #20]
 8001720:	4619      	mov	r1, r3
 8001722:	4811      	ldr	r0, [pc, #68]	; (8001768 <draw_char+0x84>)
 8001724:	f7ff ff52 	bl	80015cc <read_font_pixel>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d00b      	beq.n	8001746 <draw_char+0x62>
				toggle_single_pixel(image, x + j, y + i);
 800172e:	897a      	ldrh	r2, [r7, #10]
 8001730:	8abb      	ldrh	r3, [r7, #20]
 8001732:	4413      	add	r3, r2
 8001734:	b299      	uxth	r1, r3
 8001736:	893a      	ldrh	r2, [r7, #8]
 8001738:	8afb      	ldrh	r3, [r7, #22]
 800173a:	4413      	add	r3, r2
 800173c:	b29b      	uxth	r3, r3
 800173e:	461a      	mov	r2, r3
 8001740:	68f8      	ldr	r0, [r7, #12]
 8001742:	f7ff ff6a 	bl	800161a <toggle_single_pixel>
		for (uint16_t j = 0; j < FONT_WIDTH; j++) {
 8001746:	8abb      	ldrh	r3, [r7, #20]
 8001748:	3301      	adds	r3, #1
 800174a:	82bb      	strh	r3, [r7, #20]
 800174c:	8abb      	ldrh	r3, [r7, #20]
 800174e:	2b07      	cmp	r3, #7
 8001750:	d9e1      	bls.n	8001716 <draw_char+0x32>
	for (uint16_t i = 0; i < FONT_HEIGHT; i++) {
 8001752:	8afb      	ldrh	r3, [r7, #22]
 8001754:	3301      	adds	r3, #1
 8001756:	82fb      	strh	r3, [r7, #22]
 8001758:	8afb      	ldrh	r3, [r7, #22]
 800175a:	2b0b      	cmp	r3, #11
 800175c:	d9d8      	bls.n	8001710 <draw_char+0x2c>
			}
		}
	}
}
 800175e:	bf00      	nop
 8001760:	bf00      	nop
 8001762:	3718      	adds	r7, #24
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	200000a0 	.word	0x200000a0

0800176c <translate>:

uint16_t translate(char c) {
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	4603      	mov	r3, r0
 8001774:	71fb      	strb	r3, [r7, #7]
	if (c >= 'A' && c <= 'Z') {
 8001776:	79fb      	ldrb	r3, [r7, #7]
 8001778:	2b40      	cmp	r3, #64	; 0x40
 800177a:	d907      	bls.n	800178c <translate+0x20>
 800177c:	79fb      	ldrb	r3, [r7, #7]
 800177e:	2b5a      	cmp	r3, #90	; 0x5a
 8001780:	d804      	bhi.n	800178c <translate+0x20>
		return c - 'A';
 8001782:	79fb      	ldrb	r3, [r7, #7]
 8001784:	b29b      	uxth	r3, r3
 8001786:	3b41      	subs	r3, #65	; 0x41
 8001788:	b29b      	uxth	r3, r3
 800178a:	e034      	b.n	80017f6 <translate+0x8a>
	} else if (c >= 'a' && c <= 'z') {
 800178c:	79fb      	ldrb	r3, [r7, #7]
 800178e:	2b60      	cmp	r3, #96	; 0x60
 8001790:	d907      	bls.n	80017a2 <translate+0x36>
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	2b7a      	cmp	r3, #122	; 0x7a
 8001796:	d804      	bhi.n	80017a2 <translate+0x36>
		return c - 'a';
 8001798:	79fb      	ldrb	r3, [r7, #7]
 800179a:	b29b      	uxth	r3, r3
 800179c:	3b61      	subs	r3, #97	; 0x61
 800179e:	b29b      	uxth	r3, r3
 80017a0:	e029      	b.n	80017f6 <translate+0x8a>
	} else if (c >= '0' && c <= '9') {
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	2b2f      	cmp	r3, #47	; 0x2f
 80017a6:	d907      	bls.n	80017b8 <translate+0x4c>
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	2b39      	cmp	r3, #57	; 0x39
 80017ac:	d804      	bhi.n	80017b8 <translate+0x4c>
		return c - '0' + 26;
 80017ae:	79fb      	ldrb	r3, [r7, #7]
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	3b16      	subs	r3, #22
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	e01e      	b.n	80017f6 <translate+0x8a>
	} else if (c == '.') {
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	2b2e      	cmp	r3, #46	; 0x2e
 80017bc:	d101      	bne.n	80017c2 <translate+0x56>
		return 36;
 80017be:	2324      	movs	r3, #36	; 0x24
 80017c0:	e019      	b.n	80017f6 <translate+0x8a>
	} else if (c == ',') {
 80017c2:	79fb      	ldrb	r3, [r7, #7]
 80017c4:	2b2c      	cmp	r3, #44	; 0x2c
 80017c6:	d101      	bne.n	80017cc <translate+0x60>
		return 37;
 80017c8:	2325      	movs	r3, #37	; 0x25
 80017ca:	e014      	b.n	80017f6 <translate+0x8a>
	} else if (c == '+') {
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	2b2b      	cmp	r3, #43	; 0x2b
 80017d0:	d101      	bne.n	80017d6 <translate+0x6a>
		return 38;
 80017d2:	2326      	movs	r3, #38	; 0x26
 80017d4:	e00f      	b.n	80017f6 <translate+0x8a>
	} else if (c == '-') {
 80017d6:	79fb      	ldrb	r3, [r7, #7]
 80017d8:	2b2d      	cmp	r3, #45	; 0x2d
 80017da:	d101      	bne.n	80017e0 <translate+0x74>
		return 39;
 80017dc:	2327      	movs	r3, #39	; 0x27
 80017de:	e00a      	b.n	80017f6 <translate+0x8a>
	} else if (c == '<') {
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	2b3c      	cmp	r3, #60	; 0x3c
 80017e4:	d101      	bne.n	80017ea <translate+0x7e>
		return 40;
 80017e6:	2328      	movs	r3, #40	; 0x28
 80017e8:	e005      	b.n	80017f6 <translate+0x8a>
	} else if (c == '>') {
 80017ea:	79fb      	ldrb	r3, [r7, #7]
 80017ec:	2b3e      	cmp	r3, #62	; 0x3e
 80017ee:	d101      	bne.n	80017f4 <translate+0x88>
		return 41;
 80017f0:	2329      	movs	r3, #41	; 0x29
 80017f2:	e000      	b.n	80017f6 <translate+0x8a>
	} else {
		return 42; // ' '
 80017f4:	232a      	movs	r3, #42	; 0x2a
	}
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr

08001802 <draw_text>:

void draw_text(uint8_t *image, char *text, uint16_t x, uint16_t y) {
 8001802:	b590      	push	{r4, r7, lr}
 8001804:	b087      	sub	sp, #28
 8001806:	af00      	add	r7, sp, #0
 8001808:	60f8      	str	r0, [r7, #12]
 800180a:	60b9      	str	r1, [r7, #8]
 800180c:	4611      	mov	r1, r2
 800180e:	461a      	mov	r2, r3
 8001810:	460b      	mov	r3, r1
 8001812:	80fb      	strh	r3, [r7, #6]
 8001814:	4613      	mov	r3, r2
 8001816:	80bb      	strh	r3, [r7, #4]
	uint16_t i = 0;
 8001818:	2300      	movs	r3, #0
 800181a:	82fb      	strh	r3, [r7, #22]
	while(text[i] > 0) {
 800181c:	e015      	b.n	800184a <draw_text+0x48>
		draw_char(image, x + FONT_WIDTH * i, y, translate(text[i]));
 800181e:	8afb      	ldrh	r3, [r7, #22]
 8001820:	00db      	lsls	r3, r3, #3
 8001822:	b29a      	uxth	r2, r3
 8001824:	88fb      	ldrh	r3, [r7, #6]
 8001826:	4413      	add	r3, r2
 8001828:	b29c      	uxth	r4, r3
 800182a:	8afb      	ldrh	r3, [r7, #22]
 800182c:	68ba      	ldr	r2, [r7, #8]
 800182e:	4413      	add	r3, r2
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	4618      	mov	r0, r3
 8001834:	f7ff ff9a 	bl	800176c <translate>
 8001838:	4603      	mov	r3, r0
 800183a:	88ba      	ldrh	r2, [r7, #4]
 800183c:	4621      	mov	r1, r4
 800183e:	68f8      	ldr	r0, [r7, #12]
 8001840:	f7ff ff50 	bl	80016e4 <draw_char>
		i++;
 8001844:	8afb      	ldrh	r3, [r7, #22]
 8001846:	3301      	adds	r3, #1
 8001848:	82fb      	strh	r3, [r7, #22]
	while(text[i] > 0) {
 800184a:	8afb      	ldrh	r3, [r7, #22]
 800184c:	68ba      	ldr	r2, [r7, #8]
 800184e:	4413      	add	r3, r2
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d1e3      	bne.n	800181e <draw_text+0x1c>
	}
}
 8001856:	bf00      	nop
 8001858:	bf00      	nop
 800185a:	371c      	adds	r7, #28
 800185c:	46bd      	mov	sp, r7
 800185e:	bd90      	pop	{r4, r7, pc}

08001860 <draw_clean>:

void draw_clean(uint8_t *image) {
 8001860:	b480      	push	{r7}
 8001862:	b085      	sub	sp, #20
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
	uint16_t bytes = CANVAS_WIDTH * CANVAS_HEIGHT / 8;
 8001868:	f44f 5394 	mov.w	r3, #4736	; 0x1280
 800186c:	81bb      	strh	r3, [r7, #12]
	for (uint16_t i = 0; i < bytes; i++) image[i] = 0xFF;
 800186e:	2300      	movs	r3, #0
 8001870:	81fb      	strh	r3, [r7, #14]
 8001872:	e007      	b.n	8001884 <draw_clean+0x24>
 8001874:	89fb      	ldrh	r3, [r7, #14]
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	4413      	add	r3, r2
 800187a:	22ff      	movs	r2, #255	; 0xff
 800187c:	701a      	strb	r2, [r3, #0]
 800187e:	89fb      	ldrh	r3, [r7, #14]
 8001880:	3301      	adds	r3, #1
 8001882:	81fb      	strh	r3, [r7, #14]
 8001884:	89fa      	ldrh	r2, [r7, #14]
 8001886:	89bb      	ldrh	r3, [r7, #12]
 8001888:	429a      	cmp	r2, r3
 800188a:	d3f3      	bcc.n	8001874 <draw_clean+0x14>
}
 800188c:	bf00      	nop
 800188e:	bf00      	nop
 8001890:	3714      	adds	r7, #20
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
	...

0800189c <overdrive_pedal_init>:
#include "pedalboard_min.h"

// OVERDRIVE

void overdrive_pedal_init(pedal_config_t *conf) {
 800189c:	b490      	push	{r4, r7}
 800189e:	b09a      	sub	sp, #104	; 0x68
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
    conf->float_params[INTENSITY] = (float_parameter_t){4.F, 1.F, 10.F, 0.5F};
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	4a1a      	ldr	r2, [pc, #104]	; (8001910 <overdrive_pedal_init+0x74>)
 80018a8:	f103 0430 	add.w	r4, r3, #48	; 0x30
 80018ac:	4613      	mov	r3, r2
 80018ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[THRESHOLD_HIGH] = (float_parameter_t){32767.F, 0.F, 32767.F, 1.F};
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	4a17      	ldr	r2, [pc, #92]	; (8001914 <overdrive_pedal_init+0x78>)
 80018b8:	f103 0440 	add.w	r4, r3, #64	; 0x40
 80018bc:	4613      	mov	r3, r2
 80018be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[THRESHOLD_LOW] = (float_parameter_t){28000.F, 0.F, 32767.F, 1.F};
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4a14      	ldr	r2, [pc, #80]	; (8001918 <overdrive_pedal_init+0x7c>)
 80018c8:	f103 0450 	add.w	r4, r3, #80	; 0x50
 80018cc:	4613      	mov	r3, r2
 80018ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[SOFTENER] = (float_parameter_t){4.F, 1.F, 10.F, 0.5F};
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a0e      	ldr	r2, [pc, #56]	; (8001910 <overdrive_pedal_init+0x74>)
 80018d8:	f103 0460 	add.w	r4, r3, #96	; 0x60
 80018dc:	4613      	mov	r3, r2
 80018de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_1] = (float_parameter_t){1.F, 0.F, 1.F, 0.1F};
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4a0d      	ldr	r2, [pc, #52]	; (800191c <overdrive_pedal_init+0x80>)
 80018e8:	f103 0470 	add.w	r4, r3, #112	; 0x70
 80018ec:	4613      	mov	r3, r2
 80018ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_2] = (float_parameter_t){0.F, 0.F, 1.F, 0.1F};
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4a0a      	ldr	r2, [pc, #40]	; (8001920 <overdrive_pedal_init+0x84>)
 80018f8:	f103 0480 	add.w	r4, r3, #128	; 0x80
 80018fc:	4613      	mov	r3, r2
 80018fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001900:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001904:	bf00      	nop
 8001906:	3768      	adds	r7, #104	; 0x68
 8001908:	46bd      	mov	sp, r7
 800190a:	bc90      	pop	{r4, r7}
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	0800cff8 	.word	0x0800cff8
 8001914:	0800d008 	.word	0x0800d008
 8001918:	0800d018 	.word	0x0800d018
 800191c:	0800d028 	.word	0x0800d028
 8001920:	0800d038 	.word	0x0800d038

08001924 <overdrive_process>:

float overdrive_process(float in, pedal_config_t *conf) {
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	ed87 0a01 	vstr	s0, [r7, #4]
 800192e:	6038      	str	r0, [r7, #0]
    float out = in *  conf->float_params[INTENSITY].value;
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001936:	ed97 7a01 	vldr	s14, [r7, #4]
 800193a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800193e:	edc7 7a03 	vstr	s15, [r7, #12]
    out = soft_clip(out, conf->float_params[THRESHOLD_LOW].value, conf->float_params[SOFTENER].value);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800194e:	eeb0 1a47 	vmov.f32	s2, s14
 8001952:	eef0 0a67 	vmov.f32	s1, s15
 8001956:	ed97 0a03 	vldr	s0, [r7, #12]
 800195a:	f000 fbab 	bl	80020b4 <soft_clip>
 800195e:	ed87 0a03 	vstr	s0, [r7, #12]
    out = hard_clip(out, conf->float_params[THRESHOLD_HIGH].value);
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001968:	eef0 0a67 	vmov.f32	s1, s15
 800196c:	ed97 0a03 	vldr	s0, [r7, #12]
 8001970:	f000 fb70 	bl	8002054 <hard_clip>
 8001974:	ed87 0a03 	vstr	s0, [r7, #12]
    out = mix(out, in, conf->float_params[BALANCE_1].value, conf->float_params[BALANCE_2].value);
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 8001984:	eef0 1a47 	vmov.f32	s3, s14
 8001988:	eeb0 1a67 	vmov.f32	s2, s15
 800198c:	edd7 0a01 	vldr	s1, [r7, #4]
 8001990:	ed97 0a03 	vldr	s0, [r7, #12]
 8001994:	f000 fb3e 	bl	8002014 <mix>
 8001998:	ed87 0a03 	vstr	s0, [r7, #12]
    return out;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	ee07 3a90 	vmov	s15, r3
}
 80019a2:	eeb0 0a67 	vmov.f32	s0, s15
 80019a6:	3710      	adds	r7, #16
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}

080019ac <bitcrusher_rs_pedal_init>:

// BITCRUSHER resolution

void bitcrusher_rs_pedal_init(pedal_config_t *conf) {
 80019ac:	b490      	push	{r4, r7}
 80019ae:	b08e      	sub	sp, #56	; 0x38
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
    conf->int_params[REDUCT_INTENSITY] = (int_parameter_t){12, 1, 16, 1};
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	4a0e      	ldr	r2, [pc, #56]	; (80019f0 <bitcrusher_rs_pedal_init+0x44>)
 80019b8:	f103 0420 	add.w	r4, r3, #32
 80019bc:	4613      	mov	r3, r2
 80019be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_1] = (float_parameter_t){0.5F, 0.F, 1.F, 0.1F};
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	4a0b      	ldr	r2, [pc, #44]	; (80019f4 <bitcrusher_rs_pedal_init+0x48>)
 80019c8:	f103 0470 	add.w	r4, r3, #112	; 0x70
 80019cc:	4613      	mov	r3, r2
 80019ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_2] = (float_parameter_t){0.5F, 0.F, 1.F, 0.1F};
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	4a07      	ldr	r2, [pc, #28]	; (80019f4 <bitcrusher_rs_pedal_init+0x48>)
 80019d8:	f103 0480 	add.w	r4, r3, #128	; 0x80
 80019dc:	4613      	mov	r3, r2
 80019de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80019e4:	bf00      	nop
 80019e6:	3738      	adds	r7, #56	; 0x38
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc90      	pop	{r4, r7}
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	0800d048 	.word	0x0800d048
 80019f4:	0800d058 	.word	0x0800d058

080019f8 <bitcrusher_rs_process>:

float bitcrusher_rs_process(float in, pedal_config_t *conf) {
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a02:	6038      	str	r0, [r7, #0]
    int16_t shift = conf->int_params[REDUCT_INTENSITY].value;
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	6a1b      	ldr	r3, [r3, #32]
 8001a08:	81fb      	strh	r3, [r7, #14]
    int16_t _out = (int16_t)in;
 8001a0a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a12:	ee17 3a90 	vmov	r3, s15
 8001a16:	81bb      	strh	r3, [r7, #12]
    _out = _out >> shift;
 8001a18:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001a1c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a20:	fa42 f303 	asr.w	r3, r2, r3
 8001a24:	81bb      	strh	r3, [r7, #12]
    _out = _out << shift;
 8001a26:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001a2a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	81bb      	strh	r3, [r7, #12]
    _out += (2 << shift -2);
 8001a34:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a38:	3b02      	subs	r3, #2
 8001a3a:	2202      	movs	r2, #2
 8001a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a40:	b29a      	uxth	r2, r3
 8001a42:	89bb      	ldrh	r3, [r7, #12]
 8001a44:	4413      	add	r3, r2
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	81bb      	strh	r3, [r7, #12]
    float out = (float)_out;
 8001a4a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001a4e:	ee07 3a90 	vmov	s15, r3
 8001a52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a56:	edc7 7a02 	vstr	s15, [r7, #8]
    out = mix(out, in, conf->float_params[BALANCE_1].value, conf->float_params[BALANCE_2].value);
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 8001a66:	eef0 1a47 	vmov.f32	s3, s14
 8001a6a:	eeb0 1a67 	vmov.f32	s2, s15
 8001a6e:	edd7 0a01 	vldr	s1, [r7, #4]
 8001a72:	ed97 0a02 	vldr	s0, [r7, #8]
 8001a76:	f000 facd 	bl	8002014 <mix>
 8001a7a:	ed87 0a02 	vstr	s0, [r7, #8]
    return out;
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	ee07 3a90 	vmov	s15, r3
}
 8001a84:	eeb0 0a67 	vmov.f32	s0, s15
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
	...

08001a90 <tremolo_pedal_init>:

// TREMOLO

void tremolo_pedal_init(pedal_config_t *conf) {
 8001a90:	b490      	push	{r4, r7}
 8001a92:	b092      	sub	sp, #72	; 0x48
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
    conf->int_params[COUNTER] = (int_parameter_t){0, 1, 0, 0};
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	611a      	str	r2, [r3, #16]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	615a      	str	r2, [r3, #20]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	619a      	str	r2, [r3, #24]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2200      	movs	r2, #0
 8001aae:	61da      	str	r2, [r3, #28]
    conf->float_params[SPEED] = (float_parameter_t){2.F, 0.1F, 10.F, 0.1F};
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	4a0e      	ldr	r2, [pc, #56]	; (8001aec <tremolo_pedal_init+0x5c>)
 8001ab4:	f103 04a0 	add.w	r4, r3, #160	; 0xa0
 8001ab8:	4613      	mov	r3, r2
 8001aba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001abc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_1] = (float_parameter_t){0.2F, 0.F, 1.F, 0.1F};
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	4a0b      	ldr	r2, [pc, #44]	; (8001af0 <tremolo_pedal_init+0x60>)
 8001ac4:	f103 0470 	add.w	r4, r3, #112	; 0x70
 8001ac8:	4613      	mov	r3, r2
 8001aca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001acc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_2] = (float_parameter_t){0.8F, 0.F, 1.F, 0.1F};
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4a08      	ldr	r2, [pc, #32]	; (8001af4 <tremolo_pedal_init+0x64>)
 8001ad4:	f103 0480 	add.w	r4, r3, #128	; 0x80
 8001ad8:	4613      	mov	r3, r2
 8001ada:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001adc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001ae0:	bf00      	nop
 8001ae2:	3748      	adds	r7, #72	; 0x48
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bc90      	pop	{r4, r7}
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	0800d068 	.word	0x0800d068
 8001af0:	0800d078 	.word	0x0800d078
 8001af4:	0800d088 	.word	0x0800d088

08001af8 <tremolo_process>:

float tremolo_process(float in, pedal_config_t *conf) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	ed87 0a01 	vstr	s0, [r7, #4]
 8001b02:	6038      	str	r0, [r7, #0]
    float tone = 440.0F;
 8001b04:	4b1c      	ldr	r3, [pc, #112]	; (8001b78 <tremolo_process+0x80>)
 8001b06:	60fb      	str	r3, [r7, #12]
    float out = in * wave_gen('s', conf->int_params[COUNTER].value, tone * conf->float_params[SPEED].value);
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	691b      	ldr	r3, [r3, #16]
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 8001b14:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b1c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b20:	4611      	mov	r1, r2
 8001b22:	2073      	movs	r0, #115	; 0x73
 8001b24:	f000 fb42 	bl	80021ac <wave_gen>
 8001b28:	eeb0 7a40 	vmov.f32	s14, s0
 8001b2c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b34:	edc7 7a02 	vstr	s15, [r7, #8]
    conf->int_params[COUNTER].value++;
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	691b      	ldr	r3, [r3, #16]
 8001b3c:	1c5a      	adds	r2, r3, #1
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	611a      	str	r2, [r3, #16]
    out = mix(out, in, conf->float_params[BALANCE_1].value, conf->float_params[BALANCE_2].value);
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 8001b4e:	eef0 1a47 	vmov.f32	s3, s14
 8001b52:	eeb0 1a67 	vmov.f32	s2, s15
 8001b56:	edd7 0a01 	vldr	s1, [r7, #4]
 8001b5a:	ed97 0a02 	vldr	s0, [r7, #8]
 8001b5e:	f000 fa59 	bl	8002014 <mix>
 8001b62:	ed87 0a02 	vstr	s0, [r7, #8]
    return out;
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	ee07 3a90 	vmov	s15, r3
}
 8001b6c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b70:	3710      	adds	r7, #16
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	43dc0000 	.word	0x43dc0000

08001b7c <overdrive_sqrt_pedal_init>:

// OVERDRIVE_SQRT

void overdrive_sqrt_pedal_init(pedal_config_t *conf) {
 8001b7c:	b490      	push	{r4, r7}
 8001b7e:	b092      	sub	sp, #72	; 0x48
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
    conf->float_params[INTENSITY] = (float_parameter_t){500.F, 0.F, 2000.F, 100.F};
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	4a12      	ldr	r2, [pc, #72]	; (8001bd0 <overdrive_sqrt_pedal_init+0x54>)
 8001b88:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[THRESHOLD_HIGH] = (float_parameter_t){32767.F, 0.F, 32767.F, 1.F};
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	4a0f      	ldr	r2, [pc, #60]	; (8001bd4 <overdrive_sqrt_pedal_init+0x58>)
 8001b98:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ba0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_1] = (float_parameter_t){0.25F, 0.F, 1.F, 0.1F};
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	4a0c      	ldr	r2, [pc, #48]	; (8001bd8 <overdrive_sqrt_pedal_init+0x5c>)
 8001ba8:	f103 0470 	add.w	r4, r3, #112	; 0x70
 8001bac:	4613      	mov	r3, r2
 8001bae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bb0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_2] = (float_parameter_t){0.75F, 0.F, 1.F, 0.1F};
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	4a09      	ldr	r2, [pc, #36]	; (8001bdc <overdrive_sqrt_pedal_init+0x60>)
 8001bb8:	f103 0480 	add.w	r4, r3, #128	; 0x80
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bc0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001bc4:	bf00      	nop
 8001bc6:	3748      	adds	r7, #72	; 0x48
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bc90      	pop	{r4, r7}
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	0800d098 	.word	0x0800d098
 8001bd4:	0800d008 	.word	0x0800d008
 8001bd8:	0800d0a8 	.word	0x0800d0a8
 8001bdc:	0800d0b8 	.word	0x0800d0b8

08001be0 <overdrive_sqrt_process>:

float overdrive_sqrt_process(float in, pedal_config_t *conf) {
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	ed87 0a01 	vstr	s0, [r7, #4]
 8001bea:	6038      	str	r0, [r7, #0]
    float out;
    if (in > 0.0F) {
 8001bec:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bf0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf8:	dd06      	ble.n	8001c08 <overdrive_sqrt_process+0x28>
        out = square_root(in);
 8001bfa:	ed97 0a01 	vldr	s0, [r7, #4]
 8001bfe:	f000 faa4 	bl	800214a <square_root>
 8001c02:	ed87 0a03 	vstr	s0, [r7, #12]
 8001c06:	e00d      	b.n	8001c24 <overdrive_sqrt_process+0x44>
    } else {
        out = -square_root(-in);
 8001c08:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c0c:	eef1 7a67 	vneg.f32	s15, s15
 8001c10:	eeb0 0a67 	vmov.f32	s0, s15
 8001c14:	f000 fa99 	bl	800214a <square_root>
 8001c18:	eef0 7a40 	vmov.f32	s15, s0
 8001c1c:	eef1 7a67 	vneg.f32	s15, s15
 8001c20:	edc7 7a03 	vstr	s15, [r7, #12]
    }
    out = out * conf->float_params[INTENSITY].value;
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001c2a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001c2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c32:	edc7 7a03 	vstr	s15, [r7, #12]
    out = hard_clip(out, conf->float_params[THRESHOLD_HIGH].value);
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001c3c:	eef0 0a67 	vmov.f32	s1, s15
 8001c40:	ed97 0a03 	vldr	s0, [r7, #12]
 8001c44:	f000 fa06 	bl	8002054 <hard_clip>
 8001c48:	ed87 0a03 	vstr	s0, [r7, #12]
    out = mix(out, in, conf->float_params[BALANCE_1].value, conf->float_params[BALANCE_2].value);
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 8001c58:	eef0 1a47 	vmov.f32	s3, s14
 8001c5c:	eeb0 1a67 	vmov.f32	s2, s15
 8001c60:	edd7 0a01 	vldr	s1, [r7, #4]
 8001c64:	ed97 0a03 	vldr	s0, [r7, #12]
 8001c68:	f000 f9d4 	bl	8002014 <mix>
 8001c6c:	ed87 0a03 	vstr	s0, [r7, #12]
    return out;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	ee07 3a90 	vmov	s15, r3
}
 8001c76:	eeb0 0a67 	vmov.f32	s0, s15
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <amplifier_pedal_init>:

// AMPLIFIER

void amplifier_pedal_init(pedal_config_t *conf) {
 8001c80:	b490      	push	{r4, r7}
 8001c82:	b08a      	sub	sp, #40	; 0x28
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
    conf->float_params[INTENSITY] = (float_parameter_t){0.5F, 0.1F, 10.F, 0.1F};
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4a0a      	ldr	r2, [pc, #40]	; (8001cb4 <amplifier_pedal_init+0x34>)
 8001c8c:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8001c90:	4613      	mov	r3, r2
 8001c92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[THRESHOLD_HIGH] = (float_parameter_t){32767.F, 0.F, 32767.F, 1.F};
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4a07      	ldr	r2, [pc, #28]	; (8001cb8 <amplifier_pedal_init+0x38>)
 8001c9c:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ca4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001ca8:	bf00      	nop
 8001caa:	3728      	adds	r7, #40	; 0x28
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bc90      	pop	{r4, r7}
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	0800d0c8 	.word	0x0800d0c8
 8001cb8:	0800d008 	.word	0x0800d008

08001cbc <amplifier_process>:

float amplifier_process(float in, pedal_config_t *conf) {
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	ed87 0a01 	vstr	s0, [r7, #4]
 8001cc6:	6038      	str	r0, [r7, #0]
    float out = in * conf->float_params[INTENSITY].value;
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001cce:	ed97 7a01 	vldr	s14, [r7, #4]
 8001cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cd6:	edc7 7a03 	vstr	s15, [r7, #12]
    out = hard_clip(out, conf->float_params[THRESHOLD_HIGH].value);
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001ce0:	eef0 0a67 	vmov.f32	s1, s15
 8001ce4:	ed97 0a03 	vldr	s0, [r7, #12]
 8001ce8:	f000 f9b4 	bl	8002054 <hard_clip>
 8001cec:	ed87 0a03 	vstr	s0, [r7, #12]
    return out;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	ee07 3a90 	vmov	s15, r3
}
 8001cf6:	eeb0 0a67 	vmov.f32	s0, s15
 8001cfa:	3710      	adds	r7, #16
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <dyn_amplifier_pedal_init>:

// DYN_AMPLIFIER

void dyn_amplifier_pedal_init(pedal_config_t *conf) {
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
    //conf->float_params[GAIN_INTENSITY] = (float_parameter_t){1000, 0.1, 10, 0.1};
    //conf->float_params[CLIP_THRESHOLD] = (float_parameter_t){32767, 0, 32767, 1};
    //conf->float_params[SOFT_THRESHOLD] = (float_parameter_t){28000, 0, 32767, 1};
    //conf->float_params[BALANCE] = (float_parameter_t){0.5, 0, 1, 0.1};
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <dyn_amplifier_process>:

float dyn_amplifier_process(float in, pedal_config_t *conf) {
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001d1e:	6038      	str	r0, [r7, #0]
    //    else if (max < conf->float_params[SOFT_THRESHOLD].value) dyn += 0.01;
    //    max = 0;
    //}
    //out = hard_clip(out, conf->float_params[CLIP_THRESHOLD].value);
    //return out;
    return in;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	ee07 3a90 	vmov	s15, r3
}
 8001d26:	eeb0 0a67 	vmov.f32	s0, s15
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <low_pass_filter_pedal_init>:

// LPF

void low_pass_filter_pedal_init(pedal_config_t *conf) {
 8001d34:	b490      	push	{r4, r7}
 8001d36:	b092      	sub	sp, #72	; 0x48
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
    conf->float_params[INTENSITY] = (float_parameter_t){0.9F, 0.0F, 1.0F, 0.01F};
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	4a11      	ldr	r2, [pc, #68]	; (8001d84 <low_pass_filter_pedal_init+0x50>)
 8001d40:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8001d44:	4613      	mov	r3, r2
 8001d46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_1] = (float_parameter_t){1.F, 0.F, 1.F, 0.1F};
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	4a0e      	ldr	r2, [pc, #56]	; (8001d88 <low_pass_filter_pedal_init+0x54>)
 8001d50:	f103 0470 	add.w	r4, r3, #112	; 0x70
 8001d54:	4613      	mov	r3, r2
 8001d56:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d58:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_2] = (float_parameter_t){0.F, 0.F, 1.F, 0.1F};
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	4a0b      	ldr	r2, [pc, #44]	; (8001d8c <low_pass_filter_pedal_init+0x58>)
 8001d60:	f103 0480 	add.w	r4, r3, #128	; 0x80
 8001d64:	4613      	mov	r3, r2
 8001d66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[PAST] = (float_parameter_t){0.F, 0.F, 0.F, 0.F};
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	33b0      	adds	r3, #176	; 0xb0
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	60da      	str	r2, [r3, #12]
}
 8001d7a:	bf00      	nop
 8001d7c:	3748      	adds	r7, #72	; 0x48
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bc90      	pop	{r4, r7}
 8001d82:	4770      	bx	lr
 8001d84:	0800d0d8 	.word	0x0800d0d8
 8001d88:	0800d028 	.word	0x0800d028
 8001d8c:	0800d038 	.word	0x0800d038

08001d90 <low_pass_filter_process>:

float low_pass_filter_process(float in, pedal_config_t *conf) {
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	ed87 0a01 	vstr	s0, [r7, #4]
 8001d9a:	6038      	str	r0, [r7, #0]
    float alpha = conf->float_params[INTENSITY].value;
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da0:	60fb      	str	r3, [r7, #12]
    float out = conf->float_params[PAST].value * alpha + (1.F - alpha) * in;
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8001da8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dac:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001db0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001db4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001db8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001dbc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dc8:	edc7 7a02 	vstr	s15, [r7, #8]
    conf->float_params[PAST].value = out;
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	68ba      	ldr	r2, [r7, #8]
 8001dd0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    out = mix(out, in, conf->float_params[BALANCE_1].value, conf->float_params[BALANCE_2].value);
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 8001de0:	eef0 1a47 	vmov.f32	s3, s14
 8001de4:	eeb0 1a67 	vmov.f32	s2, s15
 8001de8:	edd7 0a01 	vldr	s1, [r7, #4]
 8001dec:	ed97 0a02 	vldr	s0, [r7, #8]
 8001df0:	f000 f910 	bl	8002014 <mix>
 8001df4:	ed87 0a02 	vstr	s0, [r7, #8]
    return out;
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	ee07 3a90 	vmov	s15, r3
}
 8001dfe:	eeb0 0a67 	vmov.f32	s0, s15
 8001e02:	3710      	adds	r7, #16
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <fuzz_pedal_init>:

// FUZZ

void fuzz_pedal_init(pedal_config_t *conf) {
 8001e08:	b490      	push	{r4, r7}
 8001e0a:	b09e      	sub	sp, #120	; 0x78
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
    conf->int_params[COUNTER] = (int_parameter_t){0, 1, 0, 0};
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2200      	movs	r2, #0
 8001e14:	611a      	str	r2, [r3, #16]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2201      	movs	r2, #1
 8001e1a:	615a      	str	r2, [r3, #20]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	619a      	str	r2, [r3, #24]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2200      	movs	r2, #0
 8001e26:	61da      	str	r2, [r3, #28]
    conf->float_params[INTENSITY] = (float_parameter_t){4.F, 1.F, 10.F, 0.5F};
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	4a1a      	ldr	r2, [pc, #104]	; (8001e94 <fuzz_pedal_init+0x8c>)
 8001e2c:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8001e30:	4613      	mov	r3, r2
 8001e32:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e34:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[THRESHOLD_HIGH] = (float_parameter_t){32767.F, 0.F, 32767.F, 1.F};
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	4a17      	ldr	r2, [pc, #92]	; (8001e98 <fuzz_pedal_init+0x90>)
 8001e3c:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8001e40:	4613      	mov	r3, r2
 8001e42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[HEIGHT] = (float_parameter_t){2048.F, 0.F, 8192.F, 32.F};
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	4a14      	ldr	r2, [pc, #80]	; (8001e9c <fuzz_pedal_init+0x94>)
 8001e4c:	f103 0490 	add.w	r4, r3, #144	; 0x90
 8001e50:	4613      	mov	r3, r2
 8001e52:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e54:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[SPEED] = (float_parameter_t){1.F, 0.1F, 10.F, 0.1F};
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4a11      	ldr	r2, [pc, #68]	; (8001ea0 <fuzz_pedal_init+0x98>)
 8001e5c:	f103 04a0 	add.w	r4, r3, #160	; 0xa0
 8001e60:	4613      	mov	r3, r2
 8001e62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e64:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_1] = (float_parameter_t){1.F, 0.F, 1.F, 0.1F};
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4a0e      	ldr	r2, [pc, #56]	; (8001ea4 <fuzz_pedal_init+0x9c>)
 8001e6c:	f103 0470 	add.w	r4, r3, #112	; 0x70
 8001e70:	4613      	mov	r3, r2
 8001e72:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e74:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conf->float_params[BALANCE_2] = (float_parameter_t){0.F, 0.F, 1.F, 0.1F};
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	4a0b      	ldr	r2, [pc, #44]	; (8001ea8 <fuzz_pedal_init+0xa0>)
 8001e7c:	f103 0480 	add.w	r4, r3, #128	; 0x80
 8001e80:	4613      	mov	r3, r2
 8001e82:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e84:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001e88:	bf00      	nop
 8001e8a:	3778      	adds	r7, #120	; 0x78
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bc90      	pop	{r4, r7}
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	0800cff8 	.word	0x0800cff8
 8001e98:	0800d008 	.word	0x0800d008
 8001e9c:	0800d0e8 	.word	0x0800d0e8
 8001ea0:	0800d0f8 	.word	0x0800d0f8
 8001ea4:	0800d028 	.word	0x0800d028
 8001ea8:	0800d038 	.word	0x0800d038

08001eac <fuzz_process>:

float fuzz_process(float in, pedal_config_t *conf) {
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b088      	sub	sp, #32
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	ed87 0a01 	vstr	s0, [r7, #4]
 8001eb6:	6038      	str	r0, [r7, #0]
    float out = in * conf->float_params[INTENSITY].value;
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001ebe:	ed97 7a01 	vldr	s14, [r7, #4]
 8001ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ec6:	edc7 7a07 	vstr	s15, [r7, #28]
    float threshold_high = conf->float_params[THRESHOLD_HIGH].value;
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ece:	61bb      	str	r3, [r7, #24]
    float height = conf->float_params[HEIGHT].value;
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ed6:	617b      	str	r3, [r7, #20]
    float speed = conf->float_params[SPEED].value;
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8001ede:	613b      	str	r3, [r7, #16]
    float tone = 440.0F;
 8001ee0:	4b3e      	ldr	r3, [pc, #248]	; (8001fdc <fuzz_process+0x130>)
 8001ee2:	60fb      	str	r3, [r7, #12]

    out = hard_clip(out, threshold_high);
 8001ee4:	edd7 0a06 	vldr	s1, [r7, #24]
 8001ee8:	ed97 0a07 	vldr	s0, [r7, #28]
 8001eec:	f000 f8b2 	bl	8002054 <hard_clip>
 8001ef0:	ed87 0a07 	vstr	s0, [r7, #28]
    if (out == threshold_high) {
 8001ef4:	ed97 7a07 	vldr	s14, [r7, #28]
 8001ef8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001efc:	eeb4 7a67 	vcmp.f32	s14, s15
 8001f00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f04:	d11e      	bne.n	8001f44 <fuzz_process+0x98>
        out += (wave_gen('s', conf->int_params[COUNTER].value, tone * speed) - 1) * height;
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001f0e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f16:	eeb0 0a67 	vmov.f32	s0, s15
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	2073      	movs	r0, #115	; 0x73
 8001f1e:	f000 f945 	bl	80021ac <wave_gen>
 8001f22:	eef0 7a40 	vmov.f32	s15, s0
 8001f26:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001f2a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001f2e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f36:	ed97 7a07 	vldr	s14, [r7, #28]
 8001f3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f3e:	edc7 7a07 	vstr	s15, [r7, #28]
 8001f42:	e02c      	b.n	8001f9e <fuzz_process+0xf2>
    } else if (out == - threshold_high - 1.F) {
 8001f44:	edd7 7a06 	vldr	s15, [r7, #24]
 8001f48:	eef1 7a67 	vneg.f32	s15, s15
 8001f4c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001f50:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f54:	ed97 7a07 	vldr	s14, [r7, #28]
 8001f58:	eeb4 7a67 	vcmp.f32	s14, s15
 8001f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f60:	d11d      	bne.n	8001f9e <fuzz_process+0xf2>
        out += (wave_gen('s', conf->int_params[COUNTER].value, tone * speed) + 1) * height;
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	691b      	ldr	r3, [r3, #16]
 8001f66:	ed97 7a03 	vldr	s14, [r7, #12]
 8001f6a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f72:	eeb0 0a67 	vmov.f32	s0, s15
 8001f76:	4619      	mov	r1, r3
 8001f78:	2073      	movs	r0, #115	; 0x73
 8001f7a:	f000 f917 	bl	80021ac <wave_gen>
 8001f7e:	eef0 7a40 	vmov.f32	s15, s0
 8001f82:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001f86:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001f8a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f92:	ed97 7a07 	vldr	s14, [r7, #28]
 8001f96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f9a:	edc7 7a07 	vstr	s15, [r7, #28]
    }
    conf->int_params[COUNTER].value++;
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	1c5a      	adds	r2, r3, #1
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	611a      	str	r2, [r3, #16]
    out = mix(out, in, conf->float_params[BALANCE_1].value, conf->float_params[BALANCE_2].value);
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 8001fb4:	eef0 1a47 	vmov.f32	s3, s14
 8001fb8:	eeb0 1a67 	vmov.f32	s2, s15
 8001fbc:	edd7 0a01 	vldr	s1, [r7, #4]
 8001fc0:	ed97 0a07 	vldr	s0, [r7, #28]
 8001fc4:	f000 f826 	bl	8002014 <mix>
 8001fc8:	ed87 0a07 	vstr	s0, [r7, #28]
    return out;
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	ee07 3a90 	vmov	s15, r3
}
 8001fd2:	eeb0 0a67 	vmov.f32	s0, s15
 8001fd6:	3720      	adds	r7, #32
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	43dc0000 	.word	0x43dc0000

08001fe0 <bypass_pedal_init>:

// BYPASS

void bypass_pedal_init(pedal_config_t *conf) {
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
    return;
 8001fe8:	bf00      	nop
}
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <bypass_process>:

float bypass_process(float in, pedal_config_t *conf) {
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	ed87 0a01 	vstr	s0, [r7, #4]
 8001ffe:	6038      	str	r0, [r7, #0]
    return in;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	ee07 3a90 	vmov	s15, r3
}
 8002006:	eeb0 0a67 	vmov.f32	s0, s15
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <mix>:


float mix(float in_1, float in_2, float balance_1, float balance_2) {
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	ed87 0a03 	vstr	s0, [r7, #12]
 800201e:	edc7 0a02 	vstr	s1, [r7, #8]
 8002022:	ed87 1a01 	vstr	s2, [r7, #4]
 8002026:	edc7 1a00 	vstr	s3, [r7]
    return in_1 * balance_1 + in_2 * balance_2;
 800202a:	ed97 7a03 	vldr	s14, [r7, #12]
 800202e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002032:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002036:	edd7 6a02 	vldr	s13, [r7, #8]
 800203a:	edd7 7a00 	vldr	s15, [r7]
 800203e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002042:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8002046:	eeb0 0a67 	vmov.f32	s0, s15
 800204a:	3714      	adds	r7, #20
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <hard_clip>:

float hard_clip(float in, float clip_threshold) {
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	ed87 0a01 	vstr	s0, [r7, #4]
 800205e:	edc7 0a00 	vstr	s1, [r7]
    if (in > clip_threshold) {
 8002062:	ed97 7a01 	vldr	s14, [r7, #4]
 8002066:	edd7 7a00 	vldr	s15, [r7]
 800206a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800206e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002072:	dd02      	ble.n	800207a <hard_clip+0x26>
        return clip_threshold;
 8002074:	edd7 7a00 	vldr	s15, [r7]
 8002078:	e015      	b.n	80020a6 <hard_clip+0x52>
    } else if (in < -clip_threshold) {
 800207a:	edd7 7a00 	vldr	s15, [r7]
 800207e:	eef1 7a67 	vneg.f32	s15, s15
 8002082:	ed97 7a01 	vldr	s14, [r7, #4]
 8002086:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800208a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800208e:	d508      	bpl.n	80020a2 <hard_clip+0x4e>
        return -clip_threshold - 1;
 8002090:	edd7 7a00 	vldr	s15, [r7]
 8002094:	eef1 7a67 	vneg.f32	s15, s15
 8002098:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800209c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80020a0:	e001      	b.n	80020a6 <hard_clip+0x52>
    }
    return in;
 80020a2:	edd7 7a01 	vldr	s15, [r7, #4]
}
 80020a6:	eeb0 0a67 	vmov.f32	s0, s15
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <soft_clip>:

float soft_clip(float in, float soft_threshold, float softener) {
 80020b4:	b480      	push	{r7}
 80020b6:	b087      	sub	sp, #28
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	ed87 0a03 	vstr	s0, [r7, #12]
 80020be:	edc7 0a02 	vstr	s1, [r7, #8]
 80020c2:	ed87 1a01 	vstr	s2, [r7, #4]
    float out;
    if (in > soft_threshold) {
 80020c6:	ed97 7a03 	vldr	s14, [r7, #12]
 80020ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80020ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d6:	dd10      	ble.n	80020fa <soft_clip+0x46>
        out = soft_threshold + (in - soft_threshold) / softener;
 80020d8:	ed97 7a03 	vldr	s14, [r7, #12]
 80020dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80020e0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80020e4:	ed97 7a01 	vldr	s14, [r7, #4]
 80020e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020ec:	ed97 7a02 	vldr	s14, [r7, #8]
 80020f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020f4:	edc7 7a05 	vstr	s15, [r7, #20]
 80020f8:	e01d      	b.n	8002136 <soft_clip+0x82>
    } else if (in < -soft_threshold) {
 80020fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80020fe:	eef1 7a67 	vneg.f32	s15, s15
 8002102:	ed97 7a03 	vldr	s14, [r7, #12]
 8002106:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800210a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800210e:	d510      	bpl.n	8002132 <soft_clip+0x7e>
        out = -soft_threshold + (in + soft_threshold) / softener;
 8002110:	ed97 7a03 	vldr	s14, [r7, #12]
 8002114:	edd7 7a02 	vldr	s15, [r7, #8]
 8002118:	ee77 6a27 	vadd.f32	s13, s14, s15
 800211c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002120:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002124:	edd7 7a02 	vldr	s15, [r7, #8]
 8002128:	ee77 7a67 	vsub.f32	s15, s14, s15
 800212c:	edc7 7a05 	vstr	s15, [r7, #20]
 8002130:	e001      	b.n	8002136 <soft_clip+0x82>
    } else {
        out = in;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	617b      	str	r3, [r7, #20]
    }
    return out;
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	ee07 3a90 	vmov	s15, r3
}
 800213c:	eeb0 0a67 	vmov.f32	s0, s15
 8002140:	371c      	adds	r7, #28
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr

0800214a <square_root>:

float square_root(float in) {
 800214a:	b480      	push	{r7}
 800214c:	b085      	sub	sp, #20
 800214e:	af00      	add	r7, sp, #0
 8002150:	ed87 0a01 	vstr	s0, [r7, #4]
    float out;
    out = in * 0.5F;
 8002154:	edd7 7a01 	vldr	s15, [r7, #4]
 8002158:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800215c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002160:	edc7 7a03 	vstr	s15, [r7, #12]
    for (u_int8_t i = 0; i < 8; i++) {
 8002164:	2300      	movs	r3, #0
 8002166:	72fb      	strb	r3, [r7, #11]
 8002168:	e012      	b.n	8002190 <square_root+0x46>
        out = 0.5F * (out + (in / out));
 800216a:	edd7 6a01 	vldr	s13, [r7, #4]
 800216e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002172:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002176:	edd7 7a03 	vldr	s15, [r7, #12]
 800217a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800217e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002182:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002186:	edc7 7a03 	vstr	s15, [r7, #12]
    for (u_int8_t i = 0; i < 8; i++) {
 800218a:	7afb      	ldrb	r3, [r7, #11]
 800218c:	3301      	adds	r3, #1
 800218e:	72fb      	strb	r3, [r7, #11]
 8002190:	7afb      	ldrb	r3, [r7, #11]
 8002192:	2b07      	cmp	r3, #7
 8002194:	d9e9      	bls.n	800216a <square_root+0x20>
    }
    return out;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	ee07 3a90 	vmov	s15, r3
}
 800219c:	eeb0 0a67 	vmov.f32	s0, s15
 80021a0:	3714      	adds	r7, #20
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
	...

080021ac <wave_gen>:

float wave_gen(char t, u_int32_t i, float tone) {
 80021ac:	b580      	push	{r7, lr}
 80021ae:	f5ad 7d08 	sub.w	sp, sp, #544	; 0x220
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	4602      	mov	r2, r0
 80021b6:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80021ba:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 80021be:	6019      	str	r1, [r3, #0]
 80021c0:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80021c4:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 80021c8:	ed83 0a00 	vstr	s0, [r3]
 80021cc:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80021d0:	f2a3 2311 	subw	r3, r3, #529	; 0x211
 80021d4:	701a      	strb	r2, [r3, #0]

    float sin_table[128] = { 0.000000F, 0.024541F, 0.049068F, 0.073565F, 0.098017F, 0.122411F, 0.146730F, 0.170962F, 0.195090F, 0.219101F, 0.242980F, 0.266713F, 0.290284F, 0.313681F, 0.336890F, 0.359895F, 0.382683F, 0.405241F, 0.427555F, 0.449611F, 0.471396F, 0.492898F, 0.514102F, 0.534997F, 0.555570F, 0.575808F, 0.595699F, 0.615231F, 0.634393F, 0.653172F, 0.671559F, 0.689540F, 0.707106F, 0.724247F, 0.740951F, 0.757208F, 0.773010F, 0.788346F, 0.803207F, 0.817584F, 0.831469F, 0.844853F, 0.857728F, 0.870087F, 0.881921F, 0.893224F, 0.903989F, 0.914209F, 0.923879F, 0.932992F, 0.941544F, 0.949528F, 0.956940F, 0.963776F, 0.970031F, 0.975702F, 0.980785F, 0.985277F, 0.989176F, 0.992479F, 0.995185F, 0.997290F, 0.998795F, 0.999699F, 1.000000F, 0.999699F, 0.998796F, 0.997291F, 0.995185F, 0.992480F, 0.989177F, 0.985278F, 0.980786F, 0.975702F, 0.970032F, 0.963776F, 0.956941F, 0.949529F, 0.941545F, 0.932993F, 0.923880F, 0.914210F, 0.903990F, 0.893225F, 0.881922F, 0.870088F, 0.857729F, 0.844855F, 0.831471F, 0.817586F, 0.803209F, 0.788348F, 0.773012F, 0.757210F, 0.740952F, 0.724248F, 0.707108F, 0.689542F, 0.671560F, 0.653174F, 0.634395F, 0.615233F, 0.595701F, 0.575810F, 0.555572F, 0.534999F, 0.514105F, 0.492900F, 0.471399F, 0.449613F, 0.427557F, 0.405243F, 0.382685F, 0.359897F, 0.336892F, 0.313684F, 0.290287F, 0.266715F, 0.242982F, 0.219104F, 0.195093F, 0.170964F, 0.146733F, 0.122413F, 0.098019F, 0.073567F, 0.049070F, 0.024544F };
 80021d6:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80021da:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80021de:	4a33      	ldr	r2, [pc, #204]	; (80022ac <wave_gen+0x100>)
 80021e0:	4618      	mov	r0, r3
 80021e2:	4611      	mov	r1, r2
 80021e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021e8:	461a      	mov	r2, r3
 80021ea:	f00a fa83 	bl	800c6f4 <memcpy>
    float period_f = 44180.F / tone;
 80021ee:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80021f2:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 80021f6:	eddf 6a2e 	vldr	s13, [pc, #184]	; 80022b0 <wave_gen+0x104>
 80021fa:	ed93 7a00 	vldr	s14, [r3]
 80021fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002202:	edc7 7a87 	vstr	s15, [r7, #540]	; 0x21c
    u_int32_t period_i = period_f;
 8002206:	edd7 7a87 	vldr	s15, [r7, #540]	; 0x21c
 800220a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800220e:	ee17 3a90 	vmov	r3, s15
 8002212:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
    u_int32_t table_index = (i * 256 / period_i) % 256;
 8002216:	f507 7308 	add.w	r3, r7, #544	; 0x220
 800221a:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	021a      	lsls	r2, r3, #8
 8002222:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8002226:	fbb2 f3f3 	udiv	r3, r2, r3
 800222a:	b2db      	uxtb	r3, r3
 800222c:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214

    if (t == 's') {
 8002230:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8002234:	f2a3 2311 	subw	r3, r3, #529	; 0x211
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	2b73      	cmp	r3, #115	; 0x73
 800223c:	d11c      	bne.n	8002278 <wave_gen+0xcc>
        if (table_index <= 127) {
 800223e:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8002242:	2b7f      	cmp	r3, #127	; 0x7f
 8002244:	d80a      	bhi.n	800225c <wave_gen+0xb0>
            return sin_table[table_index];
 8002246:	f507 7308 	add.w	r3, r7, #544	; 0x220
 800224a:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 800224e:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	4413      	add	r3, r2
 8002256:	edd3 7a00 	vldr	s15, [r3]
 800225a:	e020      	b.n	800229e <wave_gen+0xf2>
        } else {
            return -sin_table[table_index - 128];
 800225c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8002260:	3b80      	subs	r3, #128	; 0x80
 8002262:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8002266:	f5a2 7203 	sub.w	r2, r2, #524	; 0x20c
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	4413      	add	r3, r2
 800226e:	edd3 7a00 	vldr	s15, [r3]
 8002272:	eef1 7a67 	vneg.f32	s15, s15
 8002276:	e012      	b.n	800229e <wave_gen+0xf2>
        }
    } else if (t == 'q') {
 8002278:	f507 7308 	add.w	r3, r7, #544	; 0x220
 800227c:	f2a3 2311 	subw	r3, r3, #529	; 0x211
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	2b71      	cmp	r3, #113	; 0x71
 8002284:	d109      	bne.n	800229a <wave_gen+0xee>
        if (table_index <= 127) {
 8002286:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800228a:	2b7f      	cmp	r3, #127	; 0x7f
 800228c:	d802      	bhi.n	8002294 <wave_gen+0xe8>
            return -1.F;
 800228e:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8002292:	e004      	b.n	800229e <wave_gen+0xf2>
        } else {
            return 1.F;
 8002294:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002298:	e001      	b.n	800229e <wave_gen+0xf2>
        }
    } else {
        return 0;
 800229a:	eddf 7a06 	vldr	s15, [pc, #24]	; 80022b4 <wave_gen+0x108>
    }
}
 800229e:	eeb0 0a67 	vmov.f32	s0, s15
 80022a2:	f507 7708 	add.w	r7, r7, #544	; 0x220
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	0800d108 	.word	0x0800d108
 80022b0:	472c9400 	.word	0x472c9400
 80022b4:	00000000 	.word	0x00000000

080022b8 <pedalboard_append>:



// PEDALBOARD

void pedalboard_append(pedalboard_t *p_pb, enum pedal_types type) {
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	460b      	mov	r3, r1
 80022c2:	70fb      	strb	r3, [r7, #3]
    u_int8_t i = p_pb->active_pedals;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	73fb      	strb	r3, [r7, #15]

    if (p_pb->active_pedals < MAX_PEDALS_COUNT) {
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	2b07      	cmp	r3, #7
 80022d0:	f200 80dd 	bhi.w	800248e <pedalboard_append+0x1d6>
        u_int8_t i = p_pb->active_pedals;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	73bb      	strb	r3, [r7, #14]
        p_pb->pedals[i].type = type;
 80022da:	7bbb      	ldrb	r3, [r7, #14]
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	21c8      	movs	r1, #200	; 0xc8
 80022e0:	fb01 f303 	mul.w	r3, r1, r3
 80022e4:	4413      	add	r3, r2
 80022e6:	33c4      	adds	r3, #196	; 0xc4
 80022e8:	78fa      	ldrb	r2, [r7, #3]
 80022ea:	701a      	strb	r2, [r3, #0]

        if (type == AMPLIFIER)
 80022ec:	78fb      	ldrb	r3, [r7, #3]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d113      	bne.n	800231a <pedalboard_append+0x62>
        {
            amplifier_pedal_init(&(p_pb->pedals[i].config));
 80022f2:	7bbb      	ldrb	r3, [r7, #14]
 80022f4:	22c8      	movs	r2, #200	; 0xc8
 80022f6:	fb02 f303 	mul.w	r3, r2, r3
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	4413      	add	r3, r2
 80022fe:	3304      	adds	r3, #4
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff fcbd 	bl	8001c80 <amplifier_pedal_init>
            p_pb->pedals[i].pedal_process = amplifier_process;
 8002306:	7bbb      	ldrb	r3, [r7, #14]
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	21c8      	movs	r1, #200	; 0xc8
 800230c:	fb01 f303 	mul.w	r3, r1, r3
 8002310:	4413      	add	r3, r2
 8002312:	33c8      	adds	r3, #200	; 0xc8
 8002314:	4a60      	ldr	r2, [pc, #384]	; (8002498 <pedalboard_append+0x1e0>)
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	e0b3      	b.n	8002482 <pedalboard_append+0x1ca>
        }
        else if (type == BITCRUSHER_RS)
 800231a:	78fb      	ldrb	r3, [r7, #3]
 800231c:	2b01      	cmp	r3, #1
 800231e:	d113      	bne.n	8002348 <pedalboard_append+0x90>
        {
            bitcrusher_rs_pedal_init(&(p_pb->pedals[i].config));
 8002320:	7bbb      	ldrb	r3, [r7, #14]
 8002322:	22c8      	movs	r2, #200	; 0xc8
 8002324:	fb02 f303 	mul.w	r3, r2, r3
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	4413      	add	r3, r2
 800232c:	3304      	adds	r3, #4
 800232e:	4618      	mov	r0, r3
 8002330:	f7ff fb3c 	bl	80019ac <bitcrusher_rs_pedal_init>
            p_pb->pedals[i].pedal_process = bitcrusher_rs_process;
 8002334:	7bbb      	ldrb	r3, [r7, #14]
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	21c8      	movs	r1, #200	; 0xc8
 800233a:	fb01 f303 	mul.w	r3, r1, r3
 800233e:	4413      	add	r3, r2
 8002340:	33c8      	adds	r3, #200	; 0xc8
 8002342:	4a56      	ldr	r2, [pc, #344]	; (800249c <pedalboard_append+0x1e4>)
 8002344:	601a      	str	r2, [r3, #0]
 8002346:	e09c      	b.n	8002482 <pedalboard_append+0x1ca>
        }
        else if (type == DYN_AMPLIFIER)
 8002348:	78fb      	ldrb	r3, [r7, #3]
 800234a:	2b03      	cmp	r3, #3
 800234c:	d113      	bne.n	8002376 <pedalboard_append+0xbe>
        {
            dyn_amplifier_pedal_init(&(p_pb->pedals[i].config));
 800234e:	7bbb      	ldrb	r3, [r7, #14]
 8002350:	22c8      	movs	r2, #200	; 0xc8
 8002352:	fb02 f303 	mul.w	r3, r2, r3
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	4413      	add	r3, r2
 800235a:	3304      	adds	r3, #4
 800235c:	4618      	mov	r0, r3
 800235e:	f7ff fccf 	bl	8001d00 <dyn_amplifier_pedal_init>
            p_pb->pedals[i].pedal_process = dyn_amplifier_process;
 8002362:	7bbb      	ldrb	r3, [r7, #14]
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	21c8      	movs	r1, #200	; 0xc8
 8002368:	fb01 f303 	mul.w	r3, r1, r3
 800236c:	4413      	add	r3, r2
 800236e:	33c8      	adds	r3, #200	; 0xc8
 8002370:	4a4b      	ldr	r2, [pc, #300]	; (80024a0 <pedalboard_append+0x1e8>)
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	e085      	b.n	8002482 <pedalboard_append+0x1ca>
        }
        else if (type == FUZZ)
 8002376:	78fb      	ldrb	r3, [r7, #3]
 8002378:	2b04      	cmp	r3, #4
 800237a:	d113      	bne.n	80023a4 <pedalboard_append+0xec>
        {
            fuzz_pedal_init(&(p_pb->pedals[i].config));
 800237c:	7bbb      	ldrb	r3, [r7, #14]
 800237e:	22c8      	movs	r2, #200	; 0xc8
 8002380:	fb02 f303 	mul.w	r3, r2, r3
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	4413      	add	r3, r2
 8002388:	3304      	adds	r3, #4
 800238a:	4618      	mov	r0, r3
 800238c:	f7ff fd3c 	bl	8001e08 <fuzz_pedal_init>
            p_pb->pedals[i].pedal_process = fuzz_process;
 8002390:	7bbb      	ldrb	r3, [r7, #14]
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	21c8      	movs	r1, #200	; 0xc8
 8002396:	fb01 f303 	mul.w	r3, r1, r3
 800239a:	4413      	add	r3, r2
 800239c:	33c8      	adds	r3, #200	; 0xc8
 800239e:	4a41      	ldr	r2, [pc, #260]	; (80024a4 <pedalboard_append+0x1ec>)
 80023a0:	601a      	str	r2, [r3, #0]
 80023a2:	e06e      	b.n	8002482 <pedalboard_append+0x1ca>
        }
        else if (type == LPF)
 80023a4:	78fb      	ldrb	r3, [r7, #3]
 80023a6:	2b05      	cmp	r3, #5
 80023a8:	d113      	bne.n	80023d2 <pedalboard_append+0x11a>
        {
            low_pass_filter_pedal_init(&(p_pb->pedals[i].config));
 80023aa:	7bbb      	ldrb	r3, [r7, #14]
 80023ac:	22c8      	movs	r2, #200	; 0xc8
 80023ae:	fb02 f303 	mul.w	r3, r2, r3
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	4413      	add	r3, r2
 80023b6:	3304      	adds	r3, #4
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7ff fcbb 	bl	8001d34 <low_pass_filter_pedal_init>
            p_pb->pedals[i].pedal_process = low_pass_filter_process;
 80023be:	7bbb      	ldrb	r3, [r7, #14]
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	21c8      	movs	r1, #200	; 0xc8
 80023c4:	fb01 f303 	mul.w	r3, r1, r3
 80023c8:	4413      	add	r3, r2
 80023ca:	33c8      	adds	r3, #200	; 0xc8
 80023cc:	4a36      	ldr	r2, [pc, #216]	; (80024a8 <pedalboard_append+0x1f0>)
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	e057      	b.n	8002482 <pedalboard_append+0x1ca>
        }
        else if (type == OVERDRIVE)
 80023d2:	78fb      	ldrb	r3, [r7, #3]
 80023d4:	2b06      	cmp	r3, #6
 80023d6:	d113      	bne.n	8002400 <pedalboard_append+0x148>
        {
            overdrive_pedal_init(&(p_pb->pedals[i].config));
 80023d8:	7bbb      	ldrb	r3, [r7, #14]
 80023da:	22c8      	movs	r2, #200	; 0xc8
 80023dc:	fb02 f303 	mul.w	r3, r2, r3
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	4413      	add	r3, r2
 80023e4:	3304      	adds	r3, #4
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7ff fa58 	bl	800189c <overdrive_pedal_init>
            p_pb->pedals[i].pedal_process = overdrive_process;
 80023ec:	7bbb      	ldrb	r3, [r7, #14]
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	21c8      	movs	r1, #200	; 0xc8
 80023f2:	fb01 f303 	mul.w	r3, r1, r3
 80023f6:	4413      	add	r3, r2
 80023f8:	33c8      	adds	r3, #200	; 0xc8
 80023fa:	4a2c      	ldr	r2, [pc, #176]	; (80024ac <pedalboard_append+0x1f4>)
 80023fc:	601a      	str	r2, [r3, #0]
 80023fe:	e040      	b.n	8002482 <pedalboard_append+0x1ca>
        }
        else if (type == OVERDRIVE_SQRT)
 8002400:	78fb      	ldrb	r3, [r7, #3]
 8002402:	2b07      	cmp	r3, #7
 8002404:	d113      	bne.n	800242e <pedalboard_append+0x176>
        {
            overdrive_sqrt_pedal_init(&(p_pb->pedals[i].config));
 8002406:	7bbb      	ldrb	r3, [r7, #14]
 8002408:	22c8      	movs	r2, #200	; 0xc8
 800240a:	fb02 f303 	mul.w	r3, r2, r3
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	4413      	add	r3, r2
 8002412:	3304      	adds	r3, #4
 8002414:	4618      	mov	r0, r3
 8002416:	f7ff fbb1 	bl	8001b7c <overdrive_sqrt_pedal_init>
            p_pb->pedals[i].pedal_process = overdrive_sqrt_process;
 800241a:	7bbb      	ldrb	r3, [r7, #14]
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	21c8      	movs	r1, #200	; 0xc8
 8002420:	fb01 f303 	mul.w	r3, r1, r3
 8002424:	4413      	add	r3, r2
 8002426:	33c8      	adds	r3, #200	; 0xc8
 8002428:	4a21      	ldr	r2, [pc, #132]	; (80024b0 <pedalboard_append+0x1f8>)
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	e029      	b.n	8002482 <pedalboard_append+0x1ca>
        }
        else if (type == TREMOLO)
 800242e:	78fb      	ldrb	r3, [r7, #3]
 8002430:	2b08      	cmp	r3, #8
 8002432:	d113      	bne.n	800245c <pedalboard_append+0x1a4>
        {
            tremolo_pedal_init(&(p_pb->pedals[i].config));
 8002434:	7bbb      	ldrb	r3, [r7, #14]
 8002436:	22c8      	movs	r2, #200	; 0xc8
 8002438:	fb02 f303 	mul.w	r3, r2, r3
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	4413      	add	r3, r2
 8002440:	3304      	adds	r3, #4
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff fb24 	bl	8001a90 <tremolo_pedal_init>
            p_pb->pedals[i].pedal_process = tremolo_process;
 8002448:	7bbb      	ldrb	r3, [r7, #14]
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	21c8      	movs	r1, #200	; 0xc8
 800244e:	fb01 f303 	mul.w	r3, r1, r3
 8002452:	4413      	add	r3, r2
 8002454:	33c8      	adds	r3, #200	; 0xc8
 8002456:	4a17      	ldr	r2, [pc, #92]	; (80024b4 <pedalboard_append+0x1fc>)
 8002458:	601a      	str	r2, [r3, #0]
 800245a:	e012      	b.n	8002482 <pedalboard_append+0x1ca>
        }
        else
        {
            // BYPASS AS DEFAULT
            bypass_pedal_init(&(p_pb->pedals[i].config));
 800245c:	7bbb      	ldrb	r3, [r7, #14]
 800245e:	22c8      	movs	r2, #200	; 0xc8
 8002460:	fb02 f303 	mul.w	r3, r2, r3
 8002464:	687a      	ldr	r2, [r7, #4]
 8002466:	4413      	add	r3, r2
 8002468:	3304      	adds	r3, #4
 800246a:	4618      	mov	r0, r3
 800246c:	f7ff fdb8 	bl	8001fe0 <bypass_pedal_init>
            p_pb->pedals[i].pedal_process = bypass_process;
 8002470:	7bbb      	ldrb	r3, [r7, #14]
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	21c8      	movs	r1, #200	; 0xc8
 8002476:	fb01 f303 	mul.w	r3, r1, r3
 800247a:	4413      	add	r3, r2
 800247c:	33c8      	adds	r3, #200	; 0xc8
 800247e:	4a0e      	ldr	r2, [pc, #56]	; (80024b8 <pedalboard_append+0x200>)
 8002480:	601a      	str	r2, [r3, #0]
        }
        p_pb->active_pedals++;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	3301      	adds	r3, #1
 8002488:	b2da      	uxtb	r2, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	701a      	strb	r2, [r3, #0]
    }
}
 800248e:	bf00      	nop
 8002490:	3710      	adds	r7, #16
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	08001cbd 	.word	0x08001cbd
 800249c:	080019f9 	.word	0x080019f9
 80024a0:	08001d15 	.word	0x08001d15
 80024a4:	08001ead 	.word	0x08001ead
 80024a8:	08001d91 	.word	0x08001d91
 80024ac:	08001925 	.word	0x08001925
 80024b0:	08001be1 	.word	0x08001be1
 80024b4:	08001af9 	.word	0x08001af9
 80024b8:	08001ff5 	.word	0x08001ff5

080024bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024c2:	2300      	movs	r3, #0
 80024c4:	607b      	str	r3, [r7, #4]
 80024c6:	4b10      	ldr	r3, [pc, #64]	; (8002508 <HAL_MspInit+0x4c>)
 80024c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ca:	4a0f      	ldr	r2, [pc, #60]	; (8002508 <HAL_MspInit+0x4c>)
 80024cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024d0:	6453      	str	r3, [r2, #68]	; 0x44
 80024d2:	4b0d      	ldr	r3, [pc, #52]	; (8002508 <HAL_MspInit+0x4c>)
 80024d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024da:	607b      	str	r3, [r7, #4]
 80024dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024de:	2300      	movs	r3, #0
 80024e0:	603b      	str	r3, [r7, #0]
 80024e2:	4b09      	ldr	r3, [pc, #36]	; (8002508 <HAL_MspInit+0x4c>)
 80024e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e6:	4a08      	ldr	r2, [pc, #32]	; (8002508 <HAL_MspInit+0x4c>)
 80024e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024ec:	6413      	str	r3, [r2, #64]	; 0x40
 80024ee:	4b06      	ldr	r3, [pc, #24]	; (8002508 <HAL_MspInit+0x4c>)
 80024f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024f6:	603b      	str	r3, [r7, #0]
 80024f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024fa:	bf00      	nop
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	40023800 	.word	0x40023800

0800250c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b08a      	sub	sp, #40	; 0x28
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002514:	f107 0314 	add.w	r3, r7, #20
 8002518:	2200      	movs	r2, #0
 800251a:	601a      	str	r2, [r3, #0]
 800251c:	605a      	str	r2, [r3, #4]
 800251e:	609a      	str	r2, [r3, #8]
 8002520:	60da      	str	r2, [r3, #12]
 8002522:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a19      	ldr	r2, [pc, #100]	; (8002590 <HAL_I2C_MspInit+0x84>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d12c      	bne.n	8002588 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800252e:	2300      	movs	r3, #0
 8002530:	613b      	str	r3, [r7, #16]
 8002532:	4b18      	ldr	r3, [pc, #96]	; (8002594 <HAL_I2C_MspInit+0x88>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002536:	4a17      	ldr	r2, [pc, #92]	; (8002594 <HAL_I2C_MspInit+0x88>)
 8002538:	f043 0302 	orr.w	r3, r3, #2
 800253c:	6313      	str	r3, [r2, #48]	; 0x30
 800253e:	4b15      	ldr	r3, [pc, #84]	; (8002594 <HAL_I2C_MspInit+0x88>)
 8002540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002542:	f003 0302 	and.w	r3, r3, #2
 8002546:	613b      	str	r3, [r7, #16]
 8002548:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 800254a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800254e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002550:	2312      	movs	r3, #18
 8002552:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002554:	2300      	movs	r3, #0
 8002556:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002558:	2303      	movs	r3, #3
 800255a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800255c:	2304      	movs	r3, #4
 800255e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002560:	f107 0314 	add.w	r3, r7, #20
 8002564:	4619      	mov	r1, r3
 8002566:	480c      	ldr	r0, [pc, #48]	; (8002598 <HAL_I2C_MspInit+0x8c>)
 8002568:	f000 ff90 	bl	800348c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800256c:	2300      	movs	r3, #0
 800256e:	60fb      	str	r3, [r7, #12]
 8002570:	4b08      	ldr	r3, [pc, #32]	; (8002594 <HAL_I2C_MspInit+0x88>)
 8002572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002574:	4a07      	ldr	r2, [pc, #28]	; (8002594 <HAL_I2C_MspInit+0x88>)
 8002576:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800257a:	6413      	str	r3, [r2, #64]	; 0x40
 800257c:	4b05      	ldr	r3, [pc, #20]	; (8002594 <HAL_I2C_MspInit+0x88>)
 800257e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002580:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002584:	60fb      	str	r3, [r7, #12]
 8002586:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002588:	bf00      	nop
 800258a:	3728      	adds	r7, #40	; 0x28
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	40005400 	.word	0x40005400
 8002594:	40023800 	.word	0x40023800
 8002598:	40020400 	.word	0x40020400

0800259c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b08e      	sub	sp, #56	; 0x38
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025a8:	2200      	movs	r2, #0
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	605a      	str	r2, [r3, #4]
 80025ae:	609a      	str	r2, [r3, #8]
 80025b0:	60da      	str	r2, [r3, #12]
 80025b2:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a93      	ldr	r2, [pc, #588]	; (8002808 <HAL_I2S_MspInit+0x26c>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	f040 808d 	bne.w	80026da <HAL_I2S_MspInit+0x13e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80025c0:	2300      	movs	r3, #0
 80025c2:	623b      	str	r3, [r7, #32]
 80025c4:	4b91      	ldr	r3, [pc, #580]	; (800280c <HAL_I2S_MspInit+0x270>)
 80025c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c8:	4a90      	ldr	r2, [pc, #576]	; (800280c <HAL_I2S_MspInit+0x270>)
 80025ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025ce:	6413      	str	r3, [r2, #64]	; 0x40
 80025d0:	4b8e      	ldr	r3, [pc, #568]	; (800280c <HAL_I2S_MspInit+0x270>)
 80025d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025d8:	623b      	str	r3, [r7, #32]
 80025da:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025dc:	2300      	movs	r3, #0
 80025de:	61fb      	str	r3, [r7, #28]
 80025e0:	4b8a      	ldr	r3, [pc, #552]	; (800280c <HAL_I2S_MspInit+0x270>)
 80025e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e4:	4a89      	ldr	r2, [pc, #548]	; (800280c <HAL_I2S_MspInit+0x270>)
 80025e6:	f043 0302 	orr.w	r3, r3, #2
 80025ea:	6313      	str	r3, [r2, #48]	; 0x30
 80025ec:	4b87      	ldr	r3, [pc, #540]	; (800280c <HAL_I2S_MspInit+0x270>)
 80025ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f0:	f003 0302 	and.w	r3, r3, #2
 80025f4:	61fb      	str	r3, [r7, #28]
 80025f6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025f8:	2300      	movs	r3, #0
 80025fa:	61bb      	str	r3, [r7, #24]
 80025fc:	4b83      	ldr	r3, [pc, #524]	; (800280c <HAL_I2S_MspInit+0x270>)
 80025fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002600:	4a82      	ldr	r2, [pc, #520]	; (800280c <HAL_I2S_MspInit+0x270>)
 8002602:	f043 0304 	orr.w	r3, r3, #4
 8002606:	6313      	str	r3, [r2, #48]	; 0x30
 8002608:	4b80      	ldr	r3, [pc, #512]	; (800280c <HAL_I2S_MspInit+0x270>)
 800260a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260c:	f003 0304 	and.w	r3, r3, #4
 8002610:	61bb      	str	r3, [r7, #24]
 8002612:	69bb      	ldr	r3, [r7, #24]
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8002614:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8002618:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800261a:	2302      	movs	r3, #2
 800261c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261e:	2300      	movs	r3, #0
 8002620:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002622:	2301      	movs	r3, #1
 8002624:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002626:	2305      	movs	r3, #5
 8002628:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800262a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800262e:	4619      	mov	r1, r3
 8002630:	4877      	ldr	r0, [pc, #476]	; (8002810 <HAL_I2S_MspInit+0x274>)
 8002632:	f000 ff2b 	bl	800348c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002636:	2340      	movs	r3, #64	; 0x40
 8002638:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263a:	2302      	movs	r3, #2
 800263c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800263e:	2300      	movs	r3, #0
 8002640:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002642:	2301      	movs	r3, #1
 8002644:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002646:	2305      	movs	r3, #5
 8002648:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800264a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800264e:	4619      	mov	r1, r3
 8002650:	4870      	ldr	r0, [pc, #448]	; (8002814 <HAL_I2S_MspInit+0x278>)
 8002652:	f000 ff1b 	bl	800348c <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8002656:	4b70      	ldr	r3, [pc, #448]	; (8002818 <HAL_I2S_MspInit+0x27c>)
 8002658:	4a70      	ldr	r2, [pc, #448]	; (800281c <HAL_I2S_MspInit+0x280>)
 800265a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800265c:	4b6e      	ldr	r3, [pc, #440]	; (8002818 <HAL_I2S_MspInit+0x27c>)
 800265e:	2200      	movs	r2, #0
 8002660:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002662:	4b6d      	ldr	r3, [pc, #436]	; (8002818 <HAL_I2S_MspInit+0x27c>)
 8002664:	2200      	movs	r2, #0
 8002666:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002668:	4b6b      	ldr	r3, [pc, #428]	; (8002818 <HAL_I2S_MspInit+0x27c>)
 800266a:	2200      	movs	r2, #0
 800266c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800266e:	4b6a      	ldr	r3, [pc, #424]	; (8002818 <HAL_I2S_MspInit+0x27c>)
 8002670:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002674:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002676:	4b68      	ldr	r3, [pc, #416]	; (8002818 <HAL_I2S_MspInit+0x27c>)
 8002678:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800267c:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800267e:	4b66      	ldr	r3, [pc, #408]	; (8002818 <HAL_I2S_MspInit+0x27c>)
 8002680:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002684:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8002686:	4b64      	ldr	r3, [pc, #400]	; (8002818 <HAL_I2S_MspInit+0x27c>)
 8002688:	f44f 7280 	mov.w	r2, #256	; 0x100
 800268c:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800268e:	4b62      	ldr	r3, [pc, #392]	; (8002818 <HAL_I2S_MspInit+0x27c>)
 8002690:	2200      	movs	r2, #0
 8002692:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002694:	4b60      	ldr	r3, [pc, #384]	; (8002818 <HAL_I2S_MspInit+0x27c>)
 8002696:	2204      	movs	r2, #4
 8002698:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi2_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 800269a:	4b5f      	ldr	r3, [pc, #380]	; (8002818 <HAL_I2S_MspInit+0x27c>)
 800269c:	2200      	movs	r2, #0
 800269e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi2_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 80026a0:	4b5d      	ldr	r3, [pc, #372]	; (8002818 <HAL_I2S_MspInit+0x27c>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi2_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80026a6:	4b5c      	ldr	r3, [pc, #368]	; (8002818 <HAL_I2S_MspInit+0x27c>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80026ac:	485a      	ldr	r0, [pc, #360]	; (8002818 <HAL_I2S_MspInit+0x27c>)
 80026ae:	f000 fb7d 	bl	8002dac <HAL_DMA_Init>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <HAL_I2S_MspInit+0x120>
    {
      Error_Handler();
 80026b8:	f7fe ff86 	bl	80015c8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	4a56      	ldr	r2, [pc, #344]	; (8002818 <HAL_I2S_MspInit+0x27c>)
 80026c0:	63da      	str	r2, [r3, #60]	; 0x3c
 80026c2:	4a55      	ldr	r2, [pc, #340]	; (8002818 <HAL_I2S_MspInit+0x27c>)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2S2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80026c8:	2200      	movs	r2, #0
 80026ca:	2100      	movs	r1, #0
 80026cc:	2024      	movs	r0, #36	; 0x24
 80026ce:	f000 fb36 	bl	8002d3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80026d2:	2024      	movs	r0, #36	; 0x24
 80026d4:	f000 fb4f 	bl	8002d76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80026d8:	e091      	b.n	80027fe <HAL_I2S_MspInit+0x262>
  else if(hi2s->Instance==SPI3)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a50      	ldr	r2, [pc, #320]	; (8002820 <HAL_I2S_MspInit+0x284>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	f040 808c 	bne.w	80027fe <HAL_I2S_MspInit+0x262>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80026e6:	2300      	movs	r3, #0
 80026e8:	617b      	str	r3, [r7, #20]
 80026ea:	4b48      	ldr	r3, [pc, #288]	; (800280c <HAL_I2S_MspInit+0x270>)
 80026ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ee:	4a47      	ldr	r2, [pc, #284]	; (800280c <HAL_I2S_MspInit+0x270>)
 80026f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026f4:	6413      	str	r3, [r2, #64]	; 0x40
 80026f6:	4b45      	ldr	r3, [pc, #276]	; (800280c <HAL_I2S_MspInit+0x270>)
 80026f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026fe:	617b      	str	r3, [r7, #20]
 8002700:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002702:	2300      	movs	r3, #0
 8002704:	613b      	str	r3, [r7, #16]
 8002706:	4b41      	ldr	r3, [pc, #260]	; (800280c <HAL_I2S_MspInit+0x270>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270a:	4a40      	ldr	r2, [pc, #256]	; (800280c <HAL_I2S_MspInit+0x270>)
 800270c:	f043 0301 	orr.w	r3, r3, #1
 8002710:	6313      	str	r3, [r2, #48]	; 0x30
 8002712:	4b3e      	ldr	r3, [pc, #248]	; (800280c <HAL_I2S_MspInit+0x270>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	613b      	str	r3, [r7, #16]
 800271c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800271e:	2300      	movs	r3, #0
 8002720:	60fb      	str	r3, [r7, #12]
 8002722:	4b3a      	ldr	r3, [pc, #232]	; (800280c <HAL_I2S_MspInit+0x270>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002726:	4a39      	ldr	r2, [pc, #228]	; (800280c <HAL_I2S_MspInit+0x270>)
 8002728:	f043 0304 	orr.w	r3, r3, #4
 800272c:	6313      	str	r3, [r2, #48]	; 0x30
 800272e:	4b37      	ldr	r3, [pc, #220]	; (800280c <HAL_I2S_MspInit+0x270>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002732:	f003 0304 	and.w	r3, r3, #4
 8002736:	60fb      	str	r3, [r7, #12]
 8002738:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800273a:	2310      	movs	r3, #16
 800273c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800273e:	2302      	movs	r3, #2
 8002740:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002742:	2300      	movs	r3, #0
 8002744:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002746:	2301      	movs	r3, #1
 8002748:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800274a:	2306      	movs	r3, #6
 800274c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800274e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002752:	4619      	mov	r1, r3
 8002754:	4833      	ldr	r0, [pc, #204]	; (8002824 <HAL_I2S_MspInit+0x288>)
 8002756:	f000 fe99 	bl	800348c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 800275a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800275e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002760:	2302      	movs	r3, #2
 8002762:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002764:	2300      	movs	r3, #0
 8002766:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002768:	2301      	movs	r3, #1
 800276a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800276c:	2306      	movs	r3, #6
 800276e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002770:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002774:	4619      	mov	r1, r3
 8002776:	4827      	ldr	r0, [pc, #156]	; (8002814 <HAL_I2S_MspInit+0x278>)
 8002778:	f000 fe88 	bl	800348c <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800277c:	4b2a      	ldr	r3, [pc, #168]	; (8002828 <HAL_I2S_MspInit+0x28c>)
 800277e:	4a2b      	ldr	r2, [pc, #172]	; (800282c <HAL_I2S_MspInit+0x290>)
 8002780:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8002782:	4b29      	ldr	r3, [pc, #164]	; (8002828 <HAL_I2S_MspInit+0x28c>)
 8002784:	2200      	movs	r2, #0
 8002786:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002788:	4b27      	ldr	r3, [pc, #156]	; (8002828 <HAL_I2S_MspInit+0x28c>)
 800278a:	2240      	movs	r2, #64	; 0x40
 800278c:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800278e:	4b26      	ldr	r3, [pc, #152]	; (8002828 <HAL_I2S_MspInit+0x28c>)
 8002790:	2200      	movs	r2, #0
 8002792:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002794:	4b24      	ldr	r3, [pc, #144]	; (8002828 <HAL_I2S_MspInit+0x28c>)
 8002796:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800279a:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800279c:	4b22      	ldr	r3, [pc, #136]	; (8002828 <HAL_I2S_MspInit+0x28c>)
 800279e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027a2:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80027a4:	4b20      	ldr	r3, [pc, #128]	; (8002828 <HAL_I2S_MspInit+0x28c>)
 80027a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027aa:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 80027ac:	4b1e      	ldr	r3, [pc, #120]	; (8002828 <HAL_I2S_MspInit+0x28c>)
 80027ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027b2:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80027b4:	4b1c      	ldr	r3, [pc, #112]	; (8002828 <HAL_I2S_MspInit+0x28c>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80027ba:	4b1b      	ldr	r3, [pc, #108]	; (8002828 <HAL_I2S_MspInit+0x28c>)
 80027bc:	2204      	movs	r2, #4
 80027be:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 80027c0:	4b19      	ldr	r3, [pc, #100]	; (8002828 <HAL_I2S_MspInit+0x28c>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80027c6:	4b18      	ldr	r3, [pc, #96]	; (8002828 <HAL_I2S_MspInit+0x28c>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80027cc:	4b16      	ldr	r3, [pc, #88]	; (8002828 <HAL_I2S_MspInit+0x28c>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80027d2:	4815      	ldr	r0, [pc, #84]	; (8002828 <HAL_I2S_MspInit+0x28c>)
 80027d4:	f000 faea 	bl	8002dac <HAL_DMA_Init>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d001      	beq.n	80027e2 <HAL_I2S_MspInit+0x246>
      Error_Handler();
 80027de:	f7fe fef3 	bl	80015c8 <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a10      	ldr	r2, [pc, #64]	; (8002828 <HAL_I2S_MspInit+0x28c>)
 80027e6:	639a      	str	r2, [r3, #56]	; 0x38
 80027e8:	4a0f      	ldr	r2, [pc, #60]	; (8002828 <HAL_I2S_MspInit+0x28c>)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 80027ee:	2200      	movs	r2, #0
 80027f0:	2100      	movs	r1, #0
 80027f2:	2033      	movs	r0, #51	; 0x33
 80027f4:	f000 faa3 	bl	8002d3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80027f8:	2033      	movs	r0, #51	; 0x33
 80027fa:	f000 fabc 	bl	8002d76 <HAL_NVIC_EnableIRQ>
}
 80027fe:	bf00      	nop
 8002800:	3738      	adds	r7, #56	; 0x38
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40003800 	.word	0x40003800
 800280c:	40023800 	.word	0x40023800
 8002810:	40020400 	.word	0x40020400
 8002814:	40020800 	.word	0x40020800
 8002818:	200008b0 	.word	0x200008b0
 800281c:	40026058 	.word	0x40026058
 8002820:	40003c00 	.word	0x40003c00
 8002824:	40020000 	.word	0x40020000
 8002828:	20000910 	.word	0x20000910
 800282c:	40026088 	.word	0x40026088

08002830 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b08a      	sub	sp, #40	; 0x28
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002838:	f107 0314 	add.w	r3, r7, #20
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]
 8002840:	605a      	str	r2, [r3, #4]
 8002842:	609a      	str	r2, [r3, #8]
 8002844:	60da      	str	r2, [r3, #12]
 8002846:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a19      	ldr	r2, [pc, #100]	; (80028b4 <HAL_SPI_MspInit+0x84>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d12b      	bne.n	80028aa <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002852:	2300      	movs	r3, #0
 8002854:	613b      	str	r3, [r7, #16]
 8002856:	4b18      	ldr	r3, [pc, #96]	; (80028b8 <HAL_SPI_MspInit+0x88>)
 8002858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285a:	4a17      	ldr	r2, [pc, #92]	; (80028b8 <HAL_SPI_MspInit+0x88>)
 800285c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002860:	6453      	str	r3, [r2, #68]	; 0x44
 8002862:	4b15      	ldr	r3, [pc, #84]	; (80028b8 <HAL_SPI_MspInit+0x88>)
 8002864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002866:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800286a:	613b      	str	r3, [r7, #16]
 800286c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	60fb      	str	r3, [r7, #12]
 8002872:	4b11      	ldr	r3, [pc, #68]	; (80028b8 <HAL_SPI_MspInit+0x88>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002876:	4a10      	ldr	r2, [pc, #64]	; (80028b8 <HAL_SPI_MspInit+0x88>)
 8002878:	f043 0301 	orr.w	r3, r3, #1
 800287c:	6313      	str	r3, [r2, #48]	; 0x30
 800287e:	4b0e      	ldr	r3, [pc, #56]	; (80028b8 <HAL_SPI_MspInit+0x88>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	60fb      	str	r3, [r7, #12]
 8002888:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800288a:	23a0      	movs	r3, #160	; 0xa0
 800288c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800288e:	2302      	movs	r3, #2
 8002890:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002892:	2300      	movs	r3, #0
 8002894:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002896:	2303      	movs	r3, #3
 8002898:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800289a:	2305      	movs	r3, #5
 800289c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800289e:	f107 0314 	add.w	r3, r7, #20
 80028a2:	4619      	mov	r1, r3
 80028a4:	4805      	ldr	r0, [pc, #20]	; (80028bc <HAL_SPI_MspInit+0x8c>)
 80028a6:	f000 fdf1 	bl	800348c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80028aa:	bf00      	nop
 80028ac:	3728      	adds	r7, #40	; 0x28
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	40013000 	.word	0x40013000
 80028b8:	40023800 	.word	0x40023800
 80028bc:	40020000 	.word	0x40020000

080028c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80028c4:	e7fe      	b.n	80028c4 <NMI_Handler+0x4>

080028c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028c6:	b480      	push	{r7}
 80028c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028ca:	e7fe      	b.n	80028ca <HardFault_Handler+0x4>

080028cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028d0:	e7fe      	b.n	80028d0 <MemManage_Handler+0x4>

080028d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028d2:	b480      	push	{r7}
 80028d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028d6:	e7fe      	b.n	80028d6 <BusFault_Handler+0x4>

080028d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028dc:	e7fe      	b.n	80028dc <UsageFault_Handler+0x4>

080028de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028de:	b480      	push	{r7}
 80028e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028e2:	bf00      	nop
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr

080028ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028f0:	bf00      	nop
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr

080028fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028fa:	b480      	push	{r7}
 80028fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028fe:	bf00      	nop
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr

08002908 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800290c:	f000 f8f8 	bl	8002b00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002910:	bf00      	nop
 8002912:	bd80      	pop	{r7, pc}

08002914 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8002918:	4802      	ldr	r0, [pc, #8]	; (8002924 <DMA1_Stream3_IRQHandler+0x10>)
 800291a:	f000 fb4d 	bl	8002fb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800291e:	bf00      	nop
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	200008b0 	.word	0x200008b0

08002928 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800292c:	4802      	ldr	r0, [pc, #8]	; (8002938 <DMA1_Stream5_IRQHandler+0x10>)
 800292e:	f000 fb43 	bl	8002fb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002932:	bf00      	nop
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	20000910 	.word	0x20000910

0800293c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 8002940:	4802      	ldr	r0, [pc, #8]	; (800294c <SPI2_IRQHandler+0x10>)
 8002942:	f003 ff1b 	bl	800677c <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002946:	bf00      	nop
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	200009c4 	.word	0x200009c4

08002950 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 8002954:	4802      	ldr	r0, [pc, #8]	; (8002960 <SPI3_IRQHandler+0x10>)
 8002956:	f003 ff11 	bl	800677c <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800295a:	bf00      	nop
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	20000a0c 	.word	0x20000a0c

08002964 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002968:	4802      	ldr	r0, [pc, #8]	; (8002974 <OTG_FS_IRQHandler+0x10>)
 800296a:	f001 f9c7 	bl	8003cfc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800296e:	bf00      	nop
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	20002778 	.word	0x20002778

08002978 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b086      	sub	sp, #24
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002980:	4a14      	ldr	r2, [pc, #80]	; (80029d4 <_sbrk+0x5c>)
 8002982:	4b15      	ldr	r3, [pc, #84]	; (80029d8 <_sbrk+0x60>)
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800298c:	4b13      	ldr	r3, [pc, #76]	; (80029dc <_sbrk+0x64>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d102      	bne.n	800299a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002994:	4b11      	ldr	r3, [pc, #68]	; (80029dc <_sbrk+0x64>)
 8002996:	4a12      	ldr	r2, [pc, #72]	; (80029e0 <_sbrk+0x68>)
 8002998:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800299a:	4b10      	ldr	r3, [pc, #64]	; (80029dc <_sbrk+0x64>)
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4413      	add	r3, r2
 80029a2:	693a      	ldr	r2, [r7, #16]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d207      	bcs.n	80029b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029a8:	f009 fe6a 	bl	800c680 <__errno>
 80029ac:	4603      	mov	r3, r0
 80029ae:	220c      	movs	r2, #12
 80029b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80029b6:	e009      	b.n	80029cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029b8:	4b08      	ldr	r3, [pc, #32]	; (80029dc <_sbrk+0x64>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029be:	4b07      	ldr	r3, [pc, #28]	; (80029dc <_sbrk+0x64>)
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4413      	add	r3, r2
 80029c6:	4a05      	ldr	r2, [pc, #20]	; (80029dc <_sbrk+0x64>)
 80029c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029ca:	68fb      	ldr	r3, [r7, #12]
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3718      	adds	r7, #24
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	20020000 	.word	0x20020000
 80029d8:	00000400 	.word	0x00000400
 80029dc:	20002380 	.word	0x20002380
 80029e0:	20002a90 	.word	0x20002a90

080029e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029e8:	4b06      	ldr	r3, [pc, #24]	; (8002a04 <SystemInit+0x20>)
 80029ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ee:	4a05      	ldr	r2, [pc, #20]	; (8002a04 <SystemInit+0x20>)
 80029f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029f8:	bf00      	nop
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	e000ed00 	.word	0xe000ed00

08002a08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a40 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a0c:	480d      	ldr	r0, [pc, #52]	; (8002a44 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a0e:	490e      	ldr	r1, [pc, #56]	; (8002a48 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a10:	4a0e      	ldr	r2, [pc, #56]	; (8002a4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a14:	e002      	b.n	8002a1c <LoopCopyDataInit>

08002a16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a1a:	3304      	adds	r3, #4

08002a1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a20:	d3f9      	bcc.n	8002a16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a22:	4a0b      	ldr	r2, [pc, #44]	; (8002a50 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a24:	4c0b      	ldr	r4, [pc, #44]	; (8002a54 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a28:	e001      	b.n	8002a2e <LoopFillZerobss>

08002a2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a2c:	3204      	adds	r2, #4

08002a2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a30:	d3fb      	bcc.n	8002a2a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002a32:	f7ff ffd7 	bl	80029e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a36:	f009 fe29 	bl	800c68c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a3a:	f7fe fab7 	bl	8000fac <main>
  bx  lr    
 8002a3e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002a40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a48:	20000334 	.word	0x20000334
  ldr r2, =_sidata
 8002a4c:	0800d3d8 	.word	0x0800d3d8
  ldr r2, =_sbss
 8002a50:	20000334 	.word	0x20000334
  ldr r4, =_ebss
 8002a54:	20002a8c 	.word	0x20002a8c

08002a58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a58:	e7fe      	b.n	8002a58 <ADC_IRQHandler>
	...

08002a5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a60:	4b0e      	ldr	r3, [pc, #56]	; (8002a9c <HAL_Init+0x40>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a0d      	ldr	r2, [pc, #52]	; (8002a9c <HAL_Init+0x40>)
 8002a66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a6c:	4b0b      	ldr	r3, [pc, #44]	; (8002a9c <HAL_Init+0x40>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a0a      	ldr	r2, [pc, #40]	; (8002a9c <HAL_Init+0x40>)
 8002a72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a78:	4b08      	ldr	r3, [pc, #32]	; (8002a9c <HAL_Init+0x40>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a07      	ldr	r2, [pc, #28]	; (8002a9c <HAL_Init+0x40>)
 8002a7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a84:	2003      	movs	r0, #3
 8002a86:	f000 f94f 	bl	8002d28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a8a:	200f      	movs	r0, #15
 8002a8c:	f000 f808 	bl	8002aa0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a90:	f7ff fd14 	bl	80024bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	40023c00 	.word	0x40023c00

08002aa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002aa8:	4b12      	ldr	r3, [pc, #72]	; (8002af4 <HAL_InitTick+0x54>)
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	4b12      	ldr	r3, [pc, #72]	; (8002af8 <HAL_InitTick+0x58>)
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ab6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f000 f967 	bl	8002d92 <HAL_SYSTICK_Config>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e00e      	b.n	8002aec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2b0f      	cmp	r3, #15
 8002ad2:	d80a      	bhi.n	8002aea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	6879      	ldr	r1, [r7, #4]
 8002ad8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002adc:	f000 f92f 	bl	8002d3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ae0:	4a06      	ldr	r2, [pc, #24]	; (8002afc <HAL_InitTick+0x5c>)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	e000      	b.n	8002aec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	200002a4 	.word	0x200002a4
 8002af8:	200002ac 	.word	0x200002ac
 8002afc:	200002a8 	.word	0x200002a8

08002b00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b04:	4b06      	ldr	r3, [pc, #24]	; (8002b20 <HAL_IncTick+0x20>)
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	461a      	mov	r2, r3
 8002b0a:	4b06      	ldr	r3, [pc, #24]	; (8002b24 <HAL_IncTick+0x24>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4413      	add	r3, r2
 8002b10:	4a04      	ldr	r2, [pc, #16]	; (8002b24 <HAL_IncTick+0x24>)
 8002b12:	6013      	str	r3, [r2, #0]
}
 8002b14:	bf00      	nop
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	200002ac 	.word	0x200002ac
 8002b24:	20002384 	.word	0x20002384

08002b28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b2c:	4b03      	ldr	r3, [pc, #12]	; (8002b3c <HAL_GetTick+0x14>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	20002384 	.word	0x20002384

08002b40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b48:	f7ff ffee 	bl	8002b28 <HAL_GetTick>
 8002b4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b58:	d005      	beq.n	8002b66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b5a:	4b0a      	ldr	r3, [pc, #40]	; (8002b84 <HAL_Delay+0x44>)
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	461a      	mov	r2, r3
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	4413      	add	r3, r2
 8002b64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b66:	bf00      	nop
 8002b68:	f7ff ffde 	bl	8002b28 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d8f7      	bhi.n	8002b68 <HAL_Delay+0x28>
  {
  }
}
 8002b78:	bf00      	nop
 8002b7a:	bf00      	nop
 8002b7c:	3710      	adds	r7, #16
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	200002ac 	.word	0x200002ac

08002b88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b085      	sub	sp, #20
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f003 0307 	and.w	r3, r3, #7
 8002b96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b98:	4b0c      	ldr	r3, [pc, #48]	; (8002bcc <__NVIC_SetPriorityGrouping+0x44>)
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b9e:	68ba      	ldr	r2, [r7, #8]
 8002ba0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bba:	4a04      	ldr	r2, [pc, #16]	; (8002bcc <__NVIC_SetPriorityGrouping+0x44>)
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	60d3      	str	r3, [r2, #12]
}
 8002bc0:	bf00      	nop
 8002bc2:	3714      	adds	r7, #20
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr
 8002bcc:	e000ed00 	.word	0xe000ed00

08002bd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bd4:	4b04      	ldr	r3, [pc, #16]	; (8002be8 <__NVIC_GetPriorityGrouping+0x18>)
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	0a1b      	lsrs	r3, r3, #8
 8002bda:	f003 0307 	and.w	r3, r3, #7
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr
 8002be8:	e000ed00 	.word	0xe000ed00

08002bec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	db0b      	blt.n	8002c16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bfe:	79fb      	ldrb	r3, [r7, #7]
 8002c00:	f003 021f 	and.w	r2, r3, #31
 8002c04:	4907      	ldr	r1, [pc, #28]	; (8002c24 <__NVIC_EnableIRQ+0x38>)
 8002c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c0a:	095b      	lsrs	r3, r3, #5
 8002c0c:	2001      	movs	r0, #1
 8002c0e:	fa00 f202 	lsl.w	r2, r0, r2
 8002c12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c16:	bf00      	nop
 8002c18:	370c      	adds	r7, #12
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	e000e100 	.word	0xe000e100

08002c28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	4603      	mov	r3, r0
 8002c30:	6039      	str	r1, [r7, #0]
 8002c32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	db0a      	blt.n	8002c52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	b2da      	uxtb	r2, r3
 8002c40:	490c      	ldr	r1, [pc, #48]	; (8002c74 <__NVIC_SetPriority+0x4c>)
 8002c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c46:	0112      	lsls	r2, r2, #4
 8002c48:	b2d2      	uxtb	r2, r2
 8002c4a:	440b      	add	r3, r1
 8002c4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c50:	e00a      	b.n	8002c68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	b2da      	uxtb	r2, r3
 8002c56:	4908      	ldr	r1, [pc, #32]	; (8002c78 <__NVIC_SetPriority+0x50>)
 8002c58:	79fb      	ldrb	r3, [r7, #7]
 8002c5a:	f003 030f 	and.w	r3, r3, #15
 8002c5e:	3b04      	subs	r3, #4
 8002c60:	0112      	lsls	r2, r2, #4
 8002c62:	b2d2      	uxtb	r2, r2
 8002c64:	440b      	add	r3, r1
 8002c66:	761a      	strb	r2, [r3, #24]
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	e000e100 	.word	0xe000e100
 8002c78:	e000ed00 	.word	0xe000ed00

08002c7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b089      	sub	sp, #36	; 0x24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f003 0307 	and.w	r3, r3, #7
 8002c8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	f1c3 0307 	rsb	r3, r3, #7
 8002c96:	2b04      	cmp	r3, #4
 8002c98:	bf28      	it	cs
 8002c9a:	2304      	movcs	r3, #4
 8002c9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	3304      	adds	r3, #4
 8002ca2:	2b06      	cmp	r3, #6
 8002ca4:	d902      	bls.n	8002cac <NVIC_EncodePriority+0x30>
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	3b03      	subs	r3, #3
 8002caa:	e000      	b.n	8002cae <NVIC_EncodePriority+0x32>
 8002cac:	2300      	movs	r3, #0
 8002cae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cba:	43da      	mvns	r2, r3
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	401a      	ands	r2, r3
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cc4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	fa01 f303 	lsl.w	r3, r1, r3
 8002cce:	43d9      	mvns	r1, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cd4:	4313      	orrs	r3, r2
         );
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3724      	adds	r7, #36	; 0x24
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
	...

08002ce4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002cf4:	d301      	bcc.n	8002cfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e00f      	b.n	8002d1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cfa:	4a0a      	ldr	r2, [pc, #40]	; (8002d24 <SysTick_Config+0x40>)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	3b01      	subs	r3, #1
 8002d00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d02:	210f      	movs	r1, #15
 8002d04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d08:	f7ff ff8e 	bl	8002c28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d0c:	4b05      	ldr	r3, [pc, #20]	; (8002d24 <SysTick_Config+0x40>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d12:	4b04      	ldr	r3, [pc, #16]	; (8002d24 <SysTick_Config+0x40>)
 8002d14:	2207      	movs	r2, #7
 8002d16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d18:	2300      	movs	r3, #0
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3708      	adds	r7, #8
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	e000e010 	.word	0xe000e010

08002d28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f7ff ff29 	bl	8002b88 <__NVIC_SetPriorityGrouping>
}
 8002d36:	bf00      	nop
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b086      	sub	sp, #24
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	4603      	mov	r3, r0
 8002d46:	60b9      	str	r1, [r7, #8]
 8002d48:	607a      	str	r2, [r7, #4]
 8002d4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d50:	f7ff ff3e 	bl	8002bd0 <__NVIC_GetPriorityGrouping>
 8002d54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	68b9      	ldr	r1, [r7, #8]
 8002d5a:	6978      	ldr	r0, [r7, #20]
 8002d5c:	f7ff ff8e 	bl	8002c7c <NVIC_EncodePriority>
 8002d60:	4602      	mov	r2, r0
 8002d62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d66:	4611      	mov	r1, r2
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff ff5d 	bl	8002c28 <__NVIC_SetPriority>
}
 8002d6e:	bf00      	nop
 8002d70:	3718      	adds	r7, #24
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b082      	sub	sp, #8
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7ff ff31 	bl	8002bec <__NVIC_EnableIRQ>
}
 8002d8a:	bf00      	nop
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b082      	sub	sp, #8
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f7ff ffa2 	bl	8002ce4 <SysTick_Config>
 8002da0:	4603      	mov	r3, r0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3708      	adds	r7, #8
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
	...

08002dac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002db4:	2300      	movs	r3, #0
 8002db6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002db8:	f7ff feb6 	bl	8002b28 <HAL_GetTick>
 8002dbc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d101      	bne.n	8002dc8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e099      	b.n	8002efc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2202      	movs	r2, #2
 8002dcc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f022 0201 	bic.w	r2, r2, #1
 8002de6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002de8:	e00f      	b.n	8002e0a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dea:	f7ff fe9d 	bl	8002b28 <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	2b05      	cmp	r3, #5
 8002df6:	d908      	bls.n	8002e0a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2220      	movs	r2, #32
 8002dfc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2203      	movs	r2, #3
 8002e02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e078      	b.n	8002efc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0301 	and.w	r3, r3, #1
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d1e8      	bne.n	8002dea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e20:	697a      	ldr	r2, [r7, #20]
 8002e22:	4b38      	ldr	r3, [pc, #224]	; (8002f04 <HAL_DMA_Init+0x158>)
 8002e24:	4013      	ands	r3, r2
 8002e26:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	685a      	ldr	r2, [r3, #4]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e36:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	691b      	ldr	r3, [r3, #16]
 8002e3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e42:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	699b      	ldr	r3, [r3, #24]
 8002e48:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e4e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6a1b      	ldr	r3, [r3, #32]
 8002e54:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e56:	697a      	ldr	r2, [r7, #20]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e60:	2b04      	cmp	r3, #4
 8002e62:	d107      	bne.n	8002e74 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	697a      	ldr	r2, [r7, #20]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	697a      	ldr	r2, [r7, #20]
 8002e7a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	f023 0307 	bic.w	r3, r3, #7
 8002e8a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e90:	697a      	ldr	r2, [r7, #20]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	d117      	bne.n	8002ece <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea2:	697a      	ldr	r2, [r7, #20]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00e      	beq.n	8002ece <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f000 fa6f 	bl	8003394 <DMA_CheckFifoParam>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d008      	beq.n	8002ece <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2240      	movs	r2, #64	; 0x40
 8002ec0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e016      	b.n	8002efc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	697a      	ldr	r2, [r7, #20]
 8002ed4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 fa26 	bl	8003328 <DMA_CalcBaseAndBitshift>
 8002edc:	4603      	mov	r3, r0
 8002ede:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee4:	223f      	movs	r2, #63	; 0x3f
 8002ee6:	409a      	lsls	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002efa:	2300      	movs	r3, #0
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3718      	adds	r7, #24
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	f010803f 	.word	0xf010803f

08002f08 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b086      	sub	sp, #24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	60b9      	str	r1, [r7, #8]
 8002f12:	607a      	str	r2, [r7, #4]
 8002f14:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f16:	2300      	movs	r3, #0
 8002f18:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f1e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d101      	bne.n	8002f2e <HAL_DMA_Start_IT+0x26>
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	e040      	b.n	8002fb0 <HAL_DMA_Start_IT+0xa8>
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2201      	movs	r2, #1
 8002f32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d12f      	bne.n	8002fa2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2202      	movs	r2, #2
 8002f46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	68b9      	ldr	r1, [r7, #8]
 8002f56:	68f8      	ldr	r0, [r7, #12]
 8002f58:	f000 f9b8 	bl	80032cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f60:	223f      	movs	r2, #63	; 0x3f
 8002f62:	409a      	lsls	r2, r3
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f042 0216 	orr.w	r2, r2, #22
 8002f76:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d007      	beq.n	8002f90 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f042 0208 	orr.w	r2, r2, #8
 8002f8e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f042 0201 	orr.w	r2, r2, #1
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	e005      	b.n	8002fae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002faa:	2302      	movs	r3, #2
 8002fac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002fae:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3718      	adds	r7, #24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b086      	sub	sp, #24
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002fc4:	4b8e      	ldr	r3, [pc, #568]	; (8003200 <HAL_DMA_IRQHandler+0x248>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a8e      	ldr	r2, [pc, #568]	; (8003204 <HAL_DMA_IRQHandler+0x24c>)
 8002fca:	fba2 2303 	umull	r2, r3, r2, r3
 8002fce:	0a9b      	lsrs	r3, r3, #10
 8002fd0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fd6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fe2:	2208      	movs	r2, #8
 8002fe4:	409a      	lsls	r2, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	4013      	ands	r3, r2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d01a      	beq.n	8003024 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0304 	and.w	r3, r3, #4
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d013      	beq.n	8003024 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f022 0204 	bic.w	r2, r2, #4
 800300a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003010:	2208      	movs	r2, #8
 8003012:	409a      	lsls	r2, r3
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800301c:	f043 0201 	orr.w	r2, r3, #1
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003028:	2201      	movs	r2, #1
 800302a:	409a      	lsls	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	4013      	ands	r3, r2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d012      	beq.n	800305a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800303e:	2b00      	cmp	r3, #0
 8003040:	d00b      	beq.n	800305a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003046:	2201      	movs	r2, #1
 8003048:	409a      	lsls	r2, r3
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003052:	f043 0202 	orr.w	r2, r3, #2
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800305e:	2204      	movs	r2, #4
 8003060:	409a      	lsls	r2, r3
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	4013      	ands	r3, r2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d012      	beq.n	8003090 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0302 	and.w	r3, r3, #2
 8003074:	2b00      	cmp	r3, #0
 8003076:	d00b      	beq.n	8003090 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800307c:	2204      	movs	r2, #4
 800307e:	409a      	lsls	r2, r3
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003088:	f043 0204 	orr.w	r2, r3, #4
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003094:	2210      	movs	r2, #16
 8003096:	409a      	lsls	r2, r3
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	4013      	ands	r3, r2
 800309c:	2b00      	cmp	r3, #0
 800309e:	d043      	beq.n	8003128 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0308 	and.w	r3, r3, #8
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d03c      	beq.n	8003128 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030b2:	2210      	movs	r2, #16
 80030b4:	409a      	lsls	r2, r3
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d018      	beq.n	80030fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d108      	bne.n	80030e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d024      	beq.n	8003128 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	4798      	blx	r3
 80030e6:	e01f      	b.n	8003128 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d01b      	beq.n	8003128 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	4798      	blx	r3
 80030f8:	e016      	b.n	8003128 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003104:	2b00      	cmp	r3, #0
 8003106:	d107      	bne.n	8003118 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f022 0208 	bic.w	r2, r2, #8
 8003116:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311c:	2b00      	cmp	r3, #0
 800311e:	d003      	beq.n	8003128 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800312c:	2220      	movs	r2, #32
 800312e:	409a      	lsls	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	4013      	ands	r3, r2
 8003134:	2b00      	cmp	r3, #0
 8003136:	f000 808f 	beq.w	8003258 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0310 	and.w	r3, r3, #16
 8003144:	2b00      	cmp	r3, #0
 8003146:	f000 8087 	beq.w	8003258 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800314e:	2220      	movs	r2, #32
 8003150:	409a      	lsls	r2, r3
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b05      	cmp	r3, #5
 8003160:	d136      	bne.n	80031d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f022 0216 	bic.w	r2, r2, #22
 8003170:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	695a      	ldr	r2, [r3, #20]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003180:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003186:	2b00      	cmp	r3, #0
 8003188:	d103      	bne.n	8003192 <HAL_DMA_IRQHandler+0x1da>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800318e:	2b00      	cmp	r3, #0
 8003190:	d007      	beq.n	80031a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f022 0208 	bic.w	r2, r2, #8
 80031a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031a6:	223f      	movs	r2, #63	; 0x3f
 80031a8:	409a      	lsls	r2, r3
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2201      	movs	r2, #1
 80031b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d07e      	beq.n	80032c4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	4798      	blx	r3
        }
        return;
 80031ce:	e079      	b.n	80032c4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d01d      	beq.n	800321a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d10d      	bne.n	8003208 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d031      	beq.n	8003258 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	4798      	blx	r3
 80031fc:	e02c      	b.n	8003258 <HAL_DMA_IRQHandler+0x2a0>
 80031fe:	bf00      	nop
 8003200:	200002a4 	.word	0x200002a4
 8003204:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800320c:	2b00      	cmp	r3, #0
 800320e:	d023      	beq.n	8003258 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	4798      	blx	r3
 8003218:	e01e      	b.n	8003258 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003224:	2b00      	cmp	r3, #0
 8003226:	d10f      	bne.n	8003248 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f022 0210 	bic.w	r2, r2, #16
 8003236:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800324c:	2b00      	cmp	r3, #0
 800324e:	d003      	beq.n	8003258 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800325c:	2b00      	cmp	r3, #0
 800325e:	d032      	beq.n	80032c6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	2b00      	cmp	r3, #0
 800326a:	d022      	beq.n	80032b2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2205      	movs	r2, #5
 8003270:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f022 0201 	bic.w	r2, r2, #1
 8003282:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	3301      	adds	r3, #1
 8003288:	60bb      	str	r3, [r7, #8]
 800328a:	697a      	ldr	r2, [r7, #20]
 800328c:	429a      	cmp	r2, r3
 800328e:	d307      	bcc.n	80032a0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	2b00      	cmp	r3, #0
 800329c:	d1f2      	bne.n	8003284 <HAL_DMA_IRQHandler+0x2cc>
 800329e:	e000      	b.n	80032a2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80032a0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2201      	movs	r2, #1
 80032a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d005      	beq.n	80032c6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	4798      	blx	r3
 80032c2:	e000      	b.n	80032c6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80032c4:	bf00      	nop
    }
  }
}
 80032c6:	3718      	adds	r7, #24
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b085      	sub	sp, #20
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
 80032d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80032e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	683a      	ldr	r2, [r7, #0]
 80032f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	2b40      	cmp	r3, #64	; 0x40
 80032f8:	d108      	bne.n	800330c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	68ba      	ldr	r2, [r7, #8]
 8003308:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800330a:	e007      	b.n	800331c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	68ba      	ldr	r2, [r7, #8]
 8003312:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	687a      	ldr	r2, [r7, #4]
 800331a:	60da      	str	r2, [r3, #12]
}
 800331c:	bf00      	nop
 800331e:	3714      	adds	r7, #20
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr

08003328 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003328:	b480      	push	{r7}
 800332a:	b085      	sub	sp, #20
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	b2db      	uxtb	r3, r3
 8003336:	3b10      	subs	r3, #16
 8003338:	4a14      	ldr	r2, [pc, #80]	; (800338c <DMA_CalcBaseAndBitshift+0x64>)
 800333a:	fba2 2303 	umull	r2, r3, r2, r3
 800333e:	091b      	lsrs	r3, r3, #4
 8003340:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003342:	4a13      	ldr	r2, [pc, #76]	; (8003390 <DMA_CalcBaseAndBitshift+0x68>)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4413      	add	r3, r2
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	461a      	mov	r2, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2b03      	cmp	r3, #3
 8003354:	d909      	bls.n	800336a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800335e:	f023 0303 	bic.w	r3, r3, #3
 8003362:	1d1a      	adds	r2, r3, #4
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	659a      	str	r2, [r3, #88]	; 0x58
 8003368:	e007      	b.n	800337a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003372:	f023 0303 	bic.w	r3, r3, #3
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800337e:	4618      	mov	r0, r3
 8003380:	3714      	adds	r7, #20
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	aaaaaaab 	.word	0xaaaaaaab
 8003390:	0800d378 	.word	0x0800d378

08003394 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800339c:	2300      	movs	r3, #0
 800339e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	699b      	ldr	r3, [r3, #24]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d11f      	bne.n	80033ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	2b03      	cmp	r3, #3
 80033b2:	d856      	bhi.n	8003462 <DMA_CheckFifoParam+0xce>
 80033b4:	a201      	add	r2, pc, #4	; (adr r2, 80033bc <DMA_CheckFifoParam+0x28>)
 80033b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ba:	bf00      	nop
 80033bc:	080033cd 	.word	0x080033cd
 80033c0:	080033df 	.word	0x080033df
 80033c4:	080033cd 	.word	0x080033cd
 80033c8:	08003463 	.word	0x08003463
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d046      	beq.n	8003466 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033dc:	e043      	b.n	8003466 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80033e6:	d140      	bne.n	800346a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033ec:	e03d      	b.n	800346a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	699b      	ldr	r3, [r3, #24]
 80033f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033f6:	d121      	bne.n	800343c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	2b03      	cmp	r3, #3
 80033fc:	d837      	bhi.n	800346e <DMA_CheckFifoParam+0xda>
 80033fe:	a201      	add	r2, pc, #4	; (adr r2, 8003404 <DMA_CheckFifoParam+0x70>)
 8003400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003404:	08003415 	.word	0x08003415
 8003408:	0800341b 	.word	0x0800341b
 800340c:	08003415 	.word	0x08003415
 8003410:	0800342d 	.word	0x0800342d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	73fb      	strb	r3, [r7, #15]
      break;
 8003418:	e030      	b.n	800347c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d025      	beq.n	8003472 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800342a:	e022      	b.n	8003472 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003430:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003434:	d11f      	bne.n	8003476 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800343a:	e01c      	b.n	8003476 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	2b02      	cmp	r3, #2
 8003440:	d903      	bls.n	800344a <DMA_CheckFifoParam+0xb6>
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	2b03      	cmp	r3, #3
 8003446:	d003      	beq.n	8003450 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003448:	e018      	b.n	800347c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	73fb      	strb	r3, [r7, #15]
      break;
 800344e:	e015      	b.n	800347c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003454:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00e      	beq.n	800347a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	73fb      	strb	r3, [r7, #15]
      break;
 8003460:	e00b      	b.n	800347a <DMA_CheckFifoParam+0xe6>
      break;
 8003462:	bf00      	nop
 8003464:	e00a      	b.n	800347c <DMA_CheckFifoParam+0xe8>
      break;
 8003466:	bf00      	nop
 8003468:	e008      	b.n	800347c <DMA_CheckFifoParam+0xe8>
      break;
 800346a:	bf00      	nop
 800346c:	e006      	b.n	800347c <DMA_CheckFifoParam+0xe8>
      break;
 800346e:	bf00      	nop
 8003470:	e004      	b.n	800347c <DMA_CheckFifoParam+0xe8>
      break;
 8003472:	bf00      	nop
 8003474:	e002      	b.n	800347c <DMA_CheckFifoParam+0xe8>
      break;   
 8003476:	bf00      	nop
 8003478:	e000      	b.n	800347c <DMA_CheckFifoParam+0xe8>
      break;
 800347a:	bf00      	nop
    }
  } 
  
  return status; 
 800347c:	7bfb      	ldrb	r3, [r7, #15]
}
 800347e:	4618      	mov	r0, r3
 8003480:	3714      	adds	r7, #20
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop

0800348c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800348c:	b480      	push	{r7}
 800348e:	b089      	sub	sp, #36	; 0x24
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003496:	2300      	movs	r3, #0
 8003498:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800349a:	2300      	movs	r3, #0
 800349c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800349e:	2300      	movs	r3, #0
 80034a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034a2:	2300      	movs	r3, #0
 80034a4:	61fb      	str	r3, [r7, #28]
 80034a6:	e16b      	b.n	8003780 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034a8:	2201      	movs	r2, #1
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	697a      	ldr	r2, [r7, #20]
 80034b8:	4013      	ands	r3, r2
 80034ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034bc:	693a      	ldr	r2, [r7, #16]
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	f040 815a 	bne.w	800377a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f003 0303 	and.w	r3, r3, #3
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d005      	beq.n	80034de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d130      	bne.n	8003540 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	2203      	movs	r2, #3
 80034ea:	fa02 f303 	lsl.w	r3, r2, r3
 80034ee:	43db      	mvns	r3, r3
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	4013      	ands	r3, r2
 80034f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	68da      	ldr	r2, [r3, #12]
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	005b      	lsls	r3, r3, #1
 80034fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	4313      	orrs	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003514:	2201      	movs	r2, #1
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	43db      	mvns	r3, r3
 800351e:	69ba      	ldr	r2, [r7, #24]
 8003520:	4013      	ands	r3, r2
 8003522:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	091b      	lsrs	r3, r3, #4
 800352a:	f003 0201 	and.w	r2, r3, #1
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	fa02 f303 	lsl.w	r3, r2, r3
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	4313      	orrs	r3, r2
 8003538:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	69ba      	ldr	r2, [r7, #24]
 800353e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f003 0303 	and.w	r3, r3, #3
 8003548:	2b03      	cmp	r3, #3
 800354a:	d017      	beq.n	800357c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	005b      	lsls	r3, r3, #1
 8003556:	2203      	movs	r2, #3
 8003558:	fa02 f303 	lsl.w	r3, r2, r3
 800355c:	43db      	mvns	r3, r3
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	4013      	ands	r3, r2
 8003562:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	689a      	ldr	r2, [r3, #8]
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	fa02 f303 	lsl.w	r3, r2, r3
 8003570:	69ba      	ldr	r2, [r7, #24]
 8003572:	4313      	orrs	r3, r2
 8003574:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	69ba      	ldr	r2, [r7, #24]
 800357a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f003 0303 	and.w	r3, r3, #3
 8003584:	2b02      	cmp	r3, #2
 8003586:	d123      	bne.n	80035d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	08da      	lsrs	r2, r3, #3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	3208      	adds	r2, #8
 8003590:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003594:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	f003 0307 	and.w	r3, r3, #7
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	220f      	movs	r2, #15
 80035a0:	fa02 f303 	lsl.w	r3, r2, r3
 80035a4:	43db      	mvns	r3, r3
 80035a6:	69ba      	ldr	r2, [r7, #24]
 80035a8:	4013      	ands	r3, r2
 80035aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	691a      	ldr	r2, [r3, #16]
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	f003 0307 	and.w	r3, r3, #7
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	fa02 f303 	lsl.w	r3, r2, r3
 80035bc:	69ba      	ldr	r2, [r7, #24]
 80035be:	4313      	orrs	r3, r2
 80035c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	08da      	lsrs	r2, r3, #3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	3208      	adds	r2, #8
 80035ca:	69b9      	ldr	r1, [r7, #24]
 80035cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	2203      	movs	r2, #3
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	43db      	mvns	r3, r3
 80035e2:	69ba      	ldr	r2, [r7, #24]
 80035e4:	4013      	ands	r3, r2
 80035e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f003 0203 	and.w	r2, r3, #3
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	005b      	lsls	r3, r3, #1
 80035f4:	fa02 f303 	lsl.w	r3, r2, r3
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	69ba      	ldr	r2, [r7, #24]
 8003602:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800360c:	2b00      	cmp	r3, #0
 800360e:	f000 80b4 	beq.w	800377a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003612:	2300      	movs	r3, #0
 8003614:	60fb      	str	r3, [r7, #12]
 8003616:	4b60      	ldr	r3, [pc, #384]	; (8003798 <HAL_GPIO_Init+0x30c>)
 8003618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800361a:	4a5f      	ldr	r2, [pc, #380]	; (8003798 <HAL_GPIO_Init+0x30c>)
 800361c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003620:	6453      	str	r3, [r2, #68]	; 0x44
 8003622:	4b5d      	ldr	r3, [pc, #372]	; (8003798 <HAL_GPIO_Init+0x30c>)
 8003624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003626:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800362a:	60fb      	str	r3, [r7, #12]
 800362c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800362e:	4a5b      	ldr	r2, [pc, #364]	; (800379c <HAL_GPIO_Init+0x310>)
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	089b      	lsrs	r3, r3, #2
 8003634:	3302      	adds	r3, #2
 8003636:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800363a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	f003 0303 	and.w	r3, r3, #3
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	220f      	movs	r2, #15
 8003646:	fa02 f303 	lsl.w	r3, r2, r3
 800364a:	43db      	mvns	r3, r3
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	4013      	ands	r3, r2
 8003650:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a52      	ldr	r2, [pc, #328]	; (80037a0 <HAL_GPIO_Init+0x314>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d02b      	beq.n	80036b2 <HAL_GPIO_Init+0x226>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a51      	ldr	r2, [pc, #324]	; (80037a4 <HAL_GPIO_Init+0x318>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d025      	beq.n	80036ae <HAL_GPIO_Init+0x222>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a50      	ldr	r2, [pc, #320]	; (80037a8 <HAL_GPIO_Init+0x31c>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d01f      	beq.n	80036aa <HAL_GPIO_Init+0x21e>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a4f      	ldr	r2, [pc, #316]	; (80037ac <HAL_GPIO_Init+0x320>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d019      	beq.n	80036a6 <HAL_GPIO_Init+0x21a>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4a4e      	ldr	r2, [pc, #312]	; (80037b0 <HAL_GPIO_Init+0x324>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d013      	beq.n	80036a2 <HAL_GPIO_Init+0x216>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a4d      	ldr	r2, [pc, #308]	; (80037b4 <HAL_GPIO_Init+0x328>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d00d      	beq.n	800369e <HAL_GPIO_Init+0x212>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a4c      	ldr	r2, [pc, #304]	; (80037b8 <HAL_GPIO_Init+0x32c>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d007      	beq.n	800369a <HAL_GPIO_Init+0x20e>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4a4b      	ldr	r2, [pc, #300]	; (80037bc <HAL_GPIO_Init+0x330>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d101      	bne.n	8003696 <HAL_GPIO_Init+0x20a>
 8003692:	2307      	movs	r3, #7
 8003694:	e00e      	b.n	80036b4 <HAL_GPIO_Init+0x228>
 8003696:	2308      	movs	r3, #8
 8003698:	e00c      	b.n	80036b4 <HAL_GPIO_Init+0x228>
 800369a:	2306      	movs	r3, #6
 800369c:	e00a      	b.n	80036b4 <HAL_GPIO_Init+0x228>
 800369e:	2305      	movs	r3, #5
 80036a0:	e008      	b.n	80036b4 <HAL_GPIO_Init+0x228>
 80036a2:	2304      	movs	r3, #4
 80036a4:	e006      	b.n	80036b4 <HAL_GPIO_Init+0x228>
 80036a6:	2303      	movs	r3, #3
 80036a8:	e004      	b.n	80036b4 <HAL_GPIO_Init+0x228>
 80036aa:	2302      	movs	r3, #2
 80036ac:	e002      	b.n	80036b4 <HAL_GPIO_Init+0x228>
 80036ae:	2301      	movs	r3, #1
 80036b0:	e000      	b.n	80036b4 <HAL_GPIO_Init+0x228>
 80036b2:	2300      	movs	r3, #0
 80036b4:	69fa      	ldr	r2, [r7, #28]
 80036b6:	f002 0203 	and.w	r2, r2, #3
 80036ba:	0092      	lsls	r2, r2, #2
 80036bc:	4093      	lsls	r3, r2
 80036be:	69ba      	ldr	r2, [r7, #24]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036c4:	4935      	ldr	r1, [pc, #212]	; (800379c <HAL_GPIO_Init+0x310>)
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	089b      	lsrs	r3, r3, #2
 80036ca:	3302      	adds	r3, #2
 80036cc:	69ba      	ldr	r2, [r7, #24]
 80036ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036d2:	4b3b      	ldr	r3, [pc, #236]	; (80037c0 <HAL_GPIO_Init+0x334>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	43db      	mvns	r3, r3
 80036dc:	69ba      	ldr	r2, [r7, #24]
 80036de:	4013      	ands	r3, r2
 80036e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d003      	beq.n	80036f6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80036ee:	69ba      	ldr	r2, [r7, #24]
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036f6:	4a32      	ldr	r2, [pc, #200]	; (80037c0 <HAL_GPIO_Init+0x334>)
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80036fc:	4b30      	ldr	r3, [pc, #192]	; (80037c0 <HAL_GPIO_Init+0x334>)
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	43db      	mvns	r3, r3
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	4013      	ands	r3, r2
 800370a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d003      	beq.n	8003720 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003718:	69ba      	ldr	r2, [r7, #24]
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	4313      	orrs	r3, r2
 800371e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003720:	4a27      	ldr	r2, [pc, #156]	; (80037c0 <HAL_GPIO_Init+0x334>)
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003726:	4b26      	ldr	r3, [pc, #152]	; (80037c0 <HAL_GPIO_Init+0x334>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	43db      	mvns	r3, r3
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	4013      	ands	r3, r2
 8003734:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800373e:	2b00      	cmp	r3, #0
 8003740:	d003      	beq.n	800374a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003742:	69ba      	ldr	r2, [r7, #24]
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	4313      	orrs	r3, r2
 8003748:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800374a:	4a1d      	ldr	r2, [pc, #116]	; (80037c0 <HAL_GPIO_Init+0x334>)
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003750:	4b1b      	ldr	r3, [pc, #108]	; (80037c0 <HAL_GPIO_Init+0x334>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	43db      	mvns	r3, r3
 800375a:	69ba      	ldr	r2, [r7, #24]
 800375c:	4013      	ands	r3, r2
 800375e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d003      	beq.n	8003774 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800376c:	69ba      	ldr	r2, [r7, #24]
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	4313      	orrs	r3, r2
 8003772:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003774:	4a12      	ldr	r2, [pc, #72]	; (80037c0 <HAL_GPIO_Init+0x334>)
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	3301      	adds	r3, #1
 800377e:	61fb      	str	r3, [r7, #28]
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	2b0f      	cmp	r3, #15
 8003784:	f67f ae90 	bls.w	80034a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003788:	bf00      	nop
 800378a:	bf00      	nop
 800378c:	3724      	adds	r7, #36	; 0x24
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	40023800 	.word	0x40023800
 800379c:	40013800 	.word	0x40013800
 80037a0:	40020000 	.word	0x40020000
 80037a4:	40020400 	.word	0x40020400
 80037a8:	40020800 	.word	0x40020800
 80037ac:	40020c00 	.word	0x40020c00
 80037b0:	40021000 	.word	0x40021000
 80037b4:	40021400 	.word	0x40021400
 80037b8:	40021800 	.word	0x40021800
 80037bc:	40021c00 	.word	0x40021c00
 80037c0:	40013c00 	.word	0x40013c00

080037c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b085      	sub	sp, #20
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	460b      	mov	r3, r1
 80037ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	691a      	ldr	r2, [r3, #16]
 80037d4:	887b      	ldrh	r3, [r7, #2]
 80037d6:	4013      	ands	r3, r2
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d002      	beq.n	80037e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037dc:	2301      	movs	r3, #1
 80037de:	73fb      	strb	r3, [r7, #15]
 80037e0:	e001      	b.n	80037e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037e2:	2300      	movs	r3, #0
 80037e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3714      	adds	r7, #20
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr

080037f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
 80037fc:	460b      	mov	r3, r1
 80037fe:	807b      	strh	r3, [r7, #2]
 8003800:	4613      	mov	r3, r2
 8003802:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003804:	787b      	ldrb	r3, [r7, #1]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d003      	beq.n	8003812 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800380a:	887a      	ldrh	r2, [r7, #2]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003810:	e003      	b.n	800381a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003812:	887b      	ldrh	r3, [r7, #2]
 8003814:	041a      	lsls	r2, r3, #16
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	619a      	str	r2, [r3, #24]
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr

08003826 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003826:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003828:	b08f      	sub	sp, #60	; 0x3c
 800382a:	af0a      	add	r7, sp, #40	; 0x28
 800382c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d101      	bne.n	8003838 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e054      	b.n	80038e2 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8003844:	b2db      	uxtb	r3, r3
 8003846:	2b00      	cmp	r3, #0
 8003848:	d106      	bne.n	8003858 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f008 fc3a 	bl	800c0cc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2203      	movs	r2, #3
 800385c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003864:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003868:	2b00      	cmp	r3, #0
 800386a:	d102      	bne.n	8003872 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4618      	mov	r0, r3
 8003878:	f004 fc22 	bl	80080c0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	603b      	str	r3, [r7, #0]
 8003882:	687e      	ldr	r6, [r7, #4]
 8003884:	466d      	mov	r5, sp
 8003886:	f106 0410 	add.w	r4, r6, #16
 800388a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800388c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800388e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003890:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003892:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003896:	e885 0003 	stmia.w	r5, {r0, r1}
 800389a:	1d33      	adds	r3, r6, #4
 800389c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800389e:	6838      	ldr	r0, [r7, #0]
 80038a0:	f004 fb9c 	bl	8007fdc <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2101      	movs	r1, #1
 80038aa:	4618      	mov	r0, r3
 80038ac:	f004 fc19 	bl	80080e2 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	603b      	str	r3, [r7, #0]
 80038b6:	687e      	ldr	r6, [r7, #4]
 80038b8:	466d      	mov	r5, sp
 80038ba:	f106 0410 	add.w	r4, r6, #16
 80038be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038c6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80038ca:	e885 0003 	stmia.w	r5, {r0, r1}
 80038ce:	1d33      	adds	r3, r6, #4
 80038d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038d2:	6838      	ldr	r0, [r7, #0]
 80038d4:	f004 fd80 	bl	80083d8 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2201      	movs	r2, #1
 80038dc:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3714      	adds	r7, #20
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080038ea <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80038ea:	b590      	push	{r4, r7, lr}
 80038ec:	b089      	sub	sp, #36	; 0x24
 80038ee:	af04      	add	r7, sp, #16
 80038f0:	6078      	str	r0, [r7, #4]
 80038f2:	4608      	mov	r0, r1
 80038f4:	4611      	mov	r1, r2
 80038f6:	461a      	mov	r2, r3
 80038f8:	4603      	mov	r3, r0
 80038fa:	70fb      	strb	r3, [r7, #3]
 80038fc:	460b      	mov	r3, r1
 80038fe:	70bb      	strb	r3, [r7, #2]
 8003900:	4613      	mov	r3, r2
 8003902:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800390a:	2b01      	cmp	r3, #1
 800390c:	d101      	bne.n	8003912 <HAL_HCD_HC_Init+0x28>
 800390e:	2302      	movs	r3, #2
 8003910:	e076      	b.n	8003a00 <HAL_HCD_HC_Init+0x116>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2201      	movs	r2, #1
 8003916:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 800391a:	78fb      	ldrb	r3, [r7, #3]
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	212c      	movs	r1, #44	; 0x2c
 8003920:	fb01 f303 	mul.w	r3, r1, r3
 8003924:	4413      	add	r3, r2
 8003926:	333d      	adds	r3, #61	; 0x3d
 8003928:	2200      	movs	r2, #0
 800392a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800392c:	78fb      	ldrb	r3, [r7, #3]
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	212c      	movs	r1, #44	; 0x2c
 8003932:	fb01 f303 	mul.w	r3, r1, r3
 8003936:	4413      	add	r3, r2
 8003938:	3338      	adds	r3, #56	; 0x38
 800393a:	787a      	ldrb	r2, [r7, #1]
 800393c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800393e:	78fb      	ldrb	r3, [r7, #3]
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	212c      	movs	r1, #44	; 0x2c
 8003944:	fb01 f303 	mul.w	r3, r1, r3
 8003948:	4413      	add	r3, r2
 800394a:	3340      	adds	r3, #64	; 0x40
 800394c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800394e:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003950:	78fb      	ldrb	r3, [r7, #3]
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	212c      	movs	r1, #44	; 0x2c
 8003956:	fb01 f303 	mul.w	r3, r1, r3
 800395a:	4413      	add	r3, r2
 800395c:	3339      	adds	r3, #57	; 0x39
 800395e:	78fa      	ldrb	r2, [r7, #3]
 8003960:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003962:	78fb      	ldrb	r3, [r7, #3]
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	212c      	movs	r1, #44	; 0x2c
 8003968:	fb01 f303 	mul.w	r3, r1, r3
 800396c:	4413      	add	r3, r2
 800396e:	333f      	adds	r3, #63	; 0x3f
 8003970:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003974:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003976:	78fb      	ldrb	r3, [r7, #3]
 8003978:	78ba      	ldrb	r2, [r7, #2]
 800397a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800397e:	b2d0      	uxtb	r0, r2
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	212c      	movs	r1, #44	; 0x2c
 8003984:	fb01 f303 	mul.w	r3, r1, r3
 8003988:	4413      	add	r3, r2
 800398a:	333a      	adds	r3, #58	; 0x3a
 800398c:	4602      	mov	r2, r0
 800398e:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8003990:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003994:	2b00      	cmp	r3, #0
 8003996:	da09      	bge.n	80039ac <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003998:	78fb      	ldrb	r3, [r7, #3]
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	212c      	movs	r1, #44	; 0x2c
 800399e:	fb01 f303 	mul.w	r3, r1, r3
 80039a2:	4413      	add	r3, r2
 80039a4:	333b      	adds	r3, #59	; 0x3b
 80039a6:	2201      	movs	r2, #1
 80039a8:	701a      	strb	r2, [r3, #0]
 80039aa:	e008      	b.n	80039be <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80039ac:	78fb      	ldrb	r3, [r7, #3]
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	212c      	movs	r1, #44	; 0x2c
 80039b2:	fb01 f303 	mul.w	r3, r1, r3
 80039b6:	4413      	add	r3, r2
 80039b8:	333b      	adds	r3, #59	; 0x3b
 80039ba:	2200      	movs	r2, #0
 80039bc:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80039be:	78fb      	ldrb	r3, [r7, #3]
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	212c      	movs	r1, #44	; 0x2c
 80039c4:	fb01 f303 	mul.w	r3, r1, r3
 80039c8:	4413      	add	r3, r2
 80039ca:	333c      	adds	r3, #60	; 0x3c
 80039cc:	f897 2020 	ldrb.w	r2, [r7, #32]
 80039d0:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6818      	ldr	r0, [r3, #0]
 80039d6:	787c      	ldrb	r4, [r7, #1]
 80039d8:	78ba      	ldrb	r2, [r7, #2]
 80039da:	78f9      	ldrb	r1, [r7, #3]
 80039dc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80039de:	9302      	str	r3, [sp, #8]
 80039e0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80039e4:	9301      	str	r3, [sp, #4]
 80039e6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80039ea:	9300      	str	r3, [sp, #0]
 80039ec:	4623      	mov	r3, r4
 80039ee:	f004 fe6d 	bl	80086cc <USB_HC_Init>
 80039f2:	4603      	mov	r3, r0
 80039f4:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80039fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3714      	adds	r7, #20
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd90      	pop	{r4, r7, pc}

08003a08 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	460b      	mov	r3, r1
 8003a12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003a14:	2300      	movs	r3, #0
 8003a16:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d101      	bne.n	8003a26 <HAL_HCD_HC_Halt+0x1e>
 8003a22:	2302      	movs	r3, #2
 8003a24:	e00f      	b.n	8003a46 <HAL_HCD_HC_Halt+0x3e>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2201      	movs	r2, #1
 8003a2a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	78fa      	ldrb	r2, [r7, #3]
 8003a34:	4611      	mov	r1, r2
 8003a36:	4618      	mov	r0, r3
 8003a38:	f005 f8a9 	bl	8008b8e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8003a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3710      	adds	r7, #16
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
	...

08003a50 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	4608      	mov	r0, r1
 8003a5a:	4611      	mov	r1, r2
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	4603      	mov	r3, r0
 8003a60:	70fb      	strb	r3, [r7, #3]
 8003a62:	460b      	mov	r3, r1
 8003a64:	70bb      	strb	r3, [r7, #2]
 8003a66:	4613      	mov	r3, r2
 8003a68:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003a6a:	78fb      	ldrb	r3, [r7, #3]
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	212c      	movs	r1, #44	; 0x2c
 8003a70:	fb01 f303 	mul.w	r3, r1, r3
 8003a74:	4413      	add	r3, r2
 8003a76:	333b      	adds	r3, #59	; 0x3b
 8003a78:	78ba      	ldrb	r2, [r7, #2]
 8003a7a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003a7c:	78fb      	ldrb	r3, [r7, #3]
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	212c      	movs	r1, #44	; 0x2c
 8003a82:	fb01 f303 	mul.w	r3, r1, r3
 8003a86:	4413      	add	r3, r2
 8003a88:	333f      	adds	r3, #63	; 0x3f
 8003a8a:	787a      	ldrb	r2, [r7, #1]
 8003a8c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8003a8e:	7c3b      	ldrb	r3, [r7, #16]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d112      	bne.n	8003aba <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003a94:	78fb      	ldrb	r3, [r7, #3]
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	212c      	movs	r1, #44	; 0x2c
 8003a9a:	fb01 f303 	mul.w	r3, r1, r3
 8003a9e:	4413      	add	r3, r2
 8003aa0:	3342      	adds	r3, #66	; 0x42
 8003aa2:	2203      	movs	r2, #3
 8003aa4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003aa6:	78fb      	ldrb	r3, [r7, #3]
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	212c      	movs	r1, #44	; 0x2c
 8003aac:	fb01 f303 	mul.w	r3, r1, r3
 8003ab0:	4413      	add	r3, r2
 8003ab2:	333d      	adds	r3, #61	; 0x3d
 8003ab4:	7f3a      	ldrb	r2, [r7, #28]
 8003ab6:	701a      	strb	r2, [r3, #0]
 8003ab8:	e008      	b.n	8003acc <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003aba:	78fb      	ldrb	r3, [r7, #3]
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	212c      	movs	r1, #44	; 0x2c
 8003ac0:	fb01 f303 	mul.w	r3, r1, r3
 8003ac4:	4413      	add	r3, r2
 8003ac6:	3342      	adds	r3, #66	; 0x42
 8003ac8:	2202      	movs	r2, #2
 8003aca:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003acc:	787b      	ldrb	r3, [r7, #1]
 8003ace:	2b03      	cmp	r3, #3
 8003ad0:	f200 80c6 	bhi.w	8003c60 <HAL_HCD_HC_SubmitRequest+0x210>
 8003ad4:	a201      	add	r2, pc, #4	; (adr r2, 8003adc <HAL_HCD_HC_SubmitRequest+0x8c>)
 8003ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ada:	bf00      	nop
 8003adc:	08003aed 	.word	0x08003aed
 8003ae0:	08003c4d 	.word	0x08003c4d
 8003ae4:	08003b51 	.word	0x08003b51
 8003ae8:	08003bcf 	.word	0x08003bcf
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8003aec:	7c3b      	ldrb	r3, [r7, #16]
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	f040 80b8 	bne.w	8003c64 <HAL_HCD_HC_SubmitRequest+0x214>
 8003af4:	78bb      	ldrb	r3, [r7, #2]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	f040 80b4 	bne.w	8003c64 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8003afc:	8b3b      	ldrh	r3, [r7, #24]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d108      	bne.n	8003b14 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8003b02:	78fb      	ldrb	r3, [r7, #3]
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	212c      	movs	r1, #44	; 0x2c
 8003b08:	fb01 f303 	mul.w	r3, r1, r3
 8003b0c:	4413      	add	r3, r2
 8003b0e:	3355      	adds	r3, #85	; 0x55
 8003b10:	2201      	movs	r2, #1
 8003b12:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003b14:	78fb      	ldrb	r3, [r7, #3]
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	212c      	movs	r1, #44	; 0x2c
 8003b1a:	fb01 f303 	mul.w	r3, r1, r3
 8003b1e:	4413      	add	r3, r2
 8003b20:	3355      	adds	r3, #85	; 0x55
 8003b22:	781b      	ldrb	r3, [r3, #0]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d109      	bne.n	8003b3c <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003b28:	78fb      	ldrb	r3, [r7, #3]
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	212c      	movs	r1, #44	; 0x2c
 8003b2e:	fb01 f303 	mul.w	r3, r1, r3
 8003b32:	4413      	add	r3, r2
 8003b34:	3342      	adds	r3, #66	; 0x42
 8003b36:	2200      	movs	r2, #0
 8003b38:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003b3a:	e093      	b.n	8003c64 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003b3c:	78fb      	ldrb	r3, [r7, #3]
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	212c      	movs	r1, #44	; 0x2c
 8003b42:	fb01 f303 	mul.w	r3, r1, r3
 8003b46:	4413      	add	r3, r2
 8003b48:	3342      	adds	r3, #66	; 0x42
 8003b4a:	2202      	movs	r2, #2
 8003b4c:	701a      	strb	r2, [r3, #0]
      break;
 8003b4e:	e089      	b.n	8003c64 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003b50:	78bb      	ldrb	r3, [r7, #2]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d11d      	bne.n	8003b92 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003b56:	78fb      	ldrb	r3, [r7, #3]
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	212c      	movs	r1, #44	; 0x2c
 8003b5c:	fb01 f303 	mul.w	r3, r1, r3
 8003b60:	4413      	add	r3, r2
 8003b62:	3355      	adds	r3, #85	; 0x55
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d109      	bne.n	8003b7e <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003b6a:	78fb      	ldrb	r3, [r7, #3]
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	212c      	movs	r1, #44	; 0x2c
 8003b70:	fb01 f303 	mul.w	r3, r1, r3
 8003b74:	4413      	add	r3, r2
 8003b76:	3342      	adds	r3, #66	; 0x42
 8003b78:	2200      	movs	r2, #0
 8003b7a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003b7c:	e073      	b.n	8003c66 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003b7e:	78fb      	ldrb	r3, [r7, #3]
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	212c      	movs	r1, #44	; 0x2c
 8003b84:	fb01 f303 	mul.w	r3, r1, r3
 8003b88:	4413      	add	r3, r2
 8003b8a:	3342      	adds	r3, #66	; 0x42
 8003b8c:	2202      	movs	r2, #2
 8003b8e:	701a      	strb	r2, [r3, #0]
      break;
 8003b90:	e069      	b.n	8003c66 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003b92:	78fb      	ldrb	r3, [r7, #3]
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	212c      	movs	r1, #44	; 0x2c
 8003b98:	fb01 f303 	mul.w	r3, r1, r3
 8003b9c:	4413      	add	r3, r2
 8003b9e:	3354      	adds	r3, #84	; 0x54
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d109      	bne.n	8003bba <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003ba6:	78fb      	ldrb	r3, [r7, #3]
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	212c      	movs	r1, #44	; 0x2c
 8003bac:	fb01 f303 	mul.w	r3, r1, r3
 8003bb0:	4413      	add	r3, r2
 8003bb2:	3342      	adds	r3, #66	; 0x42
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	701a      	strb	r2, [r3, #0]
      break;
 8003bb8:	e055      	b.n	8003c66 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003bba:	78fb      	ldrb	r3, [r7, #3]
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	212c      	movs	r1, #44	; 0x2c
 8003bc0:	fb01 f303 	mul.w	r3, r1, r3
 8003bc4:	4413      	add	r3, r2
 8003bc6:	3342      	adds	r3, #66	; 0x42
 8003bc8:	2202      	movs	r2, #2
 8003bca:	701a      	strb	r2, [r3, #0]
      break;
 8003bcc:	e04b      	b.n	8003c66 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003bce:	78bb      	ldrb	r3, [r7, #2]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d11d      	bne.n	8003c10 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003bd4:	78fb      	ldrb	r3, [r7, #3]
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	212c      	movs	r1, #44	; 0x2c
 8003bda:	fb01 f303 	mul.w	r3, r1, r3
 8003bde:	4413      	add	r3, r2
 8003be0:	3355      	adds	r3, #85	; 0x55
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d109      	bne.n	8003bfc <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003be8:	78fb      	ldrb	r3, [r7, #3]
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	212c      	movs	r1, #44	; 0x2c
 8003bee:	fb01 f303 	mul.w	r3, r1, r3
 8003bf2:	4413      	add	r3, r2
 8003bf4:	3342      	adds	r3, #66	; 0x42
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003bfa:	e034      	b.n	8003c66 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003bfc:	78fb      	ldrb	r3, [r7, #3]
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	212c      	movs	r1, #44	; 0x2c
 8003c02:	fb01 f303 	mul.w	r3, r1, r3
 8003c06:	4413      	add	r3, r2
 8003c08:	3342      	adds	r3, #66	; 0x42
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	701a      	strb	r2, [r3, #0]
      break;
 8003c0e:	e02a      	b.n	8003c66 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003c10:	78fb      	ldrb	r3, [r7, #3]
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	212c      	movs	r1, #44	; 0x2c
 8003c16:	fb01 f303 	mul.w	r3, r1, r3
 8003c1a:	4413      	add	r3, r2
 8003c1c:	3354      	adds	r3, #84	; 0x54
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d109      	bne.n	8003c38 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003c24:	78fb      	ldrb	r3, [r7, #3]
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	212c      	movs	r1, #44	; 0x2c
 8003c2a:	fb01 f303 	mul.w	r3, r1, r3
 8003c2e:	4413      	add	r3, r2
 8003c30:	3342      	adds	r3, #66	; 0x42
 8003c32:	2200      	movs	r2, #0
 8003c34:	701a      	strb	r2, [r3, #0]
      break;
 8003c36:	e016      	b.n	8003c66 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003c38:	78fb      	ldrb	r3, [r7, #3]
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	212c      	movs	r1, #44	; 0x2c
 8003c3e:	fb01 f303 	mul.w	r3, r1, r3
 8003c42:	4413      	add	r3, r2
 8003c44:	3342      	adds	r3, #66	; 0x42
 8003c46:	2202      	movs	r2, #2
 8003c48:	701a      	strb	r2, [r3, #0]
      break;
 8003c4a:	e00c      	b.n	8003c66 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003c4c:	78fb      	ldrb	r3, [r7, #3]
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	212c      	movs	r1, #44	; 0x2c
 8003c52:	fb01 f303 	mul.w	r3, r1, r3
 8003c56:	4413      	add	r3, r2
 8003c58:	3342      	adds	r3, #66	; 0x42
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	701a      	strb	r2, [r3, #0]
      break;
 8003c5e:	e002      	b.n	8003c66 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8003c60:	bf00      	nop
 8003c62:	e000      	b.n	8003c66 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8003c64:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003c66:	78fb      	ldrb	r3, [r7, #3]
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	212c      	movs	r1, #44	; 0x2c
 8003c6c:	fb01 f303 	mul.w	r3, r1, r3
 8003c70:	4413      	add	r3, r2
 8003c72:	3344      	adds	r3, #68	; 0x44
 8003c74:	697a      	ldr	r2, [r7, #20]
 8003c76:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003c78:	78fb      	ldrb	r3, [r7, #3]
 8003c7a:	8b3a      	ldrh	r2, [r7, #24]
 8003c7c:	6879      	ldr	r1, [r7, #4]
 8003c7e:	202c      	movs	r0, #44	; 0x2c
 8003c80:	fb00 f303 	mul.w	r3, r0, r3
 8003c84:	440b      	add	r3, r1
 8003c86:	334c      	adds	r3, #76	; 0x4c
 8003c88:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003c8a:	78fb      	ldrb	r3, [r7, #3]
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	212c      	movs	r1, #44	; 0x2c
 8003c90:	fb01 f303 	mul.w	r3, r1, r3
 8003c94:	4413      	add	r3, r2
 8003c96:	3360      	adds	r3, #96	; 0x60
 8003c98:	2200      	movs	r2, #0
 8003c9a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003c9c:	78fb      	ldrb	r3, [r7, #3]
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	212c      	movs	r1, #44	; 0x2c
 8003ca2:	fb01 f303 	mul.w	r3, r1, r3
 8003ca6:	4413      	add	r3, r2
 8003ca8:	3350      	adds	r3, #80	; 0x50
 8003caa:	2200      	movs	r2, #0
 8003cac:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003cae:	78fb      	ldrb	r3, [r7, #3]
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	212c      	movs	r1, #44	; 0x2c
 8003cb4:	fb01 f303 	mul.w	r3, r1, r3
 8003cb8:	4413      	add	r3, r2
 8003cba:	3339      	adds	r3, #57	; 0x39
 8003cbc:	78fa      	ldrb	r2, [r7, #3]
 8003cbe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003cc0:	78fb      	ldrb	r3, [r7, #3]
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	212c      	movs	r1, #44	; 0x2c
 8003cc6:	fb01 f303 	mul.w	r3, r1, r3
 8003cca:	4413      	add	r3, r2
 8003ccc:	3361      	adds	r3, #97	; 0x61
 8003cce:	2200      	movs	r2, #0
 8003cd0:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6818      	ldr	r0, [r3, #0]
 8003cd6:	78fb      	ldrb	r3, [r7, #3]
 8003cd8:	222c      	movs	r2, #44	; 0x2c
 8003cda:	fb02 f303 	mul.w	r3, r2, r3
 8003cde:	3338      	adds	r3, #56	; 0x38
 8003ce0:	687a      	ldr	r2, [r7, #4]
 8003ce2:	18d1      	adds	r1, r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	691b      	ldr	r3, [r3, #16]
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	461a      	mov	r2, r3
 8003cec:	f004 fdfc 	bl	80088e8 <USB_HC_StartXfer>
 8003cf0:	4603      	mov	r3, r0
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3708      	adds	r7, #8
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop

08003cfc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b086      	sub	sp, #24
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4618      	mov	r0, r3
 8003d14:	f004 fb1f 	bl	8008356 <USB_GetMode>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	f040 80f6 	bne.w	8003f0c <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4618      	mov	r0, r3
 8003d26:	f004 fb03 	bl	8008330 <USB_ReadInterrupts>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	f000 80ec 	beq.w	8003f0a <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4618      	mov	r0, r3
 8003d38:	f004 fafa 	bl	8008330 <USB_ReadInterrupts>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d42:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003d46:	d104      	bne.n	8003d52 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003d50:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4618      	mov	r0, r3
 8003d58:	f004 faea 	bl	8008330 <USB_ReadInterrupts>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d66:	d104      	bne.n	8003d72 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003d70:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4618      	mov	r0, r3
 8003d78:	f004 fada 	bl	8008330 <USB_ReadInterrupts>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003d82:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d86:	d104      	bne.n	8003d92 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003d90:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4618      	mov	r0, r3
 8003d98:	f004 faca 	bl	8008330 <USB_ReadInterrupts>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	f003 0302 	and.w	r3, r3, #2
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d103      	bne.n	8003dae <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	2202      	movs	r2, #2
 8003dac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4618      	mov	r0, r3
 8003db4:	f004 fabc 	bl	8008330 <USB_ReadInterrupts>
 8003db8:	4603      	mov	r3, r0
 8003dba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003dbe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003dc2:	d11c      	bne.n	8003dfe <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003dcc:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0301 	and.w	r3, r3, #1
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d10f      	bne.n	8003dfe <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003dde:	2110      	movs	r1, #16
 8003de0:	6938      	ldr	r0, [r7, #16]
 8003de2:	f004 f9cb 	bl	800817c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003de6:	6938      	ldr	r0, [r7, #16]
 8003de8:	f004 f9ec 	bl	80081c4 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2101      	movs	r1, #1
 8003df2:	4618      	mov	r0, r3
 8003df4:	f004 fba4 	bl	8008540 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f008 f9e5 	bl	800c1c8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4618      	mov	r0, r3
 8003e04:	f004 fa94 	bl	8008330 <USB_ReadInterrupts>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e0e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e12:	d102      	bne.n	8003e1a <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f001 fa03 	bl	8005220 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f004 fa86 	bl	8008330 <USB_ReadInterrupts>
 8003e24:	4603      	mov	r3, r0
 8003e26:	f003 0308 	and.w	r3, r3, #8
 8003e2a:	2b08      	cmp	r3, #8
 8003e2c:	d106      	bne.n	8003e3c <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f008 f9ae 	bl	800c190 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2208      	movs	r2, #8
 8003e3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4618      	mov	r0, r3
 8003e42:	f004 fa75 	bl	8008330 <USB_ReadInterrupts>
 8003e46:	4603      	mov	r3, r0
 8003e48:	f003 0310 	and.w	r3, r3, #16
 8003e4c:	2b10      	cmp	r3, #16
 8003e4e:	d101      	bne.n	8003e54 <HAL_HCD_IRQHandler+0x158>
 8003e50:	2301      	movs	r3, #1
 8003e52:	e000      	b.n	8003e56 <HAL_HCD_IRQHandler+0x15a>
 8003e54:	2300      	movs	r3, #0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d012      	beq.n	8003e80 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	699a      	ldr	r2, [r3, #24]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f022 0210 	bic.w	r2, r2, #16
 8003e68:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f001 f906 	bl	800507c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	699a      	ldr	r2, [r3, #24]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f042 0210 	orr.w	r2, r2, #16
 8003e7e:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4618      	mov	r0, r3
 8003e86:	f004 fa53 	bl	8008330 <USB_ReadInterrupts>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e90:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e94:	d13a      	bne.n	8003f0c <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f004 fe66 	bl	8008b6c <USB_HC_ReadInterrupt>
 8003ea0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	617b      	str	r3, [r7, #20]
 8003ea6:	e025      	b.n	8003ef4 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	f003 030f 	and.w	r3, r3, #15
 8003eae:	68ba      	ldr	r2, [r7, #8]
 8003eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8003eb4:	f003 0301 	and.w	r3, r3, #1
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d018      	beq.n	8003eee <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	015a      	lsls	r2, r3, #5
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	4413      	add	r3, r2
 8003ec4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ece:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ed2:	d106      	bne.n	8003ee2 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	4619      	mov	r1, r3
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f000 f8ab 	bl	8004036 <HCD_HC_IN_IRQHandler>
 8003ee0:	e005      	b.n	8003eee <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	f000 fcc6 	bl	800487a <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	617b      	str	r3, [r7, #20]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	697a      	ldr	r2, [r7, #20]
 8003efa:	429a      	cmp	r2, r3
 8003efc:	d3d4      	bcc.n	8003ea8 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003f06:	615a      	str	r2, [r3, #20]
 8003f08:	e000      	b.n	8003f0c <HAL_HCD_IRQHandler+0x210>
      return;
 8003f0a:	bf00      	nop
    }
  }
}
 8003f0c:	3718      	adds	r7, #24
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b082      	sub	sp, #8
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d101      	bne.n	8003f28 <HAL_HCD_Start+0x16>
 8003f24:	2302      	movs	r3, #2
 8003f26:	e013      	b.n	8003f50 <HAL_HCD_Start+0x3e>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2101      	movs	r1, #1
 8003f36:	4618      	mov	r0, r3
 8003f38:	f004 fb66 	bl	8008608 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4618      	mov	r0, r3
 8003f42:	f004 f8ac 	bl	800809e <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003f4e:	2300      	movs	r3, #0
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	3708      	adds	r7, #8
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}

08003f58 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d101      	bne.n	8003f6e <HAL_HCD_Stop+0x16>
 8003f6a:	2302      	movs	r3, #2
 8003f6c:	e00d      	b.n	8003f8a <HAL_HCD_Stop+0x32>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2201      	movs	r2, #1
 8003f72:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f004 ff60 	bl	8008e40 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3708      	adds	r7, #8
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b082      	sub	sp, #8
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f004 fb08 	bl	80085b4 <USB_ResetPort>
 8003fa4:	4603      	mov	r3, r0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3708      	adds	r7, #8
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}

08003fae <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003fae:	b480      	push	{r7}
 8003fb0:	b083      	sub	sp, #12
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	6078      	str	r0, [r7, #4]
 8003fb6:	460b      	mov	r3, r1
 8003fb8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003fba:	78fb      	ldrb	r3, [r7, #3]
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	212c      	movs	r1, #44	; 0x2c
 8003fc0:	fb01 f303 	mul.w	r3, r1, r3
 8003fc4:	4413      	add	r3, r2
 8003fc6:	3360      	adds	r3, #96	; 0x60
 8003fc8:	781b      	ldrb	r3, [r3, #0]
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	370c      	adds	r7, #12
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr

08003fd6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003fd6:	b480      	push	{r7}
 8003fd8:	b083      	sub	sp, #12
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
 8003fde:	460b      	mov	r3, r1
 8003fe0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003fe2:	78fb      	ldrb	r3, [r7, #3]
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	212c      	movs	r1, #44	; 0x2c
 8003fe8:	fb01 f303 	mul.w	r3, r1, r3
 8003fec:	4413      	add	r3, r2
 8003fee:	3350      	adds	r3, #80	; 0x50
 8003ff0:	681b      	ldr	r3, [r3, #0]
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	370c      	adds	r7, #12
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr

08003ffe <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003ffe:	b580      	push	{r7, lr}
 8004000:	b082      	sub	sp, #8
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4618      	mov	r0, r3
 800400c:	f004 fb4c 	bl	80086a8 <USB_GetCurrentFrame>
 8004010:	4603      	mov	r3, r0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3708      	adds	r7, #8
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}

0800401a <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800401a:	b580      	push	{r7, lr}
 800401c:	b082      	sub	sp, #8
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4618      	mov	r0, r3
 8004028:	f004 fb27 	bl	800867a <USB_GetHostSpeed>
 800402c:	4603      	mov	r3, r0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3708      	adds	r7, #8
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004036:	b580      	push	{r7, lr}
 8004038:	b086      	sub	sp, #24
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
 800403e:	460b      	mov	r3, r1
 8004040:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800404c:	78fb      	ldrb	r3, [r7, #3]
 800404e:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	015a      	lsls	r2, r3, #5
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	4413      	add	r3, r2
 8004058:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f003 0304 	and.w	r3, r3, #4
 8004062:	2b04      	cmp	r3, #4
 8004064:	d119      	bne.n	800409a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	015a      	lsls	r2, r3, #5
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	4413      	add	r3, r2
 800406e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004072:	461a      	mov	r2, r3
 8004074:	2304      	movs	r3, #4
 8004076:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	015a      	lsls	r2, r3, #5
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	4413      	add	r3, r2
 8004080:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	0151      	lsls	r1, r2, #5
 800408a:	693a      	ldr	r2, [r7, #16]
 800408c:	440a      	add	r2, r1
 800408e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004092:	f043 0302 	orr.w	r3, r3, #2
 8004096:	60d3      	str	r3, [r2, #12]
 8004098:	e101      	b.n	800429e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	015a      	lsls	r2, r3, #5
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	4413      	add	r3, r2
 80040a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040b0:	d12b      	bne.n	800410a <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	015a      	lsls	r2, r3, #5
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	4413      	add	r3, r2
 80040ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040be:	461a      	mov	r2, r3
 80040c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040c4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	212c      	movs	r1, #44	; 0x2c
 80040cc:	fb01 f303 	mul.w	r3, r1, r3
 80040d0:	4413      	add	r3, r2
 80040d2:	3361      	adds	r3, #97	; 0x61
 80040d4:	2207      	movs	r2, #7
 80040d6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	015a      	lsls	r2, r3, #5
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	4413      	add	r3, r2
 80040e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040e4:	68db      	ldr	r3, [r3, #12]
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	0151      	lsls	r1, r2, #5
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	440a      	add	r2, r1
 80040ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80040f2:	f043 0302 	orr.w	r3, r3, #2
 80040f6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68fa      	ldr	r2, [r7, #12]
 80040fe:	b2d2      	uxtb	r2, r2
 8004100:	4611      	mov	r1, r2
 8004102:	4618      	mov	r0, r3
 8004104:	f004 fd43 	bl	8008b8e <USB_HC_Halt>
 8004108:	e0c9      	b.n	800429e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	015a      	lsls	r2, r3, #5
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	4413      	add	r3, r2
 8004112:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	f003 0320 	and.w	r3, r3, #32
 800411c:	2b20      	cmp	r3, #32
 800411e:	d109      	bne.n	8004134 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	015a      	lsls	r2, r3, #5
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	4413      	add	r3, r2
 8004128:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800412c:	461a      	mov	r2, r3
 800412e:	2320      	movs	r3, #32
 8004130:	6093      	str	r3, [r2, #8]
 8004132:	e0b4      	b.n	800429e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	015a      	lsls	r2, r3, #5
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	4413      	add	r3, r2
 800413c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f003 0308 	and.w	r3, r3, #8
 8004146:	2b08      	cmp	r3, #8
 8004148:	d133      	bne.n	80041b2 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	015a      	lsls	r2, r3, #5
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	4413      	add	r3, r2
 8004152:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	68fa      	ldr	r2, [r7, #12]
 800415a:	0151      	lsls	r1, r2, #5
 800415c:	693a      	ldr	r2, [r7, #16]
 800415e:	440a      	add	r2, r1
 8004160:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004164:	f043 0302 	orr.w	r3, r3, #2
 8004168:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	212c      	movs	r1, #44	; 0x2c
 8004170:	fb01 f303 	mul.w	r3, r1, r3
 8004174:	4413      	add	r3, r2
 8004176:	3361      	adds	r3, #97	; 0x61
 8004178:	2205      	movs	r2, #5
 800417a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	015a      	lsls	r2, r3, #5
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	4413      	add	r3, r2
 8004184:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004188:	461a      	mov	r2, r3
 800418a:	2310      	movs	r3, #16
 800418c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	015a      	lsls	r2, r3, #5
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	4413      	add	r3, r2
 8004196:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800419a:	461a      	mov	r2, r3
 800419c:	2308      	movs	r3, #8
 800419e:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	68fa      	ldr	r2, [r7, #12]
 80041a6:	b2d2      	uxtb	r2, r2
 80041a8:	4611      	mov	r1, r2
 80041aa:	4618      	mov	r0, r3
 80041ac:	f004 fcef 	bl	8008b8e <USB_HC_Halt>
 80041b0:	e075      	b.n	800429e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	015a      	lsls	r2, r3, #5
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	4413      	add	r3, r2
 80041ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041c8:	d134      	bne.n	8004234 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	015a      	lsls	r2, r3, #5
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	4413      	add	r3, r2
 80041d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	68fa      	ldr	r2, [r7, #12]
 80041da:	0151      	lsls	r1, r2, #5
 80041dc:	693a      	ldr	r2, [r7, #16]
 80041de:	440a      	add	r2, r1
 80041e0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80041e4:	f043 0302 	orr.w	r3, r3, #2
 80041e8:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	212c      	movs	r1, #44	; 0x2c
 80041f0:	fb01 f303 	mul.w	r3, r1, r3
 80041f4:	4413      	add	r3, r2
 80041f6:	3361      	adds	r3, #97	; 0x61
 80041f8:	2208      	movs	r2, #8
 80041fa:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	015a      	lsls	r2, r3, #5
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	4413      	add	r3, r2
 8004204:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004208:	461a      	mov	r2, r3
 800420a:	2310      	movs	r3, #16
 800420c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	015a      	lsls	r2, r3, #5
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	4413      	add	r3, r2
 8004216:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800421a:	461a      	mov	r2, r3
 800421c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004220:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68fa      	ldr	r2, [r7, #12]
 8004228:	b2d2      	uxtb	r2, r2
 800422a:	4611      	mov	r1, r2
 800422c:	4618      	mov	r0, r3
 800422e:	f004 fcae 	bl	8008b8e <USB_HC_Halt>
 8004232:	e034      	b.n	800429e <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	015a      	lsls	r2, r3, #5
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	4413      	add	r3, r2
 800423c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004246:	2b80      	cmp	r3, #128	; 0x80
 8004248:	d129      	bne.n	800429e <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	015a      	lsls	r2, r3, #5
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	4413      	add	r3, r2
 8004252:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	68fa      	ldr	r2, [r7, #12]
 800425a:	0151      	lsls	r1, r2, #5
 800425c:	693a      	ldr	r2, [r7, #16]
 800425e:	440a      	add	r2, r1
 8004260:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004264:	f043 0302 	orr.w	r3, r3, #2
 8004268:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	212c      	movs	r1, #44	; 0x2c
 8004270:	fb01 f303 	mul.w	r3, r1, r3
 8004274:	4413      	add	r3, r2
 8004276:	3361      	adds	r3, #97	; 0x61
 8004278:	2206      	movs	r2, #6
 800427a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	b2d2      	uxtb	r2, r2
 8004284:	4611      	mov	r1, r2
 8004286:	4618      	mov	r0, r3
 8004288:	f004 fc81 	bl	8008b8e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	015a      	lsls	r2, r3, #5
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	4413      	add	r3, r2
 8004294:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004298:	461a      	mov	r2, r3
 800429a:	2380      	movs	r3, #128	; 0x80
 800429c:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	015a      	lsls	r2, r3, #5
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	4413      	add	r3, r2
 80042a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042b4:	d122      	bne.n	80042fc <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	015a      	lsls	r2, r3, #5
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	4413      	add	r3, r2
 80042be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	68fa      	ldr	r2, [r7, #12]
 80042c6:	0151      	lsls	r1, r2, #5
 80042c8:	693a      	ldr	r2, [r7, #16]
 80042ca:	440a      	add	r2, r1
 80042cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80042d0:	f043 0302 	orr.w	r3, r3, #2
 80042d4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68fa      	ldr	r2, [r7, #12]
 80042dc:	b2d2      	uxtb	r2, r2
 80042de:	4611      	mov	r1, r2
 80042e0:	4618      	mov	r0, r3
 80042e2:	f004 fc54 	bl	8008b8e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	015a      	lsls	r2, r3, #5
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	4413      	add	r3, r2
 80042ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042f2:	461a      	mov	r2, r3
 80042f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042f8:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80042fa:	e2ba      	b.n	8004872 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	015a      	lsls	r2, r3, #5
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	4413      	add	r3, r2
 8004304:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f003 0301 	and.w	r3, r3, #1
 800430e:	2b01      	cmp	r3, #1
 8004310:	f040 811b 	bne.w	800454a <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	691b      	ldr	r3, [r3, #16]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d019      	beq.n	8004350 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	212c      	movs	r1, #44	; 0x2c
 8004322:	fb01 f303 	mul.w	r3, r1, r3
 8004326:	4413      	add	r3, r2
 8004328:	3348      	adds	r3, #72	; 0x48
 800432a:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	0159      	lsls	r1, r3, #5
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	440b      	add	r3, r1
 8004334:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800433e:	1ad2      	subs	r2, r2, r3
 8004340:	6879      	ldr	r1, [r7, #4]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	202c      	movs	r0, #44	; 0x2c
 8004346:	fb00 f303 	mul.w	r3, r0, r3
 800434a:	440b      	add	r3, r1
 800434c:	3350      	adds	r3, #80	; 0x50
 800434e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	212c      	movs	r1, #44	; 0x2c
 8004356:	fb01 f303 	mul.w	r3, r1, r3
 800435a:	4413      	add	r3, r2
 800435c:	3361      	adds	r3, #97	; 0x61
 800435e:	2201      	movs	r2, #1
 8004360:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	212c      	movs	r1, #44	; 0x2c
 8004368:	fb01 f303 	mul.w	r3, r1, r3
 800436c:	4413      	add	r3, r2
 800436e:	335c      	adds	r3, #92	; 0x5c
 8004370:	2200      	movs	r2, #0
 8004372:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	015a      	lsls	r2, r3, #5
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	4413      	add	r3, r2
 800437c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004380:	461a      	mov	r2, r3
 8004382:	2301      	movs	r3, #1
 8004384:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	212c      	movs	r1, #44	; 0x2c
 800438c:	fb01 f303 	mul.w	r3, r1, r3
 8004390:	4413      	add	r3, r2
 8004392:	333f      	adds	r3, #63	; 0x3f
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d009      	beq.n	80043ae <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	212c      	movs	r1, #44	; 0x2c
 80043a0:	fb01 f303 	mul.w	r3, r1, r3
 80043a4:	4413      	add	r3, r2
 80043a6:	333f      	adds	r3, #63	; 0x3f
 80043a8:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d121      	bne.n	80043f2 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	015a      	lsls	r2, r3, #5
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	4413      	add	r3, r2
 80043b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	68fa      	ldr	r2, [r7, #12]
 80043be:	0151      	lsls	r1, r2, #5
 80043c0:	693a      	ldr	r2, [r7, #16]
 80043c2:	440a      	add	r2, r1
 80043c4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80043c8:	f043 0302 	orr.w	r3, r3, #2
 80043cc:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	68fa      	ldr	r2, [r7, #12]
 80043d4:	b2d2      	uxtb	r2, r2
 80043d6:	4611      	mov	r1, r2
 80043d8:	4618      	mov	r0, r3
 80043da:	f004 fbd8 	bl	8008b8e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	015a      	lsls	r2, r3, #5
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	4413      	add	r3, r2
 80043e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043ea:	461a      	mov	r2, r3
 80043ec:	2310      	movs	r3, #16
 80043ee:	6093      	str	r3, [r2, #8]
 80043f0:	e066      	b.n	80044c0 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	212c      	movs	r1, #44	; 0x2c
 80043f8:	fb01 f303 	mul.w	r3, r1, r3
 80043fc:	4413      	add	r3, r2
 80043fe:	333f      	adds	r3, #63	; 0x3f
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	2b03      	cmp	r3, #3
 8004404:	d127      	bne.n	8004456 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	015a      	lsls	r2, r3, #5
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	4413      	add	r3, r2
 800440e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68fa      	ldr	r2, [r7, #12]
 8004416:	0151      	lsls	r1, r2, #5
 8004418:	693a      	ldr	r2, [r7, #16]
 800441a:	440a      	add	r2, r1
 800441c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004420:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004424:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	212c      	movs	r1, #44	; 0x2c
 800442c:	fb01 f303 	mul.w	r3, r1, r3
 8004430:	4413      	add	r3, r2
 8004432:	3360      	adds	r3, #96	; 0x60
 8004434:	2201      	movs	r2, #1
 8004436:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	b2d9      	uxtb	r1, r3
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	202c      	movs	r0, #44	; 0x2c
 8004442:	fb00 f303 	mul.w	r3, r0, r3
 8004446:	4413      	add	r3, r2
 8004448:	3360      	adds	r3, #96	; 0x60
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	461a      	mov	r2, r3
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f007 fec8 	bl	800c1e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004454:	e034      	b.n	80044c0 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	212c      	movs	r1, #44	; 0x2c
 800445c:	fb01 f303 	mul.w	r3, r1, r3
 8004460:	4413      	add	r3, r2
 8004462:	333f      	adds	r3, #63	; 0x3f
 8004464:	781b      	ldrb	r3, [r3, #0]
 8004466:	2b01      	cmp	r3, #1
 8004468:	d12a      	bne.n	80044c0 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	212c      	movs	r1, #44	; 0x2c
 8004470:	fb01 f303 	mul.w	r3, r1, r3
 8004474:	4413      	add	r3, r2
 8004476:	3360      	adds	r3, #96	; 0x60
 8004478:	2201      	movs	r2, #1
 800447a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	212c      	movs	r1, #44	; 0x2c
 8004482:	fb01 f303 	mul.w	r3, r1, r3
 8004486:	4413      	add	r3, r2
 8004488:	3354      	adds	r3, #84	; 0x54
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	f083 0301 	eor.w	r3, r3, #1
 8004490:	b2d8      	uxtb	r0, r3
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	212c      	movs	r1, #44	; 0x2c
 8004498:	fb01 f303 	mul.w	r3, r1, r3
 800449c:	4413      	add	r3, r2
 800449e:	3354      	adds	r3, #84	; 0x54
 80044a0:	4602      	mov	r2, r0
 80044a2:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	b2d9      	uxtb	r1, r3
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	202c      	movs	r0, #44	; 0x2c
 80044ae:	fb00 f303 	mul.w	r3, r0, r3
 80044b2:	4413      	add	r3, r2
 80044b4:	3360      	adds	r3, #96	; 0x60
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	461a      	mov	r2, r3
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f007 fe92 	bl	800c1e4 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	691b      	ldr	r3, [r3, #16]
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d12b      	bne.n	8004520 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	212c      	movs	r1, #44	; 0x2c
 80044ce:	fb01 f303 	mul.w	r3, r1, r3
 80044d2:	4413      	add	r3, r2
 80044d4:	3348      	adds	r3, #72	; 0x48
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	6879      	ldr	r1, [r7, #4]
 80044da:	68fa      	ldr	r2, [r7, #12]
 80044dc:	202c      	movs	r0, #44	; 0x2c
 80044de:	fb00 f202 	mul.w	r2, r0, r2
 80044e2:	440a      	add	r2, r1
 80044e4:	3240      	adds	r2, #64	; 0x40
 80044e6:	8812      	ldrh	r2, [r2, #0]
 80044e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80044ec:	f003 0301 	and.w	r3, r3, #1
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	f000 81be 	beq.w	8004872 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	212c      	movs	r1, #44	; 0x2c
 80044fc:	fb01 f303 	mul.w	r3, r1, r3
 8004500:	4413      	add	r3, r2
 8004502:	3354      	adds	r3, #84	; 0x54
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	f083 0301 	eor.w	r3, r3, #1
 800450a:	b2d8      	uxtb	r0, r3
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	212c      	movs	r1, #44	; 0x2c
 8004512:	fb01 f303 	mul.w	r3, r1, r3
 8004516:	4413      	add	r3, r2
 8004518:	3354      	adds	r3, #84	; 0x54
 800451a:	4602      	mov	r2, r0
 800451c:	701a      	strb	r2, [r3, #0]
}
 800451e:	e1a8      	b.n	8004872 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8004520:	687a      	ldr	r2, [r7, #4]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	212c      	movs	r1, #44	; 0x2c
 8004526:	fb01 f303 	mul.w	r3, r1, r3
 800452a:	4413      	add	r3, r2
 800452c:	3354      	adds	r3, #84	; 0x54
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	f083 0301 	eor.w	r3, r3, #1
 8004534:	b2d8      	uxtb	r0, r3
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	212c      	movs	r1, #44	; 0x2c
 800453c:	fb01 f303 	mul.w	r3, r1, r3
 8004540:	4413      	add	r3, r2
 8004542:	3354      	adds	r3, #84	; 0x54
 8004544:	4602      	mov	r2, r0
 8004546:	701a      	strb	r2, [r3, #0]
}
 8004548:	e193      	b.n	8004872 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	015a      	lsls	r2, r3, #5
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	4413      	add	r3, r2
 8004552:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	f003 0302 	and.w	r3, r3, #2
 800455c:	2b02      	cmp	r3, #2
 800455e:	f040 8106 	bne.w	800476e <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	015a      	lsls	r2, r3, #5
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	4413      	add	r3, r2
 800456a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	68fa      	ldr	r2, [r7, #12]
 8004572:	0151      	lsls	r1, r2, #5
 8004574:	693a      	ldr	r2, [r7, #16]
 8004576:	440a      	add	r2, r1
 8004578:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800457c:	f023 0302 	bic.w	r3, r3, #2
 8004580:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004582:	687a      	ldr	r2, [r7, #4]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	212c      	movs	r1, #44	; 0x2c
 8004588:	fb01 f303 	mul.w	r3, r1, r3
 800458c:	4413      	add	r3, r2
 800458e:	3361      	adds	r3, #97	; 0x61
 8004590:	781b      	ldrb	r3, [r3, #0]
 8004592:	2b01      	cmp	r3, #1
 8004594:	d109      	bne.n	80045aa <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	212c      	movs	r1, #44	; 0x2c
 800459c:	fb01 f303 	mul.w	r3, r1, r3
 80045a0:	4413      	add	r3, r2
 80045a2:	3360      	adds	r3, #96	; 0x60
 80045a4:	2201      	movs	r2, #1
 80045a6:	701a      	strb	r2, [r3, #0]
 80045a8:	e0c9      	b.n	800473e <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	212c      	movs	r1, #44	; 0x2c
 80045b0:	fb01 f303 	mul.w	r3, r1, r3
 80045b4:	4413      	add	r3, r2
 80045b6:	3361      	adds	r3, #97	; 0x61
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	2b05      	cmp	r3, #5
 80045bc:	d109      	bne.n	80045d2 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	212c      	movs	r1, #44	; 0x2c
 80045c4:	fb01 f303 	mul.w	r3, r1, r3
 80045c8:	4413      	add	r3, r2
 80045ca:	3360      	adds	r3, #96	; 0x60
 80045cc:	2205      	movs	r2, #5
 80045ce:	701a      	strb	r2, [r3, #0]
 80045d0:	e0b5      	b.n	800473e <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	212c      	movs	r1, #44	; 0x2c
 80045d8:	fb01 f303 	mul.w	r3, r1, r3
 80045dc:	4413      	add	r3, r2
 80045de:	3361      	adds	r3, #97	; 0x61
 80045e0:	781b      	ldrb	r3, [r3, #0]
 80045e2:	2b06      	cmp	r3, #6
 80045e4:	d009      	beq.n	80045fa <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	212c      	movs	r1, #44	; 0x2c
 80045ec:	fb01 f303 	mul.w	r3, r1, r3
 80045f0:	4413      	add	r3, r2
 80045f2:	3361      	adds	r3, #97	; 0x61
 80045f4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80045f6:	2b08      	cmp	r3, #8
 80045f8:	d150      	bne.n	800469c <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	212c      	movs	r1, #44	; 0x2c
 8004600:	fb01 f303 	mul.w	r3, r1, r3
 8004604:	4413      	add	r3, r2
 8004606:	335c      	adds	r3, #92	; 0x5c
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	1c5a      	adds	r2, r3, #1
 800460c:	6879      	ldr	r1, [r7, #4]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	202c      	movs	r0, #44	; 0x2c
 8004612:	fb00 f303 	mul.w	r3, r0, r3
 8004616:	440b      	add	r3, r1
 8004618:	335c      	adds	r3, #92	; 0x5c
 800461a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	212c      	movs	r1, #44	; 0x2c
 8004622:	fb01 f303 	mul.w	r3, r1, r3
 8004626:	4413      	add	r3, r2
 8004628:	335c      	adds	r3, #92	; 0x5c
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2b02      	cmp	r3, #2
 800462e:	d912      	bls.n	8004656 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	212c      	movs	r1, #44	; 0x2c
 8004636:	fb01 f303 	mul.w	r3, r1, r3
 800463a:	4413      	add	r3, r2
 800463c:	335c      	adds	r3, #92	; 0x5c
 800463e:	2200      	movs	r2, #0
 8004640:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	212c      	movs	r1, #44	; 0x2c
 8004648:	fb01 f303 	mul.w	r3, r1, r3
 800464c:	4413      	add	r3, r2
 800464e:	3360      	adds	r3, #96	; 0x60
 8004650:	2204      	movs	r2, #4
 8004652:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004654:	e073      	b.n	800473e <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	212c      	movs	r1, #44	; 0x2c
 800465c:	fb01 f303 	mul.w	r3, r1, r3
 8004660:	4413      	add	r3, r2
 8004662:	3360      	adds	r3, #96	; 0x60
 8004664:	2202      	movs	r2, #2
 8004666:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	015a      	lsls	r2, r3, #5
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	4413      	add	r3, r2
 8004670:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800467e:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004686:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	015a      	lsls	r2, r3, #5
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	4413      	add	r3, r2
 8004690:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004694:	461a      	mov	r2, r3
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800469a:	e050      	b.n	800473e <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	212c      	movs	r1, #44	; 0x2c
 80046a2:	fb01 f303 	mul.w	r3, r1, r3
 80046a6:	4413      	add	r3, r2
 80046a8:	3361      	adds	r3, #97	; 0x61
 80046aa:	781b      	ldrb	r3, [r3, #0]
 80046ac:	2b03      	cmp	r3, #3
 80046ae:	d122      	bne.n	80046f6 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80046b0:	687a      	ldr	r2, [r7, #4]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	212c      	movs	r1, #44	; 0x2c
 80046b6:	fb01 f303 	mul.w	r3, r1, r3
 80046ba:	4413      	add	r3, r2
 80046bc:	3360      	adds	r3, #96	; 0x60
 80046be:	2202      	movs	r2, #2
 80046c0:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	015a      	lsls	r2, r3, #5
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	4413      	add	r3, r2
 80046ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80046d8:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80046e0:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	015a      	lsls	r2, r3, #5
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	4413      	add	r3, r2
 80046ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046ee:	461a      	mov	r2, r3
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	6013      	str	r3, [r2, #0]
 80046f4:	e023      	b.n	800473e <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	212c      	movs	r1, #44	; 0x2c
 80046fc:	fb01 f303 	mul.w	r3, r1, r3
 8004700:	4413      	add	r3, r2
 8004702:	3361      	adds	r3, #97	; 0x61
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	2b07      	cmp	r3, #7
 8004708:	d119      	bne.n	800473e <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	212c      	movs	r1, #44	; 0x2c
 8004710:	fb01 f303 	mul.w	r3, r1, r3
 8004714:	4413      	add	r3, r2
 8004716:	335c      	adds	r3, #92	; 0x5c
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	1c5a      	adds	r2, r3, #1
 800471c:	6879      	ldr	r1, [r7, #4]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	202c      	movs	r0, #44	; 0x2c
 8004722:	fb00 f303 	mul.w	r3, r0, r3
 8004726:	440b      	add	r3, r1
 8004728:	335c      	adds	r3, #92	; 0x5c
 800472a:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	212c      	movs	r1, #44	; 0x2c
 8004732:	fb01 f303 	mul.w	r3, r1, r3
 8004736:	4413      	add	r3, r2
 8004738:	3360      	adds	r3, #96	; 0x60
 800473a:	2204      	movs	r2, #4
 800473c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	015a      	lsls	r2, r3, #5
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	4413      	add	r3, r2
 8004746:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800474a:	461a      	mov	r2, r3
 800474c:	2302      	movs	r3, #2
 800474e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	b2d9      	uxtb	r1, r3
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	202c      	movs	r0, #44	; 0x2c
 800475a:	fb00 f303 	mul.w	r3, r0, r3
 800475e:	4413      	add	r3, r2
 8004760:	3360      	adds	r3, #96	; 0x60
 8004762:	781b      	ldrb	r3, [r3, #0]
 8004764:	461a      	mov	r2, r3
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f007 fd3c 	bl	800c1e4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800476c:	e081      	b.n	8004872 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	015a      	lsls	r2, r3, #5
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	4413      	add	r3, r2
 8004776:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f003 0310 	and.w	r3, r3, #16
 8004780:	2b10      	cmp	r3, #16
 8004782:	d176      	bne.n	8004872 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	212c      	movs	r1, #44	; 0x2c
 800478a:	fb01 f303 	mul.w	r3, r1, r3
 800478e:	4413      	add	r3, r2
 8004790:	333f      	adds	r3, #63	; 0x3f
 8004792:	781b      	ldrb	r3, [r3, #0]
 8004794:	2b03      	cmp	r3, #3
 8004796:	d121      	bne.n	80047dc <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004798:	687a      	ldr	r2, [r7, #4]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	212c      	movs	r1, #44	; 0x2c
 800479e:	fb01 f303 	mul.w	r3, r1, r3
 80047a2:	4413      	add	r3, r2
 80047a4:	335c      	adds	r3, #92	; 0x5c
 80047a6:	2200      	movs	r2, #0
 80047a8:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	015a      	lsls	r2, r3, #5
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	4413      	add	r3, r2
 80047b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	68fa      	ldr	r2, [r7, #12]
 80047ba:	0151      	lsls	r1, r2, #5
 80047bc:	693a      	ldr	r2, [r7, #16]
 80047be:	440a      	add	r2, r1
 80047c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80047c4:	f043 0302 	orr.w	r3, r3, #2
 80047c8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	68fa      	ldr	r2, [r7, #12]
 80047d0:	b2d2      	uxtb	r2, r2
 80047d2:	4611      	mov	r1, r2
 80047d4:	4618      	mov	r0, r3
 80047d6:	f004 f9da 	bl	8008b8e <USB_HC_Halt>
 80047da:	e041      	b.n	8004860 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	212c      	movs	r1, #44	; 0x2c
 80047e2:	fb01 f303 	mul.w	r3, r1, r3
 80047e6:	4413      	add	r3, r2
 80047e8:	333f      	adds	r3, #63	; 0x3f
 80047ea:	781b      	ldrb	r3, [r3, #0]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d009      	beq.n	8004804 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	212c      	movs	r1, #44	; 0x2c
 80047f6:	fb01 f303 	mul.w	r3, r1, r3
 80047fa:	4413      	add	r3, r2
 80047fc:	333f      	adds	r3, #63	; 0x3f
 80047fe:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004800:	2b02      	cmp	r3, #2
 8004802:	d12d      	bne.n	8004860 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	212c      	movs	r1, #44	; 0x2c
 800480a:	fb01 f303 	mul.w	r3, r1, r3
 800480e:	4413      	add	r3, r2
 8004810:	335c      	adds	r3, #92	; 0x5c
 8004812:	2200      	movs	r2, #0
 8004814:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	691b      	ldr	r3, [r3, #16]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d120      	bne.n	8004860 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	212c      	movs	r1, #44	; 0x2c
 8004824:	fb01 f303 	mul.w	r3, r1, r3
 8004828:	4413      	add	r3, r2
 800482a:	3361      	adds	r3, #97	; 0x61
 800482c:	2203      	movs	r2, #3
 800482e:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	015a      	lsls	r2, r3, #5
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	4413      	add	r3, r2
 8004838:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	68fa      	ldr	r2, [r7, #12]
 8004840:	0151      	lsls	r1, r2, #5
 8004842:	693a      	ldr	r2, [r7, #16]
 8004844:	440a      	add	r2, r1
 8004846:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800484a:	f043 0302 	orr.w	r3, r3, #2
 800484e:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	68fa      	ldr	r2, [r7, #12]
 8004856:	b2d2      	uxtb	r2, r2
 8004858:	4611      	mov	r1, r2
 800485a:	4618      	mov	r0, r3
 800485c:	f004 f997 	bl	8008b8e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	015a      	lsls	r2, r3, #5
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	4413      	add	r3, r2
 8004868:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800486c:	461a      	mov	r2, r3
 800486e:	2310      	movs	r3, #16
 8004870:	6093      	str	r3, [r2, #8]
}
 8004872:	bf00      	nop
 8004874:	3718      	adds	r7, #24
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800487a:	b580      	push	{r7, lr}
 800487c:	b088      	sub	sp, #32
 800487e:	af00      	add	r7, sp, #0
 8004880:	6078      	str	r0, [r7, #4]
 8004882:	460b      	mov	r3, r1
 8004884:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8004890:	78fb      	ldrb	r3, [r7, #3]
 8004892:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	015a      	lsls	r2, r3, #5
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	4413      	add	r3, r2
 800489c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f003 0304 	and.w	r3, r3, #4
 80048a6:	2b04      	cmp	r3, #4
 80048a8:	d119      	bne.n	80048de <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	015a      	lsls	r2, r3, #5
 80048ae:	69bb      	ldr	r3, [r7, #24]
 80048b0:	4413      	add	r3, r2
 80048b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048b6:	461a      	mov	r2, r3
 80048b8:	2304      	movs	r3, #4
 80048ba:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	015a      	lsls	r2, r3, #5
 80048c0:	69bb      	ldr	r3, [r7, #24]
 80048c2:	4413      	add	r3, r2
 80048c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048c8:	68db      	ldr	r3, [r3, #12]
 80048ca:	697a      	ldr	r2, [r7, #20]
 80048cc:	0151      	lsls	r1, r2, #5
 80048ce:	69ba      	ldr	r2, [r7, #24]
 80048d0:	440a      	add	r2, r1
 80048d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80048d6:	f043 0302 	orr.w	r3, r3, #2
 80048da:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80048dc:	e3ca      	b.n	8005074 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	015a      	lsls	r2, r3, #5
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	4413      	add	r3, r2
 80048e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	f003 0320 	and.w	r3, r3, #32
 80048f0:	2b20      	cmp	r3, #32
 80048f2:	d13e      	bne.n	8004972 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	015a      	lsls	r2, r3, #5
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	4413      	add	r3, r2
 80048fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004900:	461a      	mov	r2, r3
 8004902:	2320      	movs	r3, #32
 8004904:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	212c      	movs	r1, #44	; 0x2c
 800490c:	fb01 f303 	mul.w	r3, r1, r3
 8004910:	4413      	add	r3, r2
 8004912:	333d      	adds	r3, #61	; 0x3d
 8004914:	781b      	ldrb	r3, [r3, #0]
 8004916:	2b01      	cmp	r3, #1
 8004918:	f040 83ac 	bne.w	8005074 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	212c      	movs	r1, #44	; 0x2c
 8004922:	fb01 f303 	mul.w	r3, r1, r3
 8004926:	4413      	add	r3, r2
 8004928:	333d      	adds	r3, #61	; 0x3d
 800492a:	2200      	movs	r2, #0
 800492c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	212c      	movs	r1, #44	; 0x2c
 8004934:	fb01 f303 	mul.w	r3, r1, r3
 8004938:	4413      	add	r3, r2
 800493a:	3360      	adds	r3, #96	; 0x60
 800493c:	2202      	movs	r2, #2
 800493e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	015a      	lsls	r2, r3, #5
 8004944:	69bb      	ldr	r3, [r7, #24]
 8004946:	4413      	add	r3, r2
 8004948:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	697a      	ldr	r2, [r7, #20]
 8004950:	0151      	lsls	r1, r2, #5
 8004952:	69ba      	ldr	r2, [r7, #24]
 8004954:	440a      	add	r2, r1
 8004956:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800495a:	f043 0302 	orr.w	r3, r3, #2
 800495e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	697a      	ldr	r2, [r7, #20]
 8004966:	b2d2      	uxtb	r2, r2
 8004968:	4611      	mov	r1, r2
 800496a:	4618      	mov	r0, r3
 800496c:	f004 f90f 	bl	8008b8e <USB_HC_Halt>
}
 8004970:	e380      	b.n	8005074 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	015a      	lsls	r2, r3, #5
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	4413      	add	r3, r2
 800497a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004984:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004988:	d122      	bne.n	80049d0 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	015a      	lsls	r2, r3, #5
 800498e:	69bb      	ldr	r3, [r7, #24]
 8004990:	4413      	add	r3, r2
 8004992:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	697a      	ldr	r2, [r7, #20]
 800499a:	0151      	lsls	r1, r2, #5
 800499c:	69ba      	ldr	r2, [r7, #24]
 800499e:	440a      	add	r2, r1
 80049a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80049a4:	f043 0302 	orr.w	r3, r3, #2
 80049a8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	697a      	ldr	r2, [r7, #20]
 80049b0:	b2d2      	uxtb	r2, r2
 80049b2:	4611      	mov	r1, r2
 80049b4:	4618      	mov	r0, r3
 80049b6:	f004 f8ea 	bl	8008b8e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	015a      	lsls	r2, r3, #5
 80049be:	69bb      	ldr	r3, [r7, #24]
 80049c0:	4413      	add	r3, r2
 80049c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049c6:	461a      	mov	r2, r3
 80049c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049cc:	6093      	str	r3, [r2, #8]
}
 80049ce:	e351      	b.n	8005074 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	015a      	lsls	r2, r3, #5
 80049d4:	69bb      	ldr	r3, [r7, #24]
 80049d6:	4413      	add	r3, r2
 80049d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d150      	bne.n	8004a88 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	212c      	movs	r1, #44	; 0x2c
 80049ec:	fb01 f303 	mul.w	r3, r1, r3
 80049f0:	4413      	add	r3, r2
 80049f2:	335c      	adds	r3, #92	; 0x5c
 80049f4:	2200      	movs	r2, #0
 80049f6:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	015a      	lsls	r2, r3, #5
 80049fc:	69bb      	ldr	r3, [r7, #24]
 80049fe:	4413      	add	r3, r2
 8004a00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a0a:	2b40      	cmp	r3, #64	; 0x40
 8004a0c:	d111      	bne.n	8004a32 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	212c      	movs	r1, #44	; 0x2c
 8004a14:	fb01 f303 	mul.w	r3, r1, r3
 8004a18:	4413      	add	r3, r2
 8004a1a:	333d      	adds	r3, #61	; 0x3d
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	015a      	lsls	r2, r3, #5
 8004a24:	69bb      	ldr	r3, [r7, #24]
 8004a26:	4413      	add	r3, r2
 8004a28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a2c:	461a      	mov	r2, r3
 8004a2e:	2340      	movs	r3, #64	; 0x40
 8004a30:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	015a      	lsls	r2, r3, #5
 8004a36:	69bb      	ldr	r3, [r7, #24]
 8004a38:	4413      	add	r3, r2
 8004a3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	697a      	ldr	r2, [r7, #20]
 8004a42:	0151      	lsls	r1, r2, #5
 8004a44:	69ba      	ldr	r2, [r7, #24]
 8004a46:	440a      	add	r2, r1
 8004a48:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004a4c:	f043 0302 	orr.w	r3, r3, #2
 8004a50:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	697a      	ldr	r2, [r7, #20]
 8004a58:	b2d2      	uxtb	r2, r2
 8004a5a:	4611      	mov	r1, r2
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f004 f896 	bl	8008b8e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	015a      	lsls	r2, r3, #5
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	4413      	add	r3, r2
 8004a6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a6e:	461a      	mov	r2, r3
 8004a70:	2301      	movs	r3, #1
 8004a72:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	212c      	movs	r1, #44	; 0x2c
 8004a7a:	fb01 f303 	mul.w	r3, r1, r3
 8004a7e:	4413      	add	r3, r2
 8004a80:	3361      	adds	r3, #97	; 0x61
 8004a82:	2201      	movs	r2, #1
 8004a84:	701a      	strb	r2, [r3, #0]
}
 8004a86:	e2f5      	b.n	8005074 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	015a      	lsls	r2, r3, #5
 8004a8c:	69bb      	ldr	r3, [r7, #24]
 8004a8e:	4413      	add	r3, r2
 8004a90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a9a:	2b40      	cmp	r3, #64	; 0x40
 8004a9c:	d13c      	bne.n	8004b18 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	212c      	movs	r1, #44	; 0x2c
 8004aa4:	fb01 f303 	mul.w	r3, r1, r3
 8004aa8:	4413      	add	r3, r2
 8004aaa:	3361      	adds	r3, #97	; 0x61
 8004aac:	2204      	movs	r2, #4
 8004aae:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8004ab0:	687a      	ldr	r2, [r7, #4]
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	212c      	movs	r1, #44	; 0x2c
 8004ab6:	fb01 f303 	mul.w	r3, r1, r3
 8004aba:	4413      	add	r3, r2
 8004abc:	333d      	adds	r3, #61	; 0x3d
 8004abe:	2201      	movs	r2, #1
 8004ac0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	212c      	movs	r1, #44	; 0x2c
 8004ac8:	fb01 f303 	mul.w	r3, r1, r3
 8004acc:	4413      	add	r3, r2
 8004ace:	335c      	adds	r3, #92	; 0x5c
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	015a      	lsls	r2, r3, #5
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	4413      	add	r3, r2
 8004adc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	0151      	lsls	r1, r2, #5
 8004ae6:	69ba      	ldr	r2, [r7, #24]
 8004ae8:	440a      	add	r2, r1
 8004aea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004aee:	f043 0302 	orr.w	r3, r3, #2
 8004af2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	697a      	ldr	r2, [r7, #20]
 8004afa:	b2d2      	uxtb	r2, r2
 8004afc:	4611      	mov	r1, r2
 8004afe:	4618      	mov	r0, r3
 8004b00:	f004 f845 	bl	8008b8e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	015a      	lsls	r2, r3, #5
 8004b08:	69bb      	ldr	r3, [r7, #24]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b10:	461a      	mov	r2, r3
 8004b12:	2340      	movs	r3, #64	; 0x40
 8004b14:	6093      	str	r3, [r2, #8]
}
 8004b16:	e2ad      	b.n	8005074 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	015a      	lsls	r2, r3, #5
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	4413      	add	r3, r2
 8004b20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	f003 0308 	and.w	r3, r3, #8
 8004b2a:	2b08      	cmp	r3, #8
 8004b2c:	d12a      	bne.n	8004b84 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	015a      	lsls	r2, r3, #5
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	4413      	add	r3, r2
 8004b36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b3a:	461a      	mov	r2, r3
 8004b3c:	2308      	movs	r3, #8
 8004b3e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	015a      	lsls	r2, r3, #5
 8004b44:	69bb      	ldr	r3, [r7, #24]
 8004b46:	4413      	add	r3, r2
 8004b48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	697a      	ldr	r2, [r7, #20]
 8004b50:	0151      	lsls	r1, r2, #5
 8004b52:	69ba      	ldr	r2, [r7, #24]
 8004b54:	440a      	add	r2, r1
 8004b56:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004b5a:	f043 0302 	orr.w	r3, r3, #2
 8004b5e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	697a      	ldr	r2, [r7, #20]
 8004b66:	b2d2      	uxtb	r2, r2
 8004b68:	4611      	mov	r1, r2
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f004 f80f 	bl	8008b8e <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8004b70:	687a      	ldr	r2, [r7, #4]
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	212c      	movs	r1, #44	; 0x2c
 8004b76:	fb01 f303 	mul.w	r3, r1, r3
 8004b7a:	4413      	add	r3, r2
 8004b7c:	3361      	adds	r3, #97	; 0x61
 8004b7e:	2205      	movs	r2, #5
 8004b80:	701a      	strb	r2, [r3, #0]
}
 8004b82:	e277      	b.n	8005074 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	015a      	lsls	r2, r3, #5
 8004b88:	69bb      	ldr	r3, [r7, #24]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	f003 0310 	and.w	r3, r3, #16
 8004b96:	2b10      	cmp	r3, #16
 8004b98:	d150      	bne.n	8004c3c <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	212c      	movs	r1, #44	; 0x2c
 8004ba0:	fb01 f303 	mul.w	r3, r1, r3
 8004ba4:	4413      	add	r3, r2
 8004ba6:	335c      	adds	r3, #92	; 0x5c
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	212c      	movs	r1, #44	; 0x2c
 8004bb2:	fb01 f303 	mul.w	r3, r1, r3
 8004bb6:	4413      	add	r3, r2
 8004bb8:	3361      	adds	r3, #97	; 0x61
 8004bba:	2203      	movs	r2, #3
 8004bbc:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	212c      	movs	r1, #44	; 0x2c
 8004bc4:	fb01 f303 	mul.w	r3, r1, r3
 8004bc8:	4413      	add	r3, r2
 8004bca:	333d      	adds	r3, #61	; 0x3d
 8004bcc:	781b      	ldrb	r3, [r3, #0]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d112      	bne.n	8004bf8 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	212c      	movs	r1, #44	; 0x2c
 8004bd8:	fb01 f303 	mul.w	r3, r1, r3
 8004bdc:	4413      	add	r3, r2
 8004bde:	333c      	adds	r3, #60	; 0x3c
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d108      	bne.n	8004bf8 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	212c      	movs	r1, #44	; 0x2c
 8004bec:	fb01 f303 	mul.w	r3, r1, r3
 8004bf0:	4413      	add	r3, r2
 8004bf2:	333d      	adds	r3, #61	; 0x3d
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	015a      	lsls	r2, r3, #5
 8004bfc:	69bb      	ldr	r3, [r7, #24]
 8004bfe:	4413      	add	r3, r2
 8004c00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c04:	68db      	ldr	r3, [r3, #12]
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	0151      	lsls	r1, r2, #5
 8004c0a:	69ba      	ldr	r2, [r7, #24]
 8004c0c:	440a      	add	r2, r1
 8004c0e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004c12:	f043 0302 	orr.w	r3, r3, #2
 8004c16:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	697a      	ldr	r2, [r7, #20]
 8004c1e:	b2d2      	uxtb	r2, r2
 8004c20:	4611      	mov	r1, r2
 8004c22:	4618      	mov	r0, r3
 8004c24:	f003 ffb3 	bl	8008b8e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	015a      	lsls	r2, r3, #5
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	4413      	add	r3, r2
 8004c30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c34:	461a      	mov	r2, r3
 8004c36:	2310      	movs	r3, #16
 8004c38:	6093      	str	r3, [r2, #8]
}
 8004c3a:	e21b      	b.n	8005074 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	015a      	lsls	r2, r3, #5
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	4413      	add	r3, r2
 8004c44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c4e:	2b80      	cmp	r3, #128	; 0x80
 8004c50:	d174      	bne.n	8004d3c <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d121      	bne.n	8004c9e <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	212c      	movs	r1, #44	; 0x2c
 8004c60:	fb01 f303 	mul.w	r3, r1, r3
 8004c64:	4413      	add	r3, r2
 8004c66:	3361      	adds	r3, #97	; 0x61
 8004c68:	2206      	movs	r2, #6
 8004c6a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	015a      	lsls	r2, r3, #5
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	4413      	add	r3, r2
 8004c74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	697a      	ldr	r2, [r7, #20]
 8004c7c:	0151      	lsls	r1, r2, #5
 8004c7e:	69ba      	ldr	r2, [r7, #24]
 8004c80:	440a      	add	r2, r1
 8004c82:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004c86:	f043 0302 	orr.w	r3, r3, #2
 8004c8a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	697a      	ldr	r2, [r7, #20]
 8004c92:	b2d2      	uxtb	r2, r2
 8004c94:	4611      	mov	r1, r2
 8004c96:	4618      	mov	r0, r3
 8004c98:	f003 ff79 	bl	8008b8e <USB_HC_Halt>
 8004c9c:	e044      	b.n	8004d28 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	212c      	movs	r1, #44	; 0x2c
 8004ca4:	fb01 f303 	mul.w	r3, r1, r3
 8004ca8:	4413      	add	r3, r2
 8004caa:	335c      	adds	r3, #92	; 0x5c
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	1c5a      	adds	r2, r3, #1
 8004cb0:	6879      	ldr	r1, [r7, #4]
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	202c      	movs	r0, #44	; 0x2c
 8004cb6:	fb00 f303 	mul.w	r3, r0, r3
 8004cba:	440b      	add	r3, r1
 8004cbc:	335c      	adds	r3, #92	; 0x5c
 8004cbe:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004cc0:	687a      	ldr	r2, [r7, #4]
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	212c      	movs	r1, #44	; 0x2c
 8004cc6:	fb01 f303 	mul.w	r3, r1, r3
 8004cca:	4413      	add	r3, r2
 8004ccc:	335c      	adds	r3, #92	; 0x5c
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2b02      	cmp	r3, #2
 8004cd2:	d920      	bls.n	8004d16 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	212c      	movs	r1, #44	; 0x2c
 8004cda:	fb01 f303 	mul.w	r3, r1, r3
 8004cde:	4413      	add	r3, r2
 8004ce0:	335c      	adds	r3, #92	; 0x5c
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	212c      	movs	r1, #44	; 0x2c
 8004cec:	fb01 f303 	mul.w	r3, r1, r3
 8004cf0:	4413      	add	r3, r2
 8004cf2:	3360      	adds	r3, #96	; 0x60
 8004cf4:	2204      	movs	r2, #4
 8004cf6:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	b2d9      	uxtb	r1, r3
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	202c      	movs	r0, #44	; 0x2c
 8004d02:	fb00 f303 	mul.w	r3, r0, r3
 8004d06:	4413      	add	r3, r2
 8004d08:	3360      	adds	r3, #96	; 0x60
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	461a      	mov	r2, r3
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f007 fa68 	bl	800c1e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004d14:	e008      	b.n	8004d28 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	212c      	movs	r1, #44	; 0x2c
 8004d1c:	fb01 f303 	mul.w	r3, r1, r3
 8004d20:	4413      	add	r3, r2
 8004d22:	3360      	adds	r3, #96	; 0x60
 8004d24:	2202      	movs	r2, #2
 8004d26:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	015a      	lsls	r2, r3, #5
 8004d2c:	69bb      	ldr	r3, [r7, #24]
 8004d2e:	4413      	add	r3, r2
 8004d30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d34:	461a      	mov	r2, r3
 8004d36:	2380      	movs	r3, #128	; 0x80
 8004d38:	6093      	str	r3, [r2, #8]
}
 8004d3a:	e19b      	b.n	8005074 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	015a      	lsls	r2, r3, #5
 8004d40:	69bb      	ldr	r3, [r7, #24]
 8004d42:	4413      	add	r3, r2
 8004d44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d52:	d134      	bne.n	8004dbe <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	015a      	lsls	r2, r3, #5
 8004d58:	69bb      	ldr	r3, [r7, #24]
 8004d5a:	4413      	add	r3, r2
 8004d5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	697a      	ldr	r2, [r7, #20]
 8004d64:	0151      	lsls	r1, r2, #5
 8004d66:	69ba      	ldr	r2, [r7, #24]
 8004d68:	440a      	add	r2, r1
 8004d6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d6e:	f043 0302 	orr.w	r3, r3, #2
 8004d72:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	697a      	ldr	r2, [r7, #20]
 8004d7a:	b2d2      	uxtb	r2, r2
 8004d7c:	4611      	mov	r1, r2
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f003 ff05 	bl	8008b8e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	015a      	lsls	r2, r3, #5
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	4413      	add	r3, r2
 8004d8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d90:	461a      	mov	r2, r3
 8004d92:	2310      	movs	r3, #16
 8004d94:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	015a      	lsls	r2, r3, #5
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	4413      	add	r3, r2
 8004d9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004da2:	461a      	mov	r2, r3
 8004da4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004da8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004daa:	687a      	ldr	r2, [r7, #4]
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	212c      	movs	r1, #44	; 0x2c
 8004db0:	fb01 f303 	mul.w	r3, r1, r3
 8004db4:	4413      	add	r3, r2
 8004db6:	3361      	adds	r3, #97	; 0x61
 8004db8:	2208      	movs	r2, #8
 8004dba:	701a      	strb	r2, [r3, #0]
}
 8004dbc:	e15a      	b.n	8005074 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	015a      	lsls	r2, r3, #5
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	4413      	add	r3, r2
 8004dc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	2b02      	cmp	r3, #2
 8004dd2:	f040 814f 	bne.w	8005074 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	015a      	lsls	r2, r3, #5
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	4413      	add	r3, r2
 8004dde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	697a      	ldr	r2, [r7, #20]
 8004de6:	0151      	lsls	r1, r2, #5
 8004de8:	69ba      	ldr	r2, [r7, #24]
 8004dea:	440a      	add	r2, r1
 8004dec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004df0:	f023 0302 	bic.w	r3, r3, #2
 8004df4:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	212c      	movs	r1, #44	; 0x2c
 8004dfc:	fb01 f303 	mul.w	r3, r1, r3
 8004e00:	4413      	add	r3, r2
 8004e02:	3361      	adds	r3, #97	; 0x61
 8004e04:	781b      	ldrb	r3, [r3, #0]
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d17d      	bne.n	8004f06 <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	212c      	movs	r1, #44	; 0x2c
 8004e10:	fb01 f303 	mul.w	r3, r1, r3
 8004e14:	4413      	add	r3, r2
 8004e16:	3360      	adds	r3, #96	; 0x60
 8004e18:	2201      	movs	r2, #1
 8004e1a:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	212c      	movs	r1, #44	; 0x2c
 8004e22:	fb01 f303 	mul.w	r3, r1, r3
 8004e26:	4413      	add	r3, r2
 8004e28:	333f      	adds	r3, #63	; 0x3f
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d00a      	beq.n	8004e46 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8004e30:	687a      	ldr	r2, [r7, #4]
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	212c      	movs	r1, #44	; 0x2c
 8004e36:	fb01 f303 	mul.w	r3, r1, r3
 8004e3a:	4413      	add	r3, r2
 8004e3c:	333f      	adds	r3, #63	; 0x3f
 8004e3e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004e40:	2b03      	cmp	r3, #3
 8004e42:	f040 8100 	bne.w	8005046 <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d113      	bne.n	8004e76 <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8004e4e:	687a      	ldr	r2, [r7, #4]
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	212c      	movs	r1, #44	; 0x2c
 8004e54:	fb01 f303 	mul.w	r3, r1, r3
 8004e58:	4413      	add	r3, r2
 8004e5a:	3355      	adds	r3, #85	; 0x55
 8004e5c:	781b      	ldrb	r3, [r3, #0]
 8004e5e:	f083 0301 	eor.w	r3, r3, #1
 8004e62:	b2d8      	uxtb	r0, r3
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	212c      	movs	r1, #44	; 0x2c
 8004e6a:	fb01 f303 	mul.w	r3, r1, r3
 8004e6e:	4413      	add	r3, r2
 8004e70:	3355      	adds	r3, #85	; 0x55
 8004e72:	4602      	mov	r2, r0
 8004e74:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	691b      	ldr	r3, [r3, #16]
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	f040 80e3 	bne.w	8005046 <HCD_HC_OUT_IRQHandler+0x7cc>
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	212c      	movs	r1, #44	; 0x2c
 8004e86:	fb01 f303 	mul.w	r3, r1, r3
 8004e8a:	4413      	add	r3, r2
 8004e8c:	334c      	adds	r3, #76	; 0x4c
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f000 80d8 	beq.w	8005046 <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	212c      	movs	r1, #44	; 0x2c
 8004e9c:	fb01 f303 	mul.w	r3, r1, r3
 8004ea0:	4413      	add	r3, r2
 8004ea2:	334c      	adds	r3, #76	; 0x4c
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	6879      	ldr	r1, [r7, #4]
 8004ea8:	697a      	ldr	r2, [r7, #20]
 8004eaa:	202c      	movs	r0, #44	; 0x2c
 8004eac:	fb00 f202 	mul.w	r2, r0, r2
 8004eb0:	440a      	add	r2, r1
 8004eb2:	3240      	adds	r2, #64	; 0x40
 8004eb4:	8812      	ldrh	r2, [r2, #0]
 8004eb6:	4413      	add	r3, r2
 8004eb8:	3b01      	subs	r3, #1
 8004eba:	6879      	ldr	r1, [r7, #4]
 8004ebc:	697a      	ldr	r2, [r7, #20]
 8004ebe:	202c      	movs	r0, #44	; 0x2c
 8004ec0:	fb00 f202 	mul.w	r2, r0, r2
 8004ec4:	440a      	add	r2, r1
 8004ec6:	3240      	adds	r2, #64	; 0x40
 8004ec8:	8812      	ldrh	r2, [r2, #0]
 8004eca:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ece:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f003 0301 	and.w	r3, r3, #1
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	f000 80b5 	beq.w	8005046 <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	212c      	movs	r1, #44	; 0x2c
 8004ee2:	fb01 f303 	mul.w	r3, r1, r3
 8004ee6:	4413      	add	r3, r2
 8004ee8:	3355      	adds	r3, #85	; 0x55
 8004eea:	781b      	ldrb	r3, [r3, #0]
 8004eec:	f083 0301 	eor.w	r3, r3, #1
 8004ef0:	b2d8      	uxtb	r0, r3
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	212c      	movs	r1, #44	; 0x2c
 8004ef8:	fb01 f303 	mul.w	r3, r1, r3
 8004efc:	4413      	add	r3, r2
 8004efe:	3355      	adds	r3, #85	; 0x55
 8004f00:	4602      	mov	r2, r0
 8004f02:	701a      	strb	r2, [r3, #0]
 8004f04:	e09f      	b.n	8005046 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	212c      	movs	r1, #44	; 0x2c
 8004f0c:	fb01 f303 	mul.w	r3, r1, r3
 8004f10:	4413      	add	r3, r2
 8004f12:	3361      	adds	r3, #97	; 0x61
 8004f14:	781b      	ldrb	r3, [r3, #0]
 8004f16:	2b03      	cmp	r3, #3
 8004f18:	d109      	bne.n	8004f2e <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	212c      	movs	r1, #44	; 0x2c
 8004f20:	fb01 f303 	mul.w	r3, r1, r3
 8004f24:	4413      	add	r3, r2
 8004f26:	3360      	adds	r3, #96	; 0x60
 8004f28:	2202      	movs	r2, #2
 8004f2a:	701a      	strb	r2, [r3, #0]
 8004f2c:	e08b      	b.n	8005046 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	212c      	movs	r1, #44	; 0x2c
 8004f34:	fb01 f303 	mul.w	r3, r1, r3
 8004f38:	4413      	add	r3, r2
 8004f3a:	3361      	adds	r3, #97	; 0x61
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	2b04      	cmp	r3, #4
 8004f40:	d109      	bne.n	8004f56 <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	212c      	movs	r1, #44	; 0x2c
 8004f48:	fb01 f303 	mul.w	r3, r1, r3
 8004f4c:	4413      	add	r3, r2
 8004f4e:	3360      	adds	r3, #96	; 0x60
 8004f50:	2202      	movs	r2, #2
 8004f52:	701a      	strb	r2, [r3, #0]
 8004f54:	e077      	b.n	8005046 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004f56:	687a      	ldr	r2, [r7, #4]
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	212c      	movs	r1, #44	; 0x2c
 8004f5c:	fb01 f303 	mul.w	r3, r1, r3
 8004f60:	4413      	add	r3, r2
 8004f62:	3361      	adds	r3, #97	; 0x61
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	2b05      	cmp	r3, #5
 8004f68:	d109      	bne.n	8004f7e <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004f6a:	687a      	ldr	r2, [r7, #4]
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	212c      	movs	r1, #44	; 0x2c
 8004f70:	fb01 f303 	mul.w	r3, r1, r3
 8004f74:	4413      	add	r3, r2
 8004f76:	3360      	adds	r3, #96	; 0x60
 8004f78:	2205      	movs	r2, #5
 8004f7a:	701a      	strb	r2, [r3, #0]
 8004f7c:	e063      	b.n	8005046 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	212c      	movs	r1, #44	; 0x2c
 8004f84:	fb01 f303 	mul.w	r3, r1, r3
 8004f88:	4413      	add	r3, r2
 8004f8a:	3361      	adds	r3, #97	; 0x61
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	2b06      	cmp	r3, #6
 8004f90:	d009      	beq.n	8004fa6 <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	212c      	movs	r1, #44	; 0x2c
 8004f98:	fb01 f303 	mul.w	r3, r1, r3
 8004f9c:	4413      	add	r3, r2
 8004f9e:	3361      	adds	r3, #97	; 0x61
 8004fa0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004fa2:	2b08      	cmp	r3, #8
 8004fa4:	d14f      	bne.n	8005046 <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	212c      	movs	r1, #44	; 0x2c
 8004fac:	fb01 f303 	mul.w	r3, r1, r3
 8004fb0:	4413      	add	r3, r2
 8004fb2:	335c      	adds	r3, #92	; 0x5c
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	1c5a      	adds	r2, r3, #1
 8004fb8:	6879      	ldr	r1, [r7, #4]
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	202c      	movs	r0, #44	; 0x2c
 8004fbe:	fb00 f303 	mul.w	r3, r0, r3
 8004fc2:	440b      	add	r3, r1
 8004fc4:	335c      	adds	r3, #92	; 0x5c
 8004fc6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	212c      	movs	r1, #44	; 0x2c
 8004fce:	fb01 f303 	mul.w	r3, r1, r3
 8004fd2:	4413      	add	r3, r2
 8004fd4:	335c      	adds	r3, #92	; 0x5c
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2b02      	cmp	r3, #2
 8004fda:	d912      	bls.n	8005002 <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	212c      	movs	r1, #44	; 0x2c
 8004fe2:	fb01 f303 	mul.w	r3, r1, r3
 8004fe6:	4413      	add	r3, r2
 8004fe8:	335c      	adds	r3, #92	; 0x5c
 8004fea:	2200      	movs	r2, #0
 8004fec:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	212c      	movs	r1, #44	; 0x2c
 8004ff4:	fb01 f303 	mul.w	r3, r1, r3
 8004ff8:	4413      	add	r3, r2
 8004ffa:	3360      	adds	r3, #96	; 0x60
 8004ffc:	2204      	movs	r2, #4
 8004ffe:	701a      	strb	r2, [r3, #0]
 8005000:	e021      	b.n	8005046 <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	212c      	movs	r1, #44	; 0x2c
 8005008:	fb01 f303 	mul.w	r3, r1, r3
 800500c:	4413      	add	r3, r2
 800500e:	3360      	adds	r3, #96	; 0x60
 8005010:	2202      	movs	r2, #2
 8005012:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	015a      	lsls	r2, r3, #5
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	4413      	add	r3, r2
 800501c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800502a:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005032:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	015a      	lsls	r2, r3, #5
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	4413      	add	r3, r2
 800503c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005040:	461a      	mov	r2, r3
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	015a      	lsls	r2, r3, #5
 800504a:	69bb      	ldr	r3, [r7, #24]
 800504c:	4413      	add	r3, r2
 800504e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005052:	461a      	mov	r2, r3
 8005054:	2302      	movs	r3, #2
 8005056:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	b2d9      	uxtb	r1, r3
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	202c      	movs	r0, #44	; 0x2c
 8005062:	fb00 f303 	mul.w	r3, r0, r3
 8005066:	4413      	add	r3, r2
 8005068:	3360      	adds	r3, #96	; 0x60
 800506a:	781b      	ldrb	r3, [r3, #0]
 800506c:	461a      	mov	r2, r3
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f007 f8b8 	bl	800c1e4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005074:	bf00      	nop
 8005076:	3720      	adds	r7, #32
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b08a      	sub	sp, #40	; 0x28
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800508a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800508c:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	6a1b      	ldr	r3, [r3, #32]
 8005094:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	f003 030f 	and.w	r3, r3, #15
 800509c:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800509e:	69fb      	ldr	r3, [r7, #28]
 80050a0:	0c5b      	lsrs	r3, r3, #17
 80050a2:	f003 030f 	and.w	r3, r3, #15
 80050a6:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	091b      	lsrs	r3, r3, #4
 80050ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80050b0:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	2b02      	cmp	r3, #2
 80050b6:	d004      	beq.n	80050c2 <HCD_RXQLVL_IRQHandler+0x46>
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	2b05      	cmp	r3, #5
 80050bc:	f000 80a9 	beq.w	8005212 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80050c0:	e0aa      	b.n	8005218 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	f000 80a6 	beq.w	8005216 <HCD_RXQLVL_IRQHandler+0x19a>
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	69bb      	ldr	r3, [r7, #24]
 80050ce:	212c      	movs	r1, #44	; 0x2c
 80050d0:	fb01 f303 	mul.w	r3, r1, r3
 80050d4:	4413      	add	r3, r2
 80050d6:	3344      	adds	r3, #68	; 0x44
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	f000 809b 	beq.w	8005216 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80050e0:	687a      	ldr	r2, [r7, #4]
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	212c      	movs	r1, #44	; 0x2c
 80050e6:	fb01 f303 	mul.w	r3, r1, r3
 80050ea:	4413      	add	r3, r2
 80050ec:	3350      	adds	r3, #80	; 0x50
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	441a      	add	r2, r3
 80050f4:	6879      	ldr	r1, [r7, #4]
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	202c      	movs	r0, #44	; 0x2c
 80050fa:	fb00 f303 	mul.w	r3, r0, r3
 80050fe:	440b      	add	r3, r1
 8005100:	334c      	adds	r3, #76	; 0x4c
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	429a      	cmp	r2, r3
 8005106:	d87a      	bhi.n	80051fe <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6818      	ldr	r0, [r3, #0]
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	69bb      	ldr	r3, [r7, #24]
 8005110:	212c      	movs	r1, #44	; 0x2c
 8005112:	fb01 f303 	mul.w	r3, r1, r3
 8005116:	4413      	add	r3, r2
 8005118:	3344      	adds	r3, #68	; 0x44
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	693a      	ldr	r2, [r7, #16]
 800511e:	b292      	uxth	r2, r2
 8005120:	4619      	mov	r1, r3
 8005122:	f003 f8ad 	bl	8008280 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	69bb      	ldr	r3, [r7, #24]
 800512a:	212c      	movs	r1, #44	; 0x2c
 800512c:	fb01 f303 	mul.w	r3, r1, r3
 8005130:	4413      	add	r3, r2
 8005132:	3344      	adds	r3, #68	; 0x44
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	441a      	add	r2, r3
 800513a:	6879      	ldr	r1, [r7, #4]
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	202c      	movs	r0, #44	; 0x2c
 8005140:	fb00 f303 	mul.w	r3, r0, r3
 8005144:	440b      	add	r3, r1
 8005146:	3344      	adds	r3, #68	; 0x44
 8005148:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	69bb      	ldr	r3, [r7, #24]
 800514e:	212c      	movs	r1, #44	; 0x2c
 8005150:	fb01 f303 	mul.w	r3, r1, r3
 8005154:	4413      	add	r3, r2
 8005156:	3350      	adds	r3, #80	; 0x50
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	441a      	add	r2, r3
 800515e:	6879      	ldr	r1, [r7, #4]
 8005160:	69bb      	ldr	r3, [r7, #24]
 8005162:	202c      	movs	r0, #44	; 0x2c
 8005164:	fb00 f303 	mul.w	r3, r0, r3
 8005168:	440b      	add	r3, r1
 800516a:	3350      	adds	r3, #80	; 0x50
 800516c:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800516e:	69bb      	ldr	r3, [r7, #24]
 8005170:	015a      	lsls	r2, r3, #5
 8005172:	6a3b      	ldr	r3, [r7, #32]
 8005174:	4413      	add	r3, r2
 8005176:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	0cdb      	lsrs	r3, r3, #19
 800517e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005182:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	69bb      	ldr	r3, [r7, #24]
 8005188:	212c      	movs	r1, #44	; 0x2c
 800518a:	fb01 f303 	mul.w	r3, r1, r3
 800518e:	4413      	add	r3, r2
 8005190:	3340      	adds	r3, #64	; 0x40
 8005192:	881b      	ldrh	r3, [r3, #0]
 8005194:	461a      	mov	r2, r3
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	4293      	cmp	r3, r2
 800519a:	d13c      	bne.n	8005216 <HCD_RXQLVL_IRQHandler+0x19a>
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d039      	beq.n	8005216 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80051a2:	69bb      	ldr	r3, [r7, #24]
 80051a4:	015a      	lsls	r2, r3, #5
 80051a6:	6a3b      	ldr	r3, [r7, #32]
 80051a8:	4413      	add	r3, r2
 80051aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80051b8:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80051c0:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80051c2:	69bb      	ldr	r3, [r7, #24]
 80051c4:	015a      	lsls	r2, r3, #5
 80051c6:	6a3b      	ldr	r3, [r7, #32]
 80051c8:	4413      	add	r3, r2
 80051ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051ce:	461a      	mov	r2, r3
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	69bb      	ldr	r3, [r7, #24]
 80051d8:	212c      	movs	r1, #44	; 0x2c
 80051da:	fb01 f303 	mul.w	r3, r1, r3
 80051de:	4413      	add	r3, r2
 80051e0:	3354      	adds	r3, #84	; 0x54
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	f083 0301 	eor.w	r3, r3, #1
 80051e8:	b2d8      	uxtb	r0, r3
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	69bb      	ldr	r3, [r7, #24]
 80051ee:	212c      	movs	r1, #44	; 0x2c
 80051f0:	fb01 f303 	mul.w	r3, r1, r3
 80051f4:	4413      	add	r3, r2
 80051f6:	3354      	adds	r3, #84	; 0x54
 80051f8:	4602      	mov	r2, r0
 80051fa:	701a      	strb	r2, [r3, #0]
      break;
 80051fc:	e00b      	b.n	8005216 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	69bb      	ldr	r3, [r7, #24]
 8005202:	212c      	movs	r1, #44	; 0x2c
 8005204:	fb01 f303 	mul.w	r3, r1, r3
 8005208:	4413      	add	r3, r2
 800520a:	3360      	adds	r3, #96	; 0x60
 800520c:	2204      	movs	r2, #4
 800520e:	701a      	strb	r2, [r3, #0]
      break;
 8005210:	e001      	b.n	8005216 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8005212:	bf00      	nop
 8005214:	e000      	b.n	8005218 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8005216:	bf00      	nop
  }
}
 8005218:	bf00      	nop
 800521a:	3728      	adds	r7, #40	; 0x28
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}

08005220 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b086      	sub	sp, #24
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800524c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	f003 0302 	and.w	r3, r3, #2
 8005254:	2b02      	cmp	r3, #2
 8005256:	d10b      	bne.n	8005270 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f003 0301 	and.w	r3, r3, #1
 800525e:	2b01      	cmp	r3, #1
 8005260:	d102      	bne.n	8005268 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f006 ffa2 	bl	800c1ac <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	f043 0302 	orr.w	r3, r3, #2
 800526e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f003 0308 	and.w	r3, r3, #8
 8005276:	2b08      	cmp	r3, #8
 8005278:	d132      	bne.n	80052e0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	f043 0308 	orr.w	r3, r3, #8
 8005280:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f003 0304 	and.w	r3, r3, #4
 8005288:	2b04      	cmp	r3, #4
 800528a:	d126      	bne.n	80052da <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	699b      	ldr	r3, [r3, #24]
 8005290:	2b02      	cmp	r3, #2
 8005292:	d113      	bne.n	80052bc <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800529a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800529e:	d106      	bne.n	80052ae <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	2102      	movs	r1, #2
 80052a6:	4618      	mov	r0, r3
 80052a8:	f003 f94a 	bl	8008540 <USB_InitFSLSPClkSel>
 80052ac:	e011      	b.n	80052d2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2101      	movs	r1, #1
 80052b4:	4618      	mov	r0, r3
 80052b6:	f003 f943 	bl	8008540 <USB_InitFSLSPClkSel>
 80052ba:	e00a      	b.n	80052d2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d106      	bne.n	80052d2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052ca:	461a      	mov	r2, r3
 80052cc:	f64e 2360 	movw	r3, #60000	; 0xea60
 80052d0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f006 ff94 	bl	800c200 <HAL_HCD_PortEnabled_Callback>
 80052d8:	e002      	b.n	80052e0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f006 ff9e 	bl	800c21c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f003 0320 	and.w	r3, r3, #32
 80052e6:	2b20      	cmp	r3, #32
 80052e8:	d103      	bne.n	80052f2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	f043 0320 	orr.w	r3, r3, #32
 80052f0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80052f8:	461a      	mov	r2, r3
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	6013      	str	r3, [r2, #0]
}
 80052fe:	bf00      	nop
 8005300:	3718      	adds	r7, #24
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
	...

08005308 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b084      	sub	sp, #16
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d101      	bne.n	800531a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e12b      	b.n	8005572 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b00      	cmp	r3, #0
 8005324:	d106      	bne.n	8005334 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f7fd f8ec 	bl	800250c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2224      	movs	r2, #36	; 0x24
 8005338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f022 0201 	bic.w	r2, r2, #1
 800534a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800535a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800536a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800536c:	f002 fa52 	bl	8007814 <HAL_RCC_GetPCLK1Freq>
 8005370:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	4a81      	ldr	r2, [pc, #516]	; (800557c <HAL_I2C_Init+0x274>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d807      	bhi.n	800538c <HAL_I2C_Init+0x84>
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	4a80      	ldr	r2, [pc, #512]	; (8005580 <HAL_I2C_Init+0x278>)
 8005380:	4293      	cmp	r3, r2
 8005382:	bf94      	ite	ls
 8005384:	2301      	movls	r3, #1
 8005386:	2300      	movhi	r3, #0
 8005388:	b2db      	uxtb	r3, r3
 800538a:	e006      	b.n	800539a <HAL_I2C_Init+0x92>
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	4a7d      	ldr	r2, [pc, #500]	; (8005584 <HAL_I2C_Init+0x27c>)
 8005390:	4293      	cmp	r3, r2
 8005392:	bf94      	ite	ls
 8005394:	2301      	movls	r3, #1
 8005396:	2300      	movhi	r3, #0
 8005398:	b2db      	uxtb	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	d001      	beq.n	80053a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e0e7      	b.n	8005572 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	4a78      	ldr	r2, [pc, #480]	; (8005588 <HAL_I2C_Init+0x280>)
 80053a6:	fba2 2303 	umull	r2, r3, r2, r3
 80053aa:	0c9b      	lsrs	r3, r3, #18
 80053ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	68ba      	ldr	r2, [r7, #8]
 80053be:	430a      	orrs	r2, r1
 80053c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	6a1b      	ldr	r3, [r3, #32]
 80053c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	4a6a      	ldr	r2, [pc, #424]	; (800557c <HAL_I2C_Init+0x274>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d802      	bhi.n	80053dc <HAL_I2C_Init+0xd4>
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	3301      	adds	r3, #1
 80053da:	e009      	b.n	80053f0 <HAL_I2C_Init+0xe8>
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80053e2:	fb02 f303 	mul.w	r3, r2, r3
 80053e6:	4a69      	ldr	r2, [pc, #420]	; (800558c <HAL_I2C_Init+0x284>)
 80053e8:	fba2 2303 	umull	r2, r3, r2, r3
 80053ec:	099b      	lsrs	r3, r3, #6
 80053ee:	3301      	adds	r3, #1
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	6812      	ldr	r2, [r2, #0]
 80053f4:	430b      	orrs	r3, r1
 80053f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	69db      	ldr	r3, [r3, #28]
 80053fe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005402:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	495c      	ldr	r1, [pc, #368]	; (800557c <HAL_I2C_Init+0x274>)
 800540c:	428b      	cmp	r3, r1
 800540e:	d819      	bhi.n	8005444 <HAL_I2C_Init+0x13c>
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	1e59      	subs	r1, r3, #1
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	005b      	lsls	r3, r3, #1
 800541a:	fbb1 f3f3 	udiv	r3, r1, r3
 800541e:	1c59      	adds	r1, r3, #1
 8005420:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005424:	400b      	ands	r3, r1
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00a      	beq.n	8005440 <HAL_I2C_Init+0x138>
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	1e59      	subs	r1, r3, #1
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	005b      	lsls	r3, r3, #1
 8005434:	fbb1 f3f3 	udiv	r3, r1, r3
 8005438:	3301      	adds	r3, #1
 800543a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800543e:	e051      	b.n	80054e4 <HAL_I2C_Init+0x1dc>
 8005440:	2304      	movs	r3, #4
 8005442:	e04f      	b.n	80054e4 <HAL_I2C_Init+0x1dc>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d111      	bne.n	8005470 <HAL_I2C_Init+0x168>
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	1e58      	subs	r0, r3, #1
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6859      	ldr	r1, [r3, #4]
 8005454:	460b      	mov	r3, r1
 8005456:	005b      	lsls	r3, r3, #1
 8005458:	440b      	add	r3, r1
 800545a:	fbb0 f3f3 	udiv	r3, r0, r3
 800545e:	3301      	adds	r3, #1
 8005460:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005464:	2b00      	cmp	r3, #0
 8005466:	bf0c      	ite	eq
 8005468:	2301      	moveq	r3, #1
 800546a:	2300      	movne	r3, #0
 800546c:	b2db      	uxtb	r3, r3
 800546e:	e012      	b.n	8005496 <HAL_I2C_Init+0x18e>
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	1e58      	subs	r0, r3, #1
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6859      	ldr	r1, [r3, #4]
 8005478:	460b      	mov	r3, r1
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	440b      	add	r3, r1
 800547e:	0099      	lsls	r1, r3, #2
 8005480:	440b      	add	r3, r1
 8005482:	fbb0 f3f3 	udiv	r3, r0, r3
 8005486:	3301      	adds	r3, #1
 8005488:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800548c:	2b00      	cmp	r3, #0
 800548e:	bf0c      	ite	eq
 8005490:	2301      	moveq	r3, #1
 8005492:	2300      	movne	r3, #0
 8005494:	b2db      	uxtb	r3, r3
 8005496:	2b00      	cmp	r3, #0
 8005498:	d001      	beq.n	800549e <HAL_I2C_Init+0x196>
 800549a:	2301      	movs	r3, #1
 800549c:	e022      	b.n	80054e4 <HAL_I2C_Init+0x1dc>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d10e      	bne.n	80054c4 <HAL_I2C_Init+0x1bc>
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	1e58      	subs	r0, r3, #1
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6859      	ldr	r1, [r3, #4]
 80054ae:	460b      	mov	r3, r1
 80054b0:	005b      	lsls	r3, r3, #1
 80054b2:	440b      	add	r3, r1
 80054b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80054b8:	3301      	adds	r3, #1
 80054ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80054c2:	e00f      	b.n	80054e4 <HAL_I2C_Init+0x1dc>
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	1e58      	subs	r0, r3, #1
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6859      	ldr	r1, [r3, #4]
 80054cc:	460b      	mov	r3, r1
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	440b      	add	r3, r1
 80054d2:	0099      	lsls	r1, r3, #2
 80054d4:	440b      	add	r3, r1
 80054d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80054da:	3301      	adds	r3, #1
 80054dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80054e4:	6879      	ldr	r1, [r7, #4]
 80054e6:	6809      	ldr	r1, [r1, #0]
 80054e8:	4313      	orrs	r3, r2
 80054ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	69da      	ldr	r2, [r3, #28]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a1b      	ldr	r3, [r3, #32]
 80054fe:	431a      	orrs	r2, r3
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	430a      	orrs	r2, r1
 8005506:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005512:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	6911      	ldr	r1, [r2, #16]
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	68d2      	ldr	r2, [r2, #12]
 800551e:	4311      	orrs	r1, r2
 8005520:	687a      	ldr	r2, [r7, #4]
 8005522:	6812      	ldr	r2, [r2, #0]
 8005524:	430b      	orrs	r3, r1
 8005526:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	695a      	ldr	r2, [r3, #20]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	699b      	ldr	r3, [r3, #24]
 800553a:	431a      	orrs	r2, r3
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	430a      	orrs	r2, r1
 8005542:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f042 0201 	orr.w	r2, r2, #1
 8005552:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2220      	movs	r2, #32
 800555e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2200      	movs	r2, #0
 800556c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005570:	2300      	movs	r3, #0
}
 8005572:	4618      	mov	r0, r3
 8005574:	3710      	adds	r7, #16
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	000186a0 	.word	0x000186a0
 8005580:	001e847f 	.word	0x001e847f
 8005584:	003d08ff 	.word	0x003d08ff
 8005588:	431bde83 	.word	0x431bde83
 800558c:	10624dd3 	.word	0x10624dd3

08005590 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b088      	sub	sp, #32
 8005594:	af02      	add	r7, sp, #8
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	607a      	str	r2, [r7, #4]
 800559a:	461a      	mov	r2, r3
 800559c:	460b      	mov	r3, r1
 800559e:	817b      	strh	r3, [r7, #10]
 80055a0:	4613      	mov	r3, r2
 80055a2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80055a4:	f7fd fac0 	bl	8002b28 <HAL_GetTick>
 80055a8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	2b20      	cmp	r3, #32
 80055b4:	f040 80e0 	bne.w	8005778 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	9300      	str	r3, [sp, #0]
 80055bc:	2319      	movs	r3, #25
 80055be:	2201      	movs	r2, #1
 80055c0:	4970      	ldr	r1, [pc, #448]	; (8005784 <HAL_I2C_Master_Transmit+0x1f4>)
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 fc58 	bl	8005e78 <I2C_WaitOnFlagUntilTimeout>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d001      	beq.n	80055d2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80055ce:	2302      	movs	r3, #2
 80055d0:	e0d3      	b.n	800577a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d101      	bne.n	80055e0 <HAL_I2C_Master_Transmit+0x50>
 80055dc:	2302      	movs	r3, #2
 80055de:	e0cc      	b.n	800577a <HAL_I2C_Master_Transmit+0x1ea>
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f003 0301 	and.w	r3, r3, #1
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d007      	beq.n	8005606 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f042 0201 	orr.w	r2, r2, #1
 8005604:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005614:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2221      	movs	r2, #33	; 0x21
 800561a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2210      	movs	r2, #16
 8005622:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2200      	movs	r2, #0
 800562a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	893a      	ldrh	r2, [r7, #8]
 8005636:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800563c:	b29a      	uxth	r2, r3
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	4a50      	ldr	r2, [pc, #320]	; (8005788 <HAL_I2C_Master_Transmit+0x1f8>)
 8005646:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005648:	8979      	ldrh	r1, [r7, #10]
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	6a3a      	ldr	r2, [r7, #32]
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f000 fac2 	bl	8005bd8 <I2C_MasterRequestWrite>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d001      	beq.n	800565e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e08d      	b.n	800577a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800565e:	2300      	movs	r3, #0
 8005660:	613b      	str	r3, [r7, #16]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	695b      	ldr	r3, [r3, #20]
 8005668:	613b      	str	r3, [r7, #16]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	699b      	ldr	r3, [r3, #24]
 8005670:	613b      	str	r3, [r7, #16]
 8005672:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005674:	e066      	b.n	8005744 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005676:	697a      	ldr	r2, [r7, #20]
 8005678:	6a39      	ldr	r1, [r7, #32]
 800567a:	68f8      	ldr	r0, [r7, #12]
 800567c:	f000 fcd2 	bl	8006024 <I2C_WaitOnTXEFlagUntilTimeout>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d00d      	beq.n	80056a2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800568a:	2b04      	cmp	r3, #4
 800568c:	d107      	bne.n	800569e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800569c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e06b      	b.n	800577a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a6:	781a      	ldrb	r2, [r3, #0]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b2:	1c5a      	adds	r2, r3, #1
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056bc:	b29b      	uxth	r3, r3
 80056be:	3b01      	subs	r3, #1
 80056c0:	b29a      	uxth	r2, r3
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056ca:	3b01      	subs	r3, #1
 80056cc:	b29a      	uxth	r2, r3
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	695b      	ldr	r3, [r3, #20]
 80056d8:	f003 0304 	and.w	r3, r3, #4
 80056dc:	2b04      	cmp	r3, #4
 80056de:	d11b      	bne.n	8005718 <HAL_I2C_Master_Transmit+0x188>
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d017      	beq.n	8005718 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ec:	781a      	ldrb	r2, [r3, #0]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f8:	1c5a      	adds	r2, r3, #1
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005702:	b29b      	uxth	r3, r3
 8005704:	3b01      	subs	r3, #1
 8005706:	b29a      	uxth	r2, r3
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005710:	3b01      	subs	r3, #1
 8005712:	b29a      	uxth	r2, r3
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005718:	697a      	ldr	r2, [r7, #20]
 800571a:	6a39      	ldr	r1, [r7, #32]
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	f000 fcc2 	bl	80060a6 <I2C_WaitOnBTFFlagUntilTimeout>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d00d      	beq.n	8005744 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800572c:	2b04      	cmp	r3, #4
 800572e:	d107      	bne.n	8005740 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800573e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e01a      	b.n	800577a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005748:	2b00      	cmp	r3, #0
 800574a:	d194      	bne.n	8005676 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800575a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2220      	movs	r2, #32
 8005760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2200      	movs	r2, #0
 8005770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005774:	2300      	movs	r3, #0
 8005776:	e000      	b.n	800577a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005778:	2302      	movs	r3, #2
  }
}
 800577a:	4618      	mov	r0, r3
 800577c:	3718      	adds	r7, #24
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	00100002 	.word	0x00100002
 8005788:	ffff0000 	.word	0xffff0000

0800578c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b08c      	sub	sp, #48	; 0x30
 8005790:	af02      	add	r7, sp, #8
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	607a      	str	r2, [r7, #4]
 8005796:	461a      	mov	r2, r3
 8005798:	460b      	mov	r3, r1
 800579a:	817b      	strh	r3, [r7, #10]
 800579c:	4613      	mov	r3, r2
 800579e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80057a0:	f7fd f9c2 	bl	8002b28 <HAL_GetTick>
 80057a4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057ac:	b2db      	uxtb	r3, r3
 80057ae:	2b20      	cmp	r3, #32
 80057b0:	f040 820b 	bne.w	8005bca <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80057b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b6:	9300      	str	r3, [sp, #0]
 80057b8:	2319      	movs	r3, #25
 80057ba:	2201      	movs	r2, #1
 80057bc:	497c      	ldr	r1, [pc, #496]	; (80059b0 <HAL_I2C_Master_Receive+0x224>)
 80057be:	68f8      	ldr	r0, [r7, #12]
 80057c0:	f000 fb5a 	bl	8005e78 <I2C_WaitOnFlagUntilTimeout>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d001      	beq.n	80057ce <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80057ca:	2302      	movs	r3, #2
 80057cc:	e1fe      	b.n	8005bcc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d101      	bne.n	80057dc <HAL_I2C_Master_Receive+0x50>
 80057d8:	2302      	movs	r3, #2
 80057da:	e1f7      	b.n	8005bcc <HAL_I2C_Master_Receive+0x440>
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0301 	and.w	r3, r3, #1
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d007      	beq.n	8005802 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f042 0201 	orr.w	r2, r2, #1
 8005800:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005810:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2222      	movs	r2, #34	; 0x22
 8005816:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2210      	movs	r2, #16
 800581e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2200      	movs	r2, #0
 8005826:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	893a      	ldrh	r2, [r7, #8]
 8005832:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005838:	b29a      	uxth	r2, r3
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	4a5c      	ldr	r2, [pc, #368]	; (80059b4 <HAL_I2C_Master_Receive+0x228>)
 8005842:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005844:	8979      	ldrh	r1, [r7, #10]
 8005846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005848:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	f000 fa46 	bl	8005cdc <I2C_MasterRequestRead>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d001      	beq.n	800585a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e1b8      	b.n	8005bcc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800585e:	2b00      	cmp	r3, #0
 8005860:	d113      	bne.n	800588a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005862:	2300      	movs	r3, #0
 8005864:	623b      	str	r3, [r7, #32]
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	695b      	ldr	r3, [r3, #20]
 800586c:	623b      	str	r3, [r7, #32]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	699b      	ldr	r3, [r3, #24]
 8005874:	623b      	str	r3, [r7, #32]
 8005876:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005886:	601a      	str	r2, [r3, #0]
 8005888:	e18c      	b.n	8005ba4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800588e:	2b01      	cmp	r3, #1
 8005890:	d11b      	bne.n	80058ca <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058a2:	2300      	movs	r3, #0
 80058a4:	61fb      	str	r3, [r7, #28]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	695b      	ldr	r3, [r3, #20]
 80058ac:	61fb      	str	r3, [r7, #28]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	699b      	ldr	r3, [r3, #24]
 80058b4:	61fb      	str	r3, [r7, #28]
 80058b6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058c6:	601a      	str	r2, [r3, #0]
 80058c8:	e16c      	b.n	8005ba4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058ce:	2b02      	cmp	r3, #2
 80058d0:	d11b      	bne.n	800590a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058e0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058f2:	2300      	movs	r3, #0
 80058f4:	61bb      	str	r3, [r7, #24]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	695b      	ldr	r3, [r3, #20]
 80058fc:	61bb      	str	r3, [r7, #24]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	61bb      	str	r3, [r7, #24]
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	e14c      	b.n	8005ba4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005918:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800591a:	2300      	movs	r3, #0
 800591c:	617b      	str	r3, [r7, #20]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	695b      	ldr	r3, [r3, #20]
 8005924:	617b      	str	r3, [r7, #20]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	699b      	ldr	r3, [r3, #24]
 800592c:	617b      	str	r3, [r7, #20]
 800592e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005930:	e138      	b.n	8005ba4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005936:	2b03      	cmp	r3, #3
 8005938:	f200 80f1 	bhi.w	8005b1e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005940:	2b01      	cmp	r3, #1
 8005942:	d123      	bne.n	800598c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005944:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005946:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005948:	68f8      	ldr	r0, [r7, #12]
 800594a:	f000 fbed 	bl	8006128 <I2C_WaitOnRXNEFlagUntilTimeout>
 800594e:	4603      	mov	r3, r0
 8005950:	2b00      	cmp	r3, #0
 8005952:	d001      	beq.n	8005958 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e139      	b.n	8005bcc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	691a      	ldr	r2, [r3, #16]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005962:	b2d2      	uxtb	r2, r2
 8005964:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800596a:	1c5a      	adds	r2, r3, #1
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005974:	3b01      	subs	r3, #1
 8005976:	b29a      	uxth	r2, r3
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005980:	b29b      	uxth	r3, r3
 8005982:	3b01      	subs	r3, #1
 8005984:	b29a      	uxth	r2, r3
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	855a      	strh	r2, [r3, #42]	; 0x2a
 800598a:	e10b      	b.n	8005ba4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005990:	2b02      	cmp	r3, #2
 8005992:	d14e      	bne.n	8005a32 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005996:	9300      	str	r3, [sp, #0]
 8005998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800599a:	2200      	movs	r2, #0
 800599c:	4906      	ldr	r1, [pc, #24]	; (80059b8 <HAL_I2C_Master_Receive+0x22c>)
 800599e:	68f8      	ldr	r0, [r7, #12]
 80059a0:	f000 fa6a 	bl	8005e78 <I2C_WaitOnFlagUntilTimeout>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d008      	beq.n	80059bc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	e10e      	b.n	8005bcc <HAL_I2C_Master_Receive+0x440>
 80059ae:	bf00      	nop
 80059b0:	00100002 	.word	0x00100002
 80059b4:	ffff0000 	.word	0xffff0000
 80059b8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	691a      	ldr	r2, [r3, #16]
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d6:	b2d2      	uxtb	r2, r2
 80059d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059de:	1c5a      	adds	r2, r3, #1
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059e8:	3b01      	subs	r3, #1
 80059ea:	b29a      	uxth	r2, r3
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	3b01      	subs	r3, #1
 80059f8:	b29a      	uxth	r2, r3
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	691a      	ldr	r2, [r3, #16]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a08:	b2d2      	uxtb	r2, r2
 8005a0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a10:	1c5a      	adds	r2, r3, #1
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a1a:	3b01      	subs	r3, #1
 8005a1c:	b29a      	uxth	r2, r3
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	3b01      	subs	r3, #1
 8005a2a:	b29a      	uxth	r2, r3
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005a30:	e0b8      	b.n	8005ba4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a34:	9300      	str	r3, [sp, #0]
 8005a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a38:	2200      	movs	r2, #0
 8005a3a:	4966      	ldr	r1, [pc, #408]	; (8005bd4 <HAL_I2C_Master_Receive+0x448>)
 8005a3c:	68f8      	ldr	r0, [r7, #12]
 8005a3e:	f000 fa1b 	bl	8005e78 <I2C_WaitOnFlagUntilTimeout>
 8005a42:	4603      	mov	r3, r0
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d001      	beq.n	8005a4c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e0bf      	b.n	8005bcc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	691a      	ldr	r2, [r3, #16]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a66:	b2d2      	uxtb	r2, r2
 8005a68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a6e:	1c5a      	adds	r2, r3, #1
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a78:	3b01      	subs	r3, #1
 8005a7a:	b29a      	uxth	r2, r3
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a84:	b29b      	uxth	r3, r3
 8005a86:	3b01      	subs	r3, #1
 8005a88:	b29a      	uxth	r2, r3
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a90:	9300      	str	r3, [sp, #0]
 8005a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a94:	2200      	movs	r2, #0
 8005a96:	494f      	ldr	r1, [pc, #316]	; (8005bd4 <HAL_I2C_Master_Receive+0x448>)
 8005a98:	68f8      	ldr	r0, [r7, #12]
 8005a9a:	f000 f9ed 	bl	8005e78 <I2C_WaitOnFlagUntilTimeout>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d001      	beq.n	8005aa8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e091      	b.n	8005bcc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ab6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	691a      	ldr	r2, [r3, #16]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac2:	b2d2      	uxtb	r2, r2
 8005ac4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aca:	1c5a      	adds	r2, r3, #1
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ad4:	3b01      	subs	r3, #1
 8005ad6:	b29a      	uxth	r2, r3
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	3b01      	subs	r3, #1
 8005ae4:	b29a      	uxth	r2, r3
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	691a      	ldr	r2, [r3, #16]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af4:	b2d2      	uxtb	r2, r2
 8005af6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afc:	1c5a      	adds	r2, r3, #1
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b06:	3b01      	subs	r3, #1
 8005b08:	b29a      	uxth	r2, r3
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	3b01      	subs	r3, #1
 8005b16:	b29a      	uxth	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005b1c:	e042      	b.n	8005ba4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b20:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005b22:	68f8      	ldr	r0, [r7, #12]
 8005b24:	f000 fb00 	bl	8006128 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d001      	beq.n	8005b32 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e04c      	b.n	8005bcc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	691a      	ldr	r2, [r3, #16]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b3c:	b2d2      	uxtb	r2, r2
 8005b3e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b44:	1c5a      	adds	r2, r3, #1
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	b29a      	uxth	r2, r3
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	b29a      	uxth	r2, r3
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	695b      	ldr	r3, [r3, #20]
 8005b6a:	f003 0304 	and.w	r3, r3, #4
 8005b6e:	2b04      	cmp	r3, #4
 8005b70:	d118      	bne.n	8005ba4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	691a      	ldr	r2, [r3, #16]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b7c:	b2d2      	uxtb	r2, r2
 8005b7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b84:	1c5a      	adds	r2, r3, #1
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b8e:	3b01      	subs	r3, #1
 8005b90:	b29a      	uxth	r2, r3
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b9a:	b29b      	uxth	r3, r3
 8005b9c:	3b01      	subs	r3, #1
 8005b9e:	b29a      	uxth	r2, r3
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	f47f aec2 	bne.w	8005932 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2220      	movs	r2, #32
 8005bb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	e000      	b.n	8005bcc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005bca:	2302      	movs	r3, #2
  }
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3728      	adds	r7, #40	; 0x28
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	00010004 	.word	0x00010004

08005bd8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b088      	sub	sp, #32
 8005bdc:	af02      	add	r7, sp, #8
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	607a      	str	r2, [r7, #4]
 8005be2:	603b      	str	r3, [r7, #0]
 8005be4:	460b      	mov	r3, r1
 8005be6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	2b08      	cmp	r3, #8
 8005bf2:	d006      	beq.n	8005c02 <I2C_MasterRequestWrite+0x2a>
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d003      	beq.n	8005c02 <I2C_MasterRequestWrite+0x2a>
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005c00:	d108      	bne.n	8005c14 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c10:	601a      	str	r2, [r3, #0]
 8005c12:	e00b      	b.n	8005c2c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c18:	2b12      	cmp	r3, #18
 8005c1a:	d107      	bne.n	8005c2c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c2a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	9300      	str	r3, [sp, #0]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	f000 f91d 	bl	8005e78 <I2C_WaitOnFlagUntilTimeout>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d00d      	beq.n	8005c60 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c52:	d103      	bne.n	8005c5c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c5a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005c5c:	2303      	movs	r3, #3
 8005c5e:	e035      	b.n	8005ccc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	691b      	ldr	r3, [r3, #16]
 8005c64:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c68:	d108      	bne.n	8005c7c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005c6a:	897b      	ldrh	r3, [r7, #10]
 8005c6c:	b2db      	uxtb	r3, r3
 8005c6e:	461a      	mov	r2, r3
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005c78:	611a      	str	r2, [r3, #16]
 8005c7a:	e01b      	b.n	8005cb4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005c7c:	897b      	ldrh	r3, [r7, #10]
 8005c7e:	11db      	asrs	r3, r3, #7
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	f003 0306 	and.w	r3, r3, #6
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	f063 030f 	orn	r3, r3, #15
 8005c8c:	b2da      	uxtb	r2, r3
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	687a      	ldr	r2, [r7, #4]
 8005c98:	490e      	ldr	r1, [pc, #56]	; (8005cd4 <I2C_MasterRequestWrite+0xfc>)
 8005c9a:	68f8      	ldr	r0, [r7, #12]
 8005c9c:	f000 f943 	bl	8005f26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d001      	beq.n	8005caa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e010      	b.n	8005ccc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005caa:	897b      	ldrh	r3, [r7, #10]
 8005cac:	b2da      	uxtb	r2, r3
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	4907      	ldr	r1, [pc, #28]	; (8005cd8 <I2C_MasterRequestWrite+0x100>)
 8005cba:	68f8      	ldr	r0, [r7, #12]
 8005cbc:	f000 f933 	bl	8005f26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d001      	beq.n	8005cca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e000      	b.n	8005ccc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3718      	adds	r7, #24
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	00010008 	.word	0x00010008
 8005cd8:	00010002 	.word	0x00010002

08005cdc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b088      	sub	sp, #32
 8005ce0:	af02      	add	r7, sp, #8
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	607a      	str	r2, [r7, #4]
 8005ce6:	603b      	str	r3, [r7, #0]
 8005ce8:	460b      	mov	r3, r1
 8005cea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005d00:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	2b08      	cmp	r3, #8
 8005d06:	d006      	beq.n	8005d16 <I2C_MasterRequestRead+0x3a>
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d003      	beq.n	8005d16 <I2C_MasterRequestRead+0x3a>
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005d14:	d108      	bne.n	8005d28 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d24:	601a      	str	r2, [r3, #0]
 8005d26:	e00b      	b.n	8005d40 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d2c:	2b11      	cmp	r3, #17
 8005d2e:	d107      	bne.n	8005d40 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d3e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	9300      	str	r3, [sp, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005d4c:	68f8      	ldr	r0, [r7, #12]
 8005d4e:	f000 f893 	bl	8005e78 <I2C_WaitOnFlagUntilTimeout>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d00d      	beq.n	8005d74 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d66:	d103      	bne.n	8005d70 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d6e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005d70:	2303      	movs	r3, #3
 8005d72:	e079      	b.n	8005e68 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	691b      	ldr	r3, [r3, #16]
 8005d78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d7c:	d108      	bne.n	8005d90 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005d7e:	897b      	ldrh	r3, [r7, #10]
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	f043 0301 	orr.w	r3, r3, #1
 8005d86:	b2da      	uxtb	r2, r3
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	611a      	str	r2, [r3, #16]
 8005d8e:	e05f      	b.n	8005e50 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005d90:	897b      	ldrh	r3, [r7, #10]
 8005d92:	11db      	asrs	r3, r3, #7
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	f003 0306 	and.w	r3, r3, #6
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	f063 030f 	orn	r3, r3, #15
 8005da0:	b2da      	uxtb	r2, r3
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	687a      	ldr	r2, [r7, #4]
 8005dac:	4930      	ldr	r1, [pc, #192]	; (8005e70 <I2C_MasterRequestRead+0x194>)
 8005dae:	68f8      	ldr	r0, [r7, #12]
 8005db0:	f000 f8b9 	bl	8005f26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005db4:	4603      	mov	r3, r0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d001      	beq.n	8005dbe <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e054      	b.n	8005e68 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005dbe:	897b      	ldrh	r3, [r7, #10]
 8005dc0:	b2da      	uxtb	r2, r3
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	4929      	ldr	r1, [pc, #164]	; (8005e74 <I2C_MasterRequestRead+0x198>)
 8005dce:	68f8      	ldr	r0, [r7, #12]
 8005dd0:	f000 f8a9 	bl	8005f26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d001      	beq.n	8005dde <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e044      	b.n	8005e68 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dde:	2300      	movs	r3, #0
 8005de0:	613b      	str	r3, [r7, #16]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	695b      	ldr	r3, [r3, #20]
 8005de8:	613b      	str	r3, [r7, #16]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	699b      	ldr	r3, [r3, #24]
 8005df0:	613b      	str	r3, [r7, #16]
 8005df2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e02:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	9300      	str	r3, [sp, #0]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005e10:	68f8      	ldr	r0, [r7, #12]
 8005e12:	f000 f831 	bl	8005e78 <I2C_WaitOnFlagUntilTimeout>
 8005e16:	4603      	mov	r3, r0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d00d      	beq.n	8005e38 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e2a:	d103      	bne.n	8005e34 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e32:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005e34:	2303      	movs	r3, #3
 8005e36:	e017      	b.n	8005e68 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005e38:	897b      	ldrh	r3, [r7, #10]
 8005e3a:	11db      	asrs	r3, r3, #7
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	f003 0306 	and.w	r3, r3, #6
 8005e42:	b2db      	uxtb	r3, r3
 8005e44:	f063 030e 	orn	r3, r3, #14
 8005e48:	b2da      	uxtb	r2, r3
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	4907      	ldr	r1, [pc, #28]	; (8005e74 <I2C_MasterRequestRead+0x198>)
 8005e56:	68f8      	ldr	r0, [r7, #12]
 8005e58:	f000 f865 	bl	8005f26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d001      	beq.n	8005e66 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e000      	b.n	8005e68 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005e66:	2300      	movs	r3, #0
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3718      	adds	r7, #24
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}
 8005e70:	00010008 	.word	0x00010008
 8005e74:	00010002 	.word	0x00010002

08005e78 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b084      	sub	sp, #16
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	603b      	str	r3, [r7, #0]
 8005e84:	4613      	mov	r3, r2
 8005e86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e88:	e025      	b.n	8005ed6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e90:	d021      	beq.n	8005ed6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e92:	f7fc fe49 	bl	8002b28 <HAL_GetTick>
 8005e96:	4602      	mov	r2, r0
 8005e98:	69bb      	ldr	r3, [r7, #24]
 8005e9a:	1ad3      	subs	r3, r2, r3
 8005e9c:	683a      	ldr	r2, [r7, #0]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d302      	bcc.n	8005ea8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d116      	bne.n	8005ed6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2220      	movs	r2, #32
 8005eb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec2:	f043 0220 	orr.w	r2, r3, #32
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e023      	b.n	8005f1e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	0c1b      	lsrs	r3, r3, #16
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d10d      	bne.n	8005efc <I2C_WaitOnFlagUntilTimeout+0x84>
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	695b      	ldr	r3, [r3, #20]
 8005ee6:	43da      	mvns	r2, r3
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	4013      	ands	r3, r2
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	bf0c      	ite	eq
 8005ef2:	2301      	moveq	r3, #1
 8005ef4:	2300      	movne	r3, #0
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	461a      	mov	r2, r3
 8005efa:	e00c      	b.n	8005f16 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	699b      	ldr	r3, [r3, #24]
 8005f02:	43da      	mvns	r2, r3
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	4013      	ands	r3, r2
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	bf0c      	ite	eq
 8005f0e:	2301      	moveq	r3, #1
 8005f10:	2300      	movne	r3, #0
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	461a      	mov	r2, r3
 8005f16:	79fb      	ldrb	r3, [r7, #7]
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d0b6      	beq.n	8005e8a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f1c:	2300      	movs	r3, #0
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3710      	adds	r7, #16
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}

08005f26 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005f26:	b580      	push	{r7, lr}
 8005f28:	b084      	sub	sp, #16
 8005f2a:	af00      	add	r7, sp, #0
 8005f2c:	60f8      	str	r0, [r7, #12]
 8005f2e:	60b9      	str	r1, [r7, #8]
 8005f30:	607a      	str	r2, [r7, #4]
 8005f32:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f34:	e051      	b.n	8005fda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	695b      	ldr	r3, [r3, #20]
 8005f3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f44:	d123      	bne.n	8005f8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f54:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f5e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2220      	movs	r2, #32
 8005f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2200      	movs	r2, #0
 8005f72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f7a:	f043 0204 	orr.w	r2, r3, #4
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e046      	b.n	800601c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f94:	d021      	beq.n	8005fda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f96:	f7fc fdc7 	bl	8002b28 <HAL_GetTick>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d302      	bcc.n	8005fac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d116      	bne.n	8005fda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2220      	movs	r2, #32
 8005fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc6:	f043 0220 	orr.w	r2, r3, #32
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e020      	b.n	800601c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	0c1b      	lsrs	r3, r3, #16
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d10c      	bne.n	8005ffe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	695b      	ldr	r3, [r3, #20]
 8005fea:	43da      	mvns	r2, r3
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	4013      	ands	r3, r2
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	bf14      	ite	ne
 8005ff6:	2301      	movne	r3, #1
 8005ff8:	2300      	moveq	r3, #0
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	e00b      	b.n	8006016 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	699b      	ldr	r3, [r3, #24]
 8006004:	43da      	mvns	r2, r3
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	4013      	ands	r3, r2
 800600a:	b29b      	uxth	r3, r3
 800600c:	2b00      	cmp	r3, #0
 800600e:	bf14      	ite	ne
 8006010:	2301      	movne	r3, #1
 8006012:	2300      	moveq	r3, #0
 8006014:	b2db      	uxtb	r3, r3
 8006016:	2b00      	cmp	r3, #0
 8006018:	d18d      	bne.n	8005f36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3710      	adds	r7, #16
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}

08006024 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b084      	sub	sp, #16
 8006028:	af00      	add	r7, sp, #0
 800602a:	60f8      	str	r0, [r7, #12]
 800602c:	60b9      	str	r1, [r7, #8]
 800602e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006030:	e02d      	b.n	800608e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006032:	68f8      	ldr	r0, [r7, #12]
 8006034:	f000 f8ce 	bl	80061d4 <I2C_IsAcknowledgeFailed>
 8006038:	4603      	mov	r3, r0
 800603a:	2b00      	cmp	r3, #0
 800603c:	d001      	beq.n	8006042 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e02d      	b.n	800609e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006048:	d021      	beq.n	800608e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800604a:	f7fc fd6d 	bl	8002b28 <HAL_GetTick>
 800604e:	4602      	mov	r2, r0
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	1ad3      	subs	r3, r2, r3
 8006054:	68ba      	ldr	r2, [r7, #8]
 8006056:	429a      	cmp	r2, r3
 8006058:	d302      	bcc.n	8006060 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d116      	bne.n	800608e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2200      	movs	r2, #0
 8006064:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2220      	movs	r2, #32
 800606a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2200      	movs	r2, #0
 8006072:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800607a:	f043 0220 	orr.w	r2, r3, #32
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2200      	movs	r2, #0
 8006086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e007      	b.n	800609e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	695b      	ldr	r3, [r3, #20]
 8006094:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006098:	2b80      	cmp	r3, #128	; 0x80
 800609a:	d1ca      	bne.n	8006032 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3710      	adds	r7, #16
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}

080060a6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060a6:	b580      	push	{r7, lr}
 80060a8:	b084      	sub	sp, #16
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	60f8      	str	r0, [r7, #12]
 80060ae:	60b9      	str	r1, [r7, #8]
 80060b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80060b2:	e02d      	b.n	8006110 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80060b4:	68f8      	ldr	r0, [r7, #12]
 80060b6:	f000 f88d 	bl	80061d4 <I2C_IsAcknowledgeFailed>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d001      	beq.n	80060c4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e02d      	b.n	8006120 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80060ca:	d021      	beq.n	8006110 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060cc:	f7fc fd2c 	bl	8002b28 <HAL_GetTick>
 80060d0:	4602      	mov	r2, r0
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	1ad3      	subs	r3, r2, r3
 80060d6:	68ba      	ldr	r2, [r7, #8]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d302      	bcc.n	80060e2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d116      	bne.n	8006110 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2200      	movs	r2, #0
 80060e6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2220      	movs	r2, #32
 80060ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2200      	movs	r2, #0
 80060f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060fc:	f043 0220 	orr.w	r2, r3, #32
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2200      	movs	r2, #0
 8006108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	e007      	b.n	8006120 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	695b      	ldr	r3, [r3, #20]
 8006116:	f003 0304 	and.w	r3, r3, #4
 800611a:	2b04      	cmp	r3, #4
 800611c:	d1ca      	bne.n	80060b4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800611e:	2300      	movs	r3, #0
}
 8006120:	4618      	mov	r0, r3
 8006122:	3710      	adds	r7, #16
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	60f8      	str	r0, [r7, #12]
 8006130:	60b9      	str	r1, [r7, #8]
 8006132:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006134:	e042      	b.n	80061bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	695b      	ldr	r3, [r3, #20]
 800613c:	f003 0310 	and.w	r3, r3, #16
 8006140:	2b10      	cmp	r3, #16
 8006142:	d119      	bne.n	8006178 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f06f 0210 	mvn.w	r2, #16
 800614c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2200      	movs	r2, #0
 8006152:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2220      	movs	r2, #32
 8006158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2200      	movs	r2, #0
 8006160:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2200      	movs	r2, #0
 8006170:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	e029      	b.n	80061cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006178:	f7fc fcd6 	bl	8002b28 <HAL_GetTick>
 800617c:	4602      	mov	r2, r0
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	1ad3      	subs	r3, r2, r3
 8006182:	68ba      	ldr	r2, [r7, #8]
 8006184:	429a      	cmp	r2, r3
 8006186:	d302      	bcc.n	800618e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d116      	bne.n	80061bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2200      	movs	r2, #0
 8006192:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2220      	movs	r2, #32
 8006198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2200      	movs	r2, #0
 80061a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a8:	f043 0220 	orr.w	r2, r3, #32
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	e007      	b.n	80061cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	695b      	ldr	r3, [r3, #20]
 80061c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061c6:	2b40      	cmp	r3, #64	; 0x40
 80061c8:	d1b5      	bne.n	8006136 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3710      	adds	r7, #16
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b083      	sub	sp, #12
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	695b      	ldr	r3, [r3, #20]
 80061e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061ea:	d11b      	bne.n	8006224 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80061f4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2220      	movs	r2, #32
 8006200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2200      	movs	r2, #0
 8006208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006210:	f043 0204 	orr.w	r2, r3, #4
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2200      	movs	r2, #0
 800621c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	e000      	b.n	8006226 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006224:	2300      	movs	r3, #0
}
 8006226:	4618      	mov	r0, r3
 8006228:	370c      	adds	r7, #12
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr
	...

08006234 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b088      	sub	sp, #32
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d101      	bne.n	8006246 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e128      	b.n	8006498 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800624c:	b2db      	uxtb	r3, r3
 800624e:	2b00      	cmp	r3, #0
 8006250:	d109      	bne.n	8006266 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2200      	movs	r2, #0
 8006256:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4a90      	ldr	r2, [pc, #576]	; (80064a0 <HAL_I2S_Init+0x26c>)
 800625e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f7fc f99b 	bl	800259c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2202      	movs	r2, #2
 800626a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	69db      	ldr	r3, [r3, #28]
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	6812      	ldr	r2, [r2, #0]
 8006278:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800627c:	f023 030f 	bic.w	r3, r3, #15
 8006280:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2202      	movs	r2, #2
 8006288:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	695b      	ldr	r3, [r3, #20]
 800628e:	2b02      	cmp	r3, #2
 8006290:	d060      	beq.n	8006354 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d102      	bne.n	80062a0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800629a:	2310      	movs	r3, #16
 800629c:	617b      	str	r3, [r7, #20]
 800629e:	e001      	b.n	80062a4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80062a0:	2320      	movs	r3, #32
 80062a2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	2b20      	cmp	r3, #32
 80062aa:	d802      	bhi.n	80062b2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	005b      	lsls	r3, r3, #1
 80062b0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80062b2:	2001      	movs	r0, #1
 80062b4:	f001 fba4 	bl	8007a00 <HAL_RCCEx_GetPeriphCLKFreq>
 80062b8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	691b      	ldr	r3, [r3, #16]
 80062be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062c2:	d125      	bne.n	8006310 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	68db      	ldr	r3, [r3, #12]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d010      	beq.n	80062ee <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	009b      	lsls	r3, r3, #2
 80062d0:	68fa      	ldr	r2, [r7, #12]
 80062d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80062d6:	4613      	mov	r3, r2
 80062d8:	009b      	lsls	r3, r3, #2
 80062da:	4413      	add	r3, r2
 80062dc:	005b      	lsls	r3, r3, #1
 80062de:	461a      	mov	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	695b      	ldr	r3, [r3, #20]
 80062e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062e8:	3305      	adds	r3, #5
 80062ea:	613b      	str	r3, [r7, #16]
 80062ec:	e01f      	b.n	800632e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	00db      	lsls	r3, r3, #3
 80062f2:	68fa      	ldr	r2, [r7, #12]
 80062f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80062f8:	4613      	mov	r3, r2
 80062fa:	009b      	lsls	r3, r3, #2
 80062fc:	4413      	add	r3, r2
 80062fe:	005b      	lsls	r3, r3, #1
 8006300:	461a      	mov	r2, r3
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	fbb2 f3f3 	udiv	r3, r2, r3
 800630a:	3305      	adds	r3, #5
 800630c:	613b      	str	r3, [r7, #16]
 800630e:	e00e      	b.n	800632e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006310:	68fa      	ldr	r2, [r7, #12]
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	fbb2 f2f3 	udiv	r2, r2, r3
 8006318:	4613      	mov	r3, r2
 800631a:	009b      	lsls	r3, r3, #2
 800631c:	4413      	add	r3, r2
 800631e:	005b      	lsls	r3, r3, #1
 8006320:	461a      	mov	r2, r3
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	695b      	ldr	r3, [r3, #20]
 8006326:	fbb2 f3f3 	udiv	r3, r2, r3
 800632a:	3305      	adds	r3, #5
 800632c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	4a5c      	ldr	r2, [pc, #368]	; (80064a4 <HAL_I2S_Init+0x270>)
 8006332:	fba2 2303 	umull	r2, r3, r2, r3
 8006336:	08db      	lsrs	r3, r3, #3
 8006338:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	f003 0301 	and.w	r3, r3, #1
 8006340:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8006342:	693a      	ldr	r2, [r7, #16]
 8006344:	69bb      	ldr	r3, [r7, #24]
 8006346:	1ad3      	subs	r3, r2, r3
 8006348:	085b      	lsrs	r3, r3, #1
 800634a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800634c:	69bb      	ldr	r3, [r7, #24]
 800634e:	021b      	lsls	r3, r3, #8
 8006350:	61bb      	str	r3, [r7, #24]
 8006352:	e003      	b.n	800635c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006354:	2302      	movs	r3, #2
 8006356:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006358:	2300      	movs	r3, #0
 800635a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	2b01      	cmp	r3, #1
 8006360:	d902      	bls.n	8006368 <HAL_I2S_Init+0x134>
 8006362:	69fb      	ldr	r3, [r7, #28]
 8006364:	2bff      	cmp	r3, #255	; 0xff
 8006366:	d907      	bls.n	8006378 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800636c:	f043 0210 	orr.w	r2, r3, #16
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8006374:	2301      	movs	r3, #1
 8006376:	e08f      	b.n	8006498 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	691a      	ldr	r2, [r3, #16]
 800637c:	69bb      	ldr	r3, [r7, #24]
 800637e:	ea42 0103 	orr.w	r1, r2, r3
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	69fa      	ldr	r2, [r7, #28]
 8006388:	430a      	orrs	r2, r1
 800638a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	69db      	ldr	r3, [r3, #28]
 8006392:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006396:	f023 030f 	bic.w	r3, r3, #15
 800639a:	687a      	ldr	r2, [r7, #4]
 800639c:	6851      	ldr	r1, [r2, #4]
 800639e:	687a      	ldr	r2, [r7, #4]
 80063a0:	6892      	ldr	r2, [r2, #8]
 80063a2:	4311      	orrs	r1, r2
 80063a4:	687a      	ldr	r2, [r7, #4]
 80063a6:	68d2      	ldr	r2, [r2, #12]
 80063a8:	4311      	orrs	r1, r2
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	6992      	ldr	r2, [r2, #24]
 80063ae:	430a      	orrs	r2, r1
 80063b0:	431a      	orrs	r2, r3
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063ba:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6a1b      	ldr	r3, [r3, #32]
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d161      	bne.n	8006488 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	4a38      	ldr	r2, [pc, #224]	; (80064a8 <HAL_I2S_Init+0x274>)
 80063c8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a37      	ldr	r2, [pc, #220]	; (80064ac <HAL_I2S_Init+0x278>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d101      	bne.n	80063d8 <HAL_I2S_Init+0x1a4>
 80063d4:	4b36      	ldr	r3, [pc, #216]	; (80064b0 <HAL_I2S_Init+0x27c>)
 80063d6:	e001      	b.n	80063dc <HAL_I2S_Init+0x1a8>
 80063d8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80063dc:	69db      	ldr	r3, [r3, #28]
 80063de:	687a      	ldr	r2, [r7, #4]
 80063e0:	6812      	ldr	r2, [r2, #0]
 80063e2:	4932      	ldr	r1, [pc, #200]	; (80064ac <HAL_I2S_Init+0x278>)
 80063e4:	428a      	cmp	r2, r1
 80063e6:	d101      	bne.n	80063ec <HAL_I2S_Init+0x1b8>
 80063e8:	4a31      	ldr	r2, [pc, #196]	; (80064b0 <HAL_I2S_Init+0x27c>)
 80063ea:	e001      	b.n	80063f0 <HAL_I2S_Init+0x1bc>
 80063ec:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80063f0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80063f4:	f023 030f 	bic.w	r3, r3, #15
 80063f8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a2b      	ldr	r2, [pc, #172]	; (80064ac <HAL_I2S_Init+0x278>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d101      	bne.n	8006408 <HAL_I2S_Init+0x1d4>
 8006404:	4b2a      	ldr	r3, [pc, #168]	; (80064b0 <HAL_I2S_Init+0x27c>)
 8006406:	e001      	b.n	800640c <HAL_I2S_Init+0x1d8>
 8006408:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800640c:	2202      	movs	r2, #2
 800640e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a25      	ldr	r2, [pc, #148]	; (80064ac <HAL_I2S_Init+0x278>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d101      	bne.n	800641e <HAL_I2S_Init+0x1ea>
 800641a:	4b25      	ldr	r3, [pc, #148]	; (80064b0 <HAL_I2S_Init+0x27c>)
 800641c:	e001      	b.n	8006422 <HAL_I2S_Init+0x1ee>
 800641e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006422:	69db      	ldr	r3, [r3, #28]
 8006424:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800642e:	d003      	beq.n	8006438 <HAL_I2S_Init+0x204>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d103      	bne.n	8006440 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8006438:	f44f 7380 	mov.w	r3, #256	; 0x100
 800643c:	613b      	str	r3, [r7, #16]
 800643e:	e001      	b.n	8006444 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8006440:	2300      	movs	r3, #0
 8006442:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	689b      	ldr	r3, [r3, #8]
 800644c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800644e:	4313      	orrs	r3, r2
 8006450:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006458:	4313      	orrs	r3, r2
 800645a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	699b      	ldr	r3, [r3, #24]
 8006460:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006462:	4313      	orrs	r3, r2
 8006464:	b29a      	uxth	r2, r3
 8006466:	897b      	ldrh	r3, [r7, #10]
 8006468:	4313      	orrs	r3, r2
 800646a:	b29b      	uxth	r3, r3
 800646c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006470:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a0d      	ldr	r2, [pc, #52]	; (80064ac <HAL_I2S_Init+0x278>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d101      	bne.n	8006480 <HAL_I2S_Init+0x24c>
 800647c:	4b0c      	ldr	r3, [pc, #48]	; (80064b0 <HAL_I2S_Init+0x27c>)
 800647e:	e001      	b.n	8006484 <HAL_I2S_Init+0x250>
 8006480:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006484:	897a      	ldrh	r2, [r7, #10]
 8006486:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2201      	movs	r2, #1
 8006492:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8006496:	2300      	movs	r3, #0
}
 8006498:	4618      	mov	r0, r3
 800649a:	3720      	adds	r7, #32
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}
 80064a0:	0800696b 	.word	0x0800696b
 80064a4:	cccccccd 	.word	0xcccccccd
 80064a8:	08006a81 	.word	0x08006a81
 80064ac:	40003800 	.word	0x40003800
 80064b0:	40003400 	.word	0x40003400

080064b4 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b086      	sub	sp, #24
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	60b9      	str	r1, [r7, #8]
 80064be:	4613      	mov	r3, r2
 80064c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d002      	beq.n	80064ce <HAL_I2S_Transmit_DMA+0x1a>
 80064c8:	88fb      	ldrh	r3, [r7, #6]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d101      	bne.n	80064d2 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80064ce:	2301      	movs	r3, #1
 80064d0:	e08e      	b.n	80065f0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d101      	bne.n	80064e2 <HAL_I2S_Transmit_DMA+0x2e>
 80064de:	2302      	movs	r3, #2
 80064e0:	e086      	b.n	80065f0 <HAL_I2S_Transmit_DMA+0x13c>
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2201      	movs	r2, #1
 80064e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d005      	beq.n	8006502 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2200      	movs	r2, #0
 80064fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 80064fe:	2302      	movs	r3, #2
 8006500:	e076      	b.n	80065f0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2203      	movs	r2, #3
 8006506:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2200      	movs	r2, #0
 800650e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	68ba      	ldr	r2, [r7, #8]
 8006514:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	69db      	ldr	r3, [r3, #28]
 800651c:	f003 0307 	and.w	r3, r3, #7
 8006520:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	2b03      	cmp	r3, #3
 8006526:	d002      	beq.n	800652e <HAL_I2S_Transmit_DMA+0x7a>
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	2b05      	cmp	r3, #5
 800652c:	d10a      	bne.n	8006544 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 800652e:	88fb      	ldrh	r3, [r7, #6]
 8006530:	005b      	lsls	r3, r3, #1
 8006532:	b29a      	uxth	r2, r3
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8006538:	88fb      	ldrh	r3, [r7, #6]
 800653a:	005b      	lsls	r3, r3, #1
 800653c:	b29a      	uxth	r2, r3
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006542:	e005      	b.n	8006550 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	88fa      	ldrh	r2, [r7, #6]
 8006548:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	88fa      	ldrh	r2, [r7, #6]
 800654e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006554:	4a28      	ldr	r2, [pc, #160]	; (80065f8 <HAL_I2S_Transmit_DMA+0x144>)
 8006556:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800655c:	4a27      	ldr	r2, [pc, #156]	; (80065fc <HAL_I2S_Transmit_DMA+0x148>)
 800655e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006564:	4a26      	ldr	r2, [pc, #152]	; (8006600 <HAL_I2S_Transmit_DMA+0x14c>)
 8006566:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006570:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006578:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800657e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006580:	f7fc fcc2 	bl	8002f08 <HAL_DMA_Start_IT>
 8006584:	4603      	mov	r3, r0
 8006586:	2b00      	cmp	r3, #0
 8006588:	d00f      	beq.n	80065aa <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800658e:	f043 0208 	orr.w	r2, r3, #8
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2201      	movs	r2, #1
 800659a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2200      	movs	r2, #0
 80065a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e022      	b.n	80065f0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	69db      	ldr	r3, [r3, #28]
 80065b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d107      	bne.n	80065c8 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	69da      	ldr	r2, [r3, #28]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80065c6:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	f003 0302 	and.w	r3, r3, #2
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d107      	bne.n	80065e6 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	685a      	ldr	r2, [r3, #4]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f042 0202 	orr.w	r2, r2, #2
 80065e4:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 80065ee:	2300      	movs	r3, #0
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3718      	adds	r7, #24
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}
 80065f8:	080067eb 	.word	0x080067eb
 80065fc:	080067a9 	.word	0x080067a9
 8006600:	08006865 	.word	0x08006865

08006604 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b086      	sub	sp, #24
 8006608:	af00      	add	r7, sp, #0
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	4613      	mov	r3, r2
 8006610:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d002      	beq.n	800661e <HAL_I2S_Receive_DMA+0x1a>
 8006618:	88fb      	ldrh	r3, [r7, #6]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d101      	bne.n	8006622 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e0a1      	b.n	8006766 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006628:	b2db      	uxtb	r3, r3
 800662a:	2b01      	cmp	r3, #1
 800662c:	d101      	bne.n	8006632 <HAL_I2S_Receive_DMA+0x2e>
 800662e:	2302      	movs	r3, #2
 8006630:	e099      	b.n	8006766 <HAL_I2S_Receive_DMA+0x162>
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2201      	movs	r2, #1
 8006636:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006640:	b2db      	uxtb	r3, r3
 8006642:	2b01      	cmp	r3, #1
 8006644:	d005      	beq.n	8006652 <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2200      	movs	r2, #0
 800664a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 800664e:	2302      	movs	r3, #2
 8006650:	e089      	b.n	8006766 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2204      	movs	r2, #4
 8006656:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2200      	movs	r2, #0
 800665e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	68ba      	ldr	r2, [r7, #8]
 8006664:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	69db      	ldr	r3, [r3, #28]
 800666c:	f003 0307 	and.w	r3, r3, #7
 8006670:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	2b03      	cmp	r3, #3
 8006676:	d002      	beq.n	800667e <HAL_I2S_Receive_DMA+0x7a>
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	2b05      	cmp	r3, #5
 800667c:	d10a      	bne.n	8006694 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 800667e:	88fb      	ldrh	r3, [r7, #6]
 8006680:	005b      	lsls	r3, r3, #1
 8006682:	b29a      	uxth	r2, r3
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8006688:	88fb      	ldrh	r3, [r7, #6]
 800668a:	005b      	lsls	r3, r3, #1
 800668c:	b29a      	uxth	r2, r3
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	865a      	strh	r2, [r3, #50]	; 0x32
 8006692:	e005      	b.n	80066a0 <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	88fa      	ldrh	r2, [r7, #6]
 8006698:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	88fa      	ldrh	r2, [r7, #6]
 800669e:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066a4:	4a32      	ldr	r2, [pc, #200]	; (8006770 <HAL_I2S_Receive_DMA+0x16c>)
 80066a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066ac:	4a31      	ldr	r2, [pc, #196]	; (8006774 <HAL_I2S_Receive_DMA+0x170>)
 80066ae:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066b4:	4a30      	ldr	r2, [pc, #192]	; (8006778 <HAL_I2S_Receive_DMA+0x174>)
 80066b6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	69db      	ldr	r3, [r3, #28]
 80066be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80066c6:	d10a      	bne.n	80066de <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80066c8:	2300      	movs	r3, #0
 80066ca:	613b      	str	r3, [r7, #16]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	68db      	ldr	r3, [r3, #12]
 80066d2:	613b      	str	r3, [r7, #16]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	613b      	str	r3, [r7, #16]
 80066dc:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	330c      	adds	r3, #12
 80066e8:	4619      	mov	r1, r3
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066ee:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80066f4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80066f6:	f7fc fc07 	bl	8002f08 <HAL_DMA_Start_IT>
 80066fa:	4603      	mov	r3, r0
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d00f      	beq.n	8006720 <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006704:	f043 0208 	orr.w	r2, r3, #8
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2200      	movs	r2, #0
 8006718:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e022      	b.n	8006766 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	69db      	ldr	r3, [r3, #28]
 8006726:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800672a:	2b00      	cmp	r3, #0
 800672c:	d107      	bne.n	800673e <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	69da      	ldr	r2, [r3, #28]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800673c:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	f003 0301 	and.w	r3, r3, #1
 8006748:	2b00      	cmp	r3, #0
 800674a:	d107      	bne.n	800675c <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	685a      	ldr	r2, [r3, #4]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f042 0201 	orr.w	r2, r2, #1
 800675a:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2200      	movs	r2, #0
 8006760:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3718      	adds	r7, #24
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	08006849 	.word	0x08006849
 8006774:	08006807 	.word	0x08006807
 8006778:	08006865 	.word	0x08006865

0800677c <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b082      	sub	sp, #8
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006788:	6878      	ldr	r0, [r7, #4]
 800678a:	4798      	blx	r3
}
 800678c:	bf00      	nop
 800678e:	3708      	adds	r7, #8
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}

08006794 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006794:	b480      	push	{r7}
 8006796:	b083      	sub	sp, #12
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800679c:	bf00      	nop
 800679e:	370c      	adds	r7, #12
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr

080067a8 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b084      	sub	sp, #16
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067b4:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	69db      	ldr	r3, [r3, #28]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d10e      	bne.n	80067dc <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	685a      	ldr	r2, [r3, #4]
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f022 0202 	bic.w	r2, r2, #2
 80067cc:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2200      	movs	r2, #0
 80067d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80067dc:	68f8      	ldr	r0, [r7, #12]
 80067de:	f7fa fb6d 	bl	8000ebc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80067e2:	bf00      	nop
 80067e4:	3710      	adds	r7, #16
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}

080067ea <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80067ea:	b580      	push	{r7, lr}
 80067ec:	b084      	sub	sp, #16
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067f6:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80067f8:	68f8      	ldr	r0, [r7, #12]
 80067fa:	f7fa fb51 	bl	8000ea0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80067fe:	bf00      	nop
 8006800:	3710      	adds	r7, #16
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}

08006806 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8006806:	b580      	push	{r7, lr}
 8006808:	b084      	sub	sp, #16
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006812:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	69db      	ldr	r3, [r3, #28]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d10e      	bne.n	800683a <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	685a      	ldr	r2, [r3, #4]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f022 0201 	bic.w	r2, r2, #1
 800682a:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2200      	movs	r2, #0
 8006830:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2201      	movs	r2, #1
 8006836:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 800683a:	68f8      	ldr	r0, [r7, #12]
 800683c:	f7fa faee 	bl	8000e1c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8006840:	bf00      	nop
 8006842:	3710      	adds	r7, #16
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}

08006848 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b084      	sub	sp, #16
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006854:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8006856:	68f8      	ldr	r0, [r7, #12]
 8006858:	f7fa faa2 	bl	8000da0 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800685c:	bf00      	nop
 800685e:	3710      	adds	r7, #16
 8006860:	46bd      	mov	sp, r7
 8006862:	bd80      	pop	{r7, pc}

08006864 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b084      	sub	sp, #16
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006870:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	685a      	ldr	r2, [r3, #4]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f022 0203 	bic.w	r2, r2, #3
 8006880:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2200      	movs	r2, #0
 8006886:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2200      	movs	r2, #0
 800688c:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2201      	movs	r2, #1
 8006892:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800689a:	f043 0208 	orr.w	r2, r3, #8
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80068a2:	68f8      	ldr	r0, [r7, #12]
 80068a4:	f7ff ff76 	bl	8006794 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80068a8:	bf00      	nop
 80068aa:	3710      	adds	r7, #16
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b082      	sub	sp, #8
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068bc:	881a      	ldrh	r2, [r3, #0]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c8:	1c9a      	adds	r2, r3, #2
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	3b01      	subs	r3, #1
 80068d6:	b29a      	uxth	r2, r3
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d10e      	bne.n	8006904 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	685a      	ldr	r2, [r3, #4]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80068f4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2201      	movs	r2, #1
 80068fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f7fa fadc 	bl	8000ebc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006904:	bf00      	nop
 8006906:	3708      	adds	r7, #8
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}

0800690c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b082      	sub	sp, #8
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	68da      	ldr	r2, [r3, #12]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800691e:	b292      	uxth	r2, r2
 8006920:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006926:	1c9a      	adds	r2, r3, #2
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006930:	b29b      	uxth	r3, r3
 8006932:	3b01      	subs	r3, #1
 8006934:	b29a      	uxth	r2, r3
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800693e:	b29b      	uxth	r3, r3
 8006940:	2b00      	cmp	r3, #0
 8006942:	d10e      	bne.n	8006962 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	685a      	ldr	r2, [r3, #4]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006952:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2201      	movs	r2, #1
 8006958:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f7fa fa5d 	bl	8000e1c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006962:	bf00      	nop
 8006964:	3708      	adds	r7, #8
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}

0800696a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800696a:	b580      	push	{r7, lr}
 800696c:	b086      	sub	sp, #24
 800696e:	af00      	add	r7, sp, #0
 8006970:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006980:	b2db      	uxtb	r3, r3
 8006982:	2b04      	cmp	r3, #4
 8006984:	d13a      	bne.n	80069fc <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	f003 0301 	and.w	r3, r3, #1
 800698c:	2b01      	cmp	r3, #1
 800698e:	d109      	bne.n	80069a4 <I2S_IRQHandler+0x3a>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800699a:	2b40      	cmp	r3, #64	; 0x40
 800699c:	d102      	bne.n	80069a4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f7ff ffb4 	bl	800690c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069aa:	2b40      	cmp	r3, #64	; 0x40
 80069ac:	d126      	bne.n	80069fc <I2S_IRQHandler+0x92>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	f003 0320 	and.w	r3, r3, #32
 80069b8:	2b20      	cmp	r3, #32
 80069ba:	d11f      	bne.n	80069fc <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	685a      	ldr	r2, [r3, #4]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80069ca:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80069cc:	2300      	movs	r3, #0
 80069ce:	613b      	str	r3, [r7, #16]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68db      	ldr	r3, [r3, #12]
 80069d6:	613b      	str	r3, [r7, #16]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	689b      	ldr	r3, [r3, #8]
 80069de:	613b      	str	r3, [r7, #16]
 80069e0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2201      	movs	r2, #1
 80069e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069ee:	f043 0202 	orr.w	r2, r3, #2
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f7ff fecc 	bl	8006794 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a02:	b2db      	uxtb	r3, r3
 8006a04:	2b03      	cmp	r3, #3
 8006a06:	d136      	bne.n	8006a76 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	f003 0302 	and.w	r3, r3, #2
 8006a0e:	2b02      	cmp	r3, #2
 8006a10:	d109      	bne.n	8006a26 <I2S_IRQHandler+0xbc>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a1c:	2b80      	cmp	r3, #128	; 0x80
 8006a1e:	d102      	bne.n	8006a26 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f7ff ff45 	bl	80068b0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	f003 0308 	and.w	r3, r3, #8
 8006a2c:	2b08      	cmp	r3, #8
 8006a2e:	d122      	bne.n	8006a76 <I2S_IRQHandler+0x10c>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	685b      	ldr	r3, [r3, #4]
 8006a36:	f003 0320 	and.w	r3, r3, #32
 8006a3a:	2b20      	cmp	r3, #32
 8006a3c:	d11b      	bne.n	8006a76 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	685a      	ldr	r2, [r3, #4]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006a4c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006a4e:	2300      	movs	r3, #0
 8006a50:	60fb      	str	r3, [r7, #12]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	689b      	ldr	r3, [r3, #8]
 8006a58:	60fb      	str	r3, [r7, #12]
 8006a5a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a68:	f043 0204 	orr.w	r2, r3, #4
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006a70:	6878      	ldr	r0, [r7, #4]
 8006a72:	f7ff fe8f 	bl	8006794 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006a76:	bf00      	nop
 8006a78:	3718      	adds	r7, #24
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}
	...

08006a80 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b088      	sub	sp, #32
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a92      	ldr	r2, [pc, #584]	; (8006ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d101      	bne.n	8006a9e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006a9a:	4b92      	ldr	r3, [pc, #584]	; (8006ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006a9c:	e001      	b.n	8006aa2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8006a9e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006aa2:	689b      	ldr	r3, [r3, #8]
 8006aa4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	685b      	ldr	r3, [r3, #4]
 8006aac:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a8b      	ldr	r2, [pc, #556]	; (8006ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d101      	bne.n	8006abc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006ab8:	4b8a      	ldr	r3, [pc, #552]	; (8006ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006aba:	e001      	b.n	8006ac0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006abc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006acc:	d004      	beq.n	8006ad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	f040 8099 	bne.w	8006c0a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006ad8:	69fb      	ldr	r3, [r7, #28]
 8006ada:	f003 0302 	and.w	r3, r3, #2
 8006ade:	2b02      	cmp	r3, #2
 8006ae0:	d107      	bne.n	8006af2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d002      	beq.n	8006af2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 f925 	bl	8006d3c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8006af2:	69bb      	ldr	r3, [r7, #24]
 8006af4:	f003 0301 	and.w	r3, r3, #1
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	d107      	bne.n	8006b0c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d002      	beq.n	8006b0c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f000 f9c8 	bl	8006e9c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006b0c:	69bb      	ldr	r3, [r7, #24]
 8006b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b12:	2b40      	cmp	r3, #64	; 0x40
 8006b14:	d13a      	bne.n	8006b8c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	f003 0320 	and.w	r3, r3, #32
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d035      	beq.n	8006b8c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a6e      	ldr	r2, [pc, #440]	; (8006ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d101      	bne.n	8006b2e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8006b2a:	4b6e      	ldr	r3, [pc, #440]	; (8006ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006b2c:	e001      	b.n	8006b32 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8006b2e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006b32:	685a      	ldr	r2, [r3, #4]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4969      	ldr	r1, [pc, #420]	; (8006ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006b3a:	428b      	cmp	r3, r1
 8006b3c:	d101      	bne.n	8006b42 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8006b3e:	4b69      	ldr	r3, [pc, #420]	; (8006ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006b40:	e001      	b.n	8006b46 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006b42:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006b46:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006b4a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	685a      	ldr	r2, [r3, #4]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006b5a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	60fb      	str	r3, [r7, #12]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	60fb      	str	r3, [r7, #12]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	60fb      	str	r3, [r7, #12]
 8006b70:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2201      	movs	r2, #1
 8006b76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b7e:	f043 0202 	orr.w	r2, r3, #2
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f7ff fe04 	bl	8006794 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	f003 0308 	and.w	r3, r3, #8
 8006b92:	2b08      	cmp	r3, #8
 8006b94:	f040 80c3 	bne.w	8006d1e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8006b98:	697b      	ldr	r3, [r7, #20]
 8006b9a:	f003 0320 	and.w	r3, r3, #32
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	f000 80bd 	beq.w	8006d1e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	685a      	ldr	r2, [r3, #4]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006bb2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a49      	ldr	r2, [pc, #292]	; (8006ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d101      	bne.n	8006bc2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8006bbe:	4b49      	ldr	r3, [pc, #292]	; (8006ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006bc0:	e001      	b.n	8006bc6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8006bc2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006bc6:	685a      	ldr	r2, [r3, #4]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4944      	ldr	r1, [pc, #272]	; (8006ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006bce:	428b      	cmp	r3, r1
 8006bd0:	d101      	bne.n	8006bd6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006bd2:	4b44      	ldr	r3, [pc, #272]	; (8006ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006bd4:	e001      	b.n	8006bda <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006bd6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006bda:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006bde:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006be0:	2300      	movs	r3, #0
 8006be2:	60bb      	str	r3, [r7, #8]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	60bb      	str	r3, [r7, #8]
 8006bec:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bfa:	f043 0204 	orr.w	r2, r3, #4
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f7ff fdc6 	bl	8006794 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006c08:	e089      	b.n	8006d1e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006c0a:	69bb      	ldr	r3, [r7, #24]
 8006c0c:	f003 0302 	and.w	r3, r3, #2
 8006c10:	2b02      	cmp	r3, #2
 8006c12:	d107      	bne.n	8006c24 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d002      	beq.n	8006c24 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f000 f8be 	bl	8006da0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006c24:	69fb      	ldr	r3, [r7, #28]
 8006c26:	f003 0301 	and.w	r3, r3, #1
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d107      	bne.n	8006c3e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d002      	beq.n	8006c3e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f000 f8fd 	bl	8006e38 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006c3e:	69fb      	ldr	r3, [r7, #28]
 8006c40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c44:	2b40      	cmp	r3, #64	; 0x40
 8006c46:	d12f      	bne.n	8006ca8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	f003 0320 	and.w	r3, r3, #32
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d02a      	beq.n	8006ca8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	685a      	ldr	r2, [r3, #4]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006c60:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a1e      	ldr	r2, [pc, #120]	; (8006ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d101      	bne.n	8006c70 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006c6c:	4b1d      	ldr	r3, [pc, #116]	; (8006ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006c6e:	e001      	b.n	8006c74 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006c70:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c74:	685a      	ldr	r2, [r3, #4]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4919      	ldr	r1, [pc, #100]	; (8006ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006c7c:	428b      	cmp	r3, r1
 8006c7e:	d101      	bne.n	8006c84 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006c80:	4b18      	ldr	r3, [pc, #96]	; (8006ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006c82:	e001      	b.n	8006c88 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006c84:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c88:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006c8c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2201      	movs	r2, #1
 8006c92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c9a:	f043 0202 	orr.w	r2, r3, #2
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f7ff fd76 	bl	8006794 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006ca8:	69bb      	ldr	r3, [r7, #24]
 8006caa:	f003 0308 	and.w	r3, r3, #8
 8006cae:	2b08      	cmp	r3, #8
 8006cb0:	d136      	bne.n	8006d20 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	f003 0320 	and.w	r3, r3, #32
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d031      	beq.n	8006d20 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a07      	ldr	r2, [pc, #28]	; (8006ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d101      	bne.n	8006cca <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8006cc6:	4b07      	ldr	r3, [pc, #28]	; (8006ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006cc8:	e001      	b.n	8006cce <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8006cca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006cce:	685a      	ldr	r2, [r3, #4]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4902      	ldr	r1, [pc, #8]	; (8006ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006cd6:	428b      	cmp	r3, r1
 8006cd8:	d106      	bne.n	8006ce8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8006cda:	4b02      	ldr	r3, [pc, #8]	; (8006ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006cdc:	e006      	b.n	8006cec <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8006cde:	bf00      	nop
 8006ce0:	40003800 	.word	0x40003800
 8006ce4:	40003400 	.word	0x40003400
 8006ce8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006cec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006cf0:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	685a      	ldr	r2, [r3, #4]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006d00:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2201      	movs	r2, #1
 8006d06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d0e:	f043 0204 	orr.w	r2, r3, #4
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f7ff fd3c 	bl	8006794 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006d1c:	e000      	b.n	8006d20 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006d1e:	bf00      	nop
}
 8006d20:	bf00      	nop
 8006d22:	3720      	adds	r7, #32
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}

08006d28 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b083      	sub	sp, #12
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006d30:	bf00      	nop
 8006d32:	370c      	adds	r7, #12
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr

08006d3c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b082      	sub	sp, #8
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d48:	1c99      	adds	r1, r3, #2
 8006d4a:	687a      	ldr	r2, [r7, #4]
 8006d4c:	6251      	str	r1, [r2, #36]	; 0x24
 8006d4e:	881a      	ldrh	r2, [r3, #0]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	3b01      	subs	r3, #1
 8006d5e:	b29a      	uxth	r2, r3
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d68:	b29b      	uxth	r3, r3
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d113      	bne.n	8006d96 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	685a      	ldr	r2, [r3, #4]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006d7c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d106      	bne.n	8006d96 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f7ff ffc9 	bl	8006d28 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006d96:	bf00      	nop
 8006d98:	3708      	adds	r7, #8
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}
	...

08006da0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b082      	sub	sp, #8
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dac:	1c99      	adds	r1, r3, #2
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	6251      	str	r1, [r2, #36]	; 0x24
 8006db2:	8819      	ldrh	r1, [r3, #0]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a1d      	ldr	r2, [pc, #116]	; (8006e30 <I2SEx_TxISR_I2SExt+0x90>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d101      	bne.n	8006dc2 <I2SEx_TxISR_I2SExt+0x22>
 8006dbe:	4b1d      	ldr	r3, [pc, #116]	; (8006e34 <I2SEx_TxISR_I2SExt+0x94>)
 8006dc0:	e001      	b.n	8006dc6 <I2SEx_TxISR_I2SExt+0x26>
 8006dc2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006dc6:	460a      	mov	r2, r1
 8006dc8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	3b01      	subs	r3, #1
 8006dd2:	b29a      	uxth	r2, r3
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d121      	bne.n	8006e26 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a12      	ldr	r2, [pc, #72]	; (8006e30 <I2SEx_TxISR_I2SExt+0x90>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d101      	bne.n	8006df0 <I2SEx_TxISR_I2SExt+0x50>
 8006dec:	4b11      	ldr	r3, [pc, #68]	; (8006e34 <I2SEx_TxISR_I2SExt+0x94>)
 8006dee:	e001      	b.n	8006df4 <I2SEx_TxISR_I2SExt+0x54>
 8006df0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006df4:	685a      	ldr	r2, [r3, #4]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	490d      	ldr	r1, [pc, #52]	; (8006e30 <I2SEx_TxISR_I2SExt+0x90>)
 8006dfc:	428b      	cmp	r3, r1
 8006dfe:	d101      	bne.n	8006e04 <I2SEx_TxISR_I2SExt+0x64>
 8006e00:	4b0c      	ldr	r3, [pc, #48]	; (8006e34 <I2SEx_TxISR_I2SExt+0x94>)
 8006e02:	e001      	b.n	8006e08 <I2SEx_TxISR_I2SExt+0x68>
 8006e04:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006e08:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006e0c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d106      	bne.n	8006e26 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f7ff ff81 	bl	8006d28 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006e26:	bf00      	nop
 8006e28:	3708      	adds	r7, #8
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd80      	pop	{r7, pc}
 8006e2e:	bf00      	nop
 8006e30:	40003800 	.word	0x40003800
 8006e34:	40003400 	.word	0x40003400

08006e38 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b082      	sub	sp, #8
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	68d8      	ldr	r0, [r3, #12]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e4a:	1c99      	adds	r1, r3, #2
 8006e4c:	687a      	ldr	r2, [r7, #4]
 8006e4e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006e50:	b282      	uxth	r2, r0
 8006e52:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	3b01      	subs	r3, #1
 8006e5c:	b29a      	uxth	r2, r3
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006e66:	b29b      	uxth	r3, r3
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d113      	bne.n	8006e94 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	685a      	ldr	r2, [r3, #4]
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006e7a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d106      	bne.n	8006e94 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2201      	movs	r2, #1
 8006e8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f7ff ff4a 	bl	8006d28 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006e94:	bf00      	nop
 8006e96:	3708      	adds	r7, #8
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b082      	sub	sp, #8
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a20      	ldr	r2, [pc, #128]	; (8006f2c <I2SEx_RxISR_I2SExt+0x90>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d101      	bne.n	8006eb2 <I2SEx_RxISR_I2SExt+0x16>
 8006eae:	4b20      	ldr	r3, [pc, #128]	; (8006f30 <I2SEx_RxISR_I2SExt+0x94>)
 8006eb0:	e001      	b.n	8006eb6 <I2SEx_RxISR_I2SExt+0x1a>
 8006eb2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006eb6:	68d8      	ldr	r0, [r3, #12]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ebc:	1c99      	adds	r1, r3, #2
 8006ebe:	687a      	ldr	r2, [r7, #4]
 8006ec0:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006ec2:	b282      	uxth	r2, r0
 8006ec4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	3b01      	subs	r3, #1
 8006ece:	b29a      	uxth	r2, r3
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d121      	bne.n	8006f22 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a12      	ldr	r2, [pc, #72]	; (8006f2c <I2SEx_RxISR_I2SExt+0x90>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d101      	bne.n	8006eec <I2SEx_RxISR_I2SExt+0x50>
 8006ee8:	4b11      	ldr	r3, [pc, #68]	; (8006f30 <I2SEx_RxISR_I2SExt+0x94>)
 8006eea:	e001      	b.n	8006ef0 <I2SEx_RxISR_I2SExt+0x54>
 8006eec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006ef0:	685a      	ldr	r2, [r3, #4]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	490d      	ldr	r1, [pc, #52]	; (8006f2c <I2SEx_RxISR_I2SExt+0x90>)
 8006ef8:	428b      	cmp	r3, r1
 8006efa:	d101      	bne.n	8006f00 <I2SEx_RxISR_I2SExt+0x64>
 8006efc:	4b0c      	ldr	r3, [pc, #48]	; (8006f30 <I2SEx_RxISR_I2SExt+0x94>)
 8006efe:	e001      	b.n	8006f04 <I2SEx_RxISR_I2SExt+0x68>
 8006f00:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006f04:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006f08:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d106      	bne.n	8006f22 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2201      	movs	r2, #1
 8006f18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f7ff ff03 	bl	8006d28 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006f22:	bf00      	nop
 8006f24:	3708      	adds	r7, #8
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	bf00      	nop
 8006f2c:	40003800 	.word	0x40003800
 8006f30:	40003400 	.word	0x40003400

08006f34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b086      	sub	sp, #24
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d101      	bne.n	8006f46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e267      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 0301 	and.w	r3, r3, #1
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d075      	beq.n	800703e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006f52:	4b88      	ldr	r3, [pc, #544]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	f003 030c 	and.w	r3, r3, #12
 8006f5a:	2b04      	cmp	r3, #4
 8006f5c:	d00c      	beq.n	8006f78 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f5e:	4b85      	ldr	r3, [pc, #532]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006f66:	2b08      	cmp	r3, #8
 8006f68:	d112      	bne.n	8006f90 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f6a:	4b82      	ldr	r3, [pc, #520]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f76:	d10b      	bne.n	8006f90 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f78:	4b7e      	ldr	r3, [pc, #504]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d05b      	beq.n	800703c <HAL_RCC_OscConfig+0x108>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	685b      	ldr	r3, [r3, #4]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d157      	bne.n	800703c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	e242      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f98:	d106      	bne.n	8006fa8 <HAL_RCC_OscConfig+0x74>
 8006f9a:	4b76      	ldr	r3, [pc, #472]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a75      	ldr	r2, [pc, #468]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8006fa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fa4:	6013      	str	r3, [r2, #0]
 8006fa6:	e01d      	b.n	8006fe4 <HAL_RCC_OscConfig+0xb0>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006fb0:	d10c      	bne.n	8006fcc <HAL_RCC_OscConfig+0x98>
 8006fb2:	4b70      	ldr	r3, [pc, #448]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a6f      	ldr	r2, [pc, #444]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8006fb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006fbc:	6013      	str	r3, [r2, #0]
 8006fbe:	4b6d      	ldr	r3, [pc, #436]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a6c      	ldr	r2, [pc, #432]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8006fc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fc8:	6013      	str	r3, [r2, #0]
 8006fca:	e00b      	b.n	8006fe4 <HAL_RCC_OscConfig+0xb0>
 8006fcc:	4b69      	ldr	r3, [pc, #420]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a68      	ldr	r2, [pc, #416]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8006fd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fd6:	6013      	str	r3, [r2, #0]
 8006fd8:	4b66      	ldr	r3, [pc, #408]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a65      	ldr	r2, [pc, #404]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8006fde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006fe2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d013      	beq.n	8007014 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fec:	f7fb fd9c 	bl	8002b28 <HAL_GetTick>
 8006ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ff2:	e008      	b.n	8007006 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006ff4:	f7fb fd98 	bl	8002b28 <HAL_GetTick>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	1ad3      	subs	r3, r2, r3
 8006ffe:	2b64      	cmp	r3, #100	; 0x64
 8007000:	d901      	bls.n	8007006 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007002:	2303      	movs	r3, #3
 8007004:	e207      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007006:	4b5b      	ldr	r3, [pc, #364]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800700e:	2b00      	cmp	r3, #0
 8007010:	d0f0      	beq.n	8006ff4 <HAL_RCC_OscConfig+0xc0>
 8007012:	e014      	b.n	800703e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007014:	f7fb fd88 	bl	8002b28 <HAL_GetTick>
 8007018:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800701a:	e008      	b.n	800702e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800701c:	f7fb fd84 	bl	8002b28 <HAL_GetTick>
 8007020:	4602      	mov	r2, r0
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	1ad3      	subs	r3, r2, r3
 8007026:	2b64      	cmp	r3, #100	; 0x64
 8007028:	d901      	bls.n	800702e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800702a:	2303      	movs	r3, #3
 800702c:	e1f3      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800702e:	4b51      	ldr	r3, [pc, #324]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007036:	2b00      	cmp	r3, #0
 8007038:	d1f0      	bne.n	800701c <HAL_RCC_OscConfig+0xe8>
 800703a:	e000      	b.n	800703e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800703c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 0302 	and.w	r3, r3, #2
 8007046:	2b00      	cmp	r3, #0
 8007048:	d063      	beq.n	8007112 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800704a:	4b4a      	ldr	r3, [pc, #296]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	f003 030c 	and.w	r3, r3, #12
 8007052:	2b00      	cmp	r3, #0
 8007054:	d00b      	beq.n	800706e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007056:	4b47      	ldr	r3, [pc, #284]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800705e:	2b08      	cmp	r3, #8
 8007060:	d11c      	bne.n	800709c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007062:	4b44      	ldr	r3, [pc, #272]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800706a:	2b00      	cmp	r3, #0
 800706c:	d116      	bne.n	800709c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800706e:	4b41      	ldr	r3, [pc, #260]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f003 0302 	and.w	r3, r3, #2
 8007076:	2b00      	cmp	r3, #0
 8007078:	d005      	beq.n	8007086 <HAL_RCC_OscConfig+0x152>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	68db      	ldr	r3, [r3, #12]
 800707e:	2b01      	cmp	r3, #1
 8007080:	d001      	beq.n	8007086 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	e1c7      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007086:	4b3b      	ldr	r3, [pc, #236]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	691b      	ldr	r3, [r3, #16]
 8007092:	00db      	lsls	r3, r3, #3
 8007094:	4937      	ldr	r1, [pc, #220]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8007096:	4313      	orrs	r3, r2
 8007098:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800709a:	e03a      	b.n	8007112 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d020      	beq.n	80070e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80070a4:	4b34      	ldr	r3, [pc, #208]	; (8007178 <HAL_RCC_OscConfig+0x244>)
 80070a6:	2201      	movs	r2, #1
 80070a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070aa:	f7fb fd3d 	bl	8002b28 <HAL_GetTick>
 80070ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070b0:	e008      	b.n	80070c4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80070b2:	f7fb fd39 	bl	8002b28 <HAL_GetTick>
 80070b6:	4602      	mov	r2, r0
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	1ad3      	subs	r3, r2, r3
 80070bc:	2b02      	cmp	r3, #2
 80070be:	d901      	bls.n	80070c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80070c0:	2303      	movs	r3, #3
 80070c2:	e1a8      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070c4:	4b2b      	ldr	r3, [pc, #172]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f003 0302 	and.w	r3, r3, #2
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d0f0      	beq.n	80070b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070d0:	4b28      	ldr	r3, [pc, #160]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	691b      	ldr	r3, [r3, #16]
 80070dc:	00db      	lsls	r3, r3, #3
 80070de:	4925      	ldr	r1, [pc, #148]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 80070e0:	4313      	orrs	r3, r2
 80070e2:	600b      	str	r3, [r1, #0]
 80070e4:	e015      	b.n	8007112 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80070e6:	4b24      	ldr	r3, [pc, #144]	; (8007178 <HAL_RCC_OscConfig+0x244>)
 80070e8:	2200      	movs	r2, #0
 80070ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070ec:	f7fb fd1c 	bl	8002b28 <HAL_GetTick>
 80070f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80070f2:	e008      	b.n	8007106 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80070f4:	f7fb fd18 	bl	8002b28 <HAL_GetTick>
 80070f8:	4602      	mov	r2, r0
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	1ad3      	subs	r3, r2, r3
 80070fe:	2b02      	cmp	r3, #2
 8007100:	d901      	bls.n	8007106 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007102:	2303      	movs	r3, #3
 8007104:	e187      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007106:	4b1b      	ldr	r3, [pc, #108]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f003 0302 	and.w	r3, r3, #2
 800710e:	2b00      	cmp	r3, #0
 8007110:	d1f0      	bne.n	80070f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f003 0308 	and.w	r3, r3, #8
 800711a:	2b00      	cmp	r3, #0
 800711c:	d036      	beq.n	800718c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	695b      	ldr	r3, [r3, #20]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d016      	beq.n	8007154 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007126:	4b15      	ldr	r3, [pc, #84]	; (800717c <HAL_RCC_OscConfig+0x248>)
 8007128:	2201      	movs	r2, #1
 800712a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800712c:	f7fb fcfc 	bl	8002b28 <HAL_GetTick>
 8007130:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007132:	e008      	b.n	8007146 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007134:	f7fb fcf8 	bl	8002b28 <HAL_GetTick>
 8007138:	4602      	mov	r2, r0
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	1ad3      	subs	r3, r2, r3
 800713e:	2b02      	cmp	r3, #2
 8007140:	d901      	bls.n	8007146 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007142:	2303      	movs	r3, #3
 8007144:	e167      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007146:	4b0b      	ldr	r3, [pc, #44]	; (8007174 <HAL_RCC_OscConfig+0x240>)
 8007148:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800714a:	f003 0302 	and.w	r3, r3, #2
 800714e:	2b00      	cmp	r3, #0
 8007150:	d0f0      	beq.n	8007134 <HAL_RCC_OscConfig+0x200>
 8007152:	e01b      	b.n	800718c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007154:	4b09      	ldr	r3, [pc, #36]	; (800717c <HAL_RCC_OscConfig+0x248>)
 8007156:	2200      	movs	r2, #0
 8007158:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800715a:	f7fb fce5 	bl	8002b28 <HAL_GetTick>
 800715e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007160:	e00e      	b.n	8007180 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007162:	f7fb fce1 	bl	8002b28 <HAL_GetTick>
 8007166:	4602      	mov	r2, r0
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	1ad3      	subs	r3, r2, r3
 800716c:	2b02      	cmp	r3, #2
 800716e:	d907      	bls.n	8007180 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007170:	2303      	movs	r3, #3
 8007172:	e150      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
 8007174:	40023800 	.word	0x40023800
 8007178:	42470000 	.word	0x42470000
 800717c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007180:	4b88      	ldr	r3, [pc, #544]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 8007182:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007184:	f003 0302 	and.w	r3, r3, #2
 8007188:	2b00      	cmp	r3, #0
 800718a:	d1ea      	bne.n	8007162 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f003 0304 	and.w	r3, r3, #4
 8007194:	2b00      	cmp	r3, #0
 8007196:	f000 8097 	beq.w	80072c8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800719a:	2300      	movs	r3, #0
 800719c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800719e:	4b81      	ldr	r3, [pc, #516]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 80071a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d10f      	bne.n	80071ca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80071aa:	2300      	movs	r3, #0
 80071ac:	60bb      	str	r3, [r7, #8]
 80071ae:	4b7d      	ldr	r3, [pc, #500]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 80071b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071b2:	4a7c      	ldr	r2, [pc, #496]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 80071b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071b8:	6413      	str	r3, [r2, #64]	; 0x40
 80071ba:	4b7a      	ldr	r3, [pc, #488]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 80071bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071c2:	60bb      	str	r3, [r7, #8]
 80071c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80071c6:	2301      	movs	r3, #1
 80071c8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071ca:	4b77      	ldr	r3, [pc, #476]	; (80073a8 <HAL_RCC_OscConfig+0x474>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d118      	bne.n	8007208 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80071d6:	4b74      	ldr	r3, [pc, #464]	; (80073a8 <HAL_RCC_OscConfig+0x474>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a73      	ldr	r2, [pc, #460]	; (80073a8 <HAL_RCC_OscConfig+0x474>)
 80071dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80071e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80071e2:	f7fb fca1 	bl	8002b28 <HAL_GetTick>
 80071e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071e8:	e008      	b.n	80071fc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80071ea:	f7fb fc9d 	bl	8002b28 <HAL_GetTick>
 80071ee:	4602      	mov	r2, r0
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	1ad3      	subs	r3, r2, r3
 80071f4:	2b02      	cmp	r3, #2
 80071f6:	d901      	bls.n	80071fc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80071f8:	2303      	movs	r3, #3
 80071fa:	e10c      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071fc:	4b6a      	ldr	r3, [pc, #424]	; (80073a8 <HAL_RCC_OscConfig+0x474>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007204:	2b00      	cmp	r3, #0
 8007206:	d0f0      	beq.n	80071ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	689b      	ldr	r3, [r3, #8]
 800720c:	2b01      	cmp	r3, #1
 800720e:	d106      	bne.n	800721e <HAL_RCC_OscConfig+0x2ea>
 8007210:	4b64      	ldr	r3, [pc, #400]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 8007212:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007214:	4a63      	ldr	r2, [pc, #396]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 8007216:	f043 0301 	orr.w	r3, r3, #1
 800721a:	6713      	str	r3, [r2, #112]	; 0x70
 800721c:	e01c      	b.n	8007258 <HAL_RCC_OscConfig+0x324>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	2b05      	cmp	r3, #5
 8007224:	d10c      	bne.n	8007240 <HAL_RCC_OscConfig+0x30c>
 8007226:	4b5f      	ldr	r3, [pc, #380]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 8007228:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800722a:	4a5e      	ldr	r2, [pc, #376]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 800722c:	f043 0304 	orr.w	r3, r3, #4
 8007230:	6713      	str	r3, [r2, #112]	; 0x70
 8007232:	4b5c      	ldr	r3, [pc, #368]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 8007234:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007236:	4a5b      	ldr	r2, [pc, #364]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 8007238:	f043 0301 	orr.w	r3, r3, #1
 800723c:	6713      	str	r3, [r2, #112]	; 0x70
 800723e:	e00b      	b.n	8007258 <HAL_RCC_OscConfig+0x324>
 8007240:	4b58      	ldr	r3, [pc, #352]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 8007242:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007244:	4a57      	ldr	r2, [pc, #348]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 8007246:	f023 0301 	bic.w	r3, r3, #1
 800724a:	6713      	str	r3, [r2, #112]	; 0x70
 800724c:	4b55      	ldr	r3, [pc, #340]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 800724e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007250:	4a54      	ldr	r2, [pc, #336]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 8007252:	f023 0304 	bic.w	r3, r3, #4
 8007256:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d015      	beq.n	800728c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007260:	f7fb fc62 	bl	8002b28 <HAL_GetTick>
 8007264:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007266:	e00a      	b.n	800727e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007268:	f7fb fc5e 	bl	8002b28 <HAL_GetTick>
 800726c:	4602      	mov	r2, r0
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	1ad3      	subs	r3, r2, r3
 8007272:	f241 3288 	movw	r2, #5000	; 0x1388
 8007276:	4293      	cmp	r3, r2
 8007278:	d901      	bls.n	800727e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800727a:	2303      	movs	r3, #3
 800727c:	e0cb      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800727e:	4b49      	ldr	r3, [pc, #292]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 8007280:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007282:	f003 0302 	and.w	r3, r3, #2
 8007286:	2b00      	cmp	r3, #0
 8007288:	d0ee      	beq.n	8007268 <HAL_RCC_OscConfig+0x334>
 800728a:	e014      	b.n	80072b6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800728c:	f7fb fc4c 	bl	8002b28 <HAL_GetTick>
 8007290:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007292:	e00a      	b.n	80072aa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007294:	f7fb fc48 	bl	8002b28 <HAL_GetTick>
 8007298:	4602      	mov	r2, r0
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	1ad3      	subs	r3, r2, r3
 800729e:	f241 3288 	movw	r2, #5000	; 0x1388
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d901      	bls.n	80072aa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80072a6:	2303      	movs	r3, #3
 80072a8:	e0b5      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80072aa:	4b3e      	ldr	r3, [pc, #248]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 80072ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072ae:	f003 0302 	and.w	r3, r3, #2
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d1ee      	bne.n	8007294 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80072b6:	7dfb      	ldrb	r3, [r7, #23]
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d105      	bne.n	80072c8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80072bc:	4b39      	ldr	r3, [pc, #228]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 80072be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c0:	4a38      	ldr	r2, [pc, #224]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 80072c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80072c6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	699b      	ldr	r3, [r3, #24]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	f000 80a1 	beq.w	8007414 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80072d2:	4b34      	ldr	r3, [pc, #208]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	f003 030c 	and.w	r3, r3, #12
 80072da:	2b08      	cmp	r3, #8
 80072dc:	d05c      	beq.n	8007398 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	699b      	ldr	r3, [r3, #24]
 80072e2:	2b02      	cmp	r3, #2
 80072e4:	d141      	bne.n	800736a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072e6:	4b31      	ldr	r3, [pc, #196]	; (80073ac <HAL_RCC_OscConfig+0x478>)
 80072e8:	2200      	movs	r2, #0
 80072ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072ec:	f7fb fc1c 	bl	8002b28 <HAL_GetTick>
 80072f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072f2:	e008      	b.n	8007306 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072f4:	f7fb fc18 	bl	8002b28 <HAL_GetTick>
 80072f8:	4602      	mov	r2, r0
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	1ad3      	subs	r3, r2, r3
 80072fe:	2b02      	cmp	r3, #2
 8007300:	d901      	bls.n	8007306 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007302:	2303      	movs	r3, #3
 8007304:	e087      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007306:	4b27      	ldr	r3, [pc, #156]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800730e:	2b00      	cmp	r3, #0
 8007310:	d1f0      	bne.n	80072f4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	69da      	ldr	r2, [r3, #28]
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a1b      	ldr	r3, [r3, #32]
 800731a:	431a      	orrs	r2, r3
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007320:	019b      	lsls	r3, r3, #6
 8007322:	431a      	orrs	r2, r3
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007328:	085b      	lsrs	r3, r3, #1
 800732a:	3b01      	subs	r3, #1
 800732c:	041b      	lsls	r3, r3, #16
 800732e:	431a      	orrs	r2, r3
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007334:	061b      	lsls	r3, r3, #24
 8007336:	491b      	ldr	r1, [pc, #108]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 8007338:	4313      	orrs	r3, r2
 800733a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800733c:	4b1b      	ldr	r3, [pc, #108]	; (80073ac <HAL_RCC_OscConfig+0x478>)
 800733e:	2201      	movs	r2, #1
 8007340:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007342:	f7fb fbf1 	bl	8002b28 <HAL_GetTick>
 8007346:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007348:	e008      	b.n	800735c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800734a:	f7fb fbed 	bl	8002b28 <HAL_GetTick>
 800734e:	4602      	mov	r2, r0
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	1ad3      	subs	r3, r2, r3
 8007354:	2b02      	cmp	r3, #2
 8007356:	d901      	bls.n	800735c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007358:	2303      	movs	r3, #3
 800735a:	e05c      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800735c:	4b11      	ldr	r3, [pc, #68]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007364:	2b00      	cmp	r3, #0
 8007366:	d0f0      	beq.n	800734a <HAL_RCC_OscConfig+0x416>
 8007368:	e054      	b.n	8007414 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800736a:	4b10      	ldr	r3, [pc, #64]	; (80073ac <HAL_RCC_OscConfig+0x478>)
 800736c:	2200      	movs	r2, #0
 800736e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007370:	f7fb fbda 	bl	8002b28 <HAL_GetTick>
 8007374:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007376:	e008      	b.n	800738a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007378:	f7fb fbd6 	bl	8002b28 <HAL_GetTick>
 800737c:	4602      	mov	r2, r0
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	1ad3      	subs	r3, r2, r3
 8007382:	2b02      	cmp	r3, #2
 8007384:	d901      	bls.n	800738a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007386:	2303      	movs	r3, #3
 8007388:	e045      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800738a:	4b06      	ldr	r3, [pc, #24]	; (80073a4 <HAL_RCC_OscConfig+0x470>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007392:	2b00      	cmp	r3, #0
 8007394:	d1f0      	bne.n	8007378 <HAL_RCC_OscConfig+0x444>
 8007396:	e03d      	b.n	8007414 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	699b      	ldr	r3, [r3, #24]
 800739c:	2b01      	cmp	r3, #1
 800739e:	d107      	bne.n	80073b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80073a0:	2301      	movs	r3, #1
 80073a2:	e038      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
 80073a4:	40023800 	.word	0x40023800
 80073a8:	40007000 	.word	0x40007000
 80073ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80073b0:	4b1b      	ldr	r3, [pc, #108]	; (8007420 <HAL_RCC_OscConfig+0x4ec>)
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	699b      	ldr	r3, [r3, #24]
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d028      	beq.n	8007410 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d121      	bne.n	8007410 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d11a      	bne.n	8007410 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80073da:	68fa      	ldr	r2, [r7, #12]
 80073dc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80073e0:	4013      	ands	r3, r2
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80073e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d111      	bne.n	8007410 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073f6:	085b      	lsrs	r3, r3, #1
 80073f8:	3b01      	subs	r3, #1
 80073fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d107      	bne.n	8007410 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800740a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800740c:	429a      	cmp	r2, r3
 800740e:	d001      	beq.n	8007414 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	e000      	b.n	8007416 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007414:	2300      	movs	r3, #0
}
 8007416:	4618      	mov	r0, r3
 8007418:	3718      	adds	r7, #24
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}
 800741e:	bf00      	nop
 8007420:	40023800 	.word	0x40023800

08007424 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
 800742c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d101      	bne.n	8007438 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007434:	2301      	movs	r3, #1
 8007436:	e0cc      	b.n	80075d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007438:	4b68      	ldr	r3, [pc, #416]	; (80075dc <HAL_RCC_ClockConfig+0x1b8>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f003 0307 	and.w	r3, r3, #7
 8007440:	683a      	ldr	r2, [r7, #0]
 8007442:	429a      	cmp	r2, r3
 8007444:	d90c      	bls.n	8007460 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007446:	4b65      	ldr	r3, [pc, #404]	; (80075dc <HAL_RCC_ClockConfig+0x1b8>)
 8007448:	683a      	ldr	r2, [r7, #0]
 800744a:	b2d2      	uxtb	r2, r2
 800744c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800744e:	4b63      	ldr	r3, [pc, #396]	; (80075dc <HAL_RCC_ClockConfig+0x1b8>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f003 0307 	and.w	r3, r3, #7
 8007456:	683a      	ldr	r2, [r7, #0]
 8007458:	429a      	cmp	r2, r3
 800745a:	d001      	beq.n	8007460 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800745c:	2301      	movs	r3, #1
 800745e:	e0b8      	b.n	80075d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 0302 	and.w	r3, r3, #2
 8007468:	2b00      	cmp	r3, #0
 800746a:	d020      	beq.n	80074ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f003 0304 	and.w	r3, r3, #4
 8007474:	2b00      	cmp	r3, #0
 8007476:	d005      	beq.n	8007484 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007478:	4b59      	ldr	r3, [pc, #356]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	4a58      	ldr	r2, [pc, #352]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 800747e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007482:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f003 0308 	and.w	r3, r3, #8
 800748c:	2b00      	cmp	r3, #0
 800748e:	d005      	beq.n	800749c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007490:	4b53      	ldr	r3, [pc, #332]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	4a52      	ldr	r2, [pc, #328]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007496:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800749a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800749c:	4b50      	ldr	r3, [pc, #320]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 800749e:	689b      	ldr	r3, [r3, #8]
 80074a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	494d      	ldr	r1, [pc, #308]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 80074aa:	4313      	orrs	r3, r2
 80074ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f003 0301 	and.w	r3, r3, #1
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d044      	beq.n	8007544 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	2b01      	cmp	r3, #1
 80074c0:	d107      	bne.n	80074d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074c2:	4b47      	ldr	r3, [pc, #284]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d119      	bne.n	8007502 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	e07f      	b.n	80075d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	2b02      	cmp	r3, #2
 80074d8:	d003      	beq.n	80074e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80074de:	2b03      	cmp	r3, #3
 80074e0:	d107      	bne.n	80074f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074e2:	4b3f      	ldr	r3, [pc, #252]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d109      	bne.n	8007502 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80074ee:	2301      	movs	r3, #1
 80074f0:	e06f      	b.n	80075d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074f2:	4b3b      	ldr	r3, [pc, #236]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f003 0302 	and.w	r3, r3, #2
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d101      	bne.n	8007502 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80074fe:	2301      	movs	r3, #1
 8007500:	e067      	b.n	80075d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007502:	4b37      	ldr	r3, [pc, #220]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	f023 0203 	bic.w	r2, r3, #3
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	4934      	ldr	r1, [pc, #208]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007510:	4313      	orrs	r3, r2
 8007512:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007514:	f7fb fb08 	bl	8002b28 <HAL_GetTick>
 8007518:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800751a:	e00a      	b.n	8007532 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800751c:	f7fb fb04 	bl	8002b28 <HAL_GetTick>
 8007520:	4602      	mov	r2, r0
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	1ad3      	subs	r3, r2, r3
 8007526:	f241 3288 	movw	r2, #5000	; 0x1388
 800752a:	4293      	cmp	r3, r2
 800752c:	d901      	bls.n	8007532 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800752e:	2303      	movs	r3, #3
 8007530:	e04f      	b.n	80075d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007532:	4b2b      	ldr	r3, [pc, #172]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	f003 020c 	and.w	r2, r3, #12
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	009b      	lsls	r3, r3, #2
 8007540:	429a      	cmp	r2, r3
 8007542:	d1eb      	bne.n	800751c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007544:	4b25      	ldr	r3, [pc, #148]	; (80075dc <HAL_RCC_ClockConfig+0x1b8>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f003 0307 	and.w	r3, r3, #7
 800754c:	683a      	ldr	r2, [r7, #0]
 800754e:	429a      	cmp	r2, r3
 8007550:	d20c      	bcs.n	800756c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007552:	4b22      	ldr	r3, [pc, #136]	; (80075dc <HAL_RCC_ClockConfig+0x1b8>)
 8007554:	683a      	ldr	r2, [r7, #0]
 8007556:	b2d2      	uxtb	r2, r2
 8007558:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800755a:	4b20      	ldr	r3, [pc, #128]	; (80075dc <HAL_RCC_ClockConfig+0x1b8>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f003 0307 	and.w	r3, r3, #7
 8007562:	683a      	ldr	r2, [r7, #0]
 8007564:	429a      	cmp	r2, r3
 8007566:	d001      	beq.n	800756c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007568:	2301      	movs	r3, #1
 800756a:	e032      	b.n	80075d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f003 0304 	and.w	r3, r3, #4
 8007574:	2b00      	cmp	r3, #0
 8007576:	d008      	beq.n	800758a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007578:	4b19      	ldr	r3, [pc, #100]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	68db      	ldr	r3, [r3, #12]
 8007584:	4916      	ldr	r1, [pc, #88]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007586:	4313      	orrs	r3, r2
 8007588:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f003 0308 	and.w	r3, r3, #8
 8007592:	2b00      	cmp	r3, #0
 8007594:	d009      	beq.n	80075aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007596:	4b12      	ldr	r3, [pc, #72]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	691b      	ldr	r3, [r3, #16]
 80075a2:	00db      	lsls	r3, r3, #3
 80075a4:	490e      	ldr	r1, [pc, #56]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 80075a6:	4313      	orrs	r3, r2
 80075a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80075aa:	f000 f821 	bl	80075f0 <HAL_RCC_GetSysClockFreq>
 80075ae:	4602      	mov	r2, r0
 80075b0:	4b0b      	ldr	r3, [pc, #44]	; (80075e0 <HAL_RCC_ClockConfig+0x1bc>)
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	091b      	lsrs	r3, r3, #4
 80075b6:	f003 030f 	and.w	r3, r3, #15
 80075ba:	490a      	ldr	r1, [pc, #40]	; (80075e4 <HAL_RCC_ClockConfig+0x1c0>)
 80075bc:	5ccb      	ldrb	r3, [r1, r3]
 80075be:	fa22 f303 	lsr.w	r3, r2, r3
 80075c2:	4a09      	ldr	r2, [pc, #36]	; (80075e8 <HAL_RCC_ClockConfig+0x1c4>)
 80075c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80075c6:	4b09      	ldr	r3, [pc, #36]	; (80075ec <HAL_RCC_ClockConfig+0x1c8>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4618      	mov	r0, r3
 80075cc:	f7fb fa68 	bl	8002aa0 <HAL_InitTick>

  return HAL_OK;
 80075d0:	2300      	movs	r3, #0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3710      	adds	r7, #16
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}
 80075da:	bf00      	nop
 80075dc:	40023c00 	.word	0x40023c00
 80075e0:	40023800 	.word	0x40023800
 80075e4:	0800d360 	.word	0x0800d360
 80075e8:	200002a4 	.word	0x200002a4
 80075ec:	200002a8 	.word	0x200002a8

080075f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80075f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075f4:	b094      	sub	sp, #80	; 0x50
 80075f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80075f8:	2300      	movs	r3, #0
 80075fa:	647b      	str	r3, [r7, #68]	; 0x44
 80075fc:	2300      	movs	r3, #0
 80075fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007600:	2300      	movs	r3, #0
 8007602:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007604:	2300      	movs	r3, #0
 8007606:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007608:	4b79      	ldr	r3, [pc, #484]	; (80077f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800760a:	689b      	ldr	r3, [r3, #8]
 800760c:	f003 030c 	and.w	r3, r3, #12
 8007610:	2b08      	cmp	r3, #8
 8007612:	d00d      	beq.n	8007630 <HAL_RCC_GetSysClockFreq+0x40>
 8007614:	2b08      	cmp	r3, #8
 8007616:	f200 80e1 	bhi.w	80077dc <HAL_RCC_GetSysClockFreq+0x1ec>
 800761a:	2b00      	cmp	r3, #0
 800761c:	d002      	beq.n	8007624 <HAL_RCC_GetSysClockFreq+0x34>
 800761e:	2b04      	cmp	r3, #4
 8007620:	d003      	beq.n	800762a <HAL_RCC_GetSysClockFreq+0x3a>
 8007622:	e0db      	b.n	80077dc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007624:	4b73      	ldr	r3, [pc, #460]	; (80077f4 <HAL_RCC_GetSysClockFreq+0x204>)
 8007626:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007628:	e0db      	b.n	80077e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800762a:	4b73      	ldr	r3, [pc, #460]	; (80077f8 <HAL_RCC_GetSysClockFreq+0x208>)
 800762c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800762e:	e0d8      	b.n	80077e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007630:	4b6f      	ldr	r3, [pc, #444]	; (80077f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007638:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800763a:	4b6d      	ldr	r3, [pc, #436]	; (80077f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007642:	2b00      	cmp	r3, #0
 8007644:	d063      	beq.n	800770e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007646:	4b6a      	ldr	r3, [pc, #424]	; (80077f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	099b      	lsrs	r3, r3, #6
 800764c:	2200      	movs	r2, #0
 800764e:	63bb      	str	r3, [r7, #56]	; 0x38
 8007650:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007654:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007658:	633b      	str	r3, [r7, #48]	; 0x30
 800765a:	2300      	movs	r3, #0
 800765c:	637b      	str	r3, [r7, #52]	; 0x34
 800765e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007662:	4622      	mov	r2, r4
 8007664:	462b      	mov	r3, r5
 8007666:	f04f 0000 	mov.w	r0, #0
 800766a:	f04f 0100 	mov.w	r1, #0
 800766e:	0159      	lsls	r1, r3, #5
 8007670:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007674:	0150      	lsls	r0, r2, #5
 8007676:	4602      	mov	r2, r0
 8007678:	460b      	mov	r3, r1
 800767a:	4621      	mov	r1, r4
 800767c:	1a51      	subs	r1, r2, r1
 800767e:	6139      	str	r1, [r7, #16]
 8007680:	4629      	mov	r1, r5
 8007682:	eb63 0301 	sbc.w	r3, r3, r1
 8007686:	617b      	str	r3, [r7, #20]
 8007688:	f04f 0200 	mov.w	r2, #0
 800768c:	f04f 0300 	mov.w	r3, #0
 8007690:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007694:	4659      	mov	r1, fp
 8007696:	018b      	lsls	r3, r1, #6
 8007698:	4651      	mov	r1, sl
 800769a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800769e:	4651      	mov	r1, sl
 80076a0:	018a      	lsls	r2, r1, #6
 80076a2:	4651      	mov	r1, sl
 80076a4:	ebb2 0801 	subs.w	r8, r2, r1
 80076a8:	4659      	mov	r1, fp
 80076aa:	eb63 0901 	sbc.w	r9, r3, r1
 80076ae:	f04f 0200 	mov.w	r2, #0
 80076b2:	f04f 0300 	mov.w	r3, #0
 80076b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80076ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80076be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80076c2:	4690      	mov	r8, r2
 80076c4:	4699      	mov	r9, r3
 80076c6:	4623      	mov	r3, r4
 80076c8:	eb18 0303 	adds.w	r3, r8, r3
 80076cc:	60bb      	str	r3, [r7, #8]
 80076ce:	462b      	mov	r3, r5
 80076d0:	eb49 0303 	adc.w	r3, r9, r3
 80076d4:	60fb      	str	r3, [r7, #12]
 80076d6:	f04f 0200 	mov.w	r2, #0
 80076da:	f04f 0300 	mov.w	r3, #0
 80076de:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80076e2:	4629      	mov	r1, r5
 80076e4:	024b      	lsls	r3, r1, #9
 80076e6:	4621      	mov	r1, r4
 80076e8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80076ec:	4621      	mov	r1, r4
 80076ee:	024a      	lsls	r2, r1, #9
 80076f0:	4610      	mov	r0, r2
 80076f2:	4619      	mov	r1, r3
 80076f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076f6:	2200      	movs	r2, #0
 80076f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80076fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80076fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007700:	f7f8 fdb6 	bl	8000270 <__aeabi_uldivmod>
 8007704:	4602      	mov	r2, r0
 8007706:	460b      	mov	r3, r1
 8007708:	4613      	mov	r3, r2
 800770a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800770c:	e058      	b.n	80077c0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800770e:	4b38      	ldr	r3, [pc, #224]	; (80077f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8007710:	685b      	ldr	r3, [r3, #4]
 8007712:	099b      	lsrs	r3, r3, #6
 8007714:	2200      	movs	r2, #0
 8007716:	4618      	mov	r0, r3
 8007718:	4611      	mov	r1, r2
 800771a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800771e:	623b      	str	r3, [r7, #32]
 8007720:	2300      	movs	r3, #0
 8007722:	627b      	str	r3, [r7, #36]	; 0x24
 8007724:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007728:	4642      	mov	r2, r8
 800772a:	464b      	mov	r3, r9
 800772c:	f04f 0000 	mov.w	r0, #0
 8007730:	f04f 0100 	mov.w	r1, #0
 8007734:	0159      	lsls	r1, r3, #5
 8007736:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800773a:	0150      	lsls	r0, r2, #5
 800773c:	4602      	mov	r2, r0
 800773e:	460b      	mov	r3, r1
 8007740:	4641      	mov	r1, r8
 8007742:	ebb2 0a01 	subs.w	sl, r2, r1
 8007746:	4649      	mov	r1, r9
 8007748:	eb63 0b01 	sbc.w	fp, r3, r1
 800774c:	f04f 0200 	mov.w	r2, #0
 8007750:	f04f 0300 	mov.w	r3, #0
 8007754:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007758:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800775c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007760:	ebb2 040a 	subs.w	r4, r2, sl
 8007764:	eb63 050b 	sbc.w	r5, r3, fp
 8007768:	f04f 0200 	mov.w	r2, #0
 800776c:	f04f 0300 	mov.w	r3, #0
 8007770:	00eb      	lsls	r3, r5, #3
 8007772:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007776:	00e2      	lsls	r2, r4, #3
 8007778:	4614      	mov	r4, r2
 800777a:	461d      	mov	r5, r3
 800777c:	4643      	mov	r3, r8
 800777e:	18e3      	adds	r3, r4, r3
 8007780:	603b      	str	r3, [r7, #0]
 8007782:	464b      	mov	r3, r9
 8007784:	eb45 0303 	adc.w	r3, r5, r3
 8007788:	607b      	str	r3, [r7, #4]
 800778a:	f04f 0200 	mov.w	r2, #0
 800778e:	f04f 0300 	mov.w	r3, #0
 8007792:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007796:	4629      	mov	r1, r5
 8007798:	028b      	lsls	r3, r1, #10
 800779a:	4621      	mov	r1, r4
 800779c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80077a0:	4621      	mov	r1, r4
 80077a2:	028a      	lsls	r2, r1, #10
 80077a4:	4610      	mov	r0, r2
 80077a6:	4619      	mov	r1, r3
 80077a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077aa:	2200      	movs	r2, #0
 80077ac:	61bb      	str	r3, [r7, #24]
 80077ae:	61fa      	str	r2, [r7, #28]
 80077b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80077b4:	f7f8 fd5c 	bl	8000270 <__aeabi_uldivmod>
 80077b8:	4602      	mov	r2, r0
 80077ba:	460b      	mov	r3, r1
 80077bc:	4613      	mov	r3, r2
 80077be:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80077c0:	4b0b      	ldr	r3, [pc, #44]	; (80077f0 <HAL_RCC_GetSysClockFreq+0x200>)
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	0c1b      	lsrs	r3, r3, #16
 80077c6:	f003 0303 	and.w	r3, r3, #3
 80077ca:	3301      	adds	r3, #1
 80077cc:	005b      	lsls	r3, r3, #1
 80077ce:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80077d0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80077d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80077d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80077d8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80077da:	e002      	b.n	80077e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80077dc:	4b05      	ldr	r3, [pc, #20]	; (80077f4 <HAL_RCC_GetSysClockFreq+0x204>)
 80077de:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80077e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80077e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3750      	adds	r7, #80	; 0x50
 80077e8:	46bd      	mov	sp, r7
 80077ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80077ee:	bf00      	nop
 80077f0:	40023800 	.word	0x40023800
 80077f4:	00f42400 	.word	0x00f42400
 80077f8:	007a1200 	.word	0x007a1200

080077fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80077fc:	b480      	push	{r7}
 80077fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007800:	4b03      	ldr	r3, [pc, #12]	; (8007810 <HAL_RCC_GetHCLKFreq+0x14>)
 8007802:	681b      	ldr	r3, [r3, #0]
}
 8007804:	4618      	mov	r0, r3
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop
 8007810:	200002a4 	.word	0x200002a4

08007814 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007818:	f7ff fff0 	bl	80077fc <HAL_RCC_GetHCLKFreq>
 800781c:	4602      	mov	r2, r0
 800781e:	4b05      	ldr	r3, [pc, #20]	; (8007834 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	0a9b      	lsrs	r3, r3, #10
 8007824:	f003 0307 	and.w	r3, r3, #7
 8007828:	4903      	ldr	r1, [pc, #12]	; (8007838 <HAL_RCC_GetPCLK1Freq+0x24>)
 800782a:	5ccb      	ldrb	r3, [r1, r3]
 800782c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007830:	4618      	mov	r0, r3
 8007832:	bd80      	pop	{r7, pc}
 8007834:	40023800 	.word	0x40023800
 8007838:	0800d370 	.word	0x0800d370

0800783c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b086      	sub	sp, #24
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007844:	2300      	movs	r3, #0
 8007846:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007848:	2300      	movs	r3, #0
 800784a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f003 0301 	and.w	r3, r3, #1
 8007854:	2b00      	cmp	r3, #0
 8007856:	d105      	bne.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007860:	2b00      	cmp	r3, #0
 8007862:	d035      	beq.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007864:	4b62      	ldr	r3, [pc, #392]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007866:	2200      	movs	r2, #0
 8007868:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800786a:	f7fb f95d 	bl	8002b28 <HAL_GetTick>
 800786e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007870:	e008      	b.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007872:	f7fb f959 	bl	8002b28 <HAL_GetTick>
 8007876:	4602      	mov	r2, r0
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	1ad3      	subs	r3, r2, r3
 800787c:	2b02      	cmp	r3, #2
 800787e:	d901      	bls.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007880:	2303      	movs	r3, #3
 8007882:	e0b0      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007884:	4b5b      	ldr	r3, [pc, #364]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800788c:	2b00      	cmp	r3, #0
 800788e:	d1f0      	bne.n	8007872 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	019a      	lsls	r2, r3, #6
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	689b      	ldr	r3, [r3, #8]
 800789a:	071b      	lsls	r3, r3, #28
 800789c:	4955      	ldr	r1, [pc, #340]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800789e:	4313      	orrs	r3, r2
 80078a0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80078a4:	4b52      	ldr	r3, [pc, #328]	; (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80078a6:	2201      	movs	r2, #1
 80078a8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80078aa:	f7fb f93d 	bl	8002b28 <HAL_GetTick>
 80078ae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80078b0:	e008      	b.n	80078c4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80078b2:	f7fb f939 	bl	8002b28 <HAL_GetTick>
 80078b6:	4602      	mov	r2, r0
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	1ad3      	subs	r3, r2, r3
 80078bc:	2b02      	cmp	r3, #2
 80078be:	d901      	bls.n	80078c4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80078c0:	2303      	movs	r3, #3
 80078c2:	e090      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80078c4:	4b4b      	ldr	r3, [pc, #300]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d0f0      	beq.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f003 0302 	and.w	r3, r3, #2
 80078d8:	2b00      	cmp	r3, #0
 80078da:	f000 8083 	beq.w	80079e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80078de:	2300      	movs	r3, #0
 80078e0:	60fb      	str	r3, [r7, #12]
 80078e2:	4b44      	ldr	r3, [pc, #272]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80078e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078e6:	4a43      	ldr	r2, [pc, #268]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80078e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078ec:	6413      	str	r3, [r2, #64]	; 0x40
 80078ee:	4b41      	ldr	r3, [pc, #260]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80078f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078f6:	60fb      	str	r3, [r7, #12]
 80078f8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80078fa:	4b3f      	ldr	r3, [pc, #252]	; (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a3e      	ldr	r2, [pc, #248]	; (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007900:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007904:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007906:	f7fb f90f 	bl	8002b28 <HAL_GetTick>
 800790a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800790c:	e008      	b.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800790e:	f7fb f90b 	bl	8002b28 <HAL_GetTick>
 8007912:	4602      	mov	r2, r0
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	1ad3      	subs	r3, r2, r3
 8007918:	2b02      	cmp	r3, #2
 800791a:	d901      	bls.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800791c:	2303      	movs	r3, #3
 800791e:	e062      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007920:	4b35      	ldr	r3, [pc, #212]	; (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007928:	2b00      	cmp	r3, #0
 800792a:	d0f0      	beq.n	800790e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800792c:	4b31      	ldr	r3, [pc, #196]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800792e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007930:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007934:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007936:	693b      	ldr	r3, [r7, #16]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d02f      	beq.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x160>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007944:	693a      	ldr	r2, [r7, #16]
 8007946:	429a      	cmp	r2, r3
 8007948:	d028      	beq.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800794a:	4b2a      	ldr	r3, [pc, #168]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800794c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800794e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007952:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007954:	4b29      	ldr	r3, [pc, #164]	; (80079fc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007956:	2201      	movs	r2, #1
 8007958:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800795a:	4b28      	ldr	r3, [pc, #160]	; (80079fc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800795c:	2200      	movs	r2, #0
 800795e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007960:	4a24      	ldr	r2, [pc, #144]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007966:	4b23      	ldr	r3, [pc, #140]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007968:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800796a:	f003 0301 	and.w	r3, r3, #1
 800796e:	2b01      	cmp	r3, #1
 8007970:	d114      	bne.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007972:	f7fb f8d9 	bl	8002b28 <HAL_GetTick>
 8007976:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007978:	e00a      	b.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800797a:	f7fb f8d5 	bl	8002b28 <HAL_GetTick>
 800797e:	4602      	mov	r2, r0
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	1ad3      	subs	r3, r2, r3
 8007984:	f241 3288 	movw	r2, #5000	; 0x1388
 8007988:	4293      	cmp	r3, r2
 800798a:	d901      	bls.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800798c:	2303      	movs	r3, #3
 800798e:	e02a      	b.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007990:	4b18      	ldr	r3, [pc, #96]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007994:	f003 0302 	and.w	r3, r3, #2
 8007998:	2b00      	cmp	r3, #0
 800799a:	d0ee      	beq.n	800797a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	68db      	ldr	r3, [r3, #12]
 80079a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80079a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80079a8:	d10d      	bne.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80079aa:	4b12      	ldr	r3, [pc, #72]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	68db      	ldr	r3, [r3, #12]
 80079b6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80079ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079be:	490d      	ldr	r1, [pc, #52]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80079c0:	4313      	orrs	r3, r2
 80079c2:	608b      	str	r3, [r1, #8]
 80079c4:	e005      	b.n	80079d2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80079c6:	4b0b      	ldr	r3, [pc, #44]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80079c8:	689b      	ldr	r3, [r3, #8]
 80079ca:	4a0a      	ldr	r2, [pc, #40]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80079cc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80079d0:	6093      	str	r3, [r2, #8]
 80079d2:	4b08      	ldr	r3, [pc, #32]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80079d4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	68db      	ldr	r3, [r3, #12]
 80079da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079de:	4905      	ldr	r1, [pc, #20]	; (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80079e0:	4313      	orrs	r3, r2
 80079e2:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80079e4:	2300      	movs	r3, #0
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3718      	adds	r7, #24
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bd80      	pop	{r7, pc}
 80079ee:	bf00      	nop
 80079f0:	42470068 	.word	0x42470068
 80079f4:	40023800 	.word	0x40023800
 80079f8:	40007000 	.word	0x40007000
 80079fc:	42470e40 	.word	0x42470e40

08007a00 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007a00:	b480      	push	{r7}
 8007a02:	b087      	sub	sp, #28
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007a08:	2300      	movs	r3, #0
 8007a0a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007a10:	2300      	movs	r3, #0
 8007a12:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007a14:	2300      	movs	r3, #0
 8007a16:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2b01      	cmp	r3, #1
 8007a1c:	d13e      	bne.n	8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007a1e:	4b23      	ldr	r3, [pc, #140]	; (8007aac <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007a26:	60fb      	str	r3, [r7, #12]
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d005      	beq.n	8007a3a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2b01      	cmp	r3, #1
 8007a32:	d12f      	bne.n	8007a94 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007a34:	4b1e      	ldr	r3, [pc, #120]	; (8007ab0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007a36:	617b      	str	r3, [r7, #20]
          break;
 8007a38:	e02f      	b.n	8007a9a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007a3a:	4b1c      	ldr	r3, [pc, #112]	; (8007aac <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007a46:	d108      	bne.n	8007a5a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007a48:	4b18      	ldr	r3, [pc, #96]	; (8007aac <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007a50:	4a18      	ldr	r2, [pc, #96]	; (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a56:	613b      	str	r3, [r7, #16]
 8007a58:	e007      	b.n	8007a6a <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007a5a:	4b14      	ldr	r3, [pc, #80]	; (8007aac <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007a62:	4a15      	ldr	r2, [pc, #84]	; (8007ab8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a68:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007a6a:	4b10      	ldr	r3, [pc, #64]	; (8007aac <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007a6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a70:	099b      	lsrs	r3, r3, #6
 8007a72:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	fb02 f303 	mul.w	r3, r2, r3
 8007a7c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007a7e:	4b0b      	ldr	r3, [pc, #44]	; (8007aac <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007a80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a84:	0f1b      	lsrs	r3, r3, #28
 8007a86:	f003 0307 	and.w	r3, r3, #7
 8007a8a:	68ba      	ldr	r2, [r7, #8]
 8007a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a90:	617b      	str	r3, [r7, #20]
          break;
 8007a92:	e002      	b.n	8007a9a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8007a94:	2300      	movs	r3, #0
 8007a96:	617b      	str	r3, [r7, #20]
          break;
 8007a98:	bf00      	nop
        }
      }
      break;
 8007a9a:	bf00      	nop
    }
  }
  return frequency;
 8007a9c:	697b      	ldr	r3, [r7, #20]
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	371c      	adds	r7, #28
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr
 8007aaa:	bf00      	nop
 8007aac:	40023800 	.word	0x40023800
 8007ab0:	00bb8000 	.word	0x00bb8000
 8007ab4:	007a1200 	.word	0x007a1200
 8007ab8:	00f42400 	.word	0x00f42400

08007abc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b082      	sub	sp, #8
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d101      	bne.n	8007ace <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	e07b      	b.n	8007bc6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d108      	bne.n	8007ae8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ade:	d009      	beq.n	8007af4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	61da      	str	r2, [r3, #28]
 8007ae6:	e005      	b.n	8007af4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2200      	movs	r2, #0
 8007aec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2200      	movs	r2, #0
 8007af2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007b00:	b2db      	uxtb	r3, r3
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d106      	bne.n	8007b14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f7fa fe8e 	bl	8002830 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2202      	movs	r2, #2
 8007b18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b2a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	689b      	ldr	r3, [r3, #8]
 8007b38:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007b3c:	431a      	orrs	r2, r3
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	68db      	ldr	r3, [r3, #12]
 8007b42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b46:	431a      	orrs	r2, r3
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	691b      	ldr	r3, [r3, #16]
 8007b4c:	f003 0302 	and.w	r3, r3, #2
 8007b50:	431a      	orrs	r2, r3
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	695b      	ldr	r3, [r3, #20]
 8007b56:	f003 0301 	and.w	r3, r3, #1
 8007b5a:	431a      	orrs	r2, r3
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	699b      	ldr	r3, [r3, #24]
 8007b60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007b64:	431a      	orrs	r2, r3
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	69db      	ldr	r3, [r3, #28]
 8007b6a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007b6e:	431a      	orrs	r2, r3
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6a1b      	ldr	r3, [r3, #32]
 8007b74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b78:	ea42 0103 	orr.w	r1, r2, r3
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b80:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	430a      	orrs	r2, r1
 8007b8a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	699b      	ldr	r3, [r3, #24]
 8007b90:	0c1b      	lsrs	r3, r3, #16
 8007b92:	f003 0104 	and.w	r1, r3, #4
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b9a:	f003 0210 	and.w	r2, r3, #16
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	430a      	orrs	r2, r1
 8007ba4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	69da      	ldr	r2, [r3, #28]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007bb4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007bc4:	2300      	movs	r3, #0
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3708      	adds	r7, #8
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}

08007bce <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bce:	b580      	push	{r7, lr}
 8007bd0:	b088      	sub	sp, #32
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	60f8      	str	r0, [r7, #12]
 8007bd6:	60b9      	str	r1, [r7, #8]
 8007bd8:	603b      	str	r3, [r7, #0]
 8007bda:	4613      	mov	r3, r2
 8007bdc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007bde:	2300      	movs	r3, #0
 8007be0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007be8:	2b01      	cmp	r3, #1
 8007bea:	d101      	bne.n	8007bf0 <HAL_SPI_Transmit+0x22>
 8007bec:	2302      	movs	r3, #2
 8007bee:	e126      	b.n	8007e3e <HAL_SPI_Transmit+0x270>
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007bf8:	f7fa ff96 	bl	8002b28 <HAL_GetTick>
 8007bfc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007bfe:	88fb      	ldrh	r3, [r7, #6]
 8007c00:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c08:	b2db      	uxtb	r3, r3
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	d002      	beq.n	8007c14 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007c0e:	2302      	movs	r3, #2
 8007c10:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007c12:	e10b      	b.n	8007e2c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d002      	beq.n	8007c20 <HAL_SPI_Transmit+0x52>
 8007c1a:	88fb      	ldrh	r3, [r7, #6]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d102      	bne.n	8007c26 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007c24:	e102      	b.n	8007e2c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2203      	movs	r2, #3
 8007c2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2200      	movs	r2, #0
 8007c32:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	68ba      	ldr	r2, [r7, #8]
 8007c38:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	88fa      	ldrh	r2, [r7, #6]
 8007c3e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	88fa      	ldrh	r2, [r7, #6]
 8007c44:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2200      	movs	r2, #0
 8007c56:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	2200      	movs	r2, #0
 8007c62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	689b      	ldr	r3, [r3, #8]
 8007c68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c6c:	d10f      	bne.n	8007c8e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	681a      	ldr	r2, [r3, #0]
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c7c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	681a      	ldr	r2, [r3, #0]
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007c8c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c98:	2b40      	cmp	r3, #64	; 0x40
 8007c9a:	d007      	beq.n	8007cac <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007caa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	68db      	ldr	r3, [r3, #12]
 8007cb0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007cb4:	d14b      	bne.n	8007d4e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	685b      	ldr	r3, [r3, #4]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d002      	beq.n	8007cc4 <HAL_SPI_Transmit+0xf6>
 8007cbe:	8afb      	ldrh	r3, [r7, #22]
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	d13e      	bne.n	8007d42 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cc8:	881a      	ldrh	r2, [r3, #0]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cd4:	1c9a      	adds	r2, r3, #2
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	3b01      	subs	r3, #1
 8007ce2:	b29a      	uxth	r2, r3
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007ce8:	e02b      	b.n	8007d42 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	f003 0302 	and.w	r3, r3, #2
 8007cf4:	2b02      	cmp	r3, #2
 8007cf6:	d112      	bne.n	8007d1e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cfc:	881a      	ldrh	r2, [r3, #0]
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d08:	1c9a      	adds	r2, r3, #2
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	3b01      	subs	r3, #1
 8007d16:	b29a      	uxth	r2, r3
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	86da      	strh	r2, [r3, #54]	; 0x36
 8007d1c:	e011      	b.n	8007d42 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007d1e:	f7fa ff03 	bl	8002b28 <HAL_GetTick>
 8007d22:	4602      	mov	r2, r0
 8007d24:	69bb      	ldr	r3, [r7, #24]
 8007d26:	1ad3      	subs	r3, r2, r3
 8007d28:	683a      	ldr	r2, [r7, #0]
 8007d2a:	429a      	cmp	r2, r3
 8007d2c:	d803      	bhi.n	8007d36 <HAL_SPI_Transmit+0x168>
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d34:	d102      	bne.n	8007d3c <HAL_SPI_Transmit+0x16e>
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d102      	bne.n	8007d42 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007d3c:	2303      	movs	r3, #3
 8007d3e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007d40:	e074      	b.n	8007e2c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d46:	b29b      	uxth	r3, r3
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d1ce      	bne.n	8007cea <HAL_SPI_Transmit+0x11c>
 8007d4c:	e04c      	b.n	8007de8 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d002      	beq.n	8007d5c <HAL_SPI_Transmit+0x18e>
 8007d56:	8afb      	ldrh	r3, [r7, #22]
 8007d58:	2b01      	cmp	r3, #1
 8007d5a:	d140      	bne.n	8007dde <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	330c      	adds	r3, #12
 8007d66:	7812      	ldrb	r2, [r2, #0]
 8007d68:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d6e:	1c5a      	adds	r2, r3, #1
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d78:	b29b      	uxth	r3, r3
 8007d7a:	3b01      	subs	r3, #1
 8007d7c:	b29a      	uxth	r2, r3
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007d82:	e02c      	b.n	8007dde <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	689b      	ldr	r3, [r3, #8]
 8007d8a:	f003 0302 	and.w	r3, r3, #2
 8007d8e:	2b02      	cmp	r3, #2
 8007d90:	d113      	bne.n	8007dba <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	330c      	adds	r3, #12
 8007d9c:	7812      	ldrb	r2, [r2, #0]
 8007d9e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007da4:	1c5a      	adds	r2, r3, #1
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007dae:	b29b      	uxth	r3, r3
 8007db0:	3b01      	subs	r3, #1
 8007db2:	b29a      	uxth	r2, r3
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	86da      	strh	r2, [r3, #54]	; 0x36
 8007db8:	e011      	b.n	8007dde <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007dba:	f7fa feb5 	bl	8002b28 <HAL_GetTick>
 8007dbe:	4602      	mov	r2, r0
 8007dc0:	69bb      	ldr	r3, [r7, #24]
 8007dc2:	1ad3      	subs	r3, r2, r3
 8007dc4:	683a      	ldr	r2, [r7, #0]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d803      	bhi.n	8007dd2 <HAL_SPI_Transmit+0x204>
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007dd0:	d102      	bne.n	8007dd8 <HAL_SPI_Transmit+0x20a>
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d102      	bne.n	8007dde <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007dd8:	2303      	movs	r3, #3
 8007dda:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007ddc:	e026      	b.n	8007e2c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007de2:	b29b      	uxth	r3, r3
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d1cd      	bne.n	8007d84 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007de8:	69ba      	ldr	r2, [r7, #24]
 8007dea:	6839      	ldr	r1, [r7, #0]
 8007dec:	68f8      	ldr	r0, [r7, #12]
 8007dee:	f000 f8b3 	bl	8007f58 <SPI_EndRxTxTransaction>
 8007df2:	4603      	mov	r3, r0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d002      	beq.n	8007dfe <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	2220      	movs	r2, #32
 8007dfc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	689b      	ldr	r3, [r3, #8]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d10a      	bne.n	8007e1c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e06:	2300      	movs	r3, #0
 8007e08:	613b      	str	r3, [r7, #16]
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	68db      	ldr	r3, [r3, #12]
 8007e10:	613b      	str	r3, [r7, #16]
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	613b      	str	r3, [r7, #16]
 8007e1a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d002      	beq.n	8007e2a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8007e24:	2301      	movs	r3, #1
 8007e26:	77fb      	strb	r3, [r7, #31]
 8007e28:	e000      	b.n	8007e2c <HAL_SPI_Transmit+0x25e>
  }

error:
 8007e2a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2200      	movs	r2, #0
 8007e38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007e3c:	7ffb      	ldrb	r3, [r7, #31]
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	3720      	adds	r7, #32
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd80      	pop	{r7, pc}
	...

08007e48 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b088      	sub	sp, #32
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	603b      	str	r3, [r7, #0]
 8007e54:	4613      	mov	r3, r2
 8007e56:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007e58:	f7fa fe66 	bl	8002b28 <HAL_GetTick>
 8007e5c:	4602      	mov	r2, r0
 8007e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e60:	1a9b      	subs	r3, r3, r2
 8007e62:	683a      	ldr	r2, [r7, #0]
 8007e64:	4413      	add	r3, r2
 8007e66:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007e68:	f7fa fe5e 	bl	8002b28 <HAL_GetTick>
 8007e6c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007e6e:	4b39      	ldr	r3, [pc, #228]	; (8007f54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	015b      	lsls	r3, r3, #5
 8007e74:	0d1b      	lsrs	r3, r3, #20
 8007e76:	69fa      	ldr	r2, [r7, #28]
 8007e78:	fb02 f303 	mul.w	r3, r2, r3
 8007e7c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e7e:	e054      	b.n	8007f2a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e86:	d050      	beq.n	8007f2a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007e88:	f7fa fe4e 	bl	8002b28 <HAL_GetTick>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	69bb      	ldr	r3, [r7, #24]
 8007e90:	1ad3      	subs	r3, r2, r3
 8007e92:	69fa      	ldr	r2, [r7, #28]
 8007e94:	429a      	cmp	r2, r3
 8007e96:	d902      	bls.n	8007e9e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007e98:	69fb      	ldr	r3, [r7, #28]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d13d      	bne.n	8007f1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	685a      	ldr	r2, [r3, #4]
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007eac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007eb6:	d111      	bne.n	8007edc <SPI_WaitFlagStateUntilTimeout+0x94>
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	689b      	ldr	r3, [r3, #8]
 8007ebc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ec0:	d004      	beq.n	8007ecc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007eca:	d107      	bne.n	8007edc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007eda:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ee0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ee4:	d10f      	bne.n	8007f06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ef4:	601a      	str	r2, [r3, #0]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2201      	movs	r2, #1
 8007f0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2200      	movs	r2, #0
 8007f12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007f16:	2303      	movs	r3, #3
 8007f18:	e017      	b.n	8007f4a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d101      	bne.n	8007f24 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007f20:	2300      	movs	r3, #0
 8007f22:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	3b01      	subs	r3, #1
 8007f28:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	689a      	ldr	r2, [r3, #8]
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	4013      	ands	r3, r2
 8007f34:	68ba      	ldr	r2, [r7, #8]
 8007f36:	429a      	cmp	r2, r3
 8007f38:	bf0c      	ite	eq
 8007f3a:	2301      	moveq	r3, #1
 8007f3c:	2300      	movne	r3, #0
 8007f3e:	b2db      	uxtb	r3, r3
 8007f40:	461a      	mov	r2, r3
 8007f42:	79fb      	ldrb	r3, [r7, #7]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d19b      	bne.n	8007e80 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007f48:	2300      	movs	r3, #0
}
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	3720      	adds	r7, #32
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bd80      	pop	{r7, pc}
 8007f52:	bf00      	nop
 8007f54:	200002a4 	.word	0x200002a4

08007f58 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b088      	sub	sp, #32
 8007f5c:	af02      	add	r7, sp, #8
 8007f5e:	60f8      	str	r0, [r7, #12]
 8007f60:	60b9      	str	r1, [r7, #8]
 8007f62:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007f64:	4b1b      	ldr	r3, [pc, #108]	; (8007fd4 <SPI_EndRxTxTransaction+0x7c>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a1b      	ldr	r2, [pc, #108]	; (8007fd8 <SPI_EndRxTxTransaction+0x80>)
 8007f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8007f6e:	0d5b      	lsrs	r3, r3, #21
 8007f70:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007f74:	fb02 f303 	mul.w	r3, r2, r3
 8007f78:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	685b      	ldr	r3, [r3, #4]
 8007f7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f82:	d112      	bne.n	8007faa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	9300      	str	r3, [sp, #0]
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	2180      	movs	r1, #128	; 0x80
 8007f8e:	68f8      	ldr	r0, [r7, #12]
 8007f90:	f7ff ff5a 	bl	8007e48 <SPI_WaitFlagStateUntilTimeout>
 8007f94:	4603      	mov	r3, r0
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d016      	beq.n	8007fc8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f9e:	f043 0220 	orr.w	r2, r3, #32
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007fa6:	2303      	movs	r3, #3
 8007fa8:	e00f      	b.n	8007fca <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d00a      	beq.n	8007fc6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	3b01      	subs	r3, #1
 8007fb4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	689b      	ldr	r3, [r3, #8]
 8007fbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fc0:	2b80      	cmp	r3, #128	; 0x80
 8007fc2:	d0f2      	beq.n	8007faa <SPI_EndRxTxTransaction+0x52>
 8007fc4:	e000      	b.n	8007fc8 <SPI_EndRxTxTransaction+0x70>
        break;
 8007fc6:	bf00      	nop
  }

  return HAL_OK;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3718      	adds	r7, #24
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
 8007fd2:	bf00      	nop
 8007fd4:	200002a4 	.word	0x200002a4
 8007fd8:	165e9f81 	.word	0x165e9f81

08007fdc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007fdc:	b084      	sub	sp, #16
 8007fde:	b580      	push	{r7, lr}
 8007fe0:	b084      	sub	sp, #16
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	6078      	str	r0, [r7, #4]
 8007fe6:	f107 001c 	add.w	r0, r7, #28
 8007fea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ff0:	2b01      	cmp	r3, #1
 8007ff2:	d122      	bne.n	800803a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ff8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	68db      	ldr	r3, [r3, #12]
 8008004:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008008:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800800c:	687a      	ldr	r2, [r7, #4]
 800800e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800801c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800801e:	2b01      	cmp	r3, #1
 8008020:	d105      	bne.n	800802e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f000 f9a0 	bl	8008374 <USB_CoreReset>
 8008034:	4603      	mov	r3, r0
 8008036:	73fb      	strb	r3, [r7, #15]
 8008038:	e01a      	b.n	8008070 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	68db      	ldr	r3, [r3, #12]
 800803e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f000 f994 	bl	8008374 <USB_CoreReset>
 800804c:	4603      	mov	r3, r0
 800804e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008050:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008052:	2b00      	cmp	r3, #0
 8008054:	d106      	bne.n	8008064 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800805a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	639a      	str	r2, [r3, #56]	; 0x38
 8008062:	e005      	b.n	8008070 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008068:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008072:	2b01      	cmp	r3, #1
 8008074:	d10b      	bne.n	800808e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	689b      	ldr	r3, [r3, #8]
 800807a:	f043 0206 	orr.w	r2, r3, #6
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	689b      	ldr	r3, [r3, #8]
 8008086:	f043 0220 	orr.w	r2, r3, #32
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800808e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008090:	4618      	mov	r0, r3
 8008092:	3710      	adds	r7, #16
 8008094:	46bd      	mov	sp, r7
 8008096:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800809a:	b004      	add	sp, #16
 800809c:	4770      	bx	lr

0800809e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800809e:	b480      	push	{r7}
 80080a0:	b083      	sub	sp, #12
 80080a2:	af00      	add	r7, sp, #0
 80080a4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	689b      	ldr	r3, [r3, #8]
 80080aa:	f043 0201 	orr.w	r2, r3, #1
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80080b2:	2300      	movs	r3, #0
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	370c      	adds	r7, #12
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr

080080c0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b083      	sub	sp, #12
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	689b      	ldr	r3, [r3, #8]
 80080cc:	f023 0201 	bic.w	r2, r3, #1
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80080d4:	2300      	movs	r3, #0
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	370c      	adds	r7, #12
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr

080080e2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80080e2:	b580      	push	{r7, lr}
 80080e4:	b084      	sub	sp, #16
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	6078      	str	r0, [r7, #4]
 80080ea:	460b      	mov	r3, r1
 80080ec:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80080ee:	2300      	movs	r3, #0
 80080f0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	68db      	ldr	r3, [r3, #12]
 80080f6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80080fe:	78fb      	ldrb	r3, [r7, #3]
 8008100:	2b01      	cmp	r3, #1
 8008102:	d115      	bne.n	8008130 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	68db      	ldr	r3, [r3, #12]
 8008108:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008110:	2001      	movs	r0, #1
 8008112:	f7fa fd15 	bl	8002b40 <HAL_Delay>
      ms++;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	3301      	adds	r3, #1
 800811a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f000 f91a 	bl	8008356 <USB_GetMode>
 8008122:	4603      	mov	r3, r0
 8008124:	2b01      	cmp	r3, #1
 8008126:	d01e      	beq.n	8008166 <USB_SetCurrentMode+0x84>
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2b31      	cmp	r3, #49	; 0x31
 800812c:	d9f0      	bls.n	8008110 <USB_SetCurrentMode+0x2e>
 800812e:	e01a      	b.n	8008166 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008130:	78fb      	ldrb	r3, [r7, #3]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d115      	bne.n	8008162 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	68db      	ldr	r3, [r3, #12]
 800813a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008142:	2001      	movs	r0, #1
 8008144:	f7fa fcfc 	bl	8002b40 <HAL_Delay>
      ms++;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	3301      	adds	r3, #1
 800814c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f000 f901 	bl	8008356 <USB_GetMode>
 8008154:	4603      	mov	r3, r0
 8008156:	2b00      	cmp	r3, #0
 8008158:	d005      	beq.n	8008166 <USB_SetCurrentMode+0x84>
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2b31      	cmp	r3, #49	; 0x31
 800815e:	d9f0      	bls.n	8008142 <USB_SetCurrentMode+0x60>
 8008160:	e001      	b.n	8008166 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	e005      	b.n	8008172 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2b32      	cmp	r3, #50	; 0x32
 800816a:	d101      	bne.n	8008170 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800816c:	2301      	movs	r3, #1
 800816e:	e000      	b.n	8008172 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	3710      	adds	r7, #16
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}
	...

0800817c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800817c:	b480      	push	{r7}
 800817e:	b085      	sub	sp, #20
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008186:	2300      	movs	r3, #0
 8008188:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	019b      	lsls	r3, r3, #6
 800818e:	f043 0220 	orr.w	r2, r3, #32
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	3301      	adds	r3, #1
 800819a:	60fb      	str	r3, [r7, #12]
 800819c:	4a08      	ldr	r2, [pc, #32]	; (80081c0 <USB_FlushTxFifo+0x44>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d901      	bls.n	80081a6 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 80081a2:	2303      	movs	r3, #3
 80081a4:	e006      	b.n	80081b4 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	691b      	ldr	r3, [r3, #16]
 80081aa:	f003 0320 	and.w	r3, r3, #32
 80081ae:	2b20      	cmp	r3, #32
 80081b0:	d0f1      	beq.n	8008196 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80081b2:	2300      	movs	r3, #0
}
 80081b4:	4618      	mov	r0, r3
 80081b6:	3714      	adds	r7, #20
 80081b8:	46bd      	mov	sp, r7
 80081ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081be:	4770      	bx	lr
 80081c0:	00030d40 	.word	0x00030d40

080081c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b085      	sub	sp, #20
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80081cc:	2300      	movs	r3, #0
 80081ce:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2210      	movs	r2, #16
 80081d4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	3301      	adds	r3, #1
 80081da:	60fb      	str	r3, [r7, #12]
 80081dc:	4a08      	ldr	r2, [pc, #32]	; (8008200 <USB_FlushRxFifo+0x3c>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d901      	bls.n	80081e6 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80081e2:	2303      	movs	r3, #3
 80081e4:	e006      	b.n	80081f4 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	691b      	ldr	r3, [r3, #16]
 80081ea:	f003 0310 	and.w	r3, r3, #16
 80081ee:	2b10      	cmp	r3, #16
 80081f0:	d0f1      	beq.n	80081d6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80081f2:	2300      	movs	r3, #0
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3714      	adds	r7, #20
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr
 8008200:	00030d40 	.word	0x00030d40

08008204 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008204:	b480      	push	{r7}
 8008206:	b089      	sub	sp, #36	; 0x24
 8008208:	af00      	add	r7, sp, #0
 800820a:	60f8      	str	r0, [r7, #12]
 800820c:	60b9      	str	r1, [r7, #8]
 800820e:	4611      	mov	r1, r2
 8008210:	461a      	mov	r2, r3
 8008212:	460b      	mov	r3, r1
 8008214:	71fb      	strb	r3, [r7, #7]
 8008216:	4613      	mov	r3, r2
 8008218:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008222:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008226:	2b00      	cmp	r3, #0
 8008228:	d123      	bne.n	8008272 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800822a:	88bb      	ldrh	r3, [r7, #4]
 800822c:	3303      	adds	r3, #3
 800822e:	089b      	lsrs	r3, r3, #2
 8008230:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008232:	2300      	movs	r3, #0
 8008234:	61bb      	str	r3, [r7, #24]
 8008236:	e018      	b.n	800826a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008238:	79fb      	ldrb	r3, [r7, #7]
 800823a:	031a      	lsls	r2, r3, #12
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	4413      	add	r3, r2
 8008240:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008244:	461a      	mov	r2, r3
 8008246:	69fb      	ldr	r3, [r7, #28]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800824c:	69fb      	ldr	r3, [r7, #28]
 800824e:	3301      	adds	r3, #1
 8008250:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008252:	69fb      	ldr	r3, [r7, #28]
 8008254:	3301      	adds	r3, #1
 8008256:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008258:	69fb      	ldr	r3, [r7, #28]
 800825a:	3301      	adds	r3, #1
 800825c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800825e:	69fb      	ldr	r3, [r7, #28]
 8008260:	3301      	adds	r3, #1
 8008262:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008264:	69bb      	ldr	r3, [r7, #24]
 8008266:	3301      	adds	r3, #1
 8008268:	61bb      	str	r3, [r7, #24]
 800826a:	69ba      	ldr	r2, [r7, #24]
 800826c:	693b      	ldr	r3, [r7, #16]
 800826e:	429a      	cmp	r2, r3
 8008270:	d3e2      	bcc.n	8008238 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008272:	2300      	movs	r3, #0
}
 8008274:	4618      	mov	r0, r3
 8008276:	3724      	adds	r7, #36	; 0x24
 8008278:	46bd      	mov	sp, r7
 800827a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827e:	4770      	bx	lr

08008280 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008280:	b480      	push	{r7}
 8008282:	b08b      	sub	sp, #44	; 0x2c
 8008284:	af00      	add	r7, sp, #0
 8008286:	60f8      	str	r0, [r7, #12]
 8008288:	60b9      	str	r1, [r7, #8]
 800828a:	4613      	mov	r3, r2
 800828c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008296:	88fb      	ldrh	r3, [r7, #6]
 8008298:	089b      	lsrs	r3, r3, #2
 800829a:	b29b      	uxth	r3, r3
 800829c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800829e:	88fb      	ldrh	r3, [r7, #6]
 80082a0:	f003 0303 	and.w	r3, r3, #3
 80082a4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80082a6:	2300      	movs	r3, #0
 80082a8:	623b      	str	r3, [r7, #32]
 80082aa:	e014      	b.n	80082d6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80082ac:	69bb      	ldr	r3, [r7, #24]
 80082ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082b2:	681a      	ldr	r2, [r3, #0]
 80082b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b6:	601a      	str	r2, [r3, #0]
    pDest++;
 80082b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ba:	3301      	adds	r3, #1
 80082bc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80082be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c0:	3301      	adds	r3, #1
 80082c2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80082c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c6:	3301      	adds	r3, #1
 80082c8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80082ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082cc:	3301      	adds	r3, #1
 80082ce:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80082d0:	6a3b      	ldr	r3, [r7, #32]
 80082d2:	3301      	adds	r3, #1
 80082d4:	623b      	str	r3, [r7, #32]
 80082d6:	6a3a      	ldr	r2, [r7, #32]
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	429a      	cmp	r2, r3
 80082dc:	d3e6      	bcc.n	80082ac <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80082de:	8bfb      	ldrh	r3, [r7, #30]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d01e      	beq.n	8008322 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80082e4:	2300      	movs	r3, #0
 80082e6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80082e8:	69bb      	ldr	r3, [r7, #24]
 80082ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80082ee:	461a      	mov	r2, r3
 80082f0:	f107 0310 	add.w	r3, r7, #16
 80082f4:	6812      	ldr	r2, [r2, #0]
 80082f6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80082f8:	693a      	ldr	r2, [r7, #16]
 80082fa:	6a3b      	ldr	r3, [r7, #32]
 80082fc:	b2db      	uxtb	r3, r3
 80082fe:	00db      	lsls	r3, r3, #3
 8008300:	fa22 f303 	lsr.w	r3, r2, r3
 8008304:	b2da      	uxtb	r2, r3
 8008306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008308:	701a      	strb	r2, [r3, #0]
      i++;
 800830a:	6a3b      	ldr	r3, [r7, #32]
 800830c:	3301      	adds	r3, #1
 800830e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008312:	3301      	adds	r3, #1
 8008314:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008316:	8bfb      	ldrh	r3, [r7, #30]
 8008318:	3b01      	subs	r3, #1
 800831a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800831c:	8bfb      	ldrh	r3, [r7, #30]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d1ea      	bne.n	80082f8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008324:	4618      	mov	r0, r3
 8008326:	372c      	adds	r7, #44	; 0x2c
 8008328:	46bd      	mov	sp, r7
 800832a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832e:	4770      	bx	lr

08008330 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008330:	b480      	push	{r7}
 8008332:	b085      	sub	sp, #20
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	695b      	ldr	r3, [r3, #20]
 800833c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	699b      	ldr	r3, [r3, #24]
 8008342:	68fa      	ldr	r2, [r7, #12]
 8008344:	4013      	ands	r3, r2
 8008346:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008348:	68fb      	ldr	r3, [r7, #12]
}
 800834a:	4618      	mov	r0, r3
 800834c:	3714      	adds	r7, #20
 800834e:	46bd      	mov	sp, r7
 8008350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008354:	4770      	bx	lr

08008356 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008356:	b480      	push	{r7}
 8008358:	b083      	sub	sp, #12
 800835a:	af00      	add	r7, sp, #0
 800835c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	695b      	ldr	r3, [r3, #20]
 8008362:	f003 0301 	and.w	r3, r3, #1
}
 8008366:	4618      	mov	r0, r3
 8008368:	370c      	adds	r7, #12
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr
	...

08008374 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008374:	b480      	push	{r7}
 8008376:	b085      	sub	sp, #20
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800837c:	2300      	movs	r3, #0
 800837e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	3301      	adds	r3, #1
 8008384:	60fb      	str	r3, [r7, #12]
 8008386:	4a13      	ldr	r2, [pc, #76]	; (80083d4 <USB_CoreReset+0x60>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d901      	bls.n	8008390 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800838c:	2303      	movs	r3, #3
 800838e:	e01a      	b.n	80083c6 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	691b      	ldr	r3, [r3, #16]
 8008394:	2b00      	cmp	r3, #0
 8008396:	daf3      	bge.n	8008380 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008398:	2300      	movs	r3, #0
 800839a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	691b      	ldr	r3, [r3, #16]
 80083a0:	f043 0201 	orr.w	r2, r3, #1
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	3301      	adds	r3, #1
 80083ac:	60fb      	str	r3, [r7, #12]
 80083ae:	4a09      	ldr	r2, [pc, #36]	; (80083d4 <USB_CoreReset+0x60>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d901      	bls.n	80083b8 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 80083b4:	2303      	movs	r3, #3
 80083b6:	e006      	b.n	80083c6 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	691b      	ldr	r3, [r3, #16]
 80083bc:	f003 0301 	and.w	r3, r3, #1
 80083c0:	2b01      	cmp	r3, #1
 80083c2:	d0f1      	beq.n	80083a8 <USB_CoreReset+0x34>

  return HAL_OK;
 80083c4:	2300      	movs	r3, #0
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3714      	adds	r7, #20
 80083ca:	46bd      	mov	sp, r7
 80083cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d0:	4770      	bx	lr
 80083d2:	bf00      	nop
 80083d4:	00030d40 	.word	0x00030d40

080083d8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80083d8:	b084      	sub	sp, #16
 80083da:	b580      	push	{r7, lr}
 80083dc:	b084      	sub	sp, #16
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
 80083e2:	f107 001c 	add.w	r0, r7, #28
 80083e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80083f4:	461a      	mov	r2, r3
 80083f6:	2300      	movs	r3, #0
 80083f8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083fe:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800840a:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008416:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008426:	2b00      	cmp	r3, #0
 8008428:	d018      	beq.n	800845c <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800842a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800842c:	2b01      	cmp	r3, #1
 800842e:	d10a      	bne.n	8008446 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	68ba      	ldr	r2, [r7, #8]
 800843a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800843e:	f043 0304 	orr.w	r3, r3, #4
 8008442:	6013      	str	r3, [r2, #0]
 8008444:	e014      	b.n	8008470 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	68ba      	ldr	r2, [r7, #8]
 8008450:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008454:	f023 0304 	bic.w	r3, r3, #4
 8008458:	6013      	str	r3, [r2, #0]
 800845a:	e009      	b.n	8008470 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800845c:	68bb      	ldr	r3, [r7, #8]
 800845e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	68ba      	ldr	r2, [r7, #8]
 8008466:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800846a:	f023 0304 	bic.w	r3, r3, #4
 800846e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8008470:	2110      	movs	r1, #16
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f7ff fe82 	bl	800817c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f7ff fea3 	bl	80081c4 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800847e:	2300      	movs	r3, #0
 8008480:	60fb      	str	r3, [r7, #12]
 8008482:	e015      	b.n	80084b0 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	015a      	lsls	r2, r3, #5
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	4413      	add	r3, r2
 800848c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008490:	461a      	mov	r2, r3
 8008492:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008496:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	015a      	lsls	r2, r3, #5
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	4413      	add	r3, r2
 80084a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084a4:	461a      	mov	r2, r3
 80084a6:	2300      	movs	r3, #0
 80084a8:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	3301      	adds	r3, #1
 80084ae:	60fb      	str	r3, [r7, #12]
 80084b0:	6a3b      	ldr	r3, [r7, #32]
 80084b2:	68fa      	ldr	r2, [r7, #12]
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d3e5      	bcc.n	8008484 <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2200      	movs	r2, #0
 80084bc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80084c4:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d00b      	beq.n	80084ea <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80084d8:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	4a13      	ldr	r2, [pc, #76]	; (800852c <USB_HostInit+0x154>)
 80084de:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	4a13      	ldr	r2, [pc, #76]	; (8008530 <USB_HostInit+0x158>)
 80084e4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80084e8:	e009      	b.n	80084fe <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2280      	movs	r2, #128	; 0x80
 80084ee:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	4a10      	ldr	r2, [pc, #64]	; (8008534 <USB_HostInit+0x15c>)
 80084f4:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	4a0f      	ldr	r2, [pc, #60]	; (8008538 <USB_HostInit+0x160>)
 80084fa:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80084fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008500:	2b00      	cmp	r3, #0
 8008502:	d105      	bne.n	8008510 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	699b      	ldr	r3, [r3, #24]
 8008508:	f043 0210 	orr.w	r2, r3, #16
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	699a      	ldr	r2, [r3, #24]
 8008514:	4b09      	ldr	r3, [pc, #36]	; (800853c <USB_HostInit+0x164>)
 8008516:	4313      	orrs	r3, r2
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800851c:	2300      	movs	r3, #0
}
 800851e:	4618      	mov	r0, r3
 8008520:	3710      	adds	r7, #16
 8008522:	46bd      	mov	sp, r7
 8008524:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008528:	b004      	add	sp, #16
 800852a:	4770      	bx	lr
 800852c:	01000200 	.word	0x01000200
 8008530:	00e00300 	.word	0x00e00300
 8008534:	00600080 	.word	0x00600080
 8008538:	004000e0 	.word	0x004000e0
 800853c:	a3200008 	.word	0xa3200008

08008540 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008540:	b480      	push	{r7}
 8008542:	b085      	sub	sp, #20
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
 8008548:	460b      	mov	r3, r1
 800854a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	68fa      	ldr	r2, [r7, #12]
 800855a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800855e:	f023 0303 	bic.w	r3, r3, #3
 8008562:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800856a:	681a      	ldr	r2, [r3, #0]
 800856c:	78fb      	ldrb	r3, [r7, #3]
 800856e:	f003 0303 	and.w	r3, r3, #3
 8008572:	68f9      	ldr	r1, [r7, #12]
 8008574:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008578:	4313      	orrs	r3, r2
 800857a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800857c:	78fb      	ldrb	r3, [r7, #3]
 800857e:	2b01      	cmp	r3, #1
 8008580:	d107      	bne.n	8008592 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008588:	461a      	mov	r2, r3
 800858a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800858e:	6053      	str	r3, [r2, #4]
 8008590:	e009      	b.n	80085a6 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8008592:	78fb      	ldrb	r3, [r7, #3]
 8008594:	2b02      	cmp	r3, #2
 8008596:	d106      	bne.n	80085a6 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800859e:	461a      	mov	r2, r3
 80085a0:	f241 7370 	movw	r3, #6000	; 0x1770
 80085a4:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80085a6:	2300      	movs	r3, #0
}
 80085a8:	4618      	mov	r0, r3
 80085aa:	3714      	adds	r7, #20
 80085ac:	46bd      	mov	sp, r7
 80085ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b2:	4770      	bx	lr

080085b4 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b084      	sub	sp, #16
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80085c0:	2300      	movs	r3, #0
 80085c2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80085d4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	68fa      	ldr	r2, [r7, #12]
 80085da:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80085de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80085e2:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80085e4:	2064      	movs	r0, #100	; 0x64
 80085e6:	f7fa faab 	bl	8002b40 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	68fa      	ldr	r2, [r7, #12]
 80085ee:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80085f2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80085f6:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80085f8:	200a      	movs	r0, #10
 80085fa:	f7fa faa1 	bl	8002b40 <HAL_Delay>

  return HAL_OK;
 80085fe:	2300      	movs	r3, #0
}
 8008600:	4618      	mov	r0, r3
 8008602:	3710      	adds	r7, #16
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}

08008608 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008608:	b480      	push	{r7}
 800860a:	b085      	sub	sp, #20
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
 8008610:	460b      	mov	r3, r1
 8008612:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008618:	2300      	movs	r3, #0
 800861a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800862c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008634:	2b00      	cmp	r3, #0
 8008636:	d109      	bne.n	800864c <USB_DriveVbus+0x44>
 8008638:	78fb      	ldrb	r3, [r7, #3]
 800863a:	2b01      	cmp	r3, #1
 800863c:	d106      	bne.n	800864c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	68fa      	ldr	r2, [r7, #12]
 8008642:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008646:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800864a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008652:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008656:	d109      	bne.n	800866c <USB_DriveVbus+0x64>
 8008658:	78fb      	ldrb	r3, [r7, #3]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d106      	bne.n	800866c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	68fa      	ldr	r2, [r7, #12]
 8008662:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008666:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800866a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800866c:	2300      	movs	r3, #0
}
 800866e:	4618      	mov	r0, r3
 8008670:	3714      	adds	r7, #20
 8008672:	46bd      	mov	sp, r7
 8008674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008678:	4770      	bx	lr

0800867a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800867a:	b480      	push	{r7}
 800867c:	b085      	sub	sp, #20
 800867e:	af00      	add	r7, sp, #0
 8008680:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008686:	2300      	movs	r3, #0
 8008688:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	0c5b      	lsrs	r3, r3, #17
 8008698:	f003 0303 	and.w	r3, r3, #3
}
 800869c:	4618      	mov	r0, r3
 800869e:	3714      	adds	r7, #20
 80086a0:	46bd      	mov	sp, r7
 80086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a6:	4770      	bx	lr

080086a8 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b085      	sub	sp, #20
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086ba:	689b      	ldr	r3, [r3, #8]
 80086bc:	b29b      	uxth	r3, r3
}
 80086be:	4618      	mov	r0, r3
 80086c0:	3714      	adds	r7, #20
 80086c2:	46bd      	mov	sp, r7
 80086c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c8:	4770      	bx	lr
	...

080086cc <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b088      	sub	sp, #32
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
 80086d4:	4608      	mov	r0, r1
 80086d6:	4611      	mov	r1, r2
 80086d8:	461a      	mov	r2, r3
 80086da:	4603      	mov	r3, r0
 80086dc:	70fb      	strb	r3, [r7, #3]
 80086de:	460b      	mov	r3, r1
 80086e0:	70bb      	strb	r3, [r7, #2]
 80086e2:	4613      	mov	r3, r2
 80086e4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80086e6:	2300      	movs	r3, #0
 80086e8:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 80086ee:	78fb      	ldrb	r3, [r7, #3]
 80086f0:	015a      	lsls	r2, r3, #5
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	4413      	add	r3, r2
 80086f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086fa:	461a      	mov	r2, r3
 80086fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008700:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008702:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008706:	2b03      	cmp	r3, #3
 8008708:	d87e      	bhi.n	8008808 <USB_HC_Init+0x13c>
 800870a:	a201      	add	r2, pc, #4	; (adr r2, 8008710 <USB_HC_Init+0x44>)
 800870c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008710:	08008721 	.word	0x08008721
 8008714:	080087cb 	.word	0x080087cb
 8008718:	08008721 	.word	0x08008721
 800871c:	0800878d 	.word	0x0800878d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008720:	78fb      	ldrb	r3, [r7, #3]
 8008722:	015a      	lsls	r2, r3, #5
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	4413      	add	r3, r2
 8008728:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800872c:	461a      	mov	r2, r3
 800872e:	f240 439d 	movw	r3, #1181	; 0x49d
 8008732:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008734:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008738:	2b00      	cmp	r3, #0
 800873a:	da10      	bge.n	800875e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800873c:	78fb      	ldrb	r3, [r7, #3]
 800873e:	015a      	lsls	r2, r3, #5
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	4413      	add	r3, r2
 8008744:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008748:	68db      	ldr	r3, [r3, #12]
 800874a:	78fa      	ldrb	r2, [r7, #3]
 800874c:	0151      	lsls	r1, r2, #5
 800874e:	693a      	ldr	r2, [r7, #16]
 8008750:	440a      	add	r2, r1
 8008752:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008756:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800875a:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800875c:	e057      	b.n	800880e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008766:	2b00      	cmp	r3, #0
 8008768:	d051      	beq.n	800880e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800876a:	78fb      	ldrb	r3, [r7, #3]
 800876c:	015a      	lsls	r2, r3, #5
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	4413      	add	r3, r2
 8008772:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008776:	68db      	ldr	r3, [r3, #12]
 8008778:	78fa      	ldrb	r2, [r7, #3]
 800877a:	0151      	lsls	r1, r2, #5
 800877c:	693a      	ldr	r2, [r7, #16]
 800877e:	440a      	add	r2, r1
 8008780:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008784:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008788:	60d3      	str	r3, [r2, #12]
      break;
 800878a:	e040      	b.n	800880e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800878c:	78fb      	ldrb	r3, [r7, #3]
 800878e:	015a      	lsls	r2, r3, #5
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	4413      	add	r3, r2
 8008794:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008798:	461a      	mov	r2, r3
 800879a:	f240 639d 	movw	r3, #1693	; 0x69d
 800879e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80087a0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	da34      	bge.n	8008812 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80087a8:	78fb      	ldrb	r3, [r7, #3]
 80087aa:	015a      	lsls	r2, r3, #5
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	4413      	add	r3, r2
 80087b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087b4:	68db      	ldr	r3, [r3, #12]
 80087b6:	78fa      	ldrb	r2, [r7, #3]
 80087b8:	0151      	lsls	r1, r2, #5
 80087ba:	693a      	ldr	r2, [r7, #16]
 80087bc:	440a      	add	r2, r1
 80087be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80087c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087c6:	60d3      	str	r3, [r2, #12]
      }

      break;
 80087c8:	e023      	b.n	8008812 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80087ca:	78fb      	ldrb	r3, [r7, #3]
 80087cc:	015a      	lsls	r2, r3, #5
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	4413      	add	r3, r2
 80087d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087d6:	461a      	mov	r2, r3
 80087d8:	f240 2325 	movw	r3, #549	; 0x225
 80087dc:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80087de:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	da17      	bge.n	8008816 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80087e6:	78fb      	ldrb	r3, [r7, #3]
 80087e8:	015a      	lsls	r2, r3, #5
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	4413      	add	r3, r2
 80087ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087f2:	68db      	ldr	r3, [r3, #12]
 80087f4:	78fa      	ldrb	r2, [r7, #3]
 80087f6:	0151      	lsls	r1, r2, #5
 80087f8:	693a      	ldr	r2, [r7, #16]
 80087fa:	440a      	add	r2, r1
 80087fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008800:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8008804:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008806:	e006      	b.n	8008816 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8008808:	2301      	movs	r3, #1
 800880a:	77fb      	strb	r3, [r7, #31]
      break;
 800880c:	e004      	b.n	8008818 <USB_HC_Init+0x14c>
      break;
 800880e:	bf00      	nop
 8008810:	e002      	b.n	8008818 <USB_HC_Init+0x14c>
      break;
 8008812:	bf00      	nop
 8008814:	e000      	b.n	8008818 <USB_HC_Init+0x14c>
      break;
 8008816:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800881e:	699a      	ldr	r2, [r3, #24]
 8008820:	78fb      	ldrb	r3, [r7, #3]
 8008822:	f003 030f 	and.w	r3, r3, #15
 8008826:	2101      	movs	r1, #1
 8008828:	fa01 f303 	lsl.w	r3, r1, r3
 800882c:	6939      	ldr	r1, [r7, #16]
 800882e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008832:	4313      	orrs	r3, r2
 8008834:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	699b      	ldr	r3, [r3, #24]
 800883a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008842:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008846:	2b00      	cmp	r3, #0
 8008848:	da03      	bge.n	8008852 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800884a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800884e:	61bb      	str	r3, [r7, #24]
 8008850:	e001      	b.n	8008856 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8008852:	2300      	movs	r3, #0
 8008854:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f7ff ff0f 	bl	800867a <USB_GetHostSpeed>
 800885c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800885e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008862:	2b02      	cmp	r3, #2
 8008864:	d106      	bne.n	8008874 <USB_HC_Init+0x1a8>
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	2b02      	cmp	r3, #2
 800886a:	d003      	beq.n	8008874 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800886c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008870:	617b      	str	r3, [r7, #20]
 8008872:	e001      	b.n	8008878 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008874:	2300      	movs	r3, #0
 8008876:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008878:	787b      	ldrb	r3, [r7, #1]
 800887a:	059b      	lsls	r3, r3, #22
 800887c:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008880:	78bb      	ldrb	r3, [r7, #2]
 8008882:	02db      	lsls	r3, r3, #11
 8008884:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008888:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800888a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800888e:	049b      	lsls	r3, r3, #18
 8008890:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008894:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008896:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8008898:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800889c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80088a2:	78fb      	ldrb	r3, [r7, #3]
 80088a4:	0159      	lsls	r1, r3, #5
 80088a6:	693b      	ldr	r3, [r7, #16]
 80088a8:	440b      	add	r3, r1
 80088aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088ae:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80088b4:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 80088b6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80088ba:	2b03      	cmp	r3, #3
 80088bc:	d10f      	bne.n	80088de <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 80088be:	78fb      	ldrb	r3, [r7, #3]
 80088c0:	015a      	lsls	r2, r3, #5
 80088c2:	693b      	ldr	r3, [r7, #16]
 80088c4:	4413      	add	r3, r2
 80088c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	78fa      	ldrb	r2, [r7, #3]
 80088ce:	0151      	lsls	r1, r2, #5
 80088d0:	693a      	ldr	r2, [r7, #16]
 80088d2:	440a      	add	r2, r1
 80088d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80088d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80088dc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80088de:	7ffb      	ldrb	r3, [r7, #31]
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3720      	adds	r7, #32
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}

080088e8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b08c      	sub	sp, #48	; 0x30
 80088ec:	af02      	add	r7, sp, #8
 80088ee:	60f8      	str	r0, [r7, #12]
 80088f0:	60b9      	str	r1, [r7, #8]
 80088f2:	4613      	mov	r3, r2
 80088f4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	785b      	ldrb	r3, [r3, #1]
 80088fe:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8008900:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008904:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800890a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800890e:	2b00      	cmp	r3, #0
 8008910:	d02d      	beq.n	800896e <USB_HC_StartXfer+0x86>
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	791b      	ldrb	r3, [r3, #4]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d129      	bne.n	800896e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800891a:	79fb      	ldrb	r3, [r7, #7]
 800891c:	2b01      	cmp	r3, #1
 800891e:	d117      	bne.n	8008950 <USB_HC_StartXfer+0x68>
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	79db      	ldrb	r3, [r3, #7]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d003      	beq.n	8008930 <USB_HC_StartXfer+0x48>
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	79db      	ldrb	r3, [r3, #7]
 800892c:	2b02      	cmp	r3, #2
 800892e:	d10f      	bne.n	8008950 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008930:	69fb      	ldr	r3, [r7, #28]
 8008932:	015a      	lsls	r2, r3, #5
 8008934:	6a3b      	ldr	r3, [r7, #32]
 8008936:	4413      	add	r3, r2
 8008938:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800893c:	68db      	ldr	r3, [r3, #12]
 800893e:	69fa      	ldr	r2, [r7, #28]
 8008940:	0151      	lsls	r1, r2, #5
 8008942:	6a3a      	ldr	r2, [r7, #32]
 8008944:	440a      	add	r2, r1
 8008946:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800894a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800894e:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8008950:	79fb      	ldrb	r3, [r7, #7]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d10b      	bne.n	800896e <USB_HC_StartXfer+0x86>
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	795b      	ldrb	r3, [r3, #5]
 800895a:	2b01      	cmp	r3, #1
 800895c:	d107      	bne.n	800896e <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	785b      	ldrb	r3, [r3, #1]
 8008962:	4619      	mov	r1, r3
 8008964:	68f8      	ldr	r0, [r7, #12]
 8008966:	f000 fa2f 	bl	8008dc8 <USB_DoPing>
      return HAL_OK;
 800896a:	2300      	movs	r3, #0
 800896c:	e0f8      	b.n	8008b60 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	695b      	ldr	r3, [r3, #20]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d018      	beq.n	80089a8 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	695b      	ldr	r3, [r3, #20]
 800897a:	68ba      	ldr	r2, [r7, #8]
 800897c:	8912      	ldrh	r2, [r2, #8]
 800897e:	4413      	add	r3, r2
 8008980:	3b01      	subs	r3, #1
 8008982:	68ba      	ldr	r2, [r7, #8]
 8008984:	8912      	ldrh	r2, [r2, #8]
 8008986:	fbb3 f3f2 	udiv	r3, r3, r2
 800898a:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800898c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800898e:	8b7b      	ldrh	r3, [r7, #26]
 8008990:	429a      	cmp	r2, r3
 8008992:	d90b      	bls.n	80089ac <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8008994:	8b7b      	ldrh	r3, [r7, #26]
 8008996:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008998:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800899a:	68ba      	ldr	r2, [r7, #8]
 800899c:	8912      	ldrh	r2, [r2, #8]
 800899e:	fb03 f202 	mul.w	r2, r3, r2
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	611a      	str	r2, [r3, #16]
 80089a6:	e001      	b.n	80089ac <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 80089a8:	2301      	movs	r3, #1
 80089aa:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	78db      	ldrb	r3, [r3, #3]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d007      	beq.n	80089c4 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80089b4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80089b6:	68ba      	ldr	r2, [r7, #8]
 80089b8:	8912      	ldrh	r2, [r2, #8]
 80089ba:	fb03 f202 	mul.w	r2, r3, r2
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	611a      	str	r2, [r3, #16]
 80089c2:	e003      	b.n	80089cc <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	695a      	ldr	r2, [r3, #20]
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	691b      	ldr	r3, [r3, #16]
 80089d0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80089d4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80089d6:	04d9      	lsls	r1, r3, #19
 80089d8:	4b63      	ldr	r3, [pc, #396]	; (8008b68 <USB_HC_StartXfer+0x280>)
 80089da:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80089dc:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	7a9b      	ldrb	r3, [r3, #10]
 80089e2:	075b      	lsls	r3, r3, #29
 80089e4:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80089e8:	69f9      	ldr	r1, [r7, #28]
 80089ea:	0148      	lsls	r0, r1, #5
 80089ec:	6a39      	ldr	r1, [r7, #32]
 80089ee:	4401      	add	r1, r0
 80089f0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80089f4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80089f6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80089f8:	79fb      	ldrb	r3, [r7, #7]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d009      	beq.n	8008a12 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	68d9      	ldr	r1, [r3, #12]
 8008a02:	69fb      	ldr	r3, [r7, #28]
 8008a04:	015a      	lsls	r2, r3, #5
 8008a06:	6a3b      	ldr	r3, [r7, #32]
 8008a08:	4413      	add	r3, r2
 8008a0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a0e:	460a      	mov	r2, r1
 8008a10:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008a12:	6a3b      	ldr	r3, [r7, #32]
 8008a14:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008a18:	689b      	ldr	r3, [r3, #8]
 8008a1a:	f003 0301 	and.w	r3, r3, #1
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	bf0c      	ite	eq
 8008a22:	2301      	moveq	r3, #1
 8008a24:	2300      	movne	r3, #0
 8008a26:	b2db      	uxtb	r3, r3
 8008a28:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008a2a:	69fb      	ldr	r3, [r7, #28]
 8008a2c:	015a      	lsls	r2, r3, #5
 8008a2e:	6a3b      	ldr	r3, [r7, #32]
 8008a30:	4413      	add	r3, r2
 8008a32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	69fa      	ldr	r2, [r7, #28]
 8008a3a:	0151      	lsls	r1, r2, #5
 8008a3c:	6a3a      	ldr	r2, [r7, #32]
 8008a3e:	440a      	add	r2, r1
 8008a40:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a44:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008a48:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008a4a:	69fb      	ldr	r3, [r7, #28]
 8008a4c:	015a      	lsls	r2, r3, #5
 8008a4e:	6a3b      	ldr	r3, [r7, #32]
 8008a50:	4413      	add	r3, r2
 8008a52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a56:	681a      	ldr	r2, [r3, #0]
 8008a58:	7e7b      	ldrb	r3, [r7, #25]
 8008a5a:	075b      	lsls	r3, r3, #29
 8008a5c:	69f9      	ldr	r1, [r7, #28]
 8008a5e:	0148      	lsls	r0, r1, #5
 8008a60:	6a39      	ldr	r1, [r7, #32]
 8008a62:	4401      	add	r1, r0
 8008a64:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8008a68:	4313      	orrs	r3, r2
 8008a6a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008a6c:	69fb      	ldr	r3, [r7, #28]
 8008a6e:	015a      	lsls	r2, r3, #5
 8008a70:	6a3b      	ldr	r3, [r7, #32]
 8008a72:	4413      	add	r3, r2
 8008a74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008a82:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	78db      	ldrb	r3, [r3, #3]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d004      	beq.n	8008a96 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a92:	613b      	str	r3, [r7, #16]
 8008a94:	e003      	b.n	8008a9e <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008a9c:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008aa4:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008aa6:	69fb      	ldr	r3, [r7, #28]
 8008aa8:	015a      	lsls	r2, r3, #5
 8008aaa:	6a3b      	ldr	r3, [r7, #32]
 8008aac:	4413      	add	r3, r2
 8008aae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ab2:	461a      	mov	r2, r3
 8008ab4:	693b      	ldr	r3, [r7, #16]
 8008ab6:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008ab8:	79fb      	ldrb	r3, [r7, #7]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d001      	beq.n	8008ac2 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	e04e      	b.n	8008b60 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	78db      	ldrb	r3, [r3, #3]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d149      	bne.n	8008b5e <USB_HC_StartXfer+0x276>
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	695b      	ldr	r3, [r3, #20]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d045      	beq.n	8008b5e <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	79db      	ldrb	r3, [r3, #7]
 8008ad6:	2b03      	cmp	r3, #3
 8008ad8:	d830      	bhi.n	8008b3c <USB_HC_StartXfer+0x254>
 8008ada:	a201      	add	r2, pc, #4	; (adr r2, 8008ae0 <USB_HC_StartXfer+0x1f8>)
 8008adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ae0:	08008af1 	.word	0x08008af1
 8008ae4:	08008b15 	.word	0x08008b15
 8008ae8:	08008af1 	.word	0x08008af1
 8008aec:	08008b15 	.word	0x08008b15
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	695b      	ldr	r3, [r3, #20]
 8008af4:	3303      	adds	r3, #3
 8008af6:	089b      	lsrs	r3, r3, #2
 8008af8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008afa:	8afa      	ldrh	r2, [r7, #22]
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	429a      	cmp	r2, r3
 8008b04:	d91c      	bls.n	8008b40 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	699b      	ldr	r3, [r3, #24]
 8008b0a:	f043 0220 	orr.w	r2, r3, #32
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	619a      	str	r2, [r3, #24]
        }
        break;
 8008b12:	e015      	b.n	8008b40 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	695b      	ldr	r3, [r3, #20]
 8008b18:	3303      	adds	r3, #3
 8008b1a:	089b      	lsrs	r3, r3, #2
 8008b1c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008b1e:	8afa      	ldrh	r2, [r7, #22]
 8008b20:	6a3b      	ldr	r3, [r7, #32]
 8008b22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008b26:	691b      	ldr	r3, [r3, #16]
 8008b28:	b29b      	uxth	r3, r3
 8008b2a:	429a      	cmp	r2, r3
 8008b2c:	d90a      	bls.n	8008b44 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	699b      	ldr	r3, [r3, #24]
 8008b32:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	619a      	str	r2, [r3, #24]
        }
        break;
 8008b3a:	e003      	b.n	8008b44 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8008b3c:	bf00      	nop
 8008b3e:	e002      	b.n	8008b46 <USB_HC_StartXfer+0x25e>
        break;
 8008b40:	bf00      	nop
 8008b42:	e000      	b.n	8008b46 <USB_HC_StartXfer+0x25e>
        break;
 8008b44:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	68d9      	ldr	r1, [r3, #12]
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	785a      	ldrb	r2, [r3, #1]
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	695b      	ldr	r3, [r3, #20]
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	2000      	movs	r0, #0
 8008b56:	9000      	str	r0, [sp, #0]
 8008b58:	68f8      	ldr	r0, [r7, #12]
 8008b5a:	f7ff fb53 	bl	8008204 <USB_WritePacket>
  }

  return HAL_OK;
 8008b5e:	2300      	movs	r3, #0
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	3728      	adds	r7, #40	; 0x28
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd80      	pop	{r7, pc}
 8008b68:	1ff80000 	.word	0x1ff80000

08008b6c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b085      	sub	sp, #20
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008b7e:	695b      	ldr	r3, [r3, #20]
 8008b80:	b29b      	uxth	r3, r3
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3714      	adds	r7, #20
 8008b86:	46bd      	mov	sp, r7
 8008b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8c:	4770      	bx	lr

08008b8e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008b8e:	b480      	push	{r7}
 8008b90:	b089      	sub	sp, #36	; 0x24
 8008b92:	af00      	add	r7, sp, #0
 8008b94:	6078      	str	r0, [r7, #4]
 8008b96:	460b      	mov	r3, r1
 8008b98:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 8008b9e:	78fb      	ldrb	r3, [r7, #3]
 8008ba0:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008ba6:	697b      	ldr	r3, [r7, #20]
 8008ba8:	015a      	lsls	r2, r3, #5
 8008baa:	69bb      	ldr	r3, [r7, #24]
 8008bac:	4413      	add	r3, r2
 8008bae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	0c9b      	lsrs	r3, r3, #18
 8008bb6:	f003 0303 	and.w	r3, r3, #3
 8008bba:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008bbc:	697b      	ldr	r3, [r7, #20]
 8008bbe:	015a      	lsls	r2, r3, #5
 8008bc0:	69bb      	ldr	r3, [r7, #24]
 8008bc2:	4413      	add	r3, r2
 8008bc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	0fdb      	lsrs	r3, r3, #31
 8008bcc:	f003 0301 	and.w	r3, r3, #1
 8008bd0:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	689b      	ldr	r3, [r3, #8]
 8008bd6:	f003 0320 	and.w	r3, r3, #32
 8008bda:	2b20      	cmp	r3, #32
 8008bdc:	d104      	bne.n	8008be8 <USB_HC_Halt+0x5a>
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d101      	bne.n	8008be8 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8008be4:	2300      	movs	r3, #0
 8008be6:	e0e8      	b.n	8008dba <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008be8:	693b      	ldr	r3, [r7, #16]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d002      	beq.n	8008bf4 <USB_HC_Halt+0x66>
 8008bee:	693b      	ldr	r3, [r7, #16]
 8008bf0:	2b02      	cmp	r3, #2
 8008bf2:	d173      	bne.n	8008cdc <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	015a      	lsls	r2, r3, #5
 8008bf8:	69bb      	ldr	r3, [r7, #24]
 8008bfa:	4413      	add	r3, r2
 8008bfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	697a      	ldr	r2, [r7, #20]
 8008c04:	0151      	lsls	r1, r2, #5
 8008c06:	69ba      	ldr	r2, [r7, #24]
 8008c08:	440a      	add	r2, r1
 8008c0a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008c0e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008c12:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	689b      	ldr	r3, [r3, #8]
 8008c18:	f003 0320 	and.w	r3, r3, #32
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	f040 80cb 	bne.w	8008db8 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c26:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d143      	bne.n	8008cb6 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	015a      	lsls	r2, r3, #5
 8008c32:	69bb      	ldr	r3, [r7, #24]
 8008c34:	4413      	add	r3, r2
 8008c36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	697a      	ldr	r2, [r7, #20]
 8008c3e:	0151      	lsls	r1, r2, #5
 8008c40:	69ba      	ldr	r2, [r7, #24]
 8008c42:	440a      	add	r2, r1
 8008c44:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008c48:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008c4c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	015a      	lsls	r2, r3, #5
 8008c52:	69bb      	ldr	r3, [r7, #24]
 8008c54:	4413      	add	r3, r2
 8008c56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	697a      	ldr	r2, [r7, #20]
 8008c5e:	0151      	lsls	r1, r2, #5
 8008c60:	69ba      	ldr	r2, [r7, #24]
 8008c62:	440a      	add	r2, r1
 8008c64:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008c68:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008c6c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	015a      	lsls	r2, r3, #5
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	4413      	add	r3, r2
 8008c76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	697a      	ldr	r2, [r7, #20]
 8008c7e:	0151      	lsls	r1, r2, #5
 8008c80:	69ba      	ldr	r2, [r7, #24]
 8008c82:	440a      	add	r2, r1
 8008c84:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008c88:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008c8c:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 8008c8e:	69fb      	ldr	r3, [r7, #28]
 8008c90:	3301      	adds	r3, #1
 8008c92:	61fb      	str	r3, [r7, #28]
 8008c94:	69fb      	ldr	r3, [r7, #28]
 8008c96:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008c9a:	d81d      	bhi.n	8008cd8 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008c9c:	697b      	ldr	r3, [r7, #20]
 8008c9e:	015a      	lsls	r2, r3, #5
 8008ca0:	69bb      	ldr	r3, [r7, #24]
 8008ca2:	4413      	add	r3, r2
 8008ca4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008cae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008cb2:	d0ec      	beq.n	8008c8e <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008cb4:	e080      	b.n	8008db8 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	015a      	lsls	r2, r3, #5
 8008cba:	69bb      	ldr	r3, [r7, #24]
 8008cbc:	4413      	add	r3, r2
 8008cbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	697a      	ldr	r2, [r7, #20]
 8008cc6:	0151      	lsls	r1, r2, #5
 8008cc8:	69ba      	ldr	r2, [r7, #24]
 8008cca:	440a      	add	r2, r1
 8008ccc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008cd0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008cd4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008cd6:	e06f      	b.n	8008db8 <USB_HC_Halt+0x22a>
            break;
 8008cd8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008cda:	e06d      	b.n	8008db8 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008cdc:	697b      	ldr	r3, [r7, #20]
 8008cde:	015a      	lsls	r2, r3, #5
 8008ce0:	69bb      	ldr	r3, [r7, #24]
 8008ce2:	4413      	add	r3, r2
 8008ce4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	697a      	ldr	r2, [r7, #20]
 8008cec:	0151      	lsls	r1, r2, #5
 8008cee:	69ba      	ldr	r2, [r7, #24]
 8008cf0:	440a      	add	r2, r1
 8008cf2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008cf6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008cfa:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008cfc:	69bb      	ldr	r3, [r7, #24]
 8008cfe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008d02:	691b      	ldr	r3, [r3, #16]
 8008d04:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d143      	bne.n	8008d94 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	015a      	lsls	r2, r3, #5
 8008d10:	69bb      	ldr	r3, [r7, #24]
 8008d12:	4413      	add	r3, r2
 8008d14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	697a      	ldr	r2, [r7, #20]
 8008d1c:	0151      	lsls	r1, r2, #5
 8008d1e:	69ba      	ldr	r2, [r7, #24]
 8008d20:	440a      	add	r2, r1
 8008d22:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d26:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008d2a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	015a      	lsls	r2, r3, #5
 8008d30:	69bb      	ldr	r3, [r7, #24]
 8008d32:	4413      	add	r3, r2
 8008d34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	697a      	ldr	r2, [r7, #20]
 8008d3c:	0151      	lsls	r1, r2, #5
 8008d3e:	69ba      	ldr	r2, [r7, #24]
 8008d40:	440a      	add	r2, r1
 8008d42:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008d4a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	015a      	lsls	r2, r3, #5
 8008d50:	69bb      	ldr	r3, [r7, #24]
 8008d52:	4413      	add	r3, r2
 8008d54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	697a      	ldr	r2, [r7, #20]
 8008d5c:	0151      	lsls	r1, r2, #5
 8008d5e:	69ba      	ldr	r2, [r7, #24]
 8008d60:	440a      	add	r2, r1
 8008d62:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d66:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008d6a:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8008d6c:	69fb      	ldr	r3, [r7, #28]
 8008d6e:	3301      	adds	r3, #1
 8008d70:	61fb      	str	r3, [r7, #28]
 8008d72:	69fb      	ldr	r3, [r7, #28]
 8008d74:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008d78:	d81d      	bhi.n	8008db6 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008d7a:	697b      	ldr	r3, [r7, #20]
 8008d7c:	015a      	lsls	r2, r3, #5
 8008d7e:	69bb      	ldr	r3, [r7, #24]
 8008d80:	4413      	add	r3, r2
 8008d82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d8c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d90:	d0ec      	beq.n	8008d6c <USB_HC_Halt+0x1de>
 8008d92:	e011      	b.n	8008db8 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008d94:	697b      	ldr	r3, [r7, #20]
 8008d96:	015a      	lsls	r2, r3, #5
 8008d98:	69bb      	ldr	r3, [r7, #24]
 8008d9a:	4413      	add	r3, r2
 8008d9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	697a      	ldr	r2, [r7, #20]
 8008da4:	0151      	lsls	r1, r2, #5
 8008da6:	69ba      	ldr	r2, [r7, #24]
 8008da8:	440a      	add	r2, r1
 8008daa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008dae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008db2:	6013      	str	r3, [r2, #0]
 8008db4:	e000      	b.n	8008db8 <USB_HC_Halt+0x22a>
          break;
 8008db6:	bf00      	nop
    }
  }

  return HAL_OK;
 8008db8:	2300      	movs	r3, #0
}
 8008dba:	4618      	mov	r0, r3
 8008dbc:	3724      	adds	r7, #36	; 0x24
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc4:	4770      	bx	lr
	...

08008dc8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b087      	sub	sp, #28
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
 8008dd0:	460b      	mov	r3, r1
 8008dd2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008dd8:	78fb      	ldrb	r3, [r7, #3]
 8008dda:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008ddc:	2301      	movs	r3, #1
 8008dde:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	04da      	lsls	r2, r3, #19
 8008de4:	4b15      	ldr	r3, [pc, #84]	; (8008e3c <USB_DoPing+0x74>)
 8008de6:	4013      	ands	r3, r2
 8008de8:	693a      	ldr	r2, [r7, #16]
 8008dea:	0151      	lsls	r1, r2, #5
 8008dec:	697a      	ldr	r2, [r7, #20]
 8008dee:	440a      	add	r2, r1
 8008df0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008df4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008df8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008dfa:	693b      	ldr	r3, [r7, #16]
 8008dfc:	015a      	lsls	r2, r3, #5
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	4413      	add	r3, r2
 8008e02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008e10:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008e18:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008e1a:	693b      	ldr	r3, [r7, #16]
 8008e1c:	015a      	lsls	r2, r3, #5
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	4413      	add	r3, r2
 8008e22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e26:	461a      	mov	r2, r3
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008e2c:	2300      	movs	r3, #0
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	371c      	adds	r7, #28
 8008e32:	46bd      	mov	sp, r7
 8008e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e38:	4770      	bx	lr
 8008e3a:	bf00      	nop
 8008e3c:	1ff80000 	.word	0x1ff80000

08008e40 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b086      	sub	sp, #24
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f7ff f935 	bl	80080c0 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8008e56:	2110      	movs	r1, #16
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f7ff f98f 	bl	800817c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f7ff f9b0 	bl	80081c4 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008e64:	2300      	movs	r3, #0
 8008e66:	613b      	str	r3, [r7, #16]
 8008e68:	e01f      	b.n	8008eaa <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8008e6a:	693b      	ldr	r3, [r7, #16]
 8008e6c:	015a      	lsls	r2, r3, #5
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	4413      	add	r3, r2
 8008e72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008e80:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008e82:	68bb      	ldr	r3, [r7, #8]
 8008e84:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008e88:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008e90:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008e92:	693b      	ldr	r3, [r7, #16]
 8008e94:	015a      	lsls	r2, r3, #5
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	4413      	add	r3, r2
 8008e9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e9e:	461a      	mov	r2, r3
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	3301      	adds	r3, #1
 8008ea8:	613b      	str	r3, [r7, #16]
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	2b0f      	cmp	r3, #15
 8008eae:	d9dc      	bls.n	8008e6a <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	613b      	str	r3, [r7, #16]
 8008eb4:	e034      	b.n	8008f20 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	015a      	lsls	r2, r3, #5
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	4413      	add	r3, r2
 8008ebe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008ecc:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008ed4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008edc:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008ede:	693b      	ldr	r3, [r7, #16]
 8008ee0:	015a      	lsls	r2, r3, #5
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	4413      	add	r3, r2
 8008ee6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008eea:	461a      	mov	r2, r3
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	3301      	adds	r3, #1
 8008ef4:	617b      	str	r3, [r7, #20]
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008efc:	d80c      	bhi.n	8008f18 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	015a      	lsls	r2, r3, #5
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	4413      	add	r3, r2
 8008f06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008f10:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008f14:	d0ec      	beq.n	8008ef0 <USB_StopHost+0xb0>
 8008f16:	e000      	b.n	8008f1a <USB_StopHost+0xda>
        break;
 8008f18:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	3301      	adds	r3, #1
 8008f1e:	613b      	str	r3, [r7, #16]
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	2b0f      	cmp	r3, #15
 8008f24:	d9c7      	bls.n	8008eb6 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008f2c:	461a      	mov	r2, r3
 8008f2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008f32:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008f3a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f7ff f8ae 	bl	800809e <USB_EnableGlobalInt>

  return HAL_OK;
 8008f42:	2300      	movs	r3, #0
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	3718      	adds	r7, #24
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	bd80      	pop	{r7, pc}

08008f4c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 8008f50:	4904      	ldr	r1, [pc, #16]	; (8008f64 <MX_FATFS_Init+0x18>)
 8008f52:	4805      	ldr	r0, [pc, #20]	; (8008f68 <MX_FATFS_Init+0x1c>)
 8008f54:	f003 f84c 	bl	800bff0 <FATFS_LinkDriver>
 8008f58:	4603      	mov	r3, r0
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	4b03      	ldr	r3, [pc, #12]	; (8008f6c <MX_FATFS_Init+0x20>)
 8008f5e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008f60:	bf00      	nop
 8008f62:	bd80      	pop	{r7, pc}
 8008f64:	2000238c 	.word	0x2000238c
 8008f68:	0800d380 	.word	0x0800d380
 8008f6c:	20002388 	.word	0x20002388

08008f70 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b083      	sub	sp, #12
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	4603      	mov	r3, r0
 8008f78:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 8008f7a:	2300      	movs	r3, #0
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	370c      	adds	r7, #12
 8008f80:	46bd      	mov	sp, r7
 8008f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f86:	4770      	bx	lr

08008f88 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b084      	sub	sp, #16
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	4603      	mov	r3, r0
 8008f90:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 8008f92:	2301      	movs	r3, #1
 8008f94:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 8008f96:	79fb      	ldrb	r3, [r7, #7]
 8008f98:	4619      	mov	r1, r3
 8008f9a:	4808      	ldr	r0, [pc, #32]	; (8008fbc <USBH_status+0x34>)
 8008f9c:	f000 fe1a 	bl	8009bd4 <USBH_MSC_UnitIsReady>
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d002      	beq.n	8008fac <USBH_status+0x24>
  {
    res = RES_OK;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	73fb      	strb	r3, [r7, #15]
 8008faa:	e001      	b.n	8008fb0 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 8008fac:	2301      	movs	r3, #1
 8008fae:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 8008fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3710      	adds	r7, #16
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}
 8008fba:	bf00      	nop
 8008fbc:	2000239c 	.word	0x2000239c

08008fc0 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b094      	sub	sp, #80	; 0x50
 8008fc4:	af02      	add	r7, sp, #8
 8008fc6:	60b9      	str	r1, [r7, #8]
 8008fc8:	607a      	str	r2, [r7, #4]
 8008fca:	603b      	str	r3, [r7, #0]
 8008fcc:	4603      	mov	r3, r0
 8008fce:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 8008fd6:	7bf9      	ldrb	r1, [r7, #15]
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	9300      	str	r3, [sp, #0]
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	687a      	ldr	r2, [r7, #4]
 8008fe0:	4813      	ldr	r0, [pc, #76]	; (8009030 <USBH_read+0x70>)
 8008fe2:	f000 fe41 	bl	8009c68 <USBH_MSC_Read>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d103      	bne.n	8008ff4 <USBH_read+0x34>
  {
    res = RES_OK;
 8008fec:	2300      	movs	r3, #0
 8008fee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8008ff2:	e017      	b.n	8009024 <USBH_read+0x64>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8008ff4:	f107 0210 	add.w	r2, r7, #16
 8008ff8:	7bfb      	ldrb	r3, [r7, #15]
 8008ffa:	4619      	mov	r1, r3
 8008ffc:	480c      	ldr	r0, [pc, #48]	; (8009030 <USBH_read+0x70>)
 8008ffe:	f000 fe0f 	bl	8009c20 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8009002:	7f7b      	ldrb	r3, [r7, #29]
 8009004:	2b3a      	cmp	r3, #58	; 0x3a
 8009006:	d005      	beq.n	8009014 <USBH_read+0x54>
 8009008:	2b3a      	cmp	r3, #58	; 0x3a
 800900a:	dc07      	bgt.n	800901c <USBH_read+0x5c>
 800900c:	2b04      	cmp	r3, #4
 800900e:	d001      	beq.n	8009014 <USBH_read+0x54>
 8009010:	2b28      	cmp	r3, #40	; 0x28
 8009012:	d103      	bne.n	800901c <USBH_read+0x5c>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 8009014:	2303      	movs	r3, #3
 8009016:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800901a:	e003      	b.n	8009024 <USBH_read+0x64>

    default:
      res = RES_ERROR;
 800901c:	2301      	movs	r3, #1
 800901e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009022:	bf00      	nop
    }
  }

  return res;
 8009024:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8009028:	4618      	mov	r0, r3
 800902a:	3748      	adds	r7, #72	; 0x48
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}
 8009030:	2000239c 	.word	0x2000239c

08009034 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b094      	sub	sp, #80	; 0x50
 8009038:	af02      	add	r7, sp, #8
 800903a:	60b9      	str	r1, [r7, #8]
 800903c:	607a      	str	r2, [r7, #4]
 800903e:	603b      	str	r3, [r7, #0]
 8009040:	4603      	mov	r3, r0
 8009042:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009044:	2301      	movs	r3, #1
 8009046:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 800904a:	7bf9      	ldrb	r1, [r7, #15]
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	9300      	str	r3, [sp, #0]
 8009050:	68bb      	ldr	r3, [r7, #8]
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	4817      	ldr	r0, [pc, #92]	; (80090b4 <USBH_write+0x80>)
 8009056:	f000 fe70 	bl	8009d3a <USBH_MSC_Write>
 800905a:	4603      	mov	r3, r0
 800905c:	2b00      	cmp	r3, #0
 800905e:	d103      	bne.n	8009068 <USBH_write+0x34>
  {
    res = RES_OK;
 8009060:	2300      	movs	r3, #0
 8009062:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009066:	e01f      	b.n	80090a8 <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8009068:	f107 0210 	add.w	r2, r7, #16
 800906c:	7bfb      	ldrb	r3, [r7, #15]
 800906e:	4619      	mov	r1, r3
 8009070:	4810      	ldr	r0, [pc, #64]	; (80090b4 <USBH_write+0x80>)
 8009072:	f000 fdd5 	bl	8009c20 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8009076:	7f7b      	ldrb	r3, [r7, #29]
 8009078:	2b3a      	cmp	r3, #58	; 0x3a
 800907a:	d00d      	beq.n	8009098 <USBH_write+0x64>
 800907c:	2b3a      	cmp	r3, #58	; 0x3a
 800907e:	dc0f      	bgt.n	80090a0 <USBH_write+0x6c>
 8009080:	2b28      	cmp	r3, #40	; 0x28
 8009082:	d009      	beq.n	8009098 <USBH_write+0x64>
 8009084:	2b28      	cmp	r3, #40	; 0x28
 8009086:	dc0b      	bgt.n	80090a0 <USBH_write+0x6c>
 8009088:	2b04      	cmp	r3, #4
 800908a:	d005      	beq.n	8009098 <USBH_write+0x64>
 800908c:	2b27      	cmp	r3, #39	; 0x27
 800908e:	d107      	bne.n	80090a0 <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 8009090:	2302      	movs	r3, #2
 8009092:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009096:	e007      	b.n	80090a8 <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 8009098:	2303      	movs	r3, #3
 800909a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800909e:	e003      	b.n	80090a8 <USBH_write+0x74>

    default:
      res = RES_ERROR;
 80090a0:	2301      	movs	r3, #1
 80090a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80090a6:	bf00      	nop
    }
  }

  return res;
 80090a8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80090ac:	4618      	mov	r0, r3
 80090ae:	3748      	adds	r7, #72	; 0x48
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bd80      	pop	{r7, pc}
 80090b4:	2000239c 	.word	0x2000239c

080090b8 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b090      	sub	sp, #64	; 0x40
 80090bc:	af00      	add	r7, sp, #0
 80090be:	4603      	mov	r3, r0
 80090c0:	603a      	str	r2, [r7, #0]
 80090c2:	71fb      	strb	r3, [r7, #7]
 80090c4:	460b      	mov	r3, r1
 80090c6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80090c8:	2301      	movs	r3, #1
 80090ca:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 80090ce:	79bb      	ldrb	r3, [r7, #6]
 80090d0:	2b03      	cmp	r3, #3
 80090d2:	d852      	bhi.n	800917a <USBH_ioctl+0xc2>
 80090d4:	a201      	add	r2, pc, #4	; (adr r2, 80090dc <USBH_ioctl+0x24>)
 80090d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090da:	bf00      	nop
 80090dc:	080090ed 	.word	0x080090ed
 80090e0:	080090f5 	.word	0x080090f5
 80090e4:	0800911f 	.word	0x0800911f
 80090e8:	0800914b 	.word	0x0800914b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 80090ec:	2300      	movs	r3, #0
 80090ee:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80090f2:	e045      	b.n	8009180 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 80090f4:	f107 0208 	add.w	r2, r7, #8
 80090f8:	79fb      	ldrb	r3, [r7, #7]
 80090fa:	4619      	mov	r1, r3
 80090fc:	4823      	ldr	r0, [pc, #140]	; (800918c <USBH_ioctl+0xd4>)
 80090fe:	f000 fd8f 	bl	8009c20 <USBH_MSC_GetLUNInfo>
 8009102:	4603      	mov	r3, r0
 8009104:	2b00      	cmp	r3, #0
 8009106:	d106      	bne.n	8009116 <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 8009108:	68fa      	ldr	r2, [r7, #12]
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800910e:	2300      	movs	r3, #0
 8009110:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8009114:	e034      	b.n	8009180 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8009116:	2301      	movs	r3, #1
 8009118:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800911c:	e030      	b.n	8009180 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800911e:	f107 0208 	add.w	r2, r7, #8
 8009122:	79fb      	ldrb	r3, [r7, #7]
 8009124:	4619      	mov	r1, r3
 8009126:	4819      	ldr	r0, [pc, #100]	; (800918c <USBH_ioctl+0xd4>)
 8009128:	f000 fd7a 	bl	8009c20 <USBH_MSC_GetLUNInfo>
 800912c:	4603      	mov	r3, r0
 800912e:	2b00      	cmp	r3, #0
 8009130:	d107      	bne.n	8009142 <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 8009132:	8a3b      	ldrh	r3, [r7, #16]
 8009134:	461a      	mov	r2, r3
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800913a:	2300      	movs	r3, #0
 800913c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8009140:	e01e      	b.n	8009180 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8009142:	2301      	movs	r3, #1
 8009144:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009148:	e01a      	b.n	8009180 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800914a:	f107 0208 	add.w	r2, r7, #8
 800914e:	79fb      	ldrb	r3, [r7, #7]
 8009150:	4619      	mov	r1, r3
 8009152:	480e      	ldr	r0, [pc, #56]	; (800918c <USBH_ioctl+0xd4>)
 8009154:	f000 fd64 	bl	8009c20 <USBH_MSC_GetLUNInfo>
 8009158:	4603      	mov	r3, r0
 800915a:	2b00      	cmp	r3, #0
 800915c:	d109      	bne.n	8009172 <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 800915e:	8a3b      	ldrh	r3, [r7, #16]
 8009160:	0a5b      	lsrs	r3, r3, #9
 8009162:	b29b      	uxth	r3, r3
 8009164:	461a      	mov	r2, r3
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800916a:	2300      	movs	r3, #0
 800916c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8009170:	e006      	b.n	8009180 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8009172:	2301      	movs	r3, #1
 8009174:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009178:	e002      	b.n	8009180 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 800917a:	2304      	movs	r3, #4
 800917c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 8009180:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8009184:	4618      	mov	r0, r3
 8009186:	3740      	adds	r7, #64	; 0x40
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}
 800918c:	2000239c 	.word	0x2000239c

08009190 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8009190:	b590      	push	{r4, r7, lr}
 8009192:	b089      	sub	sp, #36	; 0x24
 8009194:	af04      	add	r7, sp, #16
 8009196:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800919e:	7919      	ldrb	r1, [r3, #4]
 80091a0:	2350      	movs	r3, #80	; 0x50
 80091a2:	2206      	movs	r2, #6
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f001 fc53 	bl	800aa50 <USBH_FindInterface>
 80091aa:	4603      	mov	r3, r0
 80091ac:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 80091ae:	7bfb      	ldrb	r3, [r7, #15]
 80091b0:	2bff      	cmp	r3, #255	; 0xff
 80091b2:	d002      	beq.n	80091ba <USBH_MSC_InterfaceInit+0x2a>
 80091b4:	7bfb      	ldrb	r3, [r7, #15]
 80091b6:	2b01      	cmp	r3, #1
 80091b8:	d901      	bls.n	80091be <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80091ba:	2302      	movs	r3, #2
 80091bc:	e0ef      	b.n	800939e <USBH_MSC_InterfaceInit+0x20e>
  }

  status = USBH_SelectInterface(phost, interface);
 80091be:	7bfb      	ldrb	r3, [r7, #15]
 80091c0:	4619      	mov	r1, r3
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f001 fc28 	bl	800aa18 <USBH_SelectInterface>
 80091c8:	4603      	mov	r3, r0
 80091ca:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80091cc:	7bbb      	ldrb	r3, [r7, #14]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d001      	beq.n	80091d6 <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 80091d2:	2302      	movs	r3, #2
 80091d4:	e0e3      	b.n	800939e <USBH_MSC_InterfaceInit+0x20e>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 80091dc:	f44f 7080 	mov.w	r0, #256	; 0x100
 80091e0:	f003 fa78 	bl	800c6d4 <malloc>
 80091e4:	4603      	mov	r3, r0
 80091e6:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80091ee:	69db      	ldr	r3, [r3, #28]
 80091f0:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d101      	bne.n	80091fc <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 80091f8:	2302      	movs	r3, #2
 80091fa:	e0d0      	b.n	800939e <USBH_MSC_InterfaceInit+0x20e>
  }

  /* Initialize msc handler */
  USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 80091fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009200:	2100      	movs	r1, #0
 8009202:	68b8      	ldr	r0, [r7, #8]
 8009204:	f003 fa84 	bl	800c710 <memset>

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8009208:	7bfb      	ldrb	r3, [r7, #15]
 800920a:	687a      	ldr	r2, [r7, #4]
 800920c:	211a      	movs	r1, #26
 800920e:	fb01 f303 	mul.w	r3, r1, r3
 8009212:	4413      	add	r3, r2
 8009214:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009218:	781b      	ldrb	r3, [r3, #0]
 800921a:	b25b      	sxtb	r3, r3
 800921c:	2b00      	cmp	r3, #0
 800921e:	da16      	bge.n	800924e <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8009220:	7bfb      	ldrb	r3, [r7, #15]
 8009222:	687a      	ldr	r2, [r7, #4]
 8009224:	211a      	movs	r1, #26
 8009226:	fb01 f303 	mul.w	r3, r1, r3
 800922a:	4413      	add	r3, r2
 800922c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009230:	781a      	ldrb	r2, [r3, #0]
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009236:	7bfb      	ldrb	r3, [r7, #15]
 8009238:	687a      	ldr	r2, [r7, #4]
 800923a:	211a      	movs	r1, #26
 800923c:	fb01 f303 	mul.w	r3, r1, r3
 8009240:	4413      	add	r3, r2
 8009242:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009246:	881a      	ldrh	r2, [r3, #0]
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	815a      	strh	r2, [r3, #10]
 800924c:	e015      	b.n	800927a <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800924e:	7bfb      	ldrb	r3, [r7, #15]
 8009250:	687a      	ldr	r2, [r7, #4]
 8009252:	211a      	movs	r1, #26
 8009254:	fb01 f303 	mul.w	r3, r1, r3
 8009258:	4413      	add	r3, r2
 800925a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800925e:	781a      	ldrb	r2, [r3, #0]
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009264:	7bfb      	ldrb	r3, [r7, #15]
 8009266:	687a      	ldr	r2, [r7, #4]
 8009268:	211a      	movs	r1, #26
 800926a:	fb01 f303 	mul.w	r3, r1, r3
 800926e:	4413      	add	r3, r2
 8009270:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009274:	881a      	ldrh	r2, [r3, #0]
 8009276:	68bb      	ldr	r3, [r7, #8]
 8009278:	811a      	strh	r2, [r3, #8]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800927a:	7bfb      	ldrb	r3, [r7, #15]
 800927c:	687a      	ldr	r2, [r7, #4]
 800927e:	211a      	movs	r1, #26
 8009280:	fb01 f303 	mul.w	r3, r1, r3
 8009284:	4413      	add	r3, r2
 8009286:	f203 3356 	addw	r3, r3, #854	; 0x356
 800928a:	781b      	ldrb	r3, [r3, #0]
 800928c:	b25b      	sxtb	r3, r3
 800928e:	2b00      	cmp	r3, #0
 8009290:	da16      	bge.n	80092c0 <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8009292:	7bfb      	ldrb	r3, [r7, #15]
 8009294:	687a      	ldr	r2, [r7, #4]
 8009296:	211a      	movs	r1, #26
 8009298:	fb01 f303 	mul.w	r3, r1, r3
 800929c:	4413      	add	r3, r2
 800929e:	f203 3356 	addw	r3, r3, #854	; 0x356
 80092a2:	781a      	ldrb	r2, [r3, #0]
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80092a8:	7bfb      	ldrb	r3, [r7, #15]
 80092aa:	687a      	ldr	r2, [r7, #4]
 80092ac:	211a      	movs	r1, #26
 80092ae:	fb01 f303 	mul.w	r3, r1, r3
 80092b2:	4413      	add	r3, r2
 80092b4:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80092b8:	881a      	ldrh	r2, [r3, #0]
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	815a      	strh	r2, [r3, #10]
 80092be:	e015      	b.n	80092ec <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 80092c0:	7bfb      	ldrb	r3, [r7, #15]
 80092c2:	687a      	ldr	r2, [r7, #4]
 80092c4:	211a      	movs	r1, #26
 80092c6:	fb01 f303 	mul.w	r3, r1, r3
 80092ca:	4413      	add	r3, r2
 80092cc:	f203 3356 	addw	r3, r3, #854	; 0x356
 80092d0:	781a      	ldrb	r2, [r3, #0]
 80092d2:	68bb      	ldr	r3, [r7, #8]
 80092d4:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80092d6:	7bfb      	ldrb	r3, [r7, #15]
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	211a      	movs	r1, #26
 80092dc:	fb01 f303 	mul.w	r3, r1, r3
 80092e0:	4413      	add	r3, r2
 80092e2:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80092e6:	881a      	ldrh	r2, [r3, #0]
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	2200      	movs	r2, #0
 80092f0:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	2200      	movs	r2, #0
 80092f6:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	2200      	movs	r2, #0
 80092fc:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	799b      	ldrb	r3, [r3, #6]
 8009302:	4619      	mov	r1, r3
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f002 fdc4 	bl	800be92 <USBH_AllocPipe>
 800930a:	4603      	mov	r3, r0
 800930c:	461a      	mov	r2, r3
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	79db      	ldrb	r3, [r3, #7]
 8009316:	4619      	mov	r1, r3
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f002 fdba 	bl	800be92 <USBH_AllocPipe>
 800931e:	4603      	mov	r3, r0
 8009320:	461a      	mov	r2, r3
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	711a      	strb	r2, [r3, #4]

  USBH_MSC_BOT_Init(phost);
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	f000 fdac 	bl	8009e84 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	7959      	ldrb	r1, [r3, #5]
 8009330:	68bb      	ldr	r3, [r7, #8]
 8009332:	7998      	ldrb	r0, [r3, #6]
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009340:	68ba      	ldr	r2, [r7, #8]
 8009342:	8912      	ldrh	r2, [r2, #8]
 8009344:	9202      	str	r2, [sp, #8]
 8009346:	2202      	movs	r2, #2
 8009348:	9201      	str	r2, [sp, #4]
 800934a:	9300      	str	r3, [sp, #0]
 800934c:	4623      	mov	r3, r4
 800934e:	4602      	mov	r2, r0
 8009350:	6878      	ldr	r0, [r7, #4]
 8009352:	f002 fd6f 	bl	800be34 <USBH_OpenPipe>
                phost->device.address, phost->device.speed,
                USB_EP_TYPE_BULK, MSC_Handle->OutEpSize);

  USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	7919      	ldrb	r1, [r3, #4]
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	79d8      	ldrb	r0, [r3, #7]
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800936a:	68ba      	ldr	r2, [r7, #8]
 800936c:	8952      	ldrh	r2, [r2, #10]
 800936e:	9202      	str	r2, [sp, #8]
 8009370:	2202      	movs	r2, #2
 8009372:	9201      	str	r2, [sp, #4]
 8009374:	9300      	str	r3, [sp, #0]
 8009376:	4623      	mov	r3, r4
 8009378:	4602      	mov	r2, r0
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f002 fd5a 	bl	800be34 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                MSC_Handle->InEpSize);

  USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	791b      	ldrb	r3, [r3, #4]
 8009384:	2200      	movs	r2, #0
 8009386:	4619      	mov	r1, r3
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f003 f8c5 	bl	800c518 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	795b      	ldrb	r3, [r3, #5]
 8009392:	2200      	movs	r2, #0
 8009394:	4619      	mov	r1, r3
 8009396:	6878      	ldr	r0, [r7, #4]
 8009398:	f003 f8be 	bl	800c518 <USBH_LL_SetToggle>

  return USBH_OK;
 800939c:	2300      	movs	r3, #0
}
 800939e:	4618      	mov	r0, r3
 80093a0:	3714      	adds	r7, #20
 80093a2:	46bd      	mov	sp, r7
 80093a4:	bd90      	pop	{r4, r7, pc}

080093a6 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80093a6:	b580      	push	{r7, lr}
 80093a8:	b084      	sub	sp, #16
 80093aa:	af00      	add	r7, sp, #0
 80093ac:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80093b4:	69db      	ldr	r3, [r3, #28]
 80093b6:	60fb      	str	r3, [r7, #12]

  if (MSC_Handle->OutPipe)
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	795b      	ldrb	r3, [r3, #5]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d00e      	beq.n	80093de <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	795b      	ldrb	r3, [r3, #5]
 80093c4:	4619      	mov	r1, r3
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f002 fd53 	bl	800be72 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->OutPipe);
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	795b      	ldrb	r3, [r3, #5]
 80093d0:	4619      	mov	r1, r3
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f002 fd7e 	bl	800bed4 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2200      	movs	r2, #0
 80093dc:	715a      	strb	r2, [r3, #5]
  }

  if (MSC_Handle->InPipe)
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	791b      	ldrb	r3, [r3, #4]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d00e      	beq.n	8009404 <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	791b      	ldrb	r3, [r3, #4]
 80093ea:	4619      	mov	r1, r3
 80093ec:	6878      	ldr	r0, [r7, #4]
 80093ee:	f002 fd40 	bl	800be72 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->InPipe);
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	791b      	ldrb	r3, [r3, #4]
 80093f6:	4619      	mov	r1, r3
 80093f8:	6878      	ldr	r0, [r7, #4]
 80093fa:	f002 fd6b 	bl	800bed4 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2200      	movs	r2, #0
 8009402:	711a      	strb	r2, [r3, #4]
  }

  if (phost->pActiveClass->pData)
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800940a:	69db      	ldr	r3, [r3, #28]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d00b      	beq.n	8009428 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009416:	69db      	ldr	r3, [r3, #28]
 8009418:	4618      	mov	r0, r3
 800941a:	f003 f963 	bl	800c6e4 <free>
    phost->pActiveClass->pData = 0U;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009424:	2200      	movs	r2, #0
 8009426:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8009428:	2300      	movs	r3, #0
}
 800942a:	4618      	mov	r0, r3
 800942c:	3710      	adds	r7, #16
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}

08009432 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8009432:	b580      	push	{r7, lr}
 8009434:	b084      	sub	sp, #16
 8009436:	af00      	add	r7, sp, #0
 8009438:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009440:	69db      	ldr	r3, [r3, #28]
 8009442:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 8009444:	2301      	movs	r3, #1
 8009446:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	7b9b      	ldrb	r3, [r3, #14]
 800944c:	2b03      	cmp	r3, #3
 800944e:	d041      	beq.n	80094d4 <USBH_MSC_ClassRequest+0xa2>
 8009450:	2b03      	cmp	r3, #3
 8009452:	dc4b      	bgt.n	80094ec <USBH_MSC_ClassRequest+0xba>
 8009454:	2b00      	cmp	r3, #0
 8009456:	d001      	beq.n	800945c <USBH_MSC_ClassRequest+0x2a>
 8009458:	2b02      	cmp	r3, #2
 800945a:	d147      	bne.n	80094ec <USBH_MSC_ClassRequest+0xba>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	4619      	mov	r1, r3
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f000 fcf0 	bl	8009e46 <USBH_MSC_BOT_REQ_GetMaxLUN>
 8009466:	4603      	mov	r3, r0
 8009468:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considred as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 800946a:	7bfb      	ldrb	r3, [r7, #15]
 800946c:	2b03      	cmp	r3, #3
 800946e:	d104      	bne.n	800947a <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	2200      	movs	r2, #0
 8009474:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 8009476:	2300      	movs	r3, #0
 8009478:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 800947a:	7bfb      	ldrb	r3, [r7, #15]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d137      	bne.n	80094f0 <USBH_MSC_ClassRequest+0xbe>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	781b      	ldrb	r3, [r3, #0]
 8009484:	2b02      	cmp	r3, #2
 8009486:	d804      	bhi.n	8009492 <USBH_MSC_ClassRequest+0x60>
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	3301      	adds	r3, #1
 800948e:	b2da      	uxtb	r2, r3
 8009490:	e000      	b.n	8009494 <USBH_MSC_ClassRequest+0x62>
 8009492:	2202      	movs	r2, #2
 8009494:	68bb      	ldr	r3, [r7, #8]
 8009496:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8009498:	2300      	movs	r3, #0
 800949a:	73bb      	strb	r3, [r7, #14]
 800949c:	e014      	b.n	80094c8 <USBH_MSC_ClassRequest+0x96>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800949e:	7bbb      	ldrb	r3, [r7, #14]
 80094a0:	68ba      	ldr	r2, [r7, #8]
 80094a2:	2134      	movs	r1, #52	; 0x34
 80094a4:	fb01 f303 	mul.w	r3, r1, r3
 80094a8:	4413      	add	r3, r2
 80094aa:	3392      	adds	r3, #146	; 0x92
 80094ac:	2202      	movs	r2, #2
 80094ae:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 80094b0:	7bbb      	ldrb	r3, [r7, #14]
 80094b2:	68ba      	ldr	r2, [r7, #8]
 80094b4:	2134      	movs	r1, #52	; 0x34
 80094b6:	fb01 f303 	mul.w	r3, r1, r3
 80094ba:	4413      	add	r3, r2
 80094bc:	33c1      	adds	r3, #193	; 0xc1
 80094be:	2200      	movs	r2, #0
 80094c0:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 80094c2:	7bbb      	ldrb	r3, [r7, #14]
 80094c4:	3301      	adds	r3, #1
 80094c6:	73bb      	strb	r3, [r7, #14]
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	781b      	ldrb	r3, [r3, #0]
 80094cc:	7bba      	ldrb	r2, [r7, #14]
 80094ce:	429a      	cmp	r2, r3
 80094d0:	d3e5      	bcc.n	800949e <USBH_MSC_ClassRequest+0x6c>
        }
      }
      break;
 80094d2:	e00d      	b.n	80094f0 <USBH_MSC_ClassRequest+0xbe>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 80094d4:	2100      	movs	r1, #0
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f002 f87b 	bl	800b5d2 <USBH_ClrFeature>
 80094dc:	4603      	mov	r3, r0
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d108      	bne.n	80094f4 <USBH_MSC_ClassRequest+0xc2>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 80094e2:	68bb      	ldr	r3, [r7, #8]
 80094e4:	7bda      	ldrb	r2, [r3, #15]
 80094e6:	68bb      	ldr	r3, [r7, #8]
 80094e8:	739a      	strb	r2, [r3, #14]
      }
      break;
 80094ea:	e003      	b.n	80094f4 <USBH_MSC_ClassRequest+0xc2>

    default:
      break;
 80094ec:	bf00      	nop
 80094ee:	e002      	b.n	80094f6 <USBH_MSC_ClassRequest+0xc4>
      break;
 80094f0:	bf00      	nop
 80094f2:	e000      	b.n	80094f6 <USBH_MSC_ClassRequest+0xc4>
      break;
 80094f4:	bf00      	nop
  }

  return status;
 80094f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	3710      	adds	r7, #16
 80094fc:	46bd      	mov	sp, r7
 80094fe:	bd80      	pop	{r7, pc}

08009500 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b086      	sub	sp, #24
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800950e:	69db      	ldr	r3, [r3, #28]
 8009510:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 8009512:	2301      	movs	r3, #1
 8009514:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 8009516:	2301      	movs	r3, #1
 8009518:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 800951a:	2301      	movs	r3, #1
 800951c:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	7b1b      	ldrb	r3, [r3, #12]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d003      	beq.n	800952e <USBH_MSC_Process+0x2e>
 8009526:	2b01      	cmp	r3, #1
 8009528:	f000 8271 	beq.w	8009a0e <USBH_MSC_Process+0x50e>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 800952c:	e272      	b.n	8009a14 <USBH_MSC_Process+0x514>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 800952e:	693b      	ldr	r3, [r7, #16]
 8009530:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 8009534:	693b      	ldr	r3, [r7, #16]
 8009536:	781b      	ldrb	r3, [r3, #0]
 8009538:	b29b      	uxth	r3, r3
 800953a:	429a      	cmp	r2, r3
 800953c:	f080 824f 	bcs.w	80099de <USBH_MSC_Process+0x4de>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8009540:	693b      	ldr	r3, [r7, #16]
 8009542:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009546:	4619      	mov	r1, r3
 8009548:	693a      	ldr	r2, [r7, #16]
 800954a:	2334      	movs	r3, #52	; 0x34
 800954c:	fb01 f303 	mul.w	r3, r1, r3
 8009550:	4413      	add	r3, r2
 8009552:	3391      	adds	r3, #145	; 0x91
 8009554:	2201      	movs	r2, #1
 8009556:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 8009558:	693b      	ldr	r3, [r7, #16]
 800955a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800955e:	4619      	mov	r1, r3
 8009560:	693a      	ldr	r2, [r7, #16]
 8009562:	2334      	movs	r3, #52	; 0x34
 8009564:	fb01 f303 	mul.w	r3, r1, r3
 8009568:	4413      	add	r3, r2
 800956a:	3390      	adds	r3, #144	; 0x90
 800956c:	781b      	ldrb	r3, [r3, #0]
 800956e:	2b08      	cmp	r3, #8
 8009570:	f200 8243 	bhi.w	80099fa <USBH_MSC_Process+0x4fa>
 8009574:	a201      	add	r2, pc, #4	; (adr r2, 800957c <USBH_MSC_Process+0x7c>)
 8009576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800957a:	bf00      	nop
 800957c:	080095a1 	.word	0x080095a1
 8009580:	080099fb 	.word	0x080099fb
 8009584:	08009669 	.word	0x08009669
 8009588:	080097ed 	.word	0x080097ed
 800958c:	080095c7 	.word	0x080095c7
 8009590:	080098b9 	.word	0x080098b9
 8009594:	080099fb 	.word	0x080099fb
 8009598:	080099fb 	.word	0x080099fb
 800959c:	080099cd 	.word	0x080099cd
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 80095a0:	693b      	ldr	r3, [r7, #16]
 80095a2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80095a6:	4619      	mov	r1, r3
 80095a8:	693a      	ldr	r2, [r7, #16]
 80095aa:	2334      	movs	r3, #52	; 0x34
 80095ac:	fb01 f303 	mul.w	r3, r1, r3
 80095b0:	4413      	add	r3, r2
 80095b2:	3390      	adds	r3, #144	; 0x90
 80095b4:	2204      	movs	r2, #4
 80095b6:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 80095c4:	e222      	b.n	8009a0c <USBH_MSC_Process+0x50c>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 80095c6:	693b      	ldr	r3, [r7, #16]
 80095c8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80095cc:	b2d9      	uxtb	r1, r3
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80095d4:	461a      	mov	r2, r3
 80095d6:	2334      	movs	r3, #52	; 0x34
 80095d8:	fb02 f303 	mul.w	r3, r2, r3
 80095dc:	3398      	adds	r3, #152	; 0x98
 80095de:	693a      	ldr	r2, [r7, #16]
 80095e0:	4413      	add	r3, r2
 80095e2:	3307      	adds	r3, #7
 80095e4:	461a      	mov	r2, r3
 80095e6:	6878      	ldr	r0, [r7, #4]
 80095e8:	f000 ff6a 	bl	800a4c0 <USBH_MSC_SCSI_Inquiry>
 80095ec:	4603      	mov	r3, r0
 80095ee:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 80095f0:	7bfb      	ldrb	r3, [r7, #15]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d10b      	bne.n	800960e <USBH_MSC_Process+0x10e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 80095f6:	693b      	ldr	r3, [r7, #16]
 80095f8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80095fc:	4619      	mov	r1, r3
 80095fe:	693a      	ldr	r2, [r7, #16]
 8009600:	2334      	movs	r3, #52	; 0x34
 8009602:	fb01 f303 	mul.w	r3, r1, r3
 8009606:	4413      	add	r3, r2
 8009608:	3390      	adds	r3, #144	; 0x90
 800960a:	2202      	movs	r2, #2
 800960c:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 800960e:	7bfb      	ldrb	r3, [r7, #15]
 8009610:	2b02      	cmp	r3, #2
 8009612:	d10c      	bne.n	800962e <USBH_MSC_Process+0x12e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8009614:	693b      	ldr	r3, [r7, #16]
 8009616:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800961a:	4619      	mov	r1, r3
 800961c:	693a      	ldr	r2, [r7, #16]
 800961e:	2334      	movs	r3, #52	; 0x34
 8009620:	fb01 f303 	mul.w	r3, r1, r3
 8009624:	4413      	add	r3, r2
 8009626:	3390      	adds	r3, #144	; 0x90
 8009628:	2205      	movs	r2, #5
 800962a:	701a      	strb	r2, [r3, #0]
            break;
 800962c:	e1e7      	b.n	80099fe <USBH_MSC_Process+0x4fe>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800962e:	7bfb      	ldrb	r3, [r7, #15]
 8009630:	2b04      	cmp	r3, #4
 8009632:	f040 81e4 	bne.w	80099fe <USBH_MSC_Process+0x4fe>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8009636:	693b      	ldr	r3, [r7, #16]
 8009638:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800963c:	4619      	mov	r1, r3
 800963e:	693a      	ldr	r2, [r7, #16]
 8009640:	2334      	movs	r3, #52	; 0x34
 8009642:	fb01 f303 	mul.w	r3, r1, r3
 8009646:	4413      	add	r3, r2
 8009648:	3390      	adds	r3, #144	; 0x90
 800964a:	2201      	movs	r2, #1
 800964c:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009654:	4619      	mov	r1, r3
 8009656:	693a      	ldr	r2, [r7, #16]
 8009658:	2334      	movs	r3, #52	; 0x34
 800965a:	fb01 f303 	mul.w	r3, r1, r3
 800965e:	4413      	add	r3, r2
 8009660:	3391      	adds	r3, #145	; 0x91
 8009662:	2202      	movs	r2, #2
 8009664:	701a      	strb	r2, [r3, #0]
            break;
 8009666:	e1ca      	b.n	80099fe <USBH_MSC_Process+0x4fe>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 8009668:	693b      	ldr	r3, [r7, #16]
 800966a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800966e:	b2db      	uxtb	r3, r3
 8009670:	4619      	mov	r1, r3
 8009672:	6878      	ldr	r0, [r7, #4]
 8009674:	f000 fe66 	bl	800a344 <USBH_MSC_SCSI_TestUnitReady>
 8009678:	4603      	mov	r3, r0
 800967a:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 800967c:	7bbb      	ldrb	r3, [r7, #14]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d149      	bne.n	8009716 <USBH_MSC_Process+0x216>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 8009682:	693b      	ldr	r3, [r7, #16]
 8009684:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009688:	4619      	mov	r1, r3
 800968a:	693a      	ldr	r2, [r7, #16]
 800968c:	2334      	movs	r3, #52	; 0x34
 800968e:	fb01 f303 	mul.w	r3, r1, r3
 8009692:	4413      	add	r3, r2
 8009694:	3392      	adds	r3, #146	; 0x92
 8009696:	781b      	ldrb	r3, [r3, #0]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d00c      	beq.n	80096b6 <USBH_MSC_Process+0x1b6>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800969c:	693b      	ldr	r3, [r7, #16]
 800969e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80096a2:	4619      	mov	r1, r3
 80096a4:	693a      	ldr	r2, [r7, #16]
 80096a6:	2334      	movs	r3, #52	; 0x34
 80096a8:	fb01 f303 	mul.w	r3, r1, r3
 80096ac:	4413      	add	r3, r2
 80096ae:	33c1      	adds	r3, #193	; 0xc1
 80096b0:	2201      	movs	r2, #1
 80096b2:	701a      	strb	r2, [r3, #0]
 80096b4:	e00b      	b.n	80096ce <USBH_MSC_Process+0x1ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 80096b6:	693b      	ldr	r3, [r7, #16]
 80096b8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80096bc:	4619      	mov	r1, r3
 80096be:	693a      	ldr	r2, [r7, #16]
 80096c0:	2334      	movs	r3, #52	; 0x34
 80096c2:	fb01 f303 	mul.w	r3, r1, r3
 80096c6:	4413      	add	r3, r2
 80096c8:	33c1      	adds	r3, #193	; 0xc1
 80096ca:	2200      	movs	r2, #0
 80096cc:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 80096ce:	693b      	ldr	r3, [r7, #16]
 80096d0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80096d4:	4619      	mov	r1, r3
 80096d6:	693a      	ldr	r2, [r7, #16]
 80096d8:	2334      	movs	r3, #52	; 0x34
 80096da:	fb01 f303 	mul.w	r3, r1, r3
 80096de:	4413      	add	r3, r2
 80096e0:	3390      	adds	r3, #144	; 0x90
 80096e2:	2203      	movs	r2, #3
 80096e4:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80096ec:	4619      	mov	r1, r3
 80096ee:	693a      	ldr	r2, [r7, #16]
 80096f0:	2334      	movs	r3, #52	; 0x34
 80096f2:	fb01 f303 	mul.w	r3, r1, r3
 80096f6:	4413      	add	r3, r2
 80096f8:	3391      	adds	r3, #145	; 0x91
 80096fa:	2200      	movs	r2, #0
 80096fc:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009704:	4619      	mov	r1, r3
 8009706:	693a      	ldr	r2, [r7, #16]
 8009708:	2334      	movs	r3, #52	; 0x34
 800970a:	fb01 f303 	mul.w	r3, r1, r3
 800970e:	4413      	add	r3, r2
 8009710:	3392      	adds	r3, #146	; 0x92
 8009712:	2200      	movs	r2, #0
 8009714:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 8009716:	7bbb      	ldrb	r3, [r7, #14]
 8009718:	2b02      	cmp	r3, #2
 800971a:	d14a      	bne.n	80097b2 <USBH_MSC_Process+0x2b2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800971c:	693b      	ldr	r3, [r7, #16]
 800971e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009722:	4619      	mov	r1, r3
 8009724:	693a      	ldr	r2, [r7, #16]
 8009726:	2334      	movs	r3, #52	; 0x34
 8009728:	fb01 f303 	mul.w	r3, r1, r3
 800972c:	4413      	add	r3, r2
 800972e:	3392      	adds	r3, #146	; 0x92
 8009730:	781b      	ldrb	r3, [r3, #0]
 8009732:	2b02      	cmp	r3, #2
 8009734:	d00c      	beq.n	8009750 <USBH_MSC_Process+0x250>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8009736:	693b      	ldr	r3, [r7, #16]
 8009738:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800973c:	4619      	mov	r1, r3
 800973e:	693a      	ldr	r2, [r7, #16]
 8009740:	2334      	movs	r3, #52	; 0x34
 8009742:	fb01 f303 	mul.w	r3, r1, r3
 8009746:	4413      	add	r3, r2
 8009748:	33c1      	adds	r3, #193	; 0xc1
 800974a:	2201      	movs	r2, #1
 800974c:	701a      	strb	r2, [r3, #0]
 800974e:	e00b      	b.n	8009768 <USBH_MSC_Process+0x268>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8009750:	693b      	ldr	r3, [r7, #16]
 8009752:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009756:	4619      	mov	r1, r3
 8009758:	693a      	ldr	r2, [r7, #16]
 800975a:	2334      	movs	r3, #52	; 0x34
 800975c:	fb01 f303 	mul.w	r3, r1, r3
 8009760:	4413      	add	r3, r2
 8009762:	33c1      	adds	r3, #193	; 0xc1
 8009764:	2200      	movs	r2, #0
 8009766:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800976e:	4619      	mov	r1, r3
 8009770:	693a      	ldr	r2, [r7, #16]
 8009772:	2334      	movs	r3, #52	; 0x34
 8009774:	fb01 f303 	mul.w	r3, r1, r3
 8009778:	4413      	add	r3, r2
 800977a:	3390      	adds	r3, #144	; 0x90
 800977c:	2205      	movs	r2, #5
 800977e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8009780:	693b      	ldr	r3, [r7, #16]
 8009782:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009786:	4619      	mov	r1, r3
 8009788:	693a      	ldr	r2, [r7, #16]
 800978a:	2334      	movs	r3, #52	; 0x34
 800978c:	fb01 f303 	mul.w	r3, r1, r3
 8009790:	4413      	add	r3, r2
 8009792:	3391      	adds	r3, #145	; 0x91
 8009794:	2201      	movs	r2, #1
 8009796:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 8009798:	693b      	ldr	r3, [r7, #16]
 800979a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800979e:	4619      	mov	r1, r3
 80097a0:	693a      	ldr	r2, [r7, #16]
 80097a2:	2334      	movs	r3, #52	; 0x34
 80097a4:	fb01 f303 	mul.w	r3, r1, r3
 80097a8:	4413      	add	r3, r2
 80097aa:	3392      	adds	r3, #146	; 0x92
 80097ac:	2202      	movs	r2, #2
 80097ae:	701a      	strb	r2, [r3, #0]
            break;
 80097b0:	e127      	b.n	8009a02 <USBH_MSC_Process+0x502>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 80097b2:	7bbb      	ldrb	r3, [r7, #14]
 80097b4:	2b04      	cmp	r3, #4
 80097b6:	f040 8124 	bne.w	8009a02 <USBH_MSC_Process+0x502>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80097ba:	693b      	ldr	r3, [r7, #16]
 80097bc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80097c0:	4619      	mov	r1, r3
 80097c2:	693a      	ldr	r2, [r7, #16]
 80097c4:	2334      	movs	r3, #52	; 0x34
 80097c6:	fb01 f303 	mul.w	r3, r1, r3
 80097ca:	4413      	add	r3, r2
 80097cc:	3390      	adds	r3, #144	; 0x90
 80097ce:	2201      	movs	r2, #1
 80097d0:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 80097d2:	693b      	ldr	r3, [r7, #16]
 80097d4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80097d8:	4619      	mov	r1, r3
 80097da:	693a      	ldr	r2, [r7, #16]
 80097dc:	2334      	movs	r3, #52	; 0x34
 80097de:	fb01 f303 	mul.w	r3, r1, r3
 80097e2:	4413      	add	r3, r2
 80097e4:	3391      	adds	r3, #145	; 0x91
 80097e6:	2202      	movs	r2, #2
 80097e8:	701a      	strb	r2, [r3, #0]
            break;
 80097ea:	e10a      	b.n	8009a02 <USBH_MSC_Process+0x502>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 80097ec:	693b      	ldr	r3, [r7, #16]
 80097ee:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80097f2:	b2d9      	uxtb	r1, r3
 80097f4:	693b      	ldr	r3, [r7, #16]
 80097f6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80097fa:	461a      	mov	r2, r3
 80097fc:	2334      	movs	r3, #52	; 0x34
 80097fe:	fb02 f303 	mul.w	r3, r2, r3
 8009802:	3390      	adds	r3, #144	; 0x90
 8009804:	693a      	ldr	r2, [r7, #16]
 8009806:	4413      	add	r3, r2
 8009808:	3304      	adds	r3, #4
 800980a:	461a      	mov	r2, r3
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f000 fddc 	bl	800a3ca <USBH_MSC_SCSI_ReadCapacity>
 8009812:	4603      	mov	r3, r0
 8009814:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8009816:	7bfb      	ldrb	r3, [r7, #15]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d120      	bne.n	800985e <USBH_MSC_Process+0x35e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009822:	4619      	mov	r1, r3
 8009824:	693a      	ldr	r2, [r7, #16]
 8009826:	2334      	movs	r3, #52	; 0x34
 8009828:	fb01 f303 	mul.w	r3, r1, r3
 800982c:	4413      	add	r3, r2
 800982e:	3390      	adds	r3, #144	; 0x90
 8009830:	2201      	movs	r2, #1
 8009832:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8009834:	693b      	ldr	r3, [r7, #16]
 8009836:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800983a:	4619      	mov	r1, r3
 800983c:	693a      	ldr	r2, [r7, #16]
 800983e:	2334      	movs	r3, #52	; 0x34
 8009840:	fb01 f303 	mul.w	r3, r1, r3
 8009844:	4413      	add	r3, r2
 8009846:	3391      	adds	r3, #145	; 0x91
 8009848:	2200      	movs	r2, #0
 800984a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009852:	3301      	adds	r3, #1
 8009854:	b29a      	uxth	r2, r3
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800985c:	e0d3      	b.n	8009a06 <USBH_MSC_Process+0x506>
            else if (scsi_status == USBH_FAIL)
 800985e:	7bfb      	ldrb	r3, [r7, #15]
 8009860:	2b02      	cmp	r3, #2
 8009862:	d10c      	bne.n	800987e <USBH_MSC_Process+0x37e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8009864:	693b      	ldr	r3, [r7, #16]
 8009866:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800986a:	4619      	mov	r1, r3
 800986c:	693a      	ldr	r2, [r7, #16]
 800986e:	2334      	movs	r3, #52	; 0x34
 8009870:	fb01 f303 	mul.w	r3, r1, r3
 8009874:	4413      	add	r3, r2
 8009876:	3390      	adds	r3, #144	; 0x90
 8009878:	2205      	movs	r2, #5
 800987a:	701a      	strb	r2, [r3, #0]
            break;
 800987c:	e0c3      	b.n	8009a06 <USBH_MSC_Process+0x506>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800987e:	7bfb      	ldrb	r3, [r7, #15]
 8009880:	2b04      	cmp	r3, #4
 8009882:	f040 80c0 	bne.w	8009a06 <USBH_MSC_Process+0x506>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8009886:	693b      	ldr	r3, [r7, #16]
 8009888:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800988c:	4619      	mov	r1, r3
 800988e:	693a      	ldr	r2, [r7, #16]
 8009890:	2334      	movs	r3, #52	; 0x34
 8009892:	fb01 f303 	mul.w	r3, r1, r3
 8009896:	4413      	add	r3, r2
 8009898:	3390      	adds	r3, #144	; 0x90
 800989a:	2201      	movs	r2, #1
 800989c:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800989e:	693b      	ldr	r3, [r7, #16]
 80098a0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80098a4:	4619      	mov	r1, r3
 80098a6:	693a      	ldr	r2, [r7, #16]
 80098a8:	2334      	movs	r3, #52	; 0x34
 80098aa:	fb01 f303 	mul.w	r3, r1, r3
 80098ae:	4413      	add	r3, r2
 80098b0:	3391      	adds	r3, #145	; 0x91
 80098b2:	2202      	movs	r2, #2
 80098b4:	701a      	strb	r2, [r3, #0]
            break;
 80098b6:	e0a6      	b.n	8009a06 <USBH_MSC_Process+0x506>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 80098b8:	693b      	ldr	r3, [r7, #16]
 80098ba:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80098be:	b2d9      	uxtb	r1, r3
 80098c0:	693b      	ldr	r3, [r7, #16]
 80098c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80098c6:	461a      	mov	r2, r3
 80098c8:	2334      	movs	r3, #52	; 0x34
 80098ca:	fb02 f303 	mul.w	r3, r2, r3
 80098ce:	3398      	adds	r3, #152	; 0x98
 80098d0:	693a      	ldr	r2, [r7, #16]
 80098d2:	4413      	add	r3, r2
 80098d4:	3304      	adds	r3, #4
 80098d6:	461a      	mov	r2, r3
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	f000 fe96 	bl	800a60a <USBH_MSC_SCSI_RequestSense>
 80098de:	4603      	mov	r3, r0
 80098e0:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 80098e2:	7bfb      	ldrb	r3, [r7, #15]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d145      	bne.n	8009974 <USBH_MSC_Process+0x474>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 80098e8:	693b      	ldr	r3, [r7, #16]
 80098ea:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80098ee:	4619      	mov	r1, r3
 80098f0:	693a      	ldr	r2, [r7, #16]
 80098f2:	2334      	movs	r3, #52	; 0x34
 80098f4:	fb01 f303 	mul.w	r3, r1, r3
 80098f8:	4413      	add	r3, r2
 80098fa:	339c      	adds	r3, #156	; 0x9c
 80098fc:	781b      	ldrb	r3, [r3, #0]
 80098fe:	2b06      	cmp	r3, #6
 8009900:	d00c      	beq.n	800991c <USBH_MSC_Process+0x41c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 8009902:	693b      	ldr	r3, [r7, #16]
 8009904:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009908:	4619      	mov	r1, r3
 800990a:	693a      	ldr	r2, [r7, #16]
 800990c:	2334      	movs	r3, #52	; 0x34
 800990e:	fb01 f303 	mul.w	r3, r1, r3
 8009912:	4413      	add	r3, r2
 8009914:	339c      	adds	r3, #156	; 0x9c
 8009916:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8009918:	2b02      	cmp	r3, #2
 800991a:	d117      	bne.n	800994c <USBH_MSC_Process+0x44c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8009928:	1ad3      	subs	r3, r2, r3
 800992a:	f242 720f 	movw	r2, #9999	; 0x270f
 800992e:	4293      	cmp	r3, r2
 8009930:	d80c      	bhi.n	800994c <USBH_MSC_Process+0x44c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8009932:	693b      	ldr	r3, [r7, #16]
 8009934:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009938:	4619      	mov	r1, r3
 800993a:	693a      	ldr	r2, [r7, #16]
 800993c:	2334      	movs	r3, #52	; 0x34
 800993e:	fb01 f303 	mul.w	r3, r1, r3
 8009942:	4413      	add	r3, r2
 8009944:	3390      	adds	r3, #144	; 0x90
 8009946:	2202      	movs	r2, #2
 8009948:	701a      	strb	r2, [r3, #0]
                  break;
 800994a:	e05f      	b.n	8009a0c <USBH_MSC_Process+0x50c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800994c:	693b      	ldr	r3, [r7, #16]
 800994e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009952:	4619      	mov	r1, r3
 8009954:	693a      	ldr	r2, [r7, #16]
 8009956:	2334      	movs	r3, #52	; 0x34
 8009958:	fb01 f303 	mul.w	r3, r1, r3
 800995c:	4413      	add	r3, r2
 800995e:	3390      	adds	r3, #144	; 0x90
 8009960:	2201      	movs	r2, #1
 8009962:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800996a:	3301      	adds	r3, #1
 800996c:	b29a      	uxth	r2, r3
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 8009974:	7bfb      	ldrb	r3, [r7, #15]
 8009976:	2b02      	cmp	r3, #2
 8009978:	d10c      	bne.n	8009994 <USBH_MSC_Process+0x494>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800997a:	693b      	ldr	r3, [r7, #16]
 800997c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8009980:	4619      	mov	r1, r3
 8009982:	693a      	ldr	r2, [r7, #16]
 8009984:	2334      	movs	r3, #52	; 0x34
 8009986:	fb01 f303 	mul.w	r3, r1, r3
 800998a:	4413      	add	r3, r2
 800998c:	3390      	adds	r3, #144	; 0x90
 800998e:	2208      	movs	r2, #8
 8009990:	701a      	strb	r2, [r3, #0]
            break;
 8009992:	e03a      	b.n	8009a0a <USBH_MSC_Process+0x50a>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8009994:	7bfb      	ldrb	r3, [r7, #15]
 8009996:	2b04      	cmp	r3, #4
 8009998:	d137      	bne.n	8009a0a <USBH_MSC_Process+0x50a>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80099a0:	4619      	mov	r1, r3
 80099a2:	693a      	ldr	r2, [r7, #16]
 80099a4:	2334      	movs	r3, #52	; 0x34
 80099a6:	fb01 f303 	mul.w	r3, r1, r3
 80099aa:	4413      	add	r3, r2
 80099ac:	3390      	adds	r3, #144	; 0x90
 80099ae:	2201      	movs	r2, #1
 80099b0:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 80099b2:	693b      	ldr	r3, [r7, #16]
 80099b4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80099b8:	4619      	mov	r1, r3
 80099ba:	693a      	ldr	r2, [r7, #16]
 80099bc:	2334      	movs	r3, #52	; 0x34
 80099be:	fb01 f303 	mul.w	r3, r1, r3
 80099c2:	4413      	add	r3, r2
 80099c4:	3391      	adds	r3, #145	; 0x91
 80099c6:	2202      	movs	r2, #2
 80099c8:	701a      	strb	r2, [r3, #0]
            break;
 80099ca:	e01e      	b.n	8009a0a <USBH_MSC_Process+0x50a>
            MSC_Handle->current_lun++;
 80099cc:	693b      	ldr	r3, [r7, #16]
 80099ce:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80099d2:	3301      	adds	r3, #1
 80099d4:	b29a      	uxth	r2, r3
 80099d6:	693b      	ldr	r3, [r7, #16]
 80099d8:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 80099dc:	e016      	b.n	8009a0c <USBH_MSC_Process+0x50c>
        MSC_Handle->current_lun = 0U;
 80099de:	693b      	ldr	r3, [r7, #16]
 80099e0:	2200      	movs	r2, #0
 80099e2:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 80099e6:	693b      	ldr	r3, [r7, #16]
 80099e8:	2201      	movs	r2, #1
 80099ea:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80099f2:	2102      	movs	r1, #2
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	4798      	blx	r3
      break;
 80099f8:	e00c      	b.n	8009a14 <USBH_MSC_Process+0x514>
            break;
 80099fa:	bf00      	nop
 80099fc:	e00a      	b.n	8009a14 <USBH_MSC_Process+0x514>
            break;
 80099fe:	bf00      	nop
 8009a00:	e008      	b.n	8009a14 <USBH_MSC_Process+0x514>
            break;
 8009a02:	bf00      	nop
 8009a04:	e006      	b.n	8009a14 <USBH_MSC_Process+0x514>
            break;
 8009a06:	bf00      	nop
 8009a08:	e004      	b.n	8009a14 <USBH_MSC_Process+0x514>
            break;
 8009a0a:	bf00      	nop
      break;
 8009a0c:	e002      	b.n	8009a14 <USBH_MSC_Process+0x514>
      error = USBH_OK;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	75fb      	strb	r3, [r7, #23]
      break;
 8009a12:	bf00      	nop
  }
  return error;
 8009a14:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	3718      	adds	r7, #24
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	bd80      	pop	{r7, pc}
 8009a1e:	bf00      	nop

08009a20 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b083      	sub	sp, #12
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8009a28:	2300      	movs	r3, #0
}
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	370c      	adds	r7, #12
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a34:	4770      	bx	lr

08009a36 <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8009a36:	b580      	push	{r7, lr}
 8009a38:	b088      	sub	sp, #32
 8009a3a:	af02      	add	r7, sp, #8
 8009a3c:	6078      	str	r0, [r7, #4]
 8009a3e:	460b      	mov	r3, r1
 8009a40:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009a48:	69db      	ldr	r3, [r3, #28]
 8009a4a:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 8009a50:	2301      	movs	r3, #1
 8009a52:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 8009a54:	78fb      	ldrb	r3, [r7, #3]
 8009a56:	693a      	ldr	r2, [r7, #16]
 8009a58:	2134      	movs	r1, #52	; 0x34
 8009a5a:	fb01 f303 	mul.w	r3, r1, r3
 8009a5e:	4413      	add	r3, r2
 8009a60:	3390      	adds	r3, #144	; 0x90
 8009a62:	781b      	ldrb	r3, [r3, #0]
 8009a64:	2b07      	cmp	r3, #7
 8009a66:	d03c      	beq.n	8009ae2 <USBH_MSC_RdWrProcess+0xac>
 8009a68:	2b07      	cmp	r3, #7
 8009a6a:	f300 80a7 	bgt.w	8009bbc <USBH_MSC_RdWrProcess+0x186>
 8009a6e:	2b05      	cmp	r3, #5
 8009a70:	d06c      	beq.n	8009b4c <USBH_MSC_RdWrProcess+0x116>
 8009a72:	2b06      	cmp	r3, #6
 8009a74:	f040 80a2 	bne.w	8009bbc <USBH_MSC_RdWrProcess+0x186>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 8009a78:	78f9      	ldrb	r1, [r7, #3]
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	9300      	str	r3, [sp, #0]
 8009a7e:	2300      	movs	r3, #0
 8009a80:	2200      	movs	r2, #0
 8009a82:	6878      	ldr	r0, [r7, #4]
 8009a84:	f000 fea5 	bl	800a7d2 <USBH_MSC_SCSI_Read>
 8009a88:	4603      	mov	r3, r0
 8009a8a:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8009a8c:	7bfb      	ldrb	r3, [r7, #15]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d10b      	bne.n	8009aaa <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8009a92:	78fb      	ldrb	r3, [r7, #3]
 8009a94:	693a      	ldr	r2, [r7, #16]
 8009a96:	2134      	movs	r1, #52	; 0x34
 8009a98:	fb01 f303 	mul.w	r3, r1, r3
 8009a9c:	4413      	add	r3, r2
 8009a9e:	3390      	adds	r3, #144	; 0x90
 8009aa0:	2201      	movs	r2, #1
 8009aa2:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009aa8:	e08a      	b.n	8009bc0 <USBH_MSC_RdWrProcess+0x18a>
      else if (scsi_status == USBH_FAIL)
 8009aaa:	7bfb      	ldrb	r3, [r7, #15]
 8009aac:	2b02      	cmp	r3, #2
 8009aae:	d109      	bne.n	8009ac4 <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8009ab0:	78fb      	ldrb	r3, [r7, #3]
 8009ab2:	693a      	ldr	r2, [r7, #16]
 8009ab4:	2134      	movs	r1, #52	; 0x34
 8009ab6:	fb01 f303 	mul.w	r3, r1, r3
 8009aba:	4413      	add	r3, r2
 8009abc:	3390      	adds	r3, #144	; 0x90
 8009abe:	2205      	movs	r2, #5
 8009ac0:	701a      	strb	r2, [r3, #0]
      break;
 8009ac2:	e07d      	b.n	8009bc0 <USBH_MSC_RdWrProcess+0x18a>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8009ac4:	7bfb      	ldrb	r3, [r7, #15]
 8009ac6:	2b04      	cmp	r3, #4
 8009ac8:	d17a      	bne.n	8009bc0 <USBH_MSC_RdWrProcess+0x18a>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8009aca:	78fb      	ldrb	r3, [r7, #3]
 8009acc:	693a      	ldr	r2, [r7, #16]
 8009ace:	2134      	movs	r1, #52	; 0x34
 8009ad0:	fb01 f303 	mul.w	r3, r1, r3
 8009ad4:	4413      	add	r3, r2
 8009ad6:	3390      	adds	r3, #144	; 0x90
 8009ad8:	2208      	movs	r2, #8
 8009ada:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8009adc:	2302      	movs	r3, #2
 8009ade:	75fb      	strb	r3, [r7, #23]
      break;
 8009ae0:	e06e      	b.n	8009bc0 <USBH_MSC_RdWrProcess+0x18a>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 8009ae2:	78f9      	ldrb	r1, [r7, #3]
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	9300      	str	r3, [sp, #0]
 8009ae8:	2300      	movs	r3, #0
 8009aea:	2200      	movs	r2, #0
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f000 fe05 	bl	800a6fc <USBH_MSC_SCSI_Write>
 8009af2:	4603      	mov	r3, r0
 8009af4:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8009af6:	7bfb      	ldrb	r3, [r7, #15]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d10b      	bne.n	8009b14 <USBH_MSC_RdWrProcess+0xde>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8009afc:	78fb      	ldrb	r3, [r7, #3]
 8009afe:	693a      	ldr	r2, [r7, #16]
 8009b00:	2134      	movs	r1, #52	; 0x34
 8009b02:	fb01 f303 	mul.w	r3, r1, r3
 8009b06:	4413      	add	r3, r2
 8009b08:	3390      	adds	r3, #144	; 0x90
 8009b0a:	2201      	movs	r2, #1
 8009b0c:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009b12:	e057      	b.n	8009bc4 <USBH_MSC_RdWrProcess+0x18e>
      else if (scsi_status == USBH_FAIL)
 8009b14:	7bfb      	ldrb	r3, [r7, #15]
 8009b16:	2b02      	cmp	r3, #2
 8009b18:	d109      	bne.n	8009b2e <USBH_MSC_RdWrProcess+0xf8>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8009b1a:	78fb      	ldrb	r3, [r7, #3]
 8009b1c:	693a      	ldr	r2, [r7, #16]
 8009b1e:	2134      	movs	r1, #52	; 0x34
 8009b20:	fb01 f303 	mul.w	r3, r1, r3
 8009b24:	4413      	add	r3, r2
 8009b26:	3390      	adds	r3, #144	; 0x90
 8009b28:	2205      	movs	r2, #5
 8009b2a:	701a      	strb	r2, [r3, #0]
      break;
 8009b2c:	e04a      	b.n	8009bc4 <USBH_MSC_RdWrProcess+0x18e>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8009b2e:	7bfb      	ldrb	r3, [r7, #15]
 8009b30:	2b04      	cmp	r3, #4
 8009b32:	d147      	bne.n	8009bc4 <USBH_MSC_RdWrProcess+0x18e>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8009b34:	78fb      	ldrb	r3, [r7, #3]
 8009b36:	693a      	ldr	r2, [r7, #16]
 8009b38:	2134      	movs	r1, #52	; 0x34
 8009b3a:	fb01 f303 	mul.w	r3, r1, r3
 8009b3e:	4413      	add	r3, r2
 8009b40:	3390      	adds	r3, #144	; 0x90
 8009b42:	2208      	movs	r2, #8
 8009b44:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8009b46:	2302      	movs	r3, #2
 8009b48:	75fb      	strb	r3, [r7, #23]
      break;
 8009b4a:	e03b      	b.n	8009bc4 <USBH_MSC_RdWrProcess+0x18e>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 8009b4c:	78fb      	ldrb	r3, [r7, #3]
 8009b4e:	2234      	movs	r2, #52	; 0x34
 8009b50:	fb02 f303 	mul.w	r3, r2, r3
 8009b54:	3398      	adds	r3, #152	; 0x98
 8009b56:	693a      	ldr	r2, [r7, #16]
 8009b58:	4413      	add	r3, r2
 8009b5a:	1d1a      	adds	r2, r3, #4
 8009b5c:	78fb      	ldrb	r3, [r7, #3]
 8009b5e:	4619      	mov	r1, r3
 8009b60:	6878      	ldr	r0, [r7, #4]
 8009b62:	f000 fd52 	bl	800a60a <USBH_MSC_SCSI_RequestSense>
 8009b66:	4603      	mov	r3, r0
 8009b68:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8009b6a:	7bfb      	ldrb	r3, [r7, #15]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d113      	bne.n	8009b98 <USBH_MSC_RdWrProcess+0x162>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8009b70:	78fb      	ldrb	r3, [r7, #3]
 8009b72:	693a      	ldr	r2, [r7, #16]
 8009b74:	2134      	movs	r1, #52	; 0x34
 8009b76:	fb01 f303 	mul.w	r3, r1, r3
 8009b7a:	4413      	add	r3, r2
 8009b7c:	3390      	adds	r3, #144	; 0x90
 8009b7e:	2201      	movs	r2, #1
 8009b80:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 8009b82:	78fb      	ldrb	r3, [r7, #3]
 8009b84:	693a      	ldr	r2, [r7, #16]
 8009b86:	2134      	movs	r1, #52	; 0x34
 8009b88:	fb01 f303 	mul.w	r3, r1, r3
 8009b8c:	4413      	add	r3, r2
 8009b8e:	3391      	adds	r3, #145	; 0x91
 8009b90:	2202      	movs	r2, #2
 8009b92:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 8009b94:	2302      	movs	r3, #2
 8009b96:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 8009b98:	7bfb      	ldrb	r3, [r7, #15]
 8009b9a:	2b02      	cmp	r3, #2
 8009b9c:	d014      	beq.n	8009bc8 <USBH_MSC_RdWrProcess+0x192>
      {
        USBH_UsrLog("MSC Device NOT ready");
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8009b9e:	7bfb      	ldrb	r3, [r7, #15]
 8009ba0:	2b04      	cmp	r3, #4
 8009ba2:	d111      	bne.n	8009bc8 <USBH_MSC_RdWrProcess+0x192>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8009ba4:	78fb      	ldrb	r3, [r7, #3]
 8009ba6:	693a      	ldr	r2, [r7, #16]
 8009ba8:	2134      	movs	r1, #52	; 0x34
 8009baa:	fb01 f303 	mul.w	r3, r1, r3
 8009bae:	4413      	add	r3, r2
 8009bb0:	3390      	adds	r3, #144	; 0x90
 8009bb2:	2208      	movs	r2, #8
 8009bb4:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8009bb6:	2302      	movs	r3, #2
 8009bb8:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009bba:	e005      	b.n	8009bc8 <USBH_MSC_RdWrProcess+0x192>

    default:
      break;
 8009bbc:	bf00      	nop
 8009bbe:	e004      	b.n	8009bca <USBH_MSC_RdWrProcess+0x194>
      break;
 8009bc0:	bf00      	nop
 8009bc2:	e002      	b.n	8009bca <USBH_MSC_RdWrProcess+0x194>
      break;
 8009bc4:	bf00      	nop
 8009bc6:	e000      	b.n	8009bca <USBH_MSC_RdWrProcess+0x194>
      break;
 8009bc8:	bf00      	nop

  }
  return error;
 8009bca:	7dfb      	ldrb	r3, [r7, #23]
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	3718      	adds	r7, #24
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	bd80      	pop	{r7, pc}

08009bd4 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8009bd4:	b480      	push	{r7}
 8009bd6:	b085      	sub	sp, #20
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
 8009bdc:	460b      	mov	r3, r1
 8009bde:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009be6:	69db      	ldr	r3, [r3, #28]
 8009be8:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	781b      	ldrb	r3, [r3, #0]
 8009bee:	b2db      	uxtb	r3, r3
 8009bf0:	2b0b      	cmp	r3, #11
 8009bf2:	d10c      	bne.n	8009c0e <USBH_MSC_UnitIsReady+0x3a>
 8009bf4:	78fb      	ldrb	r3, [r7, #3]
 8009bf6:	68ba      	ldr	r2, [r7, #8]
 8009bf8:	2134      	movs	r1, #52	; 0x34
 8009bfa:	fb01 f303 	mul.w	r3, r1, r3
 8009bfe:	4413      	add	r3, r2
 8009c00:	3391      	adds	r3, #145	; 0x91
 8009c02:	781b      	ldrb	r3, [r3, #0]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d102      	bne.n	8009c0e <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 8009c08:	2301      	movs	r3, #1
 8009c0a:	73fb      	strb	r3, [r7, #15]
 8009c0c:	e001      	b.n	8009c12 <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 8009c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c14:	4618      	mov	r0, r3
 8009c16:	3714      	adds	r7, #20
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1e:	4770      	bx	lr

08009c20 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b086      	sub	sp, #24
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	60f8      	str	r0, [r7, #12]
 8009c28:	460b      	mov	r3, r1
 8009c2a:	607a      	str	r2, [r7, #4]
 8009c2c:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009c34:	69db      	ldr	r3, [r3, #28]
 8009c36:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	781b      	ldrb	r3, [r3, #0]
 8009c3c:	b2db      	uxtb	r3, r3
 8009c3e:	2b0b      	cmp	r3, #11
 8009c40:	d10d      	bne.n	8009c5e <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 8009c42:	7afb      	ldrb	r3, [r7, #11]
 8009c44:	2234      	movs	r2, #52	; 0x34
 8009c46:	fb02 f303 	mul.w	r3, r2, r3
 8009c4a:	3390      	adds	r3, #144	; 0x90
 8009c4c:	697a      	ldr	r2, [r7, #20]
 8009c4e:	4413      	add	r3, r2
 8009c50:	2234      	movs	r2, #52	; 0x34
 8009c52:	4619      	mov	r1, r3
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f002 fd4d 	bl	800c6f4 <memcpy>
    return USBH_OK;
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	e000      	b.n	8009c60 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 8009c5e:	2302      	movs	r3, #2
  }
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	3718      	adds	r7, #24
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}

08009c68 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b088      	sub	sp, #32
 8009c6c:	af02      	add	r7, sp, #8
 8009c6e:	60f8      	str	r0, [r7, #12]
 8009c70:	607a      	str	r2, [r7, #4]
 8009c72:	603b      	str	r3, [r7, #0]
 8009c74:	460b      	mov	r3, r1
 8009c76:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009c7e:	69db      	ldr	r3, [r3, #28]
 8009c80:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009c88:	b2db      	uxtb	r3, r3
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d00e      	beq.n	8009cac <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 8009c94:	2b0b      	cmp	r3, #11
 8009c96:	d109      	bne.n	8009cac <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8009c98:	7afb      	ldrb	r3, [r7, #11]
 8009c9a:	697a      	ldr	r2, [r7, #20]
 8009c9c:	2134      	movs	r1, #52	; 0x34
 8009c9e:	fb01 f303 	mul.w	r3, r1, r3
 8009ca2:	4413      	add	r3, r2
 8009ca4:	3390      	adds	r3, #144	; 0x90
 8009ca6:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 8009ca8:	2b01      	cmp	r3, #1
 8009caa:	d001      	beq.n	8009cb0 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 8009cac:	2302      	movs	r3, #2
 8009cae:	e040      	b.n	8009d32 <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 8009cb0:	697b      	ldr	r3, [r7, #20]
 8009cb2:	2206      	movs	r2, #6
 8009cb4:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 8009cb6:	7afb      	ldrb	r3, [r7, #11]
 8009cb8:	697a      	ldr	r2, [r7, #20]
 8009cba:	2134      	movs	r1, #52	; 0x34
 8009cbc:	fb01 f303 	mul.w	r3, r1, r3
 8009cc0:	4413      	add	r3, r2
 8009cc2:	3390      	adds	r3, #144	; 0x90
 8009cc4:	2206      	movs	r2, #6
 8009cc6:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8009cc8:	7afb      	ldrb	r3, [r7, #11]
 8009cca:	b29a      	uxth	r2, r3
 8009ccc:	697b      	ldr	r3, [r7, #20]
 8009cce:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 8009cd2:	7af9      	ldrb	r1, [r7, #11]
 8009cd4:	6a3b      	ldr	r3, [r7, #32]
 8009cd6:	9300      	str	r3, [sp, #0]
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	687a      	ldr	r2, [r7, #4]
 8009cdc:	68f8      	ldr	r0, [r7, #12]
 8009cde:	f000 fd78 	bl	800a7d2 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009ce8:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8009cea:	e016      	b.n	8009d1a <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8009cf2:	693b      	ldr	r3, [r7, #16]
 8009cf4:	1ad2      	subs	r2, r2, r3
 8009cf6:	6a3b      	ldr	r3, [r7, #32]
 8009cf8:	f242 7110 	movw	r1, #10000	; 0x2710
 8009cfc:	fb01 f303 	mul.w	r3, r1, r3
 8009d00:	429a      	cmp	r2, r3
 8009d02:	d805      	bhi.n	8009d10 <USBH_MSC_Read+0xa8>
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009d0a:	b2db      	uxtb	r3, r3
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d104      	bne.n	8009d1a <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	2201      	movs	r2, #1
 8009d14:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8009d16:	2302      	movs	r3, #2
 8009d18:	e00b      	b.n	8009d32 <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8009d1a:	7afb      	ldrb	r3, [r7, #11]
 8009d1c:	4619      	mov	r1, r3
 8009d1e:	68f8      	ldr	r0, [r7, #12]
 8009d20:	f7ff fe89 	bl	8009a36 <USBH_MSC_RdWrProcess>
 8009d24:	4603      	mov	r3, r0
 8009d26:	2b01      	cmp	r3, #1
 8009d28:	d0e0      	beq.n	8009cec <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8009d2a:	697b      	ldr	r3, [r7, #20]
 8009d2c:	2201      	movs	r2, #1
 8009d2e:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 8009d30:	2300      	movs	r3, #0
}
 8009d32:	4618      	mov	r0, r3
 8009d34:	3718      	adds	r7, #24
 8009d36:	46bd      	mov	sp, r7
 8009d38:	bd80      	pop	{r7, pc}

08009d3a <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 8009d3a:	b580      	push	{r7, lr}
 8009d3c:	b088      	sub	sp, #32
 8009d3e:	af02      	add	r7, sp, #8
 8009d40:	60f8      	str	r0, [r7, #12]
 8009d42:	607a      	str	r2, [r7, #4]
 8009d44:	603b      	str	r3, [r7, #0]
 8009d46:	460b      	mov	r3, r1
 8009d48:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d50:	69db      	ldr	r3, [r3, #28]
 8009d52:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009d5a:	b2db      	uxtb	r3, r3
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d00e      	beq.n	8009d7e <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	781b      	ldrb	r3, [r3, #0]
 8009d64:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 8009d66:	2b0b      	cmp	r3, #11
 8009d68:	d109      	bne.n	8009d7e <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8009d6a:	7afb      	ldrb	r3, [r7, #11]
 8009d6c:	697a      	ldr	r2, [r7, #20]
 8009d6e:	2134      	movs	r1, #52	; 0x34
 8009d70:	fb01 f303 	mul.w	r3, r1, r3
 8009d74:	4413      	add	r3, r2
 8009d76:	3390      	adds	r3, #144	; 0x90
 8009d78:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 8009d7a:	2b01      	cmp	r3, #1
 8009d7c:	d001      	beq.n	8009d82 <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 8009d7e:	2302      	movs	r3, #2
 8009d80:	e040      	b.n	8009e04 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 8009d82:	697b      	ldr	r3, [r7, #20]
 8009d84:	2207      	movs	r2, #7
 8009d86:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 8009d88:	7afb      	ldrb	r3, [r7, #11]
 8009d8a:	697a      	ldr	r2, [r7, #20]
 8009d8c:	2134      	movs	r1, #52	; 0x34
 8009d8e:	fb01 f303 	mul.w	r3, r1, r3
 8009d92:	4413      	add	r3, r2
 8009d94:	3390      	adds	r3, #144	; 0x90
 8009d96:	2207      	movs	r2, #7
 8009d98:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8009d9a:	7afb      	ldrb	r3, [r7, #11]
 8009d9c:	b29a      	uxth	r2, r3
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 8009da4:	7af9      	ldrb	r1, [r7, #11]
 8009da6:	6a3b      	ldr	r3, [r7, #32]
 8009da8:	9300      	str	r3, [sp, #0]
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	687a      	ldr	r2, [r7, #4]
 8009dae:	68f8      	ldr	r0, [r7, #12]
 8009db0:	f000 fca4 	bl	800a6fc <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009dba:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8009dbc:	e016      	b.n	8009dec <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 8009dc4:	693b      	ldr	r3, [r7, #16]
 8009dc6:	1ad2      	subs	r2, r2, r3
 8009dc8:	6a3b      	ldr	r3, [r7, #32]
 8009dca:	f242 7110 	movw	r1, #10000	; 0x2710
 8009dce:	fb01 f303 	mul.w	r3, r1, r3
 8009dd2:	429a      	cmp	r2, r3
 8009dd4:	d805      	bhi.n	8009de2 <USBH_MSC_Write+0xa8>
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009ddc:	b2db      	uxtb	r3, r3
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d104      	bne.n	8009dec <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8009de2:	697b      	ldr	r3, [r7, #20]
 8009de4:	2201      	movs	r2, #1
 8009de6:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8009de8:	2302      	movs	r3, #2
 8009dea:	e00b      	b.n	8009e04 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8009dec:	7afb      	ldrb	r3, [r7, #11]
 8009dee:	4619      	mov	r1, r3
 8009df0:	68f8      	ldr	r0, [r7, #12]
 8009df2:	f7ff fe20 	bl	8009a36 <USBH_MSC_RdWrProcess>
 8009df6:	4603      	mov	r3, r0
 8009df8:	2b01      	cmp	r3, #1
 8009dfa:	d0e0      	beq.n	8009dbe <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8009dfc:	697b      	ldr	r3, [r7, #20]
 8009dfe:	2201      	movs	r2, #1
 8009e00:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 8009e02:	2300      	movs	r3, #0
}
 8009e04:	4618      	mov	r0, r3
 8009e06:	3718      	adds	r7, #24
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}

08009e0c <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b082      	sub	sp, #8
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2221      	movs	r2, #33	; 0x21
 8009e18:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	22ff      	movs	r2, #255	; 0xff
 8009e1e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2200      	movs	r2, #0
 8009e24:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2200      	movs	r2, #0
 8009e2a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 8009e32:	2200      	movs	r2, #0
 8009e34:	2100      	movs	r1, #0
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	f001 fdab 	bl	800b992 <USBH_CtlReq>
 8009e3c:	4603      	mov	r3, r0
}
 8009e3e:	4618      	mov	r0, r3
 8009e40:	3708      	adds	r7, #8
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd80      	pop	{r7, pc}

08009e46 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 8009e46:	b580      	push	{r7, lr}
 8009e48:	b082      	sub	sp, #8
 8009e4a:	af00      	add	r7, sp, #0
 8009e4c:	6078      	str	r0, [r7, #4]
 8009e4e:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	22a1      	movs	r2, #161	; 0xa1
 8009e54:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	22fe      	movs	r2, #254	; 0xfe
 8009e5a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	2200      	movs	r2, #0
 8009e60:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	2200      	movs	r2, #0
 8009e66:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2201      	movs	r2, #1
 8009e6c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 8009e6e:	2201      	movs	r2, #1
 8009e70:	6839      	ldr	r1, [r7, #0]
 8009e72:	6878      	ldr	r0, [r7, #4]
 8009e74:	f001 fd8d 	bl	800b992 <USBH_CtlReq>
 8009e78:	4603      	mov	r3, r0
}
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	3708      	adds	r7, #8
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	bd80      	pop	{r7, pc}
	...

08009e84 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b085      	sub	sp, #20
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e92:	69db      	ldr	r3, [r3, #28]
 8009e94:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	4a09      	ldr	r2, [pc, #36]	; (8009ec0 <USBH_MSC_BOT_Init+0x3c>)
 8009e9a:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	4a09      	ldr	r2, [pc, #36]	; (8009ec4 <USBH_MSC_BOT_Init+0x40>)
 8009ea0:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	2201      	movs	r2, #1
 8009ea6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	2201      	movs	r2, #1
 8009eae:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 8009eb2:	2300      	movs	r3, #0
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	3714      	adds	r7, #20
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebe:	4770      	bx	lr
 8009ec0:	43425355 	.word	0x43425355
 8009ec4:	20304050 	.word	0x20304050

08009ec8 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b088      	sub	sp, #32
 8009ecc:	af02      	add	r7, sp, #8
 8009ece:	6078      	str	r0, [r7, #4]
 8009ed0:	460b      	mov	r3, r1
 8009ed2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 8009ed8:	2301      	movs	r3, #1
 8009eda:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 8009edc:	2301      	movs	r3, #1
 8009ede:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009eea:	69db      	ldr	r3, [r3, #28]
 8009eec:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 8009eee:	2300      	movs	r3, #0
 8009ef0:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009ef8:	3b01      	subs	r3, #1
 8009efa:	2b0a      	cmp	r3, #10
 8009efc:	f200 819e 	bhi.w	800a23c <USBH_MSC_BOT_Process+0x374>
 8009f00:	a201      	add	r2, pc, #4	; (adr r2, 8009f08 <USBH_MSC_BOT_Process+0x40>)
 8009f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f06:	bf00      	nop
 8009f08:	08009f35 	.word	0x08009f35
 8009f0c:	08009f5d 	.word	0x08009f5d
 8009f10:	08009fc7 	.word	0x08009fc7
 8009f14:	08009fe5 	.word	0x08009fe5
 8009f18:	0800a069 	.word	0x0800a069
 8009f1c:	0800a08b 	.word	0x0800a08b
 8009f20:	0800a123 	.word	0x0800a123
 8009f24:	0800a13f 	.word	0x0800a13f
 8009f28:	0800a191 	.word	0x0800a191
 8009f2c:	0800a1c1 	.word	0x0800a1c1
 8009f30:	0800a223 	.word	0x0800a223
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 8009f34:	693b      	ldr	r3, [r7, #16]
 8009f36:	78fa      	ldrb	r2, [r7, #3]
 8009f38:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 8009f3c:	693b      	ldr	r3, [r7, #16]
 8009f3e:	2202      	movs	r2, #2
 8009f40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 8009f44:	693b      	ldr	r3, [r7, #16]
 8009f46:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	795b      	ldrb	r3, [r3, #5]
 8009f4e:	2201      	movs	r2, #1
 8009f50:	9200      	str	r2, [sp, #0]
 8009f52:	221f      	movs	r2, #31
 8009f54:	6878      	ldr	r0, [r7, #4]
 8009f56:	f001 ff2a 	bl	800bdae <USBH_BulkSendData>
                        BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 8009f5a:	e17e      	b.n	800a25a <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 8009f5c:	693b      	ldr	r3, [r7, #16]
 8009f5e:	795b      	ldrb	r3, [r3, #5]
 8009f60:	4619      	mov	r1, r3
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f002 faae 	bl	800c4c4 <USBH_LL_GetURBState>
 8009f68:	4603      	mov	r3, r0
 8009f6a:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8009f6c:	7d3b      	ldrb	r3, [r7, #20]
 8009f6e:	2b01      	cmp	r3, #1
 8009f70:	d118      	bne.n	8009fa4 <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 8009f72:	693b      	ldr	r3, [r7, #16]
 8009f74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d00f      	beq.n	8009f9a <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8009f80:	b25b      	sxtb	r3, r3
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	da04      	bge.n	8009f90 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 8009f86:	693b      	ldr	r3, [r7, #16]
 8009f88:	2203      	movs	r2, #3
 8009f8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8009f8e:	e157      	b.n	800a240 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 8009f90:	693b      	ldr	r3, [r7, #16]
 8009f92:	2205      	movs	r2, #5
 8009f94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009f98:	e152      	b.n	800a240 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8009f9a:	693b      	ldr	r3, [r7, #16]
 8009f9c:	2207      	movs	r2, #7
 8009f9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009fa2:	e14d      	b.n	800a240 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009fa4:	7d3b      	ldrb	r3, [r7, #20]
 8009fa6:	2b02      	cmp	r3, #2
 8009fa8:	d104      	bne.n	8009fb4 <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8009faa:	693b      	ldr	r3, [r7, #16]
 8009fac:	2201      	movs	r2, #1
 8009fae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009fb2:	e145      	b.n	800a240 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 8009fb4:	7d3b      	ldrb	r3, [r7, #20]
 8009fb6:	2b05      	cmp	r3, #5
 8009fb8:	f040 8142 	bne.w	800a240 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8009fbc:	693b      	ldr	r3, [r7, #16]
 8009fbe:	220a      	movs	r2, #10
 8009fc0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8009fc4:	e13c      	b.n	800a240 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8009fcc:	693b      	ldr	r3, [r7, #16]
 8009fce:	895a      	ldrh	r2, [r3, #10]
 8009fd0:	693b      	ldr	r3, [r7, #16]
 8009fd2:	791b      	ldrb	r3, [r3, #4]
 8009fd4:	6878      	ldr	r0, [r7, #4]
 8009fd6:	f001 ff0f 	bl	800bdf8 <USBH_BulkReceiveData>
                           MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 8009fda:	693b      	ldr	r3, [r7, #16]
 8009fdc:	2204      	movs	r2, #4
 8009fde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 8009fe2:	e13a      	b.n	800a25a <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 8009fe4:	693b      	ldr	r3, [r7, #16]
 8009fe6:	791b      	ldrb	r3, [r3, #4]
 8009fe8:	4619      	mov	r1, r3
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	f002 fa6a 	bl	800c4c4 <USBH_LL_GetURBState>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8009ff4:	7d3b      	ldrb	r3, [r7, #20]
 8009ff6:	2b01      	cmp	r3, #1
 8009ff8:	d12d      	bne.n	800a056 <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 8009ffa:	693b      	ldr	r3, [r7, #16]
 8009ffc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ffe:	693a      	ldr	r2, [r7, #16]
 800a000:	8952      	ldrh	r2, [r2, #10]
 800a002:	4293      	cmp	r3, r2
 800a004:	d910      	bls.n	800a028 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a00c:	693a      	ldr	r2, [r7, #16]
 800a00e:	8952      	ldrh	r2, [r2, #10]
 800a010:	441a      	add	r2, r3
 800a012:	693b      	ldr	r3, [r7, #16]
 800a014:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800a018:	693b      	ldr	r3, [r7, #16]
 800a01a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a01c:	693a      	ldr	r2, [r7, #16]
 800a01e:	8952      	ldrh	r2, [r2, #10]
 800a020:	1a9a      	subs	r2, r3, r2
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	65da      	str	r2, [r3, #92]	; 0x5c
 800a026:	e002      	b.n	800a02e <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800a028:	693b      	ldr	r3, [r7, #16]
 800a02a:	2200      	movs	r2, #0
 800a02c:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800a02e:	693b      	ldr	r3, [r7, #16]
 800a030:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a032:	2b00      	cmp	r3, #0
 800a034:	d00a      	beq.n	800a04c <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800a036:	693b      	ldr	r3, [r7, #16]
 800a038:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800a03c:	693b      	ldr	r3, [r7, #16]
 800a03e:	895a      	ldrh	r2, [r3, #10]
 800a040:	693b      	ldr	r3, [r7, #16]
 800a042:	791b      	ldrb	r3, [r3, #4]
 800a044:	6878      	ldr	r0, [r7, #4]
 800a046:	f001 fed7 	bl	800bdf8 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 800a04a:	e0fb      	b.n	800a244 <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800a04c:	693b      	ldr	r3, [r7, #16]
 800a04e:	2207      	movs	r2, #7
 800a050:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a054:	e0f6      	b.n	800a244 <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 800a056:	7d3b      	ldrb	r3, [r7, #20]
 800a058:	2b05      	cmp	r3, #5
 800a05a:	f040 80f3 	bne.w	800a244 <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800a05e:	693b      	ldr	r3, [r7, #16]
 800a060:	2209      	movs	r2, #9
 800a062:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a066:	e0ed      	b.n	800a244 <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	891a      	ldrh	r2, [r3, #8]
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	795b      	ldrb	r3, [r3, #5]
 800a076:	2001      	movs	r0, #1
 800a078:	9000      	str	r0, [sp, #0]
 800a07a:	6878      	ldr	r0, [r7, #4]
 800a07c:	f001 fe97 	bl	800bdae <USBH_BulkSendData>
                        MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	2206      	movs	r2, #6
 800a084:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a088:	e0e7      	b.n	800a25a <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800a08a:	693b      	ldr	r3, [r7, #16]
 800a08c:	795b      	ldrb	r3, [r3, #5]
 800a08e:	4619      	mov	r1, r3
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f002 fa17 	bl	800c4c4 <USBH_LL_GetURBState>
 800a096:	4603      	mov	r3, r0
 800a098:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800a09a:	7d3b      	ldrb	r3, [r7, #20]
 800a09c:	2b01      	cmp	r3, #1
 800a09e:	d12f      	bne.n	800a100 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800a0a0:	693b      	ldr	r3, [r7, #16]
 800a0a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0a4:	693a      	ldr	r2, [r7, #16]
 800a0a6:	8912      	ldrh	r2, [r2, #8]
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	d910      	bls.n	800a0ce <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a0b2:	693a      	ldr	r2, [r7, #16]
 800a0b4:	8912      	ldrh	r2, [r2, #8]
 800a0b6:	441a      	add	r2, r3
 800a0b8:	693b      	ldr	r3, [r7, #16]
 800a0ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800a0be:	693b      	ldr	r3, [r7, #16]
 800a0c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0c2:	693a      	ldr	r2, [r7, #16]
 800a0c4:	8912      	ldrh	r2, [r2, #8]
 800a0c6:	1a9a      	subs	r2, r3, r2
 800a0c8:	693b      	ldr	r3, [r7, #16]
 800a0ca:	65da      	str	r2, [r3, #92]	; 0x5c
 800a0cc:	e002      	b.n	800a0d4 <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800a0ce:	693b      	ldr	r3, [r7, #16]
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800a0d4:	693b      	ldr	r3, [r7, #16]
 800a0d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d00c      	beq.n	800a0f6 <USBH_MSC_BOT_Process+0x22e>
        {
          USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800a0dc:	693b      	ldr	r3, [r7, #16]
 800a0de:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800a0e2:	693b      	ldr	r3, [r7, #16]
 800a0e4:	891a      	ldrh	r2, [r3, #8]
 800a0e6:	693b      	ldr	r3, [r7, #16]
 800a0e8:	795b      	ldrb	r3, [r3, #5]
 800a0ea:	2001      	movs	r0, #1
 800a0ec:	9000      	str	r0, [sp, #0]
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f001 fe5d 	bl	800bdae <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 800a0f4:	e0a8      	b.n	800a248 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800a0f6:	693b      	ldr	r3, [r7, #16]
 800a0f8:	2207      	movs	r2, #7
 800a0fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a0fe:	e0a3      	b.n	800a248 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a100:	7d3b      	ldrb	r3, [r7, #20]
 800a102:	2b02      	cmp	r3, #2
 800a104:	d104      	bne.n	800a110 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800a106:	693b      	ldr	r3, [r7, #16]
 800a108:	2205      	movs	r2, #5
 800a10a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a10e:	e09b      	b.n	800a248 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 800a110:	7d3b      	ldrb	r3, [r7, #20]
 800a112:	2b05      	cmp	r3, #5
 800a114:	f040 8098 	bne.w	800a248 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	220a      	movs	r2, #10
 800a11c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a120:	e092      	b.n	800a248 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800a122:	693b      	ldr	r3, [r7, #16]
 800a124:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	791b      	ldrb	r3, [r3, #4]
 800a12c:	220d      	movs	r2, #13
 800a12e:	6878      	ldr	r0, [r7, #4]
 800a130:	f001 fe62 	bl	800bdf8 <USBH_BulkReceiveData>
                           BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800a134:	693b      	ldr	r3, [r7, #16]
 800a136:	2208      	movs	r2, #8
 800a138:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a13c:	e08d      	b.n	800a25a <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800a13e:	693b      	ldr	r3, [r7, #16]
 800a140:	791b      	ldrb	r3, [r3, #4]
 800a142:	4619      	mov	r1, r3
 800a144:	6878      	ldr	r0, [r7, #4]
 800a146:	f002 f9bd 	bl	800c4c4 <USBH_LL_GetURBState>
 800a14a:	4603      	mov	r3, r0
 800a14c:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 800a14e:	7d3b      	ldrb	r3, [r7, #20]
 800a150:	2b01      	cmp	r3, #1
 800a152:	d115      	bne.n	800a180 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a154:	693b      	ldr	r3, [r7, #16]
 800a156:	2201      	movs	r2, #1
 800a158:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800a15c:	693b      	ldr	r3, [r7, #16]
 800a15e:	2201      	movs	r2, #1
 800a160:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f000 f8a9 	bl	800a2bc <USBH_MSC_DecodeCSW>
 800a16a:	4603      	mov	r3, r0
 800a16c:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 800a16e:	7d7b      	ldrb	r3, [r7, #21]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d102      	bne.n	800a17a <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 800a174:	2300      	movs	r3, #0
 800a176:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 800a178:	e068      	b.n	800a24c <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 800a17a:	2302      	movs	r3, #2
 800a17c:	75fb      	strb	r3, [r7, #23]
      break;
 800a17e:	e065      	b.n	800a24c <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 800a180:	7d3b      	ldrb	r3, [r7, #20]
 800a182:	2b05      	cmp	r3, #5
 800a184:	d162      	bne.n	800a24c <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800a186:	693b      	ldr	r3, [r7, #16]
 800a188:	2209      	movs	r2, #9
 800a18a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a18e:	e05d      	b.n	800a24c <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800a190:	78fb      	ldrb	r3, [r7, #3]
 800a192:	2200      	movs	r2, #0
 800a194:	4619      	mov	r1, r3
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f000 f864 	bl	800a264 <USBH_MSC_BOT_Abort>
 800a19c:	4603      	mov	r3, r0
 800a19e:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800a1a0:	7dbb      	ldrb	r3, [r7, #22]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d104      	bne.n	800a1b0 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800a1a6:	693b      	ldr	r3, [r7, #16]
 800a1a8:	2207      	movs	r2, #7
 800a1aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800a1ae:	e04f      	b.n	800a250 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 800a1b0:	7dbb      	ldrb	r3, [r7, #22]
 800a1b2:	2b04      	cmp	r3, #4
 800a1b4:	d14c      	bne.n	800a250 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800a1b6:	693b      	ldr	r3, [r7, #16]
 800a1b8:	220b      	movs	r2, #11
 800a1ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a1be:	e047      	b.n	800a250 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800a1c0:	78fb      	ldrb	r3, [r7, #3]
 800a1c2:	2201      	movs	r2, #1
 800a1c4:	4619      	mov	r1, r3
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	f000 f84c 	bl	800a264 <USBH_MSC_BOT_Abort>
 800a1cc:	4603      	mov	r3, r0
 800a1ce:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800a1d0:	7dbb      	ldrb	r3, [r7, #22]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d11d      	bne.n	800a212 <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800a1d6:	693b      	ldr	r3, [r7, #16]
 800a1d8:	795b      	ldrb	r3, [r3, #5]
 800a1da:	4619      	mov	r1, r3
 800a1dc:	6878      	ldr	r0, [r7, #4]
 800a1de:	f002 f9cb 	bl	800c578 <USBH_LL_GetToggle>
 800a1e2:	4603      	mov	r3, r0
 800a1e4:	73fb      	strb	r3, [r7, #15]
        USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800a1e6:	693b      	ldr	r3, [r7, #16]
 800a1e8:	7959      	ldrb	r1, [r3, #5]
 800a1ea:	7bfb      	ldrb	r3, [r7, #15]
 800a1ec:	f1c3 0301 	rsb	r3, r3, #1
 800a1f0:	b2db      	uxtb	r3, r3
 800a1f2:	461a      	mov	r2, r3
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f002 f98f 	bl	800c518 <USBH_LL_SetToggle>
        USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800a1fa:	693b      	ldr	r3, [r7, #16]
 800a1fc:	791b      	ldrb	r3, [r3, #4]
 800a1fe:	2200      	movs	r2, #0
 800a200:	4619      	mov	r1, r3
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f002 f988 	bl	800c518 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 800a208:	693b      	ldr	r3, [r7, #16]
 800a20a:	2209      	movs	r2, #9
 800a20c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800a210:	e020      	b.n	800a254 <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 800a212:	7dbb      	ldrb	r3, [r7, #22]
 800a214:	2b04      	cmp	r3, #4
 800a216:	d11d      	bne.n	800a254 <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800a218:	693b      	ldr	r3, [r7, #16]
 800a21a:	220b      	movs	r2, #11
 800a21c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800a220:	e018      	b.n	800a254 <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f7ff fdf2 	bl	8009e0c <USBH_MSC_BOT_REQ_Reset>
 800a228:	4603      	mov	r3, r0
 800a22a:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800a22c:	7dfb      	ldrb	r3, [r7, #23]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d112      	bne.n	800a258 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a232:	693b      	ldr	r3, [r7, #16]
 800a234:	2201      	movs	r2, #1
 800a236:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 800a23a:	e00d      	b.n	800a258 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 800a23c:	bf00      	nop
 800a23e:	e00c      	b.n	800a25a <USBH_MSC_BOT_Process+0x392>
      break;
 800a240:	bf00      	nop
 800a242:	e00a      	b.n	800a25a <USBH_MSC_BOT_Process+0x392>
      break;
 800a244:	bf00      	nop
 800a246:	e008      	b.n	800a25a <USBH_MSC_BOT_Process+0x392>
      break;
 800a248:	bf00      	nop
 800a24a:	e006      	b.n	800a25a <USBH_MSC_BOT_Process+0x392>
      break;
 800a24c:	bf00      	nop
 800a24e:	e004      	b.n	800a25a <USBH_MSC_BOT_Process+0x392>
      break;
 800a250:	bf00      	nop
 800a252:	e002      	b.n	800a25a <USBH_MSC_BOT_Process+0x392>
      break;
 800a254:	bf00      	nop
 800a256:	e000      	b.n	800a25a <USBH_MSC_BOT_Process+0x392>
      break;
 800a258:	bf00      	nop
  }
  return status;
 800a25a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a25c:	4618      	mov	r0, r3
 800a25e:	3718      	adds	r7, #24
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}

0800a264 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b084      	sub	sp, #16
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
 800a26c:	460b      	mov	r3, r1
 800a26e:	70fb      	strb	r3, [r7, #3]
 800a270:	4613      	mov	r3, r2
 800a272:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 800a274:	2302      	movs	r3, #2
 800a276:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a27e:	69db      	ldr	r3, [r3, #28]
 800a280:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800a282:	78bb      	ldrb	r3, [r7, #2]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d002      	beq.n	800a28e <USBH_MSC_BOT_Abort+0x2a>
 800a288:	2b01      	cmp	r3, #1
 800a28a:	d009      	beq.n	800a2a0 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 800a28c:	e011      	b.n	800a2b2 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	79db      	ldrb	r3, [r3, #7]
 800a292:	4619      	mov	r1, r3
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f001 f99c 	bl	800b5d2 <USBH_ClrFeature>
 800a29a:	4603      	mov	r3, r0
 800a29c:	73fb      	strb	r3, [r7, #15]
      break;
 800a29e:	e008      	b.n	800a2b2 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800a2a0:	68bb      	ldr	r3, [r7, #8]
 800a2a2:	799b      	ldrb	r3, [r3, #6]
 800a2a4:	4619      	mov	r1, r3
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f001 f993 	bl	800b5d2 <USBH_ClrFeature>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	73fb      	strb	r3, [r7, #15]
      break;
 800a2b0:	bf00      	nop
  }
  return status;
 800a2b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	3710      	adds	r7, #16
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	bd80      	pop	{r7, pc}

0800a2bc <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b084      	sub	sp, #16
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a2ca:	69db      	ldr	r3, [r3, #28]
 800a2cc:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800a2d2:	68bb      	ldr	r3, [r7, #8]
 800a2d4:	791b      	ldrb	r3, [r3, #4]
 800a2d6:	4619      	mov	r1, r3
 800a2d8:	6878      	ldr	r0, [r7, #4]
 800a2da:	f002 f861 	bl	800c3a0 <USBH_LL_GetLastXferSize>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	2b0d      	cmp	r3, #13
 800a2e2:	d002      	beq.n	800a2ea <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 800a2e4:	2302      	movs	r3, #2
 800a2e6:	73fb      	strb	r3, [r7, #15]
 800a2e8:	e024      	b.n	800a334 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800a2ea:	68bb      	ldr	r3, [r7, #8]
 800a2ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a2ee:	4a14      	ldr	r2, [pc, #80]	; (800a340 <USBH_MSC_DecodeCSW+0x84>)
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d11d      	bne.n	800a330 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800a2f8:	68bb      	ldr	r3, [r7, #8]
 800a2fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2fc:	429a      	cmp	r2, r3
 800a2fe:	d119      	bne.n	800a334 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 800a300:	68bb      	ldr	r3, [r7, #8]
 800a302:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800a306:	2b00      	cmp	r3, #0
 800a308:	d102      	bne.n	800a310 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 800a30a:	2300      	movs	r3, #0
 800a30c:	73fb      	strb	r3, [r7, #15]
 800a30e:	e011      	b.n	800a334 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 800a310:	68bb      	ldr	r3, [r7, #8]
 800a312:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800a316:	2b01      	cmp	r3, #1
 800a318:	d102      	bne.n	800a320 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 800a31a:	2301      	movs	r3, #1
 800a31c:	73fb      	strb	r3, [r7, #15]
 800a31e:	e009      	b.n	800a334 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800a326:	2b02      	cmp	r3, #2
 800a328:	d104      	bne.n	800a334 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 800a32a:	2302      	movs	r3, #2
 800a32c:	73fb      	strb	r3, [r7, #15]
 800a32e:	e001      	b.n	800a334 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 800a330:	2302      	movs	r3, #2
 800a332:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 800a334:	7bfb      	ldrb	r3, [r7, #15]
}
 800a336:	4618      	mov	r0, r3
 800a338:	3710      	adds	r7, #16
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bd80      	pop	{r7, pc}
 800a33e:	bf00      	nop
 800a340:	53425355 	.word	0x53425355

0800a344 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b084      	sub	sp, #16
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
 800a34c:	460b      	mov	r3, r1
 800a34e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800a350:	2302      	movs	r3, #2
 800a352:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a35a:	69db      	ldr	r3, [r3, #28]
 800a35c:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 800a35e:	68bb      	ldr	r3, [r7, #8]
 800a360:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800a364:	2b01      	cmp	r3, #1
 800a366:	d002      	beq.n	800a36e <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800a368:	2b02      	cmp	r3, #2
 800a36a:	d021      	beq.n	800a3b0 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800a36c:	e028      	b.n	800a3c0 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800a36e:	68bb      	ldr	r3, [r7, #8]
 800a370:	2200      	movs	r2, #0
 800a372:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800a374:	68bb      	ldr	r3, [r7, #8]
 800a376:	2200      	movs	r2, #0
 800a378:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800a37c:	68bb      	ldr	r3, [r7, #8]
 800a37e:	220a      	movs	r2, #10
 800a380:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800a384:	68bb      	ldr	r3, [r7, #8]
 800a386:	3363      	adds	r3, #99	; 0x63
 800a388:	2210      	movs	r2, #16
 800a38a:	2100      	movs	r1, #0
 800a38c:	4618      	mov	r0, r3
 800a38e:	f002 f9bf 	bl	800c710 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800a392:	68bb      	ldr	r3, [r7, #8]
 800a394:	2200      	movs	r2, #0
 800a396:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a39a:	68bb      	ldr	r3, [r7, #8]
 800a39c:	2201      	movs	r2, #1
 800a39e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	2202      	movs	r2, #2
 800a3a6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	73fb      	strb	r3, [r7, #15]
      break;
 800a3ae:	e007      	b.n	800a3c0 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 800a3b0:	78fb      	ldrb	r3, [r7, #3]
 800a3b2:	4619      	mov	r1, r3
 800a3b4:	6878      	ldr	r0, [r7, #4]
 800a3b6:	f7ff fd87 	bl	8009ec8 <USBH_MSC_BOT_Process>
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	73fb      	strb	r3, [r7, #15]
      break;
 800a3be:	bf00      	nop
  }

  return error;
 800a3c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	3710      	adds	r7, #16
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}

0800a3ca <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800a3ca:	b580      	push	{r7, lr}
 800a3cc:	b086      	sub	sp, #24
 800a3ce:	af00      	add	r7, sp, #0
 800a3d0:	60f8      	str	r0, [r7, #12]
 800a3d2:	460b      	mov	r3, r1
 800a3d4:	607a      	str	r2, [r7, #4]
 800a3d6:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800a3d8:	2301      	movs	r3, #1
 800a3da:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a3e2:	69db      	ldr	r3, [r3, #28]
 800a3e4:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800a3ec:	2b01      	cmp	r3, #1
 800a3ee:	d002      	beq.n	800a3f6 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800a3f0:	2b02      	cmp	r3, #2
 800a3f2:	d027      	beq.n	800a444 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 800a3f4:	e05f      	b.n	800a4b6 <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800a3f6:	693b      	ldr	r3, [r7, #16]
 800a3f8:	2208      	movs	r2, #8
 800a3fa:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800a3fc:	693b      	ldr	r3, [r7, #16]
 800a3fe:	2280      	movs	r2, #128	; 0x80
 800a400:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800a404:	693b      	ldr	r3, [r7, #16]
 800a406:	220a      	movs	r2, #10
 800a408:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800a40c:	693b      	ldr	r3, [r7, #16]
 800a40e:	3363      	adds	r3, #99	; 0x63
 800a410:	2210      	movs	r2, #16
 800a412:	2100      	movs	r1, #0
 800a414:	4618      	mov	r0, r3
 800a416:	f002 f97b 	bl	800c710 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800a41a:	693b      	ldr	r3, [r7, #16]
 800a41c:	2225      	movs	r2, #37	; 0x25
 800a41e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a422:	693b      	ldr	r3, [r7, #16]
 800a424:	2201      	movs	r2, #1
 800a426:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800a42a:	693b      	ldr	r3, [r7, #16]
 800a42c:	2202      	movs	r2, #2
 800a42e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	f103 0210 	add.w	r2, r3, #16
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800a43e:	2301      	movs	r3, #1
 800a440:	75fb      	strb	r3, [r7, #23]
      break;
 800a442:	e038      	b.n	800a4b6 <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 800a444:	7afb      	ldrb	r3, [r7, #11]
 800a446:	4619      	mov	r1, r3
 800a448:	68f8      	ldr	r0, [r7, #12]
 800a44a:	f7ff fd3d 	bl	8009ec8 <USBH_MSC_BOT_Process>
 800a44e:	4603      	mov	r3, r0
 800a450:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800a452:	7dfb      	ldrb	r3, [r7, #23]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d12d      	bne.n	800a4b4 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800a458:	693b      	ldr	r3, [r7, #16]
 800a45a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a45e:	3303      	adds	r3, #3
 800a460:	781b      	ldrb	r3, [r3, #0]
 800a462:	461a      	mov	r2, r3
 800a464:	693b      	ldr	r3, [r7, #16]
 800a466:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a46a:	3302      	adds	r3, #2
 800a46c:	781b      	ldrb	r3, [r3, #0]
 800a46e:	021b      	lsls	r3, r3, #8
 800a470:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800a472:	693b      	ldr	r3, [r7, #16]
 800a474:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a478:	3301      	adds	r3, #1
 800a47a:	781b      	ldrb	r3, [r3, #0]
 800a47c:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800a47e:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800a480:	693b      	ldr	r3, [r7, #16]
 800a482:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a486:	781b      	ldrb	r3, [r3, #0]
 800a488:	061b      	lsls	r3, r3, #24
 800a48a:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800a490:	693b      	ldr	r3, [r7, #16]
 800a492:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a496:	3307      	adds	r3, #7
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	b29a      	uxth	r2, r3
 800a49c:	693b      	ldr	r3, [r7, #16]
 800a49e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a4a2:	3306      	adds	r3, #6
 800a4a4:	781b      	ldrb	r3, [r3, #0]
 800a4a6:	b29b      	uxth	r3, r3
 800a4a8:	021b      	lsls	r3, r3, #8
 800a4aa:	b29b      	uxth	r3, r3
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	b29a      	uxth	r2, r3
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	809a      	strh	r2, [r3, #4]
      break;
 800a4b4:	bf00      	nop
  }

  return error;
 800a4b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	3718      	adds	r7, #24
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	bd80      	pop	{r7, pc}

0800a4c0 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b086      	sub	sp, #24
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	60f8      	str	r0, [r7, #12]
 800a4c8:	460b      	mov	r3, r1
 800a4ca:	607a      	str	r2, [r7, #4]
 800a4cc:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800a4ce:	2302      	movs	r3, #2
 800a4d0:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a4d8:	69db      	ldr	r3, [r3, #28]
 800a4da:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800a4dc:	693b      	ldr	r3, [r7, #16]
 800a4de:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800a4e2:	2b01      	cmp	r3, #1
 800a4e4:	d002      	beq.n	800a4ec <USBH_MSC_SCSI_Inquiry+0x2c>
 800a4e6:	2b02      	cmp	r3, #2
 800a4e8:	d03d      	beq.n	800a566 <USBH_MSC_SCSI_Inquiry+0xa6>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 800a4ea:	e089      	b.n	800a600 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	2224      	movs	r2, #36	; 0x24
 800a4f0:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800a4f2:	693b      	ldr	r3, [r7, #16]
 800a4f4:	2280      	movs	r2, #128	; 0x80
 800a4f6:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800a4fa:	693b      	ldr	r3, [r7, #16]
 800a4fc:	220a      	movs	r2, #10
 800a4fe:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800a502:	693b      	ldr	r3, [r7, #16]
 800a504:	3363      	adds	r3, #99	; 0x63
 800a506:	220a      	movs	r2, #10
 800a508:	2100      	movs	r1, #0
 800a50a:	4618      	mov	r0, r3
 800a50c:	f002 f900 	bl	800c710 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	2212      	movs	r2, #18
 800a514:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800a518:	7afb      	ldrb	r3, [r7, #11]
 800a51a:	015b      	lsls	r3, r3, #5
 800a51c:	b2da      	uxtb	r2, r3
 800a51e:	693b      	ldr	r3, [r7, #16]
 800a520:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800a524:	693b      	ldr	r3, [r7, #16]
 800a526:	2200      	movs	r2, #0
 800a528:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	2200      	movs	r2, #0
 800a530:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	2224      	movs	r2, #36	; 0x24
 800a538:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800a53c:	693b      	ldr	r3, [r7, #16]
 800a53e:	2200      	movs	r2, #0
 800a540:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a544:	693b      	ldr	r3, [r7, #16]
 800a546:	2201      	movs	r2, #1
 800a548:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800a54c:	693b      	ldr	r3, [r7, #16]
 800a54e:	2202      	movs	r2, #2
 800a550:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800a554:	693b      	ldr	r3, [r7, #16]
 800a556:	f103 0210 	add.w	r2, r3, #16
 800a55a:	693b      	ldr	r3, [r7, #16]
 800a55c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800a560:	2301      	movs	r3, #1
 800a562:	75fb      	strb	r3, [r7, #23]
      break;
 800a564:	e04c      	b.n	800a600 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 800a566:	7afb      	ldrb	r3, [r7, #11]
 800a568:	4619      	mov	r1, r3
 800a56a:	68f8      	ldr	r0, [r7, #12]
 800a56c:	f7ff fcac 	bl	8009ec8 <USBH_MSC_BOT_Process>
 800a570:	4603      	mov	r3, r0
 800a572:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800a574:	7dfb      	ldrb	r3, [r7, #23]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d141      	bne.n	800a5fe <USBH_MSC_SCSI_Inquiry+0x13e>
        USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800a57a:	2222      	movs	r2, #34	; 0x22
 800a57c:	2100      	movs	r1, #0
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f002 f8c6 	bl	800c710 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a58a:	781b      	ldrb	r3, [r3, #0]
 800a58c:	f003 031f 	and.w	r3, r3, #31
 800a590:	b2da      	uxtb	r2, r3
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800a596:	693b      	ldr	r3, [r7, #16]
 800a598:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a59c:	781b      	ldrb	r3, [r3, #0]
 800a59e:	095b      	lsrs	r3, r3, #5
 800a5a0:	b2da      	uxtb	r2, r3
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800a5a6:	693b      	ldr	r3, [r7, #16]
 800a5a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a5ac:	3301      	adds	r3, #1
 800a5ae:	781b      	ldrb	r3, [r3, #0]
 800a5b0:	b25b      	sxtb	r3, r3
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	da03      	bge.n	800a5be <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	2201      	movs	r2, #1
 800a5ba:	709a      	strb	r2, [r3, #2]
 800a5bc:	e002      	b.n	800a5c4 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	709a      	strb	r2, [r3, #2]
        USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	1cd8      	adds	r0, r3, #3
 800a5c8:	693b      	ldr	r3, [r7, #16]
 800a5ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a5ce:	3308      	adds	r3, #8
 800a5d0:	2208      	movs	r2, #8
 800a5d2:	4619      	mov	r1, r3
 800a5d4:	f002 f88e 	bl	800c6f4 <memcpy>
        USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f103 000c 	add.w	r0, r3, #12
 800a5de:	693b      	ldr	r3, [r7, #16]
 800a5e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a5e4:	3310      	adds	r3, #16
 800a5e6:	2210      	movs	r2, #16
 800a5e8:	4619      	mov	r1, r3
 800a5ea:	f002 f883 	bl	800c6f4 <memcpy>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	331d      	adds	r3, #29
 800a5f2:	693a      	ldr	r2, [r7, #16]
 800a5f4:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800a5f8:	3220      	adds	r2, #32
 800a5fa:	6812      	ldr	r2, [r2, #0]
 800a5fc:	601a      	str	r2, [r3, #0]
      break;
 800a5fe:	bf00      	nop
  }

  return error;
 800a600:	7dfb      	ldrb	r3, [r7, #23]
}
 800a602:	4618      	mov	r0, r3
 800a604:	3718      	adds	r7, #24
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}

0800a60a <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800a60a:	b580      	push	{r7, lr}
 800a60c:	b086      	sub	sp, #24
 800a60e:	af00      	add	r7, sp, #0
 800a610:	60f8      	str	r0, [r7, #12]
 800a612:	460b      	mov	r3, r1
 800a614:	607a      	str	r2, [r7, #4]
 800a616:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800a618:	2302      	movs	r3, #2
 800a61a:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a622:	69db      	ldr	r3, [r3, #28]
 800a624:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800a626:	693b      	ldr	r3, [r7, #16]
 800a628:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800a62c:	2b01      	cmp	r3, #1
 800a62e:	d002      	beq.n	800a636 <USBH_MSC_SCSI_RequestSense+0x2c>
 800a630:	2b02      	cmp	r3, #2
 800a632:	d03d      	beq.n	800a6b0 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 800a634:	e05d      	b.n	800a6f2 <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800a636:	693b      	ldr	r3, [r7, #16]
 800a638:	220e      	movs	r2, #14
 800a63a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800a63c:	693b      	ldr	r3, [r7, #16]
 800a63e:	2280      	movs	r2, #128	; 0x80
 800a640:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800a644:	693b      	ldr	r3, [r7, #16]
 800a646:	220a      	movs	r2, #10
 800a648:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800a64c:	693b      	ldr	r3, [r7, #16]
 800a64e:	3363      	adds	r3, #99	; 0x63
 800a650:	2210      	movs	r2, #16
 800a652:	2100      	movs	r1, #0
 800a654:	4618      	mov	r0, r3
 800a656:	f002 f85b 	bl	800c710 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800a65a:	693b      	ldr	r3, [r7, #16]
 800a65c:	2203      	movs	r2, #3
 800a65e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800a662:	7afb      	ldrb	r3, [r7, #11]
 800a664:	015b      	lsls	r3, r3, #5
 800a666:	b2da      	uxtb	r2, r3
 800a668:	693b      	ldr	r3, [r7, #16]
 800a66a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800a66e:	693b      	ldr	r3, [r7, #16]
 800a670:	2200      	movs	r2, #0
 800a672:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	2200      	movs	r2, #0
 800a67a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	220e      	movs	r2, #14
 800a682:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800a686:	693b      	ldr	r3, [r7, #16]
 800a688:	2200      	movs	r2, #0
 800a68a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a68e:	693b      	ldr	r3, [r7, #16]
 800a690:	2201      	movs	r2, #1
 800a692:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800a696:	693b      	ldr	r3, [r7, #16]
 800a698:	2202      	movs	r2, #2
 800a69a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800a69e:	693b      	ldr	r3, [r7, #16]
 800a6a0:	f103 0210 	add.w	r2, r3, #16
 800a6a4:	693b      	ldr	r3, [r7, #16]
 800a6a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800a6aa:	2301      	movs	r3, #1
 800a6ac:	75fb      	strb	r3, [r7, #23]
      break;
 800a6ae:	e020      	b.n	800a6f2 <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 800a6b0:	7afb      	ldrb	r3, [r7, #11]
 800a6b2:	4619      	mov	r1, r3
 800a6b4:	68f8      	ldr	r0, [r7, #12]
 800a6b6:	f7ff fc07 	bl	8009ec8 <USBH_MSC_BOT_Process>
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800a6be:	7dfb      	ldrb	r3, [r7, #23]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d115      	bne.n	800a6f0 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800a6c4:	693b      	ldr	r3, [r7, #16]
 800a6c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a6ca:	3302      	adds	r3, #2
 800a6cc:	781b      	ldrb	r3, [r3, #0]
 800a6ce:	f003 030f 	and.w	r3, r3, #15
 800a6d2:	b2da      	uxtb	r2, r3
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800a6d8:	693b      	ldr	r3, [r7, #16]
 800a6da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a6de:	7b1a      	ldrb	r2, [r3, #12]
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800a6e4:	693b      	ldr	r3, [r7, #16]
 800a6e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a6ea:	7b5a      	ldrb	r2, [r3, #13]
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	709a      	strb	r2, [r3, #2]
      break;
 800a6f0:	bf00      	nop
  }

  return error;
 800a6f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	3718      	adds	r7, #24
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	bd80      	pop	{r7, pc}

0800a6fc <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b086      	sub	sp, #24
 800a700:	af00      	add	r7, sp, #0
 800a702:	60f8      	str	r0, [r7, #12]
 800a704:	607a      	str	r2, [r7, #4]
 800a706:	603b      	str	r3, [r7, #0]
 800a708:	460b      	mov	r3, r1
 800a70a:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800a70c:	2302      	movs	r3, #2
 800a70e:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a716:	69db      	ldr	r3, [r3, #28]
 800a718:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800a71a:	693b      	ldr	r3, [r7, #16]
 800a71c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800a720:	2b01      	cmp	r3, #1
 800a722:	d002      	beq.n	800a72a <USBH_MSC_SCSI_Write+0x2e>
 800a724:	2b02      	cmp	r3, #2
 800a726:	d047      	beq.n	800a7b8 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800a728:	e04e      	b.n	800a7c8 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800a72a:	693b      	ldr	r3, [r7, #16]
 800a72c:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800a730:	461a      	mov	r2, r3
 800a732:	6a3b      	ldr	r3, [r7, #32]
 800a734:	fb03 f202 	mul.w	r2, r3, r2
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800a73c:	693b      	ldr	r3, [r7, #16]
 800a73e:	2200      	movs	r2, #0
 800a740:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800a744:	693b      	ldr	r3, [r7, #16]
 800a746:	220a      	movs	r2, #10
 800a748:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800a74c:	693b      	ldr	r3, [r7, #16]
 800a74e:	3363      	adds	r3, #99	; 0x63
 800a750:	2210      	movs	r2, #16
 800a752:	2100      	movs	r1, #0
 800a754:	4618      	mov	r0, r3
 800a756:	f001 ffdb 	bl	800c710 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800a75a:	693b      	ldr	r3, [r7, #16]
 800a75c:	222a      	movs	r2, #42	; 0x2a
 800a75e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800a762:	79fa      	ldrb	r2, [r7, #7]
 800a764:	693b      	ldr	r3, [r7, #16]
 800a766:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800a76a:	79ba      	ldrb	r2, [r7, #6]
 800a76c:	693b      	ldr	r3, [r7, #16]
 800a76e:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800a772:	797a      	ldrb	r2, [r7, #5]
 800a774:	693b      	ldr	r3, [r7, #16]
 800a776:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800a77a:	1d3b      	adds	r3, r7, #4
 800a77c:	781a      	ldrb	r2, [r3, #0]
 800a77e:	693b      	ldr	r3, [r7, #16]
 800a780:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800a784:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800a788:	693b      	ldr	r3, [r7, #16]
 800a78a:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800a78e:	f107 0320 	add.w	r3, r7, #32
 800a792:	781a      	ldrb	r2, [r3, #0]
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a79a:	693b      	ldr	r3, [r7, #16]
 800a79c:	2201      	movs	r2, #1
 800a79e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	2202      	movs	r2, #2
 800a7a6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800a7aa:	693b      	ldr	r3, [r7, #16]
 800a7ac:	683a      	ldr	r2, [r7, #0]
 800a7ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	75fb      	strb	r3, [r7, #23]
      break;
 800a7b6:	e007      	b.n	800a7c8 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800a7b8:	7afb      	ldrb	r3, [r7, #11]
 800a7ba:	4619      	mov	r1, r3
 800a7bc:	68f8      	ldr	r0, [r7, #12]
 800a7be:	f7ff fb83 	bl	8009ec8 <USBH_MSC_BOT_Process>
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	75fb      	strb	r3, [r7, #23]
      break;
 800a7c6:	bf00      	nop
  }

  return error;
 800a7c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	3718      	adds	r7, #24
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	bd80      	pop	{r7, pc}

0800a7d2 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800a7d2:	b580      	push	{r7, lr}
 800a7d4:	b086      	sub	sp, #24
 800a7d6:	af00      	add	r7, sp, #0
 800a7d8:	60f8      	str	r0, [r7, #12]
 800a7da:	607a      	str	r2, [r7, #4]
 800a7dc:	603b      	str	r3, [r7, #0]
 800a7de:	460b      	mov	r3, r1
 800a7e0:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800a7e2:	2302      	movs	r3, #2
 800a7e4:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a7ec:	69db      	ldr	r3, [r3, #28]
 800a7ee:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800a7f6:	2b01      	cmp	r3, #1
 800a7f8:	d002      	beq.n	800a800 <USBH_MSC_SCSI_Read+0x2e>
 800a7fa:	2b02      	cmp	r3, #2
 800a7fc:	d047      	beq.n	800a88e <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800a7fe:	e04e      	b.n	800a89e <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800a800:	693b      	ldr	r3, [r7, #16]
 800a802:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800a806:	461a      	mov	r2, r3
 800a808:	6a3b      	ldr	r3, [r7, #32]
 800a80a:	fb03 f202 	mul.w	r2, r3, r2
 800a80e:	693b      	ldr	r3, [r7, #16]
 800a810:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800a812:	693b      	ldr	r3, [r7, #16]
 800a814:	2280      	movs	r2, #128	; 0x80
 800a816:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800a81a:	693b      	ldr	r3, [r7, #16]
 800a81c:	220a      	movs	r2, #10
 800a81e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800a822:	693b      	ldr	r3, [r7, #16]
 800a824:	3363      	adds	r3, #99	; 0x63
 800a826:	2210      	movs	r2, #16
 800a828:	2100      	movs	r1, #0
 800a82a:	4618      	mov	r0, r3
 800a82c:	f001 ff70 	bl	800c710 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800a830:	693b      	ldr	r3, [r7, #16]
 800a832:	2228      	movs	r2, #40	; 0x28
 800a834:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800a838:	79fa      	ldrb	r2, [r7, #7]
 800a83a:	693b      	ldr	r3, [r7, #16]
 800a83c:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800a840:	79ba      	ldrb	r2, [r7, #6]
 800a842:	693b      	ldr	r3, [r7, #16]
 800a844:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800a848:	797a      	ldrb	r2, [r7, #5]
 800a84a:	693b      	ldr	r3, [r7, #16]
 800a84c:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800a850:	1d3b      	adds	r3, r7, #4
 800a852:	781a      	ldrb	r2, [r3, #0]
 800a854:	693b      	ldr	r3, [r7, #16]
 800a856:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800a85a:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800a85e:	693b      	ldr	r3, [r7, #16]
 800a860:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800a864:	f107 0320 	add.w	r3, r7, #32
 800a868:	781a      	ldrb	r2, [r3, #0]
 800a86a:	693b      	ldr	r3, [r7, #16]
 800a86c:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800a870:	693b      	ldr	r3, [r7, #16]
 800a872:	2201      	movs	r2, #1
 800a874:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800a878:	693b      	ldr	r3, [r7, #16]
 800a87a:	2202      	movs	r2, #2
 800a87c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800a880:	693b      	ldr	r3, [r7, #16]
 800a882:	683a      	ldr	r2, [r7, #0]
 800a884:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800a888:	2301      	movs	r3, #1
 800a88a:	75fb      	strb	r3, [r7, #23]
      break;
 800a88c:	e007      	b.n	800a89e <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800a88e:	7afb      	ldrb	r3, [r7, #11]
 800a890:	4619      	mov	r1, r3
 800a892:	68f8      	ldr	r0, [r7, #12]
 800a894:	f7ff fb18 	bl	8009ec8 <USBH_MSC_BOT_Process>
 800a898:	4603      	mov	r3, r0
 800a89a:	75fb      	strb	r3, [r7, #23]
      break;
 800a89c:	bf00      	nop
  }

  return error;
 800a89e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	3718      	adds	r7, #24
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	bd80      	pop	{r7, pc}

0800a8a8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b084      	sub	sp, #16
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	60f8      	str	r0, [r7, #12]
 800a8b0:	60b9      	str	r1, [r7, #8]
 800a8b2:	4613      	mov	r3, r2
 800a8b4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d101      	bne.n	800a8c0 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800a8bc:	2302      	movs	r3, #2
 800a8be:	e029      	b.n	800a914 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	79fa      	ldrb	r2, [r7, #7]
 800a8c4:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800a8d8:	68f8      	ldr	r0, [r7, #12]
 800a8da:	f000 f81f 	bl	800a91c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	2b00      	cmp	r3, #0
 800a902:	d003      	beq.n	800a90c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	68ba      	ldr	r2, [r7, #8]
 800a908:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800a90c:	68f8      	ldr	r0, [r7, #12]
 800a90e:	f001 fc93 	bl	800c238 <USBH_LL_Init>

  return USBH_OK;
 800a912:	2300      	movs	r3, #0
}
 800a914:	4618      	mov	r0, r3
 800a916:	3710      	adds	r7, #16
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}

0800a91c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800a91c:	b480      	push	{r7}
 800a91e:	b085      	sub	sp, #20
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800a924:	2300      	movs	r3, #0
 800a926:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800a928:	2300      	movs	r3, #0
 800a92a:	60fb      	str	r3, [r7, #12]
 800a92c:	e009      	b.n	800a942 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800a92e:	687a      	ldr	r2, [r7, #4]
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	33e0      	adds	r3, #224	; 0xe0
 800a934:	009b      	lsls	r3, r3, #2
 800a936:	4413      	add	r3, r2
 800a938:	2200      	movs	r2, #0
 800a93a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	3301      	adds	r3, #1
 800a940:	60fb      	str	r3, [r7, #12]
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	2b0e      	cmp	r3, #14
 800a946:	d9f2      	bls.n	800a92e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800a948:	2300      	movs	r3, #0
 800a94a:	60fb      	str	r3, [r7, #12]
 800a94c:	e009      	b.n	800a962 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800a94e:	687a      	ldr	r2, [r7, #4]
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	4413      	add	r3, r2
 800a954:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a958:	2200      	movs	r2, #0
 800a95a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	3301      	adds	r3, #1
 800a960:	60fb      	str	r3, [r7, #12]
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a968:	d3f1      	bcc.n	800a94e <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	2200      	movs	r2, #0
 800a96e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2200      	movs	r2, #0
 800a974:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	2201      	movs	r2, #1
 800a97a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2200      	movs	r2, #0
 800a980:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2201      	movs	r2, #1
 800a988:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2240      	movs	r2, #64	; 0x40
 800a98e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2200      	movs	r2, #0
 800a994:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	2200      	movs	r2, #0
 800a99a:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	2201      	movs	r2, #1
 800a9a2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800a9b6:	2300      	movs	r3, #0
}
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	3714      	adds	r7, #20
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c2:	4770      	bx	lr

0800a9c4 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800a9c4:	b480      	push	{r7}
 800a9c6:	b085      	sub	sp, #20
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
 800a9cc:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d016      	beq.n	800aa06 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d10e      	bne.n	800aa00 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800a9e8:	1c59      	adds	r1, r3, #1
 800a9ea:	687a      	ldr	r2, [r7, #4]
 800a9ec:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800a9f0:	687a      	ldr	r2, [r7, #4]
 800a9f2:	33de      	adds	r3, #222	; 0xde
 800a9f4:	6839      	ldr	r1, [r7, #0]
 800a9f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	73fb      	strb	r3, [r7, #15]
 800a9fe:	e004      	b.n	800aa0a <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800aa00:	2302      	movs	r3, #2
 800aa02:	73fb      	strb	r3, [r7, #15]
 800aa04:	e001      	b.n	800aa0a <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800aa06:	2302      	movs	r3, #2
 800aa08:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800aa0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	3714      	adds	r7, #20
 800aa10:	46bd      	mov	sp, r7
 800aa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa16:	4770      	bx	lr

0800aa18 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800aa18:	b480      	push	{r7}
 800aa1a:	b085      	sub	sp, #20
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
 800aa20:	460b      	mov	r3, r1
 800aa22:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800aa24:	2300      	movs	r3, #0
 800aa26:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800aa2e:	78fa      	ldrb	r2, [r7, #3]
 800aa30:	429a      	cmp	r2, r3
 800aa32:	d204      	bcs.n	800aa3e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	78fa      	ldrb	r2, [r7, #3]
 800aa38:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800aa3c:	e001      	b.n	800aa42 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800aa3e:	2302      	movs	r3, #2
 800aa40:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800aa42:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa44:	4618      	mov	r0, r3
 800aa46:	3714      	adds	r7, #20
 800aa48:	46bd      	mov	sp, r7
 800aa4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4e:	4770      	bx	lr

0800aa50 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800aa50:	b480      	push	{r7}
 800aa52:	b087      	sub	sp, #28
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
 800aa58:	4608      	mov	r0, r1
 800aa5a:	4611      	mov	r1, r2
 800aa5c:	461a      	mov	r2, r3
 800aa5e:	4603      	mov	r3, r0
 800aa60:	70fb      	strb	r3, [r7, #3]
 800aa62:	460b      	mov	r3, r1
 800aa64:	70bb      	strb	r3, [r7, #2]
 800aa66:	4613      	mov	r3, r2
 800aa68:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800aa6e:	2300      	movs	r3, #0
 800aa70:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800aa78:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800aa7a:	e025      	b.n	800aac8 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800aa7c:	7dfb      	ldrb	r3, [r7, #23]
 800aa7e:	221a      	movs	r2, #26
 800aa80:	fb02 f303 	mul.w	r3, r2, r3
 800aa84:	3308      	adds	r3, #8
 800aa86:	68fa      	ldr	r2, [r7, #12]
 800aa88:	4413      	add	r3, r2
 800aa8a:	3302      	adds	r3, #2
 800aa8c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800aa8e:	693b      	ldr	r3, [r7, #16]
 800aa90:	795b      	ldrb	r3, [r3, #5]
 800aa92:	78fa      	ldrb	r2, [r7, #3]
 800aa94:	429a      	cmp	r2, r3
 800aa96:	d002      	beq.n	800aa9e <USBH_FindInterface+0x4e>
 800aa98:	78fb      	ldrb	r3, [r7, #3]
 800aa9a:	2bff      	cmp	r3, #255	; 0xff
 800aa9c:	d111      	bne.n	800aac2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800aa9e:	693b      	ldr	r3, [r7, #16]
 800aaa0:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800aaa2:	78ba      	ldrb	r2, [r7, #2]
 800aaa4:	429a      	cmp	r2, r3
 800aaa6:	d002      	beq.n	800aaae <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800aaa8:	78bb      	ldrb	r3, [r7, #2]
 800aaaa:	2bff      	cmp	r3, #255	; 0xff
 800aaac:	d109      	bne.n	800aac2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800aaae:	693b      	ldr	r3, [r7, #16]
 800aab0:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800aab2:	787a      	ldrb	r2, [r7, #1]
 800aab4:	429a      	cmp	r2, r3
 800aab6:	d002      	beq.n	800aabe <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800aab8:	787b      	ldrb	r3, [r7, #1]
 800aaba:	2bff      	cmp	r3, #255	; 0xff
 800aabc:	d101      	bne.n	800aac2 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800aabe:	7dfb      	ldrb	r3, [r7, #23]
 800aac0:	e006      	b.n	800aad0 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800aac2:	7dfb      	ldrb	r3, [r7, #23]
 800aac4:	3301      	adds	r3, #1
 800aac6:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800aac8:	7dfb      	ldrb	r3, [r7, #23]
 800aaca:	2b01      	cmp	r3, #1
 800aacc:	d9d6      	bls.n	800aa7c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800aace:	23ff      	movs	r3, #255	; 0xff
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	371c      	adds	r7, #28
 800aad4:	46bd      	mov	sp, r7
 800aad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aada:	4770      	bx	lr

0800aadc <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b082      	sub	sp, #8
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f001 fbe3 	bl	800c2b0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800aaea:	2101      	movs	r1, #1
 800aaec:	6878      	ldr	r0, [r7, #4]
 800aaee:	f001 fcfc 	bl	800c4ea <USBH_LL_DriverVBUS>

  return USBH_OK;
 800aaf2:	2300      	movs	r3, #0
}
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	3708      	adds	r7, #8
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bd80      	pop	{r7, pc}

0800aafc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b088      	sub	sp, #32
 800ab00:	af04      	add	r7, sp, #16
 800ab02:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800ab04:	2302      	movs	r3, #2
 800ab06:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800ab08:	2300      	movs	r3, #0
 800ab0a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800ab12:	b2db      	uxtb	r3, r3
 800ab14:	2b01      	cmp	r3, #1
 800ab16:	d102      	bne.n	800ab1e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2203      	movs	r2, #3
 800ab1c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	781b      	ldrb	r3, [r3, #0]
 800ab22:	b2db      	uxtb	r3, r3
 800ab24:	2b0b      	cmp	r3, #11
 800ab26:	f200 81b3 	bhi.w	800ae90 <USBH_Process+0x394>
 800ab2a:	a201      	add	r2, pc, #4	; (adr r2, 800ab30 <USBH_Process+0x34>)
 800ab2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab30:	0800ab61 	.word	0x0800ab61
 800ab34:	0800ab93 	.word	0x0800ab93
 800ab38:	0800abfb 	.word	0x0800abfb
 800ab3c:	0800ae2b 	.word	0x0800ae2b
 800ab40:	0800ae91 	.word	0x0800ae91
 800ab44:	0800ac9f 	.word	0x0800ac9f
 800ab48:	0800add1 	.word	0x0800add1
 800ab4c:	0800acd5 	.word	0x0800acd5
 800ab50:	0800acf5 	.word	0x0800acf5
 800ab54:	0800ad15 	.word	0x0800ad15
 800ab58:	0800ad43 	.word	0x0800ad43
 800ab5c:	0800ae13 	.word	0x0800ae13
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800ab66:	b2db      	uxtb	r3, r3
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	f000 8193 	beq.w	800ae94 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	2201      	movs	r2, #1
 800ab72:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800ab74:	20c8      	movs	r0, #200	; 0xc8
 800ab76:	f001 fd2f 	bl	800c5d8 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f001 fbf5 	bl	800c36a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2200      	movs	r2, #0
 800ab84:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800ab90:	e180      	b.n	800ae94 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800ab98:	2b01      	cmp	r3, #1
 800ab9a:	d107      	bne.n	800abac <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2202      	movs	r2, #2
 800aba8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800abaa:	e182      	b.n	800aeb2 <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800abb2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800abb6:	d914      	bls.n	800abe2 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800abbe:	3301      	adds	r3, #1
 800abc0:	b2da      	uxtb	r2, r3
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800abce:	2b03      	cmp	r3, #3
 800abd0:	d903      	bls.n	800abda <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	220d      	movs	r2, #13
 800abd6:	701a      	strb	r2, [r3, #0]
      break;
 800abd8:	e16b      	b.n	800aeb2 <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2200      	movs	r2, #0
 800abde:	701a      	strb	r2, [r3, #0]
      break;
 800abe0:	e167      	b.n	800aeb2 <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800abe8:	f103 020a 	add.w	r2, r3, #10
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800abf2:	200a      	movs	r0, #10
 800abf4:	f001 fcf0 	bl	800c5d8 <USBH_Delay>
      break;
 800abf8:	e15b      	b.n	800aeb2 <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d005      	beq.n	800ac10 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ac0a:	2104      	movs	r1, #4
 800ac0c:	6878      	ldr	r0, [r7, #4]
 800ac0e:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800ac10:	2064      	movs	r0, #100	; 0x64
 800ac12:	f001 fce1 	bl	800c5d8 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	f001 fb80 	bl	800c31c <USBH_LL_GetSpeed>
 800ac1c:	4603      	mov	r3, r0
 800ac1e:	461a      	mov	r2, r3
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2205      	movs	r2, #5
 800ac2a:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800ac2c:	2100      	movs	r1, #0
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f001 f92f 	bl	800be92 <USBH_AllocPipe>
 800ac34:	4603      	mov	r3, r0
 800ac36:	461a      	mov	r2, r3
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800ac3c:	2180      	movs	r1, #128	; 0x80
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	f001 f927 	bl	800be92 <USBH_AllocPipe>
 800ac44:	4603      	mov	r3, r0
 800ac46:	461a      	mov	r2, r3
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	7919      	ldrb	r1, [r3, #4]
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800ac5c:	687a      	ldr	r2, [r7, #4]
 800ac5e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800ac60:	b292      	uxth	r2, r2
 800ac62:	9202      	str	r2, [sp, #8]
 800ac64:	2200      	movs	r2, #0
 800ac66:	9201      	str	r2, [sp, #4]
 800ac68:	9300      	str	r3, [sp, #0]
 800ac6a:	4603      	mov	r3, r0
 800ac6c:	2280      	movs	r2, #128	; 0x80
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f001 f8e0 	bl	800be34 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	7959      	ldrb	r1, [r3, #5]
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800ac84:	687a      	ldr	r2, [r7, #4]
 800ac86:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800ac88:	b292      	uxth	r2, r2
 800ac8a:	9202      	str	r2, [sp, #8]
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	9201      	str	r2, [sp, #4]
 800ac90:	9300      	str	r3, [sp, #0]
 800ac92:	4603      	mov	r3, r0
 800ac94:	2200      	movs	r2, #0
 800ac96:	6878      	ldr	r0, [r7, #4]
 800ac98:	f001 f8cc 	bl	800be34 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800ac9c:	e109      	b.n	800aeb2 <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800ac9e:	6878      	ldr	r0, [r7, #4]
 800aca0:	f000 f90c 	bl	800aebc <USBH_HandleEnum>
 800aca4:	4603      	mov	r3, r0
 800aca6:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800aca8:	7bbb      	ldrb	r3, [r7, #14]
 800acaa:	b2db      	uxtb	r3, r3
 800acac:	2b00      	cmp	r3, #0
 800acae:	f040 80f3 	bne.w	800ae98 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	2200      	movs	r2, #0
 800acb6:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800acc0:	2b01      	cmp	r3, #1
 800acc2:	d103      	bne.n	800accc <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2208      	movs	r2, #8
 800acc8:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800acca:	e0e5      	b.n	800ae98 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	2207      	movs	r2, #7
 800acd0:	701a      	strb	r2, [r3, #0]
      break;
 800acd2:	e0e1      	b.n	800ae98 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800acda:	2b00      	cmp	r3, #0
 800acdc:	f000 80de 	beq.w	800ae9c <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ace6:	2101      	movs	r1, #1
 800ace8:	6878      	ldr	r0, [r7, #4]
 800acea:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2208      	movs	r2, #8
 800acf0:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800acf2:	e0d3      	b.n	800ae9c <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800acfa:	b29b      	uxth	r3, r3
 800acfc:	4619      	mov	r1, r3
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f000 fc20 	bl	800b544 <USBH_SetCfg>
 800ad04:	4603      	mov	r3, r0
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	f040 80ca 	bne.w	800aea0 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	2209      	movs	r2, #9
 800ad10:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800ad12:	e0c5      	b.n	800aea0 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800ad1a:	f003 0320 	and.w	r3, r3, #32
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d00b      	beq.n	800ad3a <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800ad22:	2101      	movs	r1, #1
 800ad24:	6878      	ldr	r0, [r7, #4]
 800ad26:	f000 fc30 	bl	800b58a <USBH_SetFeature>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	f040 80b9 	bne.w	800aea4 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	220a      	movs	r2, #10
 800ad36:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800ad38:	e0b4      	b.n	800aea4 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	220a      	movs	r2, #10
 800ad3e:	701a      	strb	r2, [r3, #0]
      break;
 800ad40:	e0b0      	b.n	800aea4 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	f000 80ad 	beq.w	800aea8 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2200      	movs	r2, #0
 800ad52:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800ad56:	2300      	movs	r3, #0
 800ad58:	73fb      	strb	r3, [r7, #15]
 800ad5a:	e016      	b.n	800ad8a <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800ad5c:	7bfa      	ldrb	r2, [r7, #15]
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	32de      	adds	r2, #222	; 0xde
 800ad62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad66:	791a      	ldrb	r2, [r3, #4]
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800ad6e:	429a      	cmp	r2, r3
 800ad70:	d108      	bne.n	800ad84 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 800ad72:	7bfa      	ldrb	r2, [r7, #15]
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	32de      	adds	r2, #222	; 0xde
 800ad78:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800ad82:	e005      	b.n	800ad90 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800ad84:	7bfb      	ldrb	r3, [r7, #15]
 800ad86:	3301      	adds	r3, #1
 800ad88:	73fb      	strb	r3, [r7, #15]
 800ad8a:	7bfb      	ldrb	r3, [r7, #15]
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d0e5      	beq.n	800ad5c <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d016      	beq.n	800adc8 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ada0:	689b      	ldr	r3, [r3, #8]
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	4798      	blx	r3
 800ada6:	4603      	mov	r3, r0
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d109      	bne.n	800adc0 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2206      	movs	r2, #6
 800adb0:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800adb8:	2103      	movs	r1, #3
 800adba:	6878      	ldr	r0, [r7, #4]
 800adbc:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800adbe:	e073      	b.n	800aea8 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	220d      	movs	r2, #13
 800adc4:	701a      	strb	r2, [r3, #0]
      break;
 800adc6:	e06f      	b.n	800aea8 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	220d      	movs	r2, #13
 800adcc:	701a      	strb	r2, [r3, #0]
      break;
 800adce:	e06b      	b.n	800aea8 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800add6:	2b00      	cmp	r3, #0
 800add8:	d017      	beq.n	800ae0a <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ade0:	691b      	ldr	r3, [r3, #16]
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	4798      	blx	r3
 800ade6:	4603      	mov	r3, r0
 800ade8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800adea:	7bbb      	ldrb	r3, [r7, #14]
 800adec:	b2db      	uxtb	r3, r3
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d103      	bne.n	800adfa <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	220b      	movs	r2, #11
 800adf6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800adf8:	e058      	b.n	800aeac <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 800adfa:	7bbb      	ldrb	r3, [r7, #14]
 800adfc:	b2db      	uxtb	r3, r3
 800adfe:	2b02      	cmp	r3, #2
 800ae00:	d154      	bne.n	800aeac <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	220d      	movs	r2, #13
 800ae06:	701a      	strb	r2, [r3, #0]
      break;
 800ae08:	e050      	b.n	800aeac <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	220d      	movs	r2, #13
 800ae0e:	701a      	strb	r2, [r3, #0]
      break;
 800ae10:	e04c      	b.n	800aeac <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d049      	beq.n	800aeb0 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ae22:	695b      	ldr	r3, [r3, #20]
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	4798      	blx	r3
      }
      break;
 800ae28:	e042      	b.n	800aeb0 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f7ff fd72 	bl	800a91c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d009      	beq.n	800ae56 <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ae48:	68db      	ldr	r3, [r3, #12]
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	2200      	movs	r2, #0
 800ae52:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d005      	beq.n	800ae6c <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ae66:	2105      	movs	r1, #5
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800ae72:	b2db      	uxtb	r3, r3
 800ae74:	2b01      	cmp	r3, #1
 800ae76:	d107      	bne.n	800ae88 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800ae80:	6878      	ldr	r0, [r7, #4]
 800ae82:	f7ff fe2b 	bl	800aadc <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800ae86:	e014      	b.n	800aeb2 <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 800ae88:	6878      	ldr	r0, [r7, #4]
 800ae8a:	f001 fa11 	bl	800c2b0 <USBH_LL_Start>
      break;
 800ae8e:	e010      	b.n	800aeb2 <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 800ae90:	bf00      	nop
 800ae92:	e00e      	b.n	800aeb2 <USBH_Process+0x3b6>
      break;
 800ae94:	bf00      	nop
 800ae96:	e00c      	b.n	800aeb2 <USBH_Process+0x3b6>
      break;
 800ae98:	bf00      	nop
 800ae9a:	e00a      	b.n	800aeb2 <USBH_Process+0x3b6>
    break;
 800ae9c:	bf00      	nop
 800ae9e:	e008      	b.n	800aeb2 <USBH_Process+0x3b6>
      break;
 800aea0:	bf00      	nop
 800aea2:	e006      	b.n	800aeb2 <USBH_Process+0x3b6>
      break;
 800aea4:	bf00      	nop
 800aea6:	e004      	b.n	800aeb2 <USBH_Process+0x3b6>
      break;
 800aea8:	bf00      	nop
 800aeaa:	e002      	b.n	800aeb2 <USBH_Process+0x3b6>
      break;
 800aeac:	bf00      	nop
 800aeae:	e000      	b.n	800aeb2 <USBH_Process+0x3b6>
      break;
 800aeb0:	bf00      	nop
  }
  return USBH_OK;
 800aeb2:	2300      	movs	r3, #0
}
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	3710      	adds	r7, #16
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bd80      	pop	{r7, pc}

0800aebc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b088      	sub	sp, #32
 800aec0:	af04      	add	r7, sp, #16
 800aec2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800aec4:	2301      	movs	r3, #1
 800aec6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800aec8:	2301      	movs	r3, #1
 800aeca:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	785b      	ldrb	r3, [r3, #1]
 800aed0:	2b07      	cmp	r3, #7
 800aed2:	f200 81c1 	bhi.w	800b258 <USBH_HandleEnum+0x39c>
 800aed6:	a201      	add	r2, pc, #4	; (adr r2, 800aedc <USBH_HandleEnum+0x20>)
 800aed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aedc:	0800aefd 	.word	0x0800aefd
 800aee0:	0800afbb 	.word	0x0800afbb
 800aee4:	0800b025 	.word	0x0800b025
 800aee8:	0800b0b3 	.word	0x0800b0b3
 800aeec:	0800b11d 	.word	0x0800b11d
 800aef0:	0800b18d 	.word	0x0800b18d
 800aef4:	0800b1d3 	.word	0x0800b1d3
 800aef8:	0800b219 	.word	0x0800b219
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800aefc:	2108      	movs	r1, #8
 800aefe:	6878      	ldr	r0, [r7, #4]
 800af00:	f000 fa50 	bl	800b3a4 <USBH_Get_DevDesc>
 800af04:	4603      	mov	r3, r0
 800af06:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800af08:	7bbb      	ldrb	r3, [r7, #14]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d130      	bne.n	800af70 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	2201      	movs	r2, #1
 800af1c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	7919      	ldrb	r1, [r3, #4]
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800af2e:	687a      	ldr	r2, [r7, #4]
 800af30:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800af32:	b292      	uxth	r2, r2
 800af34:	9202      	str	r2, [sp, #8]
 800af36:	2200      	movs	r2, #0
 800af38:	9201      	str	r2, [sp, #4]
 800af3a:	9300      	str	r3, [sp, #0]
 800af3c:	4603      	mov	r3, r0
 800af3e:	2280      	movs	r2, #128	; 0x80
 800af40:	6878      	ldr	r0, [r7, #4]
 800af42:	f000 ff77 	bl	800be34 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	7959      	ldrb	r1, [r3, #5]
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800af56:	687a      	ldr	r2, [r7, #4]
 800af58:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800af5a:	b292      	uxth	r2, r2
 800af5c:	9202      	str	r2, [sp, #8]
 800af5e:	2200      	movs	r2, #0
 800af60:	9201      	str	r2, [sp, #4]
 800af62:	9300      	str	r3, [sp, #0]
 800af64:	4603      	mov	r3, r0
 800af66:	2200      	movs	r2, #0
 800af68:	6878      	ldr	r0, [r7, #4]
 800af6a:	f000 ff63 	bl	800be34 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800af6e:	e175      	b.n	800b25c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800af70:	7bbb      	ldrb	r3, [r7, #14]
 800af72:	2b03      	cmp	r3, #3
 800af74:	f040 8172 	bne.w	800b25c <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800af7e:	3301      	adds	r3, #1
 800af80:	b2da      	uxtb	r2, r3
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800af8e:	2b03      	cmp	r3, #3
 800af90:	d903      	bls.n	800af9a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	220d      	movs	r2, #13
 800af96:	701a      	strb	r2, [r3, #0]
      break;
 800af98:	e160      	b.n	800b25c <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	795b      	ldrb	r3, [r3, #5]
 800af9e:	4619      	mov	r1, r3
 800afa0:	6878      	ldr	r0, [r7, #4]
 800afa2:	f000 ff97 	bl	800bed4 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	791b      	ldrb	r3, [r3, #4]
 800afaa:	4619      	mov	r1, r3
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f000 ff91 	bl	800bed4 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2200      	movs	r2, #0
 800afb6:	701a      	strb	r2, [r3, #0]
      break;
 800afb8:	e150      	b.n	800b25c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800afba:	2112      	movs	r1, #18
 800afbc:	6878      	ldr	r0, [r7, #4]
 800afbe:	f000 f9f1 	bl	800b3a4 <USBH_Get_DevDesc>
 800afc2:	4603      	mov	r3, r0
 800afc4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800afc6:	7bbb      	ldrb	r3, [r7, #14]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d103      	bne.n	800afd4 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	2202      	movs	r2, #2
 800afd0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800afd2:	e145      	b.n	800b260 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800afd4:	7bbb      	ldrb	r3, [r7, #14]
 800afd6:	2b03      	cmp	r3, #3
 800afd8:	f040 8142 	bne.w	800b260 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800afe2:	3301      	adds	r3, #1
 800afe4:	b2da      	uxtb	r2, r3
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800aff2:	2b03      	cmp	r3, #3
 800aff4:	d903      	bls.n	800affe <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	220d      	movs	r2, #13
 800affa:	701a      	strb	r2, [r3, #0]
      break;
 800affc:	e130      	b.n	800b260 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	795b      	ldrb	r3, [r3, #5]
 800b002:	4619      	mov	r1, r3
 800b004:	6878      	ldr	r0, [r7, #4]
 800b006:	f000 ff65 	bl	800bed4 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	791b      	ldrb	r3, [r3, #4]
 800b00e:	4619      	mov	r1, r3
 800b010:	6878      	ldr	r0, [r7, #4]
 800b012:	f000 ff5f 	bl	800bed4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	2200      	movs	r2, #0
 800b01a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	2200      	movs	r2, #0
 800b020:	701a      	strb	r2, [r3, #0]
      break;
 800b022:	e11d      	b.n	800b260 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800b024:	2101      	movs	r1, #1
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	f000 fa68 	bl	800b4fc <USBH_SetAddress>
 800b02c:	4603      	mov	r3, r0
 800b02e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b030:	7bbb      	ldrb	r3, [r7, #14]
 800b032:	2b00      	cmp	r3, #0
 800b034:	d132      	bne.n	800b09c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800b036:	2002      	movs	r0, #2
 800b038:	f001 face 	bl	800c5d8 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	2201      	movs	r2, #1
 800b040:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2203      	movs	r2, #3
 800b048:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	7919      	ldrb	r1, [r3, #4]
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800b05a:	687a      	ldr	r2, [r7, #4]
 800b05c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b05e:	b292      	uxth	r2, r2
 800b060:	9202      	str	r2, [sp, #8]
 800b062:	2200      	movs	r2, #0
 800b064:	9201      	str	r2, [sp, #4]
 800b066:	9300      	str	r3, [sp, #0]
 800b068:	4603      	mov	r3, r0
 800b06a:	2280      	movs	r2, #128	; 0x80
 800b06c:	6878      	ldr	r0, [r7, #4]
 800b06e:	f000 fee1 	bl	800be34 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	7959      	ldrb	r1, [r3, #5]
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800b082:	687a      	ldr	r2, [r7, #4]
 800b084:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b086:	b292      	uxth	r2, r2
 800b088:	9202      	str	r2, [sp, #8]
 800b08a:	2200      	movs	r2, #0
 800b08c:	9201      	str	r2, [sp, #4]
 800b08e:	9300      	str	r3, [sp, #0]
 800b090:	4603      	mov	r3, r0
 800b092:	2200      	movs	r2, #0
 800b094:	6878      	ldr	r0, [r7, #4]
 800b096:	f000 fecd 	bl	800be34 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b09a:	e0e3      	b.n	800b264 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b09c:	7bbb      	ldrb	r3, [r7, #14]
 800b09e:	2b03      	cmp	r3, #3
 800b0a0:	f040 80e0 	bne.w	800b264 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	220d      	movs	r2, #13
 800b0a8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	705a      	strb	r2, [r3, #1]
      break;
 800b0b0:	e0d8      	b.n	800b264 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800b0b2:	2109      	movs	r1, #9
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	f000 f99d 	bl	800b3f4 <USBH_Get_CfgDesc>
 800b0ba:	4603      	mov	r3, r0
 800b0bc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b0be:	7bbb      	ldrb	r3, [r7, #14]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d103      	bne.n	800b0cc <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	2204      	movs	r2, #4
 800b0c8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b0ca:	e0cd      	b.n	800b268 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b0cc:	7bbb      	ldrb	r3, [r7, #14]
 800b0ce:	2b03      	cmp	r3, #3
 800b0d0:	f040 80ca 	bne.w	800b268 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b0da:	3301      	adds	r3, #1
 800b0dc:	b2da      	uxtb	r2, r3
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b0ea:	2b03      	cmp	r3, #3
 800b0ec:	d903      	bls.n	800b0f6 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	220d      	movs	r2, #13
 800b0f2:	701a      	strb	r2, [r3, #0]
      break;
 800b0f4:	e0b8      	b.n	800b268 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	795b      	ldrb	r3, [r3, #5]
 800b0fa:	4619      	mov	r1, r3
 800b0fc:	6878      	ldr	r0, [r7, #4]
 800b0fe:	f000 fee9 	bl	800bed4 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	791b      	ldrb	r3, [r3, #4]
 800b106:	4619      	mov	r1, r3
 800b108:	6878      	ldr	r0, [r7, #4]
 800b10a:	f000 fee3 	bl	800bed4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2200      	movs	r2, #0
 800b112:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	2200      	movs	r2, #0
 800b118:	701a      	strb	r2, [r3, #0]
      break;
 800b11a:	e0a5      	b.n	800b268 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800b122:	4619      	mov	r1, r3
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f000 f965 	bl	800b3f4 <USBH_Get_CfgDesc>
 800b12a:	4603      	mov	r3, r0
 800b12c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b12e:	7bbb      	ldrb	r3, [r7, #14]
 800b130:	2b00      	cmp	r3, #0
 800b132:	d103      	bne.n	800b13c <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	2205      	movs	r2, #5
 800b138:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b13a:	e097      	b.n	800b26c <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b13c:	7bbb      	ldrb	r3, [r7, #14]
 800b13e:	2b03      	cmp	r3, #3
 800b140:	f040 8094 	bne.w	800b26c <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b14a:	3301      	adds	r3, #1
 800b14c:	b2da      	uxtb	r2, r3
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b15a:	2b03      	cmp	r3, #3
 800b15c:	d903      	bls.n	800b166 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	220d      	movs	r2, #13
 800b162:	701a      	strb	r2, [r3, #0]
      break;
 800b164:	e082      	b.n	800b26c <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	795b      	ldrb	r3, [r3, #5]
 800b16a:	4619      	mov	r1, r3
 800b16c:	6878      	ldr	r0, [r7, #4]
 800b16e:	f000 feb1 	bl	800bed4 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	791b      	ldrb	r3, [r3, #4]
 800b176:	4619      	mov	r1, r3
 800b178:	6878      	ldr	r0, [r7, #4]
 800b17a:	f000 feab 	bl	800bed4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	2200      	movs	r2, #0
 800b182:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2200      	movs	r2, #0
 800b188:	701a      	strb	r2, [r3, #0]
      break;
 800b18a:	e06f      	b.n	800b26c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800b192:	2b00      	cmp	r3, #0
 800b194:	d019      	beq.n	800b1ca <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b1a2:	23ff      	movs	r3, #255	; 0xff
 800b1a4:	6878      	ldr	r0, [r7, #4]
 800b1a6:	f000 f949 	bl	800b43c <USBH_Get_StringDesc>
 800b1aa:	4603      	mov	r3, r0
 800b1ac:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b1ae:	7bbb      	ldrb	r3, [r7, #14]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d103      	bne.n	800b1bc <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2206      	movs	r2, #6
 800b1b8:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800b1ba:	e059      	b.n	800b270 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b1bc:	7bbb      	ldrb	r3, [r7, #14]
 800b1be:	2b03      	cmp	r3, #3
 800b1c0:	d156      	bne.n	800b270 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	2206      	movs	r2, #6
 800b1c6:	705a      	strb	r2, [r3, #1]
      break;
 800b1c8:	e052      	b.n	800b270 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	2206      	movs	r2, #6
 800b1ce:	705a      	strb	r2, [r3, #1]
      break;
 800b1d0:	e04e      	b.n	800b270 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d019      	beq.n	800b210 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b1e8:	23ff      	movs	r3, #255	; 0xff
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f000 f926 	bl	800b43c <USBH_Get_StringDesc>
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b1f4:	7bbb      	ldrb	r3, [r7, #14]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d103      	bne.n	800b202 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	2207      	movs	r2, #7
 800b1fe:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800b200:	e038      	b.n	800b274 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b202:	7bbb      	ldrb	r3, [r7, #14]
 800b204:	2b03      	cmp	r3, #3
 800b206:	d135      	bne.n	800b274 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	2207      	movs	r2, #7
 800b20c:	705a      	strb	r2, [r3, #1]
      break;
 800b20e:	e031      	b.n	800b274 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	2207      	movs	r2, #7
 800b214:	705a      	strb	r2, [r3, #1]
      break;
 800b216:	e02d      	b.n	800b274 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d017      	beq.n	800b252 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b22e:	23ff      	movs	r3, #255	; 0xff
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f000 f903 	bl	800b43c <USBH_Get_StringDesc>
 800b236:	4603      	mov	r3, r0
 800b238:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b23a:	7bbb      	ldrb	r3, [r7, #14]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d102      	bne.n	800b246 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800b240:	2300      	movs	r3, #0
 800b242:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800b244:	e018      	b.n	800b278 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b246:	7bbb      	ldrb	r3, [r7, #14]
 800b248:	2b03      	cmp	r3, #3
 800b24a:	d115      	bne.n	800b278 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800b24c:	2300      	movs	r3, #0
 800b24e:	73fb      	strb	r3, [r7, #15]
      break;
 800b250:	e012      	b.n	800b278 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800b252:	2300      	movs	r3, #0
 800b254:	73fb      	strb	r3, [r7, #15]
      break;
 800b256:	e00f      	b.n	800b278 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800b258:	bf00      	nop
 800b25a:	e00e      	b.n	800b27a <USBH_HandleEnum+0x3be>
      break;
 800b25c:	bf00      	nop
 800b25e:	e00c      	b.n	800b27a <USBH_HandleEnum+0x3be>
      break;
 800b260:	bf00      	nop
 800b262:	e00a      	b.n	800b27a <USBH_HandleEnum+0x3be>
      break;
 800b264:	bf00      	nop
 800b266:	e008      	b.n	800b27a <USBH_HandleEnum+0x3be>
      break;
 800b268:	bf00      	nop
 800b26a:	e006      	b.n	800b27a <USBH_HandleEnum+0x3be>
      break;
 800b26c:	bf00      	nop
 800b26e:	e004      	b.n	800b27a <USBH_HandleEnum+0x3be>
      break;
 800b270:	bf00      	nop
 800b272:	e002      	b.n	800b27a <USBH_HandleEnum+0x3be>
      break;
 800b274:	bf00      	nop
 800b276:	e000      	b.n	800b27a <USBH_HandleEnum+0x3be>
      break;
 800b278:	bf00      	nop
  }
  return Status;
 800b27a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b27c:	4618      	mov	r0, r3
 800b27e:	3710      	adds	r7, #16
 800b280:	46bd      	mov	sp, r7
 800b282:	bd80      	pop	{r7, pc}

0800b284 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800b284:	b480      	push	{r7}
 800b286:	b083      	sub	sp, #12
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
 800b28c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	683a      	ldr	r2, [r7, #0]
 800b292:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800b296:	bf00      	nop
 800b298:	370c      	adds	r7, #12
 800b29a:	46bd      	mov	sp, r7
 800b29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a0:	4770      	bx	lr

0800b2a2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800b2a2:	b580      	push	{r7, lr}
 800b2a4:	b082      	sub	sp, #8
 800b2a6:	af00      	add	r7, sp, #0
 800b2a8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b2b0:	1c5a      	adds	r2, r3, #1
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800b2b8:	6878      	ldr	r0, [r7, #4]
 800b2ba:	f000 f804 	bl	800b2c6 <USBH_HandleSof>
}
 800b2be:	bf00      	nop
 800b2c0:	3708      	adds	r7, #8
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}

0800b2c6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800b2c6:	b580      	push	{r7, lr}
 800b2c8:	b082      	sub	sp, #8
 800b2ca:	af00      	add	r7, sp, #0
 800b2cc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	781b      	ldrb	r3, [r3, #0]
 800b2d2:	b2db      	uxtb	r3, r3
 800b2d4:	2b0b      	cmp	r3, #11
 800b2d6:	d10a      	bne.n	800b2ee <USBH_HandleSof+0x28>
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d005      	beq.n	800b2ee <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b2e8:	699b      	ldr	r3, [r3, #24]
 800b2ea:	6878      	ldr	r0, [r7, #4]
 800b2ec:	4798      	blx	r3
  }
}
 800b2ee:	bf00      	nop
 800b2f0:	3708      	adds	r7, #8
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	bd80      	pop	{r7, pc}

0800b2f6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800b2f6:	b480      	push	{r7}
 800b2f8:	b083      	sub	sp, #12
 800b2fa:	af00      	add	r7, sp, #0
 800b2fc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	2201      	movs	r2, #1
 800b302:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800b306:	bf00      	nop
}
 800b308:	370c      	adds	r7, #12
 800b30a:	46bd      	mov	sp, r7
 800b30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b310:	4770      	bx	lr

0800b312 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800b312:	b480      	push	{r7}
 800b314:	b083      	sub	sp, #12
 800b316:	af00      	add	r7, sp, #0
 800b318:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	2200      	movs	r2, #0
 800b31e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800b322:	bf00      	nop
}
 800b324:	370c      	adds	r7, #12
 800b326:	46bd      	mov	sp, r7
 800b328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32c:	4770      	bx	lr

0800b32e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800b32e:	b480      	push	{r7}
 800b330:	b083      	sub	sp, #12
 800b332:	af00      	add	r7, sp, #0
 800b334:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	2201      	movs	r2, #1
 800b33a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	2200      	movs	r2, #0
 800b342:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	2200      	movs	r2, #0
 800b34a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b34e:	2300      	movs	r3, #0
}
 800b350:	4618      	mov	r0, r3
 800b352:	370c      	adds	r7, #12
 800b354:	46bd      	mov	sp, r7
 800b356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35a:	4770      	bx	lr

0800b35c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b082      	sub	sp, #8
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	2201      	movs	r2, #1
 800b368:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	2200      	movs	r2, #0
 800b370:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	2200      	movs	r2, #0
 800b378:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800b37c:	6878      	ldr	r0, [r7, #4]
 800b37e:	f000 ffb2 	bl	800c2e6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	791b      	ldrb	r3, [r3, #4]
 800b386:	4619      	mov	r1, r3
 800b388:	6878      	ldr	r0, [r7, #4]
 800b38a:	f000 fda3 	bl	800bed4 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	795b      	ldrb	r3, [r3, #5]
 800b392:	4619      	mov	r1, r3
 800b394:	6878      	ldr	r0, [r7, #4]
 800b396:	f000 fd9d 	bl	800bed4 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b39a:	2300      	movs	r3, #0
}
 800b39c:	4618      	mov	r0, r3
 800b39e:	3708      	adds	r7, #8
 800b3a0:	46bd      	mov	sp, r7
 800b3a2:	bd80      	pop	{r7, pc}

0800b3a4 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800b3a4:	b580      	push	{r7, lr}
 800b3a6:	b086      	sub	sp, #24
 800b3a8:	af02      	add	r7, sp, #8
 800b3aa:	6078      	str	r0, [r7, #4]
 800b3ac:	460b      	mov	r3, r1
 800b3ae:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800b3b6:	78fb      	ldrb	r3, [r7, #3]
 800b3b8:	b29b      	uxth	r3, r3
 800b3ba:	9300      	str	r3, [sp, #0]
 800b3bc:	4613      	mov	r3, r2
 800b3be:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b3c2:	2100      	movs	r1, #0
 800b3c4:	6878      	ldr	r0, [r7, #4]
 800b3c6:	f000 f864 	bl	800b492 <USBH_GetDescriptor>
 800b3ca:	4603      	mov	r3, r0
 800b3cc:	73fb      	strb	r3, [r7, #15]
 800b3ce:	7bfb      	ldrb	r3, [r7, #15]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d10a      	bne.n	800b3ea <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	f203 3026 	addw	r0, r3, #806	; 0x326
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b3e0:	78fa      	ldrb	r2, [r7, #3]
 800b3e2:	b292      	uxth	r2, r2
 800b3e4:	4619      	mov	r1, r3
 800b3e6:	f000 f918 	bl	800b61a <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800b3ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	3710      	adds	r7, #16
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd80      	pop	{r7, pc}

0800b3f4 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b086      	sub	sp, #24
 800b3f8:	af02      	add	r7, sp, #8
 800b3fa:	6078      	str	r0, [r7, #4]
 800b3fc:	460b      	mov	r3, r1
 800b3fe:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	331c      	adds	r3, #28
 800b404:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800b406:	887b      	ldrh	r3, [r7, #2]
 800b408:	9300      	str	r3, [sp, #0]
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b410:	2100      	movs	r1, #0
 800b412:	6878      	ldr	r0, [r7, #4]
 800b414:	f000 f83d 	bl	800b492 <USBH_GetDescriptor>
 800b418:	4603      	mov	r3, r0
 800b41a:	72fb      	strb	r3, [r7, #11]
 800b41c:	7afb      	ldrb	r3, [r7, #11]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d107      	bne.n	800b432 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800b428:	887a      	ldrh	r2, [r7, #2]
 800b42a:	68f9      	ldr	r1, [r7, #12]
 800b42c:	4618      	mov	r0, r3
 800b42e:	f000 f964 	bl	800b6fa <USBH_ParseCfgDesc>
  }

  return status;
 800b432:	7afb      	ldrb	r3, [r7, #11]
}
 800b434:	4618      	mov	r0, r3
 800b436:	3710      	adds	r7, #16
 800b438:	46bd      	mov	sp, r7
 800b43a:	bd80      	pop	{r7, pc}

0800b43c <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b088      	sub	sp, #32
 800b440:	af02      	add	r7, sp, #8
 800b442:	60f8      	str	r0, [r7, #12]
 800b444:	607a      	str	r2, [r7, #4]
 800b446:	461a      	mov	r2, r3
 800b448:	460b      	mov	r3, r1
 800b44a:	72fb      	strb	r3, [r7, #11]
 800b44c:	4613      	mov	r3, r2
 800b44e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800b450:	7afb      	ldrb	r3, [r7, #11]
 800b452:	b29b      	uxth	r3, r3
 800b454:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800b458:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800b460:	893b      	ldrh	r3, [r7, #8]
 800b462:	9300      	str	r3, [sp, #0]
 800b464:	460b      	mov	r3, r1
 800b466:	2100      	movs	r1, #0
 800b468:	68f8      	ldr	r0, [r7, #12]
 800b46a:	f000 f812 	bl	800b492 <USBH_GetDescriptor>
 800b46e:	4603      	mov	r3, r0
 800b470:	75fb      	strb	r3, [r7, #23]
 800b472:	7dfb      	ldrb	r3, [r7, #23]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d107      	bne.n	800b488 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b47e:	893a      	ldrh	r2, [r7, #8]
 800b480:	6879      	ldr	r1, [r7, #4]
 800b482:	4618      	mov	r0, r3
 800b484:	f000 fa37 	bl	800b8f6 <USBH_ParseStringDesc>
  }

  return status;
 800b488:	7dfb      	ldrb	r3, [r7, #23]
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	3718      	adds	r7, #24
 800b48e:	46bd      	mov	sp, r7
 800b490:	bd80      	pop	{r7, pc}

0800b492 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800b492:	b580      	push	{r7, lr}
 800b494:	b084      	sub	sp, #16
 800b496:	af00      	add	r7, sp, #0
 800b498:	60f8      	str	r0, [r7, #12]
 800b49a:	607b      	str	r3, [r7, #4]
 800b49c:	460b      	mov	r3, r1
 800b49e:	72fb      	strb	r3, [r7, #11]
 800b4a0:	4613      	mov	r3, r2
 800b4a2:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	789b      	ldrb	r3, [r3, #2]
 800b4a8:	2b01      	cmp	r3, #1
 800b4aa:	d11c      	bne.n	800b4e6 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800b4ac:	7afb      	ldrb	r3, [r7, #11]
 800b4ae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b4b2:	b2da      	uxtb	r2, r3
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	2206      	movs	r2, #6
 800b4bc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	893a      	ldrh	r2, [r7, #8]
 800b4c2:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800b4c4:	893b      	ldrh	r3, [r7, #8]
 800b4c6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b4ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b4ce:	d104      	bne.n	800b4da <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	f240 4209 	movw	r2, #1033	; 0x409
 800b4d6:	829a      	strh	r2, [r3, #20]
 800b4d8:	e002      	b.n	800b4e0 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	2200      	movs	r2, #0
 800b4de:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	8b3a      	ldrh	r2, [r7, #24]
 800b4e4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800b4e6:	8b3b      	ldrh	r3, [r7, #24]
 800b4e8:	461a      	mov	r2, r3
 800b4ea:	6879      	ldr	r1, [r7, #4]
 800b4ec:	68f8      	ldr	r0, [r7, #12]
 800b4ee:	f000 fa50 	bl	800b992 <USBH_CtlReq>
 800b4f2:	4603      	mov	r3, r0
}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	3710      	adds	r7, #16
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	bd80      	pop	{r7, pc}

0800b4fc <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b082      	sub	sp, #8
 800b500:	af00      	add	r7, sp, #0
 800b502:	6078      	str	r0, [r7, #4]
 800b504:	460b      	mov	r3, r1
 800b506:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	789b      	ldrb	r3, [r3, #2]
 800b50c:	2b01      	cmp	r3, #1
 800b50e:	d10f      	bne.n	800b530 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	2200      	movs	r2, #0
 800b514:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	2205      	movs	r2, #5
 800b51a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800b51c:	78fb      	ldrb	r3, [r7, #3]
 800b51e:	b29a      	uxth	r2, r3
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	2200      	movs	r2, #0
 800b528:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	2200      	movs	r2, #0
 800b52e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800b530:	2200      	movs	r2, #0
 800b532:	2100      	movs	r1, #0
 800b534:	6878      	ldr	r0, [r7, #4]
 800b536:	f000 fa2c 	bl	800b992 <USBH_CtlReq>
 800b53a:	4603      	mov	r3, r0
}
 800b53c:	4618      	mov	r0, r3
 800b53e:	3708      	adds	r7, #8
 800b540:	46bd      	mov	sp, r7
 800b542:	bd80      	pop	{r7, pc}

0800b544 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b082      	sub	sp, #8
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
 800b54c:	460b      	mov	r3, r1
 800b54e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	789b      	ldrb	r3, [r3, #2]
 800b554:	2b01      	cmp	r3, #1
 800b556:	d10e      	bne.n	800b576 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	2200      	movs	r2, #0
 800b55c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	2209      	movs	r2, #9
 800b562:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	887a      	ldrh	r2, [r7, #2]
 800b568:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	2200      	movs	r2, #0
 800b56e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2200      	movs	r2, #0
 800b574:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800b576:	2200      	movs	r2, #0
 800b578:	2100      	movs	r1, #0
 800b57a:	6878      	ldr	r0, [r7, #4]
 800b57c:	f000 fa09 	bl	800b992 <USBH_CtlReq>
 800b580:	4603      	mov	r3, r0
}
 800b582:	4618      	mov	r0, r3
 800b584:	3708      	adds	r7, #8
 800b586:	46bd      	mov	sp, r7
 800b588:	bd80      	pop	{r7, pc}

0800b58a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800b58a:	b580      	push	{r7, lr}
 800b58c:	b082      	sub	sp, #8
 800b58e:	af00      	add	r7, sp, #0
 800b590:	6078      	str	r0, [r7, #4]
 800b592:	460b      	mov	r3, r1
 800b594:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	789b      	ldrb	r3, [r3, #2]
 800b59a:	2b01      	cmp	r3, #1
 800b59c:	d10f      	bne.n	800b5be <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	2203      	movs	r2, #3
 800b5a8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800b5aa:	78fb      	ldrb	r3, [r7, #3]
 800b5ac:	b29a      	uxth	r2, r3
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	2200      	movs	r2, #0
 800b5b6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800b5be:	2200      	movs	r2, #0
 800b5c0:	2100      	movs	r1, #0
 800b5c2:	6878      	ldr	r0, [r7, #4]
 800b5c4:	f000 f9e5 	bl	800b992 <USBH_CtlReq>
 800b5c8:	4603      	mov	r3, r0
}
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	3708      	adds	r7, #8
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	bd80      	pop	{r7, pc}

0800b5d2 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800b5d2:	b580      	push	{r7, lr}
 800b5d4:	b082      	sub	sp, #8
 800b5d6:	af00      	add	r7, sp, #0
 800b5d8:	6078      	str	r0, [r7, #4]
 800b5da:	460b      	mov	r3, r1
 800b5dc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	789b      	ldrb	r3, [r3, #2]
 800b5e2:	2b01      	cmp	r3, #1
 800b5e4:	d10f      	bne.n	800b606 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	2202      	movs	r2, #2
 800b5ea:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	2201      	movs	r2, #1
 800b5f0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800b5f8:	78fb      	ldrb	r3, [r7, #3]
 800b5fa:	b29a      	uxth	r2, r3
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	2200      	movs	r2, #0
 800b604:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800b606:	2200      	movs	r2, #0
 800b608:	2100      	movs	r1, #0
 800b60a:	6878      	ldr	r0, [r7, #4]
 800b60c:	f000 f9c1 	bl	800b992 <USBH_CtlReq>
 800b610:	4603      	mov	r3, r0
}
 800b612:	4618      	mov	r0, r3
 800b614:	3708      	adds	r7, #8
 800b616:	46bd      	mov	sp, r7
 800b618:	bd80      	pop	{r7, pc}

0800b61a <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800b61a:	b480      	push	{r7}
 800b61c:	b085      	sub	sp, #20
 800b61e:	af00      	add	r7, sp, #0
 800b620:	60f8      	str	r0, [r7, #12]
 800b622:	60b9      	str	r1, [r7, #8]
 800b624:	4613      	mov	r3, r2
 800b626:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800b628:	68bb      	ldr	r3, [r7, #8]
 800b62a:	781a      	ldrb	r2, [r3, #0]
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800b630:	68bb      	ldr	r3, [r7, #8]
 800b632:	785a      	ldrb	r2, [r3, #1]
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800b638:	68bb      	ldr	r3, [r7, #8]
 800b63a:	3302      	adds	r3, #2
 800b63c:	781b      	ldrb	r3, [r3, #0]
 800b63e:	b29a      	uxth	r2, r3
 800b640:	68bb      	ldr	r3, [r7, #8]
 800b642:	3303      	adds	r3, #3
 800b644:	781b      	ldrb	r3, [r3, #0]
 800b646:	b29b      	uxth	r3, r3
 800b648:	021b      	lsls	r3, r3, #8
 800b64a:	b29b      	uxth	r3, r3
 800b64c:	4313      	orrs	r3, r2
 800b64e:	b29a      	uxth	r2, r3
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800b654:	68bb      	ldr	r3, [r7, #8]
 800b656:	791a      	ldrb	r2, [r3, #4]
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800b65c:	68bb      	ldr	r3, [r7, #8]
 800b65e:	795a      	ldrb	r2, [r3, #5]
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	799a      	ldrb	r2, [r3, #6]
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800b66c:	68bb      	ldr	r3, [r7, #8]
 800b66e:	79da      	ldrb	r2, [r3, #7]
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800b674:	88fb      	ldrh	r3, [r7, #6]
 800b676:	2b08      	cmp	r3, #8
 800b678:	d939      	bls.n	800b6ee <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800b67a:	68bb      	ldr	r3, [r7, #8]
 800b67c:	3308      	adds	r3, #8
 800b67e:	781b      	ldrb	r3, [r3, #0]
 800b680:	b29a      	uxth	r2, r3
 800b682:	68bb      	ldr	r3, [r7, #8]
 800b684:	3309      	adds	r3, #9
 800b686:	781b      	ldrb	r3, [r3, #0]
 800b688:	b29b      	uxth	r3, r3
 800b68a:	021b      	lsls	r3, r3, #8
 800b68c:	b29b      	uxth	r3, r3
 800b68e:	4313      	orrs	r3, r2
 800b690:	b29a      	uxth	r2, r3
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	330a      	adds	r3, #10
 800b69a:	781b      	ldrb	r3, [r3, #0]
 800b69c:	b29a      	uxth	r2, r3
 800b69e:	68bb      	ldr	r3, [r7, #8]
 800b6a0:	330b      	adds	r3, #11
 800b6a2:	781b      	ldrb	r3, [r3, #0]
 800b6a4:	b29b      	uxth	r3, r3
 800b6a6:	021b      	lsls	r3, r3, #8
 800b6a8:	b29b      	uxth	r3, r3
 800b6aa:	4313      	orrs	r3, r2
 800b6ac:	b29a      	uxth	r2, r3
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800b6b2:	68bb      	ldr	r3, [r7, #8]
 800b6b4:	330c      	adds	r3, #12
 800b6b6:	781b      	ldrb	r3, [r3, #0]
 800b6b8:	b29a      	uxth	r2, r3
 800b6ba:	68bb      	ldr	r3, [r7, #8]
 800b6bc:	330d      	adds	r3, #13
 800b6be:	781b      	ldrb	r3, [r3, #0]
 800b6c0:	b29b      	uxth	r3, r3
 800b6c2:	021b      	lsls	r3, r3, #8
 800b6c4:	b29b      	uxth	r3, r3
 800b6c6:	4313      	orrs	r3, r2
 800b6c8:	b29a      	uxth	r2, r3
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800b6ce:	68bb      	ldr	r3, [r7, #8]
 800b6d0:	7b9a      	ldrb	r2, [r3, #14]
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800b6d6:	68bb      	ldr	r3, [r7, #8]
 800b6d8:	7bda      	ldrb	r2, [r3, #15]
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800b6de:	68bb      	ldr	r3, [r7, #8]
 800b6e0:	7c1a      	ldrb	r2, [r3, #16]
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800b6e6:	68bb      	ldr	r3, [r7, #8]
 800b6e8:	7c5a      	ldrb	r2, [r3, #17]
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	745a      	strb	r2, [r3, #17]
  }
}
 800b6ee:	bf00      	nop
 800b6f0:	3714      	adds	r7, #20
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f8:	4770      	bx	lr

0800b6fa <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800b6fa:	b580      	push	{r7, lr}
 800b6fc:	b08a      	sub	sp, #40	; 0x28
 800b6fe:	af00      	add	r7, sp, #0
 800b700:	60f8      	str	r0, [r7, #12]
 800b702:	60b9      	str	r1, [r7, #8]
 800b704:	4613      	mov	r3, r2
 800b706:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800b708:	68bb      	ldr	r3, [r7, #8]
 800b70a:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800b70c:	2300      	movs	r3, #0
 800b70e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800b712:	2300      	movs	r3, #0
 800b714:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800b718:	68bb      	ldr	r3, [r7, #8]
 800b71a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800b71c:	68bb      	ldr	r3, [r7, #8]
 800b71e:	781a      	ldrb	r2, [r3, #0]
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800b724:	68bb      	ldr	r3, [r7, #8]
 800b726:	785a      	ldrb	r2, [r3, #1]
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	3302      	adds	r3, #2
 800b730:	781b      	ldrb	r3, [r3, #0]
 800b732:	b29a      	uxth	r2, r3
 800b734:	68bb      	ldr	r3, [r7, #8]
 800b736:	3303      	adds	r3, #3
 800b738:	781b      	ldrb	r3, [r3, #0]
 800b73a:	b29b      	uxth	r3, r3
 800b73c:	021b      	lsls	r3, r3, #8
 800b73e:	b29b      	uxth	r3, r3
 800b740:	4313      	orrs	r3, r2
 800b742:	b29a      	uxth	r2, r3
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800b748:	68bb      	ldr	r3, [r7, #8]
 800b74a:	791a      	ldrb	r2, [r3, #4]
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800b750:	68bb      	ldr	r3, [r7, #8]
 800b752:	795a      	ldrb	r2, [r3, #5]
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800b758:	68bb      	ldr	r3, [r7, #8]
 800b75a:	799a      	ldrb	r2, [r3, #6]
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800b760:	68bb      	ldr	r3, [r7, #8]
 800b762:	79da      	ldrb	r2, [r3, #7]
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	7a1a      	ldrb	r2, [r3, #8]
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800b770:	88fb      	ldrh	r3, [r7, #6]
 800b772:	2b09      	cmp	r3, #9
 800b774:	d95f      	bls.n	800b836 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800b776:	2309      	movs	r3, #9
 800b778:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800b77a:	2300      	movs	r3, #0
 800b77c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800b77e:	e051      	b.n	800b824 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800b780:	f107 0316 	add.w	r3, r7, #22
 800b784:	4619      	mov	r1, r3
 800b786:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b788:	f000 f8e8 	bl	800b95c <USBH_GetNextDesc>
 800b78c:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800b78e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b790:	785b      	ldrb	r3, [r3, #1]
 800b792:	2b04      	cmp	r3, #4
 800b794:	d146      	bne.n	800b824 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800b796:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b79a:	221a      	movs	r2, #26
 800b79c:	fb02 f303 	mul.w	r3, r2, r3
 800b7a0:	3308      	adds	r3, #8
 800b7a2:	68fa      	ldr	r2, [r7, #12]
 800b7a4:	4413      	add	r3, r2
 800b7a6:	3302      	adds	r3, #2
 800b7a8:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800b7aa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b7ac:	69f8      	ldr	r0, [r7, #28]
 800b7ae:	f000 f846 	bl	800b83e <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800b7bc:	e022      	b.n	800b804 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800b7be:	f107 0316 	add.w	r3, r7, #22
 800b7c2:	4619      	mov	r1, r3
 800b7c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b7c6:	f000 f8c9 	bl	800b95c <USBH_GetNextDesc>
 800b7ca:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800b7cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7ce:	785b      	ldrb	r3, [r3, #1]
 800b7d0:	2b05      	cmp	r3, #5
 800b7d2:	d117      	bne.n	800b804 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800b7d4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b7d8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800b7dc:	3201      	adds	r2, #1
 800b7de:	00d2      	lsls	r2, r2, #3
 800b7e0:	211a      	movs	r1, #26
 800b7e2:	fb01 f303 	mul.w	r3, r1, r3
 800b7e6:	4413      	add	r3, r2
 800b7e8:	3308      	adds	r3, #8
 800b7ea:	68fa      	ldr	r2, [r7, #12]
 800b7ec:	4413      	add	r3, r2
 800b7ee:	3304      	adds	r3, #4
 800b7f0:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800b7f2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b7f4:	69b8      	ldr	r0, [r7, #24]
 800b7f6:	f000 f851 	bl	800b89c <USBH_ParseEPDesc>
            ep_ix++;
 800b7fa:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800b7fe:	3301      	adds	r3, #1
 800b800:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800b804:	69fb      	ldr	r3, [r7, #28]
 800b806:	791b      	ldrb	r3, [r3, #4]
 800b808:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800b80c:	429a      	cmp	r2, r3
 800b80e:	d204      	bcs.n	800b81a <USBH_ParseCfgDesc+0x120>
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	885a      	ldrh	r2, [r3, #2]
 800b814:	8afb      	ldrh	r3, [r7, #22]
 800b816:	429a      	cmp	r2, r3
 800b818:	d8d1      	bhi.n	800b7be <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800b81a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b81e:	3301      	adds	r3, #1
 800b820:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800b824:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b828:	2b01      	cmp	r3, #1
 800b82a:	d804      	bhi.n	800b836 <USBH_ParseCfgDesc+0x13c>
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	885a      	ldrh	r2, [r3, #2]
 800b830:	8afb      	ldrh	r3, [r7, #22]
 800b832:	429a      	cmp	r2, r3
 800b834:	d8a4      	bhi.n	800b780 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800b836:	bf00      	nop
 800b838:	3728      	adds	r7, #40	; 0x28
 800b83a:	46bd      	mov	sp, r7
 800b83c:	bd80      	pop	{r7, pc}

0800b83e <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800b83e:	b480      	push	{r7}
 800b840:	b083      	sub	sp, #12
 800b842:	af00      	add	r7, sp, #0
 800b844:	6078      	str	r0, [r7, #4]
 800b846:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	781a      	ldrb	r2, [r3, #0]
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800b850:	683b      	ldr	r3, [r7, #0]
 800b852:	785a      	ldrb	r2, [r3, #1]
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800b858:	683b      	ldr	r3, [r7, #0]
 800b85a:	789a      	ldrb	r2, [r3, #2]
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	78da      	ldrb	r2, [r3, #3]
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	791a      	ldrb	r2, [r3, #4]
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	795a      	ldrb	r2, [r3, #5]
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	799a      	ldrb	r2, [r3, #6]
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800b880:	683b      	ldr	r3, [r7, #0]
 800b882:	79da      	ldrb	r2, [r3, #7]
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800b888:	683b      	ldr	r3, [r7, #0]
 800b88a:	7a1a      	ldrb	r2, [r3, #8]
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	721a      	strb	r2, [r3, #8]
}
 800b890:	bf00      	nop
 800b892:	370c      	adds	r7, #12
 800b894:	46bd      	mov	sp, r7
 800b896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89a:	4770      	bx	lr

0800b89c <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800b89c:	b480      	push	{r7}
 800b89e:	b083      	sub	sp, #12
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	6078      	str	r0, [r7, #4]
 800b8a4:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	781a      	ldrb	r2, [r3, #0]
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	785a      	ldrb	r2, [r3, #1]
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800b8b6:	683b      	ldr	r3, [r7, #0]
 800b8b8:	789a      	ldrb	r2, [r3, #2]
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	78da      	ldrb	r2, [r3, #3]
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800b8c6:	683b      	ldr	r3, [r7, #0]
 800b8c8:	3304      	adds	r3, #4
 800b8ca:	781b      	ldrb	r3, [r3, #0]
 800b8cc:	b29a      	uxth	r2, r3
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	3305      	adds	r3, #5
 800b8d2:	781b      	ldrb	r3, [r3, #0]
 800b8d4:	b29b      	uxth	r3, r3
 800b8d6:	021b      	lsls	r3, r3, #8
 800b8d8:	b29b      	uxth	r3, r3
 800b8da:	4313      	orrs	r3, r2
 800b8dc:	b29a      	uxth	r2, r3
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800b8e2:	683b      	ldr	r3, [r7, #0]
 800b8e4:	799a      	ldrb	r2, [r3, #6]
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	719a      	strb	r2, [r3, #6]
}
 800b8ea:	bf00      	nop
 800b8ec:	370c      	adds	r7, #12
 800b8ee:	46bd      	mov	sp, r7
 800b8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f4:	4770      	bx	lr

0800b8f6 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800b8f6:	b480      	push	{r7}
 800b8f8:	b087      	sub	sp, #28
 800b8fa:	af00      	add	r7, sp, #0
 800b8fc:	60f8      	str	r0, [r7, #12]
 800b8fe:	60b9      	str	r1, [r7, #8]
 800b900:	4613      	mov	r3, r2
 800b902:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	3301      	adds	r3, #1
 800b908:	781b      	ldrb	r3, [r3, #0]
 800b90a:	2b03      	cmp	r3, #3
 800b90c:	d120      	bne.n	800b950 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	781b      	ldrb	r3, [r3, #0]
 800b912:	1e9a      	subs	r2, r3, #2
 800b914:	88fb      	ldrh	r3, [r7, #6]
 800b916:	4293      	cmp	r3, r2
 800b918:	bf28      	it	cs
 800b91a:	4613      	movcs	r3, r2
 800b91c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	3302      	adds	r3, #2
 800b922:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800b924:	2300      	movs	r3, #0
 800b926:	82fb      	strh	r3, [r7, #22]
 800b928:	e00b      	b.n	800b942 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800b92a:	8afb      	ldrh	r3, [r7, #22]
 800b92c:	68fa      	ldr	r2, [r7, #12]
 800b92e:	4413      	add	r3, r2
 800b930:	781a      	ldrb	r2, [r3, #0]
 800b932:	68bb      	ldr	r3, [r7, #8]
 800b934:	701a      	strb	r2, [r3, #0]
      pdest++;
 800b936:	68bb      	ldr	r3, [r7, #8]
 800b938:	3301      	adds	r3, #1
 800b93a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800b93c:	8afb      	ldrh	r3, [r7, #22]
 800b93e:	3302      	adds	r3, #2
 800b940:	82fb      	strh	r3, [r7, #22]
 800b942:	8afa      	ldrh	r2, [r7, #22]
 800b944:	8abb      	ldrh	r3, [r7, #20]
 800b946:	429a      	cmp	r2, r3
 800b948:	d3ef      	bcc.n	800b92a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800b94a:	68bb      	ldr	r3, [r7, #8]
 800b94c:	2200      	movs	r2, #0
 800b94e:	701a      	strb	r2, [r3, #0]
  }
}
 800b950:	bf00      	nop
 800b952:	371c      	adds	r7, #28
 800b954:	46bd      	mov	sp, r7
 800b956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95a:	4770      	bx	lr

0800b95c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800b95c:	b480      	push	{r7}
 800b95e:	b085      	sub	sp, #20
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
 800b964:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800b966:	683b      	ldr	r3, [r7, #0]
 800b968:	881a      	ldrh	r2, [r3, #0]
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	781b      	ldrb	r3, [r3, #0]
 800b96e:	b29b      	uxth	r3, r3
 800b970:	4413      	add	r3, r2
 800b972:	b29a      	uxth	r2, r3
 800b974:	683b      	ldr	r3, [r7, #0]
 800b976:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	781b      	ldrb	r3, [r3, #0]
 800b97c:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	4413      	add	r3, r2
 800b982:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b984:	68fb      	ldr	r3, [r7, #12]
}
 800b986:	4618      	mov	r0, r3
 800b988:	3714      	adds	r7, #20
 800b98a:	46bd      	mov	sp, r7
 800b98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b990:	4770      	bx	lr

0800b992 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800b992:	b580      	push	{r7, lr}
 800b994:	b086      	sub	sp, #24
 800b996:	af00      	add	r7, sp, #0
 800b998:	60f8      	str	r0, [r7, #12]
 800b99a:	60b9      	str	r1, [r7, #8]
 800b99c:	4613      	mov	r3, r2
 800b99e:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	789b      	ldrb	r3, [r3, #2]
 800b9a8:	2b01      	cmp	r3, #1
 800b9aa:	d002      	beq.n	800b9b2 <USBH_CtlReq+0x20>
 800b9ac:	2b02      	cmp	r3, #2
 800b9ae:	d00f      	beq.n	800b9d0 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800b9b0:	e027      	b.n	800ba02 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	68ba      	ldr	r2, [r7, #8]
 800b9b6:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	88fa      	ldrh	r2, [r7, #6]
 800b9bc:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	2201      	movs	r2, #1
 800b9c2:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	2202      	movs	r2, #2
 800b9c8:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800b9ca:	2301      	movs	r3, #1
 800b9cc:	75fb      	strb	r3, [r7, #23]
      break;
 800b9ce:	e018      	b.n	800ba02 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800b9d0:	68f8      	ldr	r0, [r7, #12]
 800b9d2:	f000 f81b 	bl	800ba0c <USBH_HandleControl>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800b9da:	7dfb      	ldrb	r3, [r7, #23]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d002      	beq.n	800b9e6 <USBH_CtlReq+0x54>
 800b9e0:	7dfb      	ldrb	r3, [r7, #23]
 800b9e2:	2b03      	cmp	r3, #3
 800b9e4:	d106      	bne.n	800b9f4 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	2201      	movs	r2, #1
 800b9ea:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	2200      	movs	r2, #0
 800b9f0:	761a      	strb	r2, [r3, #24]
      break;
 800b9f2:	e005      	b.n	800ba00 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800b9f4:	7dfb      	ldrb	r3, [r7, #23]
 800b9f6:	2b02      	cmp	r3, #2
 800b9f8:	d102      	bne.n	800ba00 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	2201      	movs	r2, #1
 800b9fe:	709a      	strb	r2, [r3, #2]
      break;
 800ba00:	bf00      	nop
  }
  return status;
 800ba02:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba04:	4618      	mov	r0, r3
 800ba06:	3718      	adds	r7, #24
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	bd80      	pop	{r7, pc}

0800ba0c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b086      	sub	sp, #24
 800ba10:	af02      	add	r7, sp, #8
 800ba12:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800ba14:	2301      	movs	r3, #1
 800ba16:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ba18:	2300      	movs	r3, #0
 800ba1a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	7e1b      	ldrb	r3, [r3, #24]
 800ba20:	3b01      	subs	r3, #1
 800ba22:	2b0a      	cmp	r3, #10
 800ba24:	f200 8156 	bhi.w	800bcd4 <USBH_HandleControl+0x2c8>
 800ba28:	a201      	add	r2, pc, #4	; (adr r2, 800ba30 <USBH_HandleControl+0x24>)
 800ba2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba2e:	bf00      	nop
 800ba30:	0800ba5d 	.word	0x0800ba5d
 800ba34:	0800ba77 	.word	0x0800ba77
 800ba38:	0800bae1 	.word	0x0800bae1
 800ba3c:	0800bb07 	.word	0x0800bb07
 800ba40:	0800bb3f 	.word	0x0800bb3f
 800ba44:	0800bb69 	.word	0x0800bb69
 800ba48:	0800bbbb 	.word	0x0800bbbb
 800ba4c:	0800bbdd 	.word	0x0800bbdd
 800ba50:	0800bc19 	.word	0x0800bc19
 800ba54:	0800bc3f 	.word	0x0800bc3f
 800ba58:	0800bc7d 	.word	0x0800bc7d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	f103 0110 	add.w	r1, r3, #16
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	795b      	ldrb	r3, [r3, #5]
 800ba66:	461a      	mov	r2, r3
 800ba68:	6878      	ldr	r0, [r7, #4]
 800ba6a:	f000 f943 	bl	800bcf4 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	2202      	movs	r2, #2
 800ba72:	761a      	strb	r2, [r3, #24]
      break;
 800ba74:	e139      	b.n	800bcea <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	795b      	ldrb	r3, [r3, #5]
 800ba7a:	4619      	mov	r1, r3
 800ba7c:	6878      	ldr	r0, [r7, #4]
 800ba7e:	f000 fd21 	bl	800c4c4 <USBH_LL_GetURBState>
 800ba82:	4603      	mov	r3, r0
 800ba84:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800ba86:	7bbb      	ldrb	r3, [r7, #14]
 800ba88:	2b01      	cmp	r3, #1
 800ba8a:	d11e      	bne.n	800baca <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	7c1b      	ldrb	r3, [r3, #16]
 800ba90:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ba94:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	8adb      	ldrh	r3, [r3, #22]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d00a      	beq.n	800bab4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800ba9e:	7b7b      	ldrb	r3, [r7, #13]
 800baa0:	2b80      	cmp	r3, #128	; 0x80
 800baa2:	d103      	bne.n	800baac <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	2203      	movs	r2, #3
 800baa8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800baaa:	e115      	b.n	800bcd8 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	2205      	movs	r2, #5
 800bab0:	761a      	strb	r2, [r3, #24]
      break;
 800bab2:	e111      	b.n	800bcd8 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800bab4:	7b7b      	ldrb	r3, [r7, #13]
 800bab6:	2b80      	cmp	r3, #128	; 0x80
 800bab8:	d103      	bne.n	800bac2 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	2209      	movs	r2, #9
 800babe:	761a      	strb	r2, [r3, #24]
      break;
 800bac0:	e10a      	b.n	800bcd8 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	2207      	movs	r2, #7
 800bac6:	761a      	strb	r2, [r3, #24]
      break;
 800bac8:	e106      	b.n	800bcd8 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800baca:	7bbb      	ldrb	r3, [r7, #14]
 800bacc:	2b04      	cmp	r3, #4
 800bace:	d003      	beq.n	800bad8 <USBH_HandleControl+0xcc>
 800bad0:	7bbb      	ldrb	r3, [r7, #14]
 800bad2:	2b02      	cmp	r3, #2
 800bad4:	f040 8100 	bne.w	800bcd8 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	220b      	movs	r2, #11
 800badc:	761a      	strb	r2, [r3, #24]
      break;
 800bade:	e0fb      	b.n	800bcd8 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800bae6:	b29a      	uxth	r2, r3
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	6899      	ldr	r1, [r3, #8]
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	899a      	ldrh	r2, [r3, #12]
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	791b      	ldrb	r3, [r3, #4]
 800baf8:	6878      	ldr	r0, [r7, #4]
 800bafa:	f000 f93a 	bl	800bd72 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	2204      	movs	r2, #4
 800bb02:	761a      	strb	r2, [r3, #24]
      break;
 800bb04:	e0f1      	b.n	800bcea <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	791b      	ldrb	r3, [r3, #4]
 800bb0a:	4619      	mov	r1, r3
 800bb0c:	6878      	ldr	r0, [r7, #4]
 800bb0e:	f000 fcd9 	bl	800c4c4 <USBH_LL_GetURBState>
 800bb12:	4603      	mov	r3, r0
 800bb14:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800bb16:	7bbb      	ldrb	r3, [r7, #14]
 800bb18:	2b01      	cmp	r3, #1
 800bb1a:	d102      	bne.n	800bb22 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	2209      	movs	r2, #9
 800bb20:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800bb22:	7bbb      	ldrb	r3, [r7, #14]
 800bb24:	2b05      	cmp	r3, #5
 800bb26:	d102      	bne.n	800bb2e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800bb28:	2303      	movs	r3, #3
 800bb2a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800bb2c:	e0d6      	b.n	800bcdc <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800bb2e:	7bbb      	ldrb	r3, [r7, #14]
 800bb30:	2b04      	cmp	r3, #4
 800bb32:	f040 80d3 	bne.w	800bcdc <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	220b      	movs	r2, #11
 800bb3a:	761a      	strb	r2, [r3, #24]
      break;
 800bb3c:	e0ce      	b.n	800bcdc <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6899      	ldr	r1, [r3, #8]
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	899a      	ldrh	r2, [r3, #12]
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	795b      	ldrb	r3, [r3, #5]
 800bb4a:	2001      	movs	r0, #1
 800bb4c:	9000      	str	r0, [sp, #0]
 800bb4e:	6878      	ldr	r0, [r7, #4]
 800bb50:	f000 f8ea 	bl	800bd28 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800bb5a:	b29a      	uxth	r2, r3
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	2206      	movs	r2, #6
 800bb64:	761a      	strb	r2, [r3, #24]
      break;
 800bb66:	e0c0      	b.n	800bcea <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	795b      	ldrb	r3, [r3, #5]
 800bb6c:	4619      	mov	r1, r3
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	f000 fca8 	bl	800c4c4 <USBH_LL_GetURBState>
 800bb74:	4603      	mov	r3, r0
 800bb76:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800bb78:	7bbb      	ldrb	r3, [r7, #14]
 800bb7a:	2b01      	cmp	r3, #1
 800bb7c:	d103      	bne.n	800bb86 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	2207      	movs	r2, #7
 800bb82:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800bb84:	e0ac      	b.n	800bce0 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800bb86:	7bbb      	ldrb	r3, [r7, #14]
 800bb88:	2b05      	cmp	r3, #5
 800bb8a:	d105      	bne.n	800bb98 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	220c      	movs	r2, #12
 800bb90:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800bb92:	2303      	movs	r3, #3
 800bb94:	73fb      	strb	r3, [r7, #15]
      break;
 800bb96:	e0a3      	b.n	800bce0 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800bb98:	7bbb      	ldrb	r3, [r7, #14]
 800bb9a:	2b02      	cmp	r3, #2
 800bb9c:	d103      	bne.n	800bba6 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	2205      	movs	r2, #5
 800bba2:	761a      	strb	r2, [r3, #24]
      break;
 800bba4:	e09c      	b.n	800bce0 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800bba6:	7bbb      	ldrb	r3, [r7, #14]
 800bba8:	2b04      	cmp	r3, #4
 800bbaa:	f040 8099 	bne.w	800bce0 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	220b      	movs	r2, #11
 800bbb2:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800bbb4:	2302      	movs	r3, #2
 800bbb6:	73fb      	strb	r3, [r7, #15]
      break;
 800bbb8:	e092      	b.n	800bce0 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	791b      	ldrb	r3, [r3, #4]
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	2100      	movs	r1, #0
 800bbc2:	6878      	ldr	r0, [r7, #4]
 800bbc4:	f000 f8d5 	bl	800bd72 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800bbce:	b29a      	uxth	r2, r3
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	2208      	movs	r2, #8
 800bbd8:	761a      	strb	r2, [r3, #24]

      break;
 800bbda:	e086      	b.n	800bcea <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	791b      	ldrb	r3, [r3, #4]
 800bbe0:	4619      	mov	r1, r3
 800bbe2:	6878      	ldr	r0, [r7, #4]
 800bbe4:	f000 fc6e 	bl	800c4c4 <USBH_LL_GetURBState>
 800bbe8:	4603      	mov	r3, r0
 800bbea:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800bbec:	7bbb      	ldrb	r3, [r7, #14]
 800bbee:	2b01      	cmp	r3, #1
 800bbf0:	d105      	bne.n	800bbfe <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	220d      	movs	r2, #13
 800bbf6:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800bbfc:	e072      	b.n	800bce4 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800bbfe:	7bbb      	ldrb	r3, [r7, #14]
 800bc00:	2b04      	cmp	r3, #4
 800bc02:	d103      	bne.n	800bc0c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	220b      	movs	r2, #11
 800bc08:	761a      	strb	r2, [r3, #24]
      break;
 800bc0a:	e06b      	b.n	800bce4 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800bc0c:	7bbb      	ldrb	r3, [r7, #14]
 800bc0e:	2b05      	cmp	r3, #5
 800bc10:	d168      	bne.n	800bce4 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800bc12:	2303      	movs	r3, #3
 800bc14:	73fb      	strb	r3, [r7, #15]
      break;
 800bc16:	e065      	b.n	800bce4 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	795b      	ldrb	r3, [r3, #5]
 800bc1c:	2201      	movs	r2, #1
 800bc1e:	9200      	str	r2, [sp, #0]
 800bc20:	2200      	movs	r2, #0
 800bc22:	2100      	movs	r1, #0
 800bc24:	6878      	ldr	r0, [r7, #4]
 800bc26:	f000 f87f 	bl	800bd28 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800bc30:	b29a      	uxth	r2, r3
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	220a      	movs	r2, #10
 800bc3a:	761a      	strb	r2, [r3, #24]
      break;
 800bc3c:	e055      	b.n	800bcea <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	795b      	ldrb	r3, [r3, #5]
 800bc42:	4619      	mov	r1, r3
 800bc44:	6878      	ldr	r0, [r7, #4]
 800bc46:	f000 fc3d 	bl	800c4c4 <USBH_LL_GetURBState>
 800bc4a:	4603      	mov	r3, r0
 800bc4c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800bc4e:	7bbb      	ldrb	r3, [r7, #14]
 800bc50:	2b01      	cmp	r3, #1
 800bc52:	d105      	bne.n	800bc60 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800bc54:	2300      	movs	r3, #0
 800bc56:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	220d      	movs	r2, #13
 800bc5c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800bc5e:	e043      	b.n	800bce8 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800bc60:	7bbb      	ldrb	r3, [r7, #14]
 800bc62:	2b02      	cmp	r3, #2
 800bc64:	d103      	bne.n	800bc6e <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	2209      	movs	r2, #9
 800bc6a:	761a      	strb	r2, [r3, #24]
      break;
 800bc6c:	e03c      	b.n	800bce8 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800bc6e:	7bbb      	ldrb	r3, [r7, #14]
 800bc70:	2b04      	cmp	r3, #4
 800bc72:	d139      	bne.n	800bce8 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	220b      	movs	r2, #11
 800bc78:	761a      	strb	r2, [r3, #24]
      break;
 800bc7a:	e035      	b.n	800bce8 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	7e5b      	ldrb	r3, [r3, #25]
 800bc80:	3301      	adds	r3, #1
 800bc82:	b2da      	uxtb	r2, r3
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	765a      	strb	r2, [r3, #25]
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	7e5b      	ldrb	r3, [r3, #25]
 800bc8c:	2b02      	cmp	r3, #2
 800bc8e:	d806      	bhi.n	800bc9e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2201      	movs	r2, #1
 800bc94:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2201      	movs	r2, #1
 800bc9a:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800bc9c:	e025      	b.n	800bcea <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bca4:	2106      	movs	r1, #6
 800bca6:	6878      	ldr	r0, [r7, #4]
 800bca8:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	2200      	movs	r2, #0
 800bcae:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	795b      	ldrb	r3, [r3, #5]
 800bcb4:	4619      	mov	r1, r3
 800bcb6:	6878      	ldr	r0, [r7, #4]
 800bcb8:	f000 f90c 	bl	800bed4 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	791b      	ldrb	r3, [r3, #4]
 800bcc0:	4619      	mov	r1, r3
 800bcc2:	6878      	ldr	r0, [r7, #4]
 800bcc4:	f000 f906 	bl	800bed4 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2200      	movs	r2, #0
 800bccc:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800bcce:	2302      	movs	r3, #2
 800bcd0:	73fb      	strb	r3, [r7, #15]
      break;
 800bcd2:	e00a      	b.n	800bcea <USBH_HandleControl+0x2de>

    default:
      break;
 800bcd4:	bf00      	nop
 800bcd6:	e008      	b.n	800bcea <USBH_HandleControl+0x2de>
      break;
 800bcd8:	bf00      	nop
 800bcda:	e006      	b.n	800bcea <USBH_HandleControl+0x2de>
      break;
 800bcdc:	bf00      	nop
 800bcde:	e004      	b.n	800bcea <USBH_HandleControl+0x2de>
      break;
 800bce0:	bf00      	nop
 800bce2:	e002      	b.n	800bcea <USBH_HandleControl+0x2de>
      break;
 800bce4:	bf00      	nop
 800bce6:	e000      	b.n	800bcea <USBH_HandleControl+0x2de>
      break;
 800bce8:	bf00      	nop
  }

  return status;
 800bcea:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcec:	4618      	mov	r0, r3
 800bcee:	3710      	adds	r7, #16
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	bd80      	pop	{r7, pc}

0800bcf4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800bcf4:	b580      	push	{r7, lr}
 800bcf6:	b088      	sub	sp, #32
 800bcf8:	af04      	add	r7, sp, #16
 800bcfa:	60f8      	str	r0, [r7, #12]
 800bcfc:	60b9      	str	r1, [r7, #8]
 800bcfe:	4613      	mov	r3, r2
 800bd00:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800bd02:	79f9      	ldrb	r1, [r7, #7]
 800bd04:	2300      	movs	r3, #0
 800bd06:	9303      	str	r3, [sp, #12]
 800bd08:	2308      	movs	r3, #8
 800bd0a:	9302      	str	r3, [sp, #8]
 800bd0c:	68bb      	ldr	r3, [r7, #8]
 800bd0e:	9301      	str	r3, [sp, #4]
 800bd10:	2300      	movs	r3, #0
 800bd12:	9300      	str	r3, [sp, #0]
 800bd14:	2300      	movs	r3, #0
 800bd16:	2200      	movs	r2, #0
 800bd18:	68f8      	ldr	r0, [r7, #12]
 800bd1a:	f000 fba2 	bl	800c462 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800bd1e:	2300      	movs	r3, #0
}
 800bd20:	4618      	mov	r0, r3
 800bd22:	3710      	adds	r7, #16
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bd80      	pop	{r7, pc}

0800bd28 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b088      	sub	sp, #32
 800bd2c:	af04      	add	r7, sp, #16
 800bd2e:	60f8      	str	r0, [r7, #12]
 800bd30:	60b9      	str	r1, [r7, #8]
 800bd32:	4611      	mov	r1, r2
 800bd34:	461a      	mov	r2, r3
 800bd36:	460b      	mov	r3, r1
 800bd38:	80fb      	strh	r3, [r7, #6]
 800bd3a:	4613      	mov	r3, r2
 800bd3c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d001      	beq.n	800bd4c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800bd48:	2300      	movs	r3, #0
 800bd4a:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800bd4c:	7979      	ldrb	r1, [r7, #5]
 800bd4e:	7e3b      	ldrb	r3, [r7, #24]
 800bd50:	9303      	str	r3, [sp, #12]
 800bd52:	88fb      	ldrh	r3, [r7, #6]
 800bd54:	9302      	str	r3, [sp, #8]
 800bd56:	68bb      	ldr	r3, [r7, #8]
 800bd58:	9301      	str	r3, [sp, #4]
 800bd5a:	2301      	movs	r3, #1
 800bd5c:	9300      	str	r3, [sp, #0]
 800bd5e:	2300      	movs	r3, #0
 800bd60:	2200      	movs	r2, #0
 800bd62:	68f8      	ldr	r0, [r7, #12]
 800bd64:	f000 fb7d 	bl	800c462 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800bd68:	2300      	movs	r3, #0
}
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	3710      	adds	r7, #16
 800bd6e:	46bd      	mov	sp, r7
 800bd70:	bd80      	pop	{r7, pc}

0800bd72 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800bd72:	b580      	push	{r7, lr}
 800bd74:	b088      	sub	sp, #32
 800bd76:	af04      	add	r7, sp, #16
 800bd78:	60f8      	str	r0, [r7, #12]
 800bd7a:	60b9      	str	r1, [r7, #8]
 800bd7c:	4611      	mov	r1, r2
 800bd7e:	461a      	mov	r2, r3
 800bd80:	460b      	mov	r3, r1
 800bd82:	80fb      	strh	r3, [r7, #6]
 800bd84:	4613      	mov	r3, r2
 800bd86:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800bd88:	7979      	ldrb	r1, [r7, #5]
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	9303      	str	r3, [sp, #12]
 800bd8e:	88fb      	ldrh	r3, [r7, #6]
 800bd90:	9302      	str	r3, [sp, #8]
 800bd92:	68bb      	ldr	r3, [r7, #8]
 800bd94:	9301      	str	r3, [sp, #4]
 800bd96:	2301      	movs	r3, #1
 800bd98:	9300      	str	r3, [sp, #0]
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	2201      	movs	r2, #1
 800bd9e:	68f8      	ldr	r0, [r7, #12]
 800bda0:	f000 fb5f 	bl	800c462 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800bda4:	2300      	movs	r3, #0

}
 800bda6:	4618      	mov	r0, r3
 800bda8:	3710      	adds	r7, #16
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	bd80      	pop	{r7, pc}

0800bdae <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800bdae:	b580      	push	{r7, lr}
 800bdb0:	b088      	sub	sp, #32
 800bdb2:	af04      	add	r7, sp, #16
 800bdb4:	60f8      	str	r0, [r7, #12]
 800bdb6:	60b9      	str	r1, [r7, #8]
 800bdb8:	4611      	mov	r1, r2
 800bdba:	461a      	mov	r2, r3
 800bdbc:	460b      	mov	r3, r1
 800bdbe:	80fb      	strh	r3, [r7, #6]
 800bdc0:	4613      	mov	r3, r2
 800bdc2:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d001      	beq.n	800bdd2 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800bdce:	2300      	movs	r3, #0
 800bdd0:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800bdd2:	7979      	ldrb	r1, [r7, #5]
 800bdd4:	7e3b      	ldrb	r3, [r7, #24]
 800bdd6:	9303      	str	r3, [sp, #12]
 800bdd8:	88fb      	ldrh	r3, [r7, #6]
 800bdda:	9302      	str	r3, [sp, #8]
 800bddc:	68bb      	ldr	r3, [r7, #8]
 800bdde:	9301      	str	r3, [sp, #4]
 800bde0:	2301      	movs	r3, #1
 800bde2:	9300      	str	r3, [sp, #0]
 800bde4:	2302      	movs	r3, #2
 800bde6:	2200      	movs	r2, #0
 800bde8:	68f8      	ldr	r0, [r7, #12]
 800bdea:	f000 fb3a 	bl	800c462 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800bdee:	2300      	movs	r3, #0
}
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	3710      	adds	r7, #16
 800bdf4:	46bd      	mov	sp, r7
 800bdf6:	bd80      	pop	{r7, pc}

0800bdf8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800bdf8:	b580      	push	{r7, lr}
 800bdfa:	b088      	sub	sp, #32
 800bdfc:	af04      	add	r7, sp, #16
 800bdfe:	60f8      	str	r0, [r7, #12]
 800be00:	60b9      	str	r1, [r7, #8]
 800be02:	4611      	mov	r1, r2
 800be04:	461a      	mov	r2, r3
 800be06:	460b      	mov	r3, r1
 800be08:	80fb      	strh	r3, [r7, #6]
 800be0a:	4613      	mov	r3, r2
 800be0c:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800be0e:	7979      	ldrb	r1, [r7, #5]
 800be10:	2300      	movs	r3, #0
 800be12:	9303      	str	r3, [sp, #12]
 800be14:	88fb      	ldrh	r3, [r7, #6]
 800be16:	9302      	str	r3, [sp, #8]
 800be18:	68bb      	ldr	r3, [r7, #8]
 800be1a:	9301      	str	r3, [sp, #4]
 800be1c:	2301      	movs	r3, #1
 800be1e:	9300      	str	r3, [sp, #0]
 800be20:	2302      	movs	r3, #2
 800be22:	2201      	movs	r2, #1
 800be24:	68f8      	ldr	r0, [r7, #12]
 800be26:	f000 fb1c 	bl	800c462 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800be2a:	2300      	movs	r3, #0
}
 800be2c:	4618      	mov	r0, r3
 800be2e:	3710      	adds	r7, #16
 800be30:	46bd      	mov	sp, r7
 800be32:	bd80      	pop	{r7, pc}

0800be34 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b086      	sub	sp, #24
 800be38:	af04      	add	r7, sp, #16
 800be3a:	6078      	str	r0, [r7, #4]
 800be3c:	4608      	mov	r0, r1
 800be3e:	4611      	mov	r1, r2
 800be40:	461a      	mov	r2, r3
 800be42:	4603      	mov	r3, r0
 800be44:	70fb      	strb	r3, [r7, #3]
 800be46:	460b      	mov	r3, r1
 800be48:	70bb      	strb	r3, [r7, #2]
 800be4a:	4613      	mov	r3, r2
 800be4c:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800be4e:	7878      	ldrb	r0, [r7, #1]
 800be50:	78ba      	ldrb	r2, [r7, #2]
 800be52:	78f9      	ldrb	r1, [r7, #3]
 800be54:	8b3b      	ldrh	r3, [r7, #24]
 800be56:	9302      	str	r3, [sp, #8]
 800be58:	7d3b      	ldrb	r3, [r7, #20]
 800be5a:	9301      	str	r3, [sp, #4]
 800be5c:	7c3b      	ldrb	r3, [r7, #16]
 800be5e:	9300      	str	r3, [sp, #0]
 800be60:	4603      	mov	r3, r0
 800be62:	6878      	ldr	r0, [r7, #4]
 800be64:	f000 faaf 	bl	800c3c6 <USBH_LL_OpenPipe>

  return USBH_OK;
 800be68:	2300      	movs	r3, #0
}
 800be6a:	4618      	mov	r0, r3
 800be6c:	3708      	adds	r7, #8
 800be6e:	46bd      	mov	sp, r7
 800be70:	bd80      	pop	{r7, pc}

0800be72 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800be72:	b580      	push	{r7, lr}
 800be74:	b082      	sub	sp, #8
 800be76:	af00      	add	r7, sp, #0
 800be78:	6078      	str	r0, [r7, #4]
 800be7a:	460b      	mov	r3, r1
 800be7c:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800be7e:	78fb      	ldrb	r3, [r7, #3]
 800be80:	4619      	mov	r1, r3
 800be82:	6878      	ldr	r0, [r7, #4]
 800be84:	f000 face 	bl	800c424 <USBH_LL_ClosePipe>

  return USBH_OK;
 800be88:	2300      	movs	r3, #0
}
 800be8a:	4618      	mov	r0, r3
 800be8c:	3708      	adds	r7, #8
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}

0800be92 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800be92:	b580      	push	{r7, lr}
 800be94:	b084      	sub	sp, #16
 800be96:	af00      	add	r7, sp, #0
 800be98:	6078      	str	r0, [r7, #4]
 800be9a:	460b      	mov	r3, r1
 800be9c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800be9e:	6878      	ldr	r0, [r7, #4]
 800bea0:	f000 f836 	bl	800bf10 <USBH_GetFreePipe>
 800bea4:	4603      	mov	r3, r0
 800bea6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800bea8:	89fb      	ldrh	r3, [r7, #14]
 800beaa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800beae:	4293      	cmp	r3, r2
 800beb0:	d00a      	beq.n	800bec8 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800beb2:	78fa      	ldrb	r2, [r7, #3]
 800beb4:	89fb      	ldrh	r3, [r7, #14]
 800beb6:	f003 030f 	and.w	r3, r3, #15
 800beba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bebe:	6879      	ldr	r1, [r7, #4]
 800bec0:	33e0      	adds	r3, #224	; 0xe0
 800bec2:	009b      	lsls	r3, r3, #2
 800bec4:	440b      	add	r3, r1
 800bec6:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800bec8:	89fb      	ldrh	r3, [r7, #14]
 800beca:	b2db      	uxtb	r3, r3
}
 800becc:	4618      	mov	r0, r3
 800bece:	3710      	adds	r7, #16
 800bed0:	46bd      	mov	sp, r7
 800bed2:	bd80      	pop	{r7, pc}

0800bed4 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800bed4:	b480      	push	{r7}
 800bed6:	b083      	sub	sp, #12
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]
 800bedc:	460b      	mov	r3, r1
 800bede:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800bee0:	78fb      	ldrb	r3, [r7, #3]
 800bee2:	2b0a      	cmp	r3, #10
 800bee4:	d80d      	bhi.n	800bf02 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800bee6:	78fb      	ldrb	r3, [r7, #3]
 800bee8:	687a      	ldr	r2, [r7, #4]
 800beea:	33e0      	adds	r3, #224	; 0xe0
 800beec:	009b      	lsls	r3, r3, #2
 800beee:	4413      	add	r3, r2
 800bef0:	685a      	ldr	r2, [r3, #4]
 800bef2:	78fb      	ldrb	r3, [r7, #3]
 800bef4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800bef8:	6879      	ldr	r1, [r7, #4]
 800befa:	33e0      	adds	r3, #224	; 0xe0
 800befc:	009b      	lsls	r3, r3, #2
 800befe:	440b      	add	r3, r1
 800bf00:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800bf02:	2300      	movs	r3, #0
}
 800bf04:	4618      	mov	r0, r3
 800bf06:	370c      	adds	r7, #12
 800bf08:	46bd      	mov	sp, r7
 800bf0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf0e:	4770      	bx	lr

0800bf10 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800bf10:	b480      	push	{r7}
 800bf12:	b085      	sub	sp, #20
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800bf18:	2300      	movs	r3, #0
 800bf1a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	73fb      	strb	r3, [r7, #15]
 800bf20:	e00f      	b.n	800bf42 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800bf22:	7bfb      	ldrb	r3, [r7, #15]
 800bf24:	687a      	ldr	r2, [r7, #4]
 800bf26:	33e0      	adds	r3, #224	; 0xe0
 800bf28:	009b      	lsls	r3, r3, #2
 800bf2a:	4413      	add	r3, r2
 800bf2c:	685b      	ldr	r3, [r3, #4]
 800bf2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d102      	bne.n	800bf3c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800bf36:	7bfb      	ldrb	r3, [r7, #15]
 800bf38:	b29b      	uxth	r3, r3
 800bf3a:	e007      	b.n	800bf4c <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800bf3c:	7bfb      	ldrb	r3, [r7, #15]
 800bf3e:	3301      	adds	r3, #1
 800bf40:	73fb      	strb	r3, [r7, #15]
 800bf42:	7bfb      	ldrb	r3, [r7, #15]
 800bf44:	2b0a      	cmp	r3, #10
 800bf46:	d9ec      	bls.n	800bf22 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800bf48:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	3714      	adds	r7, #20
 800bf50:	46bd      	mov	sp, r7
 800bf52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf56:	4770      	bx	lr

0800bf58 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800bf58:	b480      	push	{r7}
 800bf5a:	b087      	sub	sp, #28
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	60f8      	str	r0, [r7, #12]
 800bf60:	60b9      	str	r1, [r7, #8]
 800bf62:	4613      	mov	r3, r2
 800bf64:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800bf66:	2301      	movs	r3, #1
 800bf68:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800bf6e:	4b1f      	ldr	r3, [pc, #124]	; (800bfec <FATFS_LinkDriverEx+0x94>)
 800bf70:	7a5b      	ldrb	r3, [r3, #9]
 800bf72:	b2db      	uxtb	r3, r3
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d131      	bne.n	800bfdc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800bf78:	4b1c      	ldr	r3, [pc, #112]	; (800bfec <FATFS_LinkDriverEx+0x94>)
 800bf7a:	7a5b      	ldrb	r3, [r3, #9]
 800bf7c:	b2db      	uxtb	r3, r3
 800bf7e:	461a      	mov	r2, r3
 800bf80:	4b1a      	ldr	r3, [pc, #104]	; (800bfec <FATFS_LinkDriverEx+0x94>)
 800bf82:	2100      	movs	r1, #0
 800bf84:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800bf86:	4b19      	ldr	r3, [pc, #100]	; (800bfec <FATFS_LinkDriverEx+0x94>)
 800bf88:	7a5b      	ldrb	r3, [r3, #9]
 800bf8a:	b2db      	uxtb	r3, r3
 800bf8c:	4a17      	ldr	r2, [pc, #92]	; (800bfec <FATFS_LinkDriverEx+0x94>)
 800bf8e:	009b      	lsls	r3, r3, #2
 800bf90:	4413      	add	r3, r2
 800bf92:	68fa      	ldr	r2, [r7, #12]
 800bf94:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800bf96:	4b15      	ldr	r3, [pc, #84]	; (800bfec <FATFS_LinkDriverEx+0x94>)
 800bf98:	7a5b      	ldrb	r3, [r3, #9]
 800bf9a:	b2db      	uxtb	r3, r3
 800bf9c:	461a      	mov	r2, r3
 800bf9e:	4b13      	ldr	r3, [pc, #76]	; (800bfec <FATFS_LinkDriverEx+0x94>)
 800bfa0:	4413      	add	r3, r2
 800bfa2:	79fa      	ldrb	r2, [r7, #7]
 800bfa4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800bfa6:	4b11      	ldr	r3, [pc, #68]	; (800bfec <FATFS_LinkDriverEx+0x94>)
 800bfa8:	7a5b      	ldrb	r3, [r3, #9]
 800bfaa:	b2db      	uxtb	r3, r3
 800bfac:	1c5a      	adds	r2, r3, #1
 800bfae:	b2d1      	uxtb	r1, r2
 800bfb0:	4a0e      	ldr	r2, [pc, #56]	; (800bfec <FATFS_LinkDriverEx+0x94>)
 800bfb2:	7251      	strb	r1, [r2, #9]
 800bfb4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800bfb6:	7dbb      	ldrb	r3, [r7, #22]
 800bfb8:	3330      	adds	r3, #48	; 0x30
 800bfba:	b2da      	uxtb	r2, r3
 800bfbc:	68bb      	ldr	r3, [r7, #8]
 800bfbe:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800bfc0:	68bb      	ldr	r3, [r7, #8]
 800bfc2:	3301      	adds	r3, #1
 800bfc4:	223a      	movs	r2, #58	; 0x3a
 800bfc6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	3302      	adds	r3, #2
 800bfcc:	222f      	movs	r2, #47	; 0x2f
 800bfce:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800bfd0:	68bb      	ldr	r3, [r7, #8]
 800bfd2:	3303      	adds	r3, #3
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800bfd8:	2300      	movs	r3, #0
 800bfda:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800bfdc:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfde:	4618      	mov	r0, r3
 800bfe0:	371c      	adds	r7, #28
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe8:	4770      	bx	lr
 800bfea:	bf00      	nop
 800bfec:	20002390 	.word	0x20002390

0800bff0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b082      	sub	sp, #8
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
 800bff8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800bffa:	2200      	movs	r2, #0
 800bffc:	6839      	ldr	r1, [r7, #0]
 800bffe:	6878      	ldr	r0, [r7, #4]
 800c000:	f7ff ffaa 	bl	800bf58 <FATFS_LinkDriverEx>
 800c004:	4603      	mov	r3, r0
}
 800c006:	4618      	mov	r0, r3
 800c008:	3708      	adds	r7, #8
 800c00a:	46bd      	mov	sp, r7
 800c00c:	bd80      	pop	{r7, pc}
	...

0800c010 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800c010:	b580      	push	{r7, lr}
 800c012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800c014:	2201      	movs	r2, #1
 800c016:	490e      	ldr	r1, [pc, #56]	; (800c050 <MX_USB_HOST_Init+0x40>)
 800c018:	480e      	ldr	r0, [pc, #56]	; (800c054 <MX_USB_HOST_Init+0x44>)
 800c01a:	f7fe fc45 	bl	800a8a8 <USBH_Init>
 800c01e:	4603      	mov	r3, r0
 800c020:	2b00      	cmp	r3, #0
 800c022:	d001      	beq.n	800c028 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800c024:	f7f5 fad0 	bl	80015c8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 800c028:	490b      	ldr	r1, [pc, #44]	; (800c058 <MX_USB_HOST_Init+0x48>)
 800c02a:	480a      	ldr	r0, [pc, #40]	; (800c054 <MX_USB_HOST_Init+0x44>)
 800c02c:	f7fe fcca 	bl	800a9c4 <USBH_RegisterClass>
 800c030:	4603      	mov	r3, r0
 800c032:	2b00      	cmp	r3, #0
 800c034:	d001      	beq.n	800c03a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800c036:	f7f5 fac7 	bl	80015c8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800c03a:	4806      	ldr	r0, [pc, #24]	; (800c054 <MX_USB_HOST_Init+0x44>)
 800c03c:	f7fe fd4e 	bl	800aadc <USBH_Start>
 800c040:	4603      	mov	r3, r0
 800c042:	2b00      	cmp	r3, #0
 800c044:	d001      	beq.n	800c04a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800c046:	f7f5 fabf 	bl	80015c8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800c04a:	bf00      	nop
 800c04c:	bd80      	pop	{r7, pc}
 800c04e:	bf00      	nop
 800c050:	0800c071 	.word	0x0800c071
 800c054:	2000239c 	.word	0x2000239c
 800c058:	200002b0 	.word	0x200002b0

0800c05c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800c060:	4802      	ldr	r0, [pc, #8]	; (800c06c <MX_USB_HOST_Process+0x10>)
 800c062:	f7fe fd4b 	bl	800aafc <USBH_Process>
}
 800c066:	bf00      	nop
 800c068:	bd80      	pop	{r7, pc}
 800c06a:	bf00      	nop
 800c06c:	2000239c 	.word	0x2000239c

0800c070 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800c070:	b480      	push	{r7}
 800c072:	b083      	sub	sp, #12
 800c074:	af00      	add	r7, sp, #0
 800c076:	6078      	str	r0, [r7, #4]
 800c078:	460b      	mov	r3, r1
 800c07a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800c07c:	78fb      	ldrb	r3, [r7, #3]
 800c07e:	3b01      	subs	r3, #1
 800c080:	2b04      	cmp	r3, #4
 800c082:	d819      	bhi.n	800c0b8 <USBH_UserProcess+0x48>
 800c084:	a201      	add	r2, pc, #4	; (adr r2, 800c08c <USBH_UserProcess+0x1c>)
 800c086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c08a:	bf00      	nop
 800c08c:	0800c0b9 	.word	0x0800c0b9
 800c090:	0800c0a9 	.word	0x0800c0a9
 800c094:	0800c0b9 	.word	0x0800c0b9
 800c098:	0800c0b1 	.word	0x0800c0b1
 800c09c:	0800c0a1 	.word	0x0800c0a1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800c0a0:	4b09      	ldr	r3, [pc, #36]	; (800c0c8 <USBH_UserProcess+0x58>)
 800c0a2:	2203      	movs	r2, #3
 800c0a4:	701a      	strb	r2, [r3, #0]
  break;
 800c0a6:	e008      	b.n	800c0ba <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800c0a8:	4b07      	ldr	r3, [pc, #28]	; (800c0c8 <USBH_UserProcess+0x58>)
 800c0aa:	2202      	movs	r2, #2
 800c0ac:	701a      	strb	r2, [r3, #0]
  break;
 800c0ae:	e004      	b.n	800c0ba <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800c0b0:	4b05      	ldr	r3, [pc, #20]	; (800c0c8 <USBH_UserProcess+0x58>)
 800c0b2:	2201      	movs	r2, #1
 800c0b4:	701a      	strb	r2, [r3, #0]
  break;
 800c0b6:	e000      	b.n	800c0ba <USBH_UserProcess+0x4a>

  default:
  break;
 800c0b8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c0ba:	bf00      	nop
 800c0bc:	370c      	adds	r7, #12
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c4:	4770      	bx	lr
 800c0c6:	bf00      	nop
 800c0c8:	20002774 	.word	0x20002774

0800c0cc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b08a      	sub	sp, #40	; 0x28
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c0d4:	f107 0314 	add.w	r3, r7, #20
 800c0d8:	2200      	movs	r2, #0
 800c0da:	601a      	str	r2, [r3, #0]
 800c0dc:	605a      	str	r2, [r3, #4]
 800c0de:	609a      	str	r2, [r3, #8]
 800c0e0:	60da      	str	r2, [r3, #12]
 800c0e2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c0ec:	d147      	bne.n	800c17e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	613b      	str	r3, [r7, #16]
 800c0f2:	4b25      	ldr	r3, [pc, #148]	; (800c188 <HAL_HCD_MspInit+0xbc>)
 800c0f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0f6:	4a24      	ldr	r2, [pc, #144]	; (800c188 <HAL_HCD_MspInit+0xbc>)
 800c0f8:	f043 0301 	orr.w	r3, r3, #1
 800c0fc:	6313      	str	r3, [r2, #48]	; 0x30
 800c0fe:	4b22      	ldr	r3, [pc, #136]	; (800c188 <HAL_HCD_MspInit+0xbc>)
 800c100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c102:	f003 0301 	and.w	r3, r3, #1
 800c106:	613b      	str	r3, [r7, #16]
 800c108:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800c10a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c10e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c110:	2300      	movs	r3, #0
 800c112:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c114:	2300      	movs	r3, #0
 800c116:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c118:	f107 0314 	add.w	r3, r7, #20
 800c11c:	4619      	mov	r1, r3
 800c11e:	481b      	ldr	r0, [pc, #108]	; (800c18c <HAL_HCD_MspInit+0xc0>)
 800c120:	f7f7 f9b4 	bl	800348c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c124:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800c128:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c12a:	2302      	movs	r3, #2
 800c12c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c12e:	2300      	movs	r3, #0
 800c130:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c132:	2300      	movs	r3, #0
 800c134:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c136:	230a      	movs	r3, #10
 800c138:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c13a:	f107 0314 	add.w	r3, r7, #20
 800c13e:	4619      	mov	r1, r3
 800c140:	4812      	ldr	r0, [pc, #72]	; (800c18c <HAL_HCD_MspInit+0xc0>)
 800c142:	f7f7 f9a3 	bl	800348c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c146:	4b10      	ldr	r3, [pc, #64]	; (800c188 <HAL_HCD_MspInit+0xbc>)
 800c148:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c14a:	4a0f      	ldr	r2, [pc, #60]	; (800c188 <HAL_HCD_MspInit+0xbc>)
 800c14c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c150:	6353      	str	r3, [r2, #52]	; 0x34
 800c152:	2300      	movs	r3, #0
 800c154:	60fb      	str	r3, [r7, #12]
 800c156:	4b0c      	ldr	r3, [pc, #48]	; (800c188 <HAL_HCD_MspInit+0xbc>)
 800c158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c15a:	4a0b      	ldr	r2, [pc, #44]	; (800c188 <HAL_HCD_MspInit+0xbc>)
 800c15c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c160:	6453      	str	r3, [r2, #68]	; 0x44
 800c162:	4b09      	ldr	r3, [pc, #36]	; (800c188 <HAL_HCD_MspInit+0xbc>)
 800c164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c166:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c16a:	60fb      	str	r3, [r7, #12]
 800c16c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c16e:	2200      	movs	r2, #0
 800c170:	2100      	movs	r1, #0
 800c172:	2043      	movs	r0, #67	; 0x43
 800c174:	f7f6 fde3 	bl	8002d3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c178:	2043      	movs	r0, #67	; 0x43
 800c17a:	f7f6 fdfc 	bl	8002d76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c17e:	bf00      	nop
 800c180:	3728      	adds	r7, #40	; 0x28
 800c182:	46bd      	mov	sp, r7
 800c184:	bd80      	pop	{r7, pc}
 800c186:	bf00      	nop
 800c188:	40023800 	.word	0x40023800
 800c18c:	40020000 	.word	0x40020000

0800c190 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c190:	b580      	push	{r7, lr}
 800c192:	b082      	sub	sp, #8
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c19e:	4618      	mov	r0, r3
 800c1a0:	f7ff f87f 	bl	800b2a2 <USBH_LL_IncTimer>
}
 800c1a4:	bf00      	nop
 800c1a6:	3708      	adds	r7, #8
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	bd80      	pop	{r7, pc}

0800c1ac <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	b082      	sub	sp, #8
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	f7ff f8b7 	bl	800b32e <USBH_LL_Connect>
}
 800c1c0:	bf00      	nop
 800c1c2:	3708      	adds	r7, #8
 800c1c4:	46bd      	mov	sp, r7
 800c1c6:	bd80      	pop	{r7, pc}

0800c1c8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c1c8:	b580      	push	{r7, lr}
 800c1ca:	b082      	sub	sp, #8
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	f7ff f8c0 	bl	800b35c <USBH_LL_Disconnect>
}
 800c1dc:	bf00      	nop
 800c1de:	3708      	adds	r7, #8
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	bd80      	pop	{r7, pc}

0800c1e4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800c1e4:	b480      	push	{r7}
 800c1e6:	b083      	sub	sp, #12
 800c1e8:	af00      	add	r7, sp, #0
 800c1ea:	6078      	str	r0, [r7, #4]
 800c1ec:	460b      	mov	r3, r1
 800c1ee:	70fb      	strb	r3, [r7, #3]
 800c1f0:	4613      	mov	r3, r2
 800c1f2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800c1f4:	bf00      	nop
 800c1f6:	370c      	adds	r7, #12
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1fe:	4770      	bx	lr

0800c200 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c200:	b580      	push	{r7, lr}
 800c202:	b082      	sub	sp, #8
 800c204:	af00      	add	r7, sp, #0
 800c206:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c20e:	4618      	mov	r0, r3
 800c210:	f7ff f871 	bl	800b2f6 <USBH_LL_PortEnabled>
}
 800c214:	bf00      	nop
 800c216:	3708      	adds	r7, #8
 800c218:	46bd      	mov	sp, r7
 800c21a:	bd80      	pop	{r7, pc}

0800c21c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c21c:	b580      	push	{r7, lr}
 800c21e:	b082      	sub	sp, #8
 800c220:	af00      	add	r7, sp, #0
 800c222:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c22a:	4618      	mov	r0, r3
 800c22c:	f7ff f871 	bl	800b312 <USBH_LL_PortDisabled>
}
 800c230:	bf00      	nop
 800c232:	3708      	adds	r7, #8
 800c234:	46bd      	mov	sp, r7
 800c236:	bd80      	pop	{r7, pc}

0800c238 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800c238:	b580      	push	{r7, lr}
 800c23a:	b082      	sub	sp, #8
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800c246:	2b01      	cmp	r3, #1
 800c248:	d12a      	bne.n	800c2a0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800c24a:	4a18      	ldr	r2, [pc, #96]	; (800c2ac <USBH_LL_Init+0x74>)
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	4a15      	ldr	r2, [pc, #84]	; (800c2ac <USBH_LL_Init+0x74>)
 800c256:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c25a:	4b14      	ldr	r3, [pc, #80]	; (800c2ac <USBH_LL_Init+0x74>)
 800c25c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800c260:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800c262:	4b12      	ldr	r3, [pc, #72]	; (800c2ac <USBH_LL_Init+0x74>)
 800c264:	2208      	movs	r2, #8
 800c266:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800c268:	4b10      	ldr	r3, [pc, #64]	; (800c2ac <USBH_LL_Init+0x74>)
 800c26a:	2201      	movs	r2, #1
 800c26c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c26e:	4b0f      	ldr	r3, [pc, #60]	; (800c2ac <USBH_LL_Init+0x74>)
 800c270:	2200      	movs	r2, #0
 800c272:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c274:	4b0d      	ldr	r3, [pc, #52]	; (800c2ac <USBH_LL_Init+0x74>)
 800c276:	2202      	movs	r2, #2
 800c278:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c27a:	4b0c      	ldr	r3, [pc, #48]	; (800c2ac <USBH_LL_Init+0x74>)
 800c27c:	2200      	movs	r2, #0
 800c27e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c280:	480a      	ldr	r0, [pc, #40]	; (800c2ac <USBH_LL_Init+0x74>)
 800c282:	f7f7 fad0 	bl	8003826 <HAL_HCD_Init>
 800c286:	4603      	mov	r3, r0
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d001      	beq.n	800c290 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800c28c:	f7f5 f99c 	bl	80015c8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800c290:	4806      	ldr	r0, [pc, #24]	; (800c2ac <USBH_LL_Init+0x74>)
 800c292:	f7f7 feb4 	bl	8003ffe <HAL_HCD_GetCurrentFrame>
 800c296:	4603      	mov	r3, r0
 800c298:	4619      	mov	r1, r3
 800c29a:	6878      	ldr	r0, [r7, #4]
 800c29c:	f7fe fff2 	bl	800b284 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800c2a0:	2300      	movs	r3, #0
}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	3708      	adds	r7, #8
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}
 800c2aa:	bf00      	nop
 800c2ac:	20002778 	.word	0x20002778

0800c2b0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800c2b0:	b580      	push	{r7, lr}
 800c2b2:	b084      	sub	sp, #16
 800c2b4:	af00      	add	r7, sp, #0
 800c2b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c2bc:	2300      	movs	r3, #0
 800c2be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	f7f7 fe23 	bl	8003f12 <HAL_HCD_Start>
 800c2cc:	4603      	mov	r3, r0
 800c2ce:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c2d0:	7bfb      	ldrb	r3, [r7, #15]
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	f000 f98c 	bl	800c5f0 <USBH_Get_USB_Status>
 800c2d8:	4603      	mov	r3, r0
 800c2da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c2dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800c2de:	4618      	mov	r0, r3
 800c2e0:	3710      	adds	r7, #16
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	bd80      	pop	{r7, pc}

0800c2e6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c2e6:	b580      	push	{r7, lr}
 800c2e8:	b084      	sub	sp, #16
 800c2ea:	af00      	add	r7, sp, #0
 800c2ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	f7f7 fe2b 	bl	8003f58 <HAL_HCD_Stop>
 800c302:	4603      	mov	r3, r0
 800c304:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c306:	7bfb      	ldrb	r3, [r7, #15]
 800c308:	4618      	mov	r0, r3
 800c30a:	f000 f971 	bl	800c5f0 <USBH_Get_USB_Status>
 800c30e:	4603      	mov	r3, r0
 800c310:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c312:	7bbb      	ldrb	r3, [r7, #14]
}
 800c314:	4618      	mov	r0, r3
 800c316:	3710      	adds	r7, #16
 800c318:	46bd      	mov	sp, r7
 800c31a:	bd80      	pop	{r7, pc}

0800c31c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b084      	sub	sp, #16
 800c320:	af00      	add	r7, sp, #0
 800c322:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800c324:	2301      	movs	r3, #1
 800c326:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c32e:	4618      	mov	r0, r3
 800c330:	f7f7 fe73 	bl	800401a <HAL_HCD_GetCurrentSpeed>
 800c334:	4603      	mov	r3, r0
 800c336:	2b02      	cmp	r3, #2
 800c338:	d00c      	beq.n	800c354 <USBH_LL_GetSpeed+0x38>
 800c33a:	2b02      	cmp	r3, #2
 800c33c:	d80d      	bhi.n	800c35a <USBH_LL_GetSpeed+0x3e>
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d002      	beq.n	800c348 <USBH_LL_GetSpeed+0x2c>
 800c342:	2b01      	cmp	r3, #1
 800c344:	d003      	beq.n	800c34e <USBH_LL_GetSpeed+0x32>
 800c346:	e008      	b.n	800c35a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800c348:	2300      	movs	r3, #0
 800c34a:	73fb      	strb	r3, [r7, #15]
    break;
 800c34c:	e008      	b.n	800c360 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800c34e:	2301      	movs	r3, #1
 800c350:	73fb      	strb	r3, [r7, #15]
    break;
 800c352:	e005      	b.n	800c360 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800c354:	2302      	movs	r3, #2
 800c356:	73fb      	strb	r3, [r7, #15]
    break;
 800c358:	e002      	b.n	800c360 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800c35a:	2301      	movs	r3, #1
 800c35c:	73fb      	strb	r3, [r7, #15]
    break;
 800c35e:	bf00      	nop
  }
  return  speed;
 800c360:	7bfb      	ldrb	r3, [r7, #15]
}
 800c362:	4618      	mov	r0, r3
 800c364:	3710      	adds	r7, #16
 800c366:	46bd      	mov	sp, r7
 800c368:	bd80      	pop	{r7, pc}

0800c36a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800c36a:	b580      	push	{r7, lr}
 800c36c:	b084      	sub	sp, #16
 800c36e:	af00      	add	r7, sp, #0
 800c370:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c372:	2300      	movs	r3, #0
 800c374:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c376:	2300      	movs	r3, #0
 800c378:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c380:	4618      	mov	r0, r3
 800c382:	f7f7 fe06 	bl	8003f92 <HAL_HCD_ResetPort>
 800c386:	4603      	mov	r3, r0
 800c388:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c38a:	7bfb      	ldrb	r3, [r7, #15]
 800c38c:	4618      	mov	r0, r3
 800c38e:	f000 f92f 	bl	800c5f0 <USBH_Get_USB_Status>
 800c392:	4603      	mov	r3, r0
 800c394:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c396:	7bbb      	ldrb	r3, [r7, #14]
}
 800c398:	4618      	mov	r0, r3
 800c39a:	3710      	adds	r7, #16
 800c39c:	46bd      	mov	sp, r7
 800c39e:	bd80      	pop	{r7, pc}

0800c3a0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	b082      	sub	sp, #8
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	6078      	str	r0, [r7, #4]
 800c3a8:	460b      	mov	r3, r1
 800c3aa:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c3b2:	78fa      	ldrb	r2, [r7, #3]
 800c3b4:	4611      	mov	r1, r2
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	f7f7 fe0d 	bl	8003fd6 <HAL_HCD_HC_GetXferCount>
 800c3bc:	4603      	mov	r3, r0
}
 800c3be:	4618      	mov	r0, r3
 800c3c0:	3708      	adds	r7, #8
 800c3c2:	46bd      	mov	sp, r7
 800c3c4:	bd80      	pop	{r7, pc}

0800c3c6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c3c6:	b590      	push	{r4, r7, lr}
 800c3c8:	b089      	sub	sp, #36	; 0x24
 800c3ca:	af04      	add	r7, sp, #16
 800c3cc:	6078      	str	r0, [r7, #4]
 800c3ce:	4608      	mov	r0, r1
 800c3d0:	4611      	mov	r1, r2
 800c3d2:	461a      	mov	r2, r3
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	70fb      	strb	r3, [r7, #3]
 800c3d8:	460b      	mov	r3, r1
 800c3da:	70bb      	strb	r3, [r7, #2]
 800c3dc:	4613      	mov	r3, r2
 800c3de:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800c3ee:	787c      	ldrb	r4, [r7, #1]
 800c3f0:	78ba      	ldrb	r2, [r7, #2]
 800c3f2:	78f9      	ldrb	r1, [r7, #3]
 800c3f4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c3f6:	9302      	str	r3, [sp, #8]
 800c3f8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c3fc:	9301      	str	r3, [sp, #4]
 800c3fe:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c402:	9300      	str	r3, [sp, #0]
 800c404:	4623      	mov	r3, r4
 800c406:	f7f7 fa70 	bl	80038ea <HAL_HCD_HC_Init>
 800c40a:	4603      	mov	r3, r0
 800c40c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c40e:	7bfb      	ldrb	r3, [r7, #15]
 800c410:	4618      	mov	r0, r3
 800c412:	f000 f8ed 	bl	800c5f0 <USBH_Get_USB_Status>
 800c416:	4603      	mov	r3, r0
 800c418:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c41a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c41c:	4618      	mov	r0, r3
 800c41e:	3714      	adds	r7, #20
 800c420:	46bd      	mov	sp, r7
 800c422:	bd90      	pop	{r4, r7, pc}

0800c424 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c424:	b580      	push	{r7, lr}
 800c426:	b084      	sub	sp, #16
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]
 800c42c:	460b      	mov	r3, r1
 800c42e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c430:	2300      	movs	r3, #0
 800c432:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c434:	2300      	movs	r3, #0
 800c436:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c43e:	78fa      	ldrb	r2, [r7, #3]
 800c440:	4611      	mov	r1, r2
 800c442:	4618      	mov	r0, r3
 800c444:	f7f7 fae0 	bl	8003a08 <HAL_HCD_HC_Halt>
 800c448:	4603      	mov	r3, r0
 800c44a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c44c:	7bfb      	ldrb	r3, [r7, #15]
 800c44e:	4618      	mov	r0, r3
 800c450:	f000 f8ce 	bl	800c5f0 <USBH_Get_USB_Status>
 800c454:	4603      	mov	r3, r0
 800c456:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c458:	7bbb      	ldrb	r3, [r7, #14]
}
 800c45a:	4618      	mov	r0, r3
 800c45c:	3710      	adds	r7, #16
 800c45e:	46bd      	mov	sp, r7
 800c460:	bd80      	pop	{r7, pc}

0800c462 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c462:	b590      	push	{r4, r7, lr}
 800c464:	b089      	sub	sp, #36	; 0x24
 800c466:	af04      	add	r7, sp, #16
 800c468:	6078      	str	r0, [r7, #4]
 800c46a:	4608      	mov	r0, r1
 800c46c:	4611      	mov	r1, r2
 800c46e:	461a      	mov	r2, r3
 800c470:	4603      	mov	r3, r0
 800c472:	70fb      	strb	r3, [r7, #3]
 800c474:	460b      	mov	r3, r1
 800c476:	70bb      	strb	r3, [r7, #2]
 800c478:	4613      	mov	r3, r2
 800c47a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c47c:	2300      	movs	r3, #0
 800c47e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c480:	2300      	movs	r3, #0
 800c482:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800c48a:	787c      	ldrb	r4, [r7, #1]
 800c48c:	78ba      	ldrb	r2, [r7, #2]
 800c48e:	78f9      	ldrb	r1, [r7, #3]
 800c490:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c494:	9303      	str	r3, [sp, #12]
 800c496:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c498:	9302      	str	r3, [sp, #8]
 800c49a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c49c:	9301      	str	r3, [sp, #4]
 800c49e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c4a2:	9300      	str	r3, [sp, #0]
 800c4a4:	4623      	mov	r3, r4
 800c4a6:	f7f7 fad3 	bl	8003a50 <HAL_HCD_HC_SubmitRequest>
 800c4aa:	4603      	mov	r3, r0
 800c4ac:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800c4ae:	7bfb      	ldrb	r3, [r7, #15]
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	f000 f89d 	bl	800c5f0 <USBH_Get_USB_Status>
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c4ba:	7bbb      	ldrb	r3, [r7, #14]
}
 800c4bc:	4618      	mov	r0, r3
 800c4be:	3714      	adds	r7, #20
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	bd90      	pop	{r4, r7, pc}

0800c4c4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c4c4:	b580      	push	{r7, lr}
 800c4c6:	b082      	sub	sp, #8
 800c4c8:	af00      	add	r7, sp, #0
 800c4ca:	6078      	str	r0, [r7, #4]
 800c4cc:	460b      	mov	r3, r1
 800c4ce:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c4d6:	78fa      	ldrb	r2, [r7, #3]
 800c4d8:	4611      	mov	r1, r2
 800c4da:	4618      	mov	r0, r3
 800c4dc:	f7f7 fd67 	bl	8003fae <HAL_HCD_HC_GetURBState>
 800c4e0:	4603      	mov	r3, r0
}
 800c4e2:	4618      	mov	r0, r3
 800c4e4:	3708      	adds	r7, #8
 800c4e6:	46bd      	mov	sp, r7
 800c4e8:	bd80      	pop	{r7, pc}

0800c4ea <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c4ea:	b580      	push	{r7, lr}
 800c4ec:	b082      	sub	sp, #8
 800c4ee:	af00      	add	r7, sp, #0
 800c4f0:	6078      	str	r0, [r7, #4]
 800c4f2:	460b      	mov	r3, r1
 800c4f4:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800c4fc:	2b01      	cmp	r3, #1
 800c4fe:	d103      	bne.n	800c508 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c500:	78fb      	ldrb	r3, [r7, #3]
 800c502:	4618      	mov	r0, r3
 800c504:	f000 f8a0 	bl	800c648 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c508:	20c8      	movs	r0, #200	; 0xc8
 800c50a:	f7f6 fb19 	bl	8002b40 <HAL_Delay>
  return USBH_OK;
 800c50e:	2300      	movs	r3, #0
}
 800c510:	4618      	mov	r0, r3
 800c512:	3708      	adds	r7, #8
 800c514:	46bd      	mov	sp, r7
 800c516:	bd80      	pop	{r7, pc}

0800c518 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c518:	b480      	push	{r7}
 800c51a:	b085      	sub	sp, #20
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	6078      	str	r0, [r7, #4]
 800c520:	460b      	mov	r3, r1
 800c522:	70fb      	strb	r3, [r7, #3]
 800c524:	4613      	mov	r3, r2
 800c526:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c52e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c530:	78fb      	ldrb	r3, [r7, #3]
 800c532:	68fa      	ldr	r2, [r7, #12]
 800c534:	212c      	movs	r1, #44	; 0x2c
 800c536:	fb01 f303 	mul.w	r3, r1, r3
 800c53a:	4413      	add	r3, r2
 800c53c:	333b      	adds	r3, #59	; 0x3b
 800c53e:	781b      	ldrb	r3, [r3, #0]
 800c540:	2b00      	cmp	r3, #0
 800c542:	d009      	beq.n	800c558 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c544:	78fb      	ldrb	r3, [r7, #3]
 800c546:	68fa      	ldr	r2, [r7, #12]
 800c548:	212c      	movs	r1, #44	; 0x2c
 800c54a:	fb01 f303 	mul.w	r3, r1, r3
 800c54e:	4413      	add	r3, r2
 800c550:	3354      	adds	r3, #84	; 0x54
 800c552:	78ba      	ldrb	r2, [r7, #2]
 800c554:	701a      	strb	r2, [r3, #0]
 800c556:	e008      	b.n	800c56a <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c558:	78fb      	ldrb	r3, [r7, #3]
 800c55a:	68fa      	ldr	r2, [r7, #12]
 800c55c:	212c      	movs	r1, #44	; 0x2c
 800c55e:	fb01 f303 	mul.w	r3, r1, r3
 800c562:	4413      	add	r3, r2
 800c564:	3355      	adds	r3, #85	; 0x55
 800c566:	78ba      	ldrb	r2, [r7, #2]
 800c568:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c56a:	2300      	movs	r3, #0
}
 800c56c:	4618      	mov	r0, r3
 800c56e:	3714      	adds	r7, #20
 800c570:	46bd      	mov	sp, r7
 800c572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c576:	4770      	bx	lr

0800c578 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c578:	b480      	push	{r7}
 800c57a:	b085      	sub	sp, #20
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
 800c580:	460b      	mov	r3, r1
 800c582:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 800c584:	2300      	movs	r3, #0
 800c586:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c58e:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 800c590:	78fb      	ldrb	r3, [r7, #3]
 800c592:	68ba      	ldr	r2, [r7, #8]
 800c594:	212c      	movs	r1, #44	; 0x2c
 800c596:	fb01 f303 	mul.w	r3, r1, r3
 800c59a:	4413      	add	r3, r2
 800c59c:	333b      	adds	r3, #59	; 0x3b
 800c59e:	781b      	ldrb	r3, [r3, #0]
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d009      	beq.n	800c5b8 <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800c5a4:	78fb      	ldrb	r3, [r7, #3]
 800c5a6:	68ba      	ldr	r2, [r7, #8]
 800c5a8:	212c      	movs	r1, #44	; 0x2c
 800c5aa:	fb01 f303 	mul.w	r3, r1, r3
 800c5ae:	4413      	add	r3, r2
 800c5b0:	3354      	adds	r3, #84	; 0x54
 800c5b2:	781b      	ldrb	r3, [r3, #0]
 800c5b4:	73fb      	strb	r3, [r7, #15]
 800c5b6:	e008      	b.n	800c5ca <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800c5b8:	78fb      	ldrb	r3, [r7, #3]
 800c5ba:	68ba      	ldr	r2, [r7, #8]
 800c5bc:	212c      	movs	r1, #44	; 0x2c
 800c5be:	fb01 f303 	mul.w	r3, r1, r3
 800c5c2:	4413      	add	r3, r2
 800c5c4:	3355      	adds	r3, #85	; 0x55
 800c5c6:	781b      	ldrb	r3, [r3, #0]
 800c5c8:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 800c5ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	3714      	adds	r7, #20
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d6:	4770      	bx	lr

0800c5d8 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b082      	sub	sp, #8
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800c5e0:	6878      	ldr	r0, [r7, #4]
 800c5e2:	f7f6 faad 	bl	8002b40 <HAL_Delay>
}
 800c5e6:	bf00      	nop
 800c5e8:	3708      	adds	r7, #8
 800c5ea:	46bd      	mov	sp, r7
 800c5ec:	bd80      	pop	{r7, pc}
	...

0800c5f0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c5f0:	b480      	push	{r7}
 800c5f2:	b085      	sub	sp, #20
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c5fe:	79fb      	ldrb	r3, [r7, #7]
 800c600:	2b03      	cmp	r3, #3
 800c602:	d817      	bhi.n	800c634 <USBH_Get_USB_Status+0x44>
 800c604:	a201      	add	r2, pc, #4	; (adr r2, 800c60c <USBH_Get_USB_Status+0x1c>)
 800c606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c60a:	bf00      	nop
 800c60c:	0800c61d 	.word	0x0800c61d
 800c610:	0800c623 	.word	0x0800c623
 800c614:	0800c629 	.word	0x0800c629
 800c618:	0800c62f 	.word	0x0800c62f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c61c:	2300      	movs	r3, #0
 800c61e:	73fb      	strb	r3, [r7, #15]
    break;
 800c620:	e00b      	b.n	800c63a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c622:	2302      	movs	r3, #2
 800c624:	73fb      	strb	r3, [r7, #15]
    break;
 800c626:	e008      	b.n	800c63a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c628:	2301      	movs	r3, #1
 800c62a:	73fb      	strb	r3, [r7, #15]
    break;
 800c62c:	e005      	b.n	800c63a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c62e:	2302      	movs	r3, #2
 800c630:	73fb      	strb	r3, [r7, #15]
    break;
 800c632:	e002      	b.n	800c63a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c634:	2302      	movs	r3, #2
 800c636:	73fb      	strb	r3, [r7, #15]
    break;
 800c638:	bf00      	nop
  }
  return usb_status;
 800c63a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c63c:	4618      	mov	r0, r3
 800c63e:	3714      	adds	r7, #20
 800c640:	46bd      	mov	sp, r7
 800c642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c646:	4770      	bx	lr

0800c648 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b084      	sub	sp, #16
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	4603      	mov	r3, r0
 800c650:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800c652:	79fb      	ldrb	r3, [r7, #7]
 800c654:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c656:	79fb      	ldrb	r3, [r7, #7]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d102      	bne.n	800c662 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800c65c:	2300      	movs	r3, #0
 800c65e:	73fb      	strb	r3, [r7, #15]
 800c660:	e001      	b.n	800c666 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800c662:	2301      	movs	r3, #1
 800c664:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800c666:	7bfb      	ldrb	r3, [r7, #15]
 800c668:	461a      	mov	r2, r3
 800c66a:	2101      	movs	r1, #1
 800c66c:	4803      	ldr	r0, [pc, #12]	; (800c67c <MX_DriverVbusFS+0x34>)
 800c66e:	f7f7 f8c1 	bl	80037f4 <HAL_GPIO_WritePin>
}
 800c672:	bf00      	nop
 800c674:	3710      	adds	r7, #16
 800c676:	46bd      	mov	sp, r7
 800c678:	bd80      	pop	{r7, pc}
 800c67a:	bf00      	nop
 800c67c:	40020800 	.word	0x40020800

0800c680 <__errno>:
 800c680:	4b01      	ldr	r3, [pc, #4]	; (800c688 <__errno+0x8>)
 800c682:	6818      	ldr	r0, [r3, #0]
 800c684:	4770      	bx	lr
 800c686:	bf00      	nop
 800c688:	200002d0 	.word	0x200002d0

0800c68c <__libc_init_array>:
 800c68c:	b570      	push	{r4, r5, r6, lr}
 800c68e:	4d0d      	ldr	r5, [pc, #52]	; (800c6c4 <__libc_init_array+0x38>)
 800c690:	4c0d      	ldr	r4, [pc, #52]	; (800c6c8 <__libc_init_array+0x3c>)
 800c692:	1b64      	subs	r4, r4, r5
 800c694:	10a4      	asrs	r4, r4, #2
 800c696:	2600      	movs	r6, #0
 800c698:	42a6      	cmp	r6, r4
 800c69a:	d109      	bne.n	800c6b0 <__libc_init_array+0x24>
 800c69c:	4d0b      	ldr	r5, [pc, #44]	; (800c6cc <__libc_init_array+0x40>)
 800c69e:	4c0c      	ldr	r4, [pc, #48]	; (800c6d0 <__libc_init_array+0x44>)
 800c6a0:	f000 fc9e 	bl	800cfe0 <_init>
 800c6a4:	1b64      	subs	r4, r4, r5
 800c6a6:	10a4      	asrs	r4, r4, #2
 800c6a8:	2600      	movs	r6, #0
 800c6aa:	42a6      	cmp	r6, r4
 800c6ac:	d105      	bne.n	800c6ba <__libc_init_array+0x2e>
 800c6ae:	bd70      	pop	{r4, r5, r6, pc}
 800c6b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6b4:	4798      	blx	r3
 800c6b6:	3601      	adds	r6, #1
 800c6b8:	e7ee      	b.n	800c698 <__libc_init_array+0xc>
 800c6ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6be:	4798      	blx	r3
 800c6c0:	3601      	adds	r6, #1
 800c6c2:	e7f2      	b.n	800c6aa <__libc_init_array+0x1e>
 800c6c4:	0800d3d0 	.word	0x0800d3d0
 800c6c8:	0800d3d0 	.word	0x0800d3d0
 800c6cc:	0800d3d0 	.word	0x0800d3d0
 800c6d0:	0800d3d4 	.word	0x0800d3d4

0800c6d4 <malloc>:
 800c6d4:	4b02      	ldr	r3, [pc, #8]	; (800c6e0 <malloc+0xc>)
 800c6d6:	4601      	mov	r1, r0
 800c6d8:	6818      	ldr	r0, [r3, #0]
 800c6da:	f000 b88d 	b.w	800c7f8 <_malloc_r>
 800c6de:	bf00      	nop
 800c6e0:	200002d0 	.word	0x200002d0

0800c6e4 <free>:
 800c6e4:	4b02      	ldr	r3, [pc, #8]	; (800c6f0 <free+0xc>)
 800c6e6:	4601      	mov	r1, r0
 800c6e8:	6818      	ldr	r0, [r3, #0]
 800c6ea:	f000 b819 	b.w	800c720 <_free_r>
 800c6ee:	bf00      	nop
 800c6f0:	200002d0 	.word	0x200002d0

0800c6f4 <memcpy>:
 800c6f4:	440a      	add	r2, r1
 800c6f6:	4291      	cmp	r1, r2
 800c6f8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800c6fc:	d100      	bne.n	800c700 <memcpy+0xc>
 800c6fe:	4770      	bx	lr
 800c700:	b510      	push	{r4, lr}
 800c702:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c706:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c70a:	4291      	cmp	r1, r2
 800c70c:	d1f9      	bne.n	800c702 <memcpy+0xe>
 800c70e:	bd10      	pop	{r4, pc}

0800c710 <memset>:
 800c710:	4402      	add	r2, r0
 800c712:	4603      	mov	r3, r0
 800c714:	4293      	cmp	r3, r2
 800c716:	d100      	bne.n	800c71a <memset+0xa>
 800c718:	4770      	bx	lr
 800c71a:	f803 1b01 	strb.w	r1, [r3], #1
 800c71e:	e7f9      	b.n	800c714 <memset+0x4>

0800c720 <_free_r>:
 800c720:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c722:	2900      	cmp	r1, #0
 800c724:	d044      	beq.n	800c7b0 <_free_r+0x90>
 800c726:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c72a:	9001      	str	r0, [sp, #4]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	f1a1 0404 	sub.w	r4, r1, #4
 800c732:	bfb8      	it	lt
 800c734:	18e4      	addlt	r4, r4, r3
 800c736:	f000 f903 	bl	800c940 <__malloc_lock>
 800c73a:	4a1e      	ldr	r2, [pc, #120]	; (800c7b4 <_free_r+0x94>)
 800c73c:	9801      	ldr	r0, [sp, #4]
 800c73e:	6813      	ldr	r3, [r2, #0]
 800c740:	b933      	cbnz	r3, 800c750 <_free_r+0x30>
 800c742:	6063      	str	r3, [r4, #4]
 800c744:	6014      	str	r4, [r2, #0]
 800c746:	b003      	add	sp, #12
 800c748:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c74c:	f000 b8fe 	b.w	800c94c <__malloc_unlock>
 800c750:	42a3      	cmp	r3, r4
 800c752:	d908      	bls.n	800c766 <_free_r+0x46>
 800c754:	6825      	ldr	r5, [r4, #0]
 800c756:	1961      	adds	r1, r4, r5
 800c758:	428b      	cmp	r3, r1
 800c75a:	bf01      	itttt	eq
 800c75c:	6819      	ldreq	r1, [r3, #0]
 800c75e:	685b      	ldreq	r3, [r3, #4]
 800c760:	1949      	addeq	r1, r1, r5
 800c762:	6021      	streq	r1, [r4, #0]
 800c764:	e7ed      	b.n	800c742 <_free_r+0x22>
 800c766:	461a      	mov	r2, r3
 800c768:	685b      	ldr	r3, [r3, #4]
 800c76a:	b10b      	cbz	r3, 800c770 <_free_r+0x50>
 800c76c:	42a3      	cmp	r3, r4
 800c76e:	d9fa      	bls.n	800c766 <_free_r+0x46>
 800c770:	6811      	ldr	r1, [r2, #0]
 800c772:	1855      	adds	r5, r2, r1
 800c774:	42a5      	cmp	r5, r4
 800c776:	d10b      	bne.n	800c790 <_free_r+0x70>
 800c778:	6824      	ldr	r4, [r4, #0]
 800c77a:	4421      	add	r1, r4
 800c77c:	1854      	adds	r4, r2, r1
 800c77e:	42a3      	cmp	r3, r4
 800c780:	6011      	str	r1, [r2, #0]
 800c782:	d1e0      	bne.n	800c746 <_free_r+0x26>
 800c784:	681c      	ldr	r4, [r3, #0]
 800c786:	685b      	ldr	r3, [r3, #4]
 800c788:	6053      	str	r3, [r2, #4]
 800c78a:	4421      	add	r1, r4
 800c78c:	6011      	str	r1, [r2, #0]
 800c78e:	e7da      	b.n	800c746 <_free_r+0x26>
 800c790:	d902      	bls.n	800c798 <_free_r+0x78>
 800c792:	230c      	movs	r3, #12
 800c794:	6003      	str	r3, [r0, #0]
 800c796:	e7d6      	b.n	800c746 <_free_r+0x26>
 800c798:	6825      	ldr	r5, [r4, #0]
 800c79a:	1961      	adds	r1, r4, r5
 800c79c:	428b      	cmp	r3, r1
 800c79e:	bf04      	itt	eq
 800c7a0:	6819      	ldreq	r1, [r3, #0]
 800c7a2:	685b      	ldreq	r3, [r3, #4]
 800c7a4:	6063      	str	r3, [r4, #4]
 800c7a6:	bf04      	itt	eq
 800c7a8:	1949      	addeq	r1, r1, r5
 800c7aa:	6021      	streq	r1, [r4, #0]
 800c7ac:	6054      	str	r4, [r2, #4]
 800c7ae:	e7ca      	b.n	800c746 <_free_r+0x26>
 800c7b0:	b003      	add	sp, #12
 800c7b2:	bd30      	pop	{r4, r5, pc}
 800c7b4:	20002a7c 	.word	0x20002a7c

0800c7b8 <sbrk_aligned>:
 800c7b8:	b570      	push	{r4, r5, r6, lr}
 800c7ba:	4e0e      	ldr	r6, [pc, #56]	; (800c7f4 <sbrk_aligned+0x3c>)
 800c7bc:	460c      	mov	r4, r1
 800c7be:	6831      	ldr	r1, [r6, #0]
 800c7c0:	4605      	mov	r5, r0
 800c7c2:	b911      	cbnz	r1, 800c7ca <sbrk_aligned+0x12>
 800c7c4:	f000 f88c 	bl	800c8e0 <_sbrk_r>
 800c7c8:	6030      	str	r0, [r6, #0]
 800c7ca:	4621      	mov	r1, r4
 800c7cc:	4628      	mov	r0, r5
 800c7ce:	f000 f887 	bl	800c8e0 <_sbrk_r>
 800c7d2:	1c43      	adds	r3, r0, #1
 800c7d4:	d00a      	beq.n	800c7ec <sbrk_aligned+0x34>
 800c7d6:	1cc4      	adds	r4, r0, #3
 800c7d8:	f024 0403 	bic.w	r4, r4, #3
 800c7dc:	42a0      	cmp	r0, r4
 800c7de:	d007      	beq.n	800c7f0 <sbrk_aligned+0x38>
 800c7e0:	1a21      	subs	r1, r4, r0
 800c7e2:	4628      	mov	r0, r5
 800c7e4:	f000 f87c 	bl	800c8e0 <_sbrk_r>
 800c7e8:	3001      	adds	r0, #1
 800c7ea:	d101      	bne.n	800c7f0 <sbrk_aligned+0x38>
 800c7ec:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800c7f0:	4620      	mov	r0, r4
 800c7f2:	bd70      	pop	{r4, r5, r6, pc}
 800c7f4:	20002a80 	.word	0x20002a80

0800c7f8 <_malloc_r>:
 800c7f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7fc:	1ccd      	adds	r5, r1, #3
 800c7fe:	f025 0503 	bic.w	r5, r5, #3
 800c802:	3508      	adds	r5, #8
 800c804:	2d0c      	cmp	r5, #12
 800c806:	bf38      	it	cc
 800c808:	250c      	movcc	r5, #12
 800c80a:	2d00      	cmp	r5, #0
 800c80c:	4607      	mov	r7, r0
 800c80e:	db01      	blt.n	800c814 <_malloc_r+0x1c>
 800c810:	42a9      	cmp	r1, r5
 800c812:	d905      	bls.n	800c820 <_malloc_r+0x28>
 800c814:	230c      	movs	r3, #12
 800c816:	603b      	str	r3, [r7, #0]
 800c818:	2600      	movs	r6, #0
 800c81a:	4630      	mov	r0, r6
 800c81c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c820:	4e2e      	ldr	r6, [pc, #184]	; (800c8dc <_malloc_r+0xe4>)
 800c822:	f000 f88d 	bl	800c940 <__malloc_lock>
 800c826:	6833      	ldr	r3, [r6, #0]
 800c828:	461c      	mov	r4, r3
 800c82a:	bb34      	cbnz	r4, 800c87a <_malloc_r+0x82>
 800c82c:	4629      	mov	r1, r5
 800c82e:	4638      	mov	r0, r7
 800c830:	f7ff ffc2 	bl	800c7b8 <sbrk_aligned>
 800c834:	1c43      	adds	r3, r0, #1
 800c836:	4604      	mov	r4, r0
 800c838:	d14d      	bne.n	800c8d6 <_malloc_r+0xde>
 800c83a:	6834      	ldr	r4, [r6, #0]
 800c83c:	4626      	mov	r6, r4
 800c83e:	2e00      	cmp	r6, #0
 800c840:	d140      	bne.n	800c8c4 <_malloc_r+0xcc>
 800c842:	6823      	ldr	r3, [r4, #0]
 800c844:	4631      	mov	r1, r6
 800c846:	4638      	mov	r0, r7
 800c848:	eb04 0803 	add.w	r8, r4, r3
 800c84c:	f000 f848 	bl	800c8e0 <_sbrk_r>
 800c850:	4580      	cmp	r8, r0
 800c852:	d13a      	bne.n	800c8ca <_malloc_r+0xd2>
 800c854:	6821      	ldr	r1, [r4, #0]
 800c856:	3503      	adds	r5, #3
 800c858:	1a6d      	subs	r5, r5, r1
 800c85a:	f025 0503 	bic.w	r5, r5, #3
 800c85e:	3508      	adds	r5, #8
 800c860:	2d0c      	cmp	r5, #12
 800c862:	bf38      	it	cc
 800c864:	250c      	movcc	r5, #12
 800c866:	4629      	mov	r1, r5
 800c868:	4638      	mov	r0, r7
 800c86a:	f7ff ffa5 	bl	800c7b8 <sbrk_aligned>
 800c86e:	3001      	adds	r0, #1
 800c870:	d02b      	beq.n	800c8ca <_malloc_r+0xd2>
 800c872:	6823      	ldr	r3, [r4, #0]
 800c874:	442b      	add	r3, r5
 800c876:	6023      	str	r3, [r4, #0]
 800c878:	e00e      	b.n	800c898 <_malloc_r+0xa0>
 800c87a:	6822      	ldr	r2, [r4, #0]
 800c87c:	1b52      	subs	r2, r2, r5
 800c87e:	d41e      	bmi.n	800c8be <_malloc_r+0xc6>
 800c880:	2a0b      	cmp	r2, #11
 800c882:	d916      	bls.n	800c8b2 <_malloc_r+0xba>
 800c884:	1961      	adds	r1, r4, r5
 800c886:	42a3      	cmp	r3, r4
 800c888:	6025      	str	r5, [r4, #0]
 800c88a:	bf18      	it	ne
 800c88c:	6059      	strne	r1, [r3, #4]
 800c88e:	6863      	ldr	r3, [r4, #4]
 800c890:	bf08      	it	eq
 800c892:	6031      	streq	r1, [r6, #0]
 800c894:	5162      	str	r2, [r4, r5]
 800c896:	604b      	str	r3, [r1, #4]
 800c898:	4638      	mov	r0, r7
 800c89a:	f104 060b 	add.w	r6, r4, #11
 800c89e:	f000 f855 	bl	800c94c <__malloc_unlock>
 800c8a2:	f026 0607 	bic.w	r6, r6, #7
 800c8a6:	1d23      	adds	r3, r4, #4
 800c8a8:	1af2      	subs	r2, r6, r3
 800c8aa:	d0b6      	beq.n	800c81a <_malloc_r+0x22>
 800c8ac:	1b9b      	subs	r3, r3, r6
 800c8ae:	50a3      	str	r3, [r4, r2]
 800c8b0:	e7b3      	b.n	800c81a <_malloc_r+0x22>
 800c8b2:	6862      	ldr	r2, [r4, #4]
 800c8b4:	42a3      	cmp	r3, r4
 800c8b6:	bf0c      	ite	eq
 800c8b8:	6032      	streq	r2, [r6, #0]
 800c8ba:	605a      	strne	r2, [r3, #4]
 800c8bc:	e7ec      	b.n	800c898 <_malloc_r+0xa0>
 800c8be:	4623      	mov	r3, r4
 800c8c0:	6864      	ldr	r4, [r4, #4]
 800c8c2:	e7b2      	b.n	800c82a <_malloc_r+0x32>
 800c8c4:	4634      	mov	r4, r6
 800c8c6:	6876      	ldr	r6, [r6, #4]
 800c8c8:	e7b9      	b.n	800c83e <_malloc_r+0x46>
 800c8ca:	230c      	movs	r3, #12
 800c8cc:	603b      	str	r3, [r7, #0]
 800c8ce:	4638      	mov	r0, r7
 800c8d0:	f000 f83c 	bl	800c94c <__malloc_unlock>
 800c8d4:	e7a1      	b.n	800c81a <_malloc_r+0x22>
 800c8d6:	6025      	str	r5, [r4, #0]
 800c8d8:	e7de      	b.n	800c898 <_malloc_r+0xa0>
 800c8da:	bf00      	nop
 800c8dc:	20002a7c 	.word	0x20002a7c

0800c8e0 <_sbrk_r>:
 800c8e0:	b538      	push	{r3, r4, r5, lr}
 800c8e2:	4d06      	ldr	r5, [pc, #24]	; (800c8fc <_sbrk_r+0x1c>)
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	4604      	mov	r4, r0
 800c8e8:	4608      	mov	r0, r1
 800c8ea:	602b      	str	r3, [r5, #0]
 800c8ec:	f7f6 f844 	bl	8002978 <_sbrk>
 800c8f0:	1c43      	adds	r3, r0, #1
 800c8f2:	d102      	bne.n	800c8fa <_sbrk_r+0x1a>
 800c8f4:	682b      	ldr	r3, [r5, #0]
 800c8f6:	b103      	cbz	r3, 800c8fa <_sbrk_r+0x1a>
 800c8f8:	6023      	str	r3, [r4, #0]
 800c8fa:	bd38      	pop	{r3, r4, r5, pc}
 800c8fc:	20002a84 	.word	0x20002a84

0800c900 <siprintf>:
 800c900:	b40e      	push	{r1, r2, r3}
 800c902:	b500      	push	{lr}
 800c904:	b09c      	sub	sp, #112	; 0x70
 800c906:	ab1d      	add	r3, sp, #116	; 0x74
 800c908:	9002      	str	r0, [sp, #8]
 800c90a:	9006      	str	r0, [sp, #24]
 800c90c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c910:	4809      	ldr	r0, [pc, #36]	; (800c938 <siprintf+0x38>)
 800c912:	9107      	str	r1, [sp, #28]
 800c914:	9104      	str	r1, [sp, #16]
 800c916:	4909      	ldr	r1, [pc, #36]	; (800c93c <siprintf+0x3c>)
 800c918:	f853 2b04 	ldr.w	r2, [r3], #4
 800c91c:	9105      	str	r1, [sp, #20]
 800c91e:	6800      	ldr	r0, [r0, #0]
 800c920:	9301      	str	r3, [sp, #4]
 800c922:	a902      	add	r1, sp, #8
 800c924:	f000 f874 	bl	800ca10 <_svfiprintf_r>
 800c928:	9b02      	ldr	r3, [sp, #8]
 800c92a:	2200      	movs	r2, #0
 800c92c:	701a      	strb	r2, [r3, #0]
 800c92e:	b01c      	add	sp, #112	; 0x70
 800c930:	f85d eb04 	ldr.w	lr, [sp], #4
 800c934:	b003      	add	sp, #12
 800c936:	4770      	bx	lr
 800c938:	200002d0 	.word	0x200002d0
 800c93c:	ffff0208 	.word	0xffff0208

0800c940 <__malloc_lock>:
 800c940:	4801      	ldr	r0, [pc, #4]	; (800c948 <__malloc_lock+0x8>)
 800c942:	f000 baf9 	b.w	800cf38 <__retarget_lock_acquire_recursive>
 800c946:	bf00      	nop
 800c948:	20002a88 	.word	0x20002a88

0800c94c <__malloc_unlock>:
 800c94c:	4801      	ldr	r0, [pc, #4]	; (800c954 <__malloc_unlock+0x8>)
 800c94e:	f000 baf4 	b.w	800cf3a <__retarget_lock_release_recursive>
 800c952:	bf00      	nop
 800c954:	20002a88 	.word	0x20002a88

0800c958 <__ssputs_r>:
 800c958:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c95c:	688e      	ldr	r6, [r1, #8]
 800c95e:	429e      	cmp	r6, r3
 800c960:	4682      	mov	sl, r0
 800c962:	460c      	mov	r4, r1
 800c964:	4690      	mov	r8, r2
 800c966:	461f      	mov	r7, r3
 800c968:	d838      	bhi.n	800c9dc <__ssputs_r+0x84>
 800c96a:	898a      	ldrh	r2, [r1, #12]
 800c96c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c970:	d032      	beq.n	800c9d8 <__ssputs_r+0x80>
 800c972:	6825      	ldr	r5, [r4, #0]
 800c974:	6909      	ldr	r1, [r1, #16]
 800c976:	eba5 0901 	sub.w	r9, r5, r1
 800c97a:	6965      	ldr	r5, [r4, #20]
 800c97c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c980:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c984:	3301      	adds	r3, #1
 800c986:	444b      	add	r3, r9
 800c988:	106d      	asrs	r5, r5, #1
 800c98a:	429d      	cmp	r5, r3
 800c98c:	bf38      	it	cc
 800c98e:	461d      	movcc	r5, r3
 800c990:	0553      	lsls	r3, r2, #21
 800c992:	d531      	bpl.n	800c9f8 <__ssputs_r+0xa0>
 800c994:	4629      	mov	r1, r5
 800c996:	f7ff ff2f 	bl	800c7f8 <_malloc_r>
 800c99a:	4606      	mov	r6, r0
 800c99c:	b950      	cbnz	r0, 800c9b4 <__ssputs_r+0x5c>
 800c99e:	230c      	movs	r3, #12
 800c9a0:	f8ca 3000 	str.w	r3, [sl]
 800c9a4:	89a3      	ldrh	r3, [r4, #12]
 800c9a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9aa:	81a3      	strh	r3, [r4, #12]
 800c9ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c9b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9b4:	6921      	ldr	r1, [r4, #16]
 800c9b6:	464a      	mov	r2, r9
 800c9b8:	f7ff fe9c 	bl	800c6f4 <memcpy>
 800c9bc:	89a3      	ldrh	r3, [r4, #12]
 800c9be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c9c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c9c6:	81a3      	strh	r3, [r4, #12]
 800c9c8:	6126      	str	r6, [r4, #16]
 800c9ca:	6165      	str	r5, [r4, #20]
 800c9cc:	444e      	add	r6, r9
 800c9ce:	eba5 0509 	sub.w	r5, r5, r9
 800c9d2:	6026      	str	r6, [r4, #0]
 800c9d4:	60a5      	str	r5, [r4, #8]
 800c9d6:	463e      	mov	r6, r7
 800c9d8:	42be      	cmp	r6, r7
 800c9da:	d900      	bls.n	800c9de <__ssputs_r+0x86>
 800c9dc:	463e      	mov	r6, r7
 800c9de:	6820      	ldr	r0, [r4, #0]
 800c9e0:	4632      	mov	r2, r6
 800c9e2:	4641      	mov	r1, r8
 800c9e4:	f000 faaa 	bl	800cf3c <memmove>
 800c9e8:	68a3      	ldr	r3, [r4, #8]
 800c9ea:	1b9b      	subs	r3, r3, r6
 800c9ec:	60a3      	str	r3, [r4, #8]
 800c9ee:	6823      	ldr	r3, [r4, #0]
 800c9f0:	4433      	add	r3, r6
 800c9f2:	6023      	str	r3, [r4, #0]
 800c9f4:	2000      	movs	r0, #0
 800c9f6:	e7db      	b.n	800c9b0 <__ssputs_r+0x58>
 800c9f8:	462a      	mov	r2, r5
 800c9fa:	f000 fab9 	bl	800cf70 <_realloc_r>
 800c9fe:	4606      	mov	r6, r0
 800ca00:	2800      	cmp	r0, #0
 800ca02:	d1e1      	bne.n	800c9c8 <__ssputs_r+0x70>
 800ca04:	6921      	ldr	r1, [r4, #16]
 800ca06:	4650      	mov	r0, sl
 800ca08:	f7ff fe8a 	bl	800c720 <_free_r>
 800ca0c:	e7c7      	b.n	800c99e <__ssputs_r+0x46>
	...

0800ca10 <_svfiprintf_r>:
 800ca10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca14:	4698      	mov	r8, r3
 800ca16:	898b      	ldrh	r3, [r1, #12]
 800ca18:	061b      	lsls	r3, r3, #24
 800ca1a:	b09d      	sub	sp, #116	; 0x74
 800ca1c:	4607      	mov	r7, r0
 800ca1e:	460d      	mov	r5, r1
 800ca20:	4614      	mov	r4, r2
 800ca22:	d50e      	bpl.n	800ca42 <_svfiprintf_r+0x32>
 800ca24:	690b      	ldr	r3, [r1, #16]
 800ca26:	b963      	cbnz	r3, 800ca42 <_svfiprintf_r+0x32>
 800ca28:	2140      	movs	r1, #64	; 0x40
 800ca2a:	f7ff fee5 	bl	800c7f8 <_malloc_r>
 800ca2e:	6028      	str	r0, [r5, #0]
 800ca30:	6128      	str	r0, [r5, #16]
 800ca32:	b920      	cbnz	r0, 800ca3e <_svfiprintf_r+0x2e>
 800ca34:	230c      	movs	r3, #12
 800ca36:	603b      	str	r3, [r7, #0]
 800ca38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ca3c:	e0d1      	b.n	800cbe2 <_svfiprintf_r+0x1d2>
 800ca3e:	2340      	movs	r3, #64	; 0x40
 800ca40:	616b      	str	r3, [r5, #20]
 800ca42:	2300      	movs	r3, #0
 800ca44:	9309      	str	r3, [sp, #36]	; 0x24
 800ca46:	2320      	movs	r3, #32
 800ca48:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ca4c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ca50:	2330      	movs	r3, #48	; 0x30
 800ca52:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800cbfc <_svfiprintf_r+0x1ec>
 800ca56:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ca5a:	f04f 0901 	mov.w	r9, #1
 800ca5e:	4623      	mov	r3, r4
 800ca60:	469a      	mov	sl, r3
 800ca62:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ca66:	b10a      	cbz	r2, 800ca6c <_svfiprintf_r+0x5c>
 800ca68:	2a25      	cmp	r2, #37	; 0x25
 800ca6a:	d1f9      	bne.n	800ca60 <_svfiprintf_r+0x50>
 800ca6c:	ebba 0b04 	subs.w	fp, sl, r4
 800ca70:	d00b      	beq.n	800ca8a <_svfiprintf_r+0x7a>
 800ca72:	465b      	mov	r3, fp
 800ca74:	4622      	mov	r2, r4
 800ca76:	4629      	mov	r1, r5
 800ca78:	4638      	mov	r0, r7
 800ca7a:	f7ff ff6d 	bl	800c958 <__ssputs_r>
 800ca7e:	3001      	adds	r0, #1
 800ca80:	f000 80aa 	beq.w	800cbd8 <_svfiprintf_r+0x1c8>
 800ca84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ca86:	445a      	add	r2, fp
 800ca88:	9209      	str	r2, [sp, #36]	; 0x24
 800ca8a:	f89a 3000 	ldrb.w	r3, [sl]
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	f000 80a2 	beq.w	800cbd8 <_svfiprintf_r+0x1c8>
 800ca94:	2300      	movs	r3, #0
 800ca96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ca9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ca9e:	f10a 0a01 	add.w	sl, sl, #1
 800caa2:	9304      	str	r3, [sp, #16]
 800caa4:	9307      	str	r3, [sp, #28]
 800caa6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800caaa:	931a      	str	r3, [sp, #104]	; 0x68
 800caac:	4654      	mov	r4, sl
 800caae:	2205      	movs	r2, #5
 800cab0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cab4:	4851      	ldr	r0, [pc, #324]	; (800cbfc <_svfiprintf_r+0x1ec>)
 800cab6:	f7f3 fb8b 	bl	80001d0 <memchr>
 800caba:	9a04      	ldr	r2, [sp, #16]
 800cabc:	b9d8      	cbnz	r0, 800caf6 <_svfiprintf_r+0xe6>
 800cabe:	06d0      	lsls	r0, r2, #27
 800cac0:	bf44      	itt	mi
 800cac2:	2320      	movmi	r3, #32
 800cac4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cac8:	0711      	lsls	r1, r2, #28
 800caca:	bf44      	itt	mi
 800cacc:	232b      	movmi	r3, #43	; 0x2b
 800cace:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cad2:	f89a 3000 	ldrb.w	r3, [sl]
 800cad6:	2b2a      	cmp	r3, #42	; 0x2a
 800cad8:	d015      	beq.n	800cb06 <_svfiprintf_r+0xf6>
 800cada:	9a07      	ldr	r2, [sp, #28]
 800cadc:	4654      	mov	r4, sl
 800cade:	2000      	movs	r0, #0
 800cae0:	f04f 0c0a 	mov.w	ip, #10
 800cae4:	4621      	mov	r1, r4
 800cae6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800caea:	3b30      	subs	r3, #48	; 0x30
 800caec:	2b09      	cmp	r3, #9
 800caee:	d94e      	bls.n	800cb8e <_svfiprintf_r+0x17e>
 800caf0:	b1b0      	cbz	r0, 800cb20 <_svfiprintf_r+0x110>
 800caf2:	9207      	str	r2, [sp, #28]
 800caf4:	e014      	b.n	800cb20 <_svfiprintf_r+0x110>
 800caf6:	eba0 0308 	sub.w	r3, r0, r8
 800cafa:	fa09 f303 	lsl.w	r3, r9, r3
 800cafe:	4313      	orrs	r3, r2
 800cb00:	9304      	str	r3, [sp, #16]
 800cb02:	46a2      	mov	sl, r4
 800cb04:	e7d2      	b.n	800caac <_svfiprintf_r+0x9c>
 800cb06:	9b03      	ldr	r3, [sp, #12]
 800cb08:	1d19      	adds	r1, r3, #4
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	9103      	str	r1, [sp, #12]
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	bfbb      	ittet	lt
 800cb12:	425b      	neglt	r3, r3
 800cb14:	f042 0202 	orrlt.w	r2, r2, #2
 800cb18:	9307      	strge	r3, [sp, #28]
 800cb1a:	9307      	strlt	r3, [sp, #28]
 800cb1c:	bfb8      	it	lt
 800cb1e:	9204      	strlt	r2, [sp, #16]
 800cb20:	7823      	ldrb	r3, [r4, #0]
 800cb22:	2b2e      	cmp	r3, #46	; 0x2e
 800cb24:	d10c      	bne.n	800cb40 <_svfiprintf_r+0x130>
 800cb26:	7863      	ldrb	r3, [r4, #1]
 800cb28:	2b2a      	cmp	r3, #42	; 0x2a
 800cb2a:	d135      	bne.n	800cb98 <_svfiprintf_r+0x188>
 800cb2c:	9b03      	ldr	r3, [sp, #12]
 800cb2e:	1d1a      	adds	r2, r3, #4
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	9203      	str	r2, [sp, #12]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	bfb8      	it	lt
 800cb38:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800cb3c:	3402      	adds	r4, #2
 800cb3e:	9305      	str	r3, [sp, #20]
 800cb40:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800cc0c <_svfiprintf_r+0x1fc>
 800cb44:	7821      	ldrb	r1, [r4, #0]
 800cb46:	2203      	movs	r2, #3
 800cb48:	4650      	mov	r0, sl
 800cb4a:	f7f3 fb41 	bl	80001d0 <memchr>
 800cb4e:	b140      	cbz	r0, 800cb62 <_svfiprintf_r+0x152>
 800cb50:	2340      	movs	r3, #64	; 0x40
 800cb52:	eba0 000a 	sub.w	r0, r0, sl
 800cb56:	fa03 f000 	lsl.w	r0, r3, r0
 800cb5a:	9b04      	ldr	r3, [sp, #16]
 800cb5c:	4303      	orrs	r3, r0
 800cb5e:	3401      	adds	r4, #1
 800cb60:	9304      	str	r3, [sp, #16]
 800cb62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb66:	4826      	ldr	r0, [pc, #152]	; (800cc00 <_svfiprintf_r+0x1f0>)
 800cb68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cb6c:	2206      	movs	r2, #6
 800cb6e:	f7f3 fb2f 	bl	80001d0 <memchr>
 800cb72:	2800      	cmp	r0, #0
 800cb74:	d038      	beq.n	800cbe8 <_svfiprintf_r+0x1d8>
 800cb76:	4b23      	ldr	r3, [pc, #140]	; (800cc04 <_svfiprintf_r+0x1f4>)
 800cb78:	bb1b      	cbnz	r3, 800cbc2 <_svfiprintf_r+0x1b2>
 800cb7a:	9b03      	ldr	r3, [sp, #12]
 800cb7c:	3307      	adds	r3, #7
 800cb7e:	f023 0307 	bic.w	r3, r3, #7
 800cb82:	3308      	adds	r3, #8
 800cb84:	9303      	str	r3, [sp, #12]
 800cb86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb88:	4433      	add	r3, r6
 800cb8a:	9309      	str	r3, [sp, #36]	; 0x24
 800cb8c:	e767      	b.n	800ca5e <_svfiprintf_r+0x4e>
 800cb8e:	fb0c 3202 	mla	r2, ip, r2, r3
 800cb92:	460c      	mov	r4, r1
 800cb94:	2001      	movs	r0, #1
 800cb96:	e7a5      	b.n	800cae4 <_svfiprintf_r+0xd4>
 800cb98:	2300      	movs	r3, #0
 800cb9a:	3401      	adds	r4, #1
 800cb9c:	9305      	str	r3, [sp, #20]
 800cb9e:	4619      	mov	r1, r3
 800cba0:	f04f 0c0a 	mov.w	ip, #10
 800cba4:	4620      	mov	r0, r4
 800cba6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cbaa:	3a30      	subs	r2, #48	; 0x30
 800cbac:	2a09      	cmp	r2, #9
 800cbae:	d903      	bls.n	800cbb8 <_svfiprintf_r+0x1a8>
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d0c5      	beq.n	800cb40 <_svfiprintf_r+0x130>
 800cbb4:	9105      	str	r1, [sp, #20]
 800cbb6:	e7c3      	b.n	800cb40 <_svfiprintf_r+0x130>
 800cbb8:	fb0c 2101 	mla	r1, ip, r1, r2
 800cbbc:	4604      	mov	r4, r0
 800cbbe:	2301      	movs	r3, #1
 800cbc0:	e7f0      	b.n	800cba4 <_svfiprintf_r+0x194>
 800cbc2:	ab03      	add	r3, sp, #12
 800cbc4:	9300      	str	r3, [sp, #0]
 800cbc6:	462a      	mov	r2, r5
 800cbc8:	4b0f      	ldr	r3, [pc, #60]	; (800cc08 <_svfiprintf_r+0x1f8>)
 800cbca:	a904      	add	r1, sp, #16
 800cbcc:	4638      	mov	r0, r7
 800cbce:	f3af 8000 	nop.w
 800cbd2:	1c42      	adds	r2, r0, #1
 800cbd4:	4606      	mov	r6, r0
 800cbd6:	d1d6      	bne.n	800cb86 <_svfiprintf_r+0x176>
 800cbd8:	89ab      	ldrh	r3, [r5, #12]
 800cbda:	065b      	lsls	r3, r3, #25
 800cbdc:	f53f af2c 	bmi.w	800ca38 <_svfiprintf_r+0x28>
 800cbe0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cbe2:	b01d      	add	sp, #116	; 0x74
 800cbe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbe8:	ab03      	add	r3, sp, #12
 800cbea:	9300      	str	r3, [sp, #0]
 800cbec:	462a      	mov	r2, r5
 800cbee:	4b06      	ldr	r3, [pc, #24]	; (800cc08 <_svfiprintf_r+0x1f8>)
 800cbf0:	a904      	add	r1, sp, #16
 800cbf2:	4638      	mov	r0, r7
 800cbf4:	f000 f87a 	bl	800ccec <_printf_i>
 800cbf8:	e7eb      	b.n	800cbd2 <_svfiprintf_r+0x1c2>
 800cbfa:	bf00      	nop
 800cbfc:	0800d394 	.word	0x0800d394
 800cc00:	0800d39e 	.word	0x0800d39e
 800cc04:	00000000 	.word	0x00000000
 800cc08:	0800c959 	.word	0x0800c959
 800cc0c:	0800d39a 	.word	0x0800d39a

0800cc10 <_printf_common>:
 800cc10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc14:	4616      	mov	r6, r2
 800cc16:	4699      	mov	r9, r3
 800cc18:	688a      	ldr	r2, [r1, #8]
 800cc1a:	690b      	ldr	r3, [r1, #16]
 800cc1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cc20:	4293      	cmp	r3, r2
 800cc22:	bfb8      	it	lt
 800cc24:	4613      	movlt	r3, r2
 800cc26:	6033      	str	r3, [r6, #0]
 800cc28:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cc2c:	4607      	mov	r7, r0
 800cc2e:	460c      	mov	r4, r1
 800cc30:	b10a      	cbz	r2, 800cc36 <_printf_common+0x26>
 800cc32:	3301      	adds	r3, #1
 800cc34:	6033      	str	r3, [r6, #0]
 800cc36:	6823      	ldr	r3, [r4, #0]
 800cc38:	0699      	lsls	r1, r3, #26
 800cc3a:	bf42      	ittt	mi
 800cc3c:	6833      	ldrmi	r3, [r6, #0]
 800cc3e:	3302      	addmi	r3, #2
 800cc40:	6033      	strmi	r3, [r6, #0]
 800cc42:	6825      	ldr	r5, [r4, #0]
 800cc44:	f015 0506 	ands.w	r5, r5, #6
 800cc48:	d106      	bne.n	800cc58 <_printf_common+0x48>
 800cc4a:	f104 0a19 	add.w	sl, r4, #25
 800cc4e:	68e3      	ldr	r3, [r4, #12]
 800cc50:	6832      	ldr	r2, [r6, #0]
 800cc52:	1a9b      	subs	r3, r3, r2
 800cc54:	42ab      	cmp	r3, r5
 800cc56:	dc26      	bgt.n	800cca6 <_printf_common+0x96>
 800cc58:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cc5c:	1e13      	subs	r3, r2, #0
 800cc5e:	6822      	ldr	r2, [r4, #0]
 800cc60:	bf18      	it	ne
 800cc62:	2301      	movne	r3, #1
 800cc64:	0692      	lsls	r2, r2, #26
 800cc66:	d42b      	bmi.n	800ccc0 <_printf_common+0xb0>
 800cc68:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cc6c:	4649      	mov	r1, r9
 800cc6e:	4638      	mov	r0, r7
 800cc70:	47c0      	blx	r8
 800cc72:	3001      	adds	r0, #1
 800cc74:	d01e      	beq.n	800ccb4 <_printf_common+0xa4>
 800cc76:	6823      	ldr	r3, [r4, #0]
 800cc78:	68e5      	ldr	r5, [r4, #12]
 800cc7a:	6832      	ldr	r2, [r6, #0]
 800cc7c:	f003 0306 	and.w	r3, r3, #6
 800cc80:	2b04      	cmp	r3, #4
 800cc82:	bf08      	it	eq
 800cc84:	1aad      	subeq	r5, r5, r2
 800cc86:	68a3      	ldr	r3, [r4, #8]
 800cc88:	6922      	ldr	r2, [r4, #16]
 800cc8a:	bf0c      	ite	eq
 800cc8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cc90:	2500      	movne	r5, #0
 800cc92:	4293      	cmp	r3, r2
 800cc94:	bfc4      	itt	gt
 800cc96:	1a9b      	subgt	r3, r3, r2
 800cc98:	18ed      	addgt	r5, r5, r3
 800cc9a:	2600      	movs	r6, #0
 800cc9c:	341a      	adds	r4, #26
 800cc9e:	42b5      	cmp	r5, r6
 800cca0:	d11a      	bne.n	800ccd8 <_printf_common+0xc8>
 800cca2:	2000      	movs	r0, #0
 800cca4:	e008      	b.n	800ccb8 <_printf_common+0xa8>
 800cca6:	2301      	movs	r3, #1
 800cca8:	4652      	mov	r2, sl
 800ccaa:	4649      	mov	r1, r9
 800ccac:	4638      	mov	r0, r7
 800ccae:	47c0      	blx	r8
 800ccb0:	3001      	adds	r0, #1
 800ccb2:	d103      	bne.n	800ccbc <_printf_common+0xac>
 800ccb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ccb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccbc:	3501      	adds	r5, #1
 800ccbe:	e7c6      	b.n	800cc4e <_printf_common+0x3e>
 800ccc0:	18e1      	adds	r1, r4, r3
 800ccc2:	1c5a      	adds	r2, r3, #1
 800ccc4:	2030      	movs	r0, #48	; 0x30
 800ccc6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ccca:	4422      	add	r2, r4
 800cccc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ccd0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ccd4:	3302      	adds	r3, #2
 800ccd6:	e7c7      	b.n	800cc68 <_printf_common+0x58>
 800ccd8:	2301      	movs	r3, #1
 800ccda:	4622      	mov	r2, r4
 800ccdc:	4649      	mov	r1, r9
 800ccde:	4638      	mov	r0, r7
 800cce0:	47c0      	blx	r8
 800cce2:	3001      	adds	r0, #1
 800cce4:	d0e6      	beq.n	800ccb4 <_printf_common+0xa4>
 800cce6:	3601      	adds	r6, #1
 800cce8:	e7d9      	b.n	800cc9e <_printf_common+0x8e>
	...

0800ccec <_printf_i>:
 800ccec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ccf0:	7e0f      	ldrb	r7, [r1, #24]
 800ccf2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ccf4:	2f78      	cmp	r7, #120	; 0x78
 800ccf6:	4691      	mov	r9, r2
 800ccf8:	4680      	mov	r8, r0
 800ccfa:	460c      	mov	r4, r1
 800ccfc:	469a      	mov	sl, r3
 800ccfe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800cd02:	d807      	bhi.n	800cd14 <_printf_i+0x28>
 800cd04:	2f62      	cmp	r7, #98	; 0x62
 800cd06:	d80a      	bhi.n	800cd1e <_printf_i+0x32>
 800cd08:	2f00      	cmp	r7, #0
 800cd0a:	f000 80d8 	beq.w	800cebe <_printf_i+0x1d2>
 800cd0e:	2f58      	cmp	r7, #88	; 0x58
 800cd10:	f000 80a3 	beq.w	800ce5a <_printf_i+0x16e>
 800cd14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cd18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cd1c:	e03a      	b.n	800cd94 <_printf_i+0xa8>
 800cd1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cd22:	2b15      	cmp	r3, #21
 800cd24:	d8f6      	bhi.n	800cd14 <_printf_i+0x28>
 800cd26:	a101      	add	r1, pc, #4	; (adr r1, 800cd2c <_printf_i+0x40>)
 800cd28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cd2c:	0800cd85 	.word	0x0800cd85
 800cd30:	0800cd99 	.word	0x0800cd99
 800cd34:	0800cd15 	.word	0x0800cd15
 800cd38:	0800cd15 	.word	0x0800cd15
 800cd3c:	0800cd15 	.word	0x0800cd15
 800cd40:	0800cd15 	.word	0x0800cd15
 800cd44:	0800cd99 	.word	0x0800cd99
 800cd48:	0800cd15 	.word	0x0800cd15
 800cd4c:	0800cd15 	.word	0x0800cd15
 800cd50:	0800cd15 	.word	0x0800cd15
 800cd54:	0800cd15 	.word	0x0800cd15
 800cd58:	0800cea5 	.word	0x0800cea5
 800cd5c:	0800cdc9 	.word	0x0800cdc9
 800cd60:	0800ce87 	.word	0x0800ce87
 800cd64:	0800cd15 	.word	0x0800cd15
 800cd68:	0800cd15 	.word	0x0800cd15
 800cd6c:	0800cec7 	.word	0x0800cec7
 800cd70:	0800cd15 	.word	0x0800cd15
 800cd74:	0800cdc9 	.word	0x0800cdc9
 800cd78:	0800cd15 	.word	0x0800cd15
 800cd7c:	0800cd15 	.word	0x0800cd15
 800cd80:	0800ce8f 	.word	0x0800ce8f
 800cd84:	682b      	ldr	r3, [r5, #0]
 800cd86:	1d1a      	adds	r2, r3, #4
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	602a      	str	r2, [r5, #0]
 800cd8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cd90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cd94:	2301      	movs	r3, #1
 800cd96:	e0a3      	b.n	800cee0 <_printf_i+0x1f4>
 800cd98:	6820      	ldr	r0, [r4, #0]
 800cd9a:	6829      	ldr	r1, [r5, #0]
 800cd9c:	0606      	lsls	r6, r0, #24
 800cd9e:	f101 0304 	add.w	r3, r1, #4
 800cda2:	d50a      	bpl.n	800cdba <_printf_i+0xce>
 800cda4:	680e      	ldr	r6, [r1, #0]
 800cda6:	602b      	str	r3, [r5, #0]
 800cda8:	2e00      	cmp	r6, #0
 800cdaa:	da03      	bge.n	800cdb4 <_printf_i+0xc8>
 800cdac:	232d      	movs	r3, #45	; 0x2d
 800cdae:	4276      	negs	r6, r6
 800cdb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cdb4:	485e      	ldr	r0, [pc, #376]	; (800cf30 <_printf_i+0x244>)
 800cdb6:	230a      	movs	r3, #10
 800cdb8:	e019      	b.n	800cdee <_printf_i+0x102>
 800cdba:	680e      	ldr	r6, [r1, #0]
 800cdbc:	602b      	str	r3, [r5, #0]
 800cdbe:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cdc2:	bf18      	it	ne
 800cdc4:	b236      	sxthne	r6, r6
 800cdc6:	e7ef      	b.n	800cda8 <_printf_i+0xbc>
 800cdc8:	682b      	ldr	r3, [r5, #0]
 800cdca:	6820      	ldr	r0, [r4, #0]
 800cdcc:	1d19      	adds	r1, r3, #4
 800cdce:	6029      	str	r1, [r5, #0]
 800cdd0:	0601      	lsls	r1, r0, #24
 800cdd2:	d501      	bpl.n	800cdd8 <_printf_i+0xec>
 800cdd4:	681e      	ldr	r6, [r3, #0]
 800cdd6:	e002      	b.n	800cdde <_printf_i+0xf2>
 800cdd8:	0646      	lsls	r6, r0, #25
 800cdda:	d5fb      	bpl.n	800cdd4 <_printf_i+0xe8>
 800cddc:	881e      	ldrh	r6, [r3, #0]
 800cdde:	4854      	ldr	r0, [pc, #336]	; (800cf30 <_printf_i+0x244>)
 800cde0:	2f6f      	cmp	r7, #111	; 0x6f
 800cde2:	bf0c      	ite	eq
 800cde4:	2308      	moveq	r3, #8
 800cde6:	230a      	movne	r3, #10
 800cde8:	2100      	movs	r1, #0
 800cdea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cdee:	6865      	ldr	r5, [r4, #4]
 800cdf0:	60a5      	str	r5, [r4, #8]
 800cdf2:	2d00      	cmp	r5, #0
 800cdf4:	bfa2      	ittt	ge
 800cdf6:	6821      	ldrge	r1, [r4, #0]
 800cdf8:	f021 0104 	bicge.w	r1, r1, #4
 800cdfc:	6021      	strge	r1, [r4, #0]
 800cdfe:	b90e      	cbnz	r6, 800ce04 <_printf_i+0x118>
 800ce00:	2d00      	cmp	r5, #0
 800ce02:	d04d      	beq.n	800cea0 <_printf_i+0x1b4>
 800ce04:	4615      	mov	r5, r2
 800ce06:	fbb6 f1f3 	udiv	r1, r6, r3
 800ce0a:	fb03 6711 	mls	r7, r3, r1, r6
 800ce0e:	5dc7      	ldrb	r7, [r0, r7]
 800ce10:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ce14:	4637      	mov	r7, r6
 800ce16:	42bb      	cmp	r3, r7
 800ce18:	460e      	mov	r6, r1
 800ce1a:	d9f4      	bls.n	800ce06 <_printf_i+0x11a>
 800ce1c:	2b08      	cmp	r3, #8
 800ce1e:	d10b      	bne.n	800ce38 <_printf_i+0x14c>
 800ce20:	6823      	ldr	r3, [r4, #0]
 800ce22:	07de      	lsls	r6, r3, #31
 800ce24:	d508      	bpl.n	800ce38 <_printf_i+0x14c>
 800ce26:	6923      	ldr	r3, [r4, #16]
 800ce28:	6861      	ldr	r1, [r4, #4]
 800ce2a:	4299      	cmp	r1, r3
 800ce2c:	bfde      	ittt	le
 800ce2e:	2330      	movle	r3, #48	; 0x30
 800ce30:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ce34:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800ce38:	1b52      	subs	r2, r2, r5
 800ce3a:	6122      	str	r2, [r4, #16]
 800ce3c:	f8cd a000 	str.w	sl, [sp]
 800ce40:	464b      	mov	r3, r9
 800ce42:	aa03      	add	r2, sp, #12
 800ce44:	4621      	mov	r1, r4
 800ce46:	4640      	mov	r0, r8
 800ce48:	f7ff fee2 	bl	800cc10 <_printf_common>
 800ce4c:	3001      	adds	r0, #1
 800ce4e:	d14c      	bne.n	800ceea <_printf_i+0x1fe>
 800ce50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ce54:	b004      	add	sp, #16
 800ce56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce5a:	4835      	ldr	r0, [pc, #212]	; (800cf30 <_printf_i+0x244>)
 800ce5c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ce60:	6829      	ldr	r1, [r5, #0]
 800ce62:	6823      	ldr	r3, [r4, #0]
 800ce64:	f851 6b04 	ldr.w	r6, [r1], #4
 800ce68:	6029      	str	r1, [r5, #0]
 800ce6a:	061d      	lsls	r5, r3, #24
 800ce6c:	d514      	bpl.n	800ce98 <_printf_i+0x1ac>
 800ce6e:	07df      	lsls	r7, r3, #31
 800ce70:	bf44      	itt	mi
 800ce72:	f043 0320 	orrmi.w	r3, r3, #32
 800ce76:	6023      	strmi	r3, [r4, #0]
 800ce78:	b91e      	cbnz	r6, 800ce82 <_printf_i+0x196>
 800ce7a:	6823      	ldr	r3, [r4, #0]
 800ce7c:	f023 0320 	bic.w	r3, r3, #32
 800ce80:	6023      	str	r3, [r4, #0]
 800ce82:	2310      	movs	r3, #16
 800ce84:	e7b0      	b.n	800cde8 <_printf_i+0xfc>
 800ce86:	6823      	ldr	r3, [r4, #0]
 800ce88:	f043 0320 	orr.w	r3, r3, #32
 800ce8c:	6023      	str	r3, [r4, #0]
 800ce8e:	2378      	movs	r3, #120	; 0x78
 800ce90:	4828      	ldr	r0, [pc, #160]	; (800cf34 <_printf_i+0x248>)
 800ce92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ce96:	e7e3      	b.n	800ce60 <_printf_i+0x174>
 800ce98:	0659      	lsls	r1, r3, #25
 800ce9a:	bf48      	it	mi
 800ce9c:	b2b6      	uxthmi	r6, r6
 800ce9e:	e7e6      	b.n	800ce6e <_printf_i+0x182>
 800cea0:	4615      	mov	r5, r2
 800cea2:	e7bb      	b.n	800ce1c <_printf_i+0x130>
 800cea4:	682b      	ldr	r3, [r5, #0]
 800cea6:	6826      	ldr	r6, [r4, #0]
 800cea8:	6961      	ldr	r1, [r4, #20]
 800ceaa:	1d18      	adds	r0, r3, #4
 800ceac:	6028      	str	r0, [r5, #0]
 800ceae:	0635      	lsls	r5, r6, #24
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	d501      	bpl.n	800ceb8 <_printf_i+0x1cc>
 800ceb4:	6019      	str	r1, [r3, #0]
 800ceb6:	e002      	b.n	800cebe <_printf_i+0x1d2>
 800ceb8:	0670      	lsls	r0, r6, #25
 800ceba:	d5fb      	bpl.n	800ceb4 <_printf_i+0x1c8>
 800cebc:	8019      	strh	r1, [r3, #0]
 800cebe:	2300      	movs	r3, #0
 800cec0:	6123      	str	r3, [r4, #16]
 800cec2:	4615      	mov	r5, r2
 800cec4:	e7ba      	b.n	800ce3c <_printf_i+0x150>
 800cec6:	682b      	ldr	r3, [r5, #0]
 800cec8:	1d1a      	adds	r2, r3, #4
 800ceca:	602a      	str	r2, [r5, #0]
 800cecc:	681d      	ldr	r5, [r3, #0]
 800cece:	6862      	ldr	r2, [r4, #4]
 800ced0:	2100      	movs	r1, #0
 800ced2:	4628      	mov	r0, r5
 800ced4:	f7f3 f97c 	bl	80001d0 <memchr>
 800ced8:	b108      	cbz	r0, 800cede <_printf_i+0x1f2>
 800ceda:	1b40      	subs	r0, r0, r5
 800cedc:	6060      	str	r0, [r4, #4]
 800cede:	6863      	ldr	r3, [r4, #4]
 800cee0:	6123      	str	r3, [r4, #16]
 800cee2:	2300      	movs	r3, #0
 800cee4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cee8:	e7a8      	b.n	800ce3c <_printf_i+0x150>
 800ceea:	6923      	ldr	r3, [r4, #16]
 800ceec:	462a      	mov	r2, r5
 800ceee:	4649      	mov	r1, r9
 800cef0:	4640      	mov	r0, r8
 800cef2:	47d0      	blx	sl
 800cef4:	3001      	adds	r0, #1
 800cef6:	d0ab      	beq.n	800ce50 <_printf_i+0x164>
 800cef8:	6823      	ldr	r3, [r4, #0]
 800cefa:	079b      	lsls	r3, r3, #30
 800cefc:	d413      	bmi.n	800cf26 <_printf_i+0x23a>
 800cefe:	68e0      	ldr	r0, [r4, #12]
 800cf00:	9b03      	ldr	r3, [sp, #12]
 800cf02:	4298      	cmp	r0, r3
 800cf04:	bfb8      	it	lt
 800cf06:	4618      	movlt	r0, r3
 800cf08:	e7a4      	b.n	800ce54 <_printf_i+0x168>
 800cf0a:	2301      	movs	r3, #1
 800cf0c:	4632      	mov	r2, r6
 800cf0e:	4649      	mov	r1, r9
 800cf10:	4640      	mov	r0, r8
 800cf12:	47d0      	blx	sl
 800cf14:	3001      	adds	r0, #1
 800cf16:	d09b      	beq.n	800ce50 <_printf_i+0x164>
 800cf18:	3501      	adds	r5, #1
 800cf1a:	68e3      	ldr	r3, [r4, #12]
 800cf1c:	9903      	ldr	r1, [sp, #12]
 800cf1e:	1a5b      	subs	r3, r3, r1
 800cf20:	42ab      	cmp	r3, r5
 800cf22:	dcf2      	bgt.n	800cf0a <_printf_i+0x21e>
 800cf24:	e7eb      	b.n	800cefe <_printf_i+0x212>
 800cf26:	2500      	movs	r5, #0
 800cf28:	f104 0619 	add.w	r6, r4, #25
 800cf2c:	e7f5      	b.n	800cf1a <_printf_i+0x22e>
 800cf2e:	bf00      	nop
 800cf30:	0800d3a5 	.word	0x0800d3a5
 800cf34:	0800d3b6 	.word	0x0800d3b6

0800cf38 <__retarget_lock_acquire_recursive>:
 800cf38:	4770      	bx	lr

0800cf3a <__retarget_lock_release_recursive>:
 800cf3a:	4770      	bx	lr

0800cf3c <memmove>:
 800cf3c:	4288      	cmp	r0, r1
 800cf3e:	b510      	push	{r4, lr}
 800cf40:	eb01 0402 	add.w	r4, r1, r2
 800cf44:	d902      	bls.n	800cf4c <memmove+0x10>
 800cf46:	4284      	cmp	r4, r0
 800cf48:	4623      	mov	r3, r4
 800cf4a:	d807      	bhi.n	800cf5c <memmove+0x20>
 800cf4c:	1e43      	subs	r3, r0, #1
 800cf4e:	42a1      	cmp	r1, r4
 800cf50:	d008      	beq.n	800cf64 <memmove+0x28>
 800cf52:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cf56:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cf5a:	e7f8      	b.n	800cf4e <memmove+0x12>
 800cf5c:	4402      	add	r2, r0
 800cf5e:	4601      	mov	r1, r0
 800cf60:	428a      	cmp	r2, r1
 800cf62:	d100      	bne.n	800cf66 <memmove+0x2a>
 800cf64:	bd10      	pop	{r4, pc}
 800cf66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cf6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cf6e:	e7f7      	b.n	800cf60 <memmove+0x24>

0800cf70 <_realloc_r>:
 800cf70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf74:	4680      	mov	r8, r0
 800cf76:	4614      	mov	r4, r2
 800cf78:	460e      	mov	r6, r1
 800cf7a:	b921      	cbnz	r1, 800cf86 <_realloc_r+0x16>
 800cf7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf80:	4611      	mov	r1, r2
 800cf82:	f7ff bc39 	b.w	800c7f8 <_malloc_r>
 800cf86:	b92a      	cbnz	r2, 800cf94 <_realloc_r+0x24>
 800cf88:	f7ff fbca 	bl	800c720 <_free_r>
 800cf8c:	4625      	mov	r5, r4
 800cf8e:	4628      	mov	r0, r5
 800cf90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf94:	f000 f81b 	bl	800cfce <_malloc_usable_size_r>
 800cf98:	4284      	cmp	r4, r0
 800cf9a:	4607      	mov	r7, r0
 800cf9c:	d802      	bhi.n	800cfa4 <_realloc_r+0x34>
 800cf9e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cfa2:	d812      	bhi.n	800cfca <_realloc_r+0x5a>
 800cfa4:	4621      	mov	r1, r4
 800cfa6:	4640      	mov	r0, r8
 800cfa8:	f7ff fc26 	bl	800c7f8 <_malloc_r>
 800cfac:	4605      	mov	r5, r0
 800cfae:	2800      	cmp	r0, #0
 800cfb0:	d0ed      	beq.n	800cf8e <_realloc_r+0x1e>
 800cfb2:	42bc      	cmp	r4, r7
 800cfb4:	4622      	mov	r2, r4
 800cfb6:	4631      	mov	r1, r6
 800cfb8:	bf28      	it	cs
 800cfba:	463a      	movcs	r2, r7
 800cfbc:	f7ff fb9a 	bl	800c6f4 <memcpy>
 800cfc0:	4631      	mov	r1, r6
 800cfc2:	4640      	mov	r0, r8
 800cfc4:	f7ff fbac 	bl	800c720 <_free_r>
 800cfc8:	e7e1      	b.n	800cf8e <_realloc_r+0x1e>
 800cfca:	4635      	mov	r5, r6
 800cfcc:	e7df      	b.n	800cf8e <_realloc_r+0x1e>

0800cfce <_malloc_usable_size_r>:
 800cfce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cfd2:	1f18      	subs	r0, r3, #4
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	bfbc      	itt	lt
 800cfd8:	580b      	ldrlt	r3, [r1, r0]
 800cfda:	18c0      	addlt	r0, r0, r3
 800cfdc:	4770      	bx	lr
	...

0800cfe0 <_init>:
 800cfe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfe2:	bf00      	nop
 800cfe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfe6:	bc08      	pop	{r3}
 800cfe8:	469e      	mov	lr, r3
 800cfea:	4770      	bx	lr

0800cfec <_fini>:
 800cfec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfee:	bf00      	nop
 800cff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cff2:	bc08      	pop	{r3}
 800cff4:	469e      	mov	lr, r3
 800cff6:	4770      	bx	lr
