

================================================================
== Vitis HLS Report for 'sortList_Pipeline_VITIS_LOOP_45_3'
================================================================
* Date:           Wed Jul  5 23:25:35 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.724 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_45_3  |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     97|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      67|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      67|    133|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_117_p2  |         +|   0|  0|  40|          33|           1|
    |j_1_fu_103_p2       |         +|   0|  0|  38|          31|           1|
    |icmp_ln45_fu_98_p2  |      icmp|   0|  0|  17|          31|          31|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  97|          96|          35|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |index_fu_46              |   9|          2|   33|         66|
    |j_fu_42                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |index_fu_46              |  33|   0|   33|          0|
    |j_fu_42                  |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  67|   0|   67|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_45_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_45_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_45_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_45_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_45_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_45_3|  return value|
|sext_ln45             |   in|   32|     ap_none|                          sext_ln45|        scalar|
|count_load_1          |   in|   31|     ap_none|                       count_load_1|        scalar|
|sorted_list_address0  |  out|   11|   ap_memory|                        sorted_list|         array|
|sorted_list_ce0       |  out|    1|   ap_memory|                        sorted_list|         array|
|sorted_list_we0       |  out|    1|   ap_memory|                        sorted_list|         array|
|sorted_list_d0        |  out|   64|   ap_memory|                        sorted_list|         array|
|conv                  |   in|   64|     ap_none|                               conv|        scalar|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

