// Seed: 1539893249
module module_0 ();
  logic id_1;
  assign id_1 = id_1 - 1;
  assign module_3.id_4 = 0;
  assign module_2.id_1 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri   id_1,
    input  uwire id_2,
    input  tri   id_3
);
  localparam id_5 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0
    , id_8,
    input tri1 id_1,
    input uwire id_2,
    output tri0 id_3,
    input uwire id_4,
    output tri0 id_5,
    input supply0 id_6
);
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_4 = 32'd99,
    parameter id_6 = 32'd77
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  module_0 modCall_1 ();
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = -1'b0 == 'h0;
  parameter id_5 = 1;
  logic _id_6;
  ;
  wire id_7;
  wire [id_4 : id_6] id_8;
  supply0 id_9, id_10 = 1;
endmodule
