
*** Running vivado
    with args -log system_axi_cdma_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_cdma_0_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Feb 17 21:34:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system_axi_cdma_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adnepukan/aicas4qwen/hardware/ip_repo/config_register_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/adnepukan/vitis/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_cdma_0_0
Command: synth_design -top system_axi_cdma_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 643981
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2446.277 ; gain = 127.684 ; free physical = 926 ; free virtual = 67521
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_axi_cdma_0_0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_cdma_0_0/synth/system_axi_cdma_0_0.vhd:114]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXI_MAX_BURST_LEN bound to: 2 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 1 - type: integer 
	Parameter C_USE_DATAMOVER_LITE bound to: 0 - type: integer 
	Parameter C_READ_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_WRITE_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 256 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'axi_cdma' declared at '/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:14949' bound to instance 'U0' of component 'axi_cdma' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_cdma_0_0/synth/system_axi_cdma_0_0.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_cdma' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:15249]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_simple_wrap' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:8669]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_reset' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:966]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:401]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen__parameterized0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen__parameterized0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:401]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_pulse_gen__parameterized1' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_pulse_gen__parameterized1' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_reset' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:966]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_reg_module' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:5280]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_lite_if' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:2149]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_lite_if' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:2149]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_register' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:3780]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_register' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:3780]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_reg_module' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:5280]
INFO: [Synth 8-638] synthesizing module 'axi_cdma_simple_cntlr' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:7652]
INFO: [Synth 8-226] default block is never used [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:8193]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_simple_cntlr' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:7652]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:55204]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:53343]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:2668]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:2668]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:13674]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:13674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:7368]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:4300]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:4300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:4300]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:4300]
INFO: [Synth 8-226] default block is never used [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:9442]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:7368]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:9946]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:9946]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:12119]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10621]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10621]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:12119]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:30301]
INFO: [Synth 8-226] default block is never used [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:30566]
INFO: [Synth 8-226] default block is never used [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:32652]
INFO: [Synth 8-226] default block is never used [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:33202]
INFO: [Synth 8-226] default block is never used [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:33742]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:29806]
INFO: [Synth 8-226] default block is never used [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:29822]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:29806]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:30301]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:53343]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:49786]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:17614]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:17614]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc__parameterized0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:7368]
INFO: [Synth 8-226] default block is never used [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:9442]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc__parameterized0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:7368]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:9946]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:9946]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:15590]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:15590]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:18902]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:14039]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:14039]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:18902]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:49786]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:55204]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma_simple_wrap' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:8669]
INFO: [Synth 8-256] done synthesizing module 'axi_cdma' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:15249]
INFO: [Synth 8-256] done synthesizing module 'system_axi_cdma_0_0' (0#1) [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_cdma_0_0/synth/system_axi_cdma_0_0.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element sig_axilite_por2rst_out_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:1179]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:2243]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:2245]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:2398]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:2230]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:2359]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:3140]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:4353]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:4354]
WARNING: [Synth 8-6014] Unused sequential element error_pointer_set_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:4620]
WARNING: [Synth 8-6014] Unused sequential element irqthresh_wren_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:4005]
WARNING: [Synth 8-6014] Unused sequential element sg_interr_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:4333]
WARNING: [Synth 8-6014] Unused sequential element sg_slverr_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:4334]
WARNING: [Synth 8-6014] Unused sequential element sg_decerr_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:4335]
WARNING: [Synth 8-6014] Unused sequential element dly_irq_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:4494]
WARNING: [Synth 8-6014] Unused sequential element currdesc_updated_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:4621]
WARNING: [Synth 8-6014] Unused sequential element taildesc_lsb_int_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:3910]
WARNING: [Synth 8-6014] Unused sequential element GEN_SG_ADDR_EQL64.curdesc_msb_i_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:3908]
WARNING: [Synth 8-6014] Unused sequential element GEN_SG_ADDR_EQL64.taildesc_msb_i_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:3911]
WARNING: [Synth 8-6014] Unused sequential element GEN_SG_ADDR_EQL64.taildesc_lsb_i_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:3909]
WARNING: [Synth 8-6014] Unused sequential element GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:4817]
WARNING: [Synth 8-6014] Unused sequential element tailpntr_updated_d2_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/9d4d/hdl/axi_cdma_v4_1_vh_rfs.vhd:4835]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1990]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1990]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:8000]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:8311]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10356]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10363]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:13159]
WARNING: [Synth 8-6014] Unused sequential element sig_flush_reg_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:30799]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:8000]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:8311]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10356]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10363]
WARNING: [Synth 8-6014] Unused sequential element sig_single_dbeat_reg was removed.  [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:17144]
WARNING: [Synth 8-7129] Port debeat_saddr_lsb[4] in module axi_datamover_wr_demux is either unconnected or has no load
WARNING: [Synth 8-7129] Port debeat_saddr_lsb[3] in module axi_datamover_wr_demux is either unconnected or has no load
WARNING: [Synth 8-7129] Port debeat_saddr_lsb[2] in module axi_datamover_wr_demux is either unconnected or has no load
WARNING: [Synth 8-7129] Port debeat_saddr_lsb[1] in module axi_datamover_wr_demux is either unconnected or has no load
WARNING: [Synth 8-7129] Port debeat_saddr_lsb[0] in module axi_datamover_wr_demux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_reset in module axi_datamover_fifo__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_clk in module axi_datamover_fifo__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2mm_strm_eop in module axi_datamover_wrdata_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2mm_stbs_asserted[7] in module axi_datamover_wrdata_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2mm_stbs_asserted[6] in module axi_datamover_wrdata_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2mm_stbs_asserted[5] in module axi_datamover_wrdata_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2mm_stbs_asserted[4] in module axi_datamover_wrdata_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2mm_stbs_asserted[3] in module axi_datamover_wrdata_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2mm_stbs_asserted[2] in module axi_datamover_wrdata_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2mm_stbs_asserted[1] in module axi_datamover_wrdata_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2mm_stbs_asserted[0] in module axi_datamover_wrdata_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port realign2wdc_eop_error in module axi_datamover_wrdata_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_reset in module axi_datamover_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_clk in module axi_datamover_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2addr_data_rdy in module axi_datamover_addr_cntl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port num_valid_bytes[4] in module axi_datamover_strb_gen2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port num_valid_bytes[3] in module axi_datamover_strb_gen2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port num_valid_bytes[2] in module axi_datamover_strb_gen2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port num_valid_bytes[1] in module axi_datamover_strb_gen2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port num_valid_bytes[0] in module axi_datamover_strb_gen2__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port end_addr_offset[4] in module axi_datamover_strb_gen2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port end_addr_offset[3] in module axi_datamover_strb_gen2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port end_addr_offset[2] in module axi_datamover_strb_gen2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port end_addr_offset[1] in module axi_datamover_strb_gen2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port end_addr_offset[0] in module axi_datamover_strb_gen2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_reset in module axi_datamover_fifo__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_clk in module axi_datamover_fifo__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_reset in module axi_datamover_fifo__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_clk in module axi_datamover_fifo__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calc2wsc_calc_error in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr2wsc_fifo_empty in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_eop in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[25] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[24] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[23] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[22] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[21] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[20] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[19] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[18] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[17] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[16] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[15] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[14] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[13] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[12] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[11] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[10] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[9] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[8] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[7] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[6] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[5] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[4] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[3] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[2] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[1] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_bytes_rcvd[0] in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_reset in module axi_datamover_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_clk in module axi_datamover_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_reset in module axi_datamover_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_clk in module axi_datamover_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port secondary_awclk in module axi_datamover_cmd_status is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_reset in module axi_datamover_cmd_status is either unconnected or has no load
WARNING: [Synth 8-7129] Port cache_data[7] in module axi_datamover_cmd_status is either unconnected or has no load
WARNING: [Synth 8-7129] Port cache_data[6] in module axi_datamover_cmd_status is either unconnected or has no load
WARNING: [Synth 8-7129] Port cache_data[5] in module axi_datamover_cmd_status is either unconnected or has no load
WARNING: [Synth 8-7129] Port cache_data[4] in module axi_datamover_cmd_status is either unconnected or has no load
WARNING: [Synth 8-7129] Port cache_data[3] in module axi_datamover_cmd_status is either unconnected or has no load
WARNING: [Synth 8-7129] Port cache_data[2] in module axi_datamover_cmd_status is either unconnected or has no load
WARNING: [Synth 8-7129] Port cache_data[1] in module axi_datamover_cmd_status is either unconnected or has no load
WARNING: [Synth 8-7129] Port cache_data[0] in module axi_datamover_cmd_status is either unconnected or has no load
WARNING: [Synth 8-7129] Port secondary_awclk in module axi_datamover_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port secondary_aresetn in module axi_datamover_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2mm_cmd_wdata[106] in module axi_datamover_s2mm_full_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2mm_cmd_wdata[105] in module axi_datamover_s2mm_full_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2mm_cmd_wdata[104] in module axi_datamover_s2mm_full_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2mm_cmd_wdata[103] in module axi_datamover_s2mm_full_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2mm_dbg_sel[3] in module axi_datamover_s2mm_full_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2mm_dbg_sel[2] in module axi_datamover_s2mm_full_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2mm_dbg_sel[1] in module axi_datamover_s2mm_full_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_reset in module axi_datamover_fifo__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_clk in module axi_datamover_fifo__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mstr2data_saddr_lsb[4] in module axi_datamover_rdmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mstr2data_saddr_lsb[3] in module axi_datamover_rdmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mstr2data_saddr_lsb[2] in module axi_datamover_rdmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mstr2data_saddr_lsb[1] in module axi_datamover_rdmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mstr2data_saddr_lsb[0] in module axi_datamover_rdmux is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2addr_data_rdy in module axi_datamover_addr_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port calc2rsc_calc_error in module axi_datamover_rd_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr2rsc_calc_error in module axi_datamover_rd_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr2rsc_fifo_empty in module axi_datamover_rd_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mm2s_cmd_wdata[106] in module axi_datamover_mm2s_full_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port mm2s_cmd_wdata[105] in module axi_datamover_mm2s_full_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port mm2s_cmd_wdata[104] in module axi_datamover_mm2s_full_wrap is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2692.215 ; gain = 373.621 ; free physical = 174 ; free virtual = 66828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2692.215 ; gain = 373.621 ; free physical = 152 ; free virtual = 66806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2692.215 ; gain = 373.621 ; free physical = 152 ; free virtual = 66806
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2692.215 ; gain = 0.000 ; free physical = 168 ; free virtual = 66788
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_cdma_0_0/system_axi_cdma_0_0_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2774.121 ; gain = 3.031 ; free physical = 155 ; free virtual = 66695
Finished Parsing XDC File [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_cdma_0_0/system_axi_cdma_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_cdma_0_0/system_axi_cdma_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_cdma_0_0/system_axi_cdma_0_0.xdc] for cell 'U0'
Parsing XDC File [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.runs/system_axi_cdma_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/adnepukan/aicas4qwen/hardware/project_1/project_1.runs/system_axi_cdma_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2774.121 ; gain = 0.000 ; free physical = 155 ; free virtual = 66695
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2774.121 ; gain = 0.000 ; free physical = 168 ; free virtual = 66697
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2774.121 ; gain = 455.527 ; free physical = 167 ; free virtual = 66615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2782.125 ; gain = 463.531 ; free physical = 167 ; free virtual = 66615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/adnepukan/aicas4qwen/hardware/project_1/project_1.runs/system_axi_cdma_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2782.125 ; gain = 463.531 ; free physical = 166 ; free virtual = 66615
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sig_sm_state_reg' in module 'axi_cdma_simple_cntlr'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
ROM "GEN_MUXFARM_256.sig_final_mux_sel" will be implemented in logic because its size less than 1024
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
             wait_for_go |                         00000010 |                              001
               ld_dm_cmd |                         00000100 |                              010
         get_mm2s_status |                         00001000 |                              011
         get_s2mm_status |                         00010000 |                              100
            score_status |                         00100000 |                              101
               xfer_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_sm_state_reg' using encoding 'one-hot' in module 'axi_cdma_simple_cntlr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2782.125 ; gain = 463.531 ; free physical = 167 ; free virtual = 66429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 5     
	   3 Input    5 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   3 Input    3 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	              103 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 17    
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 18    
	               10 Bit    Registers := 96    
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 283   
+---Muxes : 
	   2 Input  256 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 21    
	   2 Input   16 Bit        Muxes := 15    
	   2 Input   10 Bit        Muxes := 32    
	  32 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 14    
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 174   
	   8 Input    1 Bit        Muxes := 10    
	  32 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/FSM_onehot_sig_sm_state_reg[7]) is unused and will be removed from module axi_cdma.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 2782.125 ; gain = 463.531 ; free physical = 165 ; free virtual = 66100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------------+-----------------------------------+---------------+----------------+
|Module Name             | RTL Object                        | Depth x Width | Implemented As | 
+------------------------+-----------------------------------+---------------+----------------+
|axi_datamover_mm2s_dre  | GEN_MUXFARM_256.sig_final_mux_sel | 32x31         | LUT            | 
|axi_datamover_strb_gen2 | var_end_vector                    | 32x32         | LUT            | 
|axi_datamover_strb_gen2 | var_start_vector                  | 32x32         | LUT            | 
|axi_datamover_strb_gen2 | var_end_vector                    | 32x32         | LUT            | 
|axi_datamover_strb_gen2 | var_start_vector                  | 32x32         | LUT            | 
|axi_datamover_mm2s_dre  | GEN_MUXFARM_256.sig_final_mux_sel | 32x31         | LUT            | 
|axi_datamover_strb_gen2 | var_end_vector                    | 32x32         | LUT            | 
|axi_datamover_strb_gen2 | var_start_vector                  | 32x32         | LUT            | 
|axi_datamover_strb_gen2 | var_start_vector                  | 32x32         | LUT            | 
+------------------------+-----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 3298.707 ; gain = 980.113 ; free physical = 157 ; free virtual = 65853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 3451.895 ; gain = 1133.301 ; free physical = 166 ; free virtual = 65556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 3451.895 ; gain = 1133.301 ; free physical = 183 ; free virtual = 65535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 3525.707 ; gain = 1207.113 ; free physical = 189 ; free virtual = 65474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 3525.707 ; gain = 1207.113 ; free physical = 188 ; free virtual = 65473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 3525.707 ; gain = 1207.113 ; free physical = 197 ; free virtual = 65468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 3525.707 ; gain = 1207.113 ; free physical = 197 ; free virtual = 65468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 3525.707 ; gain = 1207.113 ; free physical = 186 ; free virtual = 65455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 3525.707 ; gain = 1207.113 ; free physical = 186 ; free virtual = 65455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                 | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3] | 91     | 91         | 91     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3] | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[5] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5] | 7      | 7          | 7      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[3] | 86     | 86         | 86     | 0       | 0      | 0      | 0      | 
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    18|
|2     |LUT1   |    18|
|3     |LUT2   |   269|
|4     |LUT3   |  1038|
|5     |LUT4   |   367|
|6     |LUT5   |   869|
|7     |LUT6   |  1755|
|8     |MUXF7  |    21|
|9     |SRL16E |   292|
|10    |FDRE   |  3028|
|11    |FDSE   |    42|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 3525.707 ; gain = 1207.113 ; free physical = 186 ; free virtual = 65455
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 291 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 3525.707 ; gain = 1125.207 ; free physical = 183 ; free virtual = 65453
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 3525.707 ; gain = 1207.113 ; free physical = 183 ; free virtual = 65453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3525.707 ; gain = 0.000 ; free physical = 343 ; free virtual = 65617
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3525.707 ; gain = 0.000 ; free physical = 298 ; free virtual = 65610
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 36990e8
INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:31 . Memory (MB): peak = 3525.707 ; gain = 2101.746 ; free physical = 284 ; free virtual = 65626
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2819.245; main = 2584.897; forked = 240.518
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4434.875; main = 3525.711; forked = 909.164
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3531.914 ; gain = 0.000 ; free physical = 284 ; free virtual = 65627
INFO: [Common 17-1381] The checkpoint '/home/adnepukan/aicas4qwen/hardware/project_1/project_1.runs/system_axi_cdma_0_0_synth_1/system_axi_cdma_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_cdma_0_0, cache-ID = 7cfbf5e8271922ca
INFO: [Coretcl 2-1174] Renamed 63 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3531.914 ; gain = 0.000 ; free physical = 285 ; free virtual = 65631
INFO: [Common 17-1381] The checkpoint '/home/adnepukan/aicas4qwen/hardware/project_1/project_1.runs/system_axi_cdma_0_0_synth_1/system_axi_cdma_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_axi_cdma_0_0_utilization_synth.rpt -pb system_axi_cdma_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 17 21:36:01 2025...
