Module-level comment:
/*
 * a25_dcache: Configurable data cache for A25 processor
 * Implements multi-way (2/3/4/8) cache with read/write, miss handling, and exclusive access
 * Uses tag/data RAM, replacement policy, and state machine for cache operations
 * Interfaces with processor and memory system, manages cache hits/misses, flushes, and write-backs
 * Supports configurable cache lines, words per line, and ways for flexible performance tuning
 */