Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Oct  2 23:11:39 2023
| Host         : RaijinPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_MCU_control_sets_placed.rpt
| Design       : OTTER_MCU
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            3 |
| Yes          | No                    | No                     |             100 |           52 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              92 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | my_fsm/Q[1]                          |                                     |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG |                                      | RST_IBUF                            |                3 |              5 |         1.67 |
|  my_fsm/NS     |                                      |                                     |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG |                                      |                                     |                7 |              9 |         1.29 |
|  clk_IBUF_BUFG | OTTER_MEMORY/FSM_onehot_PS_reg[0]_2  | OTTER_MEMORY/FSM_onehot_PS_reg[0]_1 |               16 |             30 |         1.88 |
|  clk_IBUF_BUFG | OTTER_MEMORY/FSM_onehot_PS_reg[0][0] | OTTER_MEMORY/FSM_onehot_PS_reg[0]_0 |               19 |             30 |         1.58 |
|  clk_IBUF_BUFG | reg_file_reg_r1_0_31_0_5_i_140_n_0   |                                     |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | OTTER_MEMORY/CSR_MSTATUS_reg[3]_0[0] |                                     |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | OTTER_MEMORY/FSM_onehot_PS_reg[4][0] | my_fsm/Q[0]                         |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | OTTER_MEMORY/E[0]                    |                                     |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | OTTER_MEMORY/p_0_in                  |                                     |               12 |             96 |         8.00 |
+----------------+--------------------------------------+-------------------------------------+------------------+----------------+--------------+


