

================================================================
== Vitis HLS Report for 'cshake256_simple_absorb'
================================================================
* Date:           Tue May 20 14:34:57 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.214 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                             |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                           Instance                          |                       Module                      |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1_fu_69  |cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1  |       27|       27|  0.270 us|  0.270 us|   26|   26|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_KeccakF1600_StatePermute_fu_75                           |KeccakF1600_StatePermute                           |       42|       42|  0.420 us|  0.420 us|   42|   42|                                              no|
        |grp_cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2_fu_83  |cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2  |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_349_1  |        ?|        ?|        66|          -|          -|   inf|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     79|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|    5000|  17381|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    188|    -|
|Register         |        -|    -|      85|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    5085|  17648|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       4|     33|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+-------+-----+
    |                           Instance                          |                       Module                      | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+-------+-----+
    |grp_KeccakF1600_StatePermute_fu_75                           |KeccakF1600_StatePermute                           |        2|   0|  4904|  17154|    0|
    |grp_cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2_fu_83  |cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2  |        0|   0|    89|    165|    0|
    |grp_cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1_fu_69  |cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1  |        0|   0|     7|     62|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                        |                                                   |        2|   0|  5000|  17381|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln349_fu_124_p2  |         +|   0|  0|  71|          64|           8|
    |s_we0                |        or|   0|  0|   8|           8|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  79|          72|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  53|         10|    1|         10|
    |idx_fu_46    |   9|          2|   64|        128|
    |s_address0   |  20|          4|    5|         20|
    |s_address1   |  14|          3|    5|         15|
    |s_ce0        |  20|          4|    1|          4|
    |s_ce1        |  14|          3|    1|          3|
    |s_d0         |  20|          4|   64|        256|
    |s_we0        |  20|          4|    8|         32|
    |s_we0_local  |   9|          2|    8|         16|
    |s_we1        |   9|          2|    8|         16|
    +-------------+----+-----------+-----+-----------+
    |Total        | 188|         38|  165|        500|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |   9|   0|    9|          0|
    |empty_reg_142                                                             |   9|   0|    9|          0|
    |grp_KeccakF1600_StatePermute_fu_75_ap_start_reg                           |   1|   0|    1|          0|
    |grp_cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2_fu_83_ap_start_reg  |   1|   0|    1|          0|
    |grp_cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1_fu_69_ap_start_reg  |   1|   0|    1|          0|
    |idx_fu_46                                                                 |  64|   0|   64|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |  85|   0|   85|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------+-----+-----+------------+-------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb|  return value|
|s_address0     |  out|    5|   ap_memory|                        s|         array|
|s_ce0          |  out|    1|   ap_memory|                        s|         array|
|s_we0          |  out|    8|   ap_memory|                        s|         array|
|s_d0           |  out|   64|   ap_memory|                        s|         array|
|s_q0           |   in|   64|   ap_memory|                        s|         array|
|s_address1     |  out|    5|   ap_memory|                        s|         array|
|s_ce1          |  out|    1|   ap_memory|                        s|         array|
|s_we1          |  out|    8|   ap_memory|                        s|         array|
|s_d1           |  out|   64|   ap_memory|                        s|         array|
|s_q1           |   in|   64|   ap_memory|                        s|         array|
|cstm           |   in|    1|     ap_none|                     cstm|        scalar|
|in_0_address0  |  out|    7|   ap_memory|                     in_0|         array|
|in_0_ce0       |  out|    1|   ap_memory|                     in_0|         array|
|in_0_q0        |   in|    8|   ap_memory|                     in_0|         array|
|in_0_address1  |  out|    7|   ap_memory|                     in_0|         array|
|in_0_ce1       |  out|    1|   ap_memory|                     in_0|         array|
|in_0_q1        |   in|    8|   ap_memory|                     in_0|         array|
|in_1_address0  |  out|    7|   ap_memory|                     in_1|         array|
|in_1_ce0       |  out|    1|   ap_memory|                     in_1|         array|
|in_1_q0        |   in|    8|   ap_memory|                     in_1|         array|
|in_1_address1  |  out|    7|   ap_memory|                     in_1|         array|
|in_1_ce1       |  out|    1|   ap_memory|                     in_1|         array|
|in_1_q1        |   in|    8|   ap_memory|                     in_1|         array|
|in_2_address0  |  out|    7|   ap_memory|                     in_2|         array|
|in_2_ce0       |  out|    1|   ap_memory|                     in_2|         array|
|in_2_q0        |   in|    8|   ap_memory|                     in_2|         array|
|in_2_address1  |  out|    7|   ap_memory|                     in_2|         array|
|in_2_ce1       |  out|    1|   ap_memory|                     in_2|         array|
|in_2_q1        |   in|    8|   ap_memory|                     in_2|         array|
|in_3_address0  |  out|    7|   ap_memory|                     in_3|         array|
|in_3_ce0       |  out|    1|   ap_memory|                     in_3|         array|
|in_3_q0        |   in|    8|   ap_memory|                     in_3|         array|
|in_3_address1  |  out|    7|   ap_memory|                     in_3|         array|
|in_3_ce1       |  out|    1|   ap_memory|                     in_3|         array|
|in_3_q1        |   in|    8|   ap_memory|                     in_3|         array|
+---------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 10 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1, i64 %s"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %idx"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.95>
ST_2 : Operation 13 [1/2] (4.95ns)   --->   "%call_ln0 = call void @cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1, i64 %s"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%cstm_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cstm"   --->   Operation 14 'read' 'cstm_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i32 0, i32 0" [src/sha3/fips202.c:533]   --->   Operation 15 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 %cstm_read, i48 17596481112065" [src/sha3/fips202.c:540]   --->   Operation 16 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln540 = zext i49 %or_ln" [src/sha3/fips202.c:540]   --->   Operation 17 'zext' 'zext_ln540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln540 = store void @_ssdm_op_Write.bram.i64, i5 %s_addr, i64 %zext_ln540, i8 255" [src/sha3/fips202.c:540]   --->   Operation 18 'store' 'store_ln540' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln542 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:542]   --->   Operation 19 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %s"   --->   Operation 20 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln542 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:542]   --->   Operation 21 'call' 'call_ln542' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln349 = br void %VITIS_LOOP_351_2.i.split" [src/sha3/fips202.c:349->src/sha3/fips202.c:545]   --->   Operation 22 'br' 'br_ln349' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.10>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx"   --->   Operation 23 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i64 %idx_load"   --->   Operation 24 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2, i9 %empty, i8 %in_0, i8 %in_1, i8 %in_2, i8 %in_3, i64 %s"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 26 [1/1] (3.52ns)   --->   "%add_ln349 = add i64 %idx_load, i64 136" [src/sha3/fips202.c:349->src/sha3/fips202.c:545]   --->   Operation 26 'add' 'add_ln349' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln349 = store i64 %add_ln349, i64 %idx" [src/sha3/fips202.c:349->src/sha3/fips202.c:545]   --->   Operation 27 'store' 'store_ln349' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2, i9 %empty, i8 %in_0, i8 %in_1, i8 %in_2, i8 %in_3, i64 %s"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln354 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:354->src/sha3/fips202.c:545]   --->   Operation 29 'call' 'call_ln354' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%loop_begin = specloopbegin i32 @_ssdm_op_SpecLoopBegin"   --->   Operation 30 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln349 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/sha3/fips202.c:349->src/sha3/fips202.c:545]   --->   Operation 31 'specloopname' 'specloopname_ln349' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln354 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:354->src/sha3/fips202.c:545]   --->   Operation 32 'call' 'call_ln354' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln349 = br void %VITIS_LOOP_351_2.i.split" [src/sha3/fips202.c:349->src/sha3/fips202.c:545]   --->   Operation 33 'br' 'br_ln349' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ cstm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstants]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                        (alloca                ) [ 0111111111]
store_ln0                  (store                 ) [ 0000000000]
call_ln0                   (call                  ) [ 0000000000]
cstm_read                  (read                  ) [ 0000000000]
s_addr                     (getelementptr         ) [ 0000000000]
or_ln                      (bitconcatenate        ) [ 0000000000]
zext_ln540                 (zext                  ) [ 0000000000]
store_ln540                (store                 ) [ 0000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000]
call_ln542                 (call                  ) [ 0000000000]
br_ln349                   (br                    ) [ 0000000000]
idx_load                   (load                  ) [ 0000000000]
empty                      (trunc                 ) [ 0000000100]
add_ln349                  (add                   ) [ 0000000000]
store_ln349                (store                 ) [ 0000000000]
call_ln0                   (call                  ) [ 0000000000]
loop_begin                 (specloopbegin         ) [ 0000000000]
specloopname_ln349         (specloopname          ) [ 0000000000]
call_ln354                 (call                  ) [ 0000000000]
br_ln349                   (br                    ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cstm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cstm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="KeccakF_RoundConstants">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstants"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i1.i48"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePermute"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="idx_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="cstm_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cstm_read/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="s_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln540_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln540/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="0" slack="0"/>
<pin id="71" dir="0" index="1" bw="64" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_KeccakF1600_StatePermute_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="64" slack="0"/>
<pin id="78" dir="0" index="2" bw="64" slack="0"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln542/4 call_ln354/8 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="9" slack="0"/>
<pin id="86" dir="0" index="2" bw="8" slack="0"/>
<pin id="87" dir="0" index="3" bw="8" slack="0"/>
<pin id="88" dir="0" index="4" bw="8" slack="0"/>
<pin id="89" dir="0" index="5" bw="8" slack="0"/>
<pin id="90" dir="0" index="6" bw="64" slack="0"/>
<pin id="91" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="or_ln_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="49" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="46" slack="0"/>
<pin id="107" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln540_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="49" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln540/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="idx_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="5"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="empty_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln349_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="9" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln349_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="5"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln349/6 "/>
</bind>
</comp>

<comp id="135" class="1005" name="idx_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="142" class="1005" name="empty_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="1"/>
<pin id="144" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="83" pin=3"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="83" pin=4"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="83" pin=5"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="83" pin=6"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="50" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="122"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="128"><net_src comp="116" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="46" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="141"><net_src comp="135" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="145"><net_src comp="119" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="83" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {1 2 3 4 5 6 7 8 9 }
	Port: in_0 | {}
	Port: in_1 | {}
	Port: in_2 | {}
	Port: in_3 | {}
	Port: KeccakF_RoundConstants | {}
 - Input state : 
	Port: cshake256_simple_absorb : s | {4 5 6 7 8 9 }
	Port: cshake256_simple_absorb : cstm | {3 }
	Port: cshake256_simple_absorb : in_0 | {6 7 }
	Port: cshake256_simple_absorb : in_1 | {6 7 }
	Port: cshake256_simple_absorb : in_2 | {6 7 }
	Port: cshake256_simple_absorb : in_3 | {6 7 }
	Port: cshake256_simple_absorb : KeccakF_RoundConstants | {4 5 8 9 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
	State 3
		zext_ln540 : 1
		store_ln540 : 2
	State 4
	State 5
	State 6
		empty : 1
		call_ln0 : 2
		add_ln349 : 1
		store_ln349 : 2
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|
| Operation|                       Functional Unit                       |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|          | grp_cshake256_simple_absorb_Pipeline_VITIS_LOOP_529_1_fu_69 |    0    |    5    |    26   |
|   call   |              grp_KeccakF1600_StatePermute_fu_75             | 20.7445 |   6605  |  16657  |
|          | grp_cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2_fu_83 |  14.292 |   145   |   199   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|    add   |                       add_ln349_fu_124                      |    0    |    0    |    71   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   read   |                     cstm_read_read_fu_50                    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                         or_ln_fu_103                        |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   zext   |                      zext_ln540_fu_111                      |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   trunc  |                         empty_fu_119                        |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                             | 35.0365 |   6755  |  16953  |
|----------|-------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|empty_reg_142|    9   |
| idx_reg_135 |   64   |
+-------------+--------+
|    Total    |   73   |
+-------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_cshake256_simple_absorb_Pipeline_VITIS_LOOP_351_2_fu_83 |  p1  |   2  |   9  |   18   ||    0    ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                            Total                            |      |      |      |   18   ||  1.588  ||    0    ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   35   |  6755  |  16953 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   73   |    -   |
+-----------+--------+--------+--------+
|   Total   |   36   |  6828  |  16962 |
+-----------+--------+--------+--------+
