INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 13:10:19 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.79 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.91 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.11 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.13 sec.
Command ap_source done; error code: 1; 2.41 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 13:14:18 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.9 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 2.03 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.22 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.12 sec.
Command ap_source done; error code: 1; 2.47 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 13:15:14 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.69 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.86 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.06 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.16 sec.
Command ap_source done; error code: 1; 2.4 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 13:15:50 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.91 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 2.03 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.21 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.12 sec.
Command ap_source done; error code: 1; 2.48 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 13:16:22 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.88 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 2.02 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.2 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.11 sec.
Command ap_source done; error code: 1; 2.47 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 13:19:21 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.79 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.95 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.13 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.11 sec.
Command ap_source done; error code: 1; 2.39 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 13:19:41 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.81 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.93 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.11 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.11 sec.
Command ap_source done; error code: 1; 2.36 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 13:20:06 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.78 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.91 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.1 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 
Command ap_source done; error code: 1; 2.34 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 13:26:45 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.93 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 2.08 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.26 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.13 sec.
Command ap_source done; error code: 1; 2.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:05:02 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.83 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.96 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.13 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.26 sec.
Command ap_source done; error code: 1; 2.56 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:15:20 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.91 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 2.04 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.23 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.28 sec.
Command ap_source done; error code: 1; 2.67 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:15:46 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.91 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 2.05 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.24 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.05 sec.
Command ap_source done; error code: 1; 10.46 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:17:42 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.83 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.95 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.13 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.03 sec.
Command ap_source done; error code: 1; 6.32 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:19:18 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.82 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 2.01 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.21 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.28 sec.
Command ap_source done; error code: 1; 2.64 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:27:48 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.73 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.86 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.04 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.9 sec.
Command ap_source done; error code: 1; 6.08 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:28:58 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.85 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 2.02 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.21 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.27 sec.
Command ap_source done; error code: 1; 2.65 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:30:49 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.78 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.92 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.1 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.36 sec.
Command ap_source done; error code: 1; 5.64 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:33:40 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 2.08 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 2.21 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.4 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.11 sec.
Command ap_source done; error code: 1; 2.66 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:34:47 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.86 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.98 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.23 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.11 sec.
Command ap_source done; error code: 1; 2.5 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:35:14 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.76 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.89 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.05 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.86 sec.
Command ap_source done; error code: 1; 6.06 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:35:51 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.81 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.93 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.12 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.37 sec.
Command ap_source done; error code: 1; 5.63 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:39:20 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.83 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.96 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.14 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.37 sec.
Command ap_source done; error code: 1; 5.67 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:40:04 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.69 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.81 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.97 sec.
Command ap_source done; error code: 1; 6.11 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:41:46 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.71 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.83 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.01 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.18 sec.
Command ap_source done; error code: 1; 3.34 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:43:40 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.74 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.87 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.06 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.12 sec.
Command ap_source done; error code: 1; 3.33 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/DetectCorner/solution1 opened at Wed Jan 06 15:47:28 CST 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /home/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.71 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       ap_family_info -name zynquplus -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute         config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu5ev-sfvc784-1-i'
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.85 sec.
Execute     ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute     config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.04 sec.
Execute   set_part xczu5ev-sfvc784-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/Xilinx/Vivado/2020.1/data:/home/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data single -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     ap_family_info -name zynquplus -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu5ev:-sfvc784:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu5ev-sfvc784-1-i 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data resources 
Execute       config_chip_info -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/test.cpp 
Execute     is_encrypted /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     is_xip /home/guohui/Work/HLS_Vivado_Vitis_Prj/Process_Camera/Process_Camera_HLS/source/detectCorner.cpp 
Execute     ap_part_info -name xczu5ev-sfvc784-1-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.22 sec.
Command ap_source done; error code: 1; 3.44 sec.
Execute cleanup_all 
