5 b 1 * 0
8 /Users/trevorw/projects/branch/covered/diags/verilog -t main -vcd disable1.vcd -o disable1.cdd -v disable1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" disable1.v 1 28 1
2 1 5 8000c 1 3d 121002 0 0 1 34 2 $u0
1 a 3 830004 1 0 0 0 1 33 2
4 1 0 0
3 1 main.$u0 "main.$u0" disable1.v 0 17 1
2 2 6 20005 1 3d 131002 0 0 1 34 2 $u1
4 2 0 0
3 1 main.$u0.$u1 "main.$u0.$u1" disable1.v 0 16 1
2 3 7 b000f 1 3e 131002 0 0 1 34 2 $u2
2 4 12 b000f 1 3e 120002 0 0 1 34 2 $u4
2 5 7 b000d 1 3f 20002 0 0 1 34 2
4 5 0 0
4 4 5 5
4 3 4 4
3 1 main.$u0.$u1.foo "main.$u0.$u1.foo" disable1.v 7 11 1
2 6 8 a000d 1 0 20004 0 0 1 36 0
2 7 8 60006 0 1 400 0 0 a
2 8 8 6000d 1 37 11006 6 7
2 9 9 e000f 1 0 20008 0 0 32 96 10 1 0 0 0 0 0 0
2 10 9 d000f 1 2c 220002 9 0 32 34 aa aa aa aa aa aa aa aa
2 11 9 100010 0 4e 20002 0 0 1 34 2
2 12 10 110014 0 0 20010 0 0 1 36 1
2 13 10 d000d 0 1 400 0 0 a
2 14 10 d0014 0 37 22 12 13
4 14 0 0
4 11 14 14
4 10 11 0
4 8 10 10
3 1 main.$u0.$u1.$u2 "main.$u0.$u1.$u2" disable1.v 7 7 1
2 15 7 b000f 1 3d 131002 0 0 1 34 2 foo
4 15 0 0
3 1 main.$u0.$u1.$u3 "main.$u0.$u1.$u3" disable1.v 0 15 1
2 16 13 e000f 1 0 20008 0 0 32 96 5 1 0 0 0 0 0 0
2 17 13 d000f 2 2c 23100a 16 0 32 34 aa aa aa aa aa aa aa aa
2 18 13 100010 1 4e 20002 0 0 1 34 2
2 19 14 d0017 1 40 120002 0 0 1 34 2 foo
4 19 0 0
4 18 19 19
4 17 18 0
3 1 main.$u0.$u1.$u4 "main.$u0.$u1.$u4" disable1.v 12 12 1
2 20 12 b000f 1 3d 131002 0 0 1 34 2 $u3
4 20 0 0
3 1 main.$u5 "main.$u5" disable1.v 0 26 1
