// Seed: 2132108722
module module_0 (
    input wire id_0,
    input wand id_1
    , id_3
);
  assign id_3 = id_3 + id_0;
  wor module_0 = id_1;
  assign module_1.id_0 = 0;
  assign id_3 = 1;
  always @(1 == {id_1, 1'b0}) id_3 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    output logic id_2,
    input  wand  id_3,
    input  wand  id_4
);
  always @(posedge 1) begin : LABEL_0
    if (1) id_2 <= 1;
    else begin : LABEL_0
      id_2 <= ~id_0;
      if (1 < 1'h0) begin : LABEL_0
        id_2 <= 1'b0;
      end
    end
  end
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
