// Seed: 3671488813
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire  id_11;
  logic id_12 = id_9;
  logic id_13;
endmodule
module module_1 #(
    parameter id_4 = 32'd30
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  inout wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3
  );
  inout wire id_1;
  always begin : LABEL_0
    $signed(1);
    ;
  end
  logic id_5;
  ;
  wire [id_4 : (  ~  -1  )] id_6, id_7;
  wire id_8;
  ;
  uwire id_9, id_10, id_11, id_12, id_13;
  logic id_14;
  assign id_11 = -1'b0 + -1;
  logic id_15, id_16;
endmodule
