

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Oct 30 09:52:19 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LAB1_FIR
* Solution:       FIR_solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    400|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     51|
|Register         |        -|      -|    419|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    419|    451|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      1|      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |out_r             |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_217_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp2_fu_229_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_223_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_246_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_241_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_127_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_139_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_133_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_fu_235_p2     |     +    |      0|  0|  32|          32|          32|
    |tmp_4_3_fu_67_p2  |     -    |      0|  0|  32|          32|          32|
    |tmp_4_7_fu_99_p2  |     -    |      0|  0|  39|          32|          32|
    |ap_block_state1   |    or    |      0|  0|   2|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 400|         385|         385|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  15|          3|    1|          3|
    |probe_in_ap_vld_in_sig  |   9|          2|    1|          2|
    |probe_in_ap_vld_preg    |   9|          2|    1|          2|
    |probe_in_blk_n          |   9|          2|    1|          2|
    |probe_in_in_sig         |   9|          2|   32|         64|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  51|         11|   36|         73|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   2|   0|    2|          0|
    |data_in_0               |  32|   0|   32|          0|
    |data_in_1               |  32|   0|   32|          0|
    |data_in_2               |  32|   0|   32|          0|
    |data_in_2_load_reg_263  |  32|   0|   32|          0|
    |data_in_3               |  32|   0|   32|          0|
    |data_in_4               |  32|   0|   32|          0|
    |data_in_5               |  32|   0|   32|          0|
    |data_in_6               |  32|   0|   32|          0|
    |data_in_7               |  32|   0|   32|          0|
    |data_in_8               |  32|   0|   32|          0|
    |probe_in_ap_vld_preg    |   1|   0|    1|          0|
    |probe_in_preg           |  32|   0|   32|          0|
    |tmp6_reg_268            |  32|   0|   32|          0|
    |tmp7_reg_273            |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 419|   0|  419|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      fir     | return value |
|probe_in         |  in |   32|   ap_vld   |   probe_in   |    scalar    |
|probe_in_ap_vld  |  in |    1|   ap_vld   |   probe_in   |    scalar    |
|out_r            | out |   32|   ap_vld   |     out_r    |    pointer   |
|out_r_ap_vld     | out |    1|   ap_vld   |     out_r    |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

