<html><body><samp><pre>
<!@TC:1638595383>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Sat Dec 04 00:23:03 2021

#Implementation: WS2812_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1638595384> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1638595384> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG921:@XP_HELP">CG921</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:21:14:21:24:@W:CG921:@XP_MSG">top.v(21)</a><!@TM:1638595384> | clk_spi_in is already declared in this scope.</font>
<font color=#A52A2A>@W:<a href="@W:CG921:@XP_HELP">CG921</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:32:24:32:32:@W:CG921:@XP_MSG">top.v(32)</a><!@TM:1638595384> | miso_out is already declared in this scope.</font>
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v changed - recompiling
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v changed - recompiling
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v changed - recompiling
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v:4020:7:4020:15:@N:CG364:@XP_MSG">sb_ice40.v(4020)</a><!@TM:1638595384> | Synthesizing module SB_HFOSC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v:3:7:3:16:@N:CG364:@XP_MSG">spi_slave.v(3)</a><!@TM:1638595384> | Synthesizing module spi_slave in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v:54:67:54:80:@N:CG179:@XP_MSG">spi_slave.v(54)</a><!@TM:1638595384> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v:1:7:1:20:@N:CG364:@XP_MSG">sb_translator.v(1)</a><!@TM:1638595384> | Synthesizing module sb_translator in library work.

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v:47:0:47:6:@W:CL271:@XP_MSG">sb_translator.v(47)</a><!@TM:1638595384> | Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v:3:7:3:17:@N:CG364:@XP_MSG">demux_8x16.v(3)</a><!@TM:1638595384> | Synthesizing module demux_8x16 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v:1:7:1:13:@N:CG364:@XP_MSG">ws2812.v(1)</a><!@TM:1638595384> | Synthesizing module ws2812 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v:4073:7:4073:15:@N:CG364:@XP_MSG">sb_ice40.v(4073)</a><!@TM:1638595384> | Synthesizing module SB_IO_OD in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v:501:7:501:12:@N:CG364:@XP_MSG">sb_ice40.v(501)</a><!@TM:1638595384> | Synthesizing module SB_IO in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:2:7:2:10:@N:CG364:@XP_MSG">top.v(2)</a><!@TM:1638595384> | Synthesizing module top in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v:1:7:1:10:@N:CG364:@XP_MSG">ram.v(1)</a><!@TM:1638595384> | Synthesizing module ram in library work.

@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v:12:1:12:7:@N:CL134:@XP_MSG">ram.v(12)</a><!@TM:1638595384> | Found RAM mem, depth=512, width=8
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:72:11:72:18:@W:CS263:@XP_MSG">top.v(72)</a><!@TM:1638595384> | Port-width mismatch for port ram_sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:73:10:73:16:@W:CS263:@XP_MSG">top.v(73)</a><!@TM:1638595384> | Port-width mismatch for port ram_we. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:86:7:86:14:@W:CS263:@XP_MSG">top.v(86)</a><!@TM:1638595384> | Port-width mismatch for port sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:122:3:122:13:@W:CG781:@XP_MSG">top.v(122)</a><!@TM:1638595384> | Input LATCHINPUTVALUE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:122:3:122:13:@W:CG781:@XP_MSG">top.v(122)</a><!@TM:1638595384> | Input CLOCKENABLE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:122:3:122:13:@W:CG781:@XP_MSG">top.v(122)</a><!@TM:1638595384> | Input INPUTCLK on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:122:3:122:13:@W:CG781:@XP_MSG">top.v(122)</a><!@TM:1638595384> | Input OUTPUTCLK on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:122:3:122:13:@W:CG781:@XP_MSG">top.v(122)</a><!@TM:1638595384> | Input OUTPUTENABLE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:122:3:122:13:@W:CG781:@XP_MSG">top.v(122)</a><!@TM:1638595384> | Input DOUT1 on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:122:3:122:13:@W:CG781:@XP_MSG">top.v(122)</a><!@TM:1638595384> | Input DOUT0 on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG1273:@XP_HELP">CG1273</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:123:14:123:21:@W:CG1273:@XP_MSG">top.v(123)</a><!@TM:1638595384> | An input port (port mosi_in) is the target of an assignment - please check if this is intentional</font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:130:3:130:14:@W:CG781:@XP_MSG">top.v(130)</a><!@TM:1638595384> | Input LATCHINPUTVALUE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:130:3:130:14:@W:CG781:@XP_MSG">top.v(130)</a><!@TM:1638595384> | Input CLOCKENABLE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:130:3:130:14:@W:CG781:@XP_MSG">top.v(130)</a><!@TM:1638595384> | Input INPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:130:3:130:14:@W:CG781:@XP_MSG">top.v(130)</a><!@TM:1638595384> | Input OUTPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:130:3:130:14:@W:CG781:@XP_MSG">top.v(130)</a><!@TM:1638595384> | Input DOUT1 on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:139:3:139:16:@W:CG781:@XP_MSG">top.v(139)</a><!@TM:1638595384> | Input LATCHINPUTVALUE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:139:3:139:16:@W:CG781:@XP_MSG">top.v(139)</a><!@TM:1638595384> | Input CLOCKENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:139:3:139:16:@W:CG781:@XP_MSG">top.v(139)</a><!@TM:1638595384> | Input INPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:139:3:139:16:@W:CG781:@XP_MSG">top.v(139)</a><!@TM:1638595384> | Input OUTPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:139:3:139:16:@W:CG781:@XP_MSG">top.v(139)</a><!@TM:1638595384> | Input OUTPUTENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:139:3:139:16:@W:CG781:@XP_MSG">top.v(139)</a><!@TM:1638595384> | Input DOUT1 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:139:3:139:16:@W:CG781:@XP_MSG">top.v(139)</a><!@TM:1638595384> | Input DOUT0 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG1273:@XP_HELP">CG1273</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:140:14:140:24:@W:CG1273:@XP_MSG">top.v(140)</a><!@TM:1638595384> | An input port (port clk_spi_in) is the target of an assignment - please check if this is intentional</font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:147:3:147:13:@W:CG781:@XP_MSG">top.v(147)</a><!@TM:1638595384> | Input LATCHINPUTVALUE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:147:3:147:13:@W:CG781:@XP_MSG">top.v(147)</a><!@TM:1638595384> | Input CLOCKENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:147:3:147:13:@W:CG781:@XP_MSG">top.v(147)</a><!@TM:1638595384> | Input INPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:147:3:147:13:@W:CG781:@XP_MSG">top.v(147)</a><!@TM:1638595384> | Input OUTPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:147:3:147:13:@W:CG781:@XP_MSG">top.v(147)</a><!@TM:1638595384> | Input OUTPUTENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:147:3:147:13:@W:CG781:@XP_MSG">top.v(147)</a><!@TM:1638595384> | Input DOUT1 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:147:3:147:13:@W:CG781:@XP_MSG">top.v(147)</a><!@TM:1638595384> | Input DOUT0 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG1273:@XP_HELP">CG1273</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:148:14:148:21:@W:CG1273:@XP_MSG">top.v(148)</a><!@TM:1638595384> | An input port (port cs_n_in) is the target of an assignment - please check if this is intentional</font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:155:3:155:16:@W:CG781:@XP_MSG">top.v(155)</a><!@TM:1638595384> | Input LATCHINPUTVALUE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:155:3:155:16:@W:CG781:@XP_MSG">top.v(155)</a><!@TM:1638595384> | Input CLOCKENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:155:3:155:16:@W:CG781:@XP_MSG">top.v(155)</a><!@TM:1638595384> | Input INPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:155:3:155:16:@W:CG781:@XP_MSG">top.v(155)</a><!@TM:1638595384> | Input OUTPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:155:3:155:16:@W:CG781:@XP_MSG">top.v(155)</a><!@TM:1638595384> | Input OUTPUTENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:155:3:155:16:@W:CG781:@XP_MSG">top.v(155)</a><!@TM:1638595384> | Input DOUT1 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:155:3:155:16:@W:CG781:@XP_MSG">top.v(155)</a><!@TM:1638595384> | Input DOUT0 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG1273:@XP_HELP">CG1273</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:156:14:156:24:@W:CG1273:@XP_MSG">top.v(156)</a><!@TM:1638595384> | An input port (port reset_n_in) is the target of an assignment - please check if this is intentional</font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:163:3:163:13:@W:CG781:@XP_MSG">top.v(163)</a><!@TM:1638595384> | Input LATCH_INPUT_VALUE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:163:3:163:13:@W:CG781:@XP_MSG">top.v(163)</a><!@TM:1638595384> | Input CLOCK_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:163:3:163:13:@W:CG781:@XP_MSG">top.v(163)</a><!@TM:1638595384> | Input INPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:163:3:163:13:@W:CG781:@XP_MSG">top.v(163)</a><!@TM:1638595384> | Input OUTPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:163:3:163:13:@W:CG781:@XP_MSG">top.v(163)</a><!@TM:1638595384> | Input OUTPUT_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:163:3:163:13:@W:CG781:@XP_MSG">top.v(163)</a><!@TM:1638595384> | Input D_OUT_1 on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:81:14:81:27:@W:CL156:@XP_MSG">top.v(81)</a><!@TM:1638595384> | *Input demux_data_in[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v:51:4:51:10:@N:CL201:@XP_MSG">ws2812.v(51)</a><!@TM:1638595384> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v:51:4:51:10:@W:CL249:@XP_MSG">ws2812.v(51)</a><!@TM:1638595384> | Initial value is not supported on state machine state</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v:47:0:47:6:@N:CL201:@XP_MSG">sb_translator.v(47)</a><!@TM:1638595384> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 04 00:23:04 2021

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1638595384> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:2:7:2:10:@N:NF107:@XP_MSG">top.v(2)</a><!@TM:1638595384> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:2:7:2:10:@N:NF107:@XP_MSG">top.v(2)</a><!@TM:1638595384> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 04 00:23:04 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 04 00:23:04 2021

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1638595385> | Running in 64-bit mode 
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:2:7:2:10:@N:NF107:@XP_MSG">top.v(2)</a><!@TM:1638595385> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v:2:7:2:10:@N:NF107:@XP_MSG">top.v(2)</a><!@TM:1638595385> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 04 00:23:05 2021

###########################################################]
Pre-mapping Report

# Sat Dec 04 00:23:06 2021

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1638595386> | No constraint file specified. 
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1638595386> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1638595386> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           0    
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     534  
======================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v:89:0:89:6:@W:MT529:@XP_MSG">spi_slave.v(89)</a><!@TM:1638595386> | Found inferred clock top|clk_sb_inferred_clock which controls 534 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1638595386> | Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v:47:0:47:6:@N:BN362:@XP_MSG">sb_translator.v(47)</a><!@TM:1638595386> | Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v:47:0:47:6:@N:BN362:@XP_MSG">sb_translator.v(47)</a><!@TM:1638595386> | Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v:47:0:47:6:@N:BN362:@XP_MSG">sb_translator.v(47)</a><!@TM:1638595386> | Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v:47:0:47:6:@N:BN362:@XP_MSG">sb_translator.v(47)</a><!@TM:1638595386> | Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 04 00:23:06 2021

###########################################################]
Map & Optimize Report

# Sat Dec 04 00:23:07 2021

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1638595391> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1638595391> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1638595391> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v:89:0:89:6:@W:FX1039:@XP_MSG">spi_slave.v(89)</a><!@TM:1638595391> | User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v:60:0:60:6:@W:FX1039:@XP_MSG">spi_slave.v(60)</a><!@TM:1638595391> | User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v:51:4:51:10:@W:FX1039:@XP_MSG">ws2812.v(51)</a><!@TM:1638595391> | User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v:12:1:12:7:@W:FX107:@XP_MSG">ram.v(12)</a><!@TM:1638595391> | RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v:12:1:12:7:@W:FX107:@XP_MSG">ram.v(12)</a><!@TM:1638595391> | RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v:12:1:12:7:@W:FX107:@XP_MSG">ram.v(12)</a><!@TM:1638595391> | RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v:12:1:12:7:@W:FX107:@XP_MSG">ram.v(12)</a><!@TM:1638595391> | RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v:12:1:12:7:@W:FX107:@XP_MSG">ram.v(12)</a><!@TM:1638595391> | RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v:12:1:12:7:@W:FX107:@XP_MSG">ram.v(12)</a><!@TM:1638595391> | RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v:12:1:12:7:@W:FX107:@XP_MSG">ram.v(12)</a><!@TM:1638595391> | RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v:12:1:12:7:@W:FX107:@XP_MSG">ram.v(12)</a><!@TM:1638595391> | RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v:12:1:12:7:@W:FX107:@XP_MSG">ram.v(12)</a><!@TM:1638595391> | RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v:12:1:12:7:@W:FX107:@XP_MSG">ram.v(12)</a><!@TM:1638595391> | RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v:12:1:12:7:@W:FX107:@XP_MSG">ram.v(12)</a><!@TM:1638595391> | RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v:12:1:12:7:@W:FX107:@XP_MSG">ram.v(12)</a><!@TM:1638595391> | RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v:12:1:12:7:@W:FX107:@XP_MSG">ram.v(12)</a><!@TM:1638595391> | RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v:12:1:12:7:@W:FX107:@XP_MSG">ram.v(12)</a><!@TM:1638595391> | RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v:60:0:60:6:@N:MO231:@XP_MSG">spi_slave.v(60)</a><!@TM:1638595391> | Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v:47:0:47:6:@N:BN362:@XP_MSG">sb_translator.v(47)</a><!@TM:1638595391> | Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v:47:0:47:6:@N:BN362:@XP_MSG">sb_translator.v(47)</a><!@TM:1638595391> | Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v:47:0:47:6:@N:BN362:@XP_MSG">sb_translator.v(47)</a><!@TM:1638595391> | Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v:47:0:47:6:@N:BN362:@XP_MSG">sb_translator.v(47)</a><!@TM:1638595391> | Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v:47:0:47:6:@N:MO231:@XP_MSG">sb_translator.v(47)</a><!@TM:1638595391> | Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v:47:0:47:6:@N:BN362:@XP_MSG">sb_translator.v(47)</a><!@TM:1638595391> | Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v:47:0:47:6:@N:BN362:@XP_MSG">sb_translator.v(47)</a><!@TM:1638595391> | Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v:47:0:47:6:@N:BN362:@XP_MSG">sb_translator.v(47)</a><!@TM:1638595391> | Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 152MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 152MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 152MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 152MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 152MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 172MB peak: 175MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		     3.75ns		 560 /       302
Re-levelizing using alternate method
Assigned 0 out of 1138 signals to level zero using alternate method
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1638595391> | SB_GB inserted on the net reset_n_i. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1638595391> | SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v:47:0:47:6:@N:FX1017:@XP_MSG">sb_translator.v(47)</a><!@TM:1638595391> | SB_GB inserted on the net sb_translator_1.state[1].
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1638595391> | SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1638595391> | SB_GB inserted on the net spi_slave_1.un3_mosi_data_out. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 172MB peak: 175MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 175MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 330 clock pin(s) of sequential element(s)
0 instances converted, 330 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:OSCInst0@|E:ws2812.state[1]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       OSCInst0            SB_HFOSC               330        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 145MB peak: 175MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 170MB peak: 175MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1638595391> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1638595391> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1638595391> | Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 171MB peak: 175MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 170MB peak: 175MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v:155:3:155:16:@W:MT246:@XP_MSG">top.v(155)</a><!@TM:1638595391> | Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1638595391> | Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat Dec 04 00:23:11 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1638595391> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1638595391> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.937

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      44.0 MHz      20.830        22.704        -0.937     inferred     Autoconstr_clkgroup_0
System                        1.0 MHz       1.0 MHz       1000.000      990.877       9.123      system       system_clkgroup      
===================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------
System                     top|clk_sb_inferred_clock  |  20.830      9.123   |  No paths    -      |  No paths    -      |  No paths    -     
top|clk_sb_inferred_clock  System                     |  20.830      17.806  |  No paths    -      |  No paths    -      |  No paths    -     
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      0.285   |  No paths    -      |  10.415      6.770  |  10.415      -0.937
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: top|clk_sb_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                              Starting                                                                           Arrival           
Instance                                      Reference                     Type              Pin          Net                   Time        Slack 
                                              Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[1]     demux_data_in[9]      0.920       -0.937
genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[3]     demux_data_in[43]     0.920       -0.937
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[5]     demux_data_in[13]     0.920       -0.937
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[1]     demux_data_in[25]     0.920       -0.906
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[3]     demux_data_in[27]     0.920       -0.906
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[5]     demux_data_in[29]     0.920       -0.906
genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[0]     demux_data_in[32]     0.920       -0.834
genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[2]     demux_data_in[34]     0.920       -0.834
genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[4]     demux_data_in[36]     0.920       -0.834
genblk1\.genblk1\[11\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[6]     demux_data_in[94]     0.920       -0.834
===================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                     Starting                                                       Required           
Instance                             Reference                     Type         Pin     Net         Time         Slack 
                                     Clock                                                                             
-----------------------------------------------------------------------------------------------------------------------
sb_translator_1.instr_out[1]         top|clk_sb_inferred_clock     SB_DFFER     D       N_423_i     10.260       -0.937
sb_translator_1.instr_out[3]         top|clk_sb_inferred_clock     SB_DFFER     D       N_421_i     10.260       -0.937
sb_translator_1.instr_out[5]         top|clk_sb_inferred_clock     SB_DFFER     D       N_419_i     10.260       -0.937
sb_translator_1.rgb_data_tmp[1]      top|clk_sb_inferred_clock     SB_DFFER     D       N_423_i     10.260       -0.937
sb_translator_1.rgb_data_tmp[3]      top|clk_sb_inferred_clock     SB_DFFER     D       N_421_i     10.260       -0.937
sb_translator_1.rgb_data_tmp[5]      top|clk_sb_inferred_clock     SB_DFFER     D       N_419_i     10.260       -0.937
sb_translator_1.rgb_data_tmp[9]      top|clk_sb_inferred_clock     SB_DFFER     D       N_423_i     10.260       -0.937
sb_translator_1.rgb_data_tmp[11]     top|clk_sb_inferred_clock     SB_DFFER     D       N_421_i     10.260       -0.937
sb_translator_1.rgb_data_tmp[13]     top|clk_sb_inferred_clock     SB_DFFER     D       N_419_i     10.260       -0.937
sb_translator_1.rgb_data_tmp[17]     top|clk_sb_inferred_clock     SB_DFFER     D       N_423_i     10.260       -0.937
=======================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.srr:srsfC:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.srs:fp:49774:51544:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.937

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 / RDATA[1]
    Ending point:                            sb_translator_1.instr_out[1] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[1]     Out     0.920     0.920       -         
demux_data_in[9]                             Net               -            -       2.259     -           1         
demux.N_423_i_0_a3_5                         SB_LUT4           I1           In      -         3.179       -         
demux.N_423_i_0_a3_5                         SB_LUT4           O            Out     0.589     3.768       -         
N_423_i_0_a3_5                               Net               -            -       1.371     -           1         
demux.N_423_i_0_o2_2                         SB_LUT4           I0           In      -         5.139       -         
demux.N_423_i_0_o2_2                         SB_LUT4           O            Out     0.661     5.801       -         
N_423_i_0_o2_2                               Net               -            -       1.371     -           1         
demux.N_423_i_0_o2_10                        SB_LUT4           I1           In      -         7.172       -         
demux.N_423_i_0_o2_10                        SB_LUT4           O            Out     0.589     7.761       -         
N_423_i_0_o2_10                              Net               -            -       1.371     -           1         
demux.N_423_i_0_o2                           SB_LUT4           I2           In      -         9.132       -         
demux.N_423_i_0_o2                           SB_LUT4           O            Out     0.558     9.690       -         
N_423_i                                      Net               -            -       1.507     -           4         
sb_translator_1.instr_out[1]                 SB_DFFER          D            In      -         11.197      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.352 is 3.473(30.6%) logic and 7.879(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.937

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0 / RDATA[3]
    Ending point:                            sb_translator_1.instr_out[3] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[3]     Out     0.920     0.920       -         
demux_data_in[43]                            Net               -            -       2.259     -           1         
demux.N_421_i_0_a3_4                         SB_LUT4           I1           In      -         3.179       -         
demux.N_421_i_0_a3_4                         SB_LUT4           O            Out     0.589     3.768       -         
N_837                                        Net               -            -       1.371     -           1         
demux.N_421_i_0_o2_2                         SB_LUT4           I0           In      -         5.139       -         
demux.N_421_i_0_o2_2                         SB_LUT4           O            Out     0.661     5.801       -         
N_421_i_0_o2_2                               Net               -            -       1.371     -           1         
demux.N_421_i_0_o2_10                        SB_LUT4           I1           In      -         7.172       -         
demux.N_421_i_0_o2_10                        SB_LUT4           O            Out     0.589     7.761       -         
N_421_i_0_o2_10                              Net               -            -       1.371     -           1         
demux.N_421_i_0_o2                           SB_LUT4           I2           In      -         9.132       -         
demux.N_421_i_0_o2                           SB_LUT4           O            Out     0.558     9.690       -         
N_421_i                                      Net               -            -       1.507     -           4         
sb_translator_1.instr_out[3]                 SB_DFFER          D            In      -         11.197      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.352 is 3.473(30.6%) logic and 7.879(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.937

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 / RDATA[5]
    Ending point:                            sb_translator_1.instr_out[5] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[5]     Out     0.920     0.920       -         
demux_data_in[13]                            Net               -            -       2.259     -           1         
demux.N_419_i_0_a3_5                         SB_LUT4           I1           In      -         3.179       -         
demux.N_419_i_0_a3_5                         SB_LUT4           O            Out     0.589     3.768       -         
N_419_i_0_a3_5                               Net               -            -       1.371     -           1         
demux.N_419_i_0_o2_2                         SB_LUT4           I0           In      -         5.139       -         
demux.N_419_i_0_o2_2                         SB_LUT4           O            Out     0.661     5.801       -         
N_419_i_0_o2_2                               Net               -            -       1.371     -           1         
demux.N_419_i_0_o2_10                        SB_LUT4           I1           In      -         7.172       -         
demux.N_419_i_0_o2_10                        SB_LUT4           O            Out     0.589     7.761       -         
N_419_i_0_o2_10                              Net               -            -       1.371     -           1         
demux.N_419_i_0_o2                           SB_LUT4           I2           In      -         9.132       -         
demux.N_419_i_0_o2                           SB_LUT4           O            Out     0.558     9.690       -         
N_419_i                                      Net               -            -       1.507     -           4         
sb_translator_1.instr_out[5]                 SB_DFFER          D            In      -         11.197      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.352 is 3.473(30.6%) logic and 7.879(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.937

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 / RDATA[1]
    Ending point:                            sb_translator_1.rgb_data_tmp[17] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[1]     Out     0.920     0.920       -         
demux_data_in[9]                             Net               -            -       2.259     -           1         
demux.N_423_i_0_a3_5                         SB_LUT4           I1           In      -         3.179       -         
demux.N_423_i_0_a3_5                         SB_LUT4           O            Out     0.589     3.768       -         
N_423_i_0_a3_5                               Net               -            -       1.371     -           1         
demux.N_423_i_0_o2_2                         SB_LUT4           I0           In      -         5.139       -         
demux.N_423_i_0_o2_2                         SB_LUT4           O            Out     0.661     5.801       -         
N_423_i_0_o2_2                               Net               -            -       1.371     -           1         
demux.N_423_i_0_o2_10                        SB_LUT4           I1           In      -         7.172       -         
demux.N_423_i_0_o2_10                        SB_LUT4           O            Out     0.589     7.761       -         
N_423_i_0_o2_10                              Net               -            -       1.371     -           1         
demux.N_423_i_0_o2                           SB_LUT4           I2           In      -         9.132       -         
demux.N_423_i_0_o2                           SB_LUT4           O            Out     0.558     9.690       -         
N_423_i                                      Net               -            -       1.507     -           4         
sb_translator_1.rgb_data_tmp[17]             SB_DFFER          D            In      -         11.197      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.352 is 3.473(30.6%) logic and 7.879(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.937

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 / RDATA[1]
    Ending point:                            sb_translator_1.rgb_data_tmp[9] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[1]     Out     0.920     0.920       -         
demux_data_in[9]                             Net               -            -       2.259     -           1         
demux.N_423_i_0_a3_5                         SB_LUT4           I1           In      -         3.179       -         
demux.N_423_i_0_a3_5                         SB_LUT4           O            Out     0.589     3.768       -         
N_423_i_0_a3_5                               Net               -            -       1.371     -           1         
demux.N_423_i_0_o2_2                         SB_LUT4           I0           In      -         5.139       -         
demux.N_423_i_0_o2_2                         SB_LUT4           O            Out     0.661     5.801       -         
N_423_i_0_o2_2                               Net               -            -       1.371     -           1         
demux.N_423_i_0_o2_10                        SB_LUT4           I1           In      -         7.172       -         
demux.N_423_i_0_o2_10                        SB_LUT4           O            Out     0.589     7.761       -         
N_423_i_0_o2_10                              Net               -            -       1.371     -           1         
demux.N_423_i_0_o2                           SB_LUT4           I2           In      -         9.132       -         
demux.N_423_i_0_o2                           SB_LUT4           O            Out     0.558     9.690       -         
N_423_i                                      Net               -            -       1.507     -           4         
sb_translator_1.rgb_data_tmp[9]              SB_DFFER          D            In      -         11.197      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.352 is 3.473(30.6%) logic and 7.879(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                  Starting                                        Arrival           
Instance          Reference     Type         Pin      Net         Time        Slack 
                  Clock                                                             
------------------------------------------------------------------------------------
cs_n_input        System        SB_IO_OD     DIN0     cs_n        0.000       9.123 
reset_n_input     System        SB_IO_OD     DIN0     reset_n     0.000       10.311
mosi_input        System        SB_IO_OD     DIN0     mosi        0.000       11.862
clk_spi_input     System        SB_IO_OD     DIN0     clk_spi     0.000       13.878
====================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                 Starting                                                     Required           
Instance                         Reference     Type         Pin     Net                       Time         Slack 
                                 Clock                                                                           
-----------------------------------------------------------------------------------------------------------------
spi_slave_1.bitcnt_tx[4]         System        SB_DFF       D       N_79_0_i                  20.675       9.123 
spi_slave_1.bitcnt_tx[3]         System        SB_DFF       D       bitcnt_tx                 20.675       9.447 
spi_slave_1.bitcnt_tx[2]         System        SB_DFF       D       N_77_0_i                  20.675       9.523 
spi_slave_1.bitcnt_tx[1]         System        SB_DFF       D       N_76_0_i                  20.675       9.723 
spi_slave_1.bitcnt_tx[0]         System        SB_DFF       D       N_75_0_i                  20.675       9.829 
spi_slave_1.miso                 System        SB_DFFSR     D       miso_0                    20.675       9.860 
spi_slave_1.mosi_rx              System        SB_DFFR      D       bitcnt_rx_RNIPNM61[4]     20.675       9.860 
spi_slave_1.miso_data_out[0]     System        SB_DFFE      E       bitcnt_tx_0_sqmuxa        20.830       10.056
spi_slave_1.miso_data_out[1]     System        SB_DFFE      E       bitcnt_tx_0_sqmuxa        20.830       10.056
spi_slave_1.miso_data_out[2]     System        SB_DFFE      E       bitcnt_tx_0_sqmuxa        20.830       10.056
=================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.srr:srsfC:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.srs:fp:69079:71263:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      11.552
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.123

    Number of logic level(s):                6
    Starting point:                          cs_n_input / DIN0
    Ending point:                            spi_slave_1.bitcnt_tx[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
cs_n_input                              SB_IO_OD     DIN0     Out     0.000     0.000       -         
cs_n                                    Net          -        -       6.717     -           9         
spi_slave_1.clk_RNIFQ8K3[1]             SB_LUT4      I0       In      -         6.717       -         
spi_slave_1.clk_RNIFQ8K3[1]             SB_LUT4      O        Out     0.661     7.378       -         
bitcnt_tx10                             Net          -        -       0.905     -           2         
spi_slave_1.un1_bitcnt_tx_1_cry_0_c     SB_CARRY     CI       In      -         8.284       -         
spi_slave_1.un1_bitcnt_tx_1_cry_0_c     SB_CARRY     CO       Out     0.186     8.470       -         
un1_bitcnt_tx_1_cry_0                   Net          -        -       0.014     -           2         
spi_slave_1.un1_bitcnt_tx_1_cry_1_c     SB_CARRY     CI       In      -         8.483       -         
spi_slave_1.un1_bitcnt_tx_1_cry_1_c     SB_CARRY     CO       Out     0.186     8.669       -         
un1_bitcnt_tx_1_cry_1                   Net          -        -       0.014     -           2         
spi_slave_1.un1_bitcnt_tx_1_cry_2_c     SB_CARRY     CI       In      -         8.684       -         
spi_slave_1.un1_bitcnt_tx_1_cry_2_c     SB_CARRY     CO       Out     0.186     8.870       -         
un1_bitcnt_tx_1_cry_2                   Net          -        -       0.014     -           2         
spi_slave_1.un1_bitcnt_tx_1_cry_3_c     SB_CARRY     CI       In      -         8.883       -         
spi_slave_1.un1_bitcnt_tx_1_cry_3_c     SB_CARRY     CO       Out     0.186     9.069       -         
un1_bitcnt_tx_1_cry_3                   Net          -        -       0.386     -           1         
spi_slave_1.bitcnt_tx_RNO[4]            SB_LUT4      I1       In      -         9.456       -         
spi_slave_1.bitcnt_tx_RNO[4]            SB_LUT4      O        Out     0.589     10.045      -         
N_79_0_i                                Net          -        -       1.507     -           1         
spi_slave_1.bitcnt_tx[4]                SB_DFF       D        In      -         11.552      -         
======================================================================================================
Total path delay (propagation time + setup) of 11.707 is 2.150(18.4%) logic and 9.557(81.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 171MB peak: 175MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 171MB peak: 175MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report for top </a>

Mapping to part: ice40ul640swg16
Cell usage:
GND             18 uses
SB_CARRY        115 uses
SB_DFF          7 uses
SB_DFFE         24 uses
SB_DFFER        211 uses
SB_DFFR         48 uses
SB_DFFS         10 uses
SB_DFFSR        2 uses
SB_GB           5 uses
SB_HFOSC        1 use
SB_IO_OD        5 uses
SB_RAM512x8NR   14 uses
VCC             18 uses
SB_LUT4         555 uses

I/O ports: 6
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   302 (47%)

RAM/ROM usage summary
Block Rams : 14 of 16 (87%)

Total load per clock:
   top|clk_sb_inferred_clock: 330

@S |Mapping Summary:
Total  LUTs: 555 (86%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 555 = 555 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 31MB peak: 175MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Sat Dec 04 00:23:11 2021

###########################################################]

</pre></samp></body></html>
